// Generated by stratus_hls 23.01-s004  (99406.080430)
// Sun Sep  1 14:26:20 2024
// from streamer_handler.cc

`timescale 1ps / 1ps


module streamer_handler( clk, rst, stream_acc_port_valid, stream_acc_port_data_0, stream_acc_port_data_1, stream_acc_port_data_2, stream_acc_port_data_3, stream_acc_port_data_4, stream_acc_port_data_5, stream_acc_port_data_6, stream_acc_port_data_7, stream_acc_port_data_8, stream_acc_port_data_9, stream_acc_port_data_10, stream_acc_port_data_11, stream_acc_port_data_12, stream_acc_port_data_13, stream_acc_port_data_14, stream_acc_port_data_15, stream_acc_port_ready, acc_stream_port_valid
      , acc_stream_port_data_0, acc_stream_port_data_1, acc_stream_port_data_2, acc_stream_port_data_3, acc_stream_port_data_4, acc_stream_port_data_5, acc_stream_port_data_6, acc_stream_port_data_7, acc_stream_port_data_8, acc_stream_port_data_9, acc_stream_port_data_10, acc_stream_port_data_11, acc_stream_port_data_12, acc_stream_port_data_13, acc_stream_port_data_14, acc_stream_port_data_15, acc_stream_port_data_16, acc_stream_port_data_17, acc_stream_port_data_18, acc_stream_port_data_19
      , acc_stream_port_data_20, acc_stream_port_data_21, acc_stream_port_data_22, acc_stream_port_data_23, acc_stream_port_data_24, acc_stream_port_data_25, acc_stream_port_data_26, acc_stream_port_data_27, acc_stream_port_data_28, acc_stream_port_data_29, acc_stream_port_data_30, acc_stream_port_data_31, acc_stream_port_data_32, acc_stream_port_data_33, acc_stream_port_data_34, acc_stream_port_data_35, acc_stream_port_data_36, acc_stream_port_data_37, acc_stream_port_data_38
      , acc_stream_port_data_39, acc_stream_port_data_40, acc_stream_port_data_41, acc_stream_port_data_42, acc_stream_port_data_43, acc_stream_port_data_44, acc_stream_port_data_45, acc_stream_port_data_46, acc_stream_port_data_47, acc_stream_port_data_48, acc_stream_port_data_49, acc_stream_port_data_50, acc_stream_port_data_51, acc_stream_port_data_52, acc_stream_port_data_53, acc_stream_port_data_54, acc_stream_port_data_55, acc_stream_port_data_56, acc_stream_port_data_57
      , acc_stream_port_data_58, acc_stream_port_data_59, acc_stream_port_data_60, acc_stream_port_data_61, acc_stream_port_data_62, acc_stream_port_data_63, acc_stream_port_ready, conv_kernel_qkv_out_valid, conv_kernel_qkv_out_data_0, conv_kernel_qkv_out_data_1, conv_kernel_qkv_out_data_2, conv_kernel_qkv_out_data_3, conv_kernel_qkv_out_data_4, conv_kernel_qkv_out_data_5, conv_kernel_qkv_out_data_6, conv_kernel_qkv_out_data_7, conv_kernel_qkv_out_data_8, conv_kernel_qkv_out_data_9
      , conv_kernel_qkv_out_data_10, conv_kernel_qkv_out_data_11, conv_kernel_qkv_out_data_12, conv_kernel_qkv_out_data_13, conv_kernel_qkv_out_data_14, conv_kernel_qkv_out_data_15, conv_kernel_qkv_out_ready, conv_kernel_qkt_out_valid, conv_kernel_qkt_out_data_0, conv_kernel_qkt_out_data_1, conv_kernel_qkt_out_data_2, conv_kernel_qkt_out_data_3, conv_kernel_qkt_out_data_4, conv_kernel_qkt_out_data_5, conv_kernel_qkt_out_data_6, conv_kernel_qkt_out_data_7, conv_kernel_qkt_out_data_8
      , conv_kernel_qkt_out_data_9, conv_kernel_qkt_out_data_10, conv_kernel_qkt_out_data_11, conv_kernel_qkt_out_data_12, conv_kernel_qkt_out_data_13, conv_kernel_qkt_out_data_14, conv_kernel_qkt_out_data_15, conv_kernel_qkt_out_ready, fwd_streamer_qkv_master_valid, fwd_streamer_qkv_master_data_0, fwd_streamer_qkv_master_data_1, fwd_streamer_qkv_master_data_2, fwd_streamer_qkv_master_data_3, fwd_streamer_qkv_master_data_4, fwd_streamer_qkv_master_data_5, fwd_streamer_qkv_master_data_6
      , fwd_streamer_qkv_master_data_7, fwd_streamer_qkv_master_data_8, fwd_streamer_qkv_master_data_9, fwd_streamer_qkv_master_data_10, fwd_streamer_qkv_master_data_11, fwd_streamer_qkv_master_data_12, fwd_streamer_qkv_master_data_13, fwd_streamer_qkv_master_data_14, fwd_streamer_qkv_master_data_15, fwd_streamer_qkv_master_ready, fwd_streamer_qkt_master_valid, fwd_streamer_qkt_master_data_0, fwd_streamer_qkt_master_data_1, fwd_streamer_qkt_master_data_2, fwd_streamer_qkt_master_data_3
      , fwd_streamer_qkt_master_data_4, fwd_streamer_qkt_master_data_5, fwd_streamer_qkt_master_data_6, fwd_streamer_qkt_master_data_7, fwd_streamer_qkt_master_data_8, fwd_streamer_qkt_master_data_9, fwd_streamer_qkt_master_data_10, fwd_streamer_qkt_master_data_11, fwd_streamer_qkt_master_data_12, fwd_streamer_qkt_master_data_13, fwd_streamer_qkt_master_data_14, fwd_streamer_qkt_master_data_15, fwd_streamer_qkt_master_data_16, fwd_streamer_qkt_master_data_17, fwd_streamer_qkt_master_data_18
      , fwd_streamer_qkt_master_data_19, fwd_streamer_qkt_master_data_20, fwd_streamer_qkt_master_data_21, fwd_streamer_qkt_master_data_22, fwd_streamer_qkt_master_data_23, fwd_streamer_qkt_master_data_24, fwd_streamer_qkt_master_data_25, fwd_streamer_qkt_master_data_26, fwd_streamer_qkt_master_data_27, fwd_streamer_qkt_master_data_28, fwd_streamer_qkt_master_data_29, fwd_streamer_qkt_master_data_30, fwd_streamer_qkt_master_data_31, fwd_streamer_qkt_master_data_32
      , fwd_streamer_qkt_master_data_33, fwd_streamer_qkt_master_data_34, fwd_streamer_qkt_master_data_35, fwd_streamer_qkt_master_data_36, fwd_streamer_qkt_master_data_37, fwd_streamer_qkt_master_data_38, fwd_streamer_qkt_master_data_39, fwd_streamer_qkt_master_data_40, fwd_streamer_qkt_master_data_41, fwd_streamer_qkt_master_data_42, fwd_streamer_qkt_master_data_43, fwd_streamer_qkt_master_data_44, fwd_streamer_qkt_master_data_45, fwd_streamer_qkt_master_data_46
      , fwd_streamer_qkt_master_data_47, fwd_streamer_qkt_master_data_48, fwd_streamer_qkt_master_data_49, fwd_streamer_qkt_master_data_50, fwd_streamer_qkt_master_data_51, fwd_streamer_qkt_master_data_52, fwd_streamer_qkt_master_data_53, fwd_streamer_qkt_master_data_54, fwd_streamer_qkt_master_data_55, fwd_streamer_qkt_master_data_56, fwd_streamer_qkt_master_data_57, fwd_streamer_qkt_master_data_58, fwd_streamer_qkt_master_data_59, fwd_streamer_qkt_master_data_60
      , fwd_streamer_qkt_master_data_61, fwd_streamer_qkt_master_data_62, fwd_streamer_qkt_master_data_63, fwd_streamer_qkt_master_ready, fwd_qkt_streamer_mha_slave_valid, fwd_qkt_streamer_mha_slave_data_0, fwd_qkt_streamer_mha_slave_data_1, fwd_qkt_streamer_mha_slave_data_2, fwd_qkt_streamer_mha_slave_data_3, fwd_qkt_streamer_mha_slave_data_4, fwd_qkt_streamer_mha_slave_data_5, fwd_qkt_streamer_mha_slave_data_6, fwd_qkt_streamer_mha_slave_data_7, fwd_qkt_streamer_mha_slave_data_8
      , fwd_qkt_streamer_mha_slave_data_9, fwd_qkt_streamer_mha_slave_data_10, fwd_qkt_streamer_mha_slave_data_11, fwd_qkt_streamer_mha_slave_data_12, fwd_qkt_streamer_mha_slave_data_13, fwd_qkt_streamer_mha_slave_data_14, fwd_qkt_streamer_mha_slave_data_15, fwd_qkt_streamer_mha_slave_data_16, fwd_qkt_streamer_mha_slave_data_17, fwd_qkt_streamer_mha_slave_data_18, fwd_qkt_streamer_mha_slave_data_19, fwd_qkt_streamer_mha_slave_data_20, fwd_qkt_streamer_mha_slave_data_21
      , fwd_qkt_streamer_mha_slave_data_22, fwd_qkt_streamer_mha_slave_data_23, fwd_qkt_streamer_mha_slave_data_24, fwd_qkt_streamer_mha_slave_data_25, fwd_qkt_streamer_mha_slave_data_26, fwd_qkt_streamer_mha_slave_data_27, fwd_qkt_streamer_mha_slave_data_28, fwd_qkt_streamer_mha_slave_data_29, fwd_qkt_streamer_mha_slave_data_30, fwd_qkt_streamer_mha_slave_data_31, fwd_qkt_streamer_mha_slave_data_32, fwd_qkt_streamer_mha_slave_data_33, fwd_qkt_streamer_mha_slave_data_34
      , fwd_qkt_streamer_mha_slave_data_35, fwd_qkt_streamer_mha_slave_data_36, fwd_qkt_streamer_mha_slave_data_37, fwd_qkt_streamer_mha_slave_data_38, fwd_qkt_streamer_mha_slave_data_39, fwd_qkt_streamer_mha_slave_data_40, fwd_qkt_streamer_mha_slave_data_41, fwd_qkt_streamer_mha_slave_data_42, fwd_qkt_streamer_mha_slave_data_43, fwd_qkt_streamer_mha_slave_data_44, fwd_qkt_streamer_mha_slave_data_45, fwd_qkt_streamer_mha_slave_data_46, fwd_qkt_streamer_mha_slave_data_47
      , fwd_qkt_streamer_mha_slave_data_48, fwd_qkt_streamer_mha_slave_data_49, fwd_qkt_streamer_mha_slave_data_50, fwd_qkt_streamer_mha_slave_data_51, fwd_qkt_streamer_mha_slave_data_52, fwd_qkt_streamer_mha_slave_data_53, fwd_qkt_streamer_mha_slave_data_54, fwd_qkt_streamer_mha_slave_data_55, fwd_qkt_streamer_mha_slave_data_56, fwd_qkt_streamer_mha_slave_data_57, fwd_qkt_streamer_mha_slave_data_58, fwd_qkt_streamer_mha_slave_data_59, fwd_qkt_streamer_mha_slave_data_60
      , fwd_qkt_streamer_mha_slave_data_61, fwd_qkt_streamer_mha_slave_data_62, fwd_qkt_streamer_mha_slave_data_63, fwd_qkt_streamer_mha_slave_ready, fwd_qkv_streamer_conv_slave_valid, fwd_qkv_streamer_conv_slave_data_0, fwd_qkv_streamer_conv_slave_data_1, fwd_qkv_streamer_conv_slave_data_2, fwd_qkv_streamer_conv_slave_data_3, fwd_qkv_streamer_conv_slave_data_4, fwd_qkv_streamer_conv_slave_data_5, fwd_qkv_streamer_conv_slave_data_6, fwd_qkv_streamer_conv_slave_data_7
      , fwd_qkv_streamer_conv_slave_data_8, fwd_qkv_streamer_conv_slave_data_9, fwd_qkv_streamer_conv_slave_data_10, fwd_qkv_streamer_conv_slave_data_11, fwd_qkv_streamer_conv_slave_data_12, fwd_qkv_streamer_conv_slave_data_13, fwd_qkv_streamer_conv_slave_data_14, fwd_qkv_streamer_conv_slave_data_15, fwd_qkv_streamer_conv_slave_data_16, fwd_qkv_streamer_conv_slave_data_17, fwd_qkv_streamer_conv_slave_data_18, fwd_qkv_streamer_conv_slave_data_19, fwd_qkv_streamer_conv_slave_data_20
      , fwd_qkv_streamer_conv_slave_data_21, fwd_qkv_streamer_conv_slave_data_22, fwd_qkv_streamer_conv_slave_data_23, fwd_qkv_streamer_conv_slave_data_24, fwd_qkv_streamer_conv_slave_data_25, fwd_qkv_streamer_conv_slave_data_26, fwd_qkv_streamer_conv_slave_data_27, fwd_qkv_streamer_conv_slave_data_28, fwd_qkv_streamer_conv_slave_data_29, fwd_qkv_streamer_conv_slave_data_30, fwd_qkv_streamer_conv_slave_data_31, fwd_qkv_streamer_conv_slave_ready, fwd_qkt_streamer_conv_slave_valid
      , fwd_qkt_streamer_conv_slave_data_0, fwd_qkt_streamer_conv_slave_data_1, fwd_qkt_streamer_conv_slave_data_2, fwd_qkt_streamer_conv_slave_data_3, fwd_qkt_streamer_conv_slave_ready, trig_hub_streamer_handler_slave_data_in_0, trig_hub_streamer_handler_slave_data_in_1, trig_hub_streamer_handler_slave_data_in_2, trig_hub_streamer_handler_slave_data_in_3, trig_hub_streamer_handler_slave_in_cur_write, trig_hub_streamer_handler_slave_out_cur_write );

    input clk;
    input rst;
    input stream_acc_port_valid;
    input [127:0] stream_acc_port_data_0;
    input [127:0] stream_acc_port_data_1;
    input [127:0] stream_acc_port_data_2;
    input [127:0] stream_acc_port_data_3;
    input [127:0] stream_acc_port_data_4;
    input [127:0] stream_acc_port_data_5;
    input [127:0] stream_acc_port_data_6;
    input [127:0] stream_acc_port_data_7;
    input [127:0] stream_acc_port_data_8;
    input [127:0] stream_acc_port_data_9;
    input [127:0] stream_acc_port_data_10;
    input [127:0] stream_acc_port_data_11;
    input [127:0] stream_acc_port_data_12;
    input [127:0] stream_acc_port_data_13;
    input [127:0] stream_acc_port_data_14;
    input [127:0] stream_acc_port_data_15;
    input acc_stream_port_ready;
    input conv_kernel_qkv_out_ready;
    input conv_kernel_qkt_out_ready;
    input fwd_streamer_qkv_master_ready;
    input fwd_streamer_qkt_master_ready;
    input fwd_qkt_streamer_mha_slave_valid;
    input [7:0] fwd_qkt_streamer_mha_slave_data_0;
    input [7:0] fwd_qkt_streamer_mha_slave_data_1;
    input [7:0] fwd_qkt_streamer_mha_slave_data_2;
    input [7:0] fwd_qkt_streamer_mha_slave_data_3;
    input [7:0] fwd_qkt_streamer_mha_slave_data_4;
    input [7:0] fwd_qkt_streamer_mha_slave_data_5;
    input [7:0] fwd_qkt_streamer_mha_slave_data_6;
    input [7:0] fwd_qkt_streamer_mha_slave_data_7;
    input [7:0] fwd_qkt_streamer_mha_slave_data_8;
    input [7:0] fwd_qkt_streamer_mha_slave_data_9;
    input [7:0] fwd_qkt_streamer_mha_slave_data_10;
    input [7:0] fwd_qkt_streamer_mha_slave_data_11;
    input [7:0] fwd_qkt_streamer_mha_slave_data_12;
    input [7:0] fwd_qkt_streamer_mha_slave_data_13;
    input [7:0] fwd_qkt_streamer_mha_slave_data_14;
    input [7:0] fwd_qkt_streamer_mha_slave_data_15;
    input [7:0] fwd_qkt_streamer_mha_slave_data_16;
    input [7:0] fwd_qkt_streamer_mha_slave_data_17;
    input [7:0] fwd_qkt_streamer_mha_slave_data_18;
    input [7:0] fwd_qkt_streamer_mha_slave_data_19;
    input [7:0] fwd_qkt_streamer_mha_slave_data_20;
    input [7:0] fwd_qkt_streamer_mha_slave_data_21;
    input [7:0] fwd_qkt_streamer_mha_slave_data_22;
    input [7:0] fwd_qkt_streamer_mha_slave_data_23;
    input [7:0] fwd_qkt_streamer_mha_slave_data_24;
    input [7:0] fwd_qkt_streamer_mha_slave_data_25;
    input [7:0] fwd_qkt_streamer_mha_slave_data_26;
    input [7:0] fwd_qkt_streamer_mha_slave_data_27;
    input [7:0] fwd_qkt_streamer_mha_slave_data_28;
    input [7:0] fwd_qkt_streamer_mha_slave_data_29;
    input [7:0] fwd_qkt_streamer_mha_slave_data_30;
    input [7:0] fwd_qkt_streamer_mha_slave_data_31;
    input [7:0] fwd_qkt_streamer_mha_slave_data_32;
    input [7:0] fwd_qkt_streamer_mha_slave_data_33;
    input [7:0] fwd_qkt_streamer_mha_slave_data_34;
    input [7:0] fwd_qkt_streamer_mha_slave_data_35;
    input [7:0] fwd_qkt_streamer_mha_slave_data_36;
    input [7:0] fwd_qkt_streamer_mha_slave_data_37;
    input [7:0] fwd_qkt_streamer_mha_slave_data_38;
    input [7:0] fwd_qkt_streamer_mha_slave_data_39;
    input [7:0] fwd_qkt_streamer_mha_slave_data_40;
    input [7:0] fwd_qkt_streamer_mha_slave_data_41;
    input [7:0] fwd_qkt_streamer_mha_slave_data_42;
    input [7:0] fwd_qkt_streamer_mha_slave_data_43;
    input [7:0] fwd_qkt_streamer_mha_slave_data_44;
    input [7:0] fwd_qkt_streamer_mha_slave_data_45;
    input [7:0] fwd_qkt_streamer_mha_slave_data_46;
    input [7:0] fwd_qkt_streamer_mha_slave_data_47;
    input [7:0] fwd_qkt_streamer_mha_slave_data_48;
    input [7:0] fwd_qkt_streamer_mha_slave_data_49;
    input [7:0] fwd_qkt_streamer_mha_slave_data_50;
    input [7:0] fwd_qkt_streamer_mha_slave_data_51;
    input [7:0] fwd_qkt_streamer_mha_slave_data_52;
    input [7:0] fwd_qkt_streamer_mha_slave_data_53;
    input [7:0] fwd_qkt_streamer_mha_slave_data_54;
    input [7:0] fwd_qkt_streamer_mha_slave_data_55;
    input [7:0] fwd_qkt_streamer_mha_slave_data_56;
    input [7:0] fwd_qkt_streamer_mha_slave_data_57;
    input [7:0] fwd_qkt_streamer_mha_slave_data_58;
    input [7:0] fwd_qkt_streamer_mha_slave_data_59;
    input [7:0] fwd_qkt_streamer_mha_slave_data_60;
    input [7:0] fwd_qkt_streamer_mha_slave_data_61;
    input [7:0] fwd_qkt_streamer_mha_slave_data_62;
    input [7:0] fwd_qkt_streamer_mha_slave_data_63;
    input fwd_qkv_streamer_conv_slave_valid;
    input [7:0] fwd_qkv_streamer_conv_slave_data_0;
    input [7:0] fwd_qkv_streamer_conv_slave_data_1;
    input [7:0] fwd_qkv_streamer_conv_slave_data_2;
    input [7:0] fwd_qkv_streamer_conv_slave_data_3;
    input [7:0] fwd_qkv_streamer_conv_slave_data_4;
    input [7:0] fwd_qkv_streamer_conv_slave_data_5;
    input [7:0] fwd_qkv_streamer_conv_slave_data_6;
    input [7:0] fwd_qkv_streamer_conv_slave_data_7;
    input [7:0] fwd_qkv_streamer_conv_slave_data_8;
    input [7:0] fwd_qkv_streamer_conv_slave_data_9;
    input [7:0] fwd_qkv_streamer_conv_slave_data_10;
    input [7:0] fwd_qkv_streamer_conv_slave_data_11;
    input [7:0] fwd_qkv_streamer_conv_slave_data_12;
    input [7:0] fwd_qkv_streamer_conv_slave_data_13;
    input [7:0] fwd_qkv_streamer_conv_slave_data_14;
    input [7:0] fwd_qkv_streamer_conv_slave_data_15;
    input [7:0] fwd_qkv_streamer_conv_slave_data_16;
    input [7:0] fwd_qkv_streamer_conv_slave_data_17;
    input [7:0] fwd_qkv_streamer_conv_slave_data_18;
    input [7:0] fwd_qkv_streamer_conv_slave_data_19;
    input [7:0] fwd_qkv_streamer_conv_slave_data_20;
    input [7:0] fwd_qkv_streamer_conv_slave_data_21;
    input [7:0] fwd_qkv_streamer_conv_slave_data_22;
    input [7:0] fwd_qkv_streamer_conv_slave_data_23;
    input [7:0] fwd_qkv_streamer_conv_slave_data_24;
    input [7:0] fwd_qkv_streamer_conv_slave_data_25;
    input [7:0] fwd_qkv_streamer_conv_slave_data_26;
    input [7:0] fwd_qkv_streamer_conv_slave_data_27;
    input [7:0] fwd_qkv_streamer_conv_slave_data_28;
    input [7:0] fwd_qkv_streamer_conv_slave_data_29;
    input [7:0] fwd_qkv_streamer_conv_slave_data_30;
    input [7:0] fwd_qkv_streamer_conv_slave_data_31;
    input fwd_qkt_streamer_conv_slave_valid;
    input [7:0] fwd_qkt_streamer_conv_slave_data_0;
    input [7:0] fwd_qkt_streamer_conv_slave_data_1;
    input [7:0] fwd_qkt_streamer_conv_slave_data_2;
    input [7:0] fwd_qkt_streamer_conv_slave_data_3;
    input trig_hub_streamer_handler_slave_data_in_0;
    input trig_hub_streamer_handler_slave_data_in_1;
    input trig_hub_streamer_handler_slave_data_in_2;
    input trig_hub_streamer_handler_slave_data_in_3;
    input trig_hub_streamer_handler_slave_in_cur_write;
    output stream_acc_port_ready;
    reg stream_acc_port_ready;
    output acc_stream_port_valid;
    reg acc_stream_port_valid;
    output [7:0] acc_stream_port_data_0;
    reg [7:0] acc_stream_port_data_0;
    output [7:0] acc_stream_port_data_1;
    reg [7:0] acc_stream_port_data_1;
    output [7:0] acc_stream_port_data_2;
    reg [7:0] acc_stream_port_data_2;
    output [7:0] acc_stream_port_data_3;
    reg [7:0] acc_stream_port_data_3;
    output [7:0] acc_stream_port_data_4;
    reg [7:0] acc_stream_port_data_4;
    output [7:0] acc_stream_port_data_5;
    reg [7:0] acc_stream_port_data_5;
    output [7:0] acc_stream_port_data_6;
    reg [7:0] acc_stream_port_data_6;
    output [7:0] acc_stream_port_data_7;
    reg [7:0] acc_stream_port_data_7;
    output [7:0] acc_stream_port_data_8;
    reg [7:0] acc_stream_port_data_8;
    output [7:0] acc_stream_port_data_9;
    reg [7:0] acc_stream_port_data_9;
    output [7:0] acc_stream_port_data_10;
    reg [7:0] acc_stream_port_data_10;
    output [7:0] acc_stream_port_data_11;
    reg [7:0] acc_stream_port_data_11;
    output [7:0] acc_stream_port_data_12;
    reg [7:0] acc_stream_port_data_12;
    output [7:0] acc_stream_port_data_13;
    reg [7:0] acc_stream_port_data_13;
    output [7:0] acc_stream_port_data_14;
    reg [7:0] acc_stream_port_data_14;
    output [7:0] acc_stream_port_data_15;
    reg [7:0] acc_stream_port_data_15;
    output [7:0] acc_stream_port_data_16;
    reg [7:0] acc_stream_port_data_16;
    output [7:0] acc_stream_port_data_17;
    reg [7:0] acc_stream_port_data_17;
    output [7:0] acc_stream_port_data_18;
    reg [7:0] acc_stream_port_data_18;
    output [7:0] acc_stream_port_data_19;
    reg [7:0] acc_stream_port_data_19;
    output [7:0] acc_stream_port_data_20;
    reg [7:0] acc_stream_port_data_20;
    output [7:0] acc_stream_port_data_21;
    reg [7:0] acc_stream_port_data_21;
    output [7:0] acc_stream_port_data_22;
    reg [7:0] acc_stream_port_data_22;
    output [7:0] acc_stream_port_data_23;
    reg [7:0] acc_stream_port_data_23;
    output [7:0] acc_stream_port_data_24;
    reg [7:0] acc_stream_port_data_24;
    output [7:0] acc_stream_port_data_25;
    reg [7:0] acc_stream_port_data_25;
    output [7:0] acc_stream_port_data_26;
    reg [7:0] acc_stream_port_data_26;
    output [7:0] acc_stream_port_data_27;
    reg [7:0] acc_stream_port_data_27;
    output [7:0] acc_stream_port_data_28;
    reg [7:0] acc_stream_port_data_28;
    output [7:0] acc_stream_port_data_29;
    reg [7:0] acc_stream_port_data_29;
    output [7:0] acc_stream_port_data_30;
    reg [7:0] acc_stream_port_data_30;
    output [7:0] acc_stream_port_data_31;
    reg [7:0] acc_stream_port_data_31;
    output [7:0] acc_stream_port_data_32;
    reg [7:0] acc_stream_port_data_32;
    output [7:0] acc_stream_port_data_33;
    reg [7:0] acc_stream_port_data_33;
    output [7:0] acc_stream_port_data_34;
    reg [7:0] acc_stream_port_data_34;
    output [7:0] acc_stream_port_data_35;
    reg [7:0] acc_stream_port_data_35;
    output [7:0] acc_stream_port_data_36;
    reg [7:0] acc_stream_port_data_36;
    output [7:0] acc_stream_port_data_37;
    reg [7:0] acc_stream_port_data_37;
    output [7:0] acc_stream_port_data_38;
    reg [7:0] acc_stream_port_data_38;
    output [7:0] acc_stream_port_data_39;
    reg [7:0] acc_stream_port_data_39;
    output [7:0] acc_stream_port_data_40;
    reg [7:0] acc_stream_port_data_40;
    output [7:0] acc_stream_port_data_41;
    reg [7:0] acc_stream_port_data_41;
    output [7:0] acc_stream_port_data_42;
    reg [7:0] acc_stream_port_data_42;
    output [7:0] acc_stream_port_data_43;
    reg [7:0] acc_stream_port_data_43;
    output [7:0] acc_stream_port_data_44;
    reg [7:0] acc_stream_port_data_44;
    output [7:0] acc_stream_port_data_45;
    reg [7:0] acc_stream_port_data_45;
    output [7:0] acc_stream_port_data_46;
    reg [7:0] acc_stream_port_data_46;
    output [7:0] acc_stream_port_data_47;
    reg [7:0] acc_stream_port_data_47;
    output [7:0] acc_stream_port_data_48;
    reg [7:0] acc_stream_port_data_48;
    output [7:0] acc_stream_port_data_49;
    reg [7:0] acc_stream_port_data_49;
    output [7:0] acc_stream_port_data_50;
    reg [7:0] acc_stream_port_data_50;
    output [7:0] acc_stream_port_data_51;
    reg [7:0] acc_stream_port_data_51;
    output [7:0] acc_stream_port_data_52;
    reg [7:0] acc_stream_port_data_52;
    output [7:0] acc_stream_port_data_53;
    reg [7:0] acc_stream_port_data_53;
    output [7:0] acc_stream_port_data_54;
    reg [7:0] acc_stream_port_data_54;
    output [7:0] acc_stream_port_data_55;
    reg [7:0] acc_stream_port_data_55;
    output [7:0] acc_stream_port_data_56;
    reg [7:0] acc_stream_port_data_56;
    output [7:0] acc_stream_port_data_57;
    reg [7:0] acc_stream_port_data_57;
    output [7:0] acc_stream_port_data_58;
    reg [7:0] acc_stream_port_data_58;
    output [7:0] acc_stream_port_data_59;
    reg [7:0] acc_stream_port_data_59;
    output [7:0] acc_stream_port_data_60;
    reg [7:0] acc_stream_port_data_60;
    output [7:0] acc_stream_port_data_61;
    reg [7:0] acc_stream_port_data_61;
    output [7:0] acc_stream_port_data_62;
    reg [7:0] acc_stream_port_data_62;
    output [7:0] acc_stream_port_data_63;
    reg [7:0] acc_stream_port_data_63;
    output conv_kernel_qkv_out_valid;
    reg conv_kernel_qkv_out_valid;
    output [7:0] conv_kernel_qkv_out_data_0;
    reg [7:0] conv_kernel_qkv_out_data_0;
    output [7:0] conv_kernel_qkv_out_data_1;
    reg [7:0] conv_kernel_qkv_out_data_1;
    output [7:0] conv_kernel_qkv_out_data_2;
    reg [7:0] conv_kernel_qkv_out_data_2;
    output [7:0] conv_kernel_qkv_out_data_3;
    reg [7:0] conv_kernel_qkv_out_data_3;
    output [7:0] conv_kernel_qkv_out_data_4;
    reg [7:0] conv_kernel_qkv_out_data_4;
    output [7:0] conv_kernel_qkv_out_data_5;
    reg [7:0] conv_kernel_qkv_out_data_5;
    output [7:0] conv_kernel_qkv_out_data_6;
    reg [7:0] conv_kernel_qkv_out_data_6;
    output [7:0] conv_kernel_qkv_out_data_7;
    reg [7:0] conv_kernel_qkv_out_data_7;
    output [7:0] conv_kernel_qkv_out_data_8;
    reg [7:0] conv_kernel_qkv_out_data_8;
    output [7:0] conv_kernel_qkv_out_data_9;
    reg [7:0] conv_kernel_qkv_out_data_9;
    output [7:0] conv_kernel_qkv_out_data_10;
    reg [7:0] conv_kernel_qkv_out_data_10;
    output [7:0] conv_kernel_qkv_out_data_11;
    reg [7:0] conv_kernel_qkv_out_data_11;
    output [7:0] conv_kernel_qkv_out_data_12;
    reg [7:0] conv_kernel_qkv_out_data_12;
    output [7:0] conv_kernel_qkv_out_data_13;
    reg [7:0] conv_kernel_qkv_out_data_13;
    output [7:0] conv_kernel_qkv_out_data_14;
    reg [7:0] conv_kernel_qkv_out_data_14;
    output [7:0] conv_kernel_qkv_out_data_15;
    reg [7:0] conv_kernel_qkv_out_data_15;
    output conv_kernel_qkt_out_valid;
    reg conv_kernel_qkt_out_valid;
    output [7:0] conv_kernel_qkt_out_data_0;
    reg [7:0] conv_kernel_qkt_out_data_0;
    output [7:0] conv_kernel_qkt_out_data_1;
    reg [7:0] conv_kernel_qkt_out_data_1;
    output [7:0] conv_kernel_qkt_out_data_2;
    reg [7:0] conv_kernel_qkt_out_data_2;
    output [7:0] conv_kernel_qkt_out_data_3;
    reg [7:0] conv_kernel_qkt_out_data_3;
    output [7:0] conv_kernel_qkt_out_data_4;
    reg [7:0] conv_kernel_qkt_out_data_4;
    output [7:0] conv_kernel_qkt_out_data_5;
    reg [7:0] conv_kernel_qkt_out_data_5;
    output [7:0] conv_kernel_qkt_out_data_6;
    reg [7:0] conv_kernel_qkt_out_data_6;
    output [7:0] conv_kernel_qkt_out_data_7;
    reg [7:0] conv_kernel_qkt_out_data_7;
    output [7:0] conv_kernel_qkt_out_data_8;
    reg [7:0] conv_kernel_qkt_out_data_8;
    output [7:0] conv_kernel_qkt_out_data_9;
    reg [7:0] conv_kernel_qkt_out_data_9;
    output [7:0] conv_kernel_qkt_out_data_10;
    reg [7:0] conv_kernel_qkt_out_data_10;
    output [7:0] conv_kernel_qkt_out_data_11;
    reg [7:0] conv_kernel_qkt_out_data_11;
    output [7:0] conv_kernel_qkt_out_data_12;
    reg [7:0] conv_kernel_qkt_out_data_12;
    output [7:0] conv_kernel_qkt_out_data_13;
    reg [7:0] conv_kernel_qkt_out_data_13;
    output [7:0] conv_kernel_qkt_out_data_14;
    reg [7:0] conv_kernel_qkt_out_data_14;
    output [7:0] conv_kernel_qkt_out_data_15;
    reg [7:0] conv_kernel_qkt_out_data_15;
    output fwd_streamer_qkv_master_valid;
    reg fwd_streamer_qkv_master_valid;
    output [127:0] fwd_streamer_qkv_master_data_0;
    reg [127:0] fwd_streamer_qkv_master_data_0;
    output [127:0] fwd_streamer_qkv_master_data_1;
    reg [127:0] fwd_streamer_qkv_master_data_1;
    output [127:0] fwd_streamer_qkv_master_data_2;
    reg [127:0] fwd_streamer_qkv_master_data_2;
    output [127:0] fwd_streamer_qkv_master_data_3;
    reg [127:0] fwd_streamer_qkv_master_data_3;
    output [127:0] fwd_streamer_qkv_master_data_4;
    reg [127:0] fwd_streamer_qkv_master_data_4;
    output [127:0] fwd_streamer_qkv_master_data_5;
    reg [127:0] fwd_streamer_qkv_master_data_5;
    output [127:0] fwd_streamer_qkv_master_data_6;
    reg [127:0] fwd_streamer_qkv_master_data_6;
    output [127:0] fwd_streamer_qkv_master_data_7;
    reg [127:0] fwd_streamer_qkv_master_data_7;
    output [127:0] fwd_streamer_qkv_master_data_8;
    reg [127:0] fwd_streamer_qkv_master_data_8;
    output [127:0] fwd_streamer_qkv_master_data_9;
    reg [127:0] fwd_streamer_qkv_master_data_9;
    output [127:0] fwd_streamer_qkv_master_data_10;
    reg [127:0] fwd_streamer_qkv_master_data_10;
    output [127:0] fwd_streamer_qkv_master_data_11;
    reg [127:0] fwd_streamer_qkv_master_data_11;
    output [127:0] fwd_streamer_qkv_master_data_12;
    reg [127:0] fwd_streamer_qkv_master_data_12;
    output [127:0] fwd_streamer_qkv_master_data_13;
    reg [127:0] fwd_streamer_qkv_master_data_13;
    output [127:0] fwd_streamer_qkv_master_data_14;
    reg [127:0] fwd_streamer_qkv_master_data_14;
    output [127:0] fwd_streamer_qkv_master_data_15;
    reg [127:0] fwd_streamer_qkv_master_data_15;
    output fwd_streamer_qkt_master_valid;
    reg fwd_streamer_qkt_master_valid;
    output [7:0] fwd_streamer_qkt_master_data_0;
    reg [7:0] fwd_streamer_qkt_master_data_0;
    output [7:0] fwd_streamer_qkt_master_data_1;
    reg [7:0] fwd_streamer_qkt_master_data_1;
    output [7:0] fwd_streamer_qkt_master_data_2;
    reg [7:0] fwd_streamer_qkt_master_data_2;
    output [7:0] fwd_streamer_qkt_master_data_3;
    reg [7:0] fwd_streamer_qkt_master_data_3;
    output [7:0] fwd_streamer_qkt_master_data_4;
    reg [7:0] fwd_streamer_qkt_master_data_4;
    output [7:0] fwd_streamer_qkt_master_data_5;
    reg [7:0] fwd_streamer_qkt_master_data_5;
    output [7:0] fwd_streamer_qkt_master_data_6;
    reg [7:0] fwd_streamer_qkt_master_data_6;
    output [7:0] fwd_streamer_qkt_master_data_7;
    reg [7:0] fwd_streamer_qkt_master_data_7;
    output [7:0] fwd_streamer_qkt_master_data_8;
    reg [7:0] fwd_streamer_qkt_master_data_8;
    output [7:0] fwd_streamer_qkt_master_data_9;
    reg [7:0] fwd_streamer_qkt_master_data_9;
    output [7:0] fwd_streamer_qkt_master_data_10;
    reg [7:0] fwd_streamer_qkt_master_data_10;
    output [7:0] fwd_streamer_qkt_master_data_11;
    reg [7:0] fwd_streamer_qkt_master_data_11;
    output [7:0] fwd_streamer_qkt_master_data_12;
    reg [7:0] fwd_streamer_qkt_master_data_12;
    output [7:0] fwd_streamer_qkt_master_data_13;
    reg [7:0] fwd_streamer_qkt_master_data_13;
    output [7:0] fwd_streamer_qkt_master_data_14;
    reg [7:0] fwd_streamer_qkt_master_data_14;
    output [7:0] fwd_streamer_qkt_master_data_15;
    reg [7:0] fwd_streamer_qkt_master_data_15;
    output [7:0] fwd_streamer_qkt_master_data_16;
    reg [7:0] fwd_streamer_qkt_master_data_16;
    output [7:0] fwd_streamer_qkt_master_data_17;
    reg [7:0] fwd_streamer_qkt_master_data_17;
    output [7:0] fwd_streamer_qkt_master_data_18;
    reg [7:0] fwd_streamer_qkt_master_data_18;
    output [7:0] fwd_streamer_qkt_master_data_19;
    reg [7:0] fwd_streamer_qkt_master_data_19;
    output [7:0] fwd_streamer_qkt_master_data_20;
    reg [7:0] fwd_streamer_qkt_master_data_20;
    output [7:0] fwd_streamer_qkt_master_data_21;
    reg [7:0] fwd_streamer_qkt_master_data_21;
    output [7:0] fwd_streamer_qkt_master_data_22;
    reg [7:0] fwd_streamer_qkt_master_data_22;
    output [7:0] fwd_streamer_qkt_master_data_23;
    reg [7:0] fwd_streamer_qkt_master_data_23;
    output [7:0] fwd_streamer_qkt_master_data_24;
    reg [7:0] fwd_streamer_qkt_master_data_24;
    output [7:0] fwd_streamer_qkt_master_data_25;
    reg [7:0] fwd_streamer_qkt_master_data_25;
    output [7:0] fwd_streamer_qkt_master_data_26;
    reg [7:0] fwd_streamer_qkt_master_data_26;
    output [7:0] fwd_streamer_qkt_master_data_27;
    reg [7:0] fwd_streamer_qkt_master_data_27;
    output [7:0] fwd_streamer_qkt_master_data_28;
    reg [7:0] fwd_streamer_qkt_master_data_28;
    output [7:0] fwd_streamer_qkt_master_data_29;
    reg [7:0] fwd_streamer_qkt_master_data_29;
    output [7:0] fwd_streamer_qkt_master_data_30;
    reg [7:0] fwd_streamer_qkt_master_data_30;
    output [7:0] fwd_streamer_qkt_master_data_31;
    reg [7:0] fwd_streamer_qkt_master_data_31;
    output [7:0] fwd_streamer_qkt_master_data_32;
    reg [7:0] fwd_streamer_qkt_master_data_32;
    output [7:0] fwd_streamer_qkt_master_data_33;
    reg [7:0] fwd_streamer_qkt_master_data_33;
    output [7:0] fwd_streamer_qkt_master_data_34;
    reg [7:0] fwd_streamer_qkt_master_data_34;
    output [7:0] fwd_streamer_qkt_master_data_35;
    reg [7:0] fwd_streamer_qkt_master_data_35;
    output [7:0] fwd_streamer_qkt_master_data_36;
    reg [7:0] fwd_streamer_qkt_master_data_36;
    output [7:0] fwd_streamer_qkt_master_data_37;
    reg [7:0] fwd_streamer_qkt_master_data_37;
    output [7:0] fwd_streamer_qkt_master_data_38;
    reg [7:0] fwd_streamer_qkt_master_data_38;
    output [7:0] fwd_streamer_qkt_master_data_39;
    reg [7:0] fwd_streamer_qkt_master_data_39;
    output [7:0] fwd_streamer_qkt_master_data_40;
    reg [7:0] fwd_streamer_qkt_master_data_40;
    output [7:0] fwd_streamer_qkt_master_data_41;
    reg [7:0] fwd_streamer_qkt_master_data_41;
    output [7:0] fwd_streamer_qkt_master_data_42;
    reg [7:0] fwd_streamer_qkt_master_data_42;
    output [7:0] fwd_streamer_qkt_master_data_43;
    reg [7:0] fwd_streamer_qkt_master_data_43;
    output [7:0] fwd_streamer_qkt_master_data_44;
    reg [7:0] fwd_streamer_qkt_master_data_44;
    output [7:0] fwd_streamer_qkt_master_data_45;
    reg [7:0] fwd_streamer_qkt_master_data_45;
    output [7:0] fwd_streamer_qkt_master_data_46;
    reg [7:0] fwd_streamer_qkt_master_data_46;
    output [7:0] fwd_streamer_qkt_master_data_47;
    reg [7:0] fwd_streamer_qkt_master_data_47;
    output [7:0] fwd_streamer_qkt_master_data_48;
    reg [7:0] fwd_streamer_qkt_master_data_48;
    output [7:0] fwd_streamer_qkt_master_data_49;
    reg [7:0] fwd_streamer_qkt_master_data_49;
    output [7:0] fwd_streamer_qkt_master_data_50;
    reg [7:0] fwd_streamer_qkt_master_data_50;
    output [7:0] fwd_streamer_qkt_master_data_51;
    reg [7:0] fwd_streamer_qkt_master_data_51;
    output [7:0] fwd_streamer_qkt_master_data_52;
    reg [7:0] fwd_streamer_qkt_master_data_52;
    output [7:0] fwd_streamer_qkt_master_data_53;
    reg [7:0] fwd_streamer_qkt_master_data_53;
    output [7:0] fwd_streamer_qkt_master_data_54;
    reg [7:0] fwd_streamer_qkt_master_data_54;
    output [7:0] fwd_streamer_qkt_master_data_55;
    reg [7:0] fwd_streamer_qkt_master_data_55;
    output [7:0] fwd_streamer_qkt_master_data_56;
    reg [7:0] fwd_streamer_qkt_master_data_56;
    output [7:0] fwd_streamer_qkt_master_data_57;
    reg [7:0] fwd_streamer_qkt_master_data_57;
    output [7:0] fwd_streamer_qkt_master_data_58;
    reg [7:0] fwd_streamer_qkt_master_data_58;
    output [7:0] fwd_streamer_qkt_master_data_59;
    reg [7:0] fwd_streamer_qkt_master_data_59;
    output [7:0] fwd_streamer_qkt_master_data_60;
    reg [7:0] fwd_streamer_qkt_master_data_60;
    output [7:0] fwd_streamer_qkt_master_data_61;
    reg [7:0] fwd_streamer_qkt_master_data_61;
    output [7:0] fwd_streamer_qkt_master_data_62;
    reg [7:0] fwd_streamer_qkt_master_data_62;
    output [7:0] fwd_streamer_qkt_master_data_63;
    reg [7:0] fwd_streamer_qkt_master_data_63;
    output fwd_qkt_streamer_mha_slave_ready;
    reg fwd_qkt_streamer_mha_slave_ready;
    output fwd_qkv_streamer_conv_slave_ready;
    reg fwd_qkv_streamer_conv_slave_ready;
    output fwd_qkt_streamer_conv_slave_ready;
    reg fwd_qkt_streamer_conv_slave_ready;
    output trig_hub_streamer_handler_slave_out_cur_write;
    reg trig_hub_streamer_handler_slave_out_cur_write;
    reg [5:0] global_state_next;
    reg  streamer_handler_Add_2U_4_4_105_in1;
    reg  gs_ctrl_f_streamer_handler_h400;
    /*signed*/wire [5:0] streamer_handler_LessThan_1U_11_1_100_in1;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_97_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_97_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_97_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_97_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_96_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_96_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_96_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_96_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_95_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_95_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_95_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_95_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_94_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_94_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_94_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_94_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_93_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_93_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_93_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_93_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_92_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_92_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_92_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_92_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_91_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_91_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_91_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_91_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_90_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_90_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_90_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_90_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_89_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_89_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_89_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_89_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_88_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_88_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_88_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_88_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_87_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_87_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_87_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_87_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_86_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_86_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_86_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_86_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_85_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_85_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_85_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_85_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_84_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_84_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_84_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_84_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_83_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_83_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_83_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_83_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_82_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_82_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_82_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_82_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_81_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_81_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_81_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_81_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_80_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_80_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_80_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_80_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_79_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_79_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_79_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_79_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_78_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_78_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_78_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_78_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_77_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_77_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_77_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_77_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_76_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_76_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_76_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_76_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_75_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_75_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_75_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_75_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_74_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_74_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_74_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_74_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_73_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_73_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_73_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_73_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_72_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_72_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_72_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_72_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_71_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_71_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_71_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_71_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_70_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_70_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_70_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_70_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_69_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_69_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_69_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_69_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_68_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_68_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_68_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_68_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_67_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_67_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_67_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_67_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_66_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_66_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_66_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_66_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_65_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_65_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_65_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_65_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_64_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_64_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_64_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_64_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_63_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_63_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_63_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_63_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_62_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_62_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_62_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_62_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_61_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_61_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_61_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_61_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_60_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_60_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_60_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_60_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_59_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_59_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_59_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_59_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_58_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_58_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_58_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_58_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_57_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_57_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_57_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_57_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_56_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_56_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_56_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_56_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_55_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_55_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_55_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_55_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_54_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_54_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_54_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_54_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_53_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_53_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_53_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_53_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_52_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_52_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_52_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_52_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_51_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_51_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_51_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_51_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_50_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_50_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_50_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_50_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_49_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_49_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_49_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_49_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_48_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_48_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_48_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_48_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_47_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_47_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_47_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_47_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_46_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_46_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_46_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_46_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_45_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_45_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_45_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_45_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_44_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_44_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_44_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_44_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_43_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_43_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_43_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_43_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_42_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_42_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_42_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_42_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_41_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_41_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_41_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_41_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_40_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_40_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_40_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_40_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_39_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_39_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_39_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_39_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_38_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_38_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_38_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_38_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_37_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_37_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_37_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_37_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_36_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_36_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_36_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_36_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_35_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_35_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_35_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_35_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_34_in2;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_34_in3;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_34_in4;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_34_in5;
    reg [1:0] streamer_handler_Add_3U_10_4_32_in1;
    reg [3:0] streamer_handler_Add_5U_8_4_31_in1;
    reg  gs_ctrl_f_streamer_handler_h400000000;
    /*signed*/wire [7:0] streamer_handler_LessThan_1U_6_4_29_in1;
    reg [1:0] streamer_handler_Add_3U_10_4_21_in1;
    reg  gs_ctrl_f_streamer_handler_h10;
    reg [3:0] streamer_handler_N_Mux_8_16_12_4_4_ctrl1;
    reg  gs_ctrl_f_streamer_handler_h20000000;
    reg [5:0] streamer_handler_Add_7U_3_4_3_in1;
    reg  gs_ctrl_f_streamer_handler_h120000450;
    wire  streamer_handler_Xor_1Ux1U_1U_4_1_out1;
    reg [7:0] s_reg_475;
    reg [7:0] s_reg_474;
    reg [7:0] s_reg_473;
    reg [7:0] s_reg_472;
    reg [7:0] s_reg_471;
    reg [7:0] s_reg_470;
    reg [7:0] s_reg_469;
    reg [7:0] s_reg_468;
    reg [7:0] s_reg_467;
    reg [7:0] s_reg_466;
    reg [7:0] s_reg_465;
    reg [7:0] s_reg_464;
    reg [7:0] s_reg_463;
    reg [7:0] s_reg_462;
    reg [7:0] s_reg_461;
    reg [7:0] s_reg_460;
    reg [7:0] s_reg_459;
    reg [7:0] s_reg_458;
    reg [7:0] s_reg_457;
    reg [7:0] s_reg_456;
    reg [7:0] s_reg_455;
    reg [7:0] s_reg_454;
    reg [7:0] s_reg_453;
    reg [7:0] s_reg_452;
    reg [7:0] s_reg_451;
    reg [7:0] s_reg_450;
    reg [7:0] s_reg_449;
    reg [7:0] s_reg_448;
    reg [7:0] s_reg_447;
    reg [7:0] s_reg_446;
    reg [7:0] s_reg_445;
    reg [7:0] s_reg_444;
    reg [7:0] s_reg_443;
    reg [7:0] s_reg_442;
    reg [7:0] s_reg_441;
    reg [7:0] s_reg_440;
    reg [7:0] s_reg_439;
    reg [7:0] s_reg_438;
    reg [7:0] s_reg_437;
    reg [7:0] s_reg_436;
    reg [7:0] s_reg_435;
    reg [7:0] s_reg_434;
    reg [7:0] s_reg_433;
    reg [7:0] s_reg_432;
    reg [7:0] s_reg_431;
    reg [7:0] s_reg_430;
    reg [7:0] s_reg_429;
    reg [7:0] s_reg_428;
    reg [7:0] s_reg_427;
    reg [7:0] s_reg_426;
    reg [7:0] s_reg_425;
    reg [7:0] s_reg_424;
    reg [7:0] s_reg_423;
    reg [7:0] s_reg_422;
    reg [7:0] s_reg_421;
    reg [7:0] s_reg_420;
    reg [7:0] s_reg_419;
    reg [7:0] s_reg_418;
    reg [7:0] s_reg_417;
    wire  streamer_handler_LessThan_1U_1_1_33_out1;
    wire  streamer_handler_LessThan_1U_0_1_25_out1;
    wire  streamer_handler_LessThan_1U_6_4_98_out1;
    wire  streamer_handler_LessThan_1U_0_1_107_out1;
    wire  streamer_handler_LessThan_1U_0_1_24_out1;
    wire [1:0] streamer_handler_Add_2U_4_4_22_out1;
    wire [1:0] streamer_handler_Add_2U_4_4_106_out1;
    wire [1:0] streamer_handler_Add_2U_4_4_99_out1;
    wire [1:0] streamer_handler_Add_2U_4_4_105_out1;
    reg [1:0] s_reg_337;
    wire [1:0] streamer_handler_Add_2U_4_4_23_out1;
    reg [1:0] s_reg_304;
    wire [2:0] streamer_handler_Add_3U_10_4_32_out1;
    wire  streamer_handler_LessThan_1U_9_4_28_out1;
    wire [2:0] streamer_handler_Add_3U_10_4_21_out1;
    reg [3:0] s_reg_302;
    wire [4:0] streamer_handler_Add_5U_8_4_31_out1;
    wire [4:0] streamer_handler_Add_5U_8_4_111_out1;
    wire [4:0] streamer_handler_Add_5U_8_4_20_out1;
    reg [4:0] s_reg_300_slice;
    wire  streamer_handler_LessThan_1U_6_4_29_out1;
    wire  streamer_handler_LessThan_1U_0_1_109_out1;
    wire  streamer_handler_LessThan_1U_6_4_104_out1;
    wire  streamer_handler_LessThan_1U_6_4_30_out1;
    wire [6:0] streamer_handler_Add_7U_3_4_3_out1;
    reg [7:0] s_reg_267;
    reg [7:0] conv_kernel_reg_15_15;
    reg [7:0] conv_kernel_reg_15_14;
    reg [7:0] conv_kernel_reg_15_13;
    reg [7:0] conv_kernel_reg_15_12;
    reg [7:0] conv_kernel_reg_15_11;
    reg [7:0] conv_kernel_reg_15_10;
    reg [7:0] conv_kernel_reg_15_9;
    reg [7:0] conv_kernel_reg_15_8;
    reg [7:0] conv_kernel_reg_15_7;
    reg [7:0] conv_kernel_reg_15_6;
    reg [7:0] conv_kernel_reg_15_5;
    reg [7:0] conv_kernel_reg_15_4;
    reg [7:0] conv_kernel_reg_15_3;
    reg [7:0] conv_kernel_reg_15_2;
    reg [7:0] conv_kernel_reg_15_1;
    reg [7:0] conv_kernel_reg_15_0;
    reg [7:0] conv_kernel_reg_14_15;
    reg [7:0] conv_kernel_reg_14_14;
    reg [7:0] conv_kernel_reg_14_13;
    reg [7:0] conv_kernel_reg_14_12;
    reg [7:0] conv_kernel_reg_14_11;
    reg [7:0] conv_kernel_reg_14_10;
    reg [7:0] conv_kernel_reg_14_9;
    reg [7:0] conv_kernel_reg_14_8;
    reg [7:0] conv_kernel_reg_14_7;
    reg [7:0] conv_kernel_reg_14_6;
    reg [7:0] conv_kernel_reg_14_5;
    reg [7:0] conv_kernel_reg_14_4;
    reg [7:0] conv_kernel_reg_14_3;
    reg [7:0] conv_kernel_reg_14_2;
    reg [7:0] conv_kernel_reg_14_1;
    reg [7:0] conv_kernel_reg_14_0;
    reg [7:0] conv_kernel_reg_13_15;
    reg [7:0] conv_kernel_reg_13_14;
    reg [7:0] conv_kernel_reg_13_13;
    reg [7:0] conv_kernel_reg_13_12;
    reg [7:0] conv_kernel_reg_13_11;
    reg [7:0] conv_kernel_reg_13_10;
    reg [7:0] conv_kernel_reg_13_9;
    reg [7:0] conv_kernel_reg_13_8;
    reg [7:0] conv_kernel_reg_13_7;
    reg [7:0] conv_kernel_reg_13_6;
    reg [7:0] conv_kernel_reg_13_5;
    reg [7:0] conv_kernel_reg_13_4;
    reg [7:0] conv_kernel_reg_13_3;
    reg [7:0] conv_kernel_reg_13_2;
    reg [7:0] conv_kernel_reg_13_1;
    reg [7:0] conv_kernel_reg_13_0;
    reg [7:0] conv_kernel_reg_12_15;
    reg [7:0] conv_kernel_reg_12_14;
    reg [7:0] conv_kernel_reg_12_13;
    reg [7:0] conv_kernel_reg_12_12;
    reg [7:0] conv_kernel_reg_12_11;
    reg [7:0] conv_kernel_reg_12_10;
    reg [7:0] conv_kernel_reg_12_9;
    reg [7:0] conv_kernel_reg_12_8;
    reg [7:0] conv_kernel_reg_12_7;
    reg [7:0] conv_kernel_reg_12_6;
    reg [7:0] conv_kernel_reg_12_5;
    reg [7:0] conv_kernel_reg_12_4;
    reg [7:0] conv_kernel_reg_12_3;
    reg [7:0] conv_kernel_reg_12_2;
    reg [7:0] conv_kernel_reg_12_1;
    reg [7:0] conv_kernel_reg_12_0;
    reg [7:0] conv_kernel_reg_11_15;
    reg [7:0] conv_kernel_reg_11_14;
    reg [7:0] conv_kernel_reg_11_13;
    reg [7:0] conv_kernel_reg_11_12;
    reg [7:0] conv_kernel_reg_11_11;
    reg [7:0] conv_kernel_reg_11_10;
    reg [7:0] conv_kernel_reg_11_9;
    reg [7:0] conv_kernel_reg_11_8;
    reg [7:0] conv_kernel_reg_11_7;
    reg [7:0] conv_kernel_reg_11_6;
    reg [7:0] conv_kernel_reg_11_5;
    reg [7:0] conv_kernel_reg_11_4;
    reg [7:0] conv_kernel_reg_11_3;
    reg [7:0] conv_kernel_reg_11_2;
    reg [7:0] conv_kernel_reg_11_1;
    reg [7:0] conv_kernel_reg_11_0;
    reg [7:0] conv_kernel_reg_10_15;
    reg [7:0] conv_kernel_reg_10_14;
    reg [7:0] conv_kernel_reg_10_13;
    reg [7:0] conv_kernel_reg_10_12;
    reg [7:0] conv_kernel_reg_10_11;
    reg [7:0] conv_kernel_reg_10_10;
    reg [7:0] conv_kernel_reg_10_9;
    reg [7:0] conv_kernel_reg_10_8;
    reg [7:0] conv_kernel_reg_10_7;
    reg [7:0] conv_kernel_reg_10_6;
    reg [7:0] conv_kernel_reg_10_5;
    reg [7:0] conv_kernel_reg_10_4;
    reg [7:0] conv_kernel_reg_10_3;
    reg [7:0] conv_kernel_reg_10_2;
    reg [7:0] conv_kernel_reg_10_1;
    reg [7:0] conv_kernel_reg_10_0;
    reg [7:0] conv_kernel_reg_9_15;
    reg [7:0] conv_kernel_reg_9_14;
    reg [7:0] conv_kernel_reg_9_13;
    reg [7:0] conv_kernel_reg_9_12;
    reg [7:0] conv_kernel_reg_9_11;
    reg [7:0] conv_kernel_reg_9_10;
    reg [7:0] conv_kernel_reg_9_9;
    reg [7:0] conv_kernel_reg_9_8;
    reg [7:0] conv_kernel_reg_9_7;
    reg [7:0] conv_kernel_reg_9_6;
    reg [7:0] conv_kernel_reg_9_5;
    reg [7:0] conv_kernel_reg_9_4;
    reg [7:0] conv_kernel_reg_9_3;
    reg [7:0] conv_kernel_reg_9_2;
    reg [7:0] conv_kernel_reg_9_1;
    reg [7:0] conv_kernel_reg_9_0;
    reg [7:0] conv_kernel_reg_8_15;
    reg [7:0] conv_kernel_reg_8_14;
    reg [7:0] conv_kernel_reg_8_13;
    reg [7:0] conv_kernel_reg_8_12;
    reg [7:0] conv_kernel_reg_8_11;
    reg [7:0] conv_kernel_reg_8_10;
    reg [7:0] conv_kernel_reg_8_9;
    reg [7:0] conv_kernel_reg_8_8;
    reg [7:0] conv_kernel_reg_8_7;
    reg [7:0] conv_kernel_reg_8_6;
    reg [7:0] conv_kernel_reg_8_5;
    reg [7:0] conv_kernel_reg_8_4;
    reg [7:0] conv_kernel_reg_8_3;
    reg [7:0] conv_kernel_reg_8_2;
    reg [7:0] conv_kernel_reg_8_1;
    reg [7:0] conv_kernel_reg_8_0;
    reg [7:0] conv_kernel_reg_7_15;
    reg [7:0] conv_kernel_reg_7_14;
    reg [7:0] conv_kernel_reg_7_13;
    reg [7:0] conv_kernel_reg_7_12;
    reg [7:0] conv_kernel_reg_7_11;
    reg [7:0] conv_kernel_reg_7_10;
    reg [7:0] conv_kernel_reg_7_9;
    reg [7:0] conv_kernel_reg_7_8;
    reg [7:0] conv_kernel_reg_7_7;
    reg [7:0] conv_kernel_reg_7_6;
    reg [7:0] conv_kernel_reg_7_5;
    reg [7:0] conv_kernel_reg_7_4;
    reg [7:0] conv_kernel_reg_7_3;
    reg [7:0] conv_kernel_reg_7_2;
    reg [7:0] conv_kernel_reg_7_1;
    reg [7:0] conv_kernel_reg_7_0;
    reg [7:0] conv_kernel_reg_6_15;
    reg [7:0] conv_kernel_reg_6_14;
    reg [7:0] conv_kernel_reg_6_13;
    reg [7:0] conv_kernel_reg_6_12;
    reg [7:0] conv_kernel_reg_6_11;
    reg [7:0] conv_kernel_reg_6_10;
    reg [7:0] conv_kernel_reg_6_9;
    reg [7:0] conv_kernel_reg_6_8;
    reg [7:0] conv_kernel_reg_6_7;
    reg [7:0] conv_kernel_reg_6_6;
    reg [7:0] conv_kernel_reg_6_5;
    reg [7:0] conv_kernel_reg_6_4;
    reg [7:0] conv_kernel_reg_6_3;
    reg [7:0] conv_kernel_reg_6_2;
    reg [7:0] conv_kernel_reg_6_1;
    reg [7:0] conv_kernel_reg_6_0;
    reg [7:0] conv_kernel_reg_5_15;
    reg [7:0] conv_kernel_reg_5_14;
    reg [7:0] conv_kernel_reg_5_13;
    reg [7:0] conv_kernel_reg_5_12;
    reg [7:0] conv_kernel_reg_5_11;
    reg [7:0] conv_kernel_reg_5_10;
    reg [7:0] conv_kernel_reg_5_9;
    reg [7:0] conv_kernel_reg_5_8;
    reg [7:0] conv_kernel_reg_5_7;
    reg [7:0] conv_kernel_reg_5_6;
    reg [7:0] conv_kernel_reg_5_5;
    reg [7:0] conv_kernel_reg_5_4;
    reg [7:0] conv_kernel_reg_5_3;
    reg [7:0] conv_kernel_reg_5_2;
    reg [7:0] conv_kernel_reg_5_1;
    reg [7:0] conv_kernel_reg_5_0;
    reg [7:0] conv_kernel_reg_4_15;
    reg [7:0] conv_kernel_reg_4_14;
    reg [7:0] conv_kernel_reg_4_13;
    reg [7:0] conv_kernel_reg_4_12;
    reg [7:0] conv_kernel_reg_4_11;
    reg [7:0] conv_kernel_reg_4_10;
    reg [7:0] conv_kernel_reg_4_9;
    reg [7:0] conv_kernel_reg_4_8;
    reg [7:0] conv_kernel_reg_4_7;
    reg [7:0] conv_kernel_reg_4_6;
    reg [7:0] conv_kernel_reg_4_5;
    reg [7:0] conv_kernel_reg_4_4;
    reg [7:0] conv_kernel_reg_4_3;
    reg [7:0] conv_kernel_reg_4_2;
    reg [7:0] conv_kernel_reg_4_1;
    reg [7:0] conv_kernel_reg_4_0;
    reg [7:0] conv_kernel_reg_3_15;
    reg [7:0] conv_kernel_reg_3_14;
    reg [7:0] conv_kernel_reg_3_13;
    reg [7:0] conv_kernel_reg_3_12;
    reg [7:0] conv_kernel_reg_3_11;
    reg [7:0] conv_kernel_reg_3_10;
    reg [7:0] conv_kernel_reg_3_9;
    reg [7:0] conv_kernel_reg_3_8;
    reg [7:0] conv_kernel_reg_3_7;
    reg [7:0] conv_kernel_reg_3_6;
    reg [7:0] conv_kernel_reg_3_5;
    reg [7:0] conv_kernel_reg_3_4;
    reg [7:0] conv_kernel_reg_3_3;
    reg [7:0] conv_kernel_reg_3_2;
    reg [7:0] conv_kernel_reg_3_1;
    reg [7:0] conv_kernel_reg_3_0;
    reg [7:0] conv_kernel_reg_2_15;
    reg [7:0] conv_kernel_reg_2_14;
    reg [7:0] conv_kernel_reg_2_13;
    reg [7:0] conv_kernel_reg_2_12;
    reg [7:0] conv_kernel_reg_2_11;
    reg [7:0] conv_kernel_reg_2_10;
    reg [7:0] conv_kernel_reg_2_9;
    reg [7:0] conv_kernel_reg_2_8;
    reg [7:0] conv_kernel_reg_2_7;
    reg [7:0] conv_kernel_reg_2_6;
    reg [7:0] conv_kernel_reg_2_5;
    reg [7:0] conv_kernel_reg_2_4;
    reg [7:0] conv_kernel_reg_2_3;
    reg [7:0] conv_kernel_reg_2_2;
    reg [7:0] conv_kernel_reg_2_1;
    reg [7:0] conv_kernel_reg_2_0;
    reg [7:0] conv_kernel_reg_1_15;
    reg [7:0] conv_kernel_reg_1_14;
    reg [7:0] conv_kernel_reg_1_13;
    reg [7:0] conv_kernel_reg_1_12;
    reg [7:0] conv_kernel_reg_1_11;
    reg [7:0] conv_kernel_reg_1_10;
    reg [7:0] conv_kernel_reg_1_9;
    reg [7:0] conv_kernel_reg_1_8;
    reg [7:0] conv_kernel_reg_1_7;
    reg [7:0] conv_kernel_reg_1_6;
    reg [7:0] conv_kernel_reg_1_5;
    reg [7:0] conv_kernel_reg_1_4;
    reg [7:0] conv_kernel_reg_1_3;
    reg [7:0] conv_kernel_reg_1_2;
    reg [7:0] conv_kernel_reg_1_1;
    reg [7:0] conv_kernel_reg_1_0;
    reg [7:0] conv_kernel_reg_0_15;
    reg [7:0] conv_kernel_reg_0_14;
    reg [7:0] conv_kernel_reg_0_13;
    reg [7:0] conv_kernel_reg_0_12;
    reg [7:0] conv_kernel_reg_0_11;
    reg [7:0] conv_kernel_reg_0_10;
    reg [7:0] conv_kernel_reg_0_9;
    reg [7:0] conv_kernel_reg_0_8;
    reg [7:0] conv_kernel_reg_0_7;
    reg [7:0] conv_kernel_reg_0_6;
    reg [7:0] conv_kernel_reg_0_5;
    reg [7:0] conv_kernel_reg_0_4;
    reg [7:0] conv_kernel_reg_0_3;
    reg [7:0] conv_kernel_reg_0_2;
    reg [7:0] conv_kernel_reg_0_1;
    reg [7:0] conv_kernel_reg_0_0;
    wire  streamer_handler_Not_1U_1U_s_4_2_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_12_4_4_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_12_4_5_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_12_4_6_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_12_4_7_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_12_4_8_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_12_4_9_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_12_4_10_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_12_4_11_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_12_4_12_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_12_4_13_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_12_4_14_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_12_4_15_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_12_4_16_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_12_4_17_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_12_4_18_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_12_4_19_out1;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_34_out1;
    reg [7:0] s_reg_667;
    reg [7:0] s_reg_603;
    reg [7:0] s_reg_539;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_35_out1;
    reg [7:0] s_reg_666;
    reg [7:0] s_reg_602;
    reg [7:0] s_reg_538;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_36_out1;
    reg [7:0] s_reg_665;
    reg [7:0] s_reg_601;
    reg [7:0] s_reg_537;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_37_out1;
    reg [7:0] s_reg_664;
    reg [7:0] s_reg_600;
    reg [7:0] s_reg_536;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_38_out1;
    reg [7:0] s_reg_663;
    reg [7:0] s_reg_599;
    reg [7:0] s_reg_535;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_39_out1;
    reg [7:0] s_reg_662;
    reg [7:0] s_reg_598;
    reg [7:0] s_reg_534;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_40_out1;
    reg [7:0] s_reg_661;
    reg [7:0] s_reg_597;
    reg [7:0] s_reg_533;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_41_out1;
    reg [7:0] s_reg_660;
    reg [7:0] s_reg_596;
    reg [7:0] s_reg_532;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_42_out1;
    reg [7:0] s_reg_659;
    reg [7:0] s_reg_595;
    reg [7:0] s_reg_531;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_43_out1;
    reg [7:0] s_reg_658;
    reg [7:0] s_reg_594;
    reg [7:0] s_reg_530;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_44_out1;
    reg [7:0] s_reg_657;
    reg [7:0] s_reg_593;
    reg [7:0] s_reg_529;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_45_out1;
    reg [7:0] s_reg_656;
    reg [7:0] s_reg_592;
    reg [7:0] s_reg_528;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_46_out1;
    reg [7:0] s_reg_655;
    reg [7:0] s_reg_591;
    reg [7:0] s_reg_527;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_47_out1;
    reg [7:0] s_reg_654;
    reg [7:0] s_reg_590;
    reg [7:0] s_reg_526;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_48_out1;
    reg [7:0] s_reg_653;
    reg [7:0] s_reg_589;
    reg [7:0] s_reg_525;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_49_out1;
    reg [7:0] s_reg_652;
    reg [7:0] s_reg_588;
    reg [7:0] s_reg_524;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_50_out1;
    reg [7:0] s_reg_651;
    reg [7:0] s_reg_587;
    reg [7:0] s_reg_523;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_51_out1;
    reg [7:0] s_reg_650;
    reg [7:0] s_reg_586;
    reg [7:0] s_reg_522;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_52_out1;
    reg [7:0] s_reg_649;
    reg [7:0] s_reg_585;
    reg [7:0] s_reg_521;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_53_out1;
    reg [7:0] s_reg_648;
    reg [7:0] s_reg_584;
    reg [7:0] s_reg_520;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_54_out1;
    reg [7:0] s_reg_647;
    reg [7:0] s_reg_583;
    reg [7:0] s_reg_519;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_55_out1;
    reg [7:0] s_reg_646;
    reg [7:0] s_reg_582;
    reg [7:0] s_reg_518;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_56_out1;
    reg [7:0] s_reg_645;
    reg [7:0] s_reg_581;
    reg [7:0] s_reg_517;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_57_out1;
    reg [7:0] s_reg_644;
    reg [7:0] s_reg_580;
    reg [7:0] s_reg_516;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_58_out1;
    reg [7:0] s_reg_643;
    reg [7:0] s_reg_579;
    reg [7:0] s_reg_515;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_59_out1;
    reg [7:0] s_reg_642;
    reg [7:0] s_reg_578;
    reg [7:0] s_reg_514;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_60_out1;
    reg [7:0] s_reg_641;
    reg [7:0] s_reg_577;
    reg [7:0] s_reg_513;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_61_out1;
    reg [7:0] s_reg_640;
    reg [7:0] s_reg_576;
    reg [7:0] s_reg_512;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_62_out1;
    reg [7:0] s_reg_639;
    reg [7:0] s_reg_575;
    reg [7:0] s_reg_511;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_63_out1;
    reg [7:0] s_reg_638;
    reg [7:0] s_reg_574;
    reg [7:0] s_reg_510;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_64_out1;
    reg [7:0] s_reg_637;
    reg [7:0] s_reg_573;
    reg [7:0] s_reg_509;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_65_out1;
    reg [7:0] s_reg_636;
    reg [7:0] s_reg_572;
    reg [7:0] s_reg_508;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_66_out1;
    reg [7:0] s_reg_635;
    reg [7:0] s_reg_571;
    reg [7:0] s_reg_507;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_67_out1;
    reg [7:0] s_reg_634;
    reg [7:0] s_reg_570;
    reg [7:0] s_reg_506;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_68_out1;
    reg [7:0] s_reg_633;
    reg [7:0] s_reg_569;
    reg [7:0] s_reg_505;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_69_out1;
    reg [7:0] s_reg_632;
    reg [7:0] s_reg_568;
    reg [7:0] s_reg_504;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_70_out1;
    reg [7:0] s_reg_631;
    reg [7:0] s_reg_567;
    reg [7:0] s_reg_503;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_71_out1;
    reg [7:0] s_reg_630;
    reg [7:0] s_reg_566;
    reg [7:0] s_reg_502;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_72_out1;
    reg [7:0] s_reg_629;
    reg [7:0] s_reg_565;
    reg [7:0] s_reg_501;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_73_out1;
    reg [7:0] s_reg_628;
    reg [7:0] s_reg_564;
    reg [7:0] s_reg_500;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_74_out1;
    reg [7:0] s_reg_627;
    reg [7:0] s_reg_563;
    reg [7:0] s_reg_499;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_75_out1;
    reg [7:0] s_reg_626;
    reg [7:0] s_reg_562;
    reg [7:0] s_reg_498;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_76_out1;
    reg [7:0] s_reg_625;
    reg [7:0] s_reg_561;
    reg [7:0] s_reg_497;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_77_out1;
    reg [7:0] s_reg_624;
    reg [7:0] s_reg_560;
    reg [7:0] s_reg_496;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_78_out1;
    reg [7:0] s_reg_623;
    reg [7:0] s_reg_559;
    reg [7:0] s_reg_495;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_79_out1;
    reg [7:0] s_reg_622;
    reg [7:0] s_reg_558;
    reg [7:0] s_reg_494;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_80_out1;
    reg [7:0] s_reg_621;
    reg [7:0] s_reg_557;
    reg [7:0] s_reg_493;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_81_out1;
    reg [7:0] s_reg_620;
    reg [7:0] s_reg_556;
    reg [7:0] s_reg_492;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_82_out1;
    reg [7:0] s_reg_619;
    reg [7:0] s_reg_555;
    reg [7:0] s_reg_491;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_83_out1;
    reg [7:0] s_reg_618;
    reg [7:0] s_reg_554;
    reg [7:0] s_reg_490;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_84_out1;
    reg [7:0] s_reg_617;
    reg [7:0] s_reg_553;
    reg [7:0] s_reg_489;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_85_out1;
    reg [7:0] s_reg_616;
    reg [7:0] s_reg_552;
    reg [7:0] s_reg_488;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_86_out1;
    reg [7:0] s_reg_615;
    reg [7:0] s_reg_551;
    reg [7:0] s_reg_487;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_87_out1;
    reg [7:0] s_reg_614;
    reg [7:0] s_reg_550;
    reg [7:0] s_reg_486;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_88_out1;
    reg [7:0] s_reg_613;
    reg [7:0] s_reg_549;
    reg [7:0] s_reg_485;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_89_out1;
    reg [7:0] s_reg_612;
    reg [7:0] s_reg_548;
    reg [7:0] s_reg_484;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_90_out1;
    reg [7:0] s_reg_611;
    reg [7:0] s_reg_547;
    reg [7:0] s_reg_483;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_91_out1;
    reg [7:0] s_reg_610;
    reg [7:0] s_reg_546;
    reg [7:0] s_reg_482;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_92_out1;
    reg [7:0] s_reg_609;
    reg [7:0] s_reg_545;
    reg [7:0] s_reg_481;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_93_out1;
    reg [7:0] s_reg_608;
    reg [7:0] s_reg_544;
    reg [7:0] s_reg_480;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_94_out1;
    reg [7:0] s_reg_607;
    reg [7:0] s_reg_543;
    reg [7:0] s_reg_479;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_95_out1;
    reg [7:0] s_reg_606;
    reg [7:0] s_reg_542;
    reg [7:0] s_reg_478;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_96_out1;
    reg [7:0] s_reg_605;
    reg [7:0] s_reg_541;
    reg [7:0] s_reg_477;
    reg [7:0] streamer_handler_N_Mux_8_4_13_4_97_out1;
    reg [7:0] s_reg_604;
    reg [7:0] s_reg_540;
    reg [7:0] s_reg_476;
    reg [7:0] s_reg_345;
    reg [7:0] s_reg_344;
    reg [7:0] s_reg_343;
    reg [7:0] s_reg_342;
    reg  trig_hub_streamer_handler_slave_in_last_read;
    wire  streamer_handler_LessThan_1U_0_1_102_out1;
    reg [5:0] global_state;
    wire  streamer_handler_LessThan_1U_11_1_101_out1;
    reg  s_reg_339;
    wire  streamer_handler_LessThan_1U_11_1_100_out1;
    reg  trig_hub_streamer_handler_slave_out_cur_write_reg;
    wire  streamer_handler_LessThan_1U_11_1_112_out1;
    reg [2:0] gs_ctrl_f_streamer_handler_hc20800000;
    wire  stall0;
    wire  streamer_handler_Not_1U_1U_s_4_113_out1;
    reg  streamer_handler_N_Mux_1_2_2_4_114_out1;
    reg  trig_hub_streamer_handler_slave_out_next_write;

    
    // rtl_process:streamer_handler/drive_trig_hub_streamer_handler_slave_out_next_write
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_trig_hub_streamer_handler_slave_out_next_write
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:671:16
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:608:9
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:601:10
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:614:11
    
    always @(posedge clk)
      begin : drive_trig_hub_streamer_handler_slave_out_next_write
        if (rst == 1'b0) 
          begin
            // op:trig_hub_streamer_handler_slave_gen_out_next_write_1/OP5178
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:608:9
            // Call Stack: 
            // in function gen_out_next_write_1 called from trig_done_lib/c_parts/trig_hub_streamer_handler.h:608:9
            trig_hub_streamer_handler_slave_out_next_write <= 1'b1;
          end 
        else 
          begin
            // op:trig_hub_streamer_handler_slave_gen_out_next_write_1/OP5185
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:614:11
            // Call Stack: 
            // in function gen_out_next_write_1 called from trig_done_lib/c_parts/trig_hub_streamer_handler.h:614:11
            trig_hub_streamer_handler_slave_out_next_write <= streamer_handler_N_Mux_1_2_2_4_114_out1;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Not_1U_1U_s_4_113
    // Resource=streamer_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:614:28
    assign streamer_handler_Not_1U_1U_s_4_113_out1 = !trig_hub_streamer_handler_slave_out_cur_write;
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_1_2_2_4_114
    // Resource=streamer_handler_N_Mux_1_2_2_4, Function=mux : Inputs=1,1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:613:9
    always @*
      begin : streamer_handler_N_Mux_1_2_2_4_114
        if (stall0) 
          begin
            streamer_handler_N_Mux_1_2_2_4_114_out1 = trig_hub_streamer_handler_slave_out_next_write;
          end 
        else 
          begin
            streamer_handler_N_Mux_1_2_2_4_114_out1 = streamer_handler_Not_1U_1U_s_4_113_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_trig_hub_streamer_handler_slave_out_cur_write
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_streamer_handler_slave_out_cur_write
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:636:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:671:2
    always @*
      begin : drive_trig_hub_streamer_handler_slave_out_cur_write
        case (gs_ctrl_f_streamer_handler_hc20800000) 
          3'd1: 
            begin
              if (acc_stream_port_ready && !streamer_handler_LessThan_1U_11_1_112_out1) 
                begin
                  // op:f_streamer_handler/OP1870
                  // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:671:2
                  // Call Stack: 
                  // in function done called from streamer_handler.cc:310:45
                  trig_hub_streamer_handler_slave_out_cur_write = trig_hub_streamer_handler_slave_out_next_write;
                end 
              else 
                begin
                  trig_hub_streamer_handler_slave_out_cur_write = trig_hub_streamer_handler_slave_out_cur_write_reg;
                end
            end
          3'd2: 
            begin
              if (!(s_reg_339 || streamer_handler_LessThan_1U_11_1_100_out1)) 
                begin
                  // op:f_streamer_handler/OP2307
                  // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:671:2
                  // Call Stack: 
                  // in function done called from streamer_handler.cc:297:45
                  trig_hub_streamer_handler_slave_out_cur_write = trig_hub_streamer_handler_slave_out_next_write;
                end 
              else 
                begin
                  trig_hub_streamer_handler_slave_out_cur_write = trig_hub_streamer_handler_slave_out_cur_write_reg;
                end
            end
          3'd3: 
            begin
              if (fwd_streamer_qkt_master_ready && !(s_reg_339 || streamer_handler_LessThan_1U_11_1_101_out1)) 
                begin
                  // op:f_streamer_handler/OP2777
                  // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:671:2
                  // Call Stack: 
                  // in function done called from streamer_handler.cc:283:45
                  trig_hub_streamer_handler_slave_out_cur_write = trig_hub_streamer_handler_slave_out_next_write;
                end 
              else 
                begin
                  trig_hub_streamer_handler_slave_out_cur_write = trig_hub_streamer_handler_slave_out_cur_write_reg;
                end
            end
          3'd4: 
            begin
              if (stream_acc_port_valid) 
                begin
                  // op:f_streamer_handler/OP3055
                  // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:671:2
                  // Call Stack: 
                  // in function done called from streamer_handler.cc:268:45
                  trig_hub_streamer_handler_slave_out_cur_write = trig_hub_streamer_handler_slave_out_next_write;
                end 
              else 
                begin
                  trig_hub_streamer_handler_slave_out_cur_write = trig_hub_streamer_handler_slave_out_cur_write_reg;
                end
            end
          default: 
            begin
              trig_hub_streamer_handler_slave_out_cur_write = trig_hub_streamer_handler_slave_out_cur_write_reg;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_conv_slave_ready
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_fwd_qkt_streamer_conv_slave_ready
    // at: cynw_blocking_get.h:318:16
    // at: cynw_blocking_get.h:287:16
    // at: cynw_blocking_get.h:291:16
    
    always @(posedge clk)
      begin : drive_fwd_qkt_streamer_conv_slave_ready
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP8
            // at: cynw_blocking_get.h:318:16
            // Call Stack: 
            // in function reset_get called from streamer_handler.cc:226:37
            fwd_qkt_streamer_conv_slave_ready <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd25: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP2188
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            fwd_qkt_streamer_conv_slave_ready <= 1'd1;
                          end 
                      end
                    6'd26: 
                      begin
                        if (fwd_qkt_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2195
                            // at: cynw_blocking_get.h:291:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            fwd_qkt_streamer_conv_slave_ready <= 1'd0;
                          end 
                      end
                    6'd29: 
                      begin
                        if (s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2188
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            fwd_qkt_streamer_conv_slave_ready <= 1'd1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkv_streamer_conv_slave_ready
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_fwd_qkv_streamer_conv_slave_ready
    // at: cynw_blocking_get.h:318:16
    // at: cynw_blocking_get.h:287:16
    // at: cynw_blocking_get.h:291:16
    
    always @(posedge clk)
      begin : drive_fwd_qkv_streamer_conv_slave_ready
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP7
            // at: cynw_blocking_get.h:318:16
            // Call Stack: 
            // in function reset_get called from streamer_handler.cc:225:37
            fwd_qkv_streamer_conv_slave_ready <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd26: 
                      begin
                        if (fwd_qkt_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2196
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            fwd_qkv_streamer_conv_slave_ready <= 1'd1;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2231
                            // at: cynw_blocking_get.h:291:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            fwd_qkv_streamer_conv_slave_ready <= 1'd0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_ready
    // Sharing or Control mux
    // Sharing/Controlling 11 operation(s) on drive_fwd_qkt_streamer_mha_slave_ready
    // at: cynw_blocking_get.h:318:16
    // at: cynw_blocking_get.h:287:16
    // at: cynw_blocking_get.h:291:16
    
    always @(posedge clk)
      begin : drive_fwd_qkt_streamer_mha_slave_ready
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP9
            // at: cynw_blocking_get.h:318:16
            // Call Stack: 
            // in function reset_get called from streamer_handler.cc:227:36
            fwd_qkt_streamer_mha_slave_ready <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd06: 
                      begin
                        if (fwd_streamer_qkv_master_ready && !streamer_handler_LessThan_1U_0_1_102_out1) 
                          begin
                            // op:f_streamer_handler/OP642
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            fwd_qkt_streamer_mha_slave_ready <= 1'd1;
                          end 
                      end
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP709
                            // at: cynw_blocking_get.h:291:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            fwd_qkt_streamer_mha_slave_ready <= 1'd0;
                          end 
                      end
                    6'd12, 6'd15, 6'd18, 6'd21: 
                      begin
                        if (fwd_streamer_qkt_master_ready) 
                          begin
                            // op:f_streamer_handler/OP1118
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            fwd_qkt_streamer_mha_slave_ready <= 1'd1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_valid
    // Sharing or Control mux
    // Sharing/Controlling 11 operation(s) on drive_fwd_streamer_qkt_master_valid
    // at: cynw_blocking_put.h:290:16
    // at: cynw_blocking_put.h:270:16
    // at: cynw_blocking_put.h:273:16
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_valid
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP11
            // at: cynw_blocking_put.h:290:16
            // Call Stack: 
            // in function reset_put called from streamer_handler.cc:230:33
            fwd_streamer_qkt_master_valid <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1114
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_valid <= 1'd1;
                          end 
                      end
                    6'd12, 6'd15, 6'd18, 6'd21: 
                      begin
                        if (fwd_streamer_qkt_master_ready) 
                          begin
                            // op:f_streamer_handler/OP1117
                            // at: cynw_blocking_put.h:273:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_valid <= 1'd0;
                          end 
                      end
                    6'd14, 6'd17, 6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1318
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_valid <= 1'd1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready) 
                          begin
                            if (s_reg_339) 
                              begin
                                // op:f_streamer_handler/OP2766
                                // at: cynw_blocking_put.h:270:16
                                // Call Stack: 
                                // in function put called from streamer_handler.cc:66:37
                                // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                                fwd_streamer_qkt_master_valid <= 1'd1;
                              end 
                            else 
                              begin
                                // op:f_streamer_handler/OP2769
                                // at: cynw_blocking_put.h:273:16
                                // Call Stack: 
                                // in function put called from streamer_handler.cc:66:37
                                // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                                fwd_streamer_qkt_master_valid <= 1'd0;
                              end
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_valid
    // Sharing or Control mux
    // Sharing/Controlling 9 operation(s) on drive_fwd_streamer_qkv_master_valid
    // at: cynw_blocking_put.h:290:16
    // at: cynw_blocking_put.h:270:16
    // at: cynw_blocking_put.h:273:16
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkv_master_valid
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP10
            // at: cynw_blocking_put.h:290:16
            // Call Stack: 
            // in function reset_put called from streamer_handler.cc:229:33
            fwd_streamer_qkv_master_valid <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03, 6'd05, 6'd09, 6'd30: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP582
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:116:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkv_master_valid <= 1'd1;
                          end 
                      end
                    6'd04, 6'd06, 6'd10, 6'd31: 
                      begin
                        if (fwd_streamer_qkv_master_ready) 
                          begin
                            // op:f_streamer_handler/OP585
                            // at: cynw_blocking_put.h:273:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:116:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkv_master_valid <= 1'd0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_valid
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_qkt_out_valid
    // at: cynw_blocking_put.h:290:16
    // at: cynw_blocking_put.h:270:16
    // at: cynw_blocking_put.h:273:16
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkt_out_valid
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP12
            // at: cynw_blocking_put.h:290:16
            // Call Stack: 
            // in function reset_put called from streamer_handler.cc:232:29
            conv_kernel_qkt_out_valid <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_in_0 && (!trig_hub_streamer_handler_slave_data_in_1 && trig_hub_streamer_handler_slave_data_in_3)) 
                          begin
                            // op:f_streamer_handler/OP2162
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:77:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_valid <= 1'd1;
                          end 
                      end
                    6'd24: 
                      begin
                        if (conv_kernel_qkt_out_ready) 
                          begin
                            // op:f_streamer_handler/OP2165
                            // at: cynw_blocking_put.h:273:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:77:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_valid <= 1'd0;
                          end 
                      end
                    6'd29: 
                      begin
                        if (!s_reg_339 && streamer_handler_LessThan_1U_11_1_100_out1) 
                          begin
                            // op:f_streamer_handler/OP2162
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:77:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_valid <= 1'd1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_valid
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_qkv_out_valid
    // at: cynw_blocking_put.h:290:16
    // at: cynw_blocking_put.h:270:16
    // at: cynw_blocking_put.h:273:16
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkv_out_valid
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP13
            // at: cynw_blocking_put.h:290:16
            // Call Stack: 
            // in function reset_put called from streamer_handler.cc:233:29
            conv_kernel_qkv_out_valid <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd24: 
                      begin
                        if (conv_kernel_qkt_out_ready) 
                          begin
                            // op:f_streamer_handler/OP2182
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:78:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkv_out_valid <= 1'd1;
                          end 
                      end
                    6'd25: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP2185
                            // at: cynw_blocking_put.h:273:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:78:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkv_out_valid <= 1'd0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_valid
    // Sharing or Control mux
    // Sharing/Controlling 13 operation(s) on drive_acc_stream_port_valid
    // at: cynw_blocking_put.h:290:16
    // at: cynw_blocking_put.h:270:16
    // at: cynw_blocking_put.h:273:16
    
    always @(posedge clk)
      begin : drive_acc_stream_port_valid
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP6
            // at: cynw_blocking_put.h:290:16
            // Call Stack: 
            // in function reset_put called from streamer_handler.cc:224:25
            acc_stream_port_valid <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP774
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_valid <= 1'd1;
                          end 
                      end
                    6'd08, 6'd14, 6'd17, 6'd20, 6'd23, 6'd28: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP777
                            // at: cynw_blocking_put.h:273:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_valid <= 1'd0;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2296
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_valid <= 1'd1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_stream_acc_port_ready
    // Sharing or Control mux
    // Sharing/Controlling 15 operation(s) on drive_stream_acc_port_ready
    // at: cynw_blocking_get.h:318:16
    // at: cynw_blocking_get.h:287:16
    // at: cynw_blocking_get.h:291:16
    
    always @(posedge clk)
      begin : drive_stream_acc_port_ready
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP5
            // at: cynw_blocking_get.h:318:16
            // Call Stack: 
            // in function reset_get called from streamer_handler.cc:223:25
            stream_acc_port_ready <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (trig_hub_streamer_handler_slave_data_in_0) 
                          begin
                            // op:f_streamer_handler/OP2778
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_ready <= 1'd1;
                          end 
                        else 
                          begin
                            if (trig_hub_streamer_handler_slave_data_in_1) 
                              begin
                                // op:f_streamer_handler/OP2312
                                // at: cynw_blocking_get.h:287:16
                                // Call Stack: 
                                // in function get called from cynw_blocking_get.h:307:8
                                stream_acc_port_ready <= 1'd1;
                              end 
                            else 
                              begin
                                if (!trig_hub_streamer_handler_slave_data_in_3 && trig_hub_streamer_handler_slave_data_in_2) 
                                  begin
                                    // op:f_streamer_handler/OP546
                                    // at: cynw_blocking_get.h:287:16
                                    // Call Stack: 
                                    // in function get called from cynw_blocking_get.h:307:8
                                    stream_acc_port_ready <= 1'd1;
                                  end 
                              end
                          end
                      end
                    6'd03, 6'd05, 6'd09, 6'd11, 6'd30, 6'd33, 6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP565
                            // at: cynw_blocking_get.h:291:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_ready <= 1'd0;
                          end 
                      end
                    6'd04, 6'd10: 
                      begin
                        if (fwd_streamer_qkv_master_ready) 
                          begin
                            // op:f_streamer_handler/OP599
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_ready <= 1'd1;
                          end 
                      end
                    6'd06: 
                      begin
                        if (fwd_streamer_qkv_master_ready && streamer_handler_LessThan_1U_0_1_102_out1) 
                          begin
                            // op:f_streamer_handler/OP599
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_ready <= 1'd1;
                          end 
                      end
                    6'd08: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP787
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_ready <= 1'd1;
                          end 
                      end
                    6'd23: 
                      begin
                        if (acc_stream_port_ready && streamer_handler_LessThan_1U_11_1_112_out1) 
                          begin
                            // op:f_streamer_handler/OP838
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_ready <= 1'd1;
                          end 
                      end
                    6'd32: 
                      begin
                        // op:f_streamer_handler/OP2360
                        // at: cynw_blocking_get.h:287:16
                        // Call Stack: 
                        // in function get called from cynw_blocking_get.h:307:8
                        stream_acc_port_ready <= 1'd1;
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && (!s_reg_339 && streamer_handler_LessThan_1U_11_1_101_out1)) 
                          begin
                            // op:f_streamer_handler/OP2360
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_ready <= 1'd1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_trig_hub_streamer_handler_slave_in_last_read
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_streamer_handler_slave_in_last_read
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:622:7
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:655:13
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:622:22
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:632:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:656:2
    
    always @(posedge clk)
      begin : drive_trig_hub_streamer_handler_slave_in_last_read
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP2
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:632:2
            // Call Stack: 
            // in function reset called from streamer_handler.cc:221:41
            trig_hub_streamer_handler_slave_in_last_read <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        // op:f_streamer_handler/OP531
                        // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:656:2
                        // Call Stack: 
                        // in function wait_trig called from streamer_handler.cc:251:41
                        trig_hub_streamer_handler_slave_in_last_read <= trig_hub_streamer_handler_slave_in_cur_write;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_0
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkv_master_data_0
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_0 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03, 6'd05, 6'd09, 6'd30: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP581
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:116:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkv_master_data_0 <= stream_acc_port_data_0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_1
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkv_master_data_1
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_1 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03, 6'd05, 6'd09, 6'd30: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP580
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:116:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkv_master_data_1 <= stream_acc_port_data_1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_2
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkv_master_data_2
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_2 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03, 6'd05, 6'd09, 6'd30: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP579
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:116:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkv_master_data_2 <= stream_acc_port_data_2;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_3
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkv_master_data_3
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_3 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03, 6'd05, 6'd09, 6'd30: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP578
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:116:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkv_master_data_3 <= stream_acc_port_data_3;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_4
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_4
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkv_master_data_4
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_4 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03, 6'd05, 6'd09, 6'd30: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP577
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:116:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkv_master_data_4 <= stream_acc_port_data_4;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_5
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_5
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkv_master_data_5
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_5 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03, 6'd05, 6'd09, 6'd30: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP576
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:116:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkv_master_data_5 <= stream_acc_port_data_5;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_6
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_6
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkv_master_data_6
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_6 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03, 6'd05, 6'd09, 6'd30: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP575
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:116:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkv_master_data_6 <= stream_acc_port_data_6;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_7
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_7
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkv_master_data_7
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_7 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03, 6'd05, 6'd09, 6'd30: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP574
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:116:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkv_master_data_7 <= stream_acc_port_data_7;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_8
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_8
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkv_master_data_8
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_8 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03, 6'd05, 6'd09, 6'd30: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP573
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:116:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkv_master_data_8 <= stream_acc_port_data_8;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_9
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_9
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkv_master_data_9
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_9 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03, 6'd05, 6'd09, 6'd30: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP572
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:116:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkv_master_data_9 <= stream_acc_port_data_9;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_10
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_10
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkv_master_data_10
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_10 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03, 6'd05, 6'd09, 6'd30: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP571
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:116:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkv_master_data_10 <= stream_acc_port_data_10;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_11
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_11
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkv_master_data_11
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_11 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03, 6'd05, 6'd09, 6'd30: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP570
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:116:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkv_master_data_11 <= stream_acc_port_data_11;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_12
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_12
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkv_master_data_12
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_12 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03, 6'd05, 6'd09, 6'd30: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP569
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:116:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkv_master_data_12 <= stream_acc_port_data_12;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_13
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_13
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkv_master_data_13
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_13 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03, 6'd05, 6'd09, 6'd30: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP568
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:116:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkv_master_data_13 <= stream_acc_port_data_13;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_14
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_14
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkv_master_data_14
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_14 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03, 6'd05, 6'd09, 6'd30: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP567
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:116:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkv_master_data_14 <= stream_acc_port_data_14;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_15
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_15
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkv_master_data_15
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_15 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03, 6'd05, 6'd09, 6'd30: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP566
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:116:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkv_master_data_15 <= stream_acc_port_data_15;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_0
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_0
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_0
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP773
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_0 <= fwd_qkt_streamer_mha_slave_data_0;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2295
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_0 <= fwd_qkv_streamer_conv_slave_data_0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_1
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_1
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_1
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP772
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_1 <= fwd_qkt_streamer_mha_slave_data_1;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2294
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_1 <= fwd_qkv_streamer_conv_slave_data_1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_2
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_2
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_2
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP771
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_2 <= fwd_qkt_streamer_mha_slave_data_2;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2293
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_2 <= fwd_qkv_streamer_conv_slave_data_2;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_3
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_3
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_3
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP770
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_3 <= fwd_qkt_streamer_mha_slave_data_3;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2292
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_3 <= fwd_qkv_streamer_conv_slave_data_3;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_4
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_4
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_4
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP769
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_4 <= fwd_qkt_streamer_mha_slave_data_4;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2291
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_4 <= fwd_qkv_streamer_conv_slave_data_4;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_5
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_5
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_5
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP768
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_5 <= fwd_qkt_streamer_mha_slave_data_5;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2290
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_5 <= fwd_qkv_streamer_conv_slave_data_5;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_6
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_6
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_6
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP767
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_6 <= fwd_qkt_streamer_mha_slave_data_6;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2289
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_6 <= fwd_qkv_streamer_conv_slave_data_6;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_7
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_7
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_7
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP766
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_7 <= fwd_qkt_streamer_mha_slave_data_7;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2288
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_7 <= fwd_qkv_streamer_conv_slave_data_7;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_8
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_8
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_8
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP765
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_8 <= fwd_qkt_streamer_mha_slave_data_8;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2287
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_8 <= fwd_qkv_streamer_conv_slave_data_8;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_9
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_9
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_9
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP764
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_9 <= fwd_qkt_streamer_mha_slave_data_9;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2286
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_9 <= fwd_qkv_streamer_conv_slave_data_9;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_10
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_10
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_10
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP763
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_10 <= fwd_qkt_streamer_mha_slave_data_10;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2285
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_10 <= fwd_qkv_streamer_conv_slave_data_10;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_11
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_11
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_11
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP762
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_11 <= fwd_qkt_streamer_mha_slave_data_11;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2284
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_11 <= fwd_qkv_streamer_conv_slave_data_11;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_12
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_12
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_12
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP761
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_12 <= fwd_qkt_streamer_mha_slave_data_12;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2283
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_12 <= fwd_qkv_streamer_conv_slave_data_12;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_13
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_13
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_13
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP760
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_13 <= fwd_qkt_streamer_mha_slave_data_13;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2282
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_13 <= fwd_qkv_streamer_conv_slave_data_13;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_14
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_14
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_14
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP759
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_14 <= fwd_qkt_streamer_mha_slave_data_14;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2281
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_14 <= fwd_qkv_streamer_conv_slave_data_14;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_15
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_15
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_15
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP758
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_15 <= fwd_qkt_streamer_mha_slave_data_15;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2280
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_15 <= fwd_qkv_streamer_conv_slave_data_15;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_16
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_16
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_16
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_16 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP757
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_16 <= fwd_qkt_streamer_mha_slave_data_16;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2279
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_16 <= fwd_qkv_streamer_conv_slave_data_16;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_17
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_17
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_17
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_17 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP756
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_17 <= fwd_qkt_streamer_mha_slave_data_17;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2278
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_17 <= fwd_qkv_streamer_conv_slave_data_17;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_18
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_18
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_18
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_18 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP755
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_18 <= fwd_qkt_streamer_mha_slave_data_18;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2277
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_18 <= fwd_qkv_streamer_conv_slave_data_18;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_19
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_19
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_19
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_19 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP754
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_19 <= fwd_qkt_streamer_mha_slave_data_19;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2276
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_19 <= fwd_qkv_streamer_conv_slave_data_19;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_20
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_20
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_20
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_20 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP753
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_20 <= fwd_qkt_streamer_mha_slave_data_20;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2275
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_20 <= fwd_qkv_streamer_conv_slave_data_20;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_21
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_21
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_21
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_21 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP752
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_21 <= fwd_qkt_streamer_mha_slave_data_21;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2274
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_21 <= fwd_qkv_streamer_conv_slave_data_21;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_22
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_22
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_22
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_22 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP751
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_22 <= fwd_qkt_streamer_mha_slave_data_22;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2273
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_22 <= fwd_qkv_streamer_conv_slave_data_22;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_23
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_23
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_23
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_23 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP750
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_23 <= fwd_qkt_streamer_mha_slave_data_23;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2272
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_23 <= fwd_qkv_streamer_conv_slave_data_23;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_24
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_24
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_24
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_24 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP749
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_24 <= fwd_qkt_streamer_mha_slave_data_24;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2271
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_24 <= fwd_qkv_streamer_conv_slave_data_24;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_25
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_25
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_25
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_25 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP748
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_25 <= fwd_qkt_streamer_mha_slave_data_25;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2270
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_25 <= fwd_qkv_streamer_conv_slave_data_25;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_26
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_26
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_26
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_26 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP747
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_26 <= fwd_qkt_streamer_mha_slave_data_26;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2269
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_26 <= fwd_qkv_streamer_conv_slave_data_26;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_27
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_27
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_27
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_27 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP746
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_27 <= fwd_qkt_streamer_mha_slave_data_27;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2268
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_27 <= fwd_qkv_streamer_conv_slave_data_27;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_28
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_28
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_28
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_28 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP745
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_28 <= fwd_qkt_streamer_mha_slave_data_28;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2267
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_28 <= fwd_qkv_streamer_conv_slave_data_28;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_29
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_29
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_29
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_29 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP744
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_29 <= fwd_qkt_streamer_mha_slave_data_29;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2266
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_29 <= fwd_qkv_streamer_conv_slave_data_29;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_30
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_30
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_30
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_30 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP743
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_30 <= fwd_qkt_streamer_mha_slave_data_30;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2265
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_30 <= fwd_qkv_streamer_conv_slave_data_30;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_31
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_31
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_31
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_31 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP742
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_31 <= fwd_qkt_streamer_mha_slave_data_31;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2264
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_31 <= fwd_qkv_streamer_conv_slave_data_31;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_32
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_32
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_32
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_32 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP741
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_32 <= fwd_qkt_streamer_mha_slave_data_32;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2263
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_32 <= s_reg_342;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_33
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_33
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_33
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_33 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP740
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_33 <= fwd_qkt_streamer_mha_slave_data_33;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2262
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_33 <= s_reg_343;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_34
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_34
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_34
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_34 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP739
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_34 <= fwd_qkt_streamer_mha_slave_data_34;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2261
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_34 <= s_reg_344;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_35
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_35
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_35
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_35 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP738
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_35 <= fwd_qkt_streamer_mha_slave_data_35;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2260
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_35 <= s_reg_345;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_36
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_36
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_36
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_36 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP737
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_36 <= fwd_qkt_streamer_mha_slave_data_36;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2259
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_36 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_37
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_37
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_37
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_37 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP736
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_37 <= fwd_qkt_streamer_mha_slave_data_37;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2258
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_37 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_38
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_38
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_38
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_38 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP735
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_38 <= fwd_qkt_streamer_mha_slave_data_38;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2257
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_38 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_39
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_39
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_39
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_39 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP734
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_39 <= fwd_qkt_streamer_mha_slave_data_39;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2256
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_39 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_40
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_40
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_40
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_40 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP733
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_40 <= fwd_qkt_streamer_mha_slave_data_40;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2255
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_40 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_41
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_41
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_41
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_41 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP732
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_41 <= fwd_qkt_streamer_mha_slave_data_41;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2254
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_41 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_42
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_42
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_42
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_42 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP731
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_42 <= fwd_qkt_streamer_mha_slave_data_42;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2253
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_42 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_43
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_43
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_43
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_43 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP730
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_43 <= fwd_qkt_streamer_mha_slave_data_43;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2252
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_43 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_44
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_44
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_44
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_44 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP729
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_44 <= fwd_qkt_streamer_mha_slave_data_44;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2251
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_44 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_45
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_45
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_45
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_45 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP728
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_45 <= fwd_qkt_streamer_mha_slave_data_45;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2250
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_45 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_46
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_46
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_46
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_46 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP727
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_46 <= fwd_qkt_streamer_mha_slave_data_46;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2249
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_46 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_47
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_47
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_47
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_47 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP726
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_47 <= fwd_qkt_streamer_mha_slave_data_47;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2248
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_47 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_48
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_48
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_48
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_48 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP725
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_48 <= fwd_qkt_streamer_mha_slave_data_48;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2247
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_48 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_49
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_49
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_49
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_49 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP724
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_49 <= fwd_qkt_streamer_mha_slave_data_49;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2246
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_49 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_50
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_50
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_50
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_50 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP723
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_50 <= fwd_qkt_streamer_mha_slave_data_50;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2245
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_50 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_51
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_51
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_51
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_51 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP722
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_51 <= fwd_qkt_streamer_mha_slave_data_51;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2244
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_51 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_52
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_52
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_52
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_52 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP721
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_52 <= fwd_qkt_streamer_mha_slave_data_52;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2243
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_52 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_53
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_53
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_53
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_53 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP720
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_53 <= fwd_qkt_streamer_mha_slave_data_53;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2242
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_53 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_54
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_54
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_54
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_54 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP719
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_54 <= fwd_qkt_streamer_mha_slave_data_54;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2241
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_54 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_55
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_55
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_55
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_55 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP718
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_55 <= fwd_qkt_streamer_mha_slave_data_55;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2240
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_55 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_56
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_56
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_56
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_56 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP717
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_56 <= fwd_qkt_streamer_mha_slave_data_56;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2239
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_56 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_57
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_57
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_57
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_57 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP716
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_57 <= fwd_qkt_streamer_mha_slave_data_57;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2238
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_57 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_58
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_58
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_58
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_58 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP715
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_58 <= fwd_qkt_streamer_mha_slave_data_58;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2237
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_58 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_59
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_59
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_59
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_59 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP714
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_59 <= fwd_qkt_streamer_mha_slave_data_59;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2236
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_59 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_60
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_60
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_60
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_60 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP713
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_60 <= fwd_qkt_streamer_mha_slave_data_60;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2235
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_60 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_61
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_61
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_61
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_61 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP712
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_61 <= fwd_qkt_streamer_mha_slave_data_61;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2234
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_61 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_62
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_62
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_62
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_62 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP711
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_62 <= fwd_qkt_streamer_mha_slave_data_62;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2233
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_62 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data_63
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data_63
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_stream_port_data_63
        if (rst == 1'b0) 
          begin
            acc_stream_port_data_63 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd13, 6'd16, 6'd19, 6'd22: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP710
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:141:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            acc_stream_port_data_63 <= fwd_qkt_streamer_mha_slave_data_63;
                          end 
                      end
                    6'd27: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2232
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:101:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            acc_stream_port_data_63 <= 8'd000;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_0
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_0
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1113
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_0 <= stream_acc_port_data_0[7:0];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1317
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_0 <= s_reg_476;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1521
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_0 <= s_reg_540;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1725
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_0 <= s_reg_604;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2765
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_0 <= streamer_handler_N_Mux_8_4_13_4_97_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2765
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_0 <= streamer_handler_N_Mux_8_4_13_4_97_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_1
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_1
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1112
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_1 <= stream_acc_port_data_0[15:8];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1316
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_1 <= s_reg_477;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1520
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_1 <= s_reg_541;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1724
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_1 <= s_reg_605;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2763
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_1 <= streamer_handler_N_Mux_8_4_13_4_96_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2763
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_1 <= streamer_handler_N_Mux_8_4_13_4_96_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_2
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_2
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1111
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_2 <= stream_acc_port_data_0[23:16];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1315
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_2 <= s_reg_478;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1519
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_2 <= s_reg_542;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1723
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_2 <= s_reg_606;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2761
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_2 <= streamer_handler_N_Mux_8_4_13_4_95_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2761
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_2 <= streamer_handler_N_Mux_8_4_13_4_95_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_3
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_3
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1110
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_3 <= stream_acc_port_data_0[31:24];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1314
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_3 <= s_reg_479;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1518
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_3 <= s_reg_543;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1722
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_3 <= s_reg_607;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2759
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_3 <= streamer_handler_N_Mux_8_4_13_4_94_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2759
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_3 <= streamer_handler_N_Mux_8_4_13_4_94_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_4
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_4
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1109
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_4 <= stream_acc_port_data_0[39:32];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1313
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_4 <= s_reg_480;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1517
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_4 <= s_reg_544;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1721
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_4 <= s_reg_608;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2757
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_4 <= streamer_handler_N_Mux_8_4_13_4_93_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2757
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_4 <= streamer_handler_N_Mux_8_4_13_4_93_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_5
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_5
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1108
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_5 <= stream_acc_port_data_0[47:40];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1312
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_5 <= s_reg_481;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1516
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_5 <= s_reg_545;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1720
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_5 <= s_reg_609;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2755
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_5 <= streamer_handler_N_Mux_8_4_13_4_92_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2755
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_5 <= streamer_handler_N_Mux_8_4_13_4_92_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_6
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_6
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1107
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_6 <= stream_acc_port_data_0[55:48];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1311
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_6 <= s_reg_482;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1515
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_6 <= s_reg_546;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1719
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_6 <= s_reg_610;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2753
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_6 <= streamer_handler_N_Mux_8_4_13_4_91_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2753
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_6 <= streamer_handler_N_Mux_8_4_13_4_91_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_7
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_7
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1106
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_7 <= stream_acc_port_data_0[63:56];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1310
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_7 <= s_reg_483;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1514
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_7 <= s_reg_547;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1718
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_7 <= s_reg_611;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2751
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_7 <= streamer_handler_N_Mux_8_4_13_4_90_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2751
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_7 <= streamer_handler_N_Mux_8_4_13_4_90_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_8
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_8
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1105
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_8 <= stream_acc_port_data_0[71:64];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1309
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_8 <= s_reg_484;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1513
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_8 <= s_reg_548;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1717
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_8 <= s_reg_612;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2749
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_8 <= streamer_handler_N_Mux_8_4_13_4_89_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2749
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_8 <= streamer_handler_N_Mux_8_4_13_4_89_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_9
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_9
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1104
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_9 <= stream_acc_port_data_0[79:72];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1308
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_9 <= s_reg_485;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1512
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_9 <= s_reg_549;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1716
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_9 <= s_reg_613;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2747
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_9 <= streamer_handler_N_Mux_8_4_13_4_88_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2747
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_9 <= streamer_handler_N_Mux_8_4_13_4_88_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_10
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_10
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1103
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_10 <= stream_acc_port_data_0[87:80];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1307
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_10 <= s_reg_486;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1511
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_10 <= s_reg_550;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1715
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_10 <= s_reg_614;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2745
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_10 <= streamer_handler_N_Mux_8_4_13_4_87_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2745
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_10 <= streamer_handler_N_Mux_8_4_13_4_87_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_11
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_11
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1102
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_11 <= stream_acc_port_data_0[95:88];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1306
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_11 <= s_reg_487;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1510
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_11 <= s_reg_551;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1714
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_11 <= s_reg_615;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2743
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_11 <= streamer_handler_N_Mux_8_4_13_4_86_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2743
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_11 <= streamer_handler_N_Mux_8_4_13_4_86_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_12
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_12
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1101
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_12 <= stream_acc_port_data_0[103:96];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1305
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_12 <= s_reg_488;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1509
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_12 <= s_reg_552;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1713
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_12 <= s_reg_616;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2741
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_12 <= streamer_handler_N_Mux_8_4_13_4_85_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2741
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_12 <= streamer_handler_N_Mux_8_4_13_4_85_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_13
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_13
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1100
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_13 <= stream_acc_port_data_0[111:104];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1304
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_13 <= s_reg_489;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1508
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_13 <= s_reg_553;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1712
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_13 <= s_reg_617;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2739
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_13 <= streamer_handler_N_Mux_8_4_13_4_84_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2739
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_13 <= streamer_handler_N_Mux_8_4_13_4_84_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_14
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_14
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1099
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_14 <= stream_acc_port_data_0[119:112];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1303
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_14 <= s_reg_490;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1507
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_14 <= s_reg_554;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1711
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_14 <= s_reg_618;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2737
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_14 <= streamer_handler_N_Mux_8_4_13_4_83_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2737
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_14 <= streamer_handler_N_Mux_8_4_13_4_83_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_15
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_15
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1098
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_15 <= stream_acc_port_data_0[127:120];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1302
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_15 <= s_reg_491;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1506
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_15 <= s_reg_555;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1710
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_15 <= s_reg_619;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2735
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_15 <= streamer_handler_N_Mux_8_4_13_4_82_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2735
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_15 <= streamer_handler_N_Mux_8_4_13_4_82_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_16
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_16
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_16
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_16 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1097
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_16 <= stream_acc_port_data_1[7:0];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1301
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_16 <= s_reg_492;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1505
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_16 <= s_reg_556;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1709
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_16 <= s_reg_620;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2733
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_16 <= streamer_handler_N_Mux_8_4_13_4_81_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2733
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_16 <= streamer_handler_N_Mux_8_4_13_4_81_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_17
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_17
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_17
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_17 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1096
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_17 <= stream_acc_port_data_1[15:8];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1300
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_17 <= s_reg_493;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1504
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_17 <= s_reg_557;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1708
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_17 <= s_reg_621;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2731
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_17 <= streamer_handler_N_Mux_8_4_13_4_80_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2731
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_17 <= streamer_handler_N_Mux_8_4_13_4_80_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_18
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_18
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_18
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_18 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1095
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_18 <= stream_acc_port_data_1[23:16];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1299
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_18 <= s_reg_494;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1503
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_18 <= s_reg_558;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1707
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_18 <= s_reg_622;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2729
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_18 <= streamer_handler_N_Mux_8_4_13_4_79_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2729
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_18 <= streamer_handler_N_Mux_8_4_13_4_79_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_19
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_19
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_19
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_19 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1094
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_19 <= stream_acc_port_data_1[31:24];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1298
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_19 <= s_reg_495;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1502
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_19 <= s_reg_559;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1706
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_19 <= s_reg_623;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2727
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_19 <= streamer_handler_N_Mux_8_4_13_4_78_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2727
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_19 <= streamer_handler_N_Mux_8_4_13_4_78_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_20
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_20
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_20
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_20 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1093
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_20 <= stream_acc_port_data_1[39:32];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1297
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_20 <= s_reg_496;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1501
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_20 <= s_reg_560;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1705
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_20 <= s_reg_624;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2725
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_20 <= streamer_handler_N_Mux_8_4_13_4_77_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2725
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_20 <= streamer_handler_N_Mux_8_4_13_4_77_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_21
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_21
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_21
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_21 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1092
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_21 <= stream_acc_port_data_1[47:40];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1296
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_21 <= s_reg_497;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1500
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_21 <= s_reg_561;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1704
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_21 <= s_reg_625;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2723
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_21 <= streamer_handler_N_Mux_8_4_13_4_76_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2723
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_21 <= streamer_handler_N_Mux_8_4_13_4_76_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_22
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_22
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_22
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_22 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1091
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_22 <= stream_acc_port_data_1[55:48];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1295
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_22 <= s_reg_498;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1499
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_22 <= s_reg_562;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1703
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_22 <= s_reg_626;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2721
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_22 <= streamer_handler_N_Mux_8_4_13_4_75_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2721
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_22 <= streamer_handler_N_Mux_8_4_13_4_75_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_23
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_23
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_23
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_23 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1090
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_23 <= stream_acc_port_data_1[63:56];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1294
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_23 <= s_reg_499;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1498
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_23 <= s_reg_563;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1702
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_23 <= s_reg_627;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2719
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_23 <= streamer_handler_N_Mux_8_4_13_4_74_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2719
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_23 <= streamer_handler_N_Mux_8_4_13_4_74_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_24
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_24
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_24
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_24 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1089
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_24 <= stream_acc_port_data_1[71:64];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1293
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_24 <= s_reg_500;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1497
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_24 <= s_reg_564;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1701
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_24 <= s_reg_628;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2717
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_24 <= streamer_handler_N_Mux_8_4_13_4_73_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2717
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_24 <= streamer_handler_N_Mux_8_4_13_4_73_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_25
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_25
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_25
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_25 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1088
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_25 <= stream_acc_port_data_1[79:72];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1292
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_25 <= s_reg_501;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1496
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_25 <= s_reg_565;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1700
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_25 <= s_reg_629;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2715
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_25 <= streamer_handler_N_Mux_8_4_13_4_72_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2715
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_25 <= streamer_handler_N_Mux_8_4_13_4_72_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_26
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_26
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_26
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_26 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1087
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_26 <= stream_acc_port_data_1[87:80];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1291
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_26 <= s_reg_502;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1495
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_26 <= s_reg_566;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1699
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_26 <= s_reg_630;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2713
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_26 <= streamer_handler_N_Mux_8_4_13_4_71_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2713
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_26 <= streamer_handler_N_Mux_8_4_13_4_71_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_27
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_27
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_27
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_27 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1086
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_27 <= stream_acc_port_data_1[95:88];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1290
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_27 <= s_reg_503;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1494
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_27 <= s_reg_567;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1698
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_27 <= s_reg_631;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2711
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_27 <= streamer_handler_N_Mux_8_4_13_4_70_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2711
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_27 <= streamer_handler_N_Mux_8_4_13_4_70_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_28
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_28
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_28
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_28 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1085
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_28 <= stream_acc_port_data_1[103:96];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1289
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_28 <= s_reg_504;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1493
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_28 <= s_reg_568;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1697
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_28 <= s_reg_632;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2709
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_28 <= streamer_handler_N_Mux_8_4_13_4_69_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2709
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_28 <= streamer_handler_N_Mux_8_4_13_4_69_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_29
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_29
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_29
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_29 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1084
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_29 <= stream_acc_port_data_1[111:104];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1288
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_29 <= s_reg_505;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1492
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_29 <= s_reg_569;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1696
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_29 <= s_reg_633;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2707
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_29 <= streamer_handler_N_Mux_8_4_13_4_68_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2707
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_29 <= streamer_handler_N_Mux_8_4_13_4_68_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_30
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_30
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_30
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_30 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1083
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_30 <= stream_acc_port_data_1[119:112];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1287
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_30 <= s_reg_506;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1491
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_30 <= s_reg_570;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1695
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_30 <= s_reg_634;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2705
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_30 <= streamer_handler_N_Mux_8_4_13_4_67_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2705
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_30 <= streamer_handler_N_Mux_8_4_13_4_67_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_31
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_31
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_31
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_31 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1082
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_31 <= stream_acc_port_data_1[127:120];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1286
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_31 <= s_reg_507;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1490
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_31 <= s_reg_571;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1694
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_31 <= s_reg_635;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2703
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_31 <= streamer_handler_N_Mux_8_4_13_4_66_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2703
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_31 <= streamer_handler_N_Mux_8_4_13_4_66_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_32
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_32
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_32
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_32 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1081
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_32 <= stream_acc_port_data_2[7:0];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1285
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_32 <= s_reg_508;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1489
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_32 <= s_reg_572;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1693
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_32 <= s_reg_636;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2701
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_32 <= streamer_handler_N_Mux_8_4_13_4_65_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2701
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_32 <= streamer_handler_N_Mux_8_4_13_4_65_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_33
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_33
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_33
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_33 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1080
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_33 <= stream_acc_port_data_2[15:8];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1284
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_33 <= s_reg_509;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1488
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_33 <= s_reg_573;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1692
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_33 <= s_reg_637;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2699
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_33 <= streamer_handler_N_Mux_8_4_13_4_64_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2699
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_33 <= streamer_handler_N_Mux_8_4_13_4_64_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_34
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_34
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_34
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_34 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1079
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_34 <= stream_acc_port_data_2[23:16];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1283
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_34 <= s_reg_510;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1487
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_34 <= s_reg_574;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1691
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_34 <= s_reg_638;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2697
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_34 <= streamer_handler_N_Mux_8_4_13_4_63_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2697
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_34 <= streamer_handler_N_Mux_8_4_13_4_63_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_35
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_35
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_35
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_35 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1078
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_35 <= stream_acc_port_data_2[31:24];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1282
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_35 <= s_reg_511;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1486
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_35 <= s_reg_575;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1690
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_35 <= s_reg_639;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2695
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_35 <= streamer_handler_N_Mux_8_4_13_4_62_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2695
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_35 <= streamer_handler_N_Mux_8_4_13_4_62_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_36
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_36
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_36
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_36 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1077
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_36 <= stream_acc_port_data_2[39:32];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1281
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_36 <= s_reg_512;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1485
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_36 <= s_reg_576;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1689
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_36 <= s_reg_640;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2693
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_36 <= streamer_handler_N_Mux_8_4_13_4_61_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2693
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_36 <= streamer_handler_N_Mux_8_4_13_4_61_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_37
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_37
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_37
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_37 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1076
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_37 <= stream_acc_port_data_2[47:40];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1280
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_37 <= s_reg_513;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1484
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_37 <= s_reg_577;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1688
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_37 <= s_reg_641;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2691
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_37 <= streamer_handler_N_Mux_8_4_13_4_60_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2691
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_37 <= streamer_handler_N_Mux_8_4_13_4_60_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_38
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_38
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_38
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_38 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1075
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_38 <= stream_acc_port_data_2[55:48];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1279
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_38 <= s_reg_514;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1483
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_38 <= s_reg_578;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1687
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_38 <= s_reg_642;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2689
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_38 <= streamer_handler_N_Mux_8_4_13_4_59_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2689
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_38 <= streamer_handler_N_Mux_8_4_13_4_59_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_39
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_39
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_39
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_39 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1074
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_39 <= stream_acc_port_data_2[63:56];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1278
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_39 <= s_reg_515;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1482
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_39 <= s_reg_579;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1686
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_39 <= s_reg_643;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2687
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_39 <= streamer_handler_N_Mux_8_4_13_4_58_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2687
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_39 <= streamer_handler_N_Mux_8_4_13_4_58_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_40
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_40
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_40
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_40 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1073
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_40 <= stream_acc_port_data_2[71:64];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1277
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_40 <= s_reg_516;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1481
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_40 <= s_reg_580;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1685
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_40 <= s_reg_644;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2685
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_40 <= streamer_handler_N_Mux_8_4_13_4_57_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2685
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_40 <= streamer_handler_N_Mux_8_4_13_4_57_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_41
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_41
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_41
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_41 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1072
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_41 <= stream_acc_port_data_2[79:72];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1276
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_41 <= s_reg_517;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1480
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_41 <= s_reg_581;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1684
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_41 <= s_reg_645;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2683
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_41 <= streamer_handler_N_Mux_8_4_13_4_56_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2683
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_41 <= streamer_handler_N_Mux_8_4_13_4_56_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_42
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_42
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_42
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_42 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1071
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_42 <= stream_acc_port_data_2[87:80];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1275
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_42 <= s_reg_518;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1479
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_42 <= s_reg_582;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1683
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_42 <= s_reg_646;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2681
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_42 <= streamer_handler_N_Mux_8_4_13_4_55_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2681
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_42 <= streamer_handler_N_Mux_8_4_13_4_55_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_43
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_43
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_43
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_43 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1070
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_43 <= stream_acc_port_data_2[95:88];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1274
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_43 <= s_reg_519;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1478
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_43 <= s_reg_583;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1682
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_43 <= s_reg_647;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2679
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_43 <= streamer_handler_N_Mux_8_4_13_4_54_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2679
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_43 <= streamer_handler_N_Mux_8_4_13_4_54_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_44
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_44
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_44
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_44 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1069
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_44 <= stream_acc_port_data_2[103:96];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1273
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_44 <= s_reg_520;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1477
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_44 <= s_reg_584;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1681
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_44 <= s_reg_648;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2677
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_44 <= streamer_handler_N_Mux_8_4_13_4_53_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2677
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_44 <= streamer_handler_N_Mux_8_4_13_4_53_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_45
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_45
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_45
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_45 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1068
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_45 <= stream_acc_port_data_2[111:104];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1272
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_45 <= s_reg_521;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1476
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_45 <= s_reg_585;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1680
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_45 <= s_reg_649;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2675
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_45 <= streamer_handler_N_Mux_8_4_13_4_52_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2675
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_45 <= streamer_handler_N_Mux_8_4_13_4_52_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_46
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_46
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_46
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_46 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1067
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_46 <= stream_acc_port_data_2[119:112];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1271
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_46 <= s_reg_522;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1475
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_46 <= s_reg_586;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1679
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_46 <= s_reg_650;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2673
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_46 <= streamer_handler_N_Mux_8_4_13_4_51_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2673
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_46 <= streamer_handler_N_Mux_8_4_13_4_51_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_47
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_47
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_47
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_47 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1066
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_47 <= stream_acc_port_data_2[127:120];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1270
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_47 <= s_reg_523;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1474
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_47 <= s_reg_587;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1678
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_47 <= s_reg_651;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2671
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_47 <= streamer_handler_N_Mux_8_4_13_4_50_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2671
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_47 <= streamer_handler_N_Mux_8_4_13_4_50_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_48
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_48
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_48
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_48 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1065
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_48 <= stream_acc_port_data_3[7:0];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1269
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_48 <= s_reg_524;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1473
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_48 <= s_reg_588;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1677
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_48 <= s_reg_652;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2669
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_48 <= streamer_handler_N_Mux_8_4_13_4_49_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2669
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_48 <= streamer_handler_N_Mux_8_4_13_4_49_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_49
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_49
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_49
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_49 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1064
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_49 <= stream_acc_port_data_3[15:8];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1268
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_49 <= s_reg_525;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1472
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_49 <= s_reg_589;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1676
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_49 <= s_reg_653;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2667
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_49 <= streamer_handler_N_Mux_8_4_13_4_48_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2667
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_49 <= streamer_handler_N_Mux_8_4_13_4_48_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_50
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_50
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_50
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_50 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1063
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_50 <= stream_acc_port_data_3[23:16];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1267
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_50 <= s_reg_526;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1471
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_50 <= s_reg_590;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1675
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_50 <= s_reg_654;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2665
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_50 <= streamer_handler_N_Mux_8_4_13_4_47_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2665
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_50 <= streamer_handler_N_Mux_8_4_13_4_47_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_51
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_51
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_51
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_51 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1062
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_51 <= stream_acc_port_data_3[31:24];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1266
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_51 <= s_reg_527;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1470
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_51 <= s_reg_591;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1674
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_51 <= s_reg_655;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2663
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_51 <= streamer_handler_N_Mux_8_4_13_4_46_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2663
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_51 <= streamer_handler_N_Mux_8_4_13_4_46_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_52
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_52
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_52
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_52 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1061
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_52 <= stream_acc_port_data_3[39:32];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1265
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_52 <= s_reg_528;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1469
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_52 <= s_reg_592;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1673
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_52 <= s_reg_656;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2661
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_52 <= streamer_handler_N_Mux_8_4_13_4_45_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2661
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_52 <= streamer_handler_N_Mux_8_4_13_4_45_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_53
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_53
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_53
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_53 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1060
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_53 <= stream_acc_port_data_3[47:40];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1264
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_53 <= s_reg_529;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1468
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_53 <= s_reg_593;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1672
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_53 <= s_reg_657;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2659
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_53 <= streamer_handler_N_Mux_8_4_13_4_44_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2659
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_53 <= streamer_handler_N_Mux_8_4_13_4_44_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_54
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_54
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_54
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_54 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1059
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_54 <= stream_acc_port_data_3[55:48];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1263
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_54 <= s_reg_530;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1467
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_54 <= s_reg_594;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1671
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_54 <= s_reg_658;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2657
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_54 <= streamer_handler_N_Mux_8_4_13_4_43_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2657
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_54 <= streamer_handler_N_Mux_8_4_13_4_43_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_55
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_55
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_55
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_55 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1058
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_55 <= stream_acc_port_data_3[63:56];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1262
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_55 <= s_reg_531;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1466
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_55 <= s_reg_595;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1670
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_55 <= s_reg_659;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2655
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_55 <= streamer_handler_N_Mux_8_4_13_4_42_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2655
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_55 <= streamer_handler_N_Mux_8_4_13_4_42_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_56
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_56
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_56
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_56 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1057
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_56 <= stream_acc_port_data_3[71:64];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1261
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_56 <= s_reg_532;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1465
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_56 <= s_reg_596;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1669
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_56 <= s_reg_660;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2653
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_56 <= streamer_handler_N_Mux_8_4_13_4_41_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2653
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_56 <= streamer_handler_N_Mux_8_4_13_4_41_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_57
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_57
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_57
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_57 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1056
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_57 <= stream_acc_port_data_3[79:72];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1260
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_57 <= s_reg_533;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1464
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_57 <= s_reg_597;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1668
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_57 <= s_reg_661;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2651
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_57 <= streamer_handler_N_Mux_8_4_13_4_40_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2651
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_57 <= streamer_handler_N_Mux_8_4_13_4_40_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_58
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_58
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_58
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_58 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1055
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_58 <= stream_acc_port_data_3[87:80];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1259
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_58 <= s_reg_534;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1463
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_58 <= s_reg_598;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1667
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_58 <= s_reg_662;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2649
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_58 <= streamer_handler_N_Mux_8_4_13_4_39_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2649
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_58 <= streamer_handler_N_Mux_8_4_13_4_39_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_59
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_59
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_59
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_59 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1054
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_59 <= stream_acc_port_data_3[95:88];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1258
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_59 <= s_reg_535;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1462
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_59 <= s_reg_599;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1666
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_59 <= s_reg_663;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2647
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_59 <= streamer_handler_N_Mux_8_4_13_4_38_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2647
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_59 <= streamer_handler_N_Mux_8_4_13_4_38_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_60
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_60
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_60
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_60 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1053
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_60 <= stream_acc_port_data_3[103:96];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1257
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_60 <= s_reg_536;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1461
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_60 <= s_reg_600;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1665
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_60 <= s_reg_664;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2645
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_60 <= streamer_handler_N_Mux_8_4_13_4_37_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2645
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_60 <= streamer_handler_N_Mux_8_4_13_4_37_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_61
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_61
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_61
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_61 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1052
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_61 <= stream_acc_port_data_3[111:104];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1256
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_61 <= s_reg_537;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1460
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_61 <= s_reg_601;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1664
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_61 <= s_reg_665;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2643
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_61 <= streamer_handler_N_Mux_8_4_13_4_36_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2643
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_61 <= streamer_handler_N_Mux_8_4_13_4_36_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_62
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_62
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_62
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_62 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1051
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_62 <= stream_acc_port_data_3[119:112];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1255
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_62 <= s_reg_538;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1459
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_62 <= s_reg_602;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1663
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_62 <= s_reg_666;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2641
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_62 <= streamer_handler_N_Mux_8_4_13_4_35_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2641
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_62 <= streamer_handler_N_Mux_8_4_13_4_35_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_63
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_63
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_fwd_streamer_qkt_master_data_63
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_63 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1050
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:193:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_63 <= stream_acc_port_data_3[127:120];
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1254
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:198:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_63 <= s_reg_539;
                          end 
                      end
                    6'd17: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1458
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:203:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_63 <= s_reg_603;
                          end 
                      end
                    6'd20: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1662
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:208:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            fwd_streamer_qkt_master_data_63 <= s_reg_667;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2639
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_63 <= streamer_handler_N_Mux_8_4_13_4_34_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2639
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:66:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            fwd_streamer_qkt_master_data_63 <= streamer_handler_N_Mux_8_4_13_4_34_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_0
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkt_out_data_0
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkt_out_data_0
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_in_0 && (!trig_hub_streamer_handler_slave_data_in_1 && trig_hub_streamer_handler_slave_data_in_3)) 
                          begin
                            // op:f_streamer_handler/OP2145
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_0 <= streamer_handler_N_Mux_8_16_12_4_19_out1;
                          end 
                      end
                    6'd29: 
                      begin
                        if (!s_reg_339 && streamer_handler_LessThan_1U_11_1_100_out1) 
                          begin
                            // op:f_streamer_handler/OP2145
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_0 <= streamer_handler_N_Mux_8_16_12_4_19_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_1
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkt_out_data_1
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkt_out_data_1
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_in_0 && (!trig_hub_streamer_handler_slave_data_in_1 && trig_hub_streamer_handler_slave_data_in_3)) 
                          begin
                            // op:f_streamer_handler/OP2128
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_1 <= streamer_handler_N_Mux_8_16_12_4_18_out1;
                          end 
                      end
                    6'd29: 
                      begin
                        if (!s_reg_339 && streamer_handler_LessThan_1U_11_1_100_out1) 
                          begin
                            // op:f_streamer_handler/OP2128
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_1 <= streamer_handler_N_Mux_8_16_12_4_18_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_2
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkt_out_data_2
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkt_out_data_2
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_in_0 && (!trig_hub_streamer_handler_slave_data_in_1 && trig_hub_streamer_handler_slave_data_in_3)) 
                          begin
                            // op:f_streamer_handler/OP2111
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_2 <= streamer_handler_N_Mux_8_16_12_4_17_out1;
                          end 
                      end
                    6'd29: 
                      begin
                        if (!s_reg_339 && streamer_handler_LessThan_1U_11_1_100_out1) 
                          begin
                            // op:f_streamer_handler/OP2111
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_2 <= streamer_handler_N_Mux_8_16_12_4_17_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_3
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkt_out_data_3
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkt_out_data_3
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_in_0 && (!trig_hub_streamer_handler_slave_data_in_1 && trig_hub_streamer_handler_slave_data_in_3)) 
                          begin
                            // op:f_streamer_handler/OP2094
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_3 <= streamer_handler_N_Mux_8_16_12_4_16_out1;
                          end 
                      end
                    6'd29: 
                      begin
                        if (!s_reg_339 && streamer_handler_LessThan_1U_11_1_100_out1) 
                          begin
                            // op:f_streamer_handler/OP2094
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_3 <= streamer_handler_N_Mux_8_16_12_4_16_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_4
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkt_out_data_4
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkt_out_data_4
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_in_0 && (!trig_hub_streamer_handler_slave_data_in_1 && trig_hub_streamer_handler_slave_data_in_3)) 
                          begin
                            // op:f_streamer_handler/OP2077
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_4 <= streamer_handler_N_Mux_8_16_12_4_15_out1;
                          end 
                      end
                    6'd29: 
                      begin
                        if (!s_reg_339 && streamer_handler_LessThan_1U_11_1_100_out1) 
                          begin
                            // op:f_streamer_handler/OP2077
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_4 <= streamer_handler_N_Mux_8_16_12_4_15_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_5
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkt_out_data_5
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkt_out_data_5
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_in_0 && (!trig_hub_streamer_handler_slave_data_in_1 && trig_hub_streamer_handler_slave_data_in_3)) 
                          begin
                            // op:f_streamer_handler/OP2060
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_5 <= streamer_handler_N_Mux_8_16_12_4_14_out1;
                          end 
                      end
                    6'd29: 
                      begin
                        if (!s_reg_339 && streamer_handler_LessThan_1U_11_1_100_out1) 
                          begin
                            // op:f_streamer_handler/OP2060
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_5 <= streamer_handler_N_Mux_8_16_12_4_14_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_6
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkt_out_data_6
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkt_out_data_6
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_in_0 && (!trig_hub_streamer_handler_slave_data_in_1 && trig_hub_streamer_handler_slave_data_in_3)) 
                          begin
                            // op:f_streamer_handler/OP2043
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_6 <= streamer_handler_N_Mux_8_16_12_4_13_out1;
                          end 
                      end
                    6'd29: 
                      begin
                        if (!s_reg_339 && streamer_handler_LessThan_1U_11_1_100_out1) 
                          begin
                            // op:f_streamer_handler/OP2043
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_6 <= streamer_handler_N_Mux_8_16_12_4_13_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_7
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkt_out_data_7
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkt_out_data_7
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_in_0 && (!trig_hub_streamer_handler_slave_data_in_1 && trig_hub_streamer_handler_slave_data_in_3)) 
                          begin
                            // op:f_streamer_handler/OP2026
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_7 <= streamer_handler_N_Mux_8_16_12_4_12_out1;
                          end 
                      end
                    6'd29: 
                      begin
                        if (!s_reg_339 && streamer_handler_LessThan_1U_11_1_100_out1) 
                          begin
                            // op:f_streamer_handler/OP2026
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_7 <= streamer_handler_N_Mux_8_16_12_4_12_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_8
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkt_out_data_8
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkt_out_data_8
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_in_0 && (!trig_hub_streamer_handler_slave_data_in_1 && trig_hub_streamer_handler_slave_data_in_3)) 
                          begin
                            // op:f_streamer_handler/OP2009
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_8 <= streamer_handler_N_Mux_8_16_12_4_11_out1;
                          end 
                      end
                    6'd29: 
                      begin
                        if (!s_reg_339 && streamer_handler_LessThan_1U_11_1_100_out1) 
                          begin
                            // op:f_streamer_handler/OP2009
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_8 <= streamer_handler_N_Mux_8_16_12_4_11_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_9
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkt_out_data_9
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkt_out_data_9
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_in_0 && (!trig_hub_streamer_handler_slave_data_in_1 && trig_hub_streamer_handler_slave_data_in_3)) 
                          begin
                            // op:f_streamer_handler/OP1992
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_9 <= streamer_handler_N_Mux_8_16_12_4_10_out1;
                          end 
                      end
                    6'd29: 
                      begin
                        if (!s_reg_339 && streamer_handler_LessThan_1U_11_1_100_out1) 
                          begin
                            // op:f_streamer_handler/OP1992
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_9 <= streamer_handler_N_Mux_8_16_12_4_10_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_10
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkt_out_data_10
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkt_out_data_10
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_in_0 && (!trig_hub_streamer_handler_slave_data_in_1 && trig_hub_streamer_handler_slave_data_in_3)) 
                          begin
                            // op:f_streamer_handler/OP1975
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_10 <= streamer_handler_N_Mux_8_16_12_4_9_out1;
                          end 
                      end
                    6'd29: 
                      begin
                        if (!s_reg_339 && streamer_handler_LessThan_1U_11_1_100_out1) 
                          begin
                            // op:f_streamer_handler/OP1975
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_10 <= streamer_handler_N_Mux_8_16_12_4_9_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_11
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkt_out_data_11
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkt_out_data_11
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_in_0 && (!trig_hub_streamer_handler_slave_data_in_1 && trig_hub_streamer_handler_slave_data_in_3)) 
                          begin
                            // op:f_streamer_handler/OP1958
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_11 <= streamer_handler_N_Mux_8_16_12_4_8_out1;
                          end 
                      end
                    6'd29: 
                      begin
                        if (!s_reg_339 && streamer_handler_LessThan_1U_11_1_100_out1) 
                          begin
                            // op:f_streamer_handler/OP1958
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_11 <= streamer_handler_N_Mux_8_16_12_4_8_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_12
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkt_out_data_12
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkt_out_data_12
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_in_0 && (!trig_hub_streamer_handler_slave_data_in_1 && trig_hub_streamer_handler_slave_data_in_3)) 
                          begin
                            // op:f_streamer_handler/OP1941
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_12 <= streamer_handler_N_Mux_8_16_12_4_7_out1;
                          end 
                      end
                    6'd29: 
                      begin
                        if (!s_reg_339 && streamer_handler_LessThan_1U_11_1_100_out1) 
                          begin
                            // op:f_streamer_handler/OP1941
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_12 <= streamer_handler_N_Mux_8_16_12_4_7_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_13
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkt_out_data_13
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkt_out_data_13
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_in_0 && (!trig_hub_streamer_handler_slave_data_in_1 && trig_hub_streamer_handler_slave_data_in_3)) 
                          begin
                            // op:f_streamer_handler/OP1924
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_13 <= streamer_handler_N_Mux_8_16_12_4_6_out1;
                          end 
                      end
                    6'd29: 
                      begin
                        if (!s_reg_339 && streamer_handler_LessThan_1U_11_1_100_out1) 
                          begin
                            // op:f_streamer_handler/OP1924
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_13 <= streamer_handler_N_Mux_8_16_12_4_6_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_14
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkt_out_data_14
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkt_out_data_14
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_in_0 && (!trig_hub_streamer_handler_slave_data_in_1 && trig_hub_streamer_handler_slave_data_in_3)) 
                          begin
                            // op:f_streamer_handler/OP1907
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_14 <= streamer_handler_N_Mux_8_16_12_4_5_out1;
                          end 
                      end
                    6'd29: 
                      begin
                        if (!s_reg_339 && streamer_handler_LessThan_1U_11_1_100_out1) 
                          begin
                            // op:f_streamer_handler/OP1907
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_14 <= streamer_handler_N_Mux_8_16_12_4_5_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_15
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkt_out_data_15
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkt_out_data_15
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_in_0 && (!trig_hub_streamer_handler_slave_data_in_1 && trig_hub_streamer_handler_slave_data_in_3)) 
                          begin
                            // op:f_streamer_handler/OP1890
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_15 <= streamer_handler_N_Mux_8_16_12_4_4_out1;
                          end 
                      end
                    6'd29: 
                      begin
                        if (!s_reg_339 && streamer_handler_LessThan_1U_11_1_100_out1) 
                          begin
                            // op:f_streamer_handler/OP1890
                            // at: streamer_handler.cc:76:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:76:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkt_out_data_15 <= streamer_handler_N_Mux_8_16_12_4_4_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_0
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkv_out_data_0
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkv_out_data_0
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd24: 
                      begin
                        if (conv_kernel_qkt_out_ready) 
                          begin
                            // op:f_streamer_handler/OP2181
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:78:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkv_out_data_0 <= conv_kernel_qkt_out_data_0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkv_out_data_1
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkv_out_data_1
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd24: 
                      begin
                        if (conv_kernel_qkt_out_ready) 
                          begin
                            // op:f_streamer_handler/OP2180
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:78:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkv_out_data_1 <= conv_kernel_qkt_out_data_1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkv_out_data_2
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkv_out_data_2
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd24: 
                      begin
                        if (conv_kernel_qkt_out_ready) 
                          begin
                            // op:f_streamer_handler/OP2179
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:78:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkv_out_data_2 <= conv_kernel_qkt_out_data_2;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkv_out_data_3
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkv_out_data_3
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd24: 
                      begin
                        if (conv_kernel_qkt_out_ready) 
                          begin
                            // op:f_streamer_handler/OP2178
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:78:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkv_out_data_3 <= conv_kernel_qkt_out_data_3;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkv_out_data_4
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkv_out_data_4
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd24: 
                      begin
                        if (conv_kernel_qkt_out_ready) 
                          begin
                            // op:f_streamer_handler/OP2177
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:78:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkv_out_data_4 <= conv_kernel_qkt_out_data_4;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkv_out_data_5
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkv_out_data_5
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd24: 
                      begin
                        if (conv_kernel_qkt_out_ready) 
                          begin
                            // op:f_streamer_handler/OP2176
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:78:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkv_out_data_5 <= conv_kernel_qkt_out_data_5;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_6
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkv_out_data_6
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkv_out_data_6
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd24: 
                      begin
                        if (conv_kernel_qkt_out_ready) 
                          begin
                            // op:f_streamer_handler/OP2175
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:78:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkv_out_data_6 <= conv_kernel_qkt_out_data_6;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_7
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkv_out_data_7
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkv_out_data_7
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd24: 
                      begin
                        if (conv_kernel_qkt_out_ready) 
                          begin
                            // op:f_streamer_handler/OP2174
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:78:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkv_out_data_7 <= conv_kernel_qkt_out_data_7;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_8
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkv_out_data_8
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkv_out_data_8
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd24: 
                      begin
                        if (conv_kernel_qkt_out_ready) 
                          begin
                            // op:f_streamer_handler/OP2173
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:78:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkv_out_data_8 <= conv_kernel_qkt_out_data_8;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_9
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkv_out_data_9
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkv_out_data_9
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd24: 
                      begin
                        if (conv_kernel_qkt_out_ready) 
                          begin
                            // op:f_streamer_handler/OP2172
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:78:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkv_out_data_9 <= conv_kernel_qkt_out_data_9;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_10
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkv_out_data_10
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkv_out_data_10
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd24: 
                      begin
                        if (conv_kernel_qkt_out_ready) 
                          begin
                            // op:f_streamer_handler/OP2171
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:78:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkv_out_data_10 <= conv_kernel_qkt_out_data_10;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_11
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkv_out_data_11
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkv_out_data_11
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd24: 
                      begin
                        if (conv_kernel_qkt_out_ready) 
                          begin
                            // op:f_streamer_handler/OP2170
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:78:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkv_out_data_11 <= conv_kernel_qkt_out_data_11;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_12
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkv_out_data_12
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkv_out_data_12
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd24: 
                      begin
                        if (conv_kernel_qkt_out_ready) 
                          begin
                            // op:f_streamer_handler/OP2169
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:78:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkv_out_data_12 <= conv_kernel_qkt_out_data_12;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_13
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkv_out_data_13
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkv_out_data_13
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd24: 
                      begin
                        if (conv_kernel_qkt_out_ready) 
                          begin
                            // op:f_streamer_handler/OP2168
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:78:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkv_out_data_13 <= conv_kernel_qkt_out_data_13;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_14
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkv_out_data_14
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkv_out_data_14
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd24: 
                      begin
                        if (conv_kernel_qkt_out_ready) 
                          begin
                            // op:f_streamer_handler/OP2167
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:78:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkv_out_data_14 <= conv_kernel_qkt_out_data_14;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_15
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkv_out_data_15
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_conv_kernel_qkv_out_data_15
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd24: 
                      begin
                        if (conv_kernel_qkt_out_ready) 
                          begin
                            // op:f_streamer_handler/OP2166
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:78:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            conv_kernel_qkv_out_data_15 <= conv_kernel_qkt_out_data_15;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_stall0
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_stall0
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:633:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:613:15
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:652:2
    assign stall0 = global_state == 6'd01 & streamer_handler_Not_1U_1U_s_4_2_out1;
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_0_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_0_0
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_0_0
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP29
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_0_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2813
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_0_0 <= stream_acc_port_data_0[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_0_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_0_1
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_0_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP28
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_0_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2812
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_0_1 <= stream_acc_port_data_0[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_0_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_0_2
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_0_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP27
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_0_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2811
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_0_2 <= stream_acc_port_data_0[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_0_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_0_3
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_0_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP26
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_0_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2810
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_0_3 <= stream_acc_port_data_0[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_0_4
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_0_4
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_0_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP25
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_0_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2809
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_0_4 <= stream_acc_port_data_0[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_0_5
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_0_5
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_0_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP24
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_0_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2808
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_0_5 <= stream_acc_port_data_0[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_0_6
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_0_6
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_0_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP23
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_0_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2807
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_0_6 <= stream_acc_port_data_0[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_0_7
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_0_7
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_0_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP22
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_0_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2806
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_0_7 <= stream_acc_port_data_0[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_0_8
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_0_8
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_0_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP21
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_0_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2805
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_0_8 <= stream_acc_port_data_0[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_0_9
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_0_9
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_0_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP20
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_0_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2804
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_0_9 <= stream_acc_port_data_0[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_0_10
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_0_10
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_0_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP19
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_0_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2803
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_0_10 <= stream_acc_port_data_0[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_0_11
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_0_11
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_0_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP18
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_0_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2802
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_0_11 <= stream_acc_port_data_0[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_0_12
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_0_12
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_0_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP17
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_0_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2801
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_0_12 <= stream_acc_port_data_0[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_0_13
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_0_13
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_0_13
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP16
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_0_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2800
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_0_13 <= stream_acc_port_data_0[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_0_14
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_0_14
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_0_14
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP15
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_0_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2799
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_0_14 <= stream_acc_port_data_0[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_0_15
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_0_15
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_0_15
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP14
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_0_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2798
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_0_15 <= stream_acc_port_data_0[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_1_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_1_0
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_1_0
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP45
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_1_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2829
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_1_0 <= stream_acc_port_data_1[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_1_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_1_1
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_1_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP44
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_1_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2828
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_1_1 <= stream_acc_port_data_1[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_1_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_1_2
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_1_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP43
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_1_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2827
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_1_2 <= stream_acc_port_data_1[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_1_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_1_3
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_1_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP42
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_1_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2826
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_1_3 <= stream_acc_port_data_1[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_1_4
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_1_4
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_1_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP41
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_1_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2825
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_1_4 <= stream_acc_port_data_1[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_1_5
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_1_5
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_1_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP40
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_1_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2824
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_1_5 <= stream_acc_port_data_1[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_1_6
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_1_6
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_1_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP39
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_1_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2823
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_1_6 <= stream_acc_port_data_1[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_1_7
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_1_7
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_1_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP38
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_1_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2822
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_1_7 <= stream_acc_port_data_1[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_1_8
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_1_8
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_1_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP37
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_1_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2821
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_1_8 <= stream_acc_port_data_1[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_1_9
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_1_9
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_1_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP36
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_1_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2820
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_1_9 <= stream_acc_port_data_1[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_1_10
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_1_10
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_1_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP35
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_1_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2819
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_1_10 <= stream_acc_port_data_1[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_1_11
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_1_11
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_1_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP34
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_1_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2818
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_1_11 <= stream_acc_port_data_1[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_1_12
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_1_12
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_1_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP33
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_1_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2817
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_1_12 <= stream_acc_port_data_1[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_1_13
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_1_13
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_1_13
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP32
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_1_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2816
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_1_13 <= stream_acc_port_data_1[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_1_14
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_1_14
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_1_14
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP31
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_1_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2815
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_1_14 <= stream_acc_port_data_1[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_1_15
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_1_15
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_1_15
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP30
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_1_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2814
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_1_15 <= stream_acc_port_data_1[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_2_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_2_0
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_2_0
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP61
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_2_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2845
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_2_0 <= stream_acc_port_data_2[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_2_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_2_1
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_2_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP60
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_2_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2844
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_2_1 <= stream_acc_port_data_2[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_2_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_2_2
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_2_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP59
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_2_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2843
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_2_2 <= stream_acc_port_data_2[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_2_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_2_3
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_2_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP58
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_2_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2842
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_2_3 <= stream_acc_port_data_2[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_2_4
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_2_4
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_2_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP57
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_2_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2841
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_2_4 <= stream_acc_port_data_2[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_2_5
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_2_5
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_2_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP56
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_2_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2840
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_2_5 <= stream_acc_port_data_2[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_2_6
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_2_6
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_2_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP55
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_2_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2839
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_2_6 <= stream_acc_port_data_2[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_2_7
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_2_7
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_2_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP54
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_2_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2838
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_2_7 <= stream_acc_port_data_2[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_2_8
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_2_8
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_2_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP53
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_2_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2837
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_2_8 <= stream_acc_port_data_2[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_2_9
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_2_9
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_2_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP52
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_2_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2836
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_2_9 <= stream_acc_port_data_2[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_2_10
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_2_10
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_2_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP51
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_2_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2835
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_2_10 <= stream_acc_port_data_2[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_2_11
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_2_11
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_2_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP50
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_2_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2834
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_2_11 <= stream_acc_port_data_2[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_2_12
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_2_12
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_2_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP49
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_2_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2833
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_2_12 <= stream_acc_port_data_2[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_2_13
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_2_13
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_2_13
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP48
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_2_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2832
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_2_13 <= stream_acc_port_data_2[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_2_14
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_2_14
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_2_14
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP47
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_2_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2831
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_2_14 <= stream_acc_port_data_2[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_2_15
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_2_15
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_2_15
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP46
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_2_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2830
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_2_15 <= stream_acc_port_data_2[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_3_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_3_0
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_3_0
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP77
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_3_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2861
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_3_0 <= stream_acc_port_data_3[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_3_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_3_1
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_3_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP76
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_3_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2860
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_3_1 <= stream_acc_port_data_3[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_3_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_3_2
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_3_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP75
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_3_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2859
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_3_2 <= stream_acc_port_data_3[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_3_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_3_3
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_3_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP74
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_3_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2858
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_3_3 <= stream_acc_port_data_3[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_3_4
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_3_4
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_3_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP73
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_3_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2857
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_3_4 <= stream_acc_port_data_3[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_3_5
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_3_5
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_3_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP72
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_3_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2856
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_3_5 <= stream_acc_port_data_3[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_3_6
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_3_6
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_3_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP71
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_3_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2855
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_3_6 <= stream_acc_port_data_3[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_3_7
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_3_7
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_3_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP70
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_3_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2854
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_3_7 <= stream_acc_port_data_3[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_3_8
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_3_8
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_3_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP69
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_3_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2853
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_3_8 <= stream_acc_port_data_3[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_3_9
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_3_9
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_3_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP68
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_3_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2852
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_3_9 <= stream_acc_port_data_3[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_3_10
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_3_10
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_3_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP67
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_3_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2851
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_3_10 <= stream_acc_port_data_3[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_3_11
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_3_11
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_3_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP66
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_3_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2850
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_3_11 <= stream_acc_port_data_3[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_3_12
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_3_12
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_3_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP65
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_3_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2849
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_3_12 <= stream_acc_port_data_3[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_3_13
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_3_13
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_3_13
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP64
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_3_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2848
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_3_13 <= stream_acc_port_data_3[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_3_14
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_3_14
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_3_14
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP63
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_3_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2847
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_3_14 <= stream_acc_port_data_3[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_3_15
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_3_15
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_3_15
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP62
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_3_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2846
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_3_15 <= stream_acc_port_data_3[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_4_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_4_0
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_4_0
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP93
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_4_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2877
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_4_0 <= stream_acc_port_data_4[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_4_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_4_1
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_4_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP92
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_4_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2876
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_4_1 <= stream_acc_port_data_4[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_4_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_4_2
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_4_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP91
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_4_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2875
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_4_2 <= stream_acc_port_data_4[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_4_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_4_3
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_4_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP90
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_4_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2874
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_4_3 <= stream_acc_port_data_4[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_4_4
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_4_4
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_4_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP89
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_4_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2873
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_4_4 <= stream_acc_port_data_4[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_4_5
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_4_5
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_4_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP88
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_4_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2872
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_4_5 <= stream_acc_port_data_4[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_4_6
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_4_6
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_4_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP87
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_4_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2871
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_4_6 <= stream_acc_port_data_4[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_4_7
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_4_7
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_4_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP86
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_4_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2870
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_4_7 <= stream_acc_port_data_4[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_4_8
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_4_8
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_4_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP85
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_4_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2869
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_4_8 <= stream_acc_port_data_4[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_4_9
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_4_9
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_4_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP84
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_4_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2868
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_4_9 <= stream_acc_port_data_4[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_4_10
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_4_10
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_4_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP83
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_4_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2867
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_4_10 <= stream_acc_port_data_4[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_4_11
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_4_11
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_4_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP82
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_4_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2866
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_4_11 <= stream_acc_port_data_4[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_4_12
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_4_12
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_4_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP81
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_4_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2865
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_4_12 <= stream_acc_port_data_4[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_4_13
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_4_13
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_4_13
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP80
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_4_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2864
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_4_13 <= stream_acc_port_data_4[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_4_14
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_4_14
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_4_14
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP79
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_4_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2863
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_4_14 <= stream_acc_port_data_4[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_4_15
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_4_15
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_4_15
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP78
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_4_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2862
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_4_15 <= stream_acc_port_data_4[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_5_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_5_0
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_5_0
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP109
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_5_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2893
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_5_0 <= stream_acc_port_data_5[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_5_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_5_1
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_5_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP108
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_5_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2892
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_5_1 <= stream_acc_port_data_5[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_5_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_5_2
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_5_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP107
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_5_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2891
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_5_2 <= stream_acc_port_data_5[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_5_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_5_3
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_5_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP106
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_5_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2890
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_5_3 <= stream_acc_port_data_5[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_5_4
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_5_4
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_5_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP105
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_5_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2889
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_5_4 <= stream_acc_port_data_5[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_5_5
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_5_5
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_5_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP104
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_5_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2888
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_5_5 <= stream_acc_port_data_5[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_5_6
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_5_6
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_5_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP103
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_5_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2887
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_5_6 <= stream_acc_port_data_5[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_5_7
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_5_7
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_5_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP102
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_5_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2886
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_5_7 <= stream_acc_port_data_5[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_5_8
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_5_8
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_5_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP101
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_5_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2885
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_5_8 <= stream_acc_port_data_5[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_5_9
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_5_9
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_5_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP100
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_5_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2884
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_5_9 <= stream_acc_port_data_5[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_5_10
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_5_10
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_5_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP99
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_5_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2883
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_5_10 <= stream_acc_port_data_5[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_5_11
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_5_11
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_5_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP98
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_5_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2882
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_5_11 <= stream_acc_port_data_5[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_5_12
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_5_12
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_5_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP97
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_5_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2881
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_5_12 <= stream_acc_port_data_5[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_5_13
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_5_13
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_5_13
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP96
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_5_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2880
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_5_13 <= stream_acc_port_data_5[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_5_14
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_5_14
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_5_14
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP95
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_5_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2879
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_5_14 <= stream_acc_port_data_5[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_5_15
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_5_15
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_5_15
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP94
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_5_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2878
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_5_15 <= stream_acc_port_data_5[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_6_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_6_0
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_6_0
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP125
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_6_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2909
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_6_0 <= stream_acc_port_data_6[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_6_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_6_1
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_6_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP124
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_6_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2908
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_6_1 <= stream_acc_port_data_6[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_6_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_6_2
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_6_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP123
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_6_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2907
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_6_2 <= stream_acc_port_data_6[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_6_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_6_3
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_6_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP122
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_6_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2906
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_6_3 <= stream_acc_port_data_6[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_6_4
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_6_4
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_6_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP121
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_6_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2905
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_6_4 <= stream_acc_port_data_6[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_6_5
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_6_5
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_6_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP120
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_6_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2904
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_6_5 <= stream_acc_port_data_6[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_6_6
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_6_6
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_6_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP119
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_6_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2903
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_6_6 <= stream_acc_port_data_6[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_6_7
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_6_7
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_6_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP118
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_6_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2902
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_6_7 <= stream_acc_port_data_6[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_6_8
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_6_8
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_6_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP117
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_6_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2901
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_6_8 <= stream_acc_port_data_6[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_6_9
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_6_9
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_6_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP116
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_6_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2900
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_6_9 <= stream_acc_port_data_6[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_6_10
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_6_10
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_6_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP115
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_6_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2899
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_6_10 <= stream_acc_port_data_6[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_6_11
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_6_11
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_6_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP114
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_6_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2898
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_6_11 <= stream_acc_port_data_6[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_6_12
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_6_12
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_6_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP113
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_6_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2897
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_6_12 <= stream_acc_port_data_6[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_6_13
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_6_13
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_6_13
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP112
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_6_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2896
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_6_13 <= stream_acc_port_data_6[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_6_14
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_6_14
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_6_14
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP111
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_6_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2895
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_6_14 <= stream_acc_port_data_6[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_6_15
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_6_15
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_6_15
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP110
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_6_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2894
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_6_15 <= stream_acc_port_data_6[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_7_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_7_0
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_7_0
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP141
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_7_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2925
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_7_0 <= stream_acc_port_data_7[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_7_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_7_1
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_7_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP140
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_7_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2924
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_7_1 <= stream_acc_port_data_7[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_7_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_7_2
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_7_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP139
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_7_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2923
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_7_2 <= stream_acc_port_data_7[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_7_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_7_3
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_7_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP138
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_7_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2922
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_7_3 <= stream_acc_port_data_7[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_7_4
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_7_4
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_7_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP137
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_7_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2921
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_7_4 <= stream_acc_port_data_7[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_7_5
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_7_5
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_7_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP136
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_7_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2920
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_7_5 <= stream_acc_port_data_7[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_7_6
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_7_6
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_7_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP135
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_7_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2919
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_7_6 <= stream_acc_port_data_7[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_7_7
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_7_7
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_7_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP134
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_7_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2918
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_7_7 <= stream_acc_port_data_7[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_7_8
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_7_8
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_7_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP133
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_7_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2917
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_7_8 <= stream_acc_port_data_7[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_7_9
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_7_9
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_7_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP132
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_7_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2916
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_7_9 <= stream_acc_port_data_7[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_7_10
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_7_10
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_7_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP131
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_7_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2915
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_7_10 <= stream_acc_port_data_7[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_7_11
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_7_11
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_7_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP130
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_7_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2914
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_7_11 <= stream_acc_port_data_7[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_7_12
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_7_12
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_7_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP129
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_7_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2913
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_7_12 <= stream_acc_port_data_7[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_7_13
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_7_13
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_7_13
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP128
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_7_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2912
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_7_13 <= stream_acc_port_data_7[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_7_14
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_7_14
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_7_14
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP127
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_7_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2911
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_7_14 <= stream_acc_port_data_7[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_7_15
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_7_15
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_7_15
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP126
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_7_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2910
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_7_15 <= stream_acc_port_data_7[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_8_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_8_0
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_8_0
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP157
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_8_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2941
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_8_0 <= stream_acc_port_data_8[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_8_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_8_1
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_8_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP156
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_8_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2940
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_8_1 <= stream_acc_port_data_8[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_8_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_8_2
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_8_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP155
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_8_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2939
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_8_2 <= stream_acc_port_data_8[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_8_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_8_3
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_8_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP154
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_8_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2938
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_8_3 <= stream_acc_port_data_8[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_8_4
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_8_4
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_8_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP153
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_8_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2937
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_8_4 <= stream_acc_port_data_8[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_8_5
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_8_5
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_8_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP152
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_8_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2936
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_8_5 <= stream_acc_port_data_8[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_8_6
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_8_6
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_8_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP151
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_8_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2935
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_8_6 <= stream_acc_port_data_8[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_8_7
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_8_7
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_8_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP150
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_8_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2934
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_8_7 <= stream_acc_port_data_8[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_8_8
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_8_8
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_8_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP149
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_8_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2933
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_8_8 <= stream_acc_port_data_8[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_8_9
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_8_9
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_8_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP148
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_8_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2932
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_8_9 <= stream_acc_port_data_8[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_8_10
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_8_10
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_8_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP147
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_8_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2931
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_8_10 <= stream_acc_port_data_8[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_8_11
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_8_11
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_8_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP146
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_8_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2930
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_8_11 <= stream_acc_port_data_8[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_8_12
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_8_12
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_8_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP145
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_8_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2929
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_8_12 <= stream_acc_port_data_8[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_8_13
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_8_13
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_8_13
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP144
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_8_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2928
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_8_13 <= stream_acc_port_data_8[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_8_14
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_8_14
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_8_14
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP143
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_8_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2927
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_8_14 <= stream_acc_port_data_8[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_8_15
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_8_15
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_8_15
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP142
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_8_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2926
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_8_15 <= stream_acc_port_data_8[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_9_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_9_0
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_9_0
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP173
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_9_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2957
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_9_0 <= stream_acc_port_data_9[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_9_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_9_1
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_9_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP172
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_9_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2956
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_9_1 <= stream_acc_port_data_9[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_9_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_9_2
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_9_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP171
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_9_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2955
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_9_2 <= stream_acc_port_data_9[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_9_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_9_3
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_9_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP170
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_9_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2954
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_9_3 <= stream_acc_port_data_9[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_9_4
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_9_4
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_9_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP169
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_9_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2953
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_9_4 <= stream_acc_port_data_9[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_9_5
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_9_5
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_9_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP168
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_9_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2952
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_9_5 <= stream_acc_port_data_9[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_9_6
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_9_6
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_9_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP167
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_9_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2951
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_9_6 <= stream_acc_port_data_9[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_9_7
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_9_7
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_9_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP166
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_9_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2950
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_9_7 <= stream_acc_port_data_9[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_9_8
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_9_8
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_9_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP165
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_9_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2949
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_9_8 <= stream_acc_port_data_9[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_9_9
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_9_9
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_9_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP164
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_9_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2948
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_9_9 <= stream_acc_port_data_9[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_9_10
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_9_10
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_9_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP163
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_9_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2947
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_9_10 <= stream_acc_port_data_9[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_9_11
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_9_11
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_9_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP162
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_9_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2946
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_9_11 <= stream_acc_port_data_9[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_9_12
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_9_12
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_9_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP161
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_9_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2945
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_9_12 <= stream_acc_port_data_9[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_9_13
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_9_13
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_9_13
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP160
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_9_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2944
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_9_13 <= stream_acc_port_data_9[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_9_14
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_9_14
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_9_14
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP159
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_9_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2943
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_9_14 <= stream_acc_port_data_9[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_9_15
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_9_15
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_9_15
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP158
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_9_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2942
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_9_15 <= stream_acc_port_data_9[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_10_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_10_0
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_10_0
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP189
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_10_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2973
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_10_0 <= stream_acc_port_data_10[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_10_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_10_1
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_10_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP188
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_10_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2972
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_10_1 <= stream_acc_port_data_10[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_10_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_10_2
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_10_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP187
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_10_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2971
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_10_2 <= stream_acc_port_data_10[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_10_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_10_3
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_10_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP186
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_10_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2970
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_10_3 <= stream_acc_port_data_10[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_10_4
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_10_4
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_10_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP185
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_10_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2969
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_10_4 <= stream_acc_port_data_10[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_10_5
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_10_5
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_10_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP184
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_10_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2968
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_10_5 <= stream_acc_port_data_10[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_10_6
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_10_6
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_10_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP183
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_10_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2967
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_10_6 <= stream_acc_port_data_10[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_10_7
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_10_7
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_10_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP182
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_10_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2966
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_10_7 <= stream_acc_port_data_10[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_10_8
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_10_8
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_10_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP181
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_10_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2965
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_10_8 <= stream_acc_port_data_10[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_10_9
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_10_9
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_10_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP180
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_10_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2964
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_10_9 <= stream_acc_port_data_10[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_10_10
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_10_10
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_10_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP179
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_10_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2963
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_10_10 <= stream_acc_port_data_10[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_10_11
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_10_11
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_10_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP178
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_10_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2962
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_10_11 <= stream_acc_port_data_10[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_10_12
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_10_12
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_10_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP177
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_10_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2961
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_10_12 <= stream_acc_port_data_10[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_10_13
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_10_13
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_10_13
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP176
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_10_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2960
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_10_13 <= stream_acc_port_data_10[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_10_14
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_10_14
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_10_14
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP175
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_10_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2959
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_10_14 <= stream_acc_port_data_10[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_10_15
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_10_15
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_10_15
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP174
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_10_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2958
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_10_15 <= stream_acc_port_data_10[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_11_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_11_0
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_11_0
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP205
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_11_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2989
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_11_0 <= stream_acc_port_data_11[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_11_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_11_1
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_11_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP204
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_11_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2988
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_11_1 <= stream_acc_port_data_11[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_11_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_11_2
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_11_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP203
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_11_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2987
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_11_2 <= stream_acc_port_data_11[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_11_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_11_3
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_11_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP202
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_11_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2986
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_11_3 <= stream_acc_port_data_11[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_11_4
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_11_4
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_11_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP201
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_11_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2985
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_11_4 <= stream_acc_port_data_11[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_11_5
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_11_5
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_11_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP200
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_11_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2984
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_11_5 <= stream_acc_port_data_11[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_11_6
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_11_6
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_11_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP199
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_11_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2983
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_11_6 <= stream_acc_port_data_11[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_11_7
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_11_7
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_11_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP198
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_11_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2982
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_11_7 <= stream_acc_port_data_11[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_11_8
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_11_8
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_11_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP197
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_11_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2981
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_11_8 <= stream_acc_port_data_11[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_11_9
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_11_9
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_11_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP196
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_11_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2980
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_11_9 <= stream_acc_port_data_11[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_11_10
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_11_10
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_11_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP195
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_11_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2979
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_11_10 <= stream_acc_port_data_11[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_11_11
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_11_11
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_11_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP194
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_11_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2978
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_11_11 <= stream_acc_port_data_11[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_11_12
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_11_12
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_11_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP193
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_11_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2977
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_11_12 <= stream_acc_port_data_11[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_11_13
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_11_13
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_11_13
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP192
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_11_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2976
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_11_13 <= stream_acc_port_data_11[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_11_14
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_11_14
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_11_14
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP191
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_11_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2975
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_11_14 <= stream_acc_port_data_11[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_11_15
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_11_15
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_11_15
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP190
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_11_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2974
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_11_15 <= stream_acc_port_data_11[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_0
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_12_0
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP221
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_12_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3005
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_12_0 <= stream_acc_port_data_12[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_1
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_12_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP220
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_12_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3004
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_12_1 <= stream_acc_port_data_12[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_2
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_12_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP219
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_12_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3003
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_12_2 <= stream_acc_port_data_12[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_3
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_12_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP218
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_12_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3002
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_12_3 <= stream_acc_port_data_12[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_4
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_4
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_12_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP217
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_12_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3001
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_12_4 <= stream_acc_port_data_12[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_5
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_5
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_12_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP216
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_12_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3000
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_12_5 <= stream_acc_port_data_12[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_6
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_6
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_12_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP215
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_12_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2999
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_12_6 <= stream_acc_port_data_12[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_7
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_7
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_12_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP214
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_12_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2998
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_12_7 <= stream_acc_port_data_12[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_8
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_8
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_12_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP213
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_12_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2997
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_12_8 <= stream_acc_port_data_12[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_9
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_9
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_12_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP212
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_12_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2996
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_12_9 <= stream_acc_port_data_12[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_10
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_10
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_12_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP211
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_12_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2995
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_12_10 <= stream_acc_port_data_12[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_11
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_11
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_12_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP210
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_12_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2994
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_12_11 <= stream_acc_port_data_12[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_12
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_12
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_12_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP209
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_12_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2993
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_12_12 <= stream_acc_port_data_12[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_13
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_13
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_12_13
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP208
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_12_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2992
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_12_13 <= stream_acc_port_data_12[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_14
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_14
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_12_14
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP207
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_12_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2991
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_12_14 <= stream_acc_port_data_12[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_15
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_15
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_12_15
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP206
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_12_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2990
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_12_15 <= stream_acc_port_data_12[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_0
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_13_0
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP237
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_13_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3021
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_13_0 <= stream_acc_port_data_13[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_1
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_13_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP236
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_13_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3020
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_13_1 <= stream_acc_port_data_13[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_2
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_13_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP235
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_13_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3019
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_13_2 <= stream_acc_port_data_13[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_3
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_13_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP234
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_13_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3018
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_13_3 <= stream_acc_port_data_13[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_4
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_4
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_13_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP233
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_13_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3017
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_13_4 <= stream_acc_port_data_13[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_5
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_5
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_13_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP232
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_13_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3016
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_13_5 <= stream_acc_port_data_13[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_6
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_6
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_13_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP231
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_13_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3015
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_13_6 <= stream_acc_port_data_13[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_7
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_7
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_13_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP230
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_13_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3014
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_13_7 <= stream_acc_port_data_13[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_8
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_8
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_13_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP229
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_13_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3013
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_13_8 <= stream_acc_port_data_13[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_9
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_9
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_13_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP228
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_13_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3012
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_13_9 <= stream_acc_port_data_13[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_10
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_10
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_13_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP227
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_13_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3011
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_13_10 <= stream_acc_port_data_13[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_11
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_11
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_13_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP226
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_13_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3010
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_13_11 <= stream_acc_port_data_13[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_12
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_12
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_13_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP225
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_13_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3009
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_13_12 <= stream_acc_port_data_13[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_13
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_13
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_13_13
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP224
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_13_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3008
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_13_13 <= stream_acc_port_data_13[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_14
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_14
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_13_14
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP223
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_13_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3007
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_13_14 <= stream_acc_port_data_13[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_15
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_15
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_13_15
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP222
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_13_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3006
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_13_15 <= stream_acc_port_data_13[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_0
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_14_0
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP253
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_14_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3037
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_14_0 <= stream_acc_port_data_14[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_1
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_14_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP252
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_14_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3036
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_14_1 <= stream_acc_port_data_14[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_2
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_14_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP251
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_14_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3035
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_14_2 <= stream_acc_port_data_14[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_3
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_14_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP250
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_14_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3034
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_14_3 <= stream_acc_port_data_14[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_4
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_4
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_14_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP249
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_14_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3033
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_14_4 <= stream_acc_port_data_14[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_5
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_5
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_14_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP248
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_14_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3032
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_14_5 <= stream_acc_port_data_14[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_6
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_6
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_14_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP247
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_14_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3031
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_14_6 <= stream_acc_port_data_14[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_7
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_7
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_14_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP246
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_14_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3030
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_14_7 <= stream_acc_port_data_14[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_8
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_8
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_14_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP245
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_14_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3029
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_14_8 <= stream_acc_port_data_14[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_9
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_9
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_14_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP244
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_14_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3028
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_14_9 <= stream_acc_port_data_14[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_10
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_10
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_14_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP243
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_14_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3027
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_14_10 <= stream_acc_port_data_14[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_11
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_11
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_14_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP242
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_14_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3026
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_14_11 <= stream_acc_port_data_14[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_12
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_12
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_14_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP241
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_14_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3025
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_14_12 <= stream_acc_port_data_14[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_13
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_13
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_14_13
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP240
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_14_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3024
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_14_13 <= stream_acc_port_data_14[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_14
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_14
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_14_14
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP239
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_14_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3023
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_14_14 <= stream_acc_port_data_14[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_15
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_15
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_14_15
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP238
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_14_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3022
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_14_15 <= stream_acc_port_data_14[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_0
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_15_0
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP269
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_15_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3053
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_15_0 <= stream_acc_port_data_15[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_1
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_15_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP268
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_15_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3052
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_15_1 <= stream_acc_port_data_15[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_2
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_15_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP267
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_15_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3051
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_15_2 <= stream_acc_port_data_15[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_3
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_15_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP266
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_15_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3050
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_15_3 <= stream_acc_port_data_15[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_4
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_4
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_15_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP265
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_15_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3049
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_15_4 <= stream_acc_port_data_15[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_5
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_5
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_15_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP264
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_15_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3048
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_15_5 <= stream_acc_port_data_15[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_6
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_6
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_15_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP263
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_15_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3047
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_15_6 <= stream_acc_port_data_15[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_7
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_7
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_15_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP262
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_15_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3046
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_15_7 <= stream_acc_port_data_15[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_8
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_8
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_15_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP261
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_15_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3045
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_15_8 <= stream_acc_port_data_15[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_9
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_9
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_15_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP260
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_15_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3044
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_15_9 <= stream_acc_port_data_15[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_10
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_10
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_15_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP259
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_15_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3043
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_15_10 <= stream_acc_port_data_15[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_11
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_11
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_15_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP258
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_15_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3042
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_15_11 <= stream_acc_port_data_15[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_12
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_12
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_15_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP257
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_15_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3041
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_15_12 <= stream_acc_port_data_15[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_13
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_13
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_15_13
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP256
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_15_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3040
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_15_13 <= stream_acc_port_data_15[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_14
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_14
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_15_14
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP255
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_15_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3039
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_15_14 <= stream_acc_port_data_15[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_15
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_15
    // at: streamer_handler.cc:243:40
    // at: streamer_handler.cc:29:36
    // at: streamer_handler.cc:76:39
    
    always @(posedge clk)
      begin : drive_conv_kernel_reg_15_15
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP254
            // at: streamer_handler.cc:243:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:243:40
            conv_kernel_reg_15_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd35: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP3038
                            // at: streamer_handler.cc:29:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:265:13
                            conv_kernel_reg_15_15 <= stream_acc_port_data_15[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_267
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_s_reg_267
    // at: streamer_handler.cc:36:40
    // at: streamer_handler.cc:113:9
    // at: streamer_handler.cc:147:9
    // at: streamer_handler.cc:80:68
    // at: streamer_handler.cc:128:5
    // at: streamer_handler.cc:128:64
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_267
        if (rst == 1'b0) 
          begin
            s_reg_267 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (trig_hub_streamer_handler_slave_data_in_0) 
                          begin
                          end 
                        else 
                          begin
                            if (trig_hub_streamer_handler_slave_data_in_1) 
                              begin
                                // op:f_streamer_handler/OP2355
                                // at: streamer_handler.cc:36:40
                                // Call Stack: 
                                // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                                s_reg_267 <= {1'b0, streamer_handler_Add_7U_3_4_3_out1};
                              end 
                            else 
                              begin
                                if (!trig_hub_streamer_handler_slave_data_in_3 && trig_hub_streamer_handler_slave_data_in_2) 
                                  begin
                                    // op:f_streamer_handler/OP543
                                    // at: streamer_handler.cc:113:9
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                                    s_reg_267 <= 8'd000;
                                  end 
                              end
                          end
                      end
                    6'd04: 
                      begin
                        if (fwd_streamer_qkv_master_ready) 
                          begin
                            if (s_reg_339) 
                              begin
                              end 
                            else 
                              begin
                                if (streamer_handler_LessThan_1U_6_4_30_out1) 
                                  begin
                                    // op:f_streamer_handler/OP543
                                    // at: streamer_handler.cc:113:9
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                                    s_reg_267 <= {1'b0, streamer_handler_Add_7U_3_4_3_out1};
                                  end 
                                else 
                                  begin
                                    // op:f_streamer_handler/OP596
                                    // at: streamer_handler.cc:128:5
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                                    s_reg_267 <= 8'd000;
                                  end
                              end
                          end 
                      end
                    6'd06: 
                      begin
                        if (fwd_streamer_qkv_master_ready) 
                          begin
                            if (streamer_handler_LessThan_1U_0_1_102_out1) 
                              begin
                              end 
                            else 
                              begin
                                // op:f_streamer_handler/OP778
                                // at: streamer_handler.cc:128:64
                                // Call Stack: 
                                // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                                s_reg_267 <= {1'b0, streamer_handler_Add_7U_3_4_3_out1};
                              end
                          end 
                      end
                    6'd08: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            if (streamer_handler_LessThan_1U_6_4_104_out1) 
                              begin
                              end 
                            else 
                              begin
                                // op:f_streamer_handler/OP784
                                // at: streamer_handler.cc:147:9
                                // Call Stack: 
                                // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                                s_reg_267 <= 8'd000;
                              end
                          end 
                      end
                    6'd10: 
                      begin
                        if (fwd_streamer_qkv_master_ready) 
                          begin
                            if (s_reg_339) 
                              begin
                              end 
                            else 
                              begin
                                if (streamer_handler_LessThan_1U_6_4_30_out1) 
                                  begin
                                    // op:f_streamer_handler/OP784
                                    // at: streamer_handler.cc:147:9
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                                    s_reg_267 <= {1'b0, streamer_handler_Add_7U_3_4_3_out1};
                                  end 
                                else 
                                  begin
                                    if (streamer_handler_LessThan_1U_0_1_109_out1) 
                                      begin
                                        // op:f_streamer_handler/OP784
                                        // at: streamer_handler.cc:147:9
                                        // Call Stack: 
                                        // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                                        s_reg_267 <= 8'd000;
                                      end 
                                  end
                              end
                          end 
                      end
                    6'd25: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP2300
                            // at: streamer_handler.cc:80:68
                            // Call Stack: 
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            s_reg_267 <= {1'b0, streamer_handler_Add_7U_3_4_3_out1};
                          end 
                      end
                    6'd29: 
                      begin
                        if (s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2300
                            // at: streamer_handler.cc:80:68
                            // Call Stack: 
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            s_reg_267 <= {1'b0, streamer_handler_Add_7U_3_4_3_out1};
                          end 
                      end
                    6'd32: 
                      begin
                        if (s_reg_339) 
                          begin
                          end 
                        else 
                          begin
                            if (streamer_handler_LessThan_1U_6_4_29_out1) 
                              begin
                                // op:f_streamer_handler/OP2355
                                // at: streamer_handler.cc:36:40
                                // Call Stack: 
                                // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                                s_reg_267 <= {1'b0, streamer_handler_Add_7U_3_4_3_out1};
                              end 
                          end
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2380
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_267 <= stream_acc_port_data_0[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_300_slice
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_s_reg_300_slice
    // at: streamer_handler.cc:74:52
    // at: streamer_handler.cc:45:42
    // at: streamer_handler.cc:162:5
    // at: streamer_handler.cc:162:66
    
    always @(posedge clk)
      begin : drive_s_reg_300_slice
        if (rst == 1'b0) 
          begin
            s_reg_300_slice <= 5'd00;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_in_0 && (!trig_hub_streamer_handler_slave_data_in_1 && trig_hub_streamer_handler_slave_data_in_3)) 
                          begin
                            // op:f_streamer_handler/OP2303
                            // at: streamer_handler.cc:74:52
                            // Call Stack: 
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            s_reg_300_slice <= streamer_handler_Add_5U_8_4_20_out1;
                          end 
                      end
                    6'd10: 
                      begin
                        if (fwd_streamer_qkv_master_ready && !(s_reg_339 || (streamer_handler_LessThan_1U_6_4_30_out1 || streamer_handler_LessThan_1U_0_1_109_out1))) 
                          begin
                            // op:f_streamer_handler/OP837
                            // at: streamer_handler.cc:162:5
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_300_slice <= 5'd00;
                          end 
                      end
                    6'd11: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1866
                            // at: streamer_handler.cc:162:66
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_300_slice <= streamer_handler_Add_5U_8_4_111_out1;
                          end 
                      end
                    6'd29: 
                      begin
                        if (!s_reg_339 && streamer_handler_LessThan_1U_11_1_100_out1) 
                          begin
                            // op:f_streamer_handler/OP2303
                            // at: streamer_handler.cc:74:52
                            // Call Stack: 
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            s_reg_300_slice <= streamer_handler_Add_5U_8_4_20_out1;
                          end 
                      end
                    6'd32: 
                      begin
                        if (!(s_reg_339 || streamer_handler_LessThan_1U_6_4_29_out1)) 
                          begin
                            // op:f_streamer_handler/OP2773
                            // at: streamer_handler.cc:45:42
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_300_slice <= streamer_handler_Add_5U_8_4_31_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && (!s_reg_339 && streamer_handler_LessThan_1U_11_1_101_out1)) 
                          begin
                            // op:f_streamer_handler/OP2773
                            // at: streamer_handler.cc:45:42
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_300_slice <= streamer_handler_Add_5U_8_4_31_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_302
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_302
    // at: streamer_handler.cc:112:39
    // at: streamer_handler.cc:58:34
    
    always @(posedge clk)
      begin : drive_s_reg_302
        if (rst == 1'b0) 
          begin
            s_reg_302 <= 4'd00;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_in_0 && (!trig_hub_streamer_handler_slave_data_in_1 && (!trig_hub_streamer_handler_slave_data_in_3 && trig_hub_streamer_handler_slave_data_in_2))) 
                          begin
                            // op:f_streamer_handler/OP592
                            // at: streamer_handler.cc:112:39
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_302 <= {streamer_handler_Add_3U_10_4_21_out1[2], streamer_handler_Add_3U_10_4_21_out1};
                          end 
                      end
                    6'd03: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP592
                            // at: streamer_handler.cc:112:39
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_302 <= {s_reg_302[2], s_reg_302[2:0]};
                          end
                      end
                    6'd04: 
                      begin
                        if (fwd_streamer_qkv_master_ready) 
                          begin
                            if (s_reg_339) 
                              begin
                                // op:f_streamer_handler/OP592
                                // at: streamer_handler.cc:112:39
                                // Call Stack: 
                                // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                                s_reg_302 <= {s_reg_302[2], s_reg_302[2:0]};
                              end 
                            else 
                              begin
                                if (streamer_handler_LessThan_1U_6_4_30_out1) 
                                  begin
                                    // op:f_streamer_handler/OP592
                                    // at: streamer_handler.cc:112:39
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                                    s_reg_302 <= {s_reg_302[2], s_reg_302[2:0]};
                                  end 
                                else 
                                  begin
                                    if (streamer_handler_LessThan_1U_9_4_28_out1) 
                                      begin
                                        // op:f_streamer_handler/OP592
                                        // at: streamer_handler.cc:112:39
                                        // Call Stack: 
                                        // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                                        s_reg_302 <= {streamer_handler_Add_3U_10_4_21_out1[2], streamer_handler_Add_3U_10_4_21_out1};
                                      end 
                                  end
                              end
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2770
                            // at: streamer_handler.cc:58:34
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_302 <= {1'b0, streamer_handler_Add_3U_10_4_32_out1};
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready) 
                          begin
                            if (s_reg_339) 
                              begin
                                // op:f_streamer_handler/OP2770
                                // at: streamer_handler.cc:58:34
                                // Call Stack: 
                                // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                                s_reg_302 <= {1'b0, streamer_handler_Add_3U_10_4_32_out1};
                              end 
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_304
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_s_reg_304
    // at: streamer_handler.cc:114:13
    // at: streamer_handler.cc:114:38
    // at: streamer_handler.cc:37:9
    // at: streamer_handler.cc:131:9
    // at: streamer_handler.cc:146:39
    
    always @(posedge clk)
      begin : drive_s_reg_304
        if (rst == 1'b0) 
          begin
            s_reg_304 <= 2'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (trig_hub_streamer_handler_slave_data_in_0) 
                          begin
                          end 
                        else 
                          begin
                            if (trig_hub_streamer_handler_slave_data_in_1) 
                              begin
                                // op:f_streamer_handler/OP2311
                                // at: streamer_handler.cc:37:9
                                // Call Stack: 
                                // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                                s_reg_304 <= 2'd0;
                              end 
                            else 
                              begin
                                if (!trig_hub_streamer_handler_slave_data_in_3 && trig_hub_streamer_handler_slave_data_in_2) 
                                  begin
                                    // op:f_streamer_handler/OP545
                                    // at: streamer_handler.cc:114:13
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                                    s_reg_304 <= 2'd0;
                                  end 
                              end
                          end
                      end
                    6'd03: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP586
                            // at: streamer_handler.cc:114:38
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_304 <= streamer_handler_Add_2U_4_4_23_out1;
                          end 
                      end
                    6'd04: 
                      begin
                        if (fwd_streamer_qkv_master_ready) 
                          begin
                            if (s_reg_339) 
                              begin
                              end 
                            else 
                              begin
                                // op:f_streamer_handler/OP598
                                // at: streamer_handler.cc:131:9
                                // Call Stack: 
                                // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                                s_reg_304 <= 2'd0;
                              end
                          end 
                      end
                    6'd06: 
                      begin
                        if (fwd_streamer_qkv_master_ready && streamer_handler_LessThan_1U_0_1_102_out1) 
                          begin
                            // op:f_streamer_handler/OP598
                            // at: streamer_handler.cc:131:9
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_304 <= s_reg_337;
                          end 
                      end
                    6'd08: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            if (streamer_handler_LessThan_1U_6_4_104_out1) 
                              begin
                                // op:f_streamer_handler/OP598
                                // at: streamer_handler.cc:131:9
                                // Call Stack: 
                                // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                                s_reg_304 <= 2'd0;
                              end 
                            else 
                              begin
                                // op:f_streamer_handler/OP833
                                // at: streamer_handler.cc:146:39
                                // Call Stack: 
                                // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                                s_reg_304 <= streamer_handler_Add_2U_4_4_105_out1;
                              end
                          end 
                      end
                    6'd10: 
                      begin
                        if (fwd_streamer_qkv_master_ready) 
                          begin
                            if (s_reg_339) 
                              begin
                              end 
                            else 
                              begin
                                if (streamer_handler_LessThan_1U_6_4_30_out1) 
                                  begin
                                  end 
                                else 
                                  begin
                                    if (streamer_handler_LessThan_1U_0_1_109_out1) 
                                      begin
                                        // op:f_streamer_handler/OP833
                                        // at: streamer_handler.cc:146:39
                                        // Call Stack: 
                                        // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                                        s_reg_304 <= streamer_handler_Add_2U_4_4_105_out1;
                                      end 
                                  end
                              end
                          end 
                      end
                    6'd32: 
                      begin
                        if (s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2311
                            // at: streamer_handler.cc:37:9
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_304 <= s_reg_337;
                          end 
                        else 
                          begin
                            if (streamer_handler_LessThan_1U_6_4_29_out1) 
                              begin
                                // op:f_streamer_handler/OP2311
                                // at: streamer_handler.cc:37:9
                                // Call Stack: 
                                // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                                s_reg_304 <= 2'd0;
                              end 
                          end
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_337
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_s_reg_337
    // at: streamer_handler.cc:37:34
    // at: streamer_handler.cc:131:34
    // at: streamer_handler.cc:148:13
    // at: streamer_handler.cc:148:38
    
    always @(posedge clk)
      begin : drive_s_reg_337
        if (rst == 1'b0) 
          begin
            s_reg_337 <= 2'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd05: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP639
                            // at: streamer_handler.cc:131:34
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_337 <= streamer_handler_Add_2U_4_4_99_out1;
                          end 
                      end
                    6'd06: 
                      begin
                        if (fwd_streamer_qkv_master_ready) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP639
                            // at: streamer_handler.cc:131:34
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_337 <= streamer_handler_Add_2U_4_4_99_out1;
                          end
                      end
                    6'd08: 
                      begin
                        if (acc_stream_port_ready && !streamer_handler_LessThan_1U_6_4_104_out1) 
                          begin
                            // op:f_streamer_handler/OP786
                            // at: streamer_handler.cc:148:13
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_337 <= 2'd0;
                          end 
                      end
                    6'd09: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP827
                            // at: streamer_handler.cc:148:38
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_337 <= streamer_handler_Add_2U_4_4_106_out1;
                          end 
                      end
                    6'd10: 
                      begin
                        if (fwd_streamer_qkv_master_ready) 
                          begin
                            if (s_reg_339) 
                              begin
                              end 
                            else 
                              begin
                                if (streamer_handler_LessThan_1U_6_4_30_out1) 
                                  begin
                                    // op:f_streamer_handler/OP786
                                    // at: streamer_handler.cc:148:13
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                                    s_reg_337 <= 2'd0;
                                  end 
                                else 
                                  begin
                                    if (streamer_handler_LessThan_1U_0_1_109_out1) 
                                      begin
                                        // op:f_streamer_handler/OP786
                                        // at: streamer_handler.cc:148:13
                                        // Call Stack: 
                                        // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                                        s_reg_337 <= 2'd0;
                                      end 
                                  end
                              end
                          end 
                      end
                    6'd30: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2352
                            // at: streamer_handler.cc:37:34
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_337 <= streamer_handler_Add_2U_4_4_22_out1;
                          end 
                      end
                    6'd31: 
                      begin
                        if (fwd_streamer_qkv_master_ready) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP2352
                            // at: streamer_handler.cc:37:34
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_337 <= streamer_handler_Add_2U_4_4_22_out1;
                          end
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_339
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_s_reg_339
    // at: streamer_handler.cc:114:32
    // at: streamer_handler.cc:37:28
    // at: streamer_handler.cc:148:32
    // at: streamer_handler.cc:80:44
    // at: streamer_handler.cc:58:28
    
    always @(posedge clk)
      begin : drive_s_reg_339
        if (rst == 1'b0) 
          begin
            s_reg_339 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP587
                            // at: streamer_handler.cc:114:32
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_339 <= streamer_handler_LessThan_1U_0_1_24_out1;
                          end 
                      end
                    6'd09: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP828
                            // at: streamer_handler.cc:148:32
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_339 <= streamer_handler_LessThan_1U_0_1_107_out1;
                          end 
                      end
                    6'd28: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP2301
                            // at: streamer_handler.cc:80:44
                            // Call Stack: 
                            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
                            s_reg_339 <= streamer_handler_LessThan_1U_6_4_98_out1;
                          end 
                      end
                    6'd31: 
                      begin
                        if (fwd_streamer_qkv_master_ready) 
                          begin
                            // op:f_streamer_handler/OP2353
                            // at: streamer_handler.cc:37:28
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_339 <= streamer_handler_LessThan_1U_0_1_25_out1;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2771
                            // at: streamer_handler.cc:58:28
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_339 <= streamer_handler_LessThan_1U_1_1_33_out1;
                          end 
                      end
                    6'd34: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_339) 
                          begin
                            // op:f_streamer_handler/OP2771
                            // at: streamer_handler.cc:58:28
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_339 <= streamer_handler_LessThan_1U_1_1_33_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_342
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_342
    // at: array:94:12
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_342
        if (rst == 1'b0) 
          begin
            s_reg_342 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd26: 
                      begin
                        if (fwd_qkt_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2191
                            // at: array:94:12
                            // Call Stack: 
                            // in function operator= called from cynw_blocking_get.h:290:11
                            // in function get called from cynw_blocking_get.h:307:8
                            s_reg_342 <= fwd_qkt_streamer_conv_slave_data_0;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2381
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_342 <= stream_acc_port_data_0[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_343
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_343
    // at: array:94:12
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_343
        if (rst == 1'b0) 
          begin
            s_reg_343 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd26: 
                      begin
                        if (fwd_qkt_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2192
                            // at: array:94:12
                            // Call Stack: 
                            // in function operator= called from cynw_blocking_get.h:290:11
                            // in function get called from cynw_blocking_get.h:307:8
                            s_reg_343 <= fwd_qkt_streamer_conv_slave_data_1;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2382
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_343 <= stream_acc_port_data_0[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_344
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_344
    // at: array:94:12
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_344
        if (rst == 1'b0) 
          begin
            s_reg_344 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd26: 
                      begin
                        if (fwd_qkt_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2193
                            // at: array:94:12
                            // Call Stack: 
                            // in function operator= called from cynw_blocking_get.h:290:11
                            // in function get called from cynw_blocking_get.h:307:8
                            s_reg_344 <= fwd_qkt_streamer_conv_slave_data_2;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2383
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_344 <= stream_acc_port_data_0[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_345
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_345
    // at: array:94:12
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_345
        if (rst == 1'b0) 
          begin
            s_reg_345 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd26: 
                      begin
                        if (fwd_qkt_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP2194
                            // at: array:94:12
                            // Call Stack: 
                            // in function operator= called from cynw_blocking_get.h:290:11
                            // in function get called from cynw_blocking_get.h:307:8
                            s_reg_345 <= fwd_qkt_streamer_conv_slave_data_3;
                          end 
                      end
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2384
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_345 <= stream_acc_port_data_0[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_417
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_417
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_417
        if (rst == 1'b0) 
          begin
            s_reg_417 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2385
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_417 <= stream_acc_port_data_0[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_418
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_418
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_418
        if (rst == 1'b0) 
          begin
            s_reg_418 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2386
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_418 <= stream_acc_port_data_0[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_419
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_419
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_419
        if (rst == 1'b0) 
          begin
            s_reg_419 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2387
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_419 <= stream_acc_port_data_0[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_420
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_420
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_420
        if (rst == 1'b0) 
          begin
            s_reg_420 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2388
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_420 <= stream_acc_port_data_0[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_421
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_421
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_421
        if (rst == 1'b0) 
          begin
            s_reg_421 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2389
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_421 <= stream_acc_port_data_0[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_422
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_422
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_422
        if (rst == 1'b0) 
          begin
            s_reg_422 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2390
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_422 <= stream_acc_port_data_0[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_423
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_423
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_423
        if (rst == 1'b0) 
          begin
            s_reg_423 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2391
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_423 <= stream_acc_port_data_0[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_424
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_424
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_424
        if (rst == 1'b0) 
          begin
            s_reg_424 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2392
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_424 <= stream_acc_port_data_0[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_425
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_425
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_425
        if (rst == 1'b0) 
          begin
            s_reg_425 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2393
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_425 <= stream_acc_port_data_0[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_426
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_426
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_426
        if (rst == 1'b0) 
          begin
            s_reg_426 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2394
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_426 <= stream_acc_port_data_0[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_427
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_427
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_427
        if (rst == 1'b0) 
          begin
            s_reg_427 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2395
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_427 <= stream_acc_port_data_0[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_428
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_428
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_428
        if (rst == 1'b0) 
          begin
            s_reg_428 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2396
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_428 <= stream_acc_port_data_1[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_429
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_429
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_429
        if (rst == 1'b0) 
          begin
            s_reg_429 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2397
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_429 <= stream_acc_port_data_1[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_430
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_430
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_430
        if (rst == 1'b0) 
          begin
            s_reg_430 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2398
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_430 <= stream_acc_port_data_1[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_431
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_431
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_431
        if (rst == 1'b0) 
          begin
            s_reg_431 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2399
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_431 <= stream_acc_port_data_1[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_432
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_432
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_432
        if (rst == 1'b0) 
          begin
            s_reg_432 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2400
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_432 <= stream_acc_port_data_1[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_433
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_433
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_433
        if (rst == 1'b0) 
          begin
            s_reg_433 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2401
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_433 <= stream_acc_port_data_1[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_434
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_434
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_434
        if (rst == 1'b0) 
          begin
            s_reg_434 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2402
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_434 <= stream_acc_port_data_1[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_435
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_435
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_435
        if (rst == 1'b0) 
          begin
            s_reg_435 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2403
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_435 <= stream_acc_port_data_1[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_436
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_436
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_436
        if (rst == 1'b0) 
          begin
            s_reg_436 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2404
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_436 <= stream_acc_port_data_1[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_437
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_437
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_437
        if (rst == 1'b0) 
          begin
            s_reg_437 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2405
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_437 <= stream_acc_port_data_1[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_438
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_438
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_438
        if (rst == 1'b0) 
          begin
            s_reg_438 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2406
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_438 <= stream_acc_port_data_1[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_439
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_439
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_439
        if (rst == 1'b0) 
          begin
            s_reg_439 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2407
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_439 <= stream_acc_port_data_1[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_440
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_440
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_440
        if (rst == 1'b0) 
          begin
            s_reg_440 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2408
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_440 <= stream_acc_port_data_1[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_441
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_441
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_441
        if (rst == 1'b0) 
          begin
            s_reg_441 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2409
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_441 <= stream_acc_port_data_1[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_442
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_442
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_442
        if (rst == 1'b0) 
          begin
            s_reg_442 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2410
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_442 <= stream_acc_port_data_1[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_443
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_443
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_443
        if (rst == 1'b0) 
          begin
            s_reg_443 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2411
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_443 <= stream_acc_port_data_1[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_444
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_444
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_444
        if (rst == 1'b0) 
          begin
            s_reg_444 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2412
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_444 <= stream_acc_port_data_2[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_445
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_445
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_445
        if (rst == 1'b0) 
          begin
            s_reg_445 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2413
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_445 <= stream_acc_port_data_2[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_446
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_446
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_446
        if (rst == 1'b0) 
          begin
            s_reg_446 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2414
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_446 <= stream_acc_port_data_2[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_447
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_447
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_447
        if (rst == 1'b0) 
          begin
            s_reg_447 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2415
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_447 <= stream_acc_port_data_2[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_448
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_448
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_448
        if (rst == 1'b0) 
          begin
            s_reg_448 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2416
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_448 <= stream_acc_port_data_2[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_449
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_449
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_449
        if (rst == 1'b0) 
          begin
            s_reg_449 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2417
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_449 <= stream_acc_port_data_2[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_450
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_450
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_450
        if (rst == 1'b0) 
          begin
            s_reg_450 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2418
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_450 <= stream_acc_port_data_2[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_451
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_451
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_451
        if (rst == 1'b0) 
          begin
            s_reg_451 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2419
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_451 <= stream_acc_port_data_2[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_452
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_452
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_452
        if (rst == 1'b0) 
          begin
            s_reg_452 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2420
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_452 <= stream_acc_port_data_2[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_453
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_453
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_453
        if (rst == 1'b0) 
          begin
            s_reg_453 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2421
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_453 <= stream_acc_port_data_2[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_454
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_454
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_454
        if (rst == 1'b0) 
          begin
            s_reg_454 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2422
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_454 <= stream_acc_port_data_2[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_455
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_455
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_455
        if (rst == 1'b0) 
          begin
            s_reg_455 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2423
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_455 <= stream_acc_port_data_2[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_456
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_456
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_456
        if (rst == 1'b0) 
          begin
            s_reg_456 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2424
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_456 <= stream_acc_port_data_2[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_457
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_457
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_457
        if (rst == 1'b0) 
          begin
            s_reg_457 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2425
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_457 <= stream_acc_port_data_2[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_458
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_458
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_458
        if (rst == 1'b0) 
          begin
            s_reg_458 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2426
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_458 <= stream_acc_port_data_2[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_459
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_459
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_459
        if (rst == 1'b0) 
          begin
            s_reg_459 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2427
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_459 <= stream_acc_port_data_2[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_460
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_460
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_460
        if (rst == 1'b0) 
          begin
            s_reg_460 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2428
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_460 <= stream_acc_port_data_3[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_461
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_461
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_461
        if (rst == 1'b0) 
          begin
            s_reg_461 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2429
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_461 <= stream_acc_port_data_3[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_462
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_462
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_462
        if (rst == 1'b0) 
          begin
            s_reg_462 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2430
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_462 <= stream_acc_port_data_3[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_463
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_463
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_463
        if (rst == 1'b0) 
          begin
            s_reg_463 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2431
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_463 <= stream_acc_port_data_3[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_464
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_464
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_464
        if (rst == 1'b0) 
          begin
            s_reg_464 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2432
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_464 <= stream_acc_port_data_3[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_465
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_465
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_465
        if (rst == 1'b0) 
          begin
            s_reg_465 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2433
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_465 <= stream_acc_port_data_3[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_466
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_466
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_466
        if (rst == 1'b0) 
          begin
            s_reg_466 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2434
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_466 <= stream_acc_port_data_3[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_467
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_467
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_467
        if (rst == 1'b0) 
          begin
            s_reg_467 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2435
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_467 <= stream_acc_port_data_3[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_468
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_468
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_468
        if (rst == 1'b0) 
          begin
            s_reg_468 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2436
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_468 <= stream_acc_port_data_3[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_469
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_469
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_469
        if (rst == 1'b0) 
          begin
            s_reg_469 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2437
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_469 <= stream_acc_port_data_3[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_470
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_470
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_470
        if (rst == 1'b0) 
          begin
            s_reg_470 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2438
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_470 <= stream_acc_port_data_3[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_471
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_471
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_471
        if (rst == 1'b0) 
          begin
            s_reg_471 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2439
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_471 <= stream_acc_port_data_3[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_472
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_472
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_472
        if (rst == 1'b0) 
          begin
            s_reg_472 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2440
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_472 <= stream_acc_port_data_3[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_473
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_473
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_473
        if (rst == 1'b0) 
          begin
            s_reg_473 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2441
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_473 <= stream_acc_port_data_3[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_474
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_474
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_474
        if (rst == 1'b0) 
          begin
            s_reg_474 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2442
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_474 <= stream_acc_port_data_3[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_475
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_475
    // at: streamer_handler.cc:54:28
    
    always @(posedge clk)
      begin : drive_s_reg_475
        if (rst == 1'b0) 
          begin
            s_reg_475 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP2443
                            // at: streamer_handler.cc:54:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:54:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
                            s_reg_475 <= stream_acc_port_data_3[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_476
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_476
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:176:19
    
    always @(posedge clk)
      begin : drive_s_reg_476
        if (rst == 1'b0) 
          begin
            s_reg_476 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP858
                            // at: streamer_handler.cc:176:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:176:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_476 <= stream_acc_port_data_4[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_477
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_477
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:176:19
    
    always @(posedge clk)
      begin : drive_s_reg_477
        if (rst == 1'b0) 
          begin
            s_reg_477 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP870
                            // at: streamer_handler.cc:176:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:176:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_477 <= stream_acc_port_data_4[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_478
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_478
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:176:19
    
    always @(posedge clk)
      begin : drive_s_reg_478
        if (rst == 1'b0) 
          begin
            s_reg_478 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP882
                            // at: streamer_handler.cc:176:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:176:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_478 <= stream_acc_port_data_4[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_479
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_479
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:176:19
    
    always @(posedge clk)
      begin : drive_s_reg_479
        if (rst == 1'b0) 
          begin
            s_reg_479 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP894
                            // at: streamer_handler.cc:176:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:176:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_479 <= stream_acc_port_data_4[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_480
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_480
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:176:19
    
    always @(posedge clk)
      begin : drive_s_reg_480
        if (rst == 1'b0) 
          begin
            s_reg_480 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP906
                            // at: streamer_handler.cc:176:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:176:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_480 <= stream_acc_port_data_4[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_481
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_481
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:176:19
    
    always @(posedge clk)
      begin : drive_s_reg_481
        if (rst == 1'b0) 
          begin
            s_reg_481 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP918
                            // at: streamer_handler.cc:176:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:176:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_481 <= stream_acc_port_data_4[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_482
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_482
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:176:19
    
    always @(posedge clk)
      begin : drive_s_reg_482
        if (rst == 1'b0) 
          begin
            s_reg_482 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP930
                            // at: streamer_handler.cc:176:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:176:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_482 <= stream_acc_port_data_4[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_483
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_483
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:176:19
    
    always @(posedge clk)
      begin : drive_s_reg_483
        if (rst == 1'b0) 
          begin
            s_reg_483 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP942
                            // at: streamer_handler.cc:176:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:176:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_483 <= stream_acc_port_data_4[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_484
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_484
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:176:19
    
    always @(posedge clk)
      begin : drive_s_reg_484
        if (rst == 1'b0) 
          begin
            s_reg_484 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP954
                            // at: streamer_handler.cc:176:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:176:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_484 <= stream_acc_port_data_4[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_485
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_485
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:176:19
    
    always @(posedge clk)
      begin : drive_s_reg_485
        if (rst == 1'b0) 
          begin
            s_reg_485 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP966
                            // at: streamer_handler.cc:176:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:176:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_485 <= stream_acc_port_data_4[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_486
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_486
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:176:19
    
    always @(posedge clk)
      begin : drive_s_reg_486
        if (rst == 1'b0) 
          begin
            s_reg_486 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP978
                            // at: streamer_handler.cc:176:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:176:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_486 <= stream_acc_port_data_4[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_487
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_487
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:176:19
    
    always @(posedge clk)
      begin : drive_s_reg_487
        if (rst == 1'b0) 
          begin
            s_reg_487 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP990
                            // at: streamer_handler.cc:176:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:176:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_487 <= stream_acc_port_data_4[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_488
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_488
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:176:19
    
    always @(posedge clk)
      begin : drive_s_reg_488
        if (rst == 1'b0) 
          begin
            s_reg_488 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1002
                            // at: streamer_handler.cc:176:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:176:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_488 <= stream_acc_port_data_4[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_489
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_489
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:176:19
    
    always @(posedge clk)
      begin : drive_s_reg_489
        if (rst == 1'b0) 
          begin
            s_reg_489 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1014
                            // at: streamer_handler.cc:176:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:176:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_489 <= stream_acc_port_data_4[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_490
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_490
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:176:19
    
    always @(posedge clk)
      begin : drive_s_reg_490
        if (rst == 1'b0) 
          begin
            s_reg_490 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1026
                            // at: streamer_handler.cc:176:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:176:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_490 <= stream_acc_port_data_4[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_491
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_491
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:176:19
    
    always @(posedge clk)
      begin : drive_s_reg_491
        if (rst == 1'b0) 
          begin
            s_reg_491 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1038
                            // at: streamer_handler.cc:176:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:176:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_491 <= stream_acc_port_data_4[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_492
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_492
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:177:19
    
    always @(posedge clk)
      begin : drive_s_reg_492
        if (rst == 1'b0) 
          begin
            s_reg_492 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP859
                            // at: streamer_handler.cc:177:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:177:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_492 <= stream_acc_port_data_5[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_493
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_493
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:177:19
    
    always @(posedge clk)
      begin : drive_s_reg_493
        if (rst == 1'b0) 
          begin
            s_reg_493 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP871
                            // at: streamer_handler.cc:177:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:177:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_493 <= stream_acc_port_data_5[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_494
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_494
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:177:19
    
    always @(posedge clk)
      begin : drive_s_reg_494
        if (rst == 1'b0) 
          begin
            s_reg_494 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP883
                            // at: streamer_handler.cc:177:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:177:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_494 <= stream_acc_port_data_5[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_495
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_495
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:177:19
    
    always @(posedge clk)
      begin : drive_s_reg_495
        if (rst == 1'b0) 
          begin
            s_reg_495 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP895
                            // at: streamer_handler.cc:177:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:177:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_495 <= stream_acc_port_data_5[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_496
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_496
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:177:19
    
    always @(posedge clk)
      begin : drive_s_reg_496
        if (rst == 1'b0) 
          begin
            s_reg_496 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP907
                            // at: streamer_handler.cc:177:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:177:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_496 <= stream_acc_port_data_5[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_497
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_497
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:177:19
    
    always @(posedge clk)
      begin : drive_s_reg_497
        if (rst == 1'b0) 
          begin
            s_reg_497 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP919
                            // at: streamer_handler.cc:177:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:177:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_497 <= stream_acc_port_data_5[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_498
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_498
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:177:19
    
    always @(posedge clk)
      begin : drive_s_reg_498
        if (rst == 1'b0) 
          begin
            s_reg_498 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP931
                            // at: streamer_handler.cc:177:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:177:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_498 <= stream_acc_port_data_5[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_499
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_499
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:177:19
    
    always @(posedge clk)
      begin : drive_s_reg_499
        if (rst == 1'b0) 
          begin
            s_reg_499 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP943
                            // at: streamer_handler.cc:177:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:177:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_499 <= stream_acc_port_data_5[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_500
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_500
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:177:19
    
    always @(posedge clk)
      begin : drive_s_reg_500
        if (rst == 1'b0) 
          begin
            s_reg_500 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP955
                            // at: streamer_handler.cc:177:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:177:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_500 <= stream_acc_port_data_5[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_501
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_501
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:177:19
    
    always @(posedge clk)
      begin : drive_s_reg_501
        if (rst == 1'b0) 
          begin
            s_reg_501 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP967
                            // at: streamer_handler.cc:177:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:177:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_501 <= stream_acc_port_data_5[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_502
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_502
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:177:19
    
    always @(posedge clk)
      begin : drive_s_reg_502
        if (rst == 1'b0) 
          begin
            s_reg_502 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP979
                            // at: streamer_handler.cc:177:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:177:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_502 <= stream_acc_port_data_5[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_503
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_503
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:177:19
    
    always @(posedge clk)
      begin : drive_s_reg_503
        if (rst == 1'b0) 
          begin
            s_reg_503 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP991
                            // at: streamer_handler.cc:177:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:177:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_503 <= stream_acc_port_data_5[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_504
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_504
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:177:19
    
    always @(posedge clk)
      begin : drive_s_reg_504
        if (rst == 1'b0) 
          begin
            s_reg_504 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1003
                            // at: streamer_handler.cc:177:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:177:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_504 <= stream_acc_port_data_5[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_505
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_505
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:177:19
    
    always @(posedge clk)
      begin : drive_s_reg_505
        if (rst == 1'b0) 
          begin
            s_reg_505 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1015
                            // at: streamer_handler.cc:177:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:177:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_505 <= stream_acc_port_data_5[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_506
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_506
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:177:19
    
    always @(posedge clk)
      begin : drive_s_reg_506
        if (rst == 1'b0) 
          begin
            s_reg_506 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1027
                            // at: streamer_handler.cc:177:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:177:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_506 <= stream_acc_port_data_5[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_507
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_507
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:177:19
    
    always @(posedge clk)
      begin : drive_s_reg_507
        if (rst == 1'b0) 
          begin
            s_reg_507 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1039
                            // at: streamer_handler.cc:177:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:177:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_507 <= stream_acc_port_data_5[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_508
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_508
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:178:19
    
    always @(posedge clk)
      begin : drive_s_reg_508
        if (rst == 1'b0) 
          begin
            s_reg_508 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP860
                            // at: streamer_handler.cc:178:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:178:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_508 <= stream_acc_port_data_6[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_509
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_509
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:178:19
    
    always @(posedge clk)
      begin : drive_s_reg_509
        if (rst == 1'b0) 
          begin
            s_reg_509 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP872
                            // at: streamer_handler.cc:178:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:178:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_509 <= stream_acc_port_data_6[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_510
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_510
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:178:19
    
    always @(posedge clk)
      begin : drive_s_reg_510
        if (rst == 1'b0) 
          begin
            s_reg_510 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP884
                            // at: streamer_handler.cc:178:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:178:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_510 <= stream_acc_port_data_6[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_511
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_511
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:178:19
    
    always @(posedge clk)
      begin : drive_s_reg_511
        if (rst == 1'b0) 
          begin
            s_reg_511 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP896
                            // at: streamer_handler.cc:178:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:178:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_511 <= stream_acc_port_data_6[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_512
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_512
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:178:19
    
    always @(posedge clk)
      begin : drive_s_reg_512
        if (rst == 1'b0) 
          begin
            s_reg_512 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP908
                            // at: streamer_handler.cc:178:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:178:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_512 <= stream_acc_port_data_6[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_513
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_513
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:178:19
    
    always @(posedge clk)
      begin : drive_s_reg_513
        if (rst == 1'b0) 
          begin
            s_reg_513 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP920
                            // at: streamer_handler.cc:178:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:178:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_513 <= stream_acc_port_data_6[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_514
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_514
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:178:19
    
    always @(posedge clk)
      begin : drive_s_reg_514
        if (rst == 1'b0) 
          begin
            s_reg_514 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP932
                            // at: streamer_handler.cc:178:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:178:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_514 <= stream_acc_port_data_6[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_515
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_515
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:178:19
    
    always @(posedge clk)
      begin : drive_s_reg_515
        if (rst == 1'b0) 
          begin
            s_reg_515 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP944
                            // at: streamer_handler.cc:178:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:178:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_515 <= stream_acc_port_data_6[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_516
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_516
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:178:19
    
    always @(posedge clk)
      begin : drive_s_reg_516
        if (rst == 1'b0) 
          begin
            s_reg_516 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP956
                            // at: streamer_handler.cc:178:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:178:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_516 <= stream_acc_port_data_6[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_517
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_517
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:178:19
    
    always @(posedge clk)
      begin : drive_s_reg_517
        if (rst == 1'b0) 
          begin
            s_reg_517 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP968
                            // at: streamer_handler.cc:178:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:178:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_517 <= stream_acc_port_data_6[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_518
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_518
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:178:19
    
    always @(posedge clk)
      begin : drive_s_reg_518
        if (rst == 1'b0) 
          begin
            s_reg_518 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP980
                            // at: streamer_handler.cc:178:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:178:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_518 <= stream_acc_port_data_6[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_519
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_519
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:178:19
    
    always @(posedge clk)
      begin : drive_s_reg_519
        if (rst == 1'b0) 
          begin
            s_reg_519 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP992
                            // at: streamer_handler.cc:178:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:178:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_519 <= stream_acc_port_data_6[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_520
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_520
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:178:19
    
    always @(posedge clk)
      begin : drive_s_reg_520
        if (rst == 1'b0) 
          begin
            s_reg_520 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1004
                            // at: streamer_handler.cc:178:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:178:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_520 <= stream_acc_port_data_6[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_521
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_521
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:178:19
    
    always @(posedge clk)
      begin : drive_s_reg_521
        if (rst == 1'b0) 
          begin
            s_reg_521 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1016
                            // at: streamer_handler.cc:178:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:178:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_521 <= stream_acc_port_data_6[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_522
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_522
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:178:19
    
    always @(posedge clk)
      begin : drive_s_reg_522
        if (rst == 1'b0) 
          begin
            s_reg_522 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1028
                            // at: streamer_handler.cc:178:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:178:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_522 <= stream_acc_port_data_6[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_523
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_523
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:178:19
    
    always @(posedge clk)
      begin : drive_s_reg_523
        if (rst == 1'b0) 
          begin
            s_reg_523 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1040
                            // at: streamer_handler.cc:178:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:178:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_523 <= stream_acc_port_data_6[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_524
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_524
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:179:19
    
    always @(posedge clk)
      begin : drive_s_reg_524
        if (rst == 1'b0) 
          begin
            s_reg_524 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP861
                            // at: streamer_handler.cc:179:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:179:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_524 <= stream_acc_port_data_7[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_525
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_525
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:179:19
    
    always @(posedge clk)
      begin : drive_s_reg_525
        if (rst == 1'b0) 
          begin
            s_reg_525 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP873
                            // at: streamer_handler.cc:179:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:179:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_525 <= stream_acc_port_data_7[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_526
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_526
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:179:19
    
    always @(posedge clk)
      begin : drive_s_reg_526
        if (rst == 1'b0) 
          begin
            s_reg_526 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP885
                            // at: streamer_handler.cc:179:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:179:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_526 <= stream_acc_port_data_7[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_527
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_527
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:179:19
    
    always @(posedge clk)
      begin : drive_s_reg_527
        if (rst == 1'b0) 
          begin
            s_reg_527 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP897
                            // at: streamer_handler.cc:179:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:179:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_527 <= stream_acc_port_data_7[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_528
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_528
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:179:19
    
    always @(posedge clk)
      begin : drive_s_reg_528
        if (rst == 1'b0) 
          begin
            s_reg_528 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP909
                            // at: streamer_handler.cc:179:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:179:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_528 <= stream_acc_port_data_7[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_529
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_529
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:179:19
    
    always @(posedge clk)
      begin : drive_s_reg_529
        if (rst == 1'b0) 
          begin
            s_reg_529 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP921
                            // at: streamer_handler.cc:179:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:179:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_529 <= stream_acc_port_data_7[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_530
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_530
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:179:19
    
    always @(posedge clk)
      begin : drive_s_reg_530
        if (rst == 1'b0) 
          begin
            s_reg_530 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP933
                            // at: streamer_handler.cc:179:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:179:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_530 <= stream_acc_port_data_7[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_531
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_531
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:179:19
    
    always @(posedge clk)
      begin : drive_s_reg_531
        if (rst == 1'b0) 
          begin
            s_reg_531 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP945
                            // at: streamer_handler.cc:179:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:179:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_531 <= stream_acc_port_data_7[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_532
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_532
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:179:19
    
    always @(posedge clk)
      begin : drive_s_reg_532
        if (rst == 1'b0) 
          begin
            s_reg_532 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP957
                            // at: streamer_handler.cc:179:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:179:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_532 <= stream_acc_port_data_7[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_533
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_533
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:179:19
    
    always @(posedge clk)
      begin : drive_s_reg_533
        if (rst == 1'b0) 
          begin
            s_reg_533 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP969
                            // at: streamer_handler.cc:179:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:179:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_533 <= stream_acc_port_data_7[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_534
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_534
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:179:19
    
    always @(posedge clk)
      begin : drive_s_reg_534
        if (rst == 1'b0) 
          begin
            s_reg_534 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP981
                            // at: streamer_handler.cc:179:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:179:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_534 <= stream_acc_port_data_7[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_535
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_535
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:179:19
    
    always @(posedge clk)
      begin : drive_s_reg_535
        if (rst == 1'b0) 
          begin
            s_reg_535 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP993
                            // at: streamer_handler.cc:179:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:179:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_535 <= stream_acc_port_data_7[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_536
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_536
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:179:19
    
    always @(posedge clk)
      begin : drive_s_reg_536
        if (rst == 1'b0) 
          begin
            s_reg_536 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1005
                            // at: streamer_handler.cc:179:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:179:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_536 <= stream_acc_port_data_7[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_537
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_537
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:179:19
    
    always @(posedge clk)
      begin : drive_s_reg_537
        if (rst == 1'b0) 
          begin
            s_reg_537 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1017
                            // at: streamer_handler.cc:179:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:179:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_537 <= stream_acc_port_data_7[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_538
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_538
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:179:19
    
    always @(posedge clk)
      begin : drive_s_reg_538
        if (rst == 1'b0) 
          begin
            s_reg_538 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1029
                            // at: streamer_handler.cc:179:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:179:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_538 <= stream_acc_port_data_7[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_539
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_539
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:179:19
    
    always @(posedge clk)
      begin : drive_s_reg_539
        if (rst == 1'b0) 
          begin
            s_reg_539 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1041
                            // at: streamer_handler.cc:179:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:179:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_539 <= stream_acc_port_data_7[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_540
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_540
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:181:19
    
    always @(posedge clk)
      begin : drive_s_reg_540
        if (rst == 1'b0) 
          begin
            s_reg_540 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP862
                            // at: streamer_handler.cc:181:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:181:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_540 <= stream_acc_port_data_8[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_541
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_541
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:181:19
    
    always @(posedge clk)
      begin : drive_s_reg_541
        if (rst == 1'b0) 
          begin
            s_reg_541 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP874
                            // at: streamer_handler.cc:181:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:181:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_541 <= stream_acc_port_data_8[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_542
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_542
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:181:19
    
    always @(posedge clk)
      begin : drive_s_reg_542
        if (rst == 1'b0) 
          begin
            s_reg_542 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP886
                            // at: streamer_handler.cc:181:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:181:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_542 <= stream_acc_port_data_8[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_543
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_543
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:181:19
    
    always @(posedge clk)
      begin : drive_s_reg_543
        if (rst == 1'b0) 
          begin
            s_reg_543 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP898
                            // at: streamer_handler.cc:181:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:181:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_543 <= stream_acc_port_data_8[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_544
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_544
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:181:19
    
    always @(posedge clk)
      begin : drive_s_reg_544
        if (rst == 1'b0) 
          begin
            s_reg_544 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP910
                            // at: streamer_handler.cc:181:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:181:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_544 <= stream_acc_port_data_8[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_545
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_545
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:181:19
    
    always @(posedge clk)
      begin : drive_s_reg_545
        if (rst == 1'b0) 
          begin
            s_reg_545 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP922
                            // at: streamer_handler.cc:181:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:181:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_545 <= stream_acc_port_data_8[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_546
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_546
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:181:19
    
    always @(posedge clk)
      begin : drive_s_reg_546
        if (rst == 1'b0) 
          begin
            s_reg_546 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP934
                            // at: streamer_handler.cc:181:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:181:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_546 <= stream_acc_port_data_8[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_547
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_547
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:181:19
    
    always @(posedge clk)
      begin : drive_s_reg_547
        if (rst == 1'b0) 
          begin
            s_reg_547 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP946
                            // at: streamer_handler.cc:181:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:181:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_547 <= stream_acc_port_data_8[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_548
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_548
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:181:19
    
    always @(posedge clk)
      begin : drive_s_reg_548
        if (rst == 1'b0) 
          begin
            s_reg_548 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP958
                            // at: streamer_handler.cc:181:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:181:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_548 <= stream_acc_port_data_8[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_549
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_549
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:181:19
    
    always @(posedge clk)
      begin : drive_s_reg_549
        if (rst == 1'b0) 
          begin
            s_reg_549 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP970
                            // at: streamer_handler.cc:181:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:181:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_549 <= stream_acc_port_data_8[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_550
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_550
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:181:19
    
    always @(posedge clk)
      begin : drive_s_reg_550
        if (rst == 1'b0) 
          begin
            s_reg_550 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP982
                            // at: streamer_handler.cc:181:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:181:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_550 <= stream_acc_port_data_8[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_551
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_551
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:181:19
    
    always @(posedge clk)
      begin : drive_s_reg_551
        if (rst == 1'b0) 
          begin
            s_reg_551 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP994
                            // at: streamer_handler.cc:181:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:181:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_551 <= stream_acc_port_data_8[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_552
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_552
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:181:19
    
    always @(posedge clk)
      begin : drive_s_reg_552
        if (rst == 1'b0) 
          begin
            s_reg_552 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1006
                            // at: streamer_handler.cc:181:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:181:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_552 <= stream_acc_port_data_8[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_553
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_553
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:181:19
    
    always @(posedge clk)
      begin : drive_s_reg_553
        if (rst == 1'b0) 
          begin
            s_reg_553 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1018
                            // at: streamer_handler.cc:181:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:181:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_553 <= stream_acc_port_data_8[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_554
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_554
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:181:19
    
    always @(posedge clk)
      begin : drive_s_reg_554
        if (rst == 1'b0) 
          begin
            s_reg_554 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1030
                            // at: streamer_handler.cc:181:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:181:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_554 <= stream_acc_port_data_8[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_555
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_555
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:181:19
    
    always @(posedge clk)
      begin : drive_s_reg_555
        if (rst == 1'b0) 
          begin
            s_reg_555 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1042
                            // at: streamer_handler.cc:181:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:181:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_555 <= stream_acc_port_data_8[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_556
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_556
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:182:19
    
    always @(posedge clk)
      begin : drive_s_reg_556
        if (rst == 1'b0) 
          begin
            s_reg_556 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP863
                            // at: streamer_handler.cc:182:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:182:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_556 <= stream_acc_port_data_9[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_557
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_557
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:182:19
    
    always @(posedge clk)
      begin : drive_s_reg_557
        if (rst == 1'b0) 
          begin
            s_reg_557 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP875
                            // at: streamer_handler.cc:182:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:182:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_557 <= stream_acc_port_data_9[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_558
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_558
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:182:19
    
    always @(posedge clk)
      begin : drive_s_reg_558
        if (rst == 1'b0) 
          begin
            s_reg_558 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP887
                            // at: streamer_handler.cc:182:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:182:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_558 <= stream_acc_port_data_9[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_559
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_559
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:182:19
    
    always @(posedge clk)
      begin : drive_s_reg_559
        if (rst == 1'b0) 
          begin
            s_reg_559 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP899
                            // at: streamer_handler.cc:182:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:182:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_559 <= stream_acc_port_data_9[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_560
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_560
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:182:19
    
    always @(posedge clk)
      begin : drive_s_reg_560
        if (rst == 1'b0) 
          begin
            s_reg_560 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP911
                            // at: streamer_handler.cc:182:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:182:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_560 <= stream_acc_port_data_9[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_561
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_561
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:182:19
    
    always @(posedge clk)
      begin : drive_s_reg_561
        if (rst == 1'b0) 
          begin
            s_reg_561 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP923
                            // at: streamer_handler.cc:182:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:182:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_561 <= stream_acc_port_data_9[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_562
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_562
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:182:19
    
    always @(posedge clk)
      begin : drive_s_reg_562
        if (rst == 1'b0) 
          begin
            s_reg_562 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP935
                            // at: streamer_handler.cc:182:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:182:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_562 <= stream_acc_port_data_9[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_563
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_563
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:182:19
    
    always @(posedge clk)
      begin : drive_s_reg_563
        if (rst == 1'b0) 
          begin
            s_reg_563 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP947
                            // at: streamer_handler.cc:182:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:182:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_563 <= stream_acc_port_data_9[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_564
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_564
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:182:19
    
    always @(posedge clk)
      begin : drive_s_reg_564
        if (rst == 1'b0) 
          begin
            s_reg_564 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP959
                            // at: streamer_handler.cc:182:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:182:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_564 <= stream_acc_port_data_9[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_565
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_565
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:182:19
    
    always @(posedge clk)
      begin : drive_s_reg_565
        if (rst == 1'b0) 
          begin
            s_reg_565 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP971
                            // at: streamer_handler.cc:182:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:182:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_565 <= stream_acc_port_data_9[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_566
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_566
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:182:19
    
    always @(posedge clk)
      begin : drive_s_reg_566
        if (rst == 1'b0) 
          begin
            s_reg_566 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP983
                            // at: streamer_handler.cc:182:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:182:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_566 <= stream_acc_port_data_9[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_567
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_567
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:182:19
    
    always @(posedge clk)
      begin : drive_s_reg_567
        if (rst == 1'b0) 
          begin
            s_reg_567 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP995
                            // at: streamer_handler.cc:182:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:182:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_567 <= stream_acc_port_data_9[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_568
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_568
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:182:19
    
    always @(posedge clk)
      begin : drive_s_reg_568
        if (rst == 1'b0) 
          begin
            s_reg_568 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1007
                            // at: streamer_handler.cc:182:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:182:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_568 <= stream_acc_port_data_9[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_569
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_569
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:182:19
    
    always @(posedge clk)
      begin : drive_s_reg_569
        if (rst == 1'b0) 
          begin
            s_reg_569 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1019
                            // at: streamer_handler.cc:182:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:182:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_569 <= stream_acc_port_data_9[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_570
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_570
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:182:19
    
    always @(posedge clk)
      begin : drive_s_reg_570
        if (rst == 1'b0) 
          begin
            s_reg_570 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1031
                            // at: streamer_handler.cc:182:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:182:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_570 <= stream_acc_port_data_9[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_571
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_571
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:182:19
    
    always @(posedge clk)
      begin : drive_s_reg_571
        if (rst == 1'b0) 
          begin
            s_reg_571 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1043
                            // at: streamer_handler.cc:182:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:182:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_571 <= stream_acc_port_data_9[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_572
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_572
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:183:19
    
    always @(posedge clk)
      begin : drive_s_reg_572
        if (rst == 1'b0) 
          begin
            s_reg_572 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP864
                            // at: streamer_handler.cc:183:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:183:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_572 <= stream_acc_port_data_10[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_573
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_573
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:183:19
    
    always @(posedge clk)
      begin : drive_s_reg_573
        if (rst == 1'b0) 
          begin
            s_reg_573 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP876
                            // at: streamer_handler.cc:183:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:183:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_573 <= stream_acc_port_data_10[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_574
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_574
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:183:19
    
    always @(posedge clk)
      begin : drive_s_reg_574
        if (rst == 1'b0) 
          begin
            s_reg_574 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP888
                            // at: streamer_handler.cc:183:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:183:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_574 <= stream_acc_port_data_10[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_575
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_575
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:183:19
    
    always @(posedge clk)
      begin : drive_s_reg_575
        if (rst == 1'b0) 
          begin
            s_reg_575 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP900
                            // at: streamer_handler.cc:183:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:183:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_575 <= stream_acc_port_data_10[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_576
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_576
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:183:19
    
    always @(posedge clk)
      begin : drive_s_reg_576
        if (rst == 1'b0) 
          begin
            s_reg_576 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP912
                            // at: streamer_handler.cc:183:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:183:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_576 <= stream_acc_port_data_10[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_577
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_577
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:183:19
    
    always @(posedge clk)
      begin : drive_s_reg_577
        if (rst == 1'b0) 
          begin
            s_reg_577 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP924
                            // at: streamer_handler.cc:183:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:183:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_577 <= stream_acc_port_data_10[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_578
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_578
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:183:19
    
    always @(posedge clk)
      begin : drive_s_reg_578
        if (rst == 1'b0) 
          begin
            s_reg_578 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP936
                            // at: streamer_handler.cc:183:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:183:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_578 <= stream_acc_port_data_10[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_579
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_579
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:183:19
    
    always @(posedge clk)
      begin : drive_s_reg_579
        if (rst == 1'b0) 
          begin
            s_reg_579 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP948
                            // at: streamer_handler.cc:183:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:183:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_579 <= stream_acc_port_data_10[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_580
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_580
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:183:19
    
    always @(posedge clk)
      begin : drive_s_reg_580
        if (rst == 1'b0) 
          begin
            s_reg_580 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP960
                            // at: streamer_handler.cc:183:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:183:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_580 <= stream_acc_port_data_10[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_581
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_581
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:183:19
    
    always @(posedge clk)
      begin : drive_s_reg_581
        if (rst == 1'b0) 
          begin
            s_reg_581 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP972
                            // at: streamer_handler.cc:183:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:183:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_581 <= stream_acc_port_data_10[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_582
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_582
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:183:19
    
    always @(posedge clk)
      begin : drive_s_reg_582
        if (rst == 1'b0) 
          begin
            s_reg_582 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP984
                            // at: streamer_handler.cc:183:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:183:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_582 <= stream_acc_port_data_10[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_583
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_583
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:183:19
    
    always @(posedge clk)
      begin : drive_s_reg_583
        if (rst == 1'b0) 
          begin
            s_reg_583 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP996
                            // at: streamer_handler.cc:183:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:183:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_583 <= stream_acc_port_data_10[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_584
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_584
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:183:19
    
    always @(posedge clk)
      begin : drive_s_reg_584
        if (rst == 1'b0) 
          begin
            s_reg_584 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1008
                            // at: streamer_handler.cc:183:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:183:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_584 <= stream_acc_port_data_10[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_585
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_585
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:183:19
    
    always @(posedge clk)
      begin : drive_s_reg_585
        if (rst == 1'b0) 
          begin
            s_reg_585 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1020
                            // at: streamer_handler.cc:183:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:183:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_585 <= stream_acc_port_data_10[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_586
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_586
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:183:19
    
    always @(posedge clk)
      begin : drive_s_reg_586
        if (rst == 1'b0) 
          begin
            s_reg_586 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1032
                            // at: streamer_handler.cc:183:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:183:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_586 <= stream_acc_port_data_10[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_587
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_587
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:183:19
    
    always @(posedge clk)
      begin : drive_s_reg_587
        if (rst == 1'b0) 
          begin
            s_reg_587 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1044
                            // at: streamer_handler.cc:183:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:183:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_587 <= stream_acc_port_data_10[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_588
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_588
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:184:19
    
    always @(posedge clk)
      begin : drive_s_reg_588
        if (rst == 1'b0) 
          begin
            s_reg_588 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP865
                            // at: streamer_handler.cc:184:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:184:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_588 <= stream_acc_port_data_11[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_589
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_589
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:184:19
    
    always @(posedge clk)
      begin : drive_s_reg_589
        if (rst == 1'b0) 
          begin
            s_reg_589 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP877
                            // at: streamer_handler.cc:184:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:184:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_589 <= stream_acc_port_data_11[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_590
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_590
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:184:19
    
    always @(posedge clk)
      begin : drive_s_reg_590
        if (rst == 1'b0) 
          begin
            s_reg_590 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP889
                            // at: streamer_handler.cc:184:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:184:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_590 <= stream_acc_port_data_11[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_591
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_591
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:184:19
    
    always @(posedge clk)
      begin : drive_s_reg_591
        if (rst == 1'b0) 
          begin
            s_reg_591 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP901
                            // at: streamer_handler.cc:184:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:184:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_591 <= stream_acc_port_data_11[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_592
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_592
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:184:19
    
    always @(posedge clk)
      begin : drive_s_reg_592
        if (rst == 1'b0) 
          begin
            s_reg_592 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP913
                            // at: streamer_handler.cc:184:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:184:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_592 <= stream_acc_port_data_11[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_593
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_593
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:184:19
    
    always @(posedge clk)
      begin : drive_s_reg_593
        if (rst == 1'b0) 
          begin
            s_reg_593 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP925
                            // at: streamer_handler.cc:184:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:184:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_593 <= stream_acc_port_data_11[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_594
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_594
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:184:19
    
    always @(posedge clk)
      begin : drive_s_reg_594
        if (rst == 1'b0) 
          begin
            s_reg_594 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP937
                            // at: streamer_handler.cc:184:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:184:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_594 <= stream_acc_port_data_11[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_595
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_595
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:184:19
    
    always @(posedge clk)
      begin : drive_s_reg_595
        if (rst == 1'b0) 
          begin
            s_reg_595 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP949
                            // at: streamer_handler.cc:184:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:184:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_595 <= stream_acc_port_data_11[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_596
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_596
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:184:19
    
    always @(posedge clk)
      begin : drive_s_reg_596
        if (rst == 1'b0) 
          begin
            s_reg_596 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP961
                            // at: streamer_handler.cc:184:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:184:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_596 <= stream_acc_port_data_11[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_597
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_597
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:184:19
    
    always @(posedge clk)
      begin : drive_s_reg_597
        if (rst == 1'b0) 
          begin
            s_reg_597 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP973
                            // at: streamer_handler.cc:184:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:184:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_597 <= stream_acc_port_data_11[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_598
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_598
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:184:19
    
    always @(posedge clk)
      begin : drive_s_reg_598
        if (rst == 1'b0) 
          begin
            s_reg_598 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP985
                            // at: streamer_handler.cc:184:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:184:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_598 <= stream_acc_port_data_11[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_599
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_599
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:184:19
    
    always @(posedge clk)
      begin : drive_s_reg_599
        if (rst == 1'b0) 
          begin
            s_reg_599 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP997
                            // at: streamer_handler.cc:184:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:184:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_599 <= stream_acc_port_data_11[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_600
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_600
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:184:19
    
    always @(posedge clk)
      begin : drive_s_reg_600
        if (rst == 1'b0) 
          begin
            s_reg_600 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1009
                            // at: streamer_handler.cc:184:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:184:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_600 <= stream_acc_port_data_11[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_601
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_601
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:184:19
    
    always @(posedge clk)
      begin : drive_s_reg_601
        if (rst == 1'b0) 
          begin
            s_reg_601 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1021
                            // at: streamer_handler.cc:184:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:184:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_601 <= stream_acc_port_data_11[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_602
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_602
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:184:19
    
    always @(posedge clk)
      begin : drive_s_reg_602
        if (rst == 1'b0) 
          begin
            s_reg_602 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1033
                            // at: streamer_handler.cc:184:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:184:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_602 <= stream_acc_port_data_11[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_603
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_603
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:184:19
    
    always @(posedge clk)
      begin : drive_s_reg_603
        if (rst == 1'b0) 
          begin
            s_reg_603 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1045
                            // at: streamer_handler.cc:184:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:184:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_603 <= stream_acc_port_data_11[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_604
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_604
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:186:19
    
    always @(posedge clk)
      begin : drive_s_reg_604
        if (rst == 1'b0) 
          begin
            s_reg_604 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP866
                            // at: streamer_handler.cc:186:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:186:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_604 <= stream_acc_port_data_12[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_605
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_605
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:186:19
    
    always @(posedge clk)
      begin : drive_s_reg_605
        if (rst == 1'b0) 
          begin
            s_reg_605 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP878
                            // at: streamer_handler.cc:186:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:186:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_605 <= stream_acc_port_data_12[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_606
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_606
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:186:19
    
    always @(posedge clk)
      begin : drive_s_reg_606
        if (rst == 1'b0) 
          begin
            s_reg_606 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP890
                            // at: streamer_handler.cc:186:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:186:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_606 <= stream_acc_port_data_12[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_607
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_607
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:186:19
    
    always @(posedge clk)
      begin : drive_s_reg_607
        if (rst == 1'b0) 
          begin
            s_reg_607 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP902
                            // at: streamer_handler.cc:186:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:186:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_607 <= stream_acc_port_data_12[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_608
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_608
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:186:19
    
    always @(posedge clk)
      begin : drive_s_reg_608
        if (rst == 1'b0) 
          begin
            s_reg_608 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP914
                            // at: streamer_handler.cc:186:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:186:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_608 <= stream_acc_port_data_12[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_609
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_609
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:186:19
    
    always @(posedge clk)
      begin : drive_s_reg_609
        if (rst == 1'b0) 
          begin
            s_reg_609 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP926
                            // at: streamer_handler.cc:186:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:186:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_609 <= stream_acc_port_data_12[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_610
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_610
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:186:19
    
    always @(posedge clk)
      begin : drive_s_reg_610
        if (rst == 1'b0) 
          begin
            s_reg_610 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP938
                            // at: streamer_handler.cc:186:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:186:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_610 <= stream_acc_port_data_12[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_611
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_611
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:186:19
    
    always @(posedge clk)
      begin : drive_s_reg_611
        if (rst == 1'b0) 
          begin
            s_reg_611 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP950
                            // at: streamer_handler.cc:186:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:186:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_611 <= stream_acc_port_data_12[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_612
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_612
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:186:19
    
    always @(posedge clk)
      begin : drive_s_reg_612
        if (rst == 1'b0) 
          begin
            s_reg_612 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP962
                            // at: streamer_handler.cc:186:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:186:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_612 <= stream_acc_port_data_12[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_613
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_613
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:186:19
    
    always @(posedge clk)
      begin : drive_s_reg_613
        if (rst == 1'b0) 
          begin
            s_reg_613 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP974
                            // at: streamer_handler.cc:186:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:186:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_613 <= stream_acc_port_data_12[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_614
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_614
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:186:19
    
    always @(posedge clk)
      begin : drive_s_reg_614
        if (rst == 1'b0) 
          begin
            s_reg_614 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP986
                            // at: streamer_handler.cc:186:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:186:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_614 <= stream_acc_port_data_12[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_615
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_615
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:186:19
    
    always @(posedge clk)
      begin : drive_s_reg_615
        if (rst == 1'b0) 
          begin
            s_reg_615 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP998
                            // at: streamer_handler.cc:186:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:186:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_615 <= stream_acc_port_data_12[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_616
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_616
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:186:19
    
    always @(posedge clk)
      begin : drive_s_reg_616
        if (rst == 1'b0) 
          begin
            s_reg_616 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1010
                            // at: streamer_handler.cc:186:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:186:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_616 <= stream_acc_port_data_12[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_617
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_617
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:186:19
    
    always @(posedge clk)
      begin : drive_s_reg_617
        if (rst == 1'b0) 
          begin
            s_reg_617 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1022
                            // at: streamer_handler.cc:186:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:186:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_617 <= stream_acc_port_data_12[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_618
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_618
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:186:19
    
    always @(posedge clk)
      begin : drive_s_reg_618
        if (rst == 1'b0) 
          begin
            s_reg_618 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1034
                            // at: streamer_handler.cc:186:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:186:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_618 <= stream_acc_port_data_12[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_619
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_619
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:186:19
    
    always @(posedge clk)
      begin : drive_s_reg_619
        if (rst == 1'b0) 
          begin
            s_reg_619 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1046
                            // at: streamer_handler.cc:186:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:186:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_619 <= stream_acc_port_data_12[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_620
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_620
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:187:19
    
    always @(posedge clk)
      begin : drive_s_reg_620
        if (rst == 1'b0) 
          begin
            s_reg_620 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP867
                            // at: streamer_handler.cc:187:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:187:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_620 <= stream_acc_port_data_13[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_621
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_621
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:187:19
    
    always @(posedge clk)
      begin : drive_s_reg_621
        if (rst == 1'b0) 
          begin
            s_reg_621 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP879
                            // at: streamer_handler.cc:187:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:187:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_621 <= stream_acc_port_data_13[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_622
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_622
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:187:19
    
    always @(posedge clk)
      begin : drive_s_reg_622
        if (rst == 1'b0) 
          begin
            s_reg_622 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP891
                            // at: streamer_handler.cc:187:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:187:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_622 <= stream_acc_port_data_13[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_623
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_623
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:187:19
    
    always @(posedge clk)
      begin : drive_s_reg_623
        if (rst == 1'b0) 
          begin
            s_reg_623 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP903
                            // at: streamer_handler.cc:187:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:187:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_623 <= stream_acc_port_data_13[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_624
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_624
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:187:19
    
    always @(posedge clk)
      begin : drive_s_reg_624
        if (rst == 1'b0) 
          begin
            s_reg_624 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP915
                            // at: streamer_handler.cc:187:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:187:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_624 <= stream_acc_port_data_13[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_625
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_625
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:187:19
    
    always @(posedge clk)
      begin : drive_s_reg_625
        if (rst == 1'b0) 
          begin
            s_reg_625 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP927
                            // at: streamer_handler.cc:187:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:187:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_625 <= stream_acc_port_data_13[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_626
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_626
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:187:19
    
    always @(posedge clk)
      begin : drive_s_reg_626
        if (rst == 1'b0) 
          begin
            s_reg_626 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP939
                            // at: streamer_handler.cc:187:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:187:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_626 <= stream_acc_port_data_13[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_627
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_627
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:187:19
    
    always @(posedge clk)
      begin : drive_s_reg_627
        if (rst == 1'b0) 
          begin
            s_reg_627 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP951
                            // at: streamer_handler.cc:187:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:187:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_627 <= stream_acc_port_data_13[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_628
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_628
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:187:19
    
    always @(posedge clk)
      begin : drive_s_reg_628
        if (rst == 1'b0) 
          begin
            s_reg_628 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP963
                            // at: streamer_handler.cc:187:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:187:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_628 <= stream_acc_port_data_13[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_629
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_629
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:187:19
    
    always @(posedge clk)
      begin : drive_s_reg_629
        if (rst == 1'b0) 
          begin
            s_reg_629 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP975
                            // at: streamer_handler.cc:187:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:187:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_629 <= stream_acc_port_data_13[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_630
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_630
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:187:19
    
    always @(posedge clk)
      begin : drive_s_reg_630
        if (rst == 1'b0) 
          begin
            s_reg_630 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP987
                            // at: streamer_handler.cc:187:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:187:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_630 <= stream_acc_port_data_13[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_631
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_631
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:187:19
    
    always @(posedge clk)
      begin : drive_s_reg_631
        if (rst == 1'b0) 
          begin
            s_reg_631 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP999
                            // at: streamer_handler.cc:187:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:187:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_631 <= stream_acc_port_data_13[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_632
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_632
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:187:19
    
    always @(posedge clk)
      begin : drive_s_reg_632
        if (rst == 1'b0) 
          begin
            s_reg_632 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1011
                            // at: streamer_handler.cc:187:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:187:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_632 <= stream_acc_port_data_13[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_633
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_633
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:187:19
    
    always @(posedge clk)
      begin : drive_s_reg_633
        if (rst == 1'b0) 
          begin
            s_reg_633 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1023
                            // at: streamer_handler.cc:187:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:187:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_633 <= stream_acc_port_data_13[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_634
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_634
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:187:19
    
    always @(posedge clk)
      begin : drive_s_reg_634
        if (rst == 1'b0) 
          begin
            s_reg_634 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1035
                            // at: streamer_handler.cc:187:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:187:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_634 <= stream_acc_port_data_13[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_635
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_635
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:187:19
    
    always @(posedge clk)
      begin : drive_s_reg_635
        if (rst == 1'b0) 
          begin
            s_reg_635 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1047
                            // at: streamer_handler.cc:187:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:187:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_635 <= stream_acc_port_data_13[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_636
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_636
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:188:19
    
    always @(posedge clk)
      begin : drive_s_reg_636
        if (rst == 1'b0) 
          begin
            s_reg_636 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP868
                            // at: streamer_handler.cc:188:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:188:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_636 <= stream_acc_port_data_14[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_637
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_637
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:188:19
    
    always @(posedge clk)
      begin : drive_s_reg_637
        if (rst == 1'b0) 
          begin
            s_reg_637 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP880
                            // at: streamer_handler.cc:188:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:188:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_637 <= stream_acc_port_data_14[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_638
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_638
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:188:19
    
    always @(posedge clk)
      begin : drive_s_reg_638
        if (rst == 1'b0) 
          begin
            s_reg_638 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP892
                            // at: streamer_handler.cc:188:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:188:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_638 <= stream_acc_port_data_14[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_639
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_639
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:188:19
    
    always @(posedge clk)
      begin : drive_s_reg_639
        if (rst == 1'b0) 
          begin
            s_reg_639 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP904
                            // at: streamer_handler.cc:188:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:188:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_639 <= stream_acc_port_data_14[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_640
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_640
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:188:19
    
    always @(posedge clk)
      begin : drive_s_reg_640
        if (rst == 1'b0) 
          begin
            s_reg_640 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP916
                            // at: streamer_handler.cc:188:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:188:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_640 <= stream_acc_port_data_14[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_641
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_641
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:188:19
    
    always @(posedge clk)
      begin : drive_s_reg_641
        if (rst == 1'b0) 
          begin
            s_reg_641 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP928
                            // at: streamer_handler.cc:188:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:188:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_641 <= stream_acc_port_data_14[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_642
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_642
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:188:19
    
    always @(posedge clk)
      begin : drive_s_reg_642
        if (rst == 1'b0) 
          begin
            s_reg_642 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP940
                            // at: streamer_handler.cc:188:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:188:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_642 <= stream_acc_port_data_14[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_643
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_643
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:188:19
    
    always @(posedge clk)
      begin : drive_s_reg_643
        if (rst == 1'b0) 
          begin
            s_reg_643 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP952
                            // at: streamer_handler.cc:188:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:188:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_643 <= stream_acc_port_data_14[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_644
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_644
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:188:19
    
    always @(posedge clk)
      begin : drive_s_reg_644
        if (rst == 1'b0) 
          begin
            s_reg_644 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP964
                            // at: streamer_handler.cc:188:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:188:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_644 <= stream_acc_port_data_14[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_645
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_645
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:188:19
    
    always @(posedge clk)
      begin : drive_s_reg_645
        if (rst == 1'b0) 
          begin
            s_reg_645 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP976
                            // at: streamer_handler.cc:188:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:188:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_645 <= stream_acc_port_data_14[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_646
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_646
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:188:19
    
    always @(posedge clk)
      begin : drive_s_reg_646
        if (rst == 1'b0) 
          begin
            s_reg_646 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP988
                            // at: streamer_handler.cc:188:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:188:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_646 <= stream_acc_port_data_14[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_647
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_647
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:188:19
    
    always @(posedge clk)
      begin : drive_s_reg_647
        if (rst == 1'b0) 
          begin
            s_reg_647 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1000
                            // at: streamer_handler.cc:188:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:188:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_647 <= stream_acc_port_data_14[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_648
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_648
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:188:19
    
    always @(posedge clk)
      begin : drive_s_reg_648
        if (rst == 1'b0) 
          begin
            s_reg_648 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1012
                            // at: streamer_handler.cc:188:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:188:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_648 <= stream_acc_port_data_14[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_649
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_649
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:188:19
    
    always @(posedge clk)
      begin : drive_s_reg_649
        if (rst == 1'b0) 
          begin
            s_reg_649 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1024
                            // at: streamer_handler.cc:188:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:188:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_649 <= stream_acc_port_data_14[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_650
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_650
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:188:19
    
    always @(posedge clk)
      begin : drive_s_reg_650
        if (rst == 1'b0) 
          begin
            s_reg_650 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1036
                            // at: streamer_handler.cc:188:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:188:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_650 <= stream_acc_port_data_14[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_651
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_651
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:188:19
    
    always @(posedge clk)
      begin : drive_s_reg_651
        if (rst == 1'b0) 
          begin
            s_reg_651 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1048
                            // at: streamer_handler.cc:188:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:188:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_651 <= stream_acc_port_data_14[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_652
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_652
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:189:19
    
    always @(posedge clk)
      begin : drive_s_reg_652
        if (rst == 1'b0) 
          begin
            s_reg_652 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP869
                            // at: streamer_handler.cc:189:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:189:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_652 <= stream_acc_port_data_15[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_653
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_653
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:189:19
    
    always @(posedge clk)
      begin : drive_s_reg_653
        if (rst == 1'b0) 
          begin
            s_reg_653 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP881
                            // at: streamer_handler.cc:189:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:189:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_653 <= stream_acc_port_data_15[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_654
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_654
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:189:19
    
    always @(posedge clk)
      begin : drive_s_reg_654
        if (rst == 1'b0) 
          begin
            s_reg_654 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP893
                            // at: streamer_handler.cc:189:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:189:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_654 <= stream_acc_port_data_15[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_655
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_655
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:189:19
    
    always @(posedge clk)
      begin : drive_s_reg_655
        if (rst == 1'b0) 
          begin
            s_reg_655 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP905
                            // at: streamer_handler.cc:189:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:189:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_655 <= stream_acc_port_data_15[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_656
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_656
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:189:19
    
    always @(posedge clk)
      begin : drive_s_reg_656
        if (rst == 1'b0) 
          begin
            s_reg_656 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP917
                            // at: streamer_handler.cc:189:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:189:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_656 <= stream_acc_port_data_15[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_657
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_657
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:189:19
    
    always @(posedge clk)
      begin : drive_s_reg_657
        if (rst == 1'b0) 
          begin
            s_reg_657 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP929
                            // at: streamer_handler.cc:189:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:189:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_657 <= stream_acc_port_data_15[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_658
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_658
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:189:19
    
    always @(posedge clk)
      begin : drive_s_reg_658
        if (rst == 1'b0) 
          begin
            s_reg_658 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP941
                            // at: streamer_handler.cc:189:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:189:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_658 <= stream_acc_port_data_15[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_659
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_659
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:189:19
    
    always @(posedge clk)
      begin : drive_s_reg_659
        if (rst == 1'b0) 
          begin
            s_reg_659 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP953
                            // at: streamer_handler.cc:189:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:189:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_659 <= stream_acc_port_data_15[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_660
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_660
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:189:19
    
    always @(posedge clk)
      begin : drive_s_reg_660
        if (rst == 1'b0) 
          begin
            s_reg_660 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP965
                            // at: streamer_handler.cc:189:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:189:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_660 <= stream_acc_port_data_15[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_661
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_661
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:189:19
    
    always @(posedge clk)
      begin : drive_s_reg_661
        if (rst == 1'b0) 
          begin
            s_reg_661 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP977
                            // at: streamer_handler.cc:189:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:189:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_661 <= stream_acc_port_data_15[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_662
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_662
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:189:19
    
    always @(posedge clk)
      begin : drive_s_reg_662
        if (rst == 1'b0) 
          begin
            s_reg_662 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP989
                            // at: streamer_handler.cc:189:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:189:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_662 <= stream_acc_port_data_15[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_663
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_663
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:189:19
    
    always @(posedge clk)
      begin : drive_s_reg_663
        if (rst == 1'b0) 
          begin
            s_reg_663 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1001
                            // at: streamer_handler.cc:189:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:189:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_663 <= stream_acc_port_data_15[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_664
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_664
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:189:19
    
    always @(posedge clk)
      begin : drive_s_reg_664
        if (rst == 1'b0) 
          begin
            s_reg_664 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1013
                            // at: streamer_handler.cc:189:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:189:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_664 <= stream_acc_port_data_15[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_665
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_665
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:189:19
    
    always @(posedge clk)
      begin : drive_s_reg_665
        if (rst == 1'b0) 
          begin
            s_reg_665 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1025
                            // at: streamer_handler.cc:189:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:189:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_665 <= stream_acc_port_data_15[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_666
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_666
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:189:19
    
    always @(posedge clk)
      begin : drive_s_reg_666
        if (rst == 1'b0) 
          begin
            s_reg_666 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1037
                            // at: streamer_handler.cc:189:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:189:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_666 <= stream_acc_port_data_15[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_667
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_667
    // at: streamer_handler.cc:54:28
    // at: streamer_handler.cc:189:19
    
    always @(posedge clk)
      begin : drive_s_reg_667
        if (rst == 1'b0) 
          begin
            s_reg_667 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11, 6'd33: 
                      begin
                        if (stream_acc_port_valid) 
                          begin
                            // op:f_streamer_handler/OP1049
                            // at: streamer_handler.cc:189:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:189:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
                            s_reg_667 <= stream_acc_port_data_15[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Xor_1Ux1U_1U_4_1
    // Resource=streamer_handler_Xor_1Ux1U_1U_4, Function=xor : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:655:33
    assign streamer_handler_Xor_1Ux1U_1U_4_1_out1 = trig_hub_streamer_handler_slave_in_last_read ^ trig_hub_streamer_handler_slave_in_cur_write;
    
    // rtl_instance:streamer_handler/streamer_handler_Not_1U_1U_s_4_2
    // Resource=streamer_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:652:2
    assign streamer_handler_Not_1U_1U_s_4_2_out1 = !streamer_handler_Xor_1Ux1U_1U_4_1_out1;
    
    // rtl_process:streamer_handler/drive_streamer_handler_Add_7U_3_4_3_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_Add_7U_3_4_3_in1
    // at: streamer_handler.cc:147:59
    always @*
      begin : drive_streamer_handler_Add_7U_3_4_3_in1
        if (gs_ctrl_f_streamer_handler_h120000450) 
          begin
            // op:f_streamer_handler/OP589
            // at: streamer_handler.cc:113:68
            // Call Stack: 
            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
            streamer_handler_Add_7U_3_4_3_in1 = s_reg_267[5:0];
          end 
        else 
          begin
            // op:f_streamer_handler/OP2355
            // at: streamer_handler.cc:36:40
            // Call Stack: 
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_Add_7U_3_4_3_in1 = 6'd00;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Add_7U_3_4_3
    // Resource=streamer_handler_Add_7U_3_4, Function=add : Inputs=6 Outputs=7
    // Implements 5 operation(s)
    // at: streamer_handler.cc:113:68
    // at: streamer_handler.cc:128:64
    // at: streamer_handler.cc:147:68
    // at: streamer_handler.cc:80:68
    // at: streamer_handler.cc:36:40
    assign streamer_handler_Add_7U_3_4_3_out1 = {1'b0, streamer_handler_Add_7U_3_4_3_in1} + 7'd001;
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_16_12_4_4_ctrl1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_16_12_4_4_ctrl1
    // at: array:199:36 streamer_handler.cc:74:44
    always @*
      begin : drive_streamer_handler_N_Mux_8_16_12_4_4_ctrl1
        if (gs_ctrl_f_streamer_handler_h20000000) 
          begin
            // op:f_streamer_handler/OP1890
            // at: streamer_handler.cc:76:39
            // Call Stack: 
            // in function array called from streamer_handler.cc:76:39
            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
            streamer_handler_N_Mux_8_16_12_4_4_ctrl1 = s_reg_300_slice[3:0];
          end 
        else 
          begin
            // op:f_streamer_handler/OP1890
            // at: streamer_handler.cc:76:39
            // Call Stack: 
            // in function array called from streamer_handler.cc:76:39
            // in function manage_conv_dataflow called from streamer_handler.cc:294:13
            streamer_handler_N_Mux_8_16_12_4_4_ctrl1 = 4'd00;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_12_4_4
    // Resource=streamer_handler_N_Mux_8_16_12_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:76:39
    always @*
      begin : streamer_handler_N_Mux_8_16_12_4_4
        case (streamer_handler_N_Mux_8_16_12_4_4_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_12_4_4_out1 = conv_kernel_reg_0_15;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_12_4_4_out1 = conv_kernel_reg_1_15;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_12_4_4_out1 = conv_kernel_reg_2_15;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_12_4_4_out1 = conv_kernel_reg_3_15;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_12_4_4_out1 = conv_kernel_reg_4_15;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_12_4_4_out1 = conv_kernel_reg_5_15;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_12_4_4_out1 = conv_kernel_reg_6_15;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_12_4_4_out1 = conv_kernel_reg_7_15;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_12_4_4_out1 = conv_kernel_reg_8_15;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_12_4_4_out1 = conv_kernel_reg_9_15;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_12_4_4_out1 = conv_kernel_reg_10_15;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_12_4_4_out1 = conv_kernel_reg_11_15;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_12_4_4_out1 = conv_kernel_reg_12_15;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_12_4_4_out1 = conv_kernel_reg_13_15;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_12_4_4_out1 = conv_kernel_reg_14_15;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_12_4_4_out1 = conv_kernel_reg_15_15;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_12_4_5
    // Resource=streamer_handler_N_Mux_8_16_12_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:76:39
    always @*
      begin : streamer_handler_N_Mux_8_16_12_4_5
        case (streamer_handler_N_Mux_8_16_12_4_4_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_12_4_5_out1 = conv_kernel_reg_0_14;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_12_4_5_out1 = conv_kernel_reg_1_14;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_12_4_5_out1 = conv_kernel_reg_2_14;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_12_4_5_out1 = conv_kernel_reg_3_14;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_12_4_5_out1 = conv_kernel_reg_4_14;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_12_4_5_out1 = conv_kernel_reg_5_14;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_12_4_5_out1 = conv_kernel_reg_6_14;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_12_4_5_out1 = conv_kernel_reg_7_14;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_12_4_5_out1 = conv_kernel_reg_8_14;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_12_4_5_out1 = conv_kernel_reg_9_14;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_12_4_5_out1 = conv_kernel_reg_10_14;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_12_4_5_out1 = conv_kernel_reg_11_14;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_12_4_5_out1 = conv_kernel_reg_12_14;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_12_4_5_out1 = conv_kernel_reg_13_14;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_12_4_5_out1 = conv_kernel_reg_14_14;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_12_4_5_out1 = conv_kernel_reg_15_14;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_12_4_6
    // Resource=streamer_handler_N_Mux_8_16_12_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:76:39
    always @*
      begin : streamer_handler_N_Mux_8_16_12_4_6
        case (streamer_handler_N_Mux_8_16_12_4_4_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_12_4_6_out1 = conv_kernel_reg_0_13;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_12_4_6_out1 = conv_kernel_reg_1_13;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_12_4_6_out1 = conv_kernel_reg_2_13;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_12_4_6_out1 = conv_kernel_reg_3_13;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_12_4_6_out1 = conv_kernel_reg_4_13;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_12_4_6_out1 = conv_kernel_reg_5_13;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_12_4_6_out1 = conv_kernel_reg_6_13;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_12_4_6_out1 = conv_kernel_reg_7_13;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_12_4_6_out1 = conv_kernel_reg_8_13;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_12_4_6_out1 = conv_kernel_reg_9_13;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_12_4_6_out1 = conv_kernel_reg_10_13;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_12_4_6_out1 = conv_kernel_reg_11_13;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_12_4_6_out1 = conv_kernel_reg_12_13;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_12_4_6_out1 = conv_kernel_reg_13_13;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_12_4_6_out1 = conv_kernel_reg_14_13;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_12_4_6_out1 = conv_kernel_reg_15_13;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_12_4_7
    // Resource=streamer_handler_N_Mux_8_16_12_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:76:39
    always @*
      begin : streamer_handler_N_Mux_8_16_12_4_7
        case (streamer_handler_N_Mux_8_16_12_4_4_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_12_4_7_out1 = conv_kernel_reg_0_12;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_12_4_7_out1 = conv_kernel_reg_1_12;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_12_4_7_out1 = conv_kernel_reg_2_12;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_12_4_7_out1 = conv_kernel_reg_3_12;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_12_4_7_out1 = conv_kernel_reg_4_12;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_12_4_7_out1 = conv_kernel_reg_5_12;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_12_4_7_out1 = conv_kernel_reg_6_12;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_12_4_7_out1 = conv_kernel_reg_7_12;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_12_4_7_out1 = conv_kernel_reg_8_12;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_12_4_7_out1 = conv_kernel_reg_9_12;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_12_4_7_out1 = conv_kernel_reg_10_12;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_12_4_7_out1 = conv_kernel_reg_11_12;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_12_4_7_out1 = conv_kernel_reg_12_12;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_12_4_7_out1 = conv_kernel_reg_13_12;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_12_4_7_out1 = conv_kernel_reg_14_12;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_12_4_7_out1 = conv_kernel_reg_15_12;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_12_4_8
    // Resource=streamer_handler_N_Mux_8_16_12_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:76:39
    always @*
      begin : streamer_handler_N_Mux_8_16_12_4_8
        case (streamer_handler_N_Mux_8_16_12_4_4_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_12_4_8_out1 = conv_kernel_reg_0_11;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_12_4_8_out1 = conv_kernel_reg_1_11;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_12_4_8_out1 = conv_kernel_reg_2_11;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_12_4_8_out1 = conv_kernel_reg_3_11;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_12_4_8_out1 = conv_kernel_reg_4_11;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_12_4_8_out1 = conv_kernel_reg_5_11;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_12_4_8_out1 = conv_kernel_reg_6_11;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_12_4_8_out1 = conv_kernel_reg_7_11;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_12_4_8_out1 = conv_kernel_reg_8_11;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_12_4_8_out1 = conv_kernel_reg_9_11;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_12_4_8_out1 = conv_kernel_reg_10_11;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_12_4_8_out1 = conv_kernel_reg_11_11;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_12_4_8_out1 = conv_kernel_reg_12_11;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_12_4_8_out1 = conv_kernel_reg_13_11;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_12_4_8_out1 = conv_kernel_reg_14_11;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_12_4_8_out1 = conv_kernel_reg_15_11;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_12_4_9
    // Resource=streamer_handler_N_Mux_8_16_12_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:76:39
    always @*
      begin : streamer_handler_N_Mux_8_16_12_4_9
        case (streamer_handler_N_Mux_8_16_12_4_4_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_12_4_9_out1 = conv_kernel_reg_0_10;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_12_4_9_out1 = conv_kernel_reg_1_10;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_12_4_9_out1 = conv_kernel_reg_2_10;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_12_4_9_out1 = conv_kernel_reg_3_10;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_12_4_9_out1 = conv_kernel_reg_4_10;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_12_4_9_out1 = conv_kernel_reg_5_10;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_12_4_9_out1 = conv_kernel_reg_6_10;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_12_4_9_out1 = conv_kernel_reg_7_10;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_12_4_9_out1 = conv_kernel_reg_8_10;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_12_4_9_out1 = conv_kernel_reg_9_10;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_12_4_9_out1 = conv_kernel_reg_10_10;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_12_4_9_out1 = conv_kernel_reg_11_10;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_12_4_9_out1 = conv_kernel_reg_12_10;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_12_4_9_out1 = conv_kernel_reg_13_10;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_12_4_9_out1 = conv_kernel_reg_14_10;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_12_4_9_out1 = conv_kernel_reg_15_10;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_12_4_10
    // Resource=streamer_handler_N_Mux_8_16_12_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:76:39
    always @*
      begin : streamer_handler_N_Mux_8_16_12_4_10
        case (streamer_handler_N_Mux_8_16_12_4_4_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_12_4_10_out1 = conv_kernel_reg_0_9;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_12_4_10_out1 = conv_kernel_reg_1_9;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_12_4_10_out1 = conv_kernel_reg_2_9;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_12_4_10_out1 = conv_kernel_reg_3_9;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_12_4_10_out1 = conv_kernel_reg_4_9;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_12_4_10_out1 = conv_kernel_reg_5_9;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_12_4_10_out1 = conv_kernel_reg_6_9;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_12_4_10_out1 = conv_kernel_reg_7_9;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_12_4_10_out1 = conv_kernel_reg_8_9;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_12_4_10_out1 = conv_kernel_reg_9_9;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_12_4_10_out1 = conv_kernel_reg_10_9;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_12_4_10_out1 = conv_kernel_reg_11_9;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_12_4_10_out1 = conv_kernel_reg_12_9;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_12_4_10_out1 = conv_kernel_reg_13_9;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_12_4_10_out1 = conv_kernel_reg_14_9;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_12_4_10_out1 = conv_kernel_reg_15_9;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_12_4_11
    // Resource=streamer_handler_N_Mux_8_16_12_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:76:39
    always @*
      begin : streamer_handler_N_Mux_8_16_12_4_11
        case (streamer_handler_N_Mux_8_16_12_4_4_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_12_4_11_out1 = conv_kernel_reg_0_8;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_12_4_11_out1 = conv_kernel_reg_1_8;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_12_4_11_out1 = conv_kernel_reg_2_8;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_12_4_11_out1 = conv_kernel_reg_3_8;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_12_4_11_out1 = conv_kernel_reg_4_8;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_12_4_11_out1 = conv_kernel_reg_5_8;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_12_4_11_out1 = conv_kernel_reg_6_8;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_12_4_11_out1 = conv_kernel_reg_7_8;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_12_4_11_out1 = conv_kernel_reg_8_8;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_12_4_11_out1 = conv_kernel_reg_9_8;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_12_4_11_out1 = conv_kernel_reg_10_8;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_12_4_11_out1 = conv_kernel_reg_11_8;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_12_4_11_out1 = conv_kernel_reg_12_8;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_12_4_11_out1 = conv_kernel_reg_13_8;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_12_4_11_out1 = conv_kernel_reg_14_8;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_12_4_11_out1 = conv_kernel_reg_15_8;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_12_4_12
    // Resource=streamer_handler_N_Mux_8_16_12_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:76:39
    always @*
      begin : streamer_handler_N_Mux_8_16_12_4_12
        case (streamer_handler_N_Mux_8_16_12_4_4_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_12_4_12_out1 = conv_kernel_reg_0_7;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_12_4_12_out1 = conv_kernel_reg_1_7;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_12_4_12_out1 = conv_kernel_reg_2_7;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_12_4_12_out1 = conv_kernel_reg_3_7;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_12_4_12_out1 = conv_kernel_reg_4_7;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_12_4_12_out1 = conv_kernel_reg_5_7;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_12_4_12_out1 = conv_kernel_reg_6_7;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_12_4_12_out1 = conv_kernel_reg_7_7;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_12_4_12_out1 = conv_kernel_reg_8_7;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_12_4_12_out1 = conv_kernel_reg_9_7;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_12_4_12_out1 = conv_kernel_reg_10_7;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_12_4_12_out1 = conv_kernel_reg_11_7;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_12_4_12_out1 = conv_kernel_reg_12_7;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_12_4_12_out1 = conv_kernel_reg_13_7;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_12_4_12_out1 = conv_kernel_reg_14_7;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_12_4_12_out1 = conv_kernel_reg_15_7;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_12_4_13
    // Resource=streamer_handler_N_Mux_8_16_12_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:76:39
    always @*
      begin : streamer_handler_N_Mux_8_16_12_4_13
        case (streamer_handler_N_Mux_8_16_12_4_4_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_12_4_13_out1 = conv_kernel_reg_0_6;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_12_4_13_out1 = conv_kernel_reg_1_6;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_12_4_13_out1 = conv_kernel_reg_2_6;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_12_4_13_out1 = conv_kernel_reg_3_6;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_12_4_13_out1 = conv_kernel_reg_4_6;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_12_4_13_out1 = conv_kernel_reg_5_6;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_12_4_13_out1 = conv_kernel_reg_6_6;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_12_4_13_out1 = conv_kernel_reg_7_6;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_12_4_13_out1 = conv_kernel_reg_8_6;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_12_4_13_out1 = conv_kernel_reg_9_6;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_12_4_13_out1 = conv_kernel_reg_10_6;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_12_4_13_out1 = conv_kernel_reg_11_6;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_12_4_13_out1 = conv_kernel_reg_12_6;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_12_4_13_out1 = conv_kernel_reg_13_6;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_12_4_13_out1 = conv_kernel_reg_14_6;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_12_4_13_out1 = conv_kernel_reg_15_6;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_12_4_14
    // Resource=streamer_handler_N_Mux_8_16_12_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:76:39
    always @*
      begin : streamer_handler_N_Mux_8_16_12_4_14
        case (streamer_handler_N_Mux_8_16_12_4_4_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_12_4_14_out1 = conv_kernel_reg_0_5;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_12_4_14_out1 = conv_kernel_reg_1_5;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_12_4_14_out1 = conv_kernel_reg_2_5;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_12_4_14_out1 = conv_kernel_reg_3_5;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_12_4_14_out1 = conv_kernel_reg_4_5;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_12_4_14_out1 = conv_kernel_reg_5_5;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_12_4_14_out1 = conv_kernel_reg_6_5;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_12_4_14_out1 = conv_kernel_reg_7_5;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_12_4_14_out1 = conv_kernel_reg_8_5;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_12_4_14_out1 = conv_kernel_reg_9_5;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_12_4_14_out1 = conv_kernel_reg_10_5;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_12_4_14_out1 = conv_kernel_reg_11_5;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_12_4_14_out1 = conv_kernel_reg_12_5;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_12_4_14_out1 = conv_kernel_reg_13_5;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_12_4_14_out1 = conv_kernel_reg_14_5;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_12_4_14_out1 = conv_kernel_reg_15_5;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_12_4_15
    // Resource=streamer_handler_N_Mux_8_16_12_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:76:39
    always @*
      begin : streamer_handler_N_Mux_8_16_12_4_15
        case (streamer_handler_N_Mux_8_16_12_4_4_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_12_4_15_out1 = conv_kernel_reg_0_4;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_12_4_15_out1 = conv_kernel_reg_1_4;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_12_4_15_out1 = conv_kernel_reg_2_4;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_12_4_15_out1 = conv_kernel_reg_3_4;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_12_4_15_out1 = conv_kernel_reg_4_4;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_12_4_15_out1 = conv_kernel_reg_5_4;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_12_4_15_out1 = conv_kernel_reg_6_4;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_12_4_15_out1 = conv_kernel_reg_7_4;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_12_4_15_out1 = conv_kernel_reg_8_4;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_12_4_15_out1 = conv_kernel_reg_9_4;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_12_4_15_out1 = conv_kernel_reg_10_4;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_12_4_15_out1 = conv_kernel_reg_11_4;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_12_4_15_out1 = conv_kernel_reg_12_4;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_12_4_15_out1 = conv_kernel_reg_13_4;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_12_4_15_out1 = conv_kernel_reg_14_4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_12_4_15_out1 = conv_kernel_reg_15_4;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_12_4_16
    // Resource=streamer_handler_N_Mux_8_16_12_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:76:39
    always @*
      begin : streamer_handler_N_Mux_8_16_12_4_16
        case (streamer_handler_N_Mux_8_16_12_4_4_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_12_4_16_out1 = conv_kernel_reg_0_3;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_12_4_16_out1 = conv_kernel_reg_1_3;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_12_4_16_out1 = conv_kernel_reg_2_3;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_12_4_16_out1 = conv_kernel_reg_3_3;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_12_4_16_out1 = conv_kernel_reg_4_3;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_12_4_16_out1 = conv_kernel_reg_5_3;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_12_4_16_out1 = conv_kernel_reg_6_3;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_12_4_16_out1 = conv_kernel_reg_7_3;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_12_4_16_out1 = conv_kernel_reg_8_3;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_12_4_16_out1 = conv_kernel_reg_9_3;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_12_4_16_out1 = conv_kernel_reg_10_3;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_12_4_16_out1 = conv_kernel_reg_11_3;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_12_4_16_out1 = conv_kernel_reg_12_3;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_12_4_16_out1 = conv_kernel_reg_13_3;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_12_4_16_out1 = conv_kernel_reg_14_3;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_12_4_16_out1 = conv_kernel_reg_15_3;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_12_4_17
    // Resource=streamer_handler_N_Mux_8_16_12_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:76:39
    always @*
      begin : streamer_handler_N_Mux_8_16_12_4_17
        case (streamer_handler_N_Mux_8_16_12_4_4_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_12_4_17_out1 = conv_kernel_reg_0_2;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_12_4_17_out1 = conv_kernel_reg_1_2;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_12_4_17_out1 = conv_kernel_reg_2_2;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_12_4_17_out1 = conv_kernel_reg_3_2;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_12_4_17_out1 = conv_kernel_reg_4_2;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_12_4_17_out1 = conv_kernel_reg_5_2;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_12_4_17_out1 = conv_kernel_reg_6_2;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_12_4_17_out1 = conv_kernel_reg_7_2;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_12_4_17_out1 = conv_kernel_reg_8_2;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_12_4_17_out1 = conv_kernel_reg_9_2;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_12_4_17_out1 = conv_kernel_reg_10_2;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_12_4_17_out1 = conv_kernel_reg_11_2;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_12_4_17_out1 = conv_kernel_reg_12_2;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_12_4_17_out1 = conv_kernel_reg_13_2;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_12_4_17_out1 = conv_kernel_reg_14_2;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_12_4_17_out1 = conv_kernel_reg_15_2;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_12_4_18
    // Resource=streamer_handler_N_Mux_8_16_12_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:76:39
    always @*
      begin : streamer_handler_N_Mux_8_16_12_4_18
        case (streamer_handler_N_Mux_8_16_12_4_4_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_12_4_18_out1 = conv_kernel_reg_0_1;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_12_4_18_out1 = conv_kernel_reg_1_1;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_12_4_18_out1 = conv_kernel_reg_2_1;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_12_4_18_out1 = conv_kernel_reg_3_1;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_12_4_18_out1 = conv_kernel_reg_4_1;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_12_4_18_out1 = conv_kernel_reg_5_1;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_12_4_18_out1 = conv_kernel_reg_6_1;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_12_4_18_out1 = conv_kernel_reg_7_1;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_12_4_18_out1 = conv_kernel_reg_8_1;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_12_4_18_out1 = conv_kernel_reg_9_1;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_12_4_18_out1 = conv_kernel_reg_10_1;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_12_4_18_out1 = conv_kernel_reg_11_1;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_12_4_18_out1 = conv_kernel_reg_12_1;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_12_4_18_out1 = conv_kernel_reg_13_1;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_12_4_18_out1 = conv_kernel_reg_14_1;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_12_4_18_out1 = conv_kernel_reg_15_1;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_12_4_19
    // Resource=streamer_handler_N_Mux_8_16_12_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:76:39
    always @*
      begin : streamer_handler_N_Mux_8_16_12_4_19
        case (streamer_handler_N_Mux_8_16_12_4_4_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_12_4_19_out1 = conv_kernel_reg_0_0;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_12_4_19_out1 = conv_kernel_reg_1_0;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_12_4_19_out1 = conv_kernel_reg_2_0;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_12_4_19_out1 = conv_kernel_reg_3_0;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_12_4_19_out1 = conv_kernel_reg_4_0;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_12_4_19_out1 = conv_kernel_reg_5_0;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_12_4_19_out1 = conv_kernel_reg_6_0;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_12_4_19_out1 = conv_kernel_reg_7_0;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_12_4_19_out1 = conv_kernel_reg_8_0;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_12_4_19_out1 = conv_kernel_reg_9_0;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_12_4_19_out1 = conv_kernel_reg_10_0;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_12_4_19_out1 = conv_kernel_reg_11_0;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_12_4_19_out1 = conv_kernel_reg_12_0;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_12_4_19_out1 = conv_kernel_reg_13_0;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_12_4_19_out1 = conv_kernel_reg_14_0;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_12_4_19_out1 = conv_kernel_reg_15_0;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Add_5U_8_4_20
    // Resource=streamer_handler_Add_5U_8_4, Function=add : Inputs=4 Outputs=5
    // Implements 1 operation(s)
    // at: streamer_handler.cc:74:52
    assign streamer_handler_Add_5U_8_4_20_out1 = {1'b0, streamer_handler_N_Mux_8_16_12_4_4_ctrl1} + 5'd01;
    
    // rtl_process:streamer_handler/drive_streamer_handler_Add_3U_10_4_21_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_Add_3U_10_4_21_in1
    // at: streamer_handler.cc:112:35
    always @*
      begin : drive_streamer_handler_Add_3U_10_4_21_in1
        if (gs_ctrl_f_streamer_handler_h10) 
          begin
            // op:f_streamer_handler/OP592
            // at: streamer_handler.cc:112:39
            // Call Stack: 
            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
            streamer_handler_Add_3U_10_4_21_in1 = s_reg_302[1:0];
          end 
        else 
          begin
            // op:f_streamer_handler/OP592
            // at: streamer_handler.cc:112:39
            // Call Stack: 
            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
            streamer_handler_Add_3U_10_4_21_in1 = 2'd0;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Add_3U_10_4_21
    // Resource=streamer_handler_Add_3U_10_4, Function=add : Inputs=2 Outputs=3
    // Implements 1 operation(s)
    // at: streamer_handler.cc:112:39
    assign streamer_handler_Add_3U_10_4_21_out1 = {1'b0, streamer_handler_Add_3U_10_4_21_in1} + 3'd1;
    
    // rtl_instance:streamer_handler/streamer_handler_Add_2U_4_4_22
    // Resource=streamer_handler_Add_2U_4_4, Function=add : Inputs=1 Outputs=2
    // Implements 1 operation(s)
    // at: streamer_handler.cc:37:34
    assign streamer_handler_Add_2U_4_4_22_out1 = {1'b0, s_reg_304[0]} + 2'd1;
    
    // rtl_instance:streamer_handler/streamer_handler_Add_2U_4_4_23
    // Resource=streamer_handler_Add_2U_4_4, Function=add : Inputs=1 Outputs=2
    // Implements 1 operation(s)
    // at: streamer_handler.cc:114:38
    assign streamer_handler_Add_2U_4_4_23_out1 = {1'b0, s_reg_304[0]} + 2'd1;
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_0_1_24
    // Resource=streamer_handler_LessThan_1U_0_1, Function=lt : Inputs=3S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:114:32
    assign streamer_handler_LessThan_1U_0_1_24_out1 = ({1'b0, streamer_handler_Add_2U_4_4_23_out1} < 3'd2);
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_0_1_25
    // Resource=streamer_handler_LessThan_1U_0_1, Function=lt : Inputs=3S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:37:28
    assign streamer_handler_LessThan_1U_0_1_25_out1 = ({1'b0, s_reg_337} < 3'd2);
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_9_4_28
    // Resource=streamer_handler_LessThan_1U_9_4, Function=lt : Inputs=3S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:112:30
    assign streamer_handler_LessThan_1U_9_4_28_out1 = (s_reg_302[2] ^ s_reg_302[2:0] < 3'd3);
    
    // rtl_process:streamer_handler/drive_streamer_handler_LessThan_1U_6_4_29_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_LessThan_1U_6_4_29_in1
    // at: streamer_handler.cc:36:22 streamer_handler.cc:80:34 streamer_handler.cc:128:30
    assign streamer_handler_LessThan_1U_6_4_29_in1 = {1'b0, s_reg_267[6:0]};
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_6_4_29
    // Resource=streamer_handler_LessThan_1U_6_4, Function=lt : Inputs=8S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:36:24
    assign streamer_handler_LessThan_1U_6_4_29_out1 = (streamer_handler_LessThan_1U_6_4_29_in1[7] ^ streamer_handler_LessThan_1U_6_4_29_in1 < 8'd064);
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_6_4_30
    // Resource=streamer_handler_LessThan_1U_6_4, Function=lt : Inputs=8S Outputs=1
    // Implements 2 operation(s)
    // at: streamer_handler.cc:113:44
    // at: streamer_handler.cc:147:44
    assign streamer_handler_LessThan_1U_6_4_30_out1 = ({1'b0, streamer_handler_Add_7U_3_4_3_out1} < 8'd064);
    
    // rtl_process:streamer_handler/drive_streamer_handler_Add_5U_8_4_31_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_Add_5U_8_4_31_in1
    // at: streamer_handler.cc:45:41
    always @*
      begin : drive_streamer_handler_Add_5U_8_4_31_in1
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2773
            // at: streamer_handler.cc:45:42
            // Call Stack: 
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_Add_5U_8_4_31_in1 = s_reg_300_slice[3:0];
          end 
        else 
          begin
            // op:f_streamer_handler/OP2773
            // at: streamer_handler.cc:45:42
            // Call Stack: 
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_Add_5U_8_4_31_in1 = 4'd00;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Add_5U_8_4_31
    // Resource=streamer_handler_Add_5U_8_4, Function=add : Inputs=4 Outputs=5
    // Implements 1 operation(s)
    // at: streamer_handler.cc:45:42
    assign streamer_handler_Add_5U_8_4_31_out1 = {1'b0, streamer_handler_Add_5U_8_4_31_in1} + 5'd01;
    
    // rtl_process:streamer_handler/drive_streamer_handler_Add_3U_10_4_32_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_Add_3U_10_4_32_in1
    // at: streamer_handler.cc:58:33 streamer_handler.cc:62:42
    always @*
      begin : drive_streamer_handler_Add_3U_10_4_32_in1
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2770
            // at: streamer_handler.cc:58:34
            // Call Stack: 
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_Add_3U_10_4_32_in1 = s_reg_302[1:0];
          end 
        else 
          begin
            // op:f_streamer_handler/OP2770
            // at: streamer_handler.cc:58:34
            // Call Stack: 
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_Add_3U_10_4_32_in1 = 2'd0;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Add_3U_10_4_32
    // Resource=streamer_handler_Add_3U_10_4, Function=add : Inputs=2 Outputs=3
    // Implements 1 operation(s)
    // at: streamer_handler.cc:58:34
    assign streamer_handler_Add_3U_10_4_32_out1 = {1'b0, streamer_handler_Add_3U_10_4_32_in1} + 3'd1;
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_1_1_33
    // Resource=streamer_handler_LessThan_1U_1_1, Function=lt : Inputs=4S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:58:28
    assign streamer_handler_LessThan_1U_1_1_33_out1 = ({1'b0, streamer_handler_Add_3U_10_4_32_out1} < 4'd04);
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_34_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_34_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_34_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2638
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_34_in5 = s_reg_667;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2638
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_34_in5 = stream_acc_port_data_15[127:120];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_34_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_34_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_34_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2638
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_34_in4 = s_reg_603;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2638
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_34_in4 = stream_acc_port_data_11[127:120];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_34_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_34_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_34_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2638
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_34_in3 = s_reg_539;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2638
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_34_in3 = stream_acc_port_data_7[127:120];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_34_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_34_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_34_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2638
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_34_in2 = s_reg_475;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2638
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_34_in2 = stream_acc_port_data_3[127:120];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_34
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_34
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_34_out1 = streamer_handler_N_Mux_8_4_13_4_34_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_34_out1 = streamer_handler_N_Mux_8_4_13_4_34_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_34_out1 = streamer_handler_N_Mux_8_4_13_4_34_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_34_out1 = streamer_handler_N_Mux_8_4_13_4_34_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_35_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_35_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_35_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2640
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_35_in5 = s_reg_666;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2640
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_35_in5 = stream_acc_port_data_15[119:112];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_35_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_35_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_35_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2640
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_35_in4 = s_reg_602;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2640
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_35_in4 = stream_acc_port_data_11[119:112];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_35_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_35_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_35_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2640
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_35_in3 = s_reg_538;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2640
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_35_in3 = stream_acc_port_data_7[119:112];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_35_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_35_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_35_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2640
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_35_in2 = s_reg_474;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2640
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_35_in2 = stream_acc_port_data_3[119:112];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_35
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_35
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_35_out1 = streamer_handler_N_Mux_8_4_13_4_35_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_35_out1 = streamer_handler_N_Mux_8_4_13_4_35_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_35_out1 = streamer_handler_N_Mux_8_4_13_4_35_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_35_out1 = streamer_handler_N_Mux_8_4_13_4_35_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_36_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_36_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_36_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2642
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_36_in5 = s_reg_665;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2642
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_36_in5 = stream_acc_port_data_15[111:104];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_36_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_36_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_36_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2642
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_36_in4 = s_reg_601;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2642
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_36_in4 = stream_acc_port_data_11[111:104];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_36_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_36_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_36_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2642
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_36_in3 = s_reg_537;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2642
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_36_in3 = stream_acc_port_data_7[111:104];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_36_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_36_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_36_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2642
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_36_in2 = s_reg_473;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2642
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_36_in2 = stream_acc_port_data_3[111:104];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_36
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_36
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_36_out1 = streamer_handler_N_Mux_8_4_13_4_36_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_36_out1 = streamer_handler_N_Mux_8_4_13_4_36_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_36_out1 = streamer_handler_N_Mux_8_4_13_4_36_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_36_out1 = streamer_handler_N_Mux_8_4_13_4_36_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_37_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_37_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_37_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2644
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_37_in5 = s_reg_664;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2644
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_37_in5 = stream_acc_port_data_15[103:96];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_37_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_37_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_37_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2644
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_37_in4 = s_reg_600;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2644
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_37_in4 = stream_acc_port_data_11[103:96];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_37_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_37_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_37_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2644
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_37_in3 = s_reg_536;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2644
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_37_in3 = stream_acc_port_data_7[103:96];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_37_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_37_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_37_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2644
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_37_in2 = s_reg_472;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2644
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_37_in2 = stream_acc_port_data_3[103:96];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_37
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_37
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_37_out1 = streamer_handler_N_Mux_8_4_13_4_37_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_37_out1 = streamer_handler_N_Mux_8_4_13_4_37_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_37_out1 = streamer_handler_N_Mux_8_4_13_4_37_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_37_out1 = streamer_handler_N_Mux_8_4_13_4_37_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_38_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_38_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_38_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2646
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_38_in5 = s_reg_663;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2646
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_38_in5 = stream_acc_port_data_15[95:88];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_38_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_38_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_38_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2646
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_38_in4 = s_reg_599;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2646
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_38_in4 = stream_acc_port_data_11[95:88];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_38_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_38_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_38_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2646
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_38_in3 = s_reg_535;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2646
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_38_in3 = stream_acc_port_data_7[95:88];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_38_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_38_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_38_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2646
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_38_in2 = s_reg_471;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2646
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_38_in2 = stream_acc_port_data_3[95:88];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_38
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_38
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_38_out1 = streamer_handler_N_Mux_8_4_13_4_38_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_38_out1 = streamer_handler_N_Mux_8_4_13_4_38_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_38_out1 = streamer_handler_N_Mux_8_4_13_4_38_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_38_out1 = streamer_handler_N_Mux_8_4_13_4_38_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_39_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_39_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_39_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2648
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_39_in5 = s_reg_662;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2648
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_39_in5 = stream_acc_port_data_15[87:80];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_39_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_39_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_39_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2648
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_39_in4 = s_reg_598;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2648
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_39_in4 = stream_acc_port_data_11[87:80];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_39_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_39_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_39_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2648
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_39_in3 = s_reg_534;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2648
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_39_in3 = stream_acc_port_data_7[87:80];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_39_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_39_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_39_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2648
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_39_in2 = s_reg_470;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2648
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_39_in2 = stream_acc_port_data_3[87:80];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_39
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_39
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_39_out1 = streamer_handler_N_Mux_8_4_13_4_39_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_39_out1 = streamer_handler_N_Mux_8_4_13_4_39_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_39_out1 = streamer_handler_N_Mux_8_4_13_4_39_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_39_out1 = streamer_handler_N_Mux_8_4_13_4_39_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_40_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_40_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_40_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2650
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_40_in5 = s_reg_661;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2650
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_40_in5 = stream_acc_port_data_15[79:72];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_40_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_40_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_40_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2650
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_40_in4 = s_reg_597;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2650
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_40_in4 = stream_acc_port_data_11[79:72];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_40_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_40_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_40_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2650
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_40_in3 = s_reg_533;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2650
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_40_in3 = stream_acc_port_data_7[79:72];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_40_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_40_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_40_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2650
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_40_in2 = s_reg_469;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2650
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_40_in2 = stream_acc_port_data_3[79:72];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_40
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_40
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_40_out1 = streamer_handler_N_Mux_8_4_13_4_40_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_40_out1 = streamer_handler_N_Mux_8_4_13_4_40_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_40_out1 = streamer_handler_N_Mux_8_4_13_4_40_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_40_out1 = streamer_handler_N_Mux_8_4_13_4_40_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_41_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_41_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_41_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2652
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_41_in5 = s_reg_660;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2652
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_41_in5 = stream_acc_port_data_15[71:64];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_41_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_41_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_41_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2652
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_41_in4 = s_reg_596;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2652
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_41_in4 = stream_acc_port_data_11[71:64];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_41_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_41_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_41_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2652
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_41_in3 = s_reg_532;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2652
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_41_in3 = stream_acc_port_data_7[71:64];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_41_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_41_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_41_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2652
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_41_in2 = s_reg_468;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2652
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_41_in2 = stream_acc_port_data_3[71:64];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_41
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_41
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_41_out1 = streamer_handler_N_Mux_8_4_13_4_41_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_41_out1 = streamer_handler_N_Mux_8_4_13_4_41_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_41_out1 = streamer_handler_N_Mux_8_4_13_4_41_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_41_out1 = streamer_handler_N_Mux_8_4_13_4_41_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_42_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_42_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_42_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2654
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_42_in5 = s_reg_659;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2654
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_42_in5 = stream_acc_port_data_15[63:56];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_42_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_42_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_42_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2654
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_42_in4 = s_reg_595;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2654
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_42_in4 = stream_acc_port_data_11[63:56];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_42_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_42_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_42_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2654
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_42_in3 = s_reg_531;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2654
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_42_in3 = stream_acc_port_data_7[63:56];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_42_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_42_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_42_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2654
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_42_in2 = s_reg_467;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2654
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_42_in2 = stream_acc_port_data_3[63:56];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_42
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_42
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_42_out1 = streamer_handler_N_Mux_8_4_13_4_42_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_42_out1 = streamer_handler_N_Mux_8_4_13_4_42_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_42_out1 = streamer_handler_N_Mux_8_4_13_4_42_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_42_out1 = streamer_handler_N_Mux_8_4_13_4_42_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_43_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_43_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_43_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2656
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_43_in5 = s_reg_658;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2656
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_43_in5 = stream_acc_port_data_15[55:48];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_43_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_43_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_43_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2656
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_43_in4 = s_reg_594;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2656
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_43_in4 = stream_acc_port_data_11[55:48];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_43_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_43_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_43_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2656
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_43_in3 = s_reg_530;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2656
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_43_in3 = stream_acc_port_data_7[55:48];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_43_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_43_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_43_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2656
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_43_in2 = s_reg_466;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2656
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_43_in2 = stream_acc_port_data_3[55:48];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_43
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_43
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_43_out1 = streamer_handler_N_Mux_8_4_13_4_43_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_43_out1 = streamer_handler_N_Mux_8_4_13_4_43_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_43_out1 = streamer_handler_N_Mux_8_4_13_4_43_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_43_out1 = streamer_handler_N_Mux_8_4_13_4_43_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_44_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_44_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_44_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2658
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_44_in5 = s_reg_657;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2658
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_44_in5 = stream_acc_port_data_15[47:40];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_44_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_44_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_44_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2658
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_44_in4 = s_reg_593;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2658
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_44_in4 = stream_acc_port_data_11[47:40];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_44_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_44_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_44_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2658
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_44_in3 = s_reg_529;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2658
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_44_in3 = stream_acc_port_data_7[47:40];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_44_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_44_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_44_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2658
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_44_in2 = s_reg_465;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2658
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_44_in2 = stream_acc_port_data_3[47:40];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_44
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_44
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_44_out1 = streamer_handler_N_Mux_8_4_13_4_44_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_44_out1 = streamer_handler_N_Mux_8_4_13_4_44_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_44_out1 = streamer_handler_N_Mux_8_4_13_4_44_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_44_out1 = streamer_handler_N_Mux_8_4_13_4_44_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_45_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_45_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_45_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2660
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_45_in5 = s_reg_656;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2660
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_45_in5 = stream_acc_port_data_15[39:32];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_45_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_45_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_45_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2660
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_45_in4 = s_reg_592;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2660
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_45_in4 = stream_acc_port_data_11[39:32];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_45_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_45_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_45_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2660
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_45_in3 = s_reg_528;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2660
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_45_in3 = stream_acc_port_data_7[39:32];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_45_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_45_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_45_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2660
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_45_in2 = s_reg_464;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2660
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_45_in2 = stream_acc_port_data_3[39:32];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_45
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_45
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_45_out1 = streamer_handler_N_Mux_8_4_13_4_45_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_45_out1 = streamer_handler_N_Mux_8_4_13_4_45_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_45_out1 = streamer_handler_N_Mux_8_4_13_4_45_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_45_out1 = streamer_handler_N_Mux_8_4_13_4_45_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_46_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_46_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_46_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2662
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_46_in5 = s_reg_655;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2662
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_46_in5 = stream_acc_port_data_15[31:24];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_46_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_46_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_46_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2662
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_46_in4 = s_reg_591;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2662
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_46_in4 = stream_acc_port_data_11[31:24];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_46_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_46_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_46_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2662
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_46_in3 = s_reg_527;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2662
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_46_in3 = stream_acc_port_data_7[31:24];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_46_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_46_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_46_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2662
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_46_in2 = s_reg_463;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2662
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_46_in2 = stream_acc_port_data_3[31:24];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_46
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_46
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_46_out1 = streamer_handler_N_Mux_8_4_13_4_46_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_46_out1 = streamer_handler_N_Mux_8_4_13_4_46_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_46_out1 = streamer_handler_N_Mux_8_4_13_4_46_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_46_out1 = streamer_handler_N_Mux_8_4_13_4_46_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_47_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_47_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_47_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2664
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_47_in5 = s_reg_654;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2664
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_47_in5 = stream_acc_port_data_15[23:16];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_47_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_47_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_47_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2664
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_47_in4 = s_reg_590;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2664
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_47_in4 = stream_acc_port_data_11[23:16];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_47_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_47_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_47_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2664
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_47_in3 = s_reg_526;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2664
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_47_in3 = stream_acc_port_data_7[23:16];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_47_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_47_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_47_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2664
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_47_in2 = s_reg_462;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2664
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_47_in2 = stream_acc_port_data_3[23:16];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_47
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_47
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_47_out1 = streamer_handler_N_Mux_8_4_13_4_47_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_47_out1 = streamer_handler_N_Mux_8_4_13_4_47_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_47_out1 = streamer_handler_N_Mux_8_4_13_4_47_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_47_out1 = streamer_handler_N_Mux_8_4_13_4_47_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_48_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_48_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_48_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2666
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_48_in5 = s_reg_653;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2666
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_48_in5 = stream_acc_port_data_15[15:8];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_48_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_48_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_48_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2666
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_48_in4 = s_reg_589;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2666
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_48_in4 = stream_acc_port_data_11[15:8];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_48_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_48_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_48_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2666
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_48_in3 = s_reg_525;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2666
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_48_in3 = stream_acc_port_data_7[15:8];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_48_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_48_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_48_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2666
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_48_in2 = s_reg_461;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2666
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_48_in2 = stream_acc_port_data_3[15:8];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_48
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_48
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_48_out1 = streamer_handler_N_Mux_8_4_13_4_48_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_48_out1 = streamer_handler_N_Mux_8_4_13_4_48_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_48_out1 = streamer_handler_N_Mux_8_4_13_4_48_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_48_out1 = streamer_handler_N_Mux_8_4_13_4_48_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_49_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_49_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_49_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2668
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_49_in5 = s_reg_652;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2668
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_49_in5 = stream_acc_port_data_15[7:0];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_49_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_49_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_49_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2668
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_49_in4 = s_reg_588;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2668
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_49_in4 = stream_acc_port_data_11[7:0];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_49_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_49_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_49_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2668
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_49_in3 = s_reg_524;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2668
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_49_in3 = stream_acc_port_data_7[7:0];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_49_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_49_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_49_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2668
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_49_in2 = s_reg_460;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2668
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_49_in2 = stream_acc_port_data_3[7:0];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_49
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_49
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_49_out1 = streamer_handler_N_Mux_8_4_13_4_49_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_49_out1 = streamer_handler_N_Mux_8_4_13_4_49_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_49_out1 = streamer_handler_N_Mux_8_4_13_4_49_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_49_out1 = streamer_handler_N_Mux_8_4_13_4_49_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_50_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_50_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_50_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2670
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_50_in5 = s_reg_651;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2670
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_50_in5 = stream_acc_port_data_14[127:120];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_50_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_50_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_50_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2670
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_50_in4 = s_reg_587;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2670
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_50_in4 = stream_acc_port_data_10[127:120];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_50_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_50_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_50_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2670
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_50_in3 = s_reg_523;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2670
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_50_in3 = stream_acc_port_data_6[127:120];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_50_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_50_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_50_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2670
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_50_in2 = s_reg_459;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2670
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_50_in2 = stream_acc_port_data_2[127:120];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_50
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_50
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_50_out1 = streamer_handler_N_Mux_8_4_13_4_50_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_50_out1 = streamer_handler_N_Mux_8_4_13_4_50_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_50_out1 = streamer_handler_N_Mux_8_4_13_4_50_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_50_out1 = streamer_handler_N_Mux_8_4_13_4_50_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_51_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_51_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_51_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2672
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_51_in5 = s_reg_650;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2672
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_51_in5 = stream_acc_port_data_14[119:112];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_51_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_51_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_51_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2672
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_51_in4 = s_reg_586;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2672
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_51_in4 = stream_acc_port_data_10[119:112];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_51_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_51_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_51_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2672
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_51_in3 = s_reg_522;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2672
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_51_in3 = stream_acc_port_data_6[119:112];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_51_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_51_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_51_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2672
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_51_in2 = s_reg_458;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2672
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_51_in2 = stream_acc_port_data_2[119:112];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_51
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_51
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_51_out1 = streamer_handler_N_Mux_8_4_13_4_51_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_51_out1 = streamer_handler_N_Mux_8_4_13_4_51_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_51_out1 = streamer_handler_N_Mux_8_4_13_4_51_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_51_out1 = streamer_handler_N_Mux_8_4_13_4_51_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_52_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_52_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_52_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2674
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_52_in5 = s_reg_649;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2674
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_52_in5 = stream_acc_port_data_14[111:104];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_52_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_52_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_52_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2674
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_52_in4 = s_reg_585;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2674
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_52_in4 = stream_acc_port_data_10[111:104];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_52_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_52_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_52_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2674
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_52_in3 = s_reg_521;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2674
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_52_in3 = stream_acc_port_data_6[111:104];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_52_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_52_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_52_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2674
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_52_in2 = s_reg_457;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2674
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_52_in2 = stream_acc_port_data_2[111:104];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_52
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_52
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_52_out1 = streamer_handler_N_Mux_8_4_13_4_52_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_52_out1 = streamer_handler_N_Mux_8_4_13_4_52_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_52_out1 = streamer_handler_N_Mux_8_4_13_4_52_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_52_out1 = streamer_handler_N_Mux_8_4_13_4_52_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_53_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_53_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_53_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2676
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_53_in5 = s_reg_648;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2676
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_53_in5 = stream_acc_port_data_14[103:96];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_53_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_53_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_53_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2676
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_53_in4 = s_reg_584;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2676
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_53_in4 = stream_acc_port_data_10[103:96];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_53_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_53_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_53_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2676
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_53_in3 = s_reg_520;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2676
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_53_in3 = stream_acc_port_data_6[103:96];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_53_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_53_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_53_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2676
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_53_in2 = s_reg_456;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2676
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_53_in2 = stream_acc_port_data_2[103:96];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_53
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_53
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_53_out1 = streamer_handler_N_Mux_8_4_13_4_53_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_53_out1 = streamer_handler_N_Mux_8_4_13_4_53_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_53_out1 = streamer_handler_N_Mux_8_4_13_4_53_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_53_out1 = streamer_handler_N_Mux_8_4_13_4_53_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_54_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_54_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_54_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2678
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_54_in5 = s_reg_647;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2678
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_54_in5 = stream_acc_port_data_14[95:88];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_54_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_54_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_54_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2678
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_54_in4 = s_reg_583;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2678
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_54_in4 = stream_acc_port_data_10[95:88];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_54_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_54_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_54_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2678
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_54_in3 = s_reg_519;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2678
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_54_in3 = stream_acc_port_data_6[95:88];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_54_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_54_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_54_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2678
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_54_in2 = s_reg_455;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2678
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_54_in2 = stream_acc_port_data_2[95:88];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_54
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_54
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_54_out1 = streamer_handler_N_Mux_8_4_13_4_54_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_54_out1 = streamer_handler_N_Mux_8_4_13_4_54_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_54_out1 = streamer_handler_N_Mux_8_4_13_4_54_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_54_out1 = streamer_handler_N_Mux_8_4_13_4_54_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_55_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_55_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_55_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2680
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_55_in5 = s_reg_646;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2680
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_55_in5 = stream_acc_port_data_14[87:80];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_55_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_55_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_55_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2680
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_55_in4 = s_reg_582;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2680
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_55_in4 = stream_acc_port_data_10[87:80];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_55_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_55_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_55_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2680
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_55_in3 = s_reg_518;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2680
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_55_in3 = stream_acc_port_data_6[87:80];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_55_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_55_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_55_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2680
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_55_in2 = s_reg_454;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2680
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_55_in2 = stream_acc_port_data_2[87:80];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_55
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_55
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_55_out1 = streamer_handler_N_Mux_8_4_13_4_55_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_55_out1 = streamer_handler_N_Mux_8_4_13_4_55_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_55_out1 = streamer_handler_N_Mux_8_4_13_4_55_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_55_out1 = streamer_handler_N_Mux_8_4_13_4_55_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_56_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_56_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_56_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2682
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_56_in5 = s_reg_645;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2682
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_56_in5 = stream_acc_port_data_14[79:72];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_56_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_56_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_56_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2682
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_56_in4 = s_reg_581;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2682
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_56_in4 = stream_acc_port_data_10[79:72];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_56_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_56_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_56_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2682
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_56_in3 = s_reg_517;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2682
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_56_in3 = stream_acc_port_data_6[79:72];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_56_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_56_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_56_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2682
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_56_in2 = s_reg_453;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2682
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_56_in2 = stream_acc_port_data_2[79:72];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_56
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_56
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_56_out1 = streamer_handler_N_Mux_8_4_13_4_56_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_56_out1 = streamer_handler_N_Mux_8_4_13_4_56_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_56_out1 = streamer_handler_N_Mux_8_4_13_4_56_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_56_out1 = streamer_handler_N_Mux_8_4_13_4_56_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_57_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_57_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_57_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2684
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_57_in5 = s_reg_644;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2684
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_57_in5 = stream_acc_port_data_14[71:64];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_57_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_57_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_57_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2684
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_57_in4 = s_reg_580;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2684
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_57_in4 = stream_acc_port_data_10[71:64];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_57_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_57_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_57_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2684
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_57_in3 = s_reg_516;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2684
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_57_in3 = stream_acc_port_data_6[71:64];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_57_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_57_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_57_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2684
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_57_in2 = s_reg_452;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2684
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_57_in2 = stream_acc_port_data_2[71:64];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_57
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_57
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_57_out1 = streamer_handler_N_Mux_8_4_13_4_57_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_57_out1 = streamer_handler_N_Mux_8_4_13_4_57_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_57_out1 = streamer_handler_N_Mux_8_4_13_4_57_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_57_out1 = streamer_handler_N_Mux_8_4_13_4_57_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_58_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_58_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_58_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2686
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_58_in5 = s_reg_643;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2686
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_58_in5 = stream_acc_port_data_14[63:56];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_58_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_58_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_58_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2686
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_58_in4 = s_reg_579;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2686
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_58_in4 = stream_acc_port_data_10[63:56];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_58_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_58_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_58_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2686
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_58_in3 = s_reg_515;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2686
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_58_in3 = stream_acc_port_data_6[63:56];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_58_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_58_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_58_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2686
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_58_in2 = s_reg_451;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2686
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_58_in2 = stream_acc_port_data_2[63:56];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_58
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_58
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_58_out1 = streamer_handler_N_Mux_8_4_13_4_58_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_58_out1 = streamer_handler_N_Mux_8_4_13_4_58_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_58_out1 = streamer_handler_N_Mux_8_4_13_4_58_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_58_out1 = streamer_handler_N_Mux_8_4_13_4_58_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_59_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_59_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_59_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2688
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_59_in5 = s_reg_642;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2688
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_59_in5 = stream_acc_port_data_14[55:48];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_59_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_59_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_59_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2688
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_59_in4 = s_reg_578;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2688
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_59_in4 = stream_acc_port_data_10[55:48];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_59_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_59_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_59_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2688
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_59_in3 = s_reg_514;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2688
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_59_in3 = stream_acc_port_data_6[55:48];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_59_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_59_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_59_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2688
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_59_in2 = s_reg_450;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2688
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_59_in2 = stream_acc_port_data_2[55:48];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_59
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_59
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_59_out1 = streamer_handler_N_Mux_8_4_13_4_59_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_59_out1 = streamer_handler_N_Mux_8_4_13_4_59_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_59_out1 = streamer_handler_N_Mux_8_4_13_4_59_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_59_out1 = streamer_handler_N_Mux_8_4_13_4_59_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_60_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_60_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_60_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2690
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_60_in5 = s_reg_641;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2690
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_60_in5 = stream_acc_port_data_14[47:40];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_60_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_60_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_60_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2690
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_60_in4 = s_reg_577;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2690
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_60_in4 = stream_acc_port_data_10[47:40];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_60_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_60_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_60_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2690
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_60_in3 = s_reg_513;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2690
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_60_in3 = stream_acc_port_data_6[47:40];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_60_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_60_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_60_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2690
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_60_in2 = s_reg_449;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2690
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_60_in2 = stream_acc_port_data_2[47:40];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_60
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_60
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_60_out1 = streamer_handler_N_Mux_8_4_13_4_60_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_60_out1 = streamer_handler_N_Mux_8_4_13_4_60_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_60_out1 = streamer_handler_N_Mux_8_4_13_4_60_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_60_out1 = streamer_handler_N_Mux_8_4_13_4_60_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_61_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_61_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_61_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2692
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_61_in5 = s_reg_640;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2692
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_61_in5 = stream_acc_port_data_14[39:32];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_61_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_61_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_61_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2692
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_61_in4 = s_reg_576;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2692
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_61_in4 = stream_acc_port_data_10[39:32];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_61_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_61_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_61_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2692
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_61_in3 = s_reg_512;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2692
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_61_in3 = stream_acc_port_data_6[39:32];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_61_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_61_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_61_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2692
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_61_in2 = s_reg_448;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2692
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_61_in2 = stream_acc_port_data_2[39:32];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_61
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_61
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_61_out1 = streamer_handler_N_Mux_8_4_13_4_61_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_61_out1 = streamer_handler_N_Mux_8_4_13_4_61_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_61_out1 = streamer_handler_N_Mux_8_4_13_4_61_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_61_out1 = streamer_handler_N_Mux_8_4_13_4_61_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_62_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_62_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_62_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2694
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_62_in5 = s_reg_639;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2694
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_62_in5 = stream_acc_port_data_14[31:24];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_62_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_62_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_62_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2694
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_62_in4 = s_reg_575;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2694
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_62_in4 = stream_acc_port_data_10[31:24];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_62_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_62_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_62_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2694
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_62_in3 = s_reg_511;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2694
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_62_in3 = stream_acc_port_data_6[31:24];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_62_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_62_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_62_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2694
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_62_in2 = s_reg_447;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2694
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_62_in2 = stream_acc_port_data_2[31:24];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_62
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_62
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_62_out1 = streamer_handler_N_Mux_8_4_13_4_62_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_62_out1 = streamer_handler_N_Mux_8_4_13_4_62_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_62_out1 = streamer_handler_N_Mux_8_4_13_4_62_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_62_out1 = streamer_handler_N_Mux_8_4_13_4_62_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_63_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_63_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_63_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2696
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_63_in5 = s_reg_638;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2696
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_63_in5 = stream_acc_port_data_14[23:16];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_63_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_63_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_63_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2696
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_63_in4 = s_reg_574;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2696
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_63_in4 = stream_acc_port_data_10[23:16];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_63_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_63_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_63_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2696
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_63_in3 = s_reg_510;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2696
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_63_in3 = stream_acc_port_data_6[23:16];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_63_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_63_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_63_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2696
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_63_in2 = s_reg_446;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2696
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_63_in2 = stream_acc_port_data_2[23:16];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_63
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_63
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_63_out1 = streamer_handler_N_Mux_8_4_13_4_63_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_63_out1 = streamer_handler_N_Mux_8_4_13_4_63_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_63_out1 = streamer_handler_N_Mux_8_4_13_4_63_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_63_out1 = streamer_handler_N_Mux_8_4_13_4_63_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_64_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_64_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_64_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2698
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_64_in5 = s_reg_637;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2698
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_64_in5 = stream_acc_port_data_14[15:8];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_64_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_64_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_64_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2698
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_64_in4 = s_reg_573;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2698
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_64_in4 = stream_acc_port_data_10[15:8];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_64_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_64_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_64_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2698
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_64_in3 = s_reg_509;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2698
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_64_in3 = stream_acc_port_data_6[15:8];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_64_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_64_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_64_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2698
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_64_in2 = s_reg_445;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2698
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_64_in2 = stream_acc_port_data_2[15:8];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_64
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_64
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_64_out1 = streamer_handler_N_Mux_8_4_13_4_64_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_64_out1 = streamer_handler_N_Mux_8_4_13_4_64_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_64_out1 = streamer_handler_N_Mux_8_4_13_4_64_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_64_out1 = streamer_handler_N_Mux_8_4_13_4_64_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_65_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_65_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_65_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2700
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_65_in5 = s_reg_636;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2700
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_65_in5 = stream_acc_port_data_14[7:0];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_65_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_65_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_65_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2700
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_65_in4 = s_reg_572;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2700
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_65_in4 = stream_acc_port_data_10[7:0];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_65_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_65_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_65_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2700
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_65_in3 = s_reg_508;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2700
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_65_in3 = stream_acc_port_data_6[7:0];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_65_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_65_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_65_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2700
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_65_in2 = s_reg_444;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2700
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_65_in2 = stream_acc_port_data_2[7:0];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_65
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_65
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_65_out1 = streamer_handler_N_Mux_8_4_13_4_65_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_65_out1 = streamer_handler_N_Mux_8_4_13_4_65_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_65_out1 = streamer_handler_N_Mux_8_4_13_4_65_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_65_out1 = streamer_handler_N_Mux_8_4_13_4_65_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_66_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_66_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_66_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2702
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_66_in5 = s_reg_635;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2702
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_66_in5 = stream_acc_port_data_13[127:120];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_66_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_66_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_66_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2702
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_66_in4 = s_reg_571;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2702
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_66_in4 = stream_acc_port_data_9[127:120];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_66_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_66_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_66_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2702
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_66_in3 = s_reg_507;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2702
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_66_in3 = stream_acc_port_data_5[127:120];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_66_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_66_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_66_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2702
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_66_in2 = s_reg_443;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2702
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_66_in2 = stream_acc_port_data_1[127:120];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_66
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_66
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_66_out1 = streamer_handler_N_Mux_8_4_13_4_66_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_66_out1 = streamer_handler_N_Mux_8_4_13_4_66_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_66_out1 = streamer_handler_N_Mux_8_4_13_4_66_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_66_out1 = streamer_handler_N_Mux_8_4_13_4_66_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_67_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_67_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_67_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2704
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_67_in5 = s_reg_634;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2704
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_67_in5 = stream_acc_port_data_13[119:112];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_67_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_67_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_67_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2704
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_67_in4 = s_reg_570;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2704
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_67_in4 = stream_acc_port_data_9[119:112];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_67_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_67_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_67_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2704
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_67_in3 = s_reg_506;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2704
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_67_in3 = stream_acc_port_data_5[119:112];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_67_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_67_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_67_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2704
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_67_in2 = s_reg_442;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2704
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_67_in2 = stream_acc_port_data_1[119:112];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_67
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_67
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_67_out1 = streamer_handler_N_Mux_8_4_13_4_67_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_67_out1 = streamer_handler_N_Mux_8_4_13_4_67_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_67_out1 = streamer_handler_N_Mux_8_4_13_4_67_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_67_out1 = streamer_handler_N_Mux_8_4_13_4_67_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_68_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_68_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_68_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2706
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_68_in5 = s_reg_633;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2706
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_68_in5 = stream_acc_port_data_13[111:104];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_68_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_68_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_68_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2706
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_68_in4 = s_reg_569;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2706
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_68_in4 = stream_acc_port_data_9[111:104];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_68_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_68_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_68_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2706
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_68_in3 = s_reg_505;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2706
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_68_in3 = stream_acc_port_data_5[111:104];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_68_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_68_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_68_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2706
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_68_in2 = s_reg_441;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2706
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_68_in2 = stream_acc_port_data_1[111:104];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_68
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_68
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_68_out1 = streamer_handler_N_Mux_8_4_13_4_68_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_68_out1 = streamer_handler_N_Mux_8_4_13_4_68_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_68_out1 = streamer_handler_N_Mux_8_4_13_4_68_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_68_out1 = streamer_handler_N_Mux_8_4_13_4_68_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_69_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_69_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_69_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2708
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_69_in5 = s_reg_632;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2708
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_69_in5 = stream_acc_port_data_13[103:96];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_69_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_69_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_69_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2708
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_69_in4 = s_reg_568;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2708
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_69_in4 = stream_acc_port_data_9[103:96];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_69_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_69_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_69_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2708
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_69_in3 = s_reg_504;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2708
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_69_in3 = stream_acc_port_data_5[103:96];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_69_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_69_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_69_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2708
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_69_in2 = s_reg_440;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2708
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_69_in2 = stream_acc_port_data_1[103:96];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_69
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_69
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_69_out1 = streamer_handler_N_Mux_8_4_13_4_69_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_69_out1 = streamer_handler_N_Mux_8_4_13_4_69_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_69_out1 = streamer_handler_N_Mux_8_4_13_4_69_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_69_out1 = streamer_handler_N_Mux_8_4_13_4_69_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_70_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_70_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_70_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2710
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_70_in5 = s_reg_631;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2710
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_70_in5 = stream_acc_port_data_13[95:88];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_70_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_70_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_70_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2710
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_70_in4 = s_reg_567;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2710
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_70_in4 = stream_acc_port_data_9[95:88];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_70_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_70_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_70_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2710
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_70_in3 = s_reg_503;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2710
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_70_in3 = stream_acc_port_data_5[95:88];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_70_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_70_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_70_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2710
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_70_in2 = s_reg_439;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2710
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_70_in2 = stream_acc_port_data_1[95:88];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_70
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_70
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_70_out1 = streamer_handler_N_Mux_8_4_13_4_70_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_70_out1 = streamer_handler_N_Mux_8_4_13_4_70_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_70_out1 = streamer_handler_N_Mux_8_4_13_4_70_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_70_out1 = streamer_handler_N_Mux_8_4_13_4_70_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_71_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_71_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_71_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2712
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_71_in5 = s_reg_630;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2712
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_71_in5 = stream_acc_port_data_13[87:80];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_71_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_71_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_71_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2712
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_71_in4 = s_reg_566;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2712
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_71_in4 = stream_acc_port_data_9[87:80];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_71_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_71_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_71_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2712
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_71_in3 = s_reg_502;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2712
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_71_in3 = stream_acc_port_data_5[87:80];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_71_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_71_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_71_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2712
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_71_in2 = s_reg_438;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2712
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_71_in2 = stream_acc_port_data_1[87:80];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_71
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_71
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_71_out1 = streamer_handler_N_Mux_8_4_13_4_71_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_71_out1 = streamer_handler_N_Mux_8_4_13_4_71_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_71_out1 = streamer_handler_N_Mux_8_4_13_4_71_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_71_out1 = streamer_handler_N_Mux_8_4_13_4_71_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_72_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_72_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_72_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2714
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_72_in5 = s_reg_629;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2714
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_72_in5 = stream_acc_port_data_13[79:72];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_72_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_72_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_72_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2714
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_72_in4 = s_reg_565;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2714
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_72_in4 = stream_acc_port_data_9[79:72];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_72_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_72_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_72_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2714
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_72_in3 = s_reg_501;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2714
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_72_in3 = stream_acc_port_data_5[79:72];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_72_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_72_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_72_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2714
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_72_in2 = s_reg_437;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2714
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_72_in2 = stream_acc_port_data_1[79:72];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_72
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_72
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_72_out1 = streamer_handler_N_Mux_8_4_13_4_72_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_72_out1 = streamer_handler_N_Mux_8_4_13_4_72_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_72_out1 = streamer_handler_N_Mux_8_4_13_4_72_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_72_out1 = streamer_handler_N_Mux_8_4_13_4_72_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_73_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_73_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_73_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2716
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_73_in5 = s_reg_628;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2716
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_73_in5 = stream_acc_port_data_13[71:64];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_73_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_73_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_73_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2716
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_73_in4 = s_reg_564;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2716
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_73_in4 = stream_acc_port_data_9[71:64];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_73_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_73_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_73_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2716
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_73_in3 = s_reg_500;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2716
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_73_in3 = stream_acc_port_data_5[71:64];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_73_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_73_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_73_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2716
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_73_in2 = s_reg_436;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2716
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_73_in2 = stream_acc_port_data_1[71:64];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_73
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_73
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_73_out1 = streamer_handler_N_Mux_8_4_13_4_73_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_73_out1 = streamer_handler_N_Mux_8_4_13_4_73_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_73_out1 = streamer_handler_N_Mux_8_4_13_4_73_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_73_out1 = streamer_handler_N_Mux_8_4_13_4_73_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_74_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_74_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_74_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2718
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_74_in5 = s_reg_627;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2718
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_74_in5 = stream_acc_port_data_13[63:56];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_74_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_74_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_74_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2718
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_74_in4 = s_reg_563;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2718
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_74_in4 = stream_acc_port_data_9[63:56];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_74_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_74_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_74_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2718
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_74_in3 = s_reg_499;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2718
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_74_in3 = stream_acc_port_data_5[63:56];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_74_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_74_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_74_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2718
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_74_in2 = s_reg_435;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2718
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_74_in2 = stream_acc_port_data_1[63:56];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_74
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_74
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_74_out1 = streamer_handler_N_Mux_8_4_13_4_74_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_74_out1 = streamer_handler_N_Mux_8_4_13_4_74_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_74_out1 = streamer_handler_N_Mux_8_4_13_4_74_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_74_out1 = streamer_handler_N_Mux_8_4_13_4_74_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_75_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_75_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_75_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2720
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_75_in5 = s_reg_626;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2720
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_75_in5 = stream_acc_port_data_13[55:48];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_75_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_75_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_75_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2720
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_75_in4 = s_reg_562;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2720
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_75_in4 = stream_acc_port_data_9[55:48];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_75_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_75_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_75_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2720
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_75_in3 = s_reg_498;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2720
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_75_in3 = stream_acc_port_data_5[55:48];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_75_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_75_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_75_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2720
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_75_in2 = s_reg_434;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2720
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_75_in2 = stream_acc_port_data_1[55:48];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_75
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_75
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_75_out1 = streamer_handler_N_Mux_8_4_13_4_75_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_75_out1 = streamer_handler_N_Mux_8_4_13_4_75_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_75_out1 = streamer_handler_N_Mux_8_4_13_4_75_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_75_out1 = streamer_handler_N_Mux_8_4_13_4_75_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_76_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_76_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_76_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2722
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_76_in5 = s_reg_625;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2722
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_76_in5 = stream_acc_port_data_13[47:40];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_76_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_76_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_76_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2722
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_76_in4 = s_reg_561;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2722
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_76_in4 = stream_acc_port_data_9[47:40];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_76_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_76_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_76_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2722
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_76_in3 = s_reg_497;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2722
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_76_in3 = stream_acc_port_data_5[47:40];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_76_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_76_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_76_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2722
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_76_in2 = s_reg_433;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2722
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_76_in2 = stream_acc_port_data_1[47:40];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_76
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_76
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_76_out1 = streamer_handler_N_Mux_8_4_13_4_76_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_76_out1 = streamer_handler_N_Mux_8_4_13_4_76_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_76_out1 = streamer_handler_N_Mux_8_4_13_4_76_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_76_out1 = streamer_handler_N_Mux_8_4_13_4_76_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_77_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_77_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_77_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2724
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_77_in5 = s_reg_624;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2724
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_77_in5 = stream_acc_port_data_13[39:32];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_77_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_77_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_77_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2724
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_77_in4 = s_reg_560;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2724
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_77_in4 = stream_acc_port_data_9[39:32];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_77_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_77_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_77_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2724
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_77_in3 = s_reg_496;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2724
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_77_in3 = stream_acc_port_data_5[39:32];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_77_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_77_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_77_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2724
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_77_in2 = s_reg_432;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2724
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_77_in2 = stream_acc_port_data_1[39:32];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_77
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_77
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_77_out1 = streamer_handler_N_Mux_8_4_13_4_77_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_77_out1 = streamer_handler_N_Mux_8_4_13_4_77_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_77_out1 = streamer_handler_N_Mux_8_4_13_4_77_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_77_out1 = streamer_handler_N_Mux_8_4_13_4_77_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_78_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_78_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_78_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2726
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_78_in5 = s_reg_623;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2726
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_78_in5 = stream_acc_port_data_13[31:24];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_78_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_78_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_78_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2726
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_78_in4 = s_reg_559;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2726
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_78_in4 = stream_acc_port_data_9[31:24];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_78_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_78_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_78_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2726
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_78_in3 = s_reg_495;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2726
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_78_in3 = stream_acc_port_data_5[31:24];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_78_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_78_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_78_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2726
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_78_in2 = s_reg_431;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2726
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_78_in2 = stream_acc_port_data_1[31:24];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_78
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_78
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_78_out1 = streamer_handler_N_Mux_8_4_13_4_78_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_78_out1 = streamer_handler_N_Mux_8_4_13_4_78_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_78_out1 = streamer_handler_N_Mux_8_4_13_4_78_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_78_out1 = streamer_handler_N_Mux_8_4_13_4_78_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_79_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_79_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_79_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2728
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_79_in5 = s_reg_622;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2728
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_79_in5 = stream_acc_port_data_13[23:16];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_79_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_79_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_79_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2728
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_79_in4 = s_reg_558;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2728
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_79_in4 = stream_acc_port_data_9[23:16];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_79_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_79_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_79_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2728
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_79_in3 = s_reg_494;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2728
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_79_in3 = stream_acc_port_data_5[23:16];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_79_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_79_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_79_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2728
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_79_in2 = s_reg_430;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2728
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_79_in2 = stream_acc_port_data_1[23:16];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_79
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_79
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_79_out1 = streamer_handler_N_Mux_8_4_13_4_79_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_79_out1 = streamer_handler_N_Mux_8_4_13_4_79_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_79_out1 = streamer_handler_N_Mux_8_4_13_4_79_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_79_out1 = streamer_handler_N_Mux_8_4_13_4_79_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_80_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_80_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_80_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2730
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_80_in5 = s_reg_621;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2730
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_80_in5 = stream_acc_port_data_13[15:8];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_80_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_80_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_80_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2730
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_80_in4 = s_reg_557;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2730
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_80_in4 = stream_acc_port_data_9[15:8];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_80_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_80_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_80_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2730
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_80_in3 = s_reg_493;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2730
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_80_in3 = stream_acc_port_data_5[15:8];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_80_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_80_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_80_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2730
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_80_in2 = s_reg_429;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2730
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_80_in2 = stream_acc_port_data_1[15:8];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_80
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_80
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_80_out1 = streamer_handler_N_Mux_8_4_13_4_80_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_80_out1 = streamer_handler_N_Mux_8_4_13_4_80_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_80_out1 = streamer_handler_N_Mux_8_4_13_4_80_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_80_out1 = streamer_handler_N_Mux_8_4_13_4_80_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_81_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_81_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_81_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2732
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_81_in5 = s_reg_620;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2732
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_81_in5 = stream_acc_port_data_13[7:0];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_81_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_81_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_81_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2732
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_81_in4 = s_reg_556;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2732
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_81_in4 = stream_acc_port_data_9[7:0];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_81_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_81_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_81_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2732
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_81_in3 = s_reg_492;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2732
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_81_in3 = stream_acc_port_data_5[7:0];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_81_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_81_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_81_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2732
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_81_in2 = s_reg_428;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2732
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_81_in2 = stream_acc_port_data_1[7:0];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_81
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_81
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_81_out1 = streamer_handler_N_Mux_8_4_13_4_81_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_81_out1 = streamer_handler_N_Mux_8_4_13_4_81_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_81_out1 = streamer_handler_N_Mux_8_4_13_4_81_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_81_out1 = streamer_handler_N_Mux_8_4_13_4_81_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_82_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_82_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_82_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2734
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_82_in5 = s_reg_619;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2734
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_82_in5 = stream_acc_port_data_12[127:120];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_82_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_82_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_82_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2734
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_82_in4 = s_reg_555;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2734
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_82_in4 = stream_acc_port_data_8[127:120];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_82_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_82_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_82_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2734
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_82_in3 = s_reg_491;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2734
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_82_in3 = stream_acc_port_data_4[127:120];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_82_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_82_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_82_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2734
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_82_in2 = s_reg_427;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2734
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_82_in2 = stream_acc_port_data_0[127:120];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_82
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_82
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_82_out1 = streamer_handler_N_Mux_8_4_13_4_82_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_82_out1 = streamer_handler_N_Mux_8_4_13_4_82_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_82_out1 = streamer_handler_N_Mux_8_4_13_4_82_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_82_out1 = streamer_handler_N_Mux_8_4_13_4_82_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_83_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_83_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_83_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2736
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_83_in5 = s_reg_618;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2736
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_83_in5 = stream_acc_port_data_12[119:112];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_83_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_83_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_83_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2736
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_83_in4 = s_reg_554;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2736
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_83_in4 = stream_acc_port_data_8[119:112];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_83_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_83_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_83_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2736
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_83_in3 = s_reg_490;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2736
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_83_in3 = stream_acc_port_data_4[119:112];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_83_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_83_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_83_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2736
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_83_in2 = s_reg_426;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2736
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_83_in2 = stream_acc_port_data_0[119:112];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_83
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_83
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_83_out1 = streamer_handler_N_Mux_8_4_13_4_83_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_83_out1 = streamer_handler_N_Mux_8_4_13_4_83_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_83_out1 = streamer_handler_N_Mux_8_4_13_4_83_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_83_out1 = streamer_handler_N_Mux_8_4_13_4_83_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_84_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_84_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_84_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2738
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_84_in5 = s_reg_617;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2738
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_84_in5 = stream_acc_port_data_12[111:104];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_84_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_84_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_84_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2738
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_84_in4 = s_reg_553;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2738
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_84_in4 = stream_acc_port_data_8[111:104];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_84_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_84_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_84_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2738
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_84_in3 = s_reg_489;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2738
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_84_in3 = stream_acc_port_data_4[111:104];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_84_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_84_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_84_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2738
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_84_in2 = s_reg_425;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2738
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_84_in2 = stream_acc_port_data_0[111:104];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_84
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_84
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_84_out1 = streamer_handler_N_Mux_8_4_13_4_84_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_84_out1 = streamer_handler_N_Mux_8_4_13_4_84_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_84_out1 = streamer_handler_N_Mux_8_4_13_4_84_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_84_out1 = streamer_handler_N_Mux_8_4_13_4_84_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_85_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_85_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_85_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2740
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_85_in5 = s_reg_616;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2740
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_85_in5 = stream_acc_port_data_12[103:96];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_85_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_85_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_85_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2740
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_85_in4 = s_reg_552;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2740
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_85_in4 = stream_acc_port_data_8[103:96];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_85_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_85_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_85_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2740
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_85_in3 = s_reg_488;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2740
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_85_in3 = stream_acc_port_data_4[103:96];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_85_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_85_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_85_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2740
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_85_in2 = s_reg_424;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2740
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_85_in2 = stream_acc_port_data_0[103:96];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_85
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_85
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_85_out1 = streamer_handler_N_Mux_8_4_13_4_85_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_85_out1 = streamer_handler_N_Mux_8_4_13_4_85_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_85_out1 = streamer_handler_N_Mux_8_4_13_4_85_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_85_out1 = streamer_handler_N_Mux_8_4_13_4_85_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_86_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_86_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_86_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2742
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_86_in5 = s_reg_615;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2742
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_86_in5 = stream_acc_port_data_12[95:88];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_86_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_86_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_86_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2742
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_86_in4 = s_reg_551;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2742
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_86_in4 = stream_acc_port_data_8[95:88];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_86_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_86_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_86_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2742
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_86_in3 = s_reg_487;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2742
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_86_in3 = stream_acc_port_data_4[95:88];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_86_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_86_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_86_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2742
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_86_in2 = s_reg_423;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2742
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_86_in2 = stream_acc_port_data_0[95:88];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_86
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_86
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_86_out1 = streamer_handler_N_Mux_8_4_13_4_86_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_86_out1 = streamer_handler_N_Mux_8_4_13_4_86_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_86_out1 = streamer_handler_N_Mux_8_4_13_4_86_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_86_out1 = streamer_handler_N_Mux_8_4_13_4_86_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_87_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_87_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_87_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2744
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_87_in5 = s_reg_614;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2744
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_87_in5 = stream_acc_port_data_12[87:80];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_87_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_87_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_87_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2744
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_87_in4 = s_reg_550;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2744
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_87_in4 = stream_acc_port_data_8[87:80];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_87_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_87_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_87_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2744
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_87_in3 = s_reg_486;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2744
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_87_in3 = stream_acc_port_data_4[87:80];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_87_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_87_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_87_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2744
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_87_in2 = s_reg_422;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2744
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_87_in2 = stream_acc_port_data_0[87:80];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_87
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_87
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_87_out1 = streamer_handler_N_Mux_8_4_13_4_87_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_87_out1 = streamer_handler_N_Mux_8_4_13_4_87_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_87_out1 = streamer_handler_N_Mux_8_4_13_4_87_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_87_out1 = streamer_handler_N_Mux_8_4_13_4_87_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_88_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_88_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_88_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2746
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_88_in5 = s_reg_613;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2746
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_88_in5 = stream_acc_port_data_12[79:72];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_88_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_88_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_88_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2746
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_88_in4 = s_reg_549;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2746
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_88_in4 = stream_acc_port_data_8[79:72];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_88_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_88_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_88_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2746
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_88_in3 = s_reg_485;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2746
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_88_in3 = stream_acc_port_data_4[79:72];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_88_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_88_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_88_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2746
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_88_in2 = s_reg_421;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2746
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_88_in2 = stream_acc_port_data_0[79:72];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_88
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_88
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_88_out1 = streamer_handler_N_Mux_8_4_13_4_88_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_88_out1 = streamer_handler_N_Mux_8_4_13_4_88_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_88_out1 = streamer_handler_N_Mux_8_4_13_4_88_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_88_out1 = streamer_handler_N_Mux_8_4_13_4_88_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_89_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_89_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_89_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2748
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_89_in5 = s_reg_612;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2748
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_89_in5 = stream_acc_port_data_12[71:64];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_89_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_89_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_89_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2748
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_89_in4 = s_reg_548;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2748
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_89_in4 = stream_acc_port_data_8[71:64];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_89_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_89_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_89_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2748
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_89_in3 = s_reg_484;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2748
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_89_in3 = stream_acc_port_data_4[71:64];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_89_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_89_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_89_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2748
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_89_in2 = s_reg_420;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2748
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_89_in2 = stream_acc_port_data_0[71:64];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_89
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_89
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_89_out1 = streamer_handler_N_Mux_8_4_13_4_89_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_89_out1 = streamer_handler_N_Mux_8_4_13_4_89_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_89_out1 = streamer_handler_N_Mux_8_4_13_4_89_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_89_out1 = streamer_handler_N_Mux_8_4_13_4_89_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_90_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_90_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_90_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2750
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_90_in5 = s_reg_611;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2750
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_90_in5 = stream_acc_port_data_12[63:56];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_90_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_90_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_90_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2750
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_90_in4 = s_reg_547;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2750
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_90_in4 = stream_acc_port_data_8[63:56];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_90_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_90_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_90_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2750
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_90_in3 = s_reg_483;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2750
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_90_in3 = stream_acc_port_data_4[63:56];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_90_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_90_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_90_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2750
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_90_in2 = s_reg_419;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2750
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_90_in2 = stream_acc_port_data_0[63:56];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_90
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_90
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_90_out1 = streamer_handler_N_Mux_8_4_13_4_90_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_90_out1 = streamer_handler_N_Mux_8_4_13_4_90_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_90_out1 = streamer_handler_N_Mux_8_4_13_4_90_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_90_out1 = streamer_handler_N_Mux_8_4_13_4_90_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_91_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_91_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_91_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2752
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_91_in5 = s_reg_610;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2752
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_91_in5 = stream_acc_port_data_12[55:48];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_91_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_91_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_91_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2752
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_91_in4 = s_reg_546;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2752
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_91_in4 = stream_acc_port_data_8[55:48];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_91_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_91_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_91_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2752
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_91_in3 = s_reg_482;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2752
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_91_in3 = stream_acc_port_data_4[55:48];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_91_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_91_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_91_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2752
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_91_in2 = s_reg_418;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2752
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_91_in2 = stream_acc_port_data_0[55:48];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_91
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_91
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_91_out1 = streamer_handler_N_Mux_8_4_13_4_91_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_91_out1 = streamer_handler_N_Mux_8_4_13_4_91_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_91_out1 = streamer_handler_N_Mux_8_4_13_4_91_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_91_out1 = streamer_handler_N_Mux_8_4_13_4_91_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_92_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_92_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_92_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2754
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_92_in5 = s_reg_609;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2754
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_92_in5 = stream_acc_port_data_12[47:40];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_92_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_92_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_92_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2754
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_92_in4 = s_reg_545;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2754
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_92_in4 = stream_acc_port_data_8[47:40];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_92_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_92_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_92_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2754
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_92_in3 = s_reg_481;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2754
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_92_in3 = stream_acc_port_data_4[47:40];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_92_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_92_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_92_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2754
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_92_in2 = s_reg_417;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2754
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_92_in2 = stream_acc_port_data_0[47:40];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_92
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_92
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_92_out1 = streamer_handler_N_Mux_8_4_13_4_92_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_92_out1 = streamer_handler_N_Mux_8_4_13_4_92_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_92_out1 = streamer_handler_N_Mux_8_4_13_4_92_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_92_out1 = streamer_handler_N_Mux_8_4_13_4_92_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_93_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_93_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_93_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2756
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_93_in5 = s_reg_608;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2756
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_93_in5 = stream_acc_port_data_12[39:32];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_93_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_93_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_93_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2756
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_93_in4 = s_reg_544;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2756
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_93_in4 = stream_acc_port_data_8[39:32];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_93_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_93_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_93_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2756
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_93_in3 = s_reg_480;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2756
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_93_in3 = stream_acc_port_data_4[39:32];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_93_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_93_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_93_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2756
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_93_in2 = s_reg_345;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2756
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_93_in2 = stream_acc_port_data_0[39:32];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_93
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_93
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_93_out1 = streamer_handler_N_Mux_8_4_13_4_93_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_93_out1 = streamer_handler_N_Mux_8_4_13_4_93_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_93_out1 = streamer_handler_N_Mux_8_4_13_4_93_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_93_out1 = streamer_handler_N_Mux_8_4_13_4_93_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_94_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_94_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_94_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2758
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_94_in5 = s_reg_607;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2758
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_94_in5 = stream_acc_port_data_12[31:24];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_94_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_94_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_94_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2758
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_94_in4 = s_reg_543;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2758
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_94_in4 = stream_acc_port_data_8[31:24];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_94_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_94_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_94_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2758
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_94_in3 = s_reg_479;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2758
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_94_in3 = stream_acc_port_data_4[31:24];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_94_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_94_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_94_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2758
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_94_in2 = s_reg_344;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2758
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_94_in2 = stream_acc_port_data_0[31:24];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_94
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_94
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_94_out1 = streamer_handler_N_Mux_8_4_13_4_94_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_94_out1 = streamer_handler_N_Mux_8_4_13_4_94_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_94_out1 = streamer_handler_N_Mux_8_4_13_4_94_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_94_out1 = streamer_handler_N_Mux_8_4_13_4_94_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_95_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_95_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_95_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2760
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_95_in5 = s_reg_606;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2760
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_95_in5 = stream_acc_port_data_12[23:16];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_95_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_95_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_95_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2760
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_95_in4 = s_reg_542;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2760
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_95_in4 = stream_acc_port_data_8[23:16];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_95_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_95_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_95_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2760
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_95_in3 = s_reg_478;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2760
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_95_in3 = stream_acc_port_data_4[23:16];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_95_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_95_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_95_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2760
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_95_in2 = s_reg_343;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2760
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_95_in2 = stream_acc_port_data_0[23:16];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_95
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_95
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_95_out1 = streamer_handler_N_Mux_8_4_13_4_95_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_95_out1 = streamer_handler_N_Mux_8_4_13_4_95_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_95_out1 = streamer_handler_N_Mux_8_4_13_4_95_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_95_out1 = streamer_handler_N_Mux_8_4_13_4_95_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_96_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_96_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_96_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2762
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_96_in5 = s_reg_605;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2762
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_96_in5 = stream_acc_port_data_12[15:8];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_96_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_96_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_96_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2762
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_96_in4 = s_reg_541;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2762
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_96_in4 = stream_acc_port_data_8[15:8];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_96_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_96_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_96_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2762
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_96_in3 = s_reg_477;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2762
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_96_in3 = stream_acc_port_data_4[15:8];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_96_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_96_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_96_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2762
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_96_in2 = s_reg_342;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2762
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_96_in2 = stream_acc_port_data_0[15:8];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_96
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_96
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_96_out1 = streamer_handler_N_Mux_8_4_13_4_96_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_96_out1 = streamer_handler_N_Mux_8_4_13_4_96_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_96_out1 = streamer_handler_N_Mux_8_4_13_4_96_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_96_out1 = streamer_handler_N_Mux_8_4_13_4_96_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_97_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_97_in5
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_97_in5
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2764
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_97_in5 = s_reg_604;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2764
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_97_in5 = stream_acc_port_data_12[7:0];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_97_in4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_97_in4
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_97_in4
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2764
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_97_in4 = s_reg_540;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2764
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_97_in4 = stream_acc_port_data_8[7:0];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_97_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_97_in3
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_97_in3
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2764
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_97_in3 = s_reg_476;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2764
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_97_in3 = stream_acc_port_data_4[7:0];
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_13_4_97_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_13_4_97_in2
    // at: streamer_handler.cc:62:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_13_4_97_in2
        if (gs_ctrl_f_streamer_handler_h400000000) 
          begin
            // op:f_streamer_handler/OP2764
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_97_in2 = s_reg_267;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2764
            // at: streamer_handler.cc:62:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:62:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:280:13
            streamer_handler_N_Mux_8_4_13_4_97_in2 = stream_acc_port_data_0[7:0];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_13_4_97
    // Resource=streamer_handler_N_Mux_8_4_13_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:62:41
    always @*
      begin : streamer_handler_N_Mux_8_4_13_4_97
        case (streamer_handler_Add_3U_10_4_32_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_13_4_97_out1 = streamer_handler_N_Mux_8_4_13_4_97_in2;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_13_4_97_out1 = streamer_handler_N_Mux_8_4_13_4_97_in3;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_13_4_97_out1 = streamer_handler_N_Mux_8_4_13_4_97_in4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_13_4_97_out1 = streamer_handler_N_Mux_8_4_13_4_97_in5;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_6_4_98
    // Resource=streamer_handler_LessThan_1U_6_4, Function=lt : Inputs=8S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:80:44
    assign streamer_handler_LessThan_1U_6_4_98_out1 = (streamer_handler_LessThan_1U_6_4_29_in1[7] ^ streamer_handler_LessThan_1U_6_4_29_in1 < 8'd064);
    
    // rtl_instance:streamer_handler/streamer_handler_Add_2U_4_4_99
    // Resource=streamer_handler_Add_2U_4_4, Function=add : Inputs=1 Outputs=2
    // Implements 1 operation(s)
    // at: streamer_handler.cc:131:34
    assign streamer_handler_Add_2U_4_4_99_out1 = {1'b0, s_reg_304[0]} + 2'd1;
    
    // rtl_process:streamer_handler/drive_streamer_handler_LessThan_1U_11_1_100_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_LessThan_1U_11_1_100_in1
    // at: streamer_handler.cc:74:29 streamer_handler.cc:45:22 streamer_handler.cc:162:30
    assign streamer_handler_LessThan_1U_11_1_100_in1 = {1'b0, s_reg_300_slice};
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_11_1_100
    // Resource=streamer_handler_LessThan_1U_11_1, Function=lt : Inputs=6S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:74:38
    assign streamer_handler_LessThan_1U_11_1_100_out1 = (streamer_handler_LessThan_1U_11_1_100_in1[5] ^ streamer_handler_LessThan_1U_11_1_100_in1 < 6'd16);
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_11_1_101
    // Resource=streamer_handler_LessThan_1U_11_1, Function=lt : Inputs=6S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:45:24
    assign streamer_handler_LessThan_1U_11_1_101_out1 = (streamer_handler_LessThan_1U_11_1_100_in1[5] ^ streamer_handler_LessThan_1U_11_1_100_in1 < 6'd16);
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_0_1_102
    // Resource=streamer_handler_LessThan_1U_0_1, Function=lt : Inputs=3S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:131:28
    assign streamer_handler_LessThan_1U_0_1_102_out1 = ({1'b0, s_reg_337} < 3'd2);
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_6_4_104
    // Resource=streamer_handler_LessThan_1U_6_4, Function=lt : Inputs=8S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:128:40
    assign streamer_handler_LessThan_1U_6_4_104_out1 = (streamer_handler_LessThan_1U_6_4_29_in1[7] ^ streamer_handler_LessThan_1U_6_4_29_in1 < 8'd064);
    
    // rtl_process:streamer_handler/drive_streamer_handler_Add_2U_4_4_105_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_Add_2U_4_4_105_in1
    // at: streamer_handler.cc:146:35
    always @*
      begin : drive_streamer_handler_Add_2U_4_4_105_in1
        if (gs_ctrl_f_streamer_handler_h400) 
          begin
            // op:f_streamer_handler/OP833
            // at: streamer_handler.cc:146:39
            // Call Stack: 
            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
            streamer_handler_Add_2U_4_4_105_in1 = s_reg_304[0];
          end 
        else 
          begin
            // op:f_streamer_handler/OP833
            // at: streamer_handler.cc:146:39
            // Call Stack: 
            // in function manage_mha_streamer_trans called from streamer_handler.cc:307:13
            streamer_handler_Add_2U_4_4_105_in1 = 1'b0;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Add_2U_4_4_105
    // Resource=streamer_handler_Add_2U_4_4, Function=add : Inputs=1 Outputs=2
    // Implements 1 operation(s)
    // at: streamer_handler.cc:146:39
    assign streamer_handler_Add_2U_4_4_105_out1 = {1'b0, streamer_handler_Add_2U_4_4_105_in1} + 2'd1;
    
    // rtl_instance:streamer_handler/streamer_handler_Add_2U_4_4_106
    // Resource=streamer_handler_Add_2U_4_4, Function=add : Inputs=1 Outputs=2
    // Implements 1 operation(s)
    // at: streamer_handler.cc:148:38
    assign streamer_handler_Add_2U_4_4_106_out1 = {1'b0, s_reg_337[0]} + 2'd1;
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_0_1_107
    // Resource=streamer_handler_LessThan_1U_0_1, Function=lt : Inputs=3S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:148:32
    assign streamer_handler_LessThan_1U_0_1_107_out1 = ({1'b0, streamer_handler_Add_2U_4_4_106_out1} < 3'd2);
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_0_1_109
    // Resource=streamer_handler_LessThan_1U_0_1, Function=lt : Inputs=3S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:146:30
    assign streamer_handler_LessThan_1U_0_1_109_out1 = ({1'b0, s_reg_304} < 3'd2);
    
    // rtl_instance:streamer_handler/streamer_handler_Add_5U_8_4_111
    // Resource=streamer_handler_Add_5U_8_4, Function=add : Inputs=4 Outputs=5
    // Implements 1 operation(s)
    // at: streamer_handler.cc:162:66
    assign streamer_handler_Add_5U_8_4_111_out1 = {1'b0, s_reg_300_slice[3:0]} + 5'd01;
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_11_1_112
    // Resource=streamer_handler_LessThan_1U_11_1, Function=lt : Inputs=6S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:162:40
    assign streamer_handler_LessThan_1U_11_1_112_out1 = (streamer_handler_LessThan_1U_11_1_100_in1[5] ^ streamer_handler_LessThan_1U_11_1_100_in1 < 6'd16);
    
    // rtl_process:streamer_handler/drive_trig_hub_streamer_handler_slave_out_cur_write_reg
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_streamer_handler_slave_out_cur_write_reg
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:636:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:671:2
    
    always @(posedge clk)
      begin : drive_trig_hub_streamer_handler_slave_out_cur_write_reg
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP4
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:636:2
            // Call Stack: 
            // in function reset called from streamer_handler.cc:221:41
            trig_hub_streamer_handler_slave_out_cur_write_reg <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  trig_hub_streamer_handler_slave_out_cur_write_reg <= trig_hub_streamer_handler_slave_out_cur_write;
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_global_state
    // FSM Control Mux
    // FSM Control for thread behavior:f_streamer_handler
    // BB2 : PROTO_1
    //   SRCLOC: streamer_handler.cc:245:9
    //    FSM: global_state == 0
    // BB5 : PROTO_2
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_streamer_handler.h:654:3
    //    FSM: global_state == 1
    // BB15 : PROTO_36
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 35
    // BB23 : PROTO_3_1
    //   SRCLOC: streamer_handler.cc:316:13
    //    FSM: global_state == 2
    // BB29 : PROTO_25
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 24
    // BB30 : PROTO_31
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 30
    // BB45 : PROTO_4
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 3
    // BB46 : PROTO_26
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 25
    // BB47 : PROTO_32
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 31
    // BB60 : PROTO_33
    //   SRCLOC: streamer_handler.cc:40:13
    //    FSM: global_state == 32
    // BB63 : PROTO_5
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 4
    // BB71 : PROTO_27
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 26
    // BB91 : PROTO_28
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 27
    // BB92 : PROTO_34
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 33
    // BB108 : PROTO_29
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 28
    // BB112 : PROTO_6
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 5
    // BB115 : PROTO_35
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 34
    // BB120 : PROTO_30
    //   SRCLOC: streamer_handler.cc:102:13
    //    FSM: global_state == 29
    // BB132 : PROTO_7
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 6
    // BB156 : PROTO_8
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 7
    // BB172 : PROTO_9
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 8
    // BB209 : PROTO_10
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 9
    // BB225 : PROTO_11
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 10
    // BB264 : PROTO_12
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 11
    // BB280 : PROTO_13
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 12
    // BB296 : PROTO_14
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 13
    // BB312 : PROTO_15
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 14
    // BB328 : PROTO_16
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 15
    // BB344 : PROTO_17
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 16
    // BB360 : PROTO_18
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 17
    // BB376 : PROTO_19
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 18
    // BB392 : PROTO_20
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 19
    // BB408 : PROTO_21
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 20
    // BB424 : PROTO_22
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 21
    // BB440 : PROTO_23
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 22
    // BB456 : PROTO_24
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 23
    
    always @(posedge clk)
      begin : drive_global_state
        if (rst == 1'b0) 
          begin
            // basic_block:trig_hub_streamer_handler_slave_gen_out_next_write_1/BB6
            global_state <= 6'd00;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  global_state <= global_state_next;
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_global_state_next
    // FSM Control Mux
    // FSM Control for thread behavior:f_streamer_handler
    always @*
      begin : drive_global_state_next
        case (global_state) 
          6'd01: 
            begin
              if (trig_hub_streamer_handler_slave_data_in_0) 
                begin
                  // basic_block:f_streamer_handler/BB15
                  global_state_next = 6'd35;
                end 
              else 
                begin
                  if (trig_hub_streamer_handler_slave_data_in_1) 
                    begin
                      // basic_block:f_streamer_handler/BB30
                      global_state_next = 6'd30;
                    end 
                  else 
                    begin
                      if (trig_hub_streamer_handler_slave_data_in_3) 
                        begin
                          // basic_block:f_streamer_handler/BB29
                          global_state_next = 6'd24;
                        end 
                      else 
                        begin
                          if (trig_hub_streamer_handler_slave_data_in_2) 
                            begin
                              // basic_block:f_streamer_handler/BB45
                              global_state_next = 6'd03;
                            end 
                          else 
                            begin
                              global_state_next = global_state + 6'd01;
                            end
                        end
                    end
                end
            end
          6'd03: 
            begin
              if (stream_acc_port_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB45
                  global_state_next = 6'd03;
                end
            end
          6'd04: 
            begin
              if (fwd_streamer_qkv_master_ready) 
                begin
                  if (s_reg_339) 
                    begin
                      // basic_block:f_streamer_handler/BB45
                      global_state_next = 6'd03;
                    end 
                  else 
                    begin
                      if (streamer_handler_LessThan_1U_6_4_30_out1) 
                        begin
                          // basic_block:f_streamer_handler/BB45
                          global_state_next = 6'd03;
                        end 
                      else 
                        begin
                          if (streamer_handler_LessThan_1U_9_4_28_out1) 
                            begin
                              // basic_block:f_streamer_handler/BB45
                              global_state_next = 6'd03;
                            end 
                          else 
                            begin
                              global_state_next = global_state + 6'd01;
                            end
                        end
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB63
                  global_state_next = 6'd04;
                end
            end
          6'd05: 
            begin
              if (stream_acc_port_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB112
                  global_state_next = 6'd05;
                end
            end
          6'd06: 
            begin
              if (fwd_streamer_qkv_master_ready) 
                begin
                  if (streamer_handler_LessThan_1U_0_1_102_out1) 
                    begin
                      // basic_block:f_streamer_handler/BB112
                      global_state_next = 6'd05;
                    end 
                  else 
                    begin
                      global_state_next = global_state + 6'd01;
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB132
                  global_state_next = 6'd06;
                end
            end
          6'd07: 
            begin
              if (fwd_qkt_streamer_mha_slave_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB156
                  global_state_next = 6'd07;
                end
            end
          6'd08: 
            begin
              if (acc_stream_port_ready) 
                begin
                  if (streamer_handler_LessThan_1U_6_4_104_out1) 
                    begin
                      // basic_block:f_streamer_handler/BB112
                      global_state_next = 6'd05;
                    end 
                  else 
                    begin
                      global_state_next = global_state + 6'd01;
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB172
                  global_state_next = 6'd08;
                end
            end
          6'd09: 
            begin
              if (stream_acc_port_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB209
                  global_state_next = 6'd09;
                end
            end
          6'd10: 
            begin
              if (fwd_streamer_qkv_master_ready) 
                begin
                  if (s_reg_339) 
                    begin
                      // basic_block:f_streamer_handler/BB209
                      global_state_next = 6'd09;
                    end 
                  else 
                    begin
                      if (streamer_handler_LessThan_1U_6_4_30_out1) 
                        begin
                          // basic_block:f_streamer_handler/BB209
                          global_state_next = 6'd09;
                        end 
                      else 
                        begin
                          if (streamer_handler_LessThan_1U_0_1_109_out1) 
                            begin
                              // basic_block:f_streamer_handler/BB209
                              global_state_next = 6'd09;
                            end 
                          else 
                            begin
                              global_state_next = global_state + 6'd01;
                            end
                        end
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB225
                  global_state_next = 6'd10;
                end
            end
          6'd11: 
            begin
              if (stream_acc_port_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB264
                  global_state_next = 6'd11;
                end
            end
          6'd12: 
            begin
              if (fwd_streamer_qkt_master_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB280
                  global_state_next = 6'd12;
                end
            end
          6'd13: 
            begin
              if (fwd_qkt_streamer_mha_slave_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB296
                  global_state_next = 6'd13;
                end
            end
          6'd14: 
            begin
              if (acc_stream_port_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB312
                  global_state_next = 6'd14;
                end
            end
          6'd15: 
            begin
              if (fwd_streamer_qkt_master_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB328
                  global_state_next = 6'd15;
                end
            end
          6'd16: 
            begin
              if (fwd_qkt_streamer_mha_slave_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB344
                  global_state_next = 6'd16;
                end
            end
          6'd17: 
            begin
              if (acc_stream_port_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB360
                  global_state_next = 6'd17;
                end
            end
          6'd18: 
            begin
              if (fwd_streamer_qkt_master_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB376
                  global_state_next = 6'd18;
                end
            end
          6'd19: 
            begin
              if (fwd_qkt_streamer_mha_slave_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB392
                  global_state_next = 6'd19;
                end
            end
          6'd20: 
            begin
              if (acc_stream_port_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB408
                  global_state_next = 6'd20;
                end
            end
          6'd21: 
            begin
              if (fwd_streamer_qkt_master_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB424
                  global_state_next = 6'd21;
                end
            end
          6'd22: 
            begin
              if (fwd_qkt_streamer_mha_slave_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB440
                  global_state_next = 6'd22;
                end
            end
          6'd23: 
            begin
              if (acc_stream_port_ready) 
                begin
                  if (streamer_handler_LessThan_1U_11_1_112_out1) 
                    begin
                      // basic_block:f_streamer_handler/BB264
                      global_state_next = 6'd11;
                    end 
                  else 
                    begin
                      // basic_block:f_streamer_handler/BB5
                      global_state_next = 6'd01;
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB456
                  global_state_next = 6'd23;
                end
            end
          6'd24: 
            begin
              if (conv_kernel_qkt_out_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB29
                  global_state_next = 6'd24;
                end
            end
          6'd25: 
            begin
              if (conv_kernel_qkv_out_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB46
                  global_state_next = 6'd25;
                end
            end
          6'd26: 
            begin
              if (fwd_qkt_streamer_conv_slave_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB71
                  global_state_next = 6'd26;
                end
            end
          6'd27: 
            begin
              if (fwd_qkv_streamer_conv_slave_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB91
                  global_state_next = 6'd27;
                end
            end
          6'd28: 
            begin
              if (acc_stream_port_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB108
                  global_state_next = 6'd28;
                end
            end
          6'd29: 
            begin
              if (s_reg_339) 
                begin
                  // basic_block:f_streamer_handler/BB71
                  global_state_next = 6'd26;
                end 
              else 
                begin
                  if (streamer_handler_LessThan_1U_11_1_100_out1) 
                    begin
                      // basic_block:f_streamer_handler/BB29
                      global_state_next = 6'd24;
                    end 
                  else 
                    begin
                      // basic_block:f_streamer_handler/BB5
                      global_state_next = 6'd01;
                    end
                end
            end
          6'd30: 
            begin
              if (stream_acc_port_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB30
                  global_state_next = 6'd30;
                end
            end
          6'd31: 
            begin
              if (fwd_streamer_qkv_master_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB47
                  global_state_next = 6'd31;
                end
            end
          6'd32: 
            begin
              if (s_reg_339) 
                begin
                  // basic_block:f_streamer_handler/BB30
                  global_state_next = 6'd30;
                end 
              else 
                begin
                  if (streamer_handler_LessThan_1U_6_4_29_out1) 
                    begin
                      // basic_block:f_streamer_handler/BB30
                      global_state_next = 6'd30;
                    end 
                  else 
                    begin
                      global_state_next = global_state + 6'd01;
                    end
                end
            end
          6'd33: 
            begin
              if (stream_acc_port_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB92
                  global_state_next = 6'd33;
                end
            end
          6'd34: 
            begin
              if (fwd_streamer_qkt_master_ready) 
                begin
                  if (s_reg_339) 
                    begin
                      // basic_block:f_streamer_handler/BB115
                      global_state_next = 6'd34;
                    end 
                  else 
                    begin
                      if (streamer_handler_LessThan_1U_11_1_101_out1) 
                        begin
                          // basic_block:f_streamer_handler/BB92
                          global_state_next = 6'd33;
                        end 
                      else 
                        begin
                          // basic_block:f_streamer_handler/BB5
                          global_state_next = 6'd01;
                        end
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB115
                  global_state_next = 6'd34;
                end
            end
          6'd35: 
            begin
              if (stream_acc_port_valid) 
                begin
                  // basic_block:f_streamer_handler/BB5
                  global_state_next = 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB15
                  global_state_next = 6'd35;
                end
            end
          default: 
            begin
              // basic_block:f_streamer_handler/BB5
              global_state_next = 6'd01;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_gs_ctrl_f_streamer_handler_hc20800000
    // FSM Control Mux
    // FSM Control for thread behavior:f_streamer_handler
    
    always @(posedge clk)
      begin : drive_gs_ctrl_f_streamer_handler_hc20800000
        if (rst == 1'b0) 
          begin
            gs_ctrl_f_streamer_handler_hc20800000 <= 3'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state_next) 
                    6'd23: 
                      begin
                        gs_ctrl_f_streamer_handler_hc20800000 <= 3'd1;
                      end
                    6'd29: 
                      begin
                        gs_ctrl_f_streamer_handler_hc20800000 <= 3'd2;
                      end
                    6'd34: 
                      begin
                        gs_ctrl_f_streamer_handler_hc20800000 <= 3'd3;
                      end
                    6'd35: 
                      begin
                        gs_ctrl_f_streamer_handler_hc20800000 <= 3'd4;
                      end
                    default: 
                      begin
                        gs_ctrl_f_streamer_handler_hc20800000 <= 3'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_gs_ctrl_f_streamer_handler_h120000450
    // FSM Control Mux
    // FSM Control for thread behavior:f_streamer_handler
    
    always @(posedge clk)
      begin : drive_gs_ctrl_f_streamer_handler_h120000450
        if (rst == 1'b0) 
          begin
            gs_ctrl_f_streamer_handler_h120000450 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state_next) 
                    6'd04, 6'd06, 6'd10, 6'd29, 6'd32: 
                      begin
                        gs_ctrl_f_streamer_handler_h120000450 <= 1'b1;
                      end
                    default: 
                      begin
                        gs_ctrl_f_streamer_handler_h120000450 <= 1'b0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_gs_ctrl_f_streamer_handler_h20000000
    // FSM Control Mux
    // FSM Control for thread behavior:f_streamer_handler
    
    always @(posedge clk)
      begin : drive_gs_ctrl_f_streamer_handler_h20000000
        if (rst == 1'b0) 
          begin
            gs_ctrl_f_streamer_handler_h20000000 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state_next) 
                    6'd29: 
                      begin
                        gs_ctrl_f_streamer_handler_h20000000 <= 1'b1;
                      end
                    default: 
                      begin
                        gs_ctrl_f_streamer_handler_h20000000 <= 1'b0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_gs_ctrl_f_streamer_handler_h10
    // FSM Control Mux
    // FSM Control for thread behavior:f_streamer_handler
    
    always @(posedge clk)
      begin : drive_gs_ctrl_f_streamer_handler_h10
        if (rst == 1'b0) 
          begin
            gs_ctrl_f_streamer_handler_h10 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state_next) 
                    6'd04: 
                      begin
                        gs_ctrl_f_streamer_handler_h10 <= 1'b1;
                      end
                    default: 
                      begin
                        gs_ctrl_f_streamer_handler_h10 <= 1'b0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_gs_ctrl_f_streamer_handler_h400000000
    // FSM Control Mux
    // FSM Control for thread behavior:f_streamer_handler
    
    always @(posedge clk)
      begin : drive_gs_ctrl_f_streamer_handler_h400000000
        if (rst == 1'b0) 
          begin
            gs_ctrl_f_streamer_handler_h400000000 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state_next) 
                    6'd34: 
                      begin
                        gs_ctrl_f_streamer_handler_h400000000 <= 1'b1;
                      end
                    default: 
                      begin
                        gs_ctrl_f_streamer_handler_h400000000 <= 1'b0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_gs_ctrl_f_streamer_handler_h400
    // FSM Control Mux
    // FSM Control for thread behavior:f_streamer_handler
    
    always @(posedge clk)
      begin : drive_gs_ctrl_f_streamer_handler_h400
        if (rst == 1'b0) 
          begin
            gs_ctrl_f_streamer_handler_h400 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state_next) 
                    6'd10: 
                      begin
                        gs_ctrl_f_streamer_handler_h400 <= 1'b1;
                      end
                    default: 
                      begin
                        gs_ctrl_f_streamer_handler_h400 <= 1'b0;
                      end
                  endcase
                end
            endcase
          end
      end

endmodule


