#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Apr 22 12:34:51 2024
# Process ID: 37740
# Current directory: C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.runs/impl_1
# Command line: vivado.exe -log Zybo_Z7_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Zybo_Z7_top.tcl -notrace
# Log file: C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.runs/impl_1/Zybo_Z7_top.vdi
# Journal file: C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.runs/impl_1\vivado.jou
# Running On: EWESTERHOFF, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16834 MB
#-----------------------------------------------------------
source Zybo_Z7_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 520.555 ; gain = 214.559
Command: link_design -top Zybo_Z7_top -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 931.746 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3319 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/constrs_1/imports/Downloads/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/constrs_1/imports/Downloads/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1089.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1093.285 ; gain = 572.730
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.947 . Memory (MB): peak = 1109.289 ; gain = 16.004

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1497dde0d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1657.539 ; gain = 548.250

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1497dde0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2025.711 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1497dde0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2025.711 ; gain = 0.000
Phase 1 Initialization | Checksum: 1497dde0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2025.711 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1497dde0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.445 . Memory (MB): peak = 2025.711 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1497dde0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.474 . Memory (MB): peak = 2025.711 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1497dde0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.475 . Memory (MB): peak = 2025.711 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1497dde0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.604 . Memory (MB): peak = 2025.711 ; gain = 0.000
Retarget | Checksum: 1497dde0d
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1fbed7dc6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.694 . Memory (MB): peak = 2025.711 ; gain = 0.000
Constant propagation | Checksum: 1fbed7dc6
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 180ade8ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.839 . Memory (MB): peak = 2025.711 ; gain = 0.000
Sweep | Checksum: 180ade8ec
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 180ade8ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.957 . Memory (MB): peak = 2025.711 ; gain = 0.000
BUFG optimization | Checksum: 180ade8ec
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 180ade8ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.967 . Memory (MB): peak = 2025.711 ; gain = 0.000
Shift Register Optimization | Checksum: 180ade8ec
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 180ade8ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2025.711 ; gain = 0.000
Post Processing Netlist | Checksum: 180ade8ec
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2767664a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2025.711 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2025.711 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2767664a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2025.711 ; gain = 0.000
Phase 9 Finalization | Checksum: 2767664a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2025.711 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2767664a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2025.711 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2025.711 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2767664a7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2025.711 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2767664a7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2025.711 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2025.711 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2767664a7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2025.711 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2025.711 ; gain = 932.426
INFO: [runtcl-4] Executing : report_drc -file Zybo_Z7_top_drc_opted.rpt -pb Zybo_Z7_top_drc_opted.pb -rpx Zybo_Z7_top_drc_opted.rpx
Command: report_drc -file Zybo_Z7_top_drc_opted.rpt -pb Zybo_Z7_top_drc_opted.pb -rpx Zybo_Z7_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.runs/impl_1/Zybo_Z7_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2025.711 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2025.711 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2025.711 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2025.711 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2025.711 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2025.711 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2025.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.runs/impl_1/Zybo_Z7_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2025.711 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c23ebcd7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2025.711 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2025.711 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 183a7e482

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2025.711 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 280c8a446

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2079.621 ; gain = 53.910

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 280c8a446

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2079.621 ; gain = 53.910
Phase 1 Placer Initialization | Checksum: 280c8a446

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2079.621 ; gain = 53.910

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 26d763f1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.621 ; gain = 53.910

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f9676f14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2079.621 ; gain = 53.910

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f9676f14

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2079.621 ; gain = 53.910

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 24ad6d9f3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2079.621 ; gain = 53.910

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 57 LUTNM shape to break, 1700 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 53, total 57, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 863 nets or LUTs. Breaked 57 LUTs, combined 806 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2079.621 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           57  |            806  |                   863  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           57  |            806  |                   863  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1e640c075

Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2079.621 ; gain = 53.910
Phase 2.4 Global Placement Core | Checksum: 1b449ce2d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2079.621 ; gain = 53.910
Phase 2 Global Placement | Checksum: 1b449ce2d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2079.621 ; gain = 53.910

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19cb5a661

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2079.621 ; gain = 53.910

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18e4b3197

Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2079.621 ; gain = 53.910

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c69fbfb2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2079.621 ; gain = 53.910

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c9d211b2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2079.621 ; gain = 53.910

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 18ded8664

Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2079.621 ; gain = 53.910

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1dbddf0e9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:44 . Memory (MB): peak = 2079.621 ; gain = 53.910

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 128e99b7d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 2079.621 ; gain = 53.910

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: d67a4d25

Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 2079.621 ; gain = 53.910

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 10687bc33

Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 2079.621 ; gain = 53.910
Phase 3 Detail Placement | Checksum: 10687bc33

Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 2079.621 ; gain = 53.910

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 518c3a15

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.482 | TNS=-1831.607 |
Phase 1 Physical Synthesis Initialization | Checksum: eee3cb00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.776 . Memory (MB): peak = 2134.582 ; gain = 17.297
INFO: [Place 46-33] Processed net cpu/ecen5593_startercode/core/rf_xpr/rst_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: eee3cb00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2136.133 ; gain = 18.848
Phase 4.1.1.1 BUFG Insertion | Checksum: 518c3a15

Time (s): cpu = 00:00:27 ; elapsed = 00:00:54 . Memory (MB): peak = 2136.133 ; gain = 110.422

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.062. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: fe3cf99b

Time (s): cpu = 00:00:40 ; elapsed = 00:01:21 . Memory (MB): peak = 2835.156 ; gain = 809.445

Time (s): cpu = 00:00:40 ; elapsed = 00:01:21 . Memory (MB): peak = 2835.156 ; gain = 809.445
Phase 4.1 Post Commit Optimization | Checksum: fe3cf99b

Time (s): cpu = 00:00:40 ; elapsed = 00:01:21 . Memory (MB): peak = 2835.156 ; gain = 809.445

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fe3cf99b

Time (s): cpu = 00:00:40 ; elapsed = 00:01:21 . Memory (MB): peak = 2835.156 ; gain = 809.445

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                8x8|              16x16|
|___________|___________________|___________________|
|      South|                1x1|                8x8|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|              16x16|              16x16|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: fe3cf99b

Time (s): cpu = 00:00:40 ; elapsed = 00:01:22 . Memory (MB): peak = 2835.156 ; gain = 809.445
Phase 4.3 Placer Reporting | Checksum: fe3cf99b

Time (s): cpu = 00:00:40 ; elapsed = 00:01:22 . Memory (MB): peak = 2835.156 ; gain = 809.445

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2835.156 ; gain = 0.000

Time (s): cpu = 00:00:40 ; elapsed = 00:01:22 . Memory (MB): peak = 2835.156 ; gain = 809.445
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15462475e

Time (s): cpu = 00:00:41 ; elapsed = 00:01:22 . Memory (MB): peak = 2835.156 ; gain = 809.445
Ending Placer Task | Checksum: ee4c0589

Time (s): cpu = 00:00:41 ; elapsed = 00:01:22 . Memory (MB): peak = 2835.156 ; gain = 809.445
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:23 . Memory (MB): peak = 2835.156 ; gain = 809.445
INFO: [runtcl-4] Executing : report_io -file Zybo_Z7_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2835.156 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Zybo_Z7_top_utilization_placed.rpt -pb Zybo_Z7_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Zybo_Z7_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2835.156 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2835.156 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2835.156 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.156 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2835.156 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2835.156 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2835.156 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2835.156 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.runs/impl_1/Zybo_Z7_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2835.156 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.00s |  WALL: 3.18s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2835.156 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.062 | TNS=-1537.906 |
Phase 1 Physical Synthesis Initialization | Checksum: 1dfb21453

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2835.156 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.062 | TNS=-1537.906 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1dfb21453

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2835.156 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.062 | TNS=-1537.906 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/r_me_rd/Q[3].  Re-placed instance cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[3]
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_me_rd/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.047 | TNS=-1536.709 |
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/r_me_rd/Q[4].  Re-placed instance cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_me_rd/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.027 | TNS=-1535.470 |
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/r_me_rd/Q[3].  Re-placed instance cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[3]
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_me_rd/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.005 | TNS=-1533.979 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/r_ex_rs2/Q[4].  Re-placed instance cpu/ecen5593_startercode/core/r_ex_rs2/ASYNC_LOW.Q_reg_reg[4]
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_rs2/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.000 | TNS=-1525.798 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[7]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.998 | TNS=-1525.796 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[7]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.973 | TNS=-1525.769 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[1]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[1]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[1]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[1]_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[0]. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[14]_i_121_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.971 | TNS=-1525.333 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[7]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[7]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[7]_i_85_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.971 | TNS=-1525.325 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[18]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[18]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[18]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[18]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_13. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[20]_i_56_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.963 | TNS=-1525.197 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[7]_i_84_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.962 | TNS=-1525.182 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[6]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[6]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.957 | TNS=-1525.176 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[4]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[4]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[4]_i_61_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.956 | TNS=-1525.173 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[6]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[6]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[6]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[6]_i_75_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.954 | TNS=-1525.120 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[4]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.950 | TNS=-1525.115 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[2]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[2]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[2]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[2]_i_85_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.949 | TNS=-1525.107 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[4]_i_60_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.948 | TNS=-1525.039 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[7]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[7]_i_87_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.947 | TNS=-1525.038 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[18]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_3. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[1]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.940 | TNS=-1524.613 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[7]_i_86_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.939 | TNS=-1524.596 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[5]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.935 | TNS=-1524.590 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[2]_i_84_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.933 | TNS=-1524.575 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[5]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.928 | TNS=-1524.570 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[5]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[5]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[5]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[5]_i_107_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.923 | TNS=-1524.544 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_10. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[8]_i_56_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.920 | TNS=-1524.529 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[2]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[2]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[2]_i_81_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.918 | TNS=-1524.527 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[2]_i_80_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.917 | TNS=-1524.507 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[7]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[7]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[3]. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[3]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.916 | TNS=-1524.165 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.916 | TNS=-1524.164 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[11]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[11]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.915 | TNS=-1524.070 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[3]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[2]. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[2]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.910 | TNS=-1523.723 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[23]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[23]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.908 | TNS=-1523.630 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[1]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[1]_i_103_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.907 | TNS=-1523.629 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[1]_i_102_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.901 | TNS=-1523.623 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[1]_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[1]_12. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[3]_i_2__4_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.894 | TNS=-1523.227 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/FSM_onehot_state_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/FSM_onehot_state_reg[2]_0. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[24]_i_24_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.886 | TNS=-1522.891 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[19]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[19]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[19]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[19]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[19]_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_2. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[0]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.883 | TNS=-1521.977 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[16]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.862 | TNS=-1521.911 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[13]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[13]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/FSM_onehot_state_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/FSM_onehot_state_reg[2]. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[16]_i_24_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.862 | TNS=-1521.147 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[1]_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cpu/ecen5593_startercode/core/r_ex_brnchop/codasip_tmp_var_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_brnchop/codasip_tmp_var_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.857 | TNS=-1522.061 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_10_n_0. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_10_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.852 | TNS=-1521.916 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[4]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[4]. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[4]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.845 | TNS=-1515.228 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_ex_brnchop/codasip_tmp_var_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_8__0_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr_reg[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_13__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.838 | TNS=-1508.683 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_7_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.837 | TNS=-1508.664 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_me_rd/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[5]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.827 | TNS=-1508.392 |
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_10_n_0. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_10_comp_1.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_15_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.819 | TNS=-1508.068 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[11]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.810 | TNS=-1507.897 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[21]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[21]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.803 | TNS=-1507.875 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_pc/r_wb_pc_Q_wire[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[5]. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[5]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.800 | TNS=-1498.737 |
INFO: [Physopt 32-601] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_3_n_0. Net driver cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_3 was replaced.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.798 | TNS=-1498.697 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_12__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[17]_i_6_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[17]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.792 | TNS=-1495.267 |
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/r_ex_rs1/ASYNC_LOW.Q_reg_reg[4]_0[3].  Re-placed instance cpu/ecen5593_startercode/core/r_ex_rs1/ASYNC_LOW.Q_reg_reg[3]
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_rs1/ASYNC_LOW.Q_reg_reg[4]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.788 | TNS=-1495.815 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[5]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[5]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.788 | TNS=-1495.698 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[21]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[21]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.784 | TNS=-1495.635 |
INFO: [Physopt 32-702] Processed net main_mem/ram_inst/ram_inst/mem_dout[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_mem/ram_inst/ram_inst/dout_o_reg[22]_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_mem/ram_inst/ram_inst/dout_o[22]_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_mem/ram_inst/ram_inst/dout_o_reg[22]_i_23__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_mem/ram_inst/ram_inst/dout_o_reg[22]_i_54__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_mem/ram_inst/ram_inst/dout_o[22]_i_116__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/D[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.779 | TNS=-1493.258 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_7_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.773 | TNS=-1493.180 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.772 | TNS=-1493.069 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr_reg[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_14__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.768 | TNS=-1488.647 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[23]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[23]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[23]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_14. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[24]_i_57_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.747 | TNS=-1487.991 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_8__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.742 | TNS=-1488.956 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[16]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ex/tmp_codasip_conv_mux_s_ex_fwd2_D_ACT_wire_2[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.740 | TNS=-1488.792 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_8__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.732 | TNS=-1484.557 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[12]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[12]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[12]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_11. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[12]_i_56_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.725 | TNS=-1484.277 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_7__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.723 | TNS=-1480.493 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[23]_i_7__1_n_0.  Re-placed instance cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[23]_i_7__1
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[23]_i_7__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.705 | TNS=-1480.374 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[2]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[4]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.702 | TNS=-1480.073 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[13]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_12. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[16]_i_57_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.697 | TNS=-1479.834 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_me_rd/codasip_tmp_var_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg[23]_i_9__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_array[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sysclk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sysclk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_me_rd/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[1]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[1]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[1]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[1]_i_101_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.692 | TNS=-1479.826 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[6]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[6]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[6]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[6]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[6]_i_107_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.691 | TNS=-1479.825 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[6]_i_106_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-1479.796 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net inst_mem/ram_inst/ram_inst/dout_o[1]_i_100_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.682 | TNS=-1479.776 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[7].  Re-placed instance cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[7]_i_1__0
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.673 | TNS=-1475.636 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[7]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[7]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[7]_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[1]_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[5]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_me_rd/codasip_tmp_var_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg[23]_i_9__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_array[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sysclk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sysclk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.673 | TNS=-1475.636 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 4693.906 ; gain = 0.164
Phase 3 Critical Path Optimization | Checksum: 275311217

Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 4693.906 ; gain = 1858.750

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.673 | TNS=-1475.636 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_me_rd/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[7]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[7]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[7]_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_9. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/r_ex_pc/waddr[1]_i_2__0_comp_2.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[1]_12. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.671 | TNS=-1475.647 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_ex_brnchop/codasip_tmp_var_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_8__0_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr_reg[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_11__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.663 | TNS=-1472.741 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[1]_12_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[1]_12_repN_1. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[3]_i_2__4_comp_3.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.654 | TNS=-1472.615 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_pc/r_wb_pc_Q_wire[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[1]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[1]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[1]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[1]_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[0]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.650 | TNS=-1472.591 |
INFO: [Physopt 32-702] Processed net main_mem/ram_inst/ram_inst/mem_dout[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_mem/ram_inst/ram_inst/dout_o_reg[22]_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_mem/ram_inst/ram_inst/dout_o[22]_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_mem/ram_inst/ram_inst/dout_o_reg[22]_i_23__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_mem/ram_inst/ram_inst/dout_o_reg[22]_i_54__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_mem/ram_inst/ram_inst/dout_o[22]_i_116__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cpu/ecen5593_startercode/core/r_wb_rd/D[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/D[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.649 | TNS=-1474.607 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr_reg[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[0]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[0]_4[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.627 | TNS=-1472.209 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_14__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_6_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.622 | TNS=-1481.609 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_13__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[13]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[13]_0. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[13]_i_6_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ex/tmp_codasip_conv_mux_s_ex_fwd2_D_ACT_wire_2[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.621 | TNS=-1481.686 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_10. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/dout_o[8]_i_56_comp_1.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[1]_11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.620 | TNS=-1481.711 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_10__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[23]_i_6_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[23]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.616 | TNS=-1518.219 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_12__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.612 | TNS=-1517.485 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[7]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[7]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[3]. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[3]_i_1__0_comp_1.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_ex_pc/s_ex_bradd[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.606 | TNS=-1517.164 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_9_n_0. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_9_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ex/tmp_codasip_conv_mux_s_ex_fwd2_D_ACT_wire_2[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.603 | TNS=-1517.172 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_12__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[15]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ex/tmp_codasip_conv_mux_s_ex_fwd2_D_ACT_wire_2[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.603 | TNS=-1517.172 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_6__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.603 | TNS=-1517.172 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[25]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[25]_0. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[25]_i_6_comp.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ex/tmp_codasip_conv_mux_s_ex_fwd2_D_ACT_wire_2[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.601 | TNS=-1516.334 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[31]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ex/tmp_codasip_conv_mux_s_ex_fwd2_D_ACT_wire_2[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.601 | TNS=-1516.334 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[12]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ex/tmp_codasip_conv_mux_s_ex_fwd2_D_ACT_wire_2[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.599 | TNS=-1516.114 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[3]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[2]. Critical path length was reduced through logic transformation on cell cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[2]_i_1__0_comp_1.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[1]_11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.598 | TNS=-1515.971 |
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[1]_12_repN.  Re-placed instance cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[3]_i_2__4_comp_1
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[1]_12_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.598 | TNS=-1515.971 |
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[7]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[7]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[7]_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_addr_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_ex_pc/ASYNC_LOW.Q_reg_reg[0]_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_ex_brnchop/codasip_tmp_var_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_8__0_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_15__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.593 | TNS=-1515.591 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_pc/r_wb_pc_Q_wire[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_11__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[20]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ex/tmp_codasip_conv_mux_s_ex_fwd2_D_ACT_wire_2[20].  Re-placed instance cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[28]_i_4
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ex/tmp_codasip_conv_mux_s_ex_fwd2_D_ACT_wire_2[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.592 | TNS=-1514.510 |
INFO: [Physopt 32-702] Processed net main_mem/ram_inst/ram_inst/mem_dout[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_mem/ram_inst/ram_inst/dout_o_reg[17]_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_mem/ram_inst/ram_inst/dout_o[17]_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_mem/ram_inst/ram_inst/dout_o_reg[17]_i_22__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_mem/ram_inst/ram_inst/dout_o_reg[17]_i_52__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_mem/ram_inst/ram_inst/dout_o[17]_i_113__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/r_wb_rd/D[0]_repN.  Re-placed instance cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_1_replica
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/D[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.586 | TNS=-1513.741 |
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_14__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ex/tmp_codasip_conv_mux_s_ex_fwd2_D_ACT_wire_2[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.585 | TNS=-1513.666 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[31]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ex/tmp_codasip_conv_mux_s_ex_fwd2_D_ACT_wire_2[31]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_dout[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[18]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o[18]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/dout_o_reg[18]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/FSM_onehot_state_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_ex_pc/s_ex_bradd[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ex/data1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/be[0]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[0]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[10]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ex/tmp_codasip_conv_mux_s_ex_fwd2_D_ACT_wire_2[10]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_16__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ex/tmp_codasip_conv_mux_s_ex_fwd2_D_ACT_wire_2[5]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_pc/r_wb_pc_Q_wire[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_15__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[6]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_10__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[23]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ex/tmp_codasip_conv_mux_s_ex_fwd2_D_ACT_wire_2[23].  Re-placed instance cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[31]_i_4__0
INFO: [Physopt 32-702] Processed net main_mem/ram_inst/ram_inst/mem_dout[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_mem/ram_inst/ram_inst/dout_o_reg[22]_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_mem/ram_inst/ram_inst/dout_o[22]_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_mem/ram_inst/ram_inst/dout_o_reg[22]_i_23__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_mem/ram_inst/ram_inst/dout_o_reg[22]_i_54__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[1]_41.  Re-placed instance cpu/ecen5593_startercode/core/r_wb_rd/dout_o[24]_i_56
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/waddr[7]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[0]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg_reg[0]_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[23]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[23]_i_8__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_mem/ram_inst/ram_inst/mem_array[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sysclk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sysclk. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 7007.754 ; gain = 0.164
Phase 4 Critical Path Optimization | Checksum: 1dc5605b9

Time (s): cpu = 00:00:59 ; elapsed = 00:01:41 . Memory (MB): peak = 7007.754 ; gain = 4172.598
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 7007.754 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.529 | TNS=-1476.504 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.533  |         61.402  |           11  |              0  |                   106  |           0  |           2  |  00:01:39  |
|  Total          |          0.533  |         61.402  |           11  |              0  |                   106  |           0  |           3  |  00:01:39  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 7007.754 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1dc5605b9

Time (s): cpu = 00:00:59 ; elapsed = 00:01:41 . Memory (MB): peak = 7007.754 ; gain = 4172.598
INFO: [Common 17-83] Releasing license: Implementation
664 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:45 . Memory (MB): peak = 7007.754 ; gain = 4172.598
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 7023.746 ; gain = 6.051
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7023.746 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7023.746 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 7023.746 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 7023.746 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 7023.746 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 7023.746 ; gain = 6.051
INFO: [Common 17-1381] The checkpoint 'C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.runs/impl_1/Zybo_Z7_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5332f8d9 ConstDB: 0 ShapeSum: cc605177 RouteDB: 0
Post Restoration Checksum: NetGraph: 2999d208 | NumContArr: ea9ec6e0 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2998a8e22

Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 7060.246 ; gain = 19.570

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2998a8e22

Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 7060.246 ; gain = 19.570

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2998a8e22

Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 7060.246 ; gain = 19.570
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 262727f58

Time (s): cpu = 00:00:43 ; elapsed = 00:00:55 . Memory (MB): peak = 7060.246 ; gain = 19.570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.215 | TNS=-1283.234| WHS=-0.142 | THS=-20.593|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 21942
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 21942
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 246a7cb09

Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 7060.246 ; gain = 19.570

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 246a7cb09

Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 7060.246 ; gain = 19.570

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1d3134a60

Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 7060.246 ; gain = 19.570
Phase 3 Initial Routing | Checksum: 1d3134a60

Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 7060.246 ; gain = 19.570
INFO: [Route 35-580] Design has 33 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                             |
+====================+===================+=================================================================+
| sys_clk_pin        | sys_clk_pin       | cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[19]/D    |
| sys_clk_pin        | sys_clk_pin       | cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[17]/D    |
| sys_clk_pin        | sys_clk_pin       | cpu/ecen5593_startercode/core/r_id_pc/ASYNC_LOW.Q_reg_reg[21]/D |
| sys_clk_pin        | sys_clk_pin       | cpu/ecen5593_startercode/core/r_id_pc/ASYNC_LOW.Q_reg_reg[20]/D |
| sys_clk_pin        | sys_clk_pin       | cpu/ecen5593_startercode/core/r_id_pc/ASYNC_LOW.Q_reg_reg[23]/D |
+--------------------+-------------------+-----------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6240
 Number of Nodes with overlaps = 1607
 Number of Nodes with overlaps = 648
 Number of Nodes with overlaps = 397
 Number of Nodes with overlaps = 159
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.221 | TNS=-7405.707| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 345a7ced3

Time (s): cpu = 00:04:39 ; elapsed = 00:02:26 . Memory (MB): peak = 7060.246 ; gain = 19.570

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 688
 Number of Nodes with overlaps = 485
 Number of Nodes with overlaps = 324
 Number of Nodes with overlaps = 173
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.739 | TNS=-7289.326| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16a68690d

Time (s): cpu = 00:07:12 ; elapsed = 00:03:32 . Memory (MB): peak = 7060.246 ; gain = 19.570

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 300
Phase 4.3 Global Iteration 2 | Checksum: 1f678720c

Time (s): cpu = 00:07:16 ; elapsed = 00:03:35 . Memory (MB): peak = 7060.246 ; gain = 19.570
Phase 4 Rip-up And Reroute | Checksum: 1f678720c

Time (s): cpu = 00:07:16 ; elapsed = 00:03:35 . Memory (MB): peak = 7060.246 ; gain = 19.570

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 22c5a766e

Time (s): cpu = 00:07:16 ; elapsed = 00:03:36 . Memory (MB): peak = 7060.246 ; gain = 19.570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.738 | TNS=-6939.468| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1cd0e4409

Time (s): cpu = 00:07:16 ; elapsed = 00:03:36 . Memory (MB): peak = 7060.246 ; gain = 19.570

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cd0e4409

Time (s): cpu = 00:07:16 ; elapsed = 00:03:36 . Memory (MB): peak = 7060.246 ; gain = 19.570
Phase 5 Delay and Skew Optimization | Checksum: 1cd0e4409

Time (s): cpu = 00:07:16 ; elapsed = 00:03:36 . Memory (MB): peak = 7060.246 ; gain = 19.570

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 222d18f70

Time (s): cpu = 00:07:16 ; elapsed = 00:03:38 . Memory (MB): peak = 7060.246 ; gain = 19.570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.738 | TNS=-6938.475| WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 261505e50

Time (s): cpu = 00:07:16 ; elapsed = 00:03:38 . Memory (MB): peak = 7060.246 ; gain = 19.570
Phase 6 Post Hold Fix | Checksum: 261505e50

Time (s): cpu = 00:07:16 ; elapsed = 00:03:38 . Memory (MB): peak = 7060.246 ; gain = 19.570

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 29.5925 %
  Global Horizontal Routing Utilization  = 35.8444 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 4x4 Area, Max Cong = 88.1194%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X12Y20 -> INT_R_X15Y23
South Dir 8x8 Area, Max Cong = 90.4842%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X8Y4 -> INT_R_X15Y11
East Dir 4x4 Area, Max Cong = 87.7757%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X4Y16 -> INT_R_X7Y19
   INT_L_X8Y16 -> INT_R_X11Y19
   INT_L_X8Y12 -> INT_R_X11Y15
West Dir 8x8 Area, Max Cong = 91.8658%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y20 -> INT_R_X23Y27
   INT_L_X16Y12 -> INT_R_X23Y19

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.75 Sparse Ratio: 0.5625
Direction: South
----------------
Congested clusters found at Level 3
Effective congestion level: 3 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.428571 Sparse Ratio: 1.125
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.25 Sparse Ratio: 0.8125

Phase 7 Route finalize | Checksum: 261505e50

Time (s): cpu = 00:07:16 ; elapsed = 00:03:38 . Memory (MB): peak = 7060.246 ; gain = 19.570

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 261505e50

Time (s): cpu = 00:07:16 ; elapsed = 00:03:38 . Memory (MB): peak = 7060.246 ; gain = 19.570

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 250d9732f

Time (s): cpu = 00:07:17 ; elapsed = 00:03:39 . Memory (MB): peak = 7060.246 ; gain = 19.570

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.738 | TNS=-6938.475| WHS=0.035  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 250d9732f

Time (s): cpu = 00:07:17 ; elapsed = 00:03:40 . Memory (MB): peak = 7060.246 ; gain = 19.570
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1564cb414

Time (s): cpu = 00:07:17 ; elapsed = 00:03:40 . Memory (MB): peak = 7060.246 ; gain = 19.570
Ending Routing Task | Checksum: 1564cb414

Time (s): cpu = 00:07:18 ; elapsed = 00:03:41 . Memory (MB): peak = 7060.246 ; gain = 19.570

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
683 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:20 ; elapsed = 00:03:43 . Memory (MB): peak = 7060.246 ; gain = 36.500
INFO: [runtcl-4] Executing : report_drc -file Zybo_Z7_top_drc_routed.rpt -pb Zybo_Z7_top_drc_routed.pb -rpx Zybo_Z7_top_drc_routed.rpx
Command: report_drc -file Zybo_Z7_top_drc_routed.rpt -pb Zybo_Z7_top_drc_routed.pb -rpx Zybo_Z7_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.runs/impl_1/Zybo_Z7_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Zybo_Z7_top_methodology_drc_routed.rpt -pb Zybo_Z7_top_methodology_drc_routed.pb -rpx Zybo_Z7_top_methodology_drc_routed.rpx
Command: report_methodology -file Zybo_Z7_top_methodology_drc_routed.rpt -pb Zybo_Z7_top_methodology_drc_routed.pb -rpx Zybo_Z7_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.runs/impl_1/Zybo_Z7_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7060.246 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file Zybo_Z7_top_power_routed.rpt -pb Zybo_Z7_top_power_summary_routed.pb -rpx Zybo_Z7_top_power_routed.rpx
Command: report_power -file Zybo_Z7_top_power_routed.rpt -pb Zybo_Z7_top_power_summary_routed.pb -rpx Zybo_Z7_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
693 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7060.246 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file Zybo_Z7_top_route_status.rpt -pb Zybo_Z7_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Zybo_Z7_top_timing_summary_routed.rpt -pb Zybo_Z7_top_timing_summary_routed.pb -rpx Zybo_Z7_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Zybo_Z7_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Zybo_Z7_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Zybo_Z7_top_bus_skew_routed.rpt -pb Zybo_Z7_top_bus_skew_routed.pb -rpx Zybo_Z7_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 7060.246 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7060.246 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7060.246 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 7060.246 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 7060.246 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 7060.246 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 7060.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.runs/impl_1/Zybo_Z7_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 12:42:41 2024...
