<stg><name>Filter_HW</name>


<trans_list>

<trans id="14" from="1" to="2">
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="15" from="2" to="3">
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16" from="3" to="4">
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
:3  %Temp = alloca [518400 x i8], align 1

]]></Node>
<StgValue><ssdm name="Temp"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="6" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:4  call fastcc void @Filter_horizontal_HW([5184000 x i8]* %Input_r, [518400 x i8]* %Temp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:4  call fastcc void @Filter_horizontal_HW([5184000 x i8]* %Input_r, [518400 x i8]* %Temp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="8" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:5  call fastcc void @Filter_vertical([518400 x i8]* %Temp, [5184000 x i8]* %Output_r) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="9" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([5184000 x i8]* %Input_r) nounwind, !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([5184000 x i8]* %Output_r) nounwind, !map !25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @Filter_HW_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:5  call fastcc void @Filter_vertical([518400 x i8]* %Temp, [5184000 x i8]* %Output_r) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0">
<![CDATA[
:6  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="17" name="Input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="Input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="18" name="Output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="Output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="20" from="StgValue_19" to="Temp" fromId="19" toId="5">
</dataflow>
<dataflow id="22" from="Filter_horizontal_HW" to="StgValue_6" fromId="21" toId="6">
</dataflow>
<dataflow id="23" from="Input_r" to="StgValue_6" fromId="17" toId="6">
</dataflow>
<dataflow id="24" from="Temp" to="StgValue_6" fromId="5" toId="6">
</dataflow>
<dataflow id="25" from="Filter_horizontal_HW" to="StgValue_7" fromId="21" toId="7">
</dataflow>
<dataflow id="26" from="Input_r" to="StgValue_7" fromId="17" toId="7">
</dataflow>
<dataflow id="27" from="Temp" to="StgValue_7" fromId="5" toId="7">
</dataflow>
<dataflow id="29" from="Filter_vertical" to="StgValue_8" fromId="28" toId="8">
</dataflow>
<dataflow id="30" from="Temp" to="StgValue_8" fromId="5" toId="8">
</dataflow>
<dataflow id="31" from="Output_r" to="StgValue_8" fromId="18" toId="8">
</dataflow>
<dataflow id="33" from="_ssdm_op_SpecBitsMap" to="StgValue_9" fromId="32" toId="9">
</dataflow>
<dataflow id="34" from="Input_r" to="StgValue_9" fromId="17" toId="9">
</dataflow>
<dataflow id="35" from="_ssdm_op_SpecBitsMap" to="StgValue_10" fromId="32" toId="10">
</dataflow>
<dataflow id="36" from="Output_r" to="StgValue_10" fromId="18" toId="10">
</dataflow>
<dataflow id="38" from="_ssdm_op_SpecTopModule" to="StgValue_11" fromId="37" toId="11">
</dataflow>
<dataflow id="40" from="Filter_HW_str" to="StgValue_11" fromId="39" toId="11">
</dataflow>
<dataflow id="41" from="Filter_vertical" to="StgValue_12" fromId="28" toId="12">
</dataflow>
<dataflow id="42" from="Temp" to="StgValue_12" fromId="5" toId="12">
</dataflow>
<dataflow id="43" from="Output_r" to="StgValue_12" fromId="18" toId="12">
</dataflow>
</dataflows>


</stg>
