Classic Timing Analyzer report for hardware
Thu Apr 12 21:27:29 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                   ; To                                                                                                                                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.528 ns                         ; reset                                  ; controlador:ctrl|state[3]                                                                                                                ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 23.067 ns                        ; Instr_Reg:inst_reg|Instr20_16[1]       ; EntradaULA2[1]                                                                                                                           ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.287 ns                        ; reset                                  ; controlador:ctrl|state[1]                                                                                                                ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 70.48 MHz ( period = 14.189 ns ) ; Banco_reg:BancoDeRegistradores|Reg3[2] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                        ;                                                                                                                                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 70.48 MHz ( period = 14.189 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 13.962 ns               ;
; N/A                                     ; 71.20 MHz ( period = 14.045 ns )                    ; controlador:ctrl|state[2]               ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 13.803 ns               ;
; N/A                                     ; 72.61 MHz ( period = 13.773 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 13.548 ns               ;
; N/A                                     ; 72.89 MHz ( period = 13.720 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 13.493 ns               ;
; N/A                                     ; 72.92 MHz ( period = 13.714 ns )                    ; Instr_Reg:inst_reg|Instr25_21[4]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 13.499 ns               ;
; N/A                                     ; 73.02 MHz ( period = 13.695 ns )                    ; Instr_Reg:inst_reg|Instr25_21[1]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 13.470 ns               ;
; N/A                                     ; 73.08 MHz ( period = 13.683 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg18[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.421 ns               ;
; N/A                                     ; 73.08 MHz ( period = 13.683 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg26[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.421 ns               ;
; N/A                                     ; 73.15 MHz ( period = 13.671 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Registrador:PCreg|Saida[15]                                                                                                              ; clock      ; clock    ; None                        ; None                      ; 13.411 ns               ;
; N/A                                     ; 73.19 MHz ( period = 13.664 ns )                    ; controlador:ctrl|state[3]               ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 13.422 ns               ;
; N/A                                     ; 73.30 MHz ( period = 13.642 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 13.427 ns               ;
; N/A                                     ; 73.38 MHz ( period = 13.628 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; clock      ; clock    ; None                        ; None                      ; 13.385 ns               ;
; N/A                                     ; 73.57 MHz ( period = 13.592 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 13.349 ns               ;
; N/A                                     ; 73.66 MHz ( period = 13.576 ns )                    ; controlador:ctrl|state[2]               ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 13.334 ns               ;
; N/A                                     ; 73.77 MHz ( period = 13.556 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg9[15]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 13.318 ns               ;
; N/A                                     ; 73.77 MHz ( period = 13.555 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg13[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.317 ns               ;
; N/A                                     ; 73.78 MHz ( period = 13.553 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 13.326 ns               ;
; N/A                                     ; 73.86 MHz ( period = 13.539 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg18[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.262 ns               ;
; N/A                                     ; 73.86 MHz ( period = 13.539 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg26[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.262 ns               ;
; N/A                                     ; 73.91 MHz ( period = 13.530 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 13.286 ns               ;
; N/A                                     ; 73.93 MHz ( period = 13.527 ns )                    ; controlador:ctrl|state[2]               ; Registrador:PCreg|Saida[15]                                                                                                              ; clock      ; clock    ; None                        ; None                      ; 13.252 ns               ;
; N/A                                     ; 74.07 MHz ( period = 13.501 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 13.257 ns               ;
; N/A                                     ; 74.13 MHz ( period = 13.489 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 13.246 ns               ;
; N/A                                     ; 74.16 MHz ( period = 13.484 ns )                    ; controlador:ctrl|state[2]               ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; clock      ; clock    ; None                        ; None                      ; 13.226 ns               ;
; N/A                                     ; 74.16 MHz ( period = 13.484 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg16[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.261 ns               ;
; N/A                                     ; 74.16 MHz ( period = 13.484 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg0[12]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 13.261 ns               ;
; N/A                                     ; 74.36 MHz ( period = 13.448 ns )                    ; controlador:ctrl|state[2]               ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 13.190 ns               ;
; N/A                                     ; 74.37 MHz ( period = 13.446 ns )                    ; Banco_reg:BancoDeRegistradores|Reg5[3]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 13.197 ns               ;
; N/A                                     ; 74.45 MHz ( period = 13.431 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 13.187 ns               ;
; N/A                                     ; 74.47 MHz ( period = 13.429 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg4[12]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 13.221 ns               ;
; N/A                                     ; 74.47 MHz ( period = 13.428 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg12[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.220 ns               ;
; N/A                                     ; 74.50 MHz ( period = 13.423 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg26[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.216 ns               ;
; N/A                                     ; 74.50 MHz ( period = 13.422 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg2[12]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 13.209 ns               ;
; N/A                                     ; 74.51 MHz ( period = 13.421 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg18[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.208 ns               ;
; N/A                                     ; 74.53 MHz ( period = 13.418 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg10[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.211 ns               ;
; N/A                                     ; 74.56 MHz ( period = 13.412 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg9[15]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 13.159 ns               ;
; N/A                                     ; 74.57 MHz ( period = 13.411 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg13[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.158 ns               ;
; N/A                                     ; 74.57 MHz ( period = 13.410 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg14[13]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.132 ns               ;
; N/A                                     ; 74.57 MHz ( period = 13.410 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg30[13]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.132 ns               ;
; N/A                                     ; 74.58 MHz ( period = 13.409 ns )                    ; controlador:ctrl|state[2]               ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 13.167 ns               ;
; N/A                                     ; 74.64 MHz ( period = 13.397 ns )                    ; Banco_reg:BancoDeRegistradores|Reg8[3]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 13.207 ns               ;
; N/A                                     ; 74.75 MHz ( period = 13.378 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg30[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.169 ns               ;
; N/A                                     ; 74.76 MHz ( period = 13.376 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg14[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.167 ns               ;
; N/A                                     ; 74.79 MHz ( period = 13.370 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 13.126 ns               ;
; N/A                                     ; 74.79 MHz ( period = 13.370 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg2[15]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 13.118 ns               ;
; N/A                                     ; 74.81 MHz ( period = 13.368 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg5[12]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 13.129 ns               ;
; N/A                                     ; 74.81 MHz ( period = 13.368 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg10[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.116 ns               ;
; N/A                                     ; 74.81 MHz ( period = 13.367 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg29[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.116 ns               ;
; N/A                                     ; 74.81 MHz ( period = 13.367 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg28[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.159 ns               ;
; N/A                                     ; 74.81 MHz ( period = 13.367 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg18[16]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.105 ns               ;
; N/A                                     ; 74.81 MHz ( period = 13.367 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg26[16]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.105 ns               ;
; N/A                                     ; 74.82 MHz ( period = 13.366 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg8[12]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 13.145 ns               ;
; N/A                                     ; 74.83 MHz ( period = 13.364 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg21[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.142 ns               ;
; N/A                                     ; 74.83 MHz ( period = 13.364 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg20[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.156 ns               ;
; N/A                                     ; 74.83 MHz ( period = 13.364 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg24[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.143 ns               ;
; N/A                                     ; 74.84 MHz ( period = 13.361 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg17[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.139 ns               ;
; N/A                                     ; 74.85 MHz ( period = 13.360 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg27[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.110 ns               ;
; N/A                                     ; 74.85 MHz ( period = 13.360 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg25[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.110 ns               ;
; N/A                                     ; 74.87 MHz ( period = 13.357 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg11[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.094 ns               ;
; N/A                                     ; 74.88 MHz ( period = 13.355 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg15[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.092 ns               ;
; N/A                                     ; 74.93 MHz ( period = 13.345 ns )                    ; controlador:ctrl|state[2]               ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 13.087 ns               ;
; N/A                                     ; 74.96 MHz ( period = 13.340 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg16[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.102 ns               ;
; N/A                                     ; 74.96 MHz ( period = 13.340 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg0[12]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 13.102 ns               ;
; N/A                                     ; 75.04 MHz ( period = 13.327 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg0[16]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 13.071 ns               ;
; N/A                                     ; 75.05 MHz ( period = 13.324 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg15[16]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.061 ns               ;
; N/A                                     ; 75.05 MHz ( period = 13.324 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg16[16]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.068 ns               ;
; N/A                                     ; 75.07 MHz ( period = 13.321 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg11[16]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.058 ns               ;
; N/A                                     ; 75.09 MHz ( period = 13.317 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg23[16]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.053 ns               ;
; N/A                                     ; 75.11 MHz ( period = 13.314 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg14[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.105 ns               ;
; N/A                                     ; 75.11 MHz ( period = 13.314 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg30[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.105 ns               ;
; N/A                                     ; 75.11 MHz ( period = 13.314 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg19[16]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.050 ns               ;
; N/A                                     ; 75.15 MHz ( period = 13.306 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg8[13]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 13.030 ns               ;
; N/A                                     ; 75.15 MHz ( period = 13.306 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg0[13]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 13.030 ns               ;
; N/A                                     ; 75.17 MHz ( period = 13.304 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 13.079 ns               ;
; N/A                                     ; 75.17 MHz ( period = 13.304 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg23[13]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.039 ns               ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg21[13]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.035 ns               ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg7[15]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 13.096 ns               ;
; N/A                                     ; 75.21 MHz ( period = 13.296 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg27[16]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.046 ns               ;
; N/A                                     ; 75.21 MHz ( period = 13.296 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg25[16]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.046 ns               ;
; N/A                                     ; 75.24 MHz ( period = 13.291 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 13.047 ns               ;
; N/A                                     ; 75.26 MHz ( period = 13.288 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg3[15]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 13.058 ns               ;
; N/A                                     ; 75.26 MHz ( period = 13.287 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg12[13]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.072 ns               ;
; N/A                                     ; 75.27 MHz ( period = 13.286 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg28[13]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.071 ns               ;
; N/A                                     ; 75.27 MHz ( period = 13.286 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg22[13]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.070 ns               ;
; N/A                                     ; 75.27 MHz ( period = 13.285 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg4[12]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 13.062 ns               ;
; N/A                                     ; 75.27 MHz ( period = 13.285 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg6[13]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 13.069 ns               ;
; N/A                                     ; 75.28 MHz ( period = 13.284 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg12[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.061 ns               ;
; N/A                                     ; 75.31 MHz ( period = 13.279 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg26[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.057 ns               ;
; N/A                                     ; 75.31 MHz ( period = 13.278 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg2[12]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 13.050 ns               ;
; N/A                                     ; 75.32 MHz ( period = 13.277 ns )                    ; Banco_reg:BancoDeRegistradores|Reg26[2] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 13.073 ns               ;
; N/A                                     ; 75.32 MHz ( period = 13.277 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg18[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.049 ns               ;
; N/A                                     ; 75.34 MHz ( period = 13.274 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg10[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.052 ns               ;
; N/A                                     ; 75.34 MHz ( period = 13.273 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg12[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.065 ns               ;
; N/A                                     ; 75.35 MHz ( period = 13.272 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg4[15]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 13.064 ns               ;
; N/A                                     ; 75.37 MHz ( period = 13.267 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Banco_reg:BancoDeRegistradores|Reg18[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.007 ns               ;
; N/A                                     ; 75.37 MHz ( period = 13.267 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Banco_reg:BancoDeRegistradores|Reg26[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.007 ns               ;
; N/A                                     ; 75.38 MHz ( period = 13.266 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg14[13]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.973 ns               ;
; N/A                                     ; 75.38 MHz ( period = 13.266 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg30[13]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.973 ns               ;
; N/A                                     ; 75.39 MHz ( period = 13.265 ns )                    ; Banco_reg:BancoDeRegistradores|Reg10[3] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 13.053 ns               ;
; N/A                                     ; 75.39 MHz ( period = 13.265 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg19[13]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.048 ns               ;
; N/A                                     ; 75.39 MHz ( period = 13.265 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg1[16]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 13.026 ns               ;
; N/A                                     ; 75.39 MHz ( period = 13.264 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg22[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.050 ns               ;
; N/A                                     ; 75.39 MHz ( period = 13.264 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg5[16]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 13.025 ns               ;
; N/A                                     ; 75.40 MHz ( period = 13.262 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg17[13]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.045 ns               ;
; N/A                                     ; 75.40 MHz ( period = 13.262 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg29[13]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.026 ns               ;
; N/A                                     ; 75.41 MHz ( period = 13.261 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg31[13]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.025 ns               ;
; N/A                                     ; 75.44 MHz ( period = 13.255 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Registrador:PCreg|Saida[15]                                                                                                              ; clock      ; clock    ; None                        ; None                      ; 12.997 ns               ;
; N/A                                     ; 75.49 MHz ( period = 13.246 ns )                    ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 12.992 ns               ;
; N/A                                     ; 75.50 MHz ( period = 13.245 ns )                    ; Instr_Reg:inst_reg|Instr25_21[4]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 13.030 ns               ;
; N/A                                     ; 75.52 MHz ( period = 13.241 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]         ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 13.000 ns               ;
; N/A                                     ; 75.52 MHz ( period = 13.241 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg27[13]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.007 ns               ;
; N/A                                     ; 75.56 MHz ( period = 13.234 ns )                    ; Banco_reg:BancoDeRegistradores|Reg16[2] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 13.042 ns               ;
; N/A                                     ; 75.56 MHz ( period = 13.234 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg30[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.010 ns               ;
; N/A                                     ; 75.57 MHz ( period = 13.232 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg14[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.008 ns               ;
; N/A                                     ; 75.61 MHz ( period = 13.226 ns )                    ; Instr_Reg:inst_reg|Instr25_21[1]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 13.001 ns               ;
; N/A                                     ; 75.61 MHz ( period = 13.226 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg2[15]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 12.959 ns               ;
; N/A                                     ; 75.62 MHz ( period = 13.224 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg5[12]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 12.970 ns               ;
; N/A                                     ; 75.62 MHz ( period = 13.224 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg10[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.957 ns               ;
; N/A                                     ; 75.63 MHz ( period = 13.223 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg29[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.957 ns               ;
; N/A                                     ; 75.63 MHz ( period = 13.223 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg28[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 13.000 ns               ;
; N/A                                     ; 75.63 MHz ( period = 13.223 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg18[16]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.946 ns               ;
; N/A                                     ; 75.63 MHz ( period = 13.223 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg26[16]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.946 ns               ;
; N/A                                     ; 75.63 MHz ( period = 13.222 ns )                    ; Banco_reg:BancoDeRegistradores|Reg0[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 12.979 ns               ;
; N/A                                     ; 75.63 MHz ( period = 13.222 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg8[12]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 12.986 ns               ;
; N/A                                     ; 75.64 MHz ( period = 13.220 ns )                    ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 13.010 ns               ;
; N/A                                     ; 75.64 MHz ( period = 13.220 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg21[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.983 ns               ;
; N/A                                     ; 75.64 MHz ( period = 13.220 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg20[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.997 ns               ;
; N/A                                     ; 75.64 MHz ( period = 13.220 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg24[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.984 ns               ;
; N/A                                     ; 75.66 MHz ( period = 13.217 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg17[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.980 ns               ;
; N/A                                     ; 75.67 MHz ( period = 13.216 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg27[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.951 ns               ;
; N/A                                     ; 75.67 MHz ( period = 13.216 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg25[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.951 ns               ;
; N/A                                     ; 75.68 MHz ( period = 13.213 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg11[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.935 ns               ;
; N/A                                     ; 75.69 MHz ( period = 13.212 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; clock      ; clock    ; None                        ; None                      ; 12.971 ns               ;
; N/A                                     ; 75.69 MHz ( period = 13.211 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg15[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.933 ns               ;
; N/A                                     ; 75.71 MHz ( period = 13.209 ns )                    ; Banco_reg:BancoDeRegistradores|Reg21[2] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 13.008 ns               ;
; N/A                                     ; 75.71 MHz ( period = 13.208 ns )                    ; Instr_Reg:inst_reg|Instr25_21[4]        ; Banco_reg:BancoDeRegistradores|Reg18[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.958 ns               ;
; N/A                                     ; 75.71 MHz ( period = 13.208 ns )                    ; Instr_Reg:inst_reg|Instr25_21[4]        ; Banco_reg:BancoDeRegistradores|Reg26[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.958 ns               ;
; N/A                                     ; 75.76 MHz ( period = 13.199 ns )                    ; Banco_reg:BancoDeRegistradores|Reg5[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 12.950 ns               ;
; N/A                                     ; 75.78 MHz ( period = 13.196 ns )                    ; Instr_Reg:inst_reg|Instr25_21[4]        ; Registrador:PCreg|Saida[15]                                                                                                              ; clock      ; clock    ; None                        ; None                      ; 12.948 ns               ;
; N/A                                     ; 75.79 MHz ( period = 13.195 ns )                    ; controlador:ctrl|state[3]               ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 12.953 ns               ;
; N/A                                     ; 75.80 MHz ( period = 13.192 ns )                    ; Banco_reg:BancoDeRegistradores|Reg27[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 12.960 ns               ;
; N/A                                     ; 75.82 MHz ( period = 13.189 ns )                    ; Instr_Reg:inst_reg|Instr25_21[1]        ; Banco_reg:BancoDeRegistradores|Reg18[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.929 ns               ;
; N/A                                     ; 75.82 MHz ( period = 13.189 ns )                    ; Instr_Reg:inst_reg|Instr25_21[1]        ; Banco_reg:BancoDeRegistradores|Reg26[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.929 ns               ;
; N/A                                     ; 75.86 MHz ( period = 13.183 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg0[16]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 12.912 ns               ;
; N/A                                     ; 75.87 MHz ( period = 13.180 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg15[16]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.902 ns               ;
; N/A                                     ; 75.87 MHz ( period = 13.180 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg16[16]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.909 ns               ;
; N/A                                     ; 75.89 MHz ( period = 13.177 ns )                    ; Instr_Reg:inst_reg|Instr25_21[1]        ; Registrador:PCreg|Saida[15]                                                                                                              ; clock      ; clock    ; None                        ; None                      ; 12.919 ns               ;
; N/A                                     ; 75.89 MHz ( period = 13.177 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg11[16]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.899 ns               ;
; N/A                                     ; 75.90 MHz ( period = 13.176 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 12.935 ns               ;
; N/A                                     ; 75.91 MHz ( period = 13.173 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 12.958 ns               ;
; N/A                                     ; 75.91 MHz ( period = 13.173 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg23[16]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.894 ns               ;
; N/A                                     ; 75.93 MHz ( period = 13.170 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg14[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.946 ns               ;
; N/A                                     ; 75.93 MHz ( period = 13.170 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg30[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.946 ns               ;
; N/A                                     ; 75.93 MHz ( period = 13.170 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg19[16]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.891 ns               ;
; N/A                                     ; 75.98 MHz ( period = 13.162 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg8[13]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 12.871 ns               ;
; N/A                                     ; 75.98 MHz ( period = 13.162 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg0[13]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 12.871 ns               ;
; N/A                                     ; 75.99 MHz ( period = 13.160 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg23[13]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.880 ns               ;
; N/A                                     ; 75.99 MHz ( period = 13.159 ns )                    ; Banco_reg:BancoDeRegistradores|Reg9[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 12.937 ns               ;
; N/A                                     ; 76.00 MHz ( period = 13.158 ns )                    ; controlador:ctrl|state[3]               ; Banco_reg:BancoDeRegistradores|Reg18[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.881 ns               ;
; N/A                                     ; 76.00 MHz ( period = 13.158 ns )                    ; controlador:ctrl|state[3]               ; Banco_reg:BancoDeRegistradores|Reg26[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.881 ns               ;
; N/A                                     ; 76.01 MHz ( period = 13.156 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg21[13]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.876 ns               ;
; N/A                                     ; 76.01 MHz ( period = 13.156 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg7[15]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 12.937 ns               ;
; N/A                                     ; 76.03 MHz ( period = 13.153 ns )                    ; Instr_Reg:inst_reg|Instr25_21[4]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; clock      ; clock    ; None                        ; None                      ; 12.922 ns               ;
; N/A                                     ; 76.03 MHz ( period = 13.152 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg27[16]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.887 ns               ;
; N/A                                     ; 76.03 MHz ( period = 13.152 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg25[16]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.887 ns               ;
; N/A                                     ; 76.07 MHz ( period = 13.146 ns )                    ; controlador:ctrl|state[3]               ; Registrador:PCreg|Saida[15]                                                                                                              ; clock      ; clock    ; None                        ; None                      ; 12.871 ns               ;
; N/A                                     ; 76.08 MHz ( period = 13.144 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg3[15]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 12.899 ns               ;
; N/A                                     ; 76.09 MHz ( period = 13.143 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg12[13]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.913 ns               ;
; N/A                                     ; 76.09 MHz ( period = 13.142 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg28[13]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.912 ns               ;
; N/A                                     ; 76.09 MHz ( period = 13.142 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg22[13]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.911 ns               ;
; N/A                                     ; 76.10 MHz ( period = 13.141 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[4]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 12.914 ns               ;
; N/A                                     ; 76.10 MHz ( period = 13.141 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg6[13]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 12.910 ns               ;
; N/A                                     ; 76.10 MHz ( period = 13.140 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Banco_reg:BancoDeRegistradores|Reg9[15]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 12.904 ns               ;
; N/A                                     ; 76.11 MHz ( period = 13.139 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Banco_reg:BancoDeRegistradores|Reg13[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.903 ns               ;
; N/A                                     ; 76.12 MHz ( period = 13.138 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg23[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.874 ns               ;
; N/A                                     ; 76.12 MHz ( period = 13.137 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 12.912 ns               ;
; N/A                                     ; 76.13 MHz ( period = 13.136 ns )                    ; Banco_reg:BancoDeRegistradores|Reg8[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 12.891 ns               ;
; N/A                                     ; 76.13 MHz ( period = 13.136 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Banco_reg:BancoDeRegistradores|Reg18[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.886 ns               ;
; N/A                                     ; 76.13 MHz ( period = 13.136 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Banco_reg:BancoDeRegistradores|Reg26[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.886 ns               ;
; N/A                                     ; 76.14 MHz ( period = 13.134 ns )                    ; Instr_Reg:inst_reg|Instr25_21[1]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; clock      ; clock    ; None                        ; None                      ; 12.893 ns               ;
; N/A                                     ; 76.14 MHz ( period = 13.134 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg19[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.870 ns               ;
; N/A                                     ; 76.17 MHz ( period = 13.129 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg12[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.906 ns               ;
; N/A                                     ; 76.17 MHz ( period = 13.128 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg4[15]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 12.905 ns               ;
; N/A                                     ; 76.18 MHz ( period = 13.127 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg22[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.863 ns               ;
; N/A                                     ; 76.19 MHz ( period = 13.125 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg25[12]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.875 ns               ;
; N/A                                     ; 76.20 MHz ( period = 13.124 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Registrador:PCreg|Saida[15]                                                                                                              ; clock      ; clock    ; None                        ; None                      ; 12.876 ns               ;
; N/A                                     ; 76.21 MHz ( period = 13.121 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg19[13]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.889 ns               ;
; N/A                                     ; 76.21 MHz ( period = 13.121 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg1[16]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 12.867 ns               ;
; N/A                                     ; 76.22 MHz ( period = 13.120 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg22[15]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.891 ns               ;
; N/A                                     ; 76.22 MHz ( period = 13.120 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg5[16]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 12.866 ns               ;
; N/A                                     ; 76.23 MHz ( period = 13.118 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg17[13]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.886 ns               ;
; N/A                                     ; 76.23 MHz ( period = 13.118 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg29[13]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.867 ns               ;
; N/A                                     ; 76.24 MHz ( period = 13.117 ns )                    ; Instr_Reg:inst_reg|Instr25_21[4]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 12.886 ns               ;
; N/A                                     ; 76.24 MHz ( period = 13.117 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg31[13]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.866 ns               ;
; N/A                                     ; 76.32 MHz ( period = 13.103 ns )                    ; controlador:ctrl|state[3]               ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; clock      ; clock    ; None                        ; None                      ; 12.845 ns               ;
; N/A                                     ; 76.34 MHz ( period = 13.099 ns )                    ; Banco_reg:BancoDeRegistradores|Reg29[0] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 12.869 ns               ;
; N/A                                     ; 76.35 MHz ( period = 13.098 ns )                    ; Instr_Reg:inst_reg|Instr25_21[1]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 12.857 ns               ;
; N/A                                     ; 76.35 MHz ( period = 13.097 ns )                    ; controlador:ctrl|state[2]               ; Banco_reg:BancoDeRegistradores|Reg27[13]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 12.848 ns               ;
; N/A                                     ; 76.44 MHz ( period = 13.082 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; clock      ; clock    ; None                        ; None                      ; 12.848 ns               ;
; N/A                                     ; 76.44 MHz ( period = 13.082 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Banco_reg:BancoDeRegistradores|Reg6[15]                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 12.842 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 1.528 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A   ; None         ; 0.665 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A   ; None         ; 0.539 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A   ; None         ; 0.535 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                    ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 23.067 ns  ; Instr_Reg:inst_reg|Instr20_16[1]        ; EntradaULA2[1]      ; clock      ;
; N/A                                     ; None                                                ; 22.971 ns  ; Instr_Reg:inst_reg|Instr20_16[4]        ; EntradaULA2[2]      ; clock      ;
; N/A                                     ; None                                                ; 22.951 ns  ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 22.807 ns  ; controlador:ctrl|state[2]               ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 22.743 ns  ; Instr_Reg:inst_reg|Instr20_16[2]        ; EntradaULA2[2]      ; clock      ;
; N/A                                     ; None                                                ; 22.602 ns  ; Instr_Reg:inst_reg|Instr20_16[2]        ; EntradaULA2[1]      ; clock      ;
; N/A                                     ; None                                                ; 22.550 ns  ; Instr_Reg:inst_reg|Instr20_16[1]        ; EntradaULA2[2]      ; clock      ;
; N/A                                     ; None                                                ; 22.535 ns  ; Instr_Reg:inst_reg|Instr25_21[2]        ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 22.476 ns  ; Instr_Reg:inst_reg|Instr25_21[4]        ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 22.457 ns  ; Instr_Reg:inst_reg|Instr25_21[1]        ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 22.426 ns  ; controlador:ctrl|state[3]               ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 22.404 ns  ; Instr_Reg:inst_reg|Instr25_21[3]        ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 22.348 ns  ; Instr_Reg:inst_reg|Instr25_21[4]        ; ReadData1[6]        ; clock      ;
; N/A                                     ; None                                                ; 22.321 ns  ; Instr_Reg:inst_reg|Instr20_16[4]        ; EntradaULA2[4]      ; clock      ;
; N/A                                     ; None                                                ; 22.292 ns  ; Instr_Reg:inst_reg|Instr31_26[4]        ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 22.271 ns  ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 22.263 ns  ; Instr_Reg:inst_reg|Instr31_26[3]        ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 22.228 ns  ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 22.217 ns  ; Instr_Reg:inst_reg|Instr20_16[3]        ; EntradaULA2[4]      ; clock      ;
; N/A                                     ; None                                                ; 22.208 ns  ; Banco_reg:BancoDeRegistradores|Reg5[3]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 22.193 ns  ; Instr_Reg:inst_reg|Instr31_26[0]        ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 22.159 ns  ; Banco_reg:BancoDeRegistradores|Reg8[3]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 22.132 ns  ; Instr_Reg:inst_reg|Instr31_26[5]        ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 22.127 ns  ; controlador:ctrl|state[2]               ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 22.109 ns  ; Banco_reg:BancoDeRegistradores|Reg3[4]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 22.084 ns  ; controlador:ctrl|state[2]               ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 22.070 ns  ; Instr_Reg:inst_reg|Instr25_21[3]        ; ReadData1[6]        ; clock      ;
; N/A                                     ; None                                                ; 22.053 ns  ; Instr_Reg:inst_reg|Instr31_26[2]        ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 22.039 ns  ; Banco_reg:BancoDeRegistradores|Reg26[2] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 22.029 ns  ; Instr_Reg:inst_reg|Instr20_16[4]        ; ReadData2[4]        ; clock      ;
; N/A                                     ; None                                                ; 22.027 ns  ; Banco_reg:BancoDeRegistradores|Reg10[3] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 22.008 ns  ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 22.003 ns  ; Instr_Reg:inst_reg|Instr15_0[4]         ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.996 ns  ; Banco_reg:BancoDeRegistradores|Reg16[2] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.984 ns  ; Banco_reg:BancoDeRegistradores|Reg0[1]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.982 ns  ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.977 ns  ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; DadoASerEscrito[12] ; clock      ;
; N/A                                     ; None                                                ; 21.971 ns  ; Banco_reg:BancoDeRegistradores|Reg21[2] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.961 ns  ; Banco_reg:BancoDeRegistradores|Reg5[1]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.954 ns  ; Banco_reg:BancoDeRegistradores|Reg27[1] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.925 ns  ; Instr_Reg:inst_reg|Instr20_16[3]        ; ReadData2[4]        ; clock      ;
; N/A                                     ; None                                                ; 21.921 ns  ; Banco_reg:BancoDeRegistradores|Reg9[1]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.898 ns  ; Banco_reg:BancoDeRegistradores|Reg8[1]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.861 ns  ; Banco_reg:BancoDeRegistradores|Reg29[0] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.855 ns  ; Instr_Reg:inst_reg|Instr25_21[2]        ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.833 ns  ; Banco_reg:BancoDeRegistradores|Reg1[2]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.833 ns  ; controlador:ctrl|state[2]               ; DadoASerEscrito[12] ; clock      ;
; N/A                                     ; None                                                ; 21.828 ns  ; Banco_reg:BancoDeRegistradores|Reg1[1]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.816 ns  ; Banco_reg:BancoDeRegistradores|Reg2[3]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.812 ns  ; Instr_Reg:inst_reg|Instr25_21[2]        ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.796 ns  ; Banco_reg:BancoDeRegistradores|Reg29[2] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.796 ns  ; Instr_Reg:inst_reg|Instr25_21[4]        ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.779 ns  ; Banco_reg:BancoDeRegistradores|Reg13[1] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.777 ns  ; Instr_Reg:inst_reg|Instr25_21[1]        ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.768 ns  ; Instr_Reg:inst_reg|Instr31_26[1]        ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.760 ns  ; Instr_Reg:inst_reg|Instr15_0[2]         ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.758 ns  ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.753 ns  ; Instr_Reg:inst_reg|Instr25_21[4]        ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.746 ns  ; controlador:ctrl|state[3]               ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.743 ns  ; Banco_reg:BancoDeRegistradores|Reg13[3] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.734 ns  ; Instr_Reg:inst_reg|Instr25_21[1]        ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.732 ns  ; Banco_reg:BancoDeRegistradores|Reg25[1] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.724 ns  ; Instr_Reg:inst_reg|Instr25_21[3]        ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.717 ns  ; Banco_reg:BancoDeRegistradores|Reg3[1]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.703 ns  ; controlador:ctrl|state[3]               ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.699 ns  ; Banco_reg:BancoDeRegistradores|Reg18[0] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.681 ns  ; Instr_Reg:inst_reg|Instr25_21[3]        ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.680 ns  ; Banco_reg:BancoDeRegistradores|Reg10[1] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.676 ns  ; controlador:ctrl|state[1]               ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.676 ns  ; Banco_reg:BancoDeRegistradores|Reg21[0] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.654 ns  ; Banco_reg:BancoDeRegistradores|Reg25[0] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.618 ns  ; controlador:ctrl|state[0]               ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.616 ns  ; Banco_reg:BancoDeRegistradores|Reg12[0] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.612 ns  ; Instr_Reg:inst_reg|Instr31_26[4]        ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.603 ns  ; Banco_reg:BancoDeRegistradores|Reg14[0] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.603 ns  ; Banco_reg:BancoDeRegistradores|Reg16[0] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.583 ns  ; Instr_Reg:inst_reg|Instr31_26[3]        ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.575 ns  ; Banco_reg:BancoDeRegistradores|Reg24[1] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.569 ns  ; Instr_Reg:inst_reg|Instr31_26[4]        ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.561 ns  ; Instr_Reg:inst_reg|Instr25_21[2]        ; DadoASerEscrito[12] ; clock      ;
; N/A                                     ; None                                                ; 21.560 ns  ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Alu[16]             ; clock      ;
; N/A                                     ; None                                                ; 21.540 ns  ; Instr_Reg:inst_reg|Instr31_26[3]        ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.538 ns  ; Instr_Reg:inst_reg|Instr15_0[0]         ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.537 ns  ; Instr_Reg:inst_reg|Instr20_16[3]        ; EntradaULA2[2]      ; clock      ;
; N/A                                     ; None                                                ; 21.528 ns  ; Banco_reg:BancoDeRegistradores|Reg5[3]  ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.524 ns  ; Banco_reg:BancoDeRegistradores|Reg16[4] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.514 ns  ; Instr_Reg:inst_reg|Instr25_21[0]        ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.513 ns  ; Instr_Reg:inst_reg|Instr31_26[0]        ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.507 ns  ; Banco_reg:BancoDeRegistradores|Reg9[3]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.507 ns  ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; DadoASerEscrito[6]  ; clock      ;
; N/A                                     ; None                                                ; 21.502 ns  ; Instr_Reg:inst_reg|Instr25_21[4]        ; DadoASerEscrito[12] ; clock      ;
; N/A                                     ; None                                                ; 21.500 ns  ; Banco_reg:BancoDeRegistradores|Reg29[4] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.489 ns  ; Banco_reg:BancoDeRegistradores|Reg26[0] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.485 ns  ; Banco_reg:BancoDeRegistradores|Reg5[3]  ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.484 ns  ; Instr_Reg:inst_reg|Instr20_16[1]        ; EntradaULA2[3]      ; clock      ;
; N/A                                     ; None                                                ; 21.483 ns  ; Banco_reg:BancoDeRegistradores|Reg12[4] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.483 ns  ; Instr_Reg:inst_reg|Instr25_21[1]        ; DadoASerEscrito[12] ; clock      ;
; N/A                                     ; None                                                ; 21.482 ns  ; Banco_reg:BancoDeRegistradores|Reg14[2] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.479 ns  ; Banco_reg:BancoDeRegistradores|Reg8[3]  ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.475 ns  ; Banco_reg:BancoDeRegistradores|Reg21[4] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.470 ns  ; Instr_Reg:inst_reg|Instr31_26[0]        ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.468 ns  ; Banco_reg:BancoDeRegistradores|Reg17[2] ; EntradaULA2[2]      ; clock      ;
; N/A                                     ; None                                                ; 21.466 ns  ; Banco_reg:BancoDeRegistradores|Reg11[1] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.460 ns  ; Banco_reg:BancoDeRegistradores|Reg19[1] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.452 ns  ; controlador:ctrl|state[3]               ; DadoASerEscrito[12] ; clock      ;
; N/A                                     ; None                                                ; 21.452 ns  ; Instr_Reg:inst_reg|Instr31_26[5]        ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.436 ns  ; Banco_reg:BancoDeRegistradores|Reg8[3]  ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.430 ns  ; Instr_Reg:inst_reg|Instr25_21[3]        ; DadoASerEscrito[12] ; clock      ;
; N/A                                     ; None                                                ; 21.429 ns  ; Banco_reg:BancoDeRegistradores|Reg3[4]  ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.416 ns  ; controlador:ctrl|state[2]               ; Alu[16]             ; clock      ;
; N/A                                     ; None                                                ; 21.412 ns  ; Banco_reg:BancoDeRegistradores|Reg20[1] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.409 ns  ; Instr_Reg:inst_reg|Instr31_26[5]        ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.386 ns  ; Banco_reg:BancoDeRegistradores|Reg3[4]  ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.373 ns  ; Instr_Reg:inst_reg|Instr31_26[2]        ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.371 ns  ; Banco_reg:BancoDeRegistradores|Reg1[1]  ; EntradaULA2[1]      ; clock      ;
; N/A                                     ; None                                                ; 21.363 ns  ; Banco_reg:BancoDeRegistradores|Reg18[2] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.363 ns  ; controlador:ctrl|state[2]               ; DadoASerEscrito[6]  ; clock      ;
; N/A                                     ; None                                                ; 21.359 ns  ; Banco_reg:BancoDeRegistradores|Reg26[2] ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.347 ns  ; Banco_reg:BancoDeRegistradores|Reg10[3] ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.330 ns  ; Instr_Reg:inst_reg|Instr31_26[2]        ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.328 ns  ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.324 ns  ; Banco_reg:BancoDeRegistradores|Reg7[1]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.323 ns  ; Instr_Reg:inst_reg|Instr15_0[4]         ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.321 ns  ; Banco_reg:BancoDeRegistradores|Reg31[2] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.318 ns  ; Instr_Reg:inst_reg|Instr31_26[4]        ; DadoASerEscrito[12] ; clock      ;
; N/A                                     ; None                                                ; 21.316 ns  ; Banco_reg:BancoDeRegistradores|Reg26[2] ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.316 ns  ; Banco_reg:BancoDeRegistradores|Reg16[2] ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.304 ns  ; Banco_reg:BancoDeRegistradores|Reg10[3] ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.304 ns  ; Banco_reg:BancoDeRegistradores|Reg0[1]  ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.302 ns  ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.300 ns  ; Instr_Reg:inst_reg|Instr15_0[1]         ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.300 ns  ; Banco_reg:BancoDeRegistradores|Reg11[0] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.291 ns  ; Banco_reg:BancoDeRegistradores|Reg21[2] ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.289 ns  ; Instr_Reg:inst_reg|Instr31_26[3]        ; DadoASerEscrito[12] ; clock      ;
; N/A                                     ; None                                                ; 21.288 ns  ; Banco_reg:BancoDeRegistradores|Reg11[2] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.285 ns  ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.281 ns  ; Banco_reg:BancoDeRegistradores|Reg5[1]  ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.280 ns  ; Instr_Reg:inst_reg|Instr15_0[4]         ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.274 ns  ; Banco_reg:BancoDeRegistradores|Reg27[1] ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.273 ns  ; Banco_reg:BancoDeRegistradores|Reg16[2] ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.271 ns  ; Banco_reg:BancoDeRegistradores|Reg2[1]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.269 ns  ; Banco_reg:BancoDeRegistradores|Reg20[3] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.267 ns  ; Banco_reg:BancoDeRegistradores|Reg19[2] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.265 ns  ; Banco_reg:BancoDeRegistradores|Reg12[2] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.261 ns  ; Banco_reg:BancoDeRegistradores|Reg0[1]  ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.259 ns  ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.248 ns  ; Banco_reg:BancoDeRegistradores|Reg21[2] ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.241 ns  ; Banco_reg:BancoDeRegistradores|Reg9[1]  ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.239 ns  ; Banco_reg:BancoDeRegistradores|Reg23[0] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.238 ns  ; Banco_reg:BancoDeRegistradores|Reg5[1]  ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.238 ns  ; Banco_reg:BancoDeRegistradores|Reg22[3] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.235 ns  ; Banco_reg:BancoDeRegistradores|Reg0[2]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.234 ns  ; Banco_reg:BancoDeRegistradores|Reg5[3]  ; DadoASerEscrito[12] ; clock      ;
; N/A                                     ; None                                                ; 21.231 ns  ; Banco_reg:BancoDeRegistradores|Reg27[1] ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.219 ns  ; Instr_Reg:inst_reg|Instr31_26[0]        ; DadoASerEscrito[12] ; clock      ;
; N/A                                     ; None                                                ; 21.218 ns  ; Banco_reg:BancoDeRegistradores|Reg8[1]  ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.215 ns  ; Banco_reg:BancoDeRegistradores|Reg17[2] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.198 ns  ; Banco_reg:BancoDeRegistradores|Reg9[1]  ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.196 ns  ; Banco_reg:BancoDeRegistradores|Reg7[2]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.191 ns  ; Banco_reg:BancoDeRegistradores|Reg15[1] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.188 ns  ; Banco_reg:BancoDeRegistradores|Reg2[2]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.185 ns  ; Banco_reg:BancoDeRegistradores|Reg8[3]  ; DadoASerEscrito[12] ; clock      ;
; N/A                                     ; None                                                ; 21.181 ns  ; Banco_reg:BancoDeRegistradores|Reg29[0] ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.180 ns  ; Banco_reg:BancoDeRegistradores|Reg26[1] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.175 ns  ; Banco_reg:BancoDeRegistradores|Reg8[1]  ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.172 ns  ; Banco_reg:BancoDeRegistradores|Reg2[0]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.159 ns  ; Banco_reg:BancoDeRegistradores|Reg27[3] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.158 ns  ; Instr_Reg:inst_reg|Instr31_26[5]        ; DadoASerEscrito[12] ; clock      ;
; N/A                                     ; None                                                ; 21.156 ns  ; Instr_Reg:inst_reg|Instr15_0[3]         ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.153 ns  ; Banco_reg:BancoDeRegistradores|Reg1[2]  ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.148 ns  ; Banco_reg:BancoDeRegistradores|Reg1[1]  ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.144 ns  ; Instr_Reg:inst_reg|Instr25_21[2]        ; Alu[16]             ; clock      ;
; N/A                                     ; None                                                ; 21.143 ns  ; Banco_reg:BancoDeRegistradores|Reg30[3] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.138 ns  ; Banco_reg:BancoDeRegistradores|Reg29[0] ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.136 ns  ; Banco_reg:BancoDeRegistradores|Reg2[3]  ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.135 ns  ; Banco_reg:BancoDeRegistradores|Reg3[4]  ; DadoASerEscrito[12] ; clock      ;
; N/A                                     ; None                                                ; 21.129 ns  ; Banco_reg:BancoDeRegistradores|Reg14[4] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.118 ns  ; Banco_reg:BancoDeRegistradores|Reg18[3] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.116 ns  ; Banco_reg:BancoDeRegistradores|Reg29[2] ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.110 ns  ; Banco_reg:BancoDeRegistradores|Reg1[2]  ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.105 ns  ; Banco_reg:BancoDeRegistradores|Reg1[1]  ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.099 ns  ; Banco_reg:BancoDeRegistradores|Reg13[1] ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.093 ns  ; Banco_reg:BancoDeRegistradores|Reg2[3]  ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.091 ns  ; Instr_Reg:inst_reg|Instr25_21[2]        ; DadoASerEscrito[6]  ; clock      ;
; N/A                                     ; None                                                ; 21.088 ns  ; Instr_Reg:inst_reg|Instr31_26[1]        ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.085 ns  ; Instr_Reg:inst_reg|Instr25_21[4]        ; Alu[16]             ; clock      ;
; N/A                                     ; None                                                ; 21.082 ns  ; Banco_reg:BancoDeRegistradores|Reg7[3]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.080 ns  ; Instr_Reg:inst_reg|Instr15_0[2]         ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.079 ns  ; Instr_Reg:inst_reg|Instr31_26[2]        ; DadoASerEscrito[12] ; clock      ;
; N/A                                     ; None                                                ; 21.078 ns  ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.073 ns  ; Banco_reg:BancoDeRegistradores|Reg29[2] ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.070 ns  ; Banco_reg:BancoDeRegistradores|Reg24[2] ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.069 ns  ; Banco_reg:BancoDeRegistradores|Reg1[3]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.066 ns  ; Banco_reg:BancoDeRegistradores|Reg0[3]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.066 ns  ; Instr_Reg:inst_reg|Instr25_21[1]        ; Alu[16]             ; clock      ;
; N/A                                     ; None                                                ; 21.065 ns  ; Banco_reg:BancoDeRegistradores|Reg26[2] ; DadoASerEscrito[12] ; clock      ;
; N/A                                     ; None                                                ; 21.063 ns  ; Banco_reg:BancoDeRegistradores|Reg13[3] ; DadoASerEscrito[10] ; clock      ;
; N/A                                     ; None                                                ; 21.057 ns  ; Banco_reg:BancoDeRegistradores|Reg8[2]  ; DadoASerEscrito[14] ; clock      ;
; N/A                                     ; None                                                ; 21.056 ns  ; Banco_reg:BancoDeRegistradores|Reg13[1] ; DadoASerEscrito[15] ; clock      ;
; N/A                                     ; None                                                ; 21.053 ns  ; Banco_reg:BancoDeRegistradores|Reg10[3] ; DadoASerEscrito[12] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                         ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -0.287 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A           ; None        ; -0.291 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A           ; None        ; -0.291 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A           ; None        ; -0.417 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 12 21:27:28 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 70.48 MHz between source register "Banco_reg:BancoDeRegistradores|Reg3[2]" and destination memory "Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7" (period= 14.189 ns)
    Info: + Longest register to memory delay is 13.962 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y34_N29; Fanout = 2; REG Node = 'Banco_reg:BancoDeRegistradores|Reg3[2]'
        Info: 2: + IC(1.893 ns) + CELL(0.178 ns) = 2.071 ns; Loc. = LCCOMB_X35_Y31_N30; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux29~4'
        Info: 3: + IC(0.544 ns) + CELL(0.322 ns) = 2.937 ns; Loc. = LCCOMB_X36_Y31_N18; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux29~5'
        Info: 4: + IC(0.877 ns) + CELL(0.322 ns) = 4.136 ns; Loc. = LCCOMB_X36_Y32_N12; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux29~6'
        Info: 5: + IC(0.294 ns) + CELL(0.178 ns) = 4.608 ns; Loc. = LCCOMB_X36_Y32_N30; Fanout = 2; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux29~9'
        Info: 6: + IC(0.298 ns) + CELL(0.521 ns) = 5.427 ns; Loc. = LCCOMB_X36_Y32_N4; Fanout = 3; COMB Node = 'mux2entradas32bits_real:EntradaULA1Selection|saidaMux[2]~5'
        Info: 7: + IC(0.820 ns) + CELL(0.521 ns) = 6.768 ns; Loc. = LCCOMB_X35_Y32_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[2]~2'
        Info: 8: + IC(0.302 ns) + CELL(0.516 ns) = 7.586 ns; Loc. = LCCOMB_X35_Y32_N10; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[3]~3'
        Info: 9: + IC(1.162 ns) + CELL(0.178 ns) = 8.926 ns; Loc. = LCCOMB_X34_Y34_N16; Fanout = 36; COMB Node = 'Ula32:ULA|Mux27~0'
        Info: 10: + IC(1.117 ns) + CELL(0.178 ns) = 10.221 ns; Loc. = LCCOMB_X35_Y33_N30; Fanout = 7; COMB Node = 'mux2entradas32bits_real:IouDMux|saidaMux[4]~4'
        Info: 11: + IC(0.931 ns) + CELL(0.517 ns) = 11.669 ns; Loc. = LCCOMB_X36_Y32_N22; Fanout = 2; COMB Node = 'Memoria:Memory|Add6~9'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 11.749 ns; Loc. = LCCOMB_X36_Y32_N24; Fanout = 2; COMB Node = 'Memoria:Memory|Add6~11'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 11.829 ns; Loc. = LCCOMB_X36_Y32_N26; Fanout = 1; COMB Node = 'Memoria:Memory|Add6~13'
        Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 12.287 ns; Loc. = LCCOMB_X36_Y32_N28; Fanout = 1; COMB Node = 'Memoria:Memory|Add6~14'
        Info: 15: + IC(1.516 ns) + CELL(0.159 ns) = 13.962 ns; Loc. = M4K_X37_Y32; Fanout = 8; MEM Node = 'Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7'
        Info: Total cell delay = 4.208 ns ( 30.14 % )
        Info: Total interconnect delay = 9.754 ns ( 69.86 % )
    Info: - Smallest clock skew is 0.090 ns
        Info: + Shortest clock path from clock "clock" to destination memory is 3.145 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.248 ns) + CELL(0.747 ns) = 3.145 ns; Loc. = M4K_X37_Y32; Fanout = 8; MEM Node = 'Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7'
            Info: Total cell delay = 1.773 ns ( 56.38 % )
            Info: Total interconnect delay = 1.372 ns ( 43.62 % )
        Info: - Longest clock path from clock "clock" to source register is 3.055 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.303 ns) + CELL(0.602 ns) = 3.055 ns; Loc. = LCFF_X36_Y34_N29; Fanout = 2; REG Node = 'Banco_reg:BancoDeRegistradores|Reg3[2]'
            Info: Total cell delay = 1.628 ns ( 53.29 % )
            Info: Total interconnect delay = 1.427 ns ( 46.71 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is 0.040 ns
Info: tsu for register "controlador:ctrl|state[3]" (data pin = "reset", clock pin = "clock") is 1.528 ns
    Info: + Longest pin to register delay is 4.636 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 6; PIN Node = 'reset'
        Info: 2: + IC(2.190 ns) + CELL(0.457 ns) = 3.673 ns; Loc. = LCCOMB_X32_Y31_N12; Fanout = 1; COMB Node = 'controlador:ctrl|state~9'
        Info: 3: + IC(0.326 ns) + CELL(0.541 ns) = 4.540 ns; Loc. = LCCOMB_X32_Y31_N22; Fanout = 1; COMB Node = 'controlador:ctrl|state~10'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 4.636 ns; Loc. = LCFF_X32_Y31_N23; Fanout = 17; REG Node = 'controlador:ctrl|state[3]'
        Info: Total cell delay = 2.120 ns ( 45.73 % )
        Info: Total interconnect delay = 2.516 ns ( 54.27 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.070 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.318 ns) + CELL(0.602 ns) = 3.070 ns; Loc. = LCFF_X32_Y31_N23; Fanout = 17; REG Node = 'controlador:ctrl|state[3]'
        Info: Total cell delay = 1.628 ns ( 53.03 % )
        Info: Total interconnect delay = 1.442 ns ( 46.97 % )
Info: tco from clock "clock" to destination pin "EntradaULA2[1]" through register "Instr_Reg:inst_reg|Instr20_16[1]" is 23.067 ns
    Info: + Longest clock path from clock "clock" to source register is 3.066 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.314 ns) + CELL(0.602 ns) = 3.066 ns; Loc. = LCFF_X42_Y34_N9; Fanout = 130; REG Node = 'Instr_Reg:inst_reg|Instr20_16[1]'
        Info: Total cell delay = 1.628 ns ( 53.10 % )
        Info: Total interconnect delay = 1.438 ns ( 46.90 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 19.724 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y34_N9; Fanout = 130; REG Node = 'Instr_Reg:inst_reg|Instr20_16[1]'
        Info: 2: + IC(2.609 ns) + CELL(0.513 ns) = 3.122 ns; Loc. = LCCOMB_X36_Y31_N14; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux62~4'
        Info: 3: + IC(0.892 ns) + CELL(0.521 ns) = 4.535 ns; Loc. = LCCOMB_X36_Y34_N26; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux62~5'
        Info: 4: + IC(2.734 ns) + CELL(0.322 ns) = 7.591 ns; Loc. = LCCOMB_X34_Y31_N10; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux62~6'
        Info: 5: + IC(0.310 ns) + CELL(0.544 ns) = 8.445 ns; Loc. = LCCOMB_X34_Y31_N20; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux62~9'
        Info: 6: + IC(0.311 ns) + CELL(0.544 ns) = 9.300 ns; Loc. = LCCOMB_X34_Y31_N16; Fanout = 2; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux62~20'
        Info: 7: + IC(3.022 ns) + CELL(0.545 ns) = 12.867 ns; Loc. = LCCOMB_X39_Y34_N12; Fanout = 1; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux30~0'
        Info: 8: + IC(3.851 ns) + CELL(3.006 ns) = 19.724 ns; Loc. = PIN_C19; Fanout = 0; PIN Node = 'EntradaULA2[1]'
        Info: Total cell delay = 5.995 ns ( 30.39 % )
        Info: Total interconnect delay = 13.729 ns ( 69.61 % )
Info: th for register "controlador:ctrl|state[1]" (data pin = "reset", clock pin = "clock") is -0.287 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.070 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.318 ns) + CELL(0.602 ns) = 3.070 ns; Loc. = LCFF_X32_Y31_N11; Fanout = 17; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 1.628 ns ( 53.03 % )
        Info: Total interconnect delay = 1.442 ns ( 46.97 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 3.643 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 6; PIN Node = 'reset'
        Info: 2: + IC(2.199 ns) + CELL(0.322 ns) = 3.547 ns; Loc. = LCCOMB_X32_Y31_N10; Fanout = 1; COMB Node = 'controlador:ctrl|state~7'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.643 ns; Loc. = LCFF_X32_Y31_N11; Fanout = 17; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 1.444 ns ( 39.64 % )
        Info: Total interconnect delay = 2.199 ns ( 60.36 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Thu Apr 12 21:27:29 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


