INFO: [VRFC 10-163] Analyzing VHDL file "Z:/ee/ee26/lab0/lab1/lab1.srcs/sources_1/new/4bit_RC_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bit4_RC_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/ee/ee26/lab0/lab1/lab1.srcs/sources_1/new/bit4_RC_adder_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bit4_RC_adder_TB'
