

================================================================
== Vitis HLS Report for 'vecTrans2'
================================================================
* Date:           Sun Jun 23 03:49:03 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        vecTrans2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.295 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    23002|    23002|  0.115 ms|  0.115 ms|  23003|  23003|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_4_1  |    23000|    23000|        23|         23|          1|  1000|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     385|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|      165|      49|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     200|    -|
|Register             |        -|     -|      376|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|      541|     634|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   3|  165|  49|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   3|  165|  49|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |A_d0                 |         +|   0|  0|  39|          32|           7|
    |add_ln4_fu_116_p2    |         +|   0|  0|  17|          10|           1|
    |add_ln5_1_fu_139_p2  |         +|   0|  0|  39|          32|           5|
    |add_ln5_2_fu_145_p2  |         +|   0|  0|  39|          32|           6|
    |add_ln5_3_fu_151_p2  |         +|   0|  0|  39|          32|           7|
    |add_ln5_4_fu_157_p2  |         +|   0|  0|  39|          32|           7|
    |add_ln5_5_fu_163_p2  |         +|   0|  0|  39|          32|           2|
    |add_ln5_6_fu_169_p2  |         +|   0|  0|  39|          32|           5|
    |add_ln5_fu_133_p2    |         +|   0|  0|  39|          32|           7|
    |icmp_ln4_fu_110_p2   |      icmp|   0|  0|  17|          10|           6|
    |icmp_ln6_fu_127_p2   |      icmp|   0|  0|  39|          32|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 385|         308|          54|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |A_address0            |   14|          3|   10|         30|
    |ap_NS_fsm             |  116|         24|    1|         24|
    |ap_done_int           |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |    9|          2|   10|         20|
    |grp_fu_94_p1          |   43|          8|   32|        256|
    |i_fu_56               |    9|          2|   10|         20|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  200|         41|   64|        352|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |add_ln4_reg_201    |  10|   0|   10|          0|
    |add_ln5_1_reg_240  |  32|   0|   32|          0|
    |add_ln5_2_reg_245  |  32|   0|   32|          0|
    |add_ln5_3_reg_250  |  32|   0|   32|          0|
    |add_ln5_4_reg_255  |  32|   0|   32|          0|
    |add_ln5_5_reg_260  |  32|   0|   32|          0|
    |add_ln5_6_reg_265  |  32|   0|   32|          0|
    |add_ln5_reg_225    |  32|   0|   32|          0|
    |ap_CS_fsm          |  23|   0|   23|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |b_load_reg_235     |  32|   0|   32|          0|
    |d_reg_216          |  32|   0|   32|          0|
    |i_fu_56            |  10|   0|   10|          0|
    |icmp_ln4_reg_197   |   1|   0|    1|          0|
    |icmp_ln6_reg_221   |   1|   0|    1|          0|
    |reg_98             |  32|   0|   32|          0|
    |zext_ln4_reg_206   |  10|   0|   64|         54|
    +-------------------+----+----+-----+-----------+
    |Total              | 376|   0|  430|         54|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|     vecTrans2|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|     vecTrans2|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|     vecTrans2|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|     vecTrans2|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|     vecTrans2|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|     vecTrans2|  return value|
|A_address0  |  out|   10|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_we0       |  out|    1|   ap_memory|             A|         array|
|A_d0        |  out|   32|   ap_memory|             A|         array|
|A_q0        |   in|   32|   ap_memory|             A|         array|
|b_address0  |  out|   10|   ap_memory|             b|         array|
|b_ce0       |  out|    1|   ap_memory|             b|         array|
|b_q0        |   in|   32|   ap_memory|             b|         array|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 23, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 23, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:4]   --->   Operation 26 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:3]   --->   Operation 27 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln4 = store i10 0, i10 %i" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:4]   --->   Operation 32 'store' 'store_ln4' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln4 = br void %for.body" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:4]   --->   Operation 33 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:4]   --->   Operation 34 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.93ns)   --->   "%icmp_ln4 = icmp_eq  i10 %i_1, i10 1000" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:4]   --->   Operation 35 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.93ns)   --->   "%add_ln4 = add i10 %i_1, i10 1" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:4]   --->   Operation 36 'add' 'add_ln4' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln4 = br i1 %icmp_ln4, void %for.body.split, void %for.end" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:4]   --->   Operation 37 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i10 %i_1" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:4]   --->   Operation 38 'zext' 'zext_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln4" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:5]   --->   Operation 39 'getelementptr' 'A_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (1.29ns)   --->   "%d = load i10 %A_addr" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:5]   --->   Operation 40 'load' 'd' <Predicate = (!icmp_ln4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln10 = ret" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:10]   --->   Operation 78 'ret' 'ret_ln10' <Predicate = (icmp_ln4)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:4]   --->   Operation 41 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln4 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:4]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:4]   --->   Operation 43 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (1.29ns)   --->   "%d = load i10 %A_addr" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:5]   --->   Operation 44 'load' 'd' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 45 [1/1] (1.14ns)   --->   "%icmp_ln6 = icmp_sgt  i32 %d, i32 0" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:6]   --->   Operation 45 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %for.inc, void %if.then" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:6]   --->   Operation 46 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.14ns)   --->   "%add_ln5 = add i32 %d, i32 112" [HLS-benchmarks/PNAnalyser/vecTrans2/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 47 'add' 'add_ln5' <Predicate = (icmp_ln6)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i32 %b, i64 0, i64 %zext_ln4" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 48 'getelementptr' 'b_addr' <Predicate = (icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (1.29ns)   --->   "%b_load = load i10 %b_addr" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 49 'load' 'b_load' <Predicate = (icmp_ln6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 3.29>
ST_3 : Operation 50 [2/2] (3.29ns)   --->   "%mul_ln5 = mul i32 %d, i32 %add_ln5" [HLS-benchmarks/PNAnalyser/vecTrans2/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 50 'mul' 'mul_ln5' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/2] (1.29ns)   --->   "%b_load = load i10 %b_addr" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 51 'load' 'b_load' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 52 [1/2] (2.89ns)   --->   "%mul_ln5 = mul i32 %d, i32 %add_ln5" [HLS-benchmarks/PNAnalyser/vecTrans2/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 52 'mul' 'mul_ln5' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.14>
ST_5 : Operation 53 [1/1] (1.14ns)   --->   "%add_ln5_1 = add i32 %mul_ln5, i32 23" [HLS-benchmarks/PNAnalyser/vecTrans2/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 53 'add' 'add_ln5_1' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.29>
ST_6 : Operation 54 [2/2] (3.29ns)   --->   "%mul_ln5_1 = mul i32 %d, i32 %add_ln5_1" [HLS-benchmarks/PNAnalyser/vecTrans2/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 54 'mul' 'mul_ln5_1' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.89>
ST_7 : Operation 55 [1/2] (2.89ns)   --->   "%mul_ln5_1 = mul i32 %d, i32 %add_ln5_1" [HLS-benchmarks/PNAnalyser/vecTrans2/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 55 'mul' 'mul_ln5_1' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.14>
ST_8 : Operation 56 [1/1] (1.14ns)   --->   "%add_ln5_2 = add i32 %mul_ln5_1, i32 36" [HLS-benchmarks/PNAnalyser/vecTrans2/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 56 'add' 'add_ln5_2' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.29>
ST_9 : Operation 57 [2/2] (3.29ns)   --->   "%mul_ln5_2 = mul i32 %d, i32 %add_ln5_2" [HLS-benchmarks/PNAnalyser/vecTrans2/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 57 'mul' 'mul_ln5_2' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.89>
ST_10 : Operation 58 [1/2] (2.89ns)   --->   "%mul_ln5_2 = mul i32 %d, i32 %add_ln5_2" [HLS-benchmarks/PNAnalyser/vecTrans2/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 58 'mul' 'mul_ln5_2' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.14>
ST_11 : Operation 59 [1/1] (1.14ns)   --->   "%add_ln5_3 = add i32 %mul_ln5_2, i32 82" [HLS-benchmarks/PNAnalyser/vecTrans2/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 59 'add' 'add_ln5_3' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.29>
ST_12 : Operation 60 [2/2] (3.29ns)   --->   "%mul_ln5_3 = mul i32 %d, i32 %add_ln5_3" [HLS-benchmarks/PNAnalyser/vecTrans2/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 60 'mul' 'mul_ln5_3' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.89>
ST_13 : Operation 61 [1/2] (2.89ns)   --->   "%mul_ln5_3 = mul i32 %d, i32 %add_ln5_3" [HLS-benchmarks/PNAnalyser/vecTrans2/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 61 'mul' 'mul_ln5_3' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.14>
ST_14 : Operation 62 [1/1] (1.14ns)   --->   "%add_ln5_4 = add i32 %mul_ln5_3, i32 127" [HLS-benchmarks/PNAnalyser/vecTrans2/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 62 'add' 'add_ln5_4' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.29>
ST_15 : Operation 63 [2/2] (3.29ns)   --->   "%mul_ln5_4 = mul i32 %d, i32 %add_ln5_4" [HLS-benchmarks/PNAnalyser/vecTrans2/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 63 'mul' 'mul_ln5_4' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.89>
ST_16 : Operation 64 [1/2] (2.89ns)   --->   "%mul_ln5_4 = mul i32 %d, i32 %add_ln5_4" [HLS-benchmarks/PNAnalyser/vecTrans2/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 64 'mul' 'mul_ln5_4' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.14>
ST_17 : Operation 65 [1/1] (1.14ns)   --->   "%add_ln5_5 = add i32 %mul_ln5_4, i32 2" [HLS-benchmarks/PNAnalyser/vecTrans2/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 65 'add' 'add_ln5_5' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.29>
ST_18 : Operation 66 [2/2] (3.29ns)   --->   "%mul_ln5_5 = mul i32 %d, i32 %add_ln5_5" [HLS-benchmarks/PNAnalyser/vecTrans2/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 66 'mul' 'mul_ln5_5' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.89>
ST_19 : Operation 67 [1/2] (2.89ns)   --->   "%mul_ln5_5 = mul i32 %d, i32 %add_ln5_5" [HLS-benchmarks/PNAnalyser/vecTrans2/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 67 'mul' 'mul_ln5_5' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.14>
ST_20 : Operation 68 [1/1] (1.14ns)   --->   "%add_ln5_6 = add i32 %mul_ln5_5, i32 20" [HLS-benchmarks/PNAnalyser/vecTrans2/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 68 'add' 'add_ln5_6' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.29>
ST_21 : Operation 69 [2/2] (3.29ns)   --->   "%mul_ln5_6 = mul i32 %d, i32 %add_ln5_6" [HLS-benchmarks/PNAnalyser/vecTrans2/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 69 'mul' 'mul_ln5_6' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.89>
ST_22 : Operation 70 [1/2] (2.89ns)   --->   "%mul_ln5_6 = mul i32 %d, i32 %add_ln5_6" [HLS-benchmarks/PNAnalyser/vecTrans2/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 70 'mul' 'mul_ln5_6' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 71 [1/1] (1.14ns)   --->   "%add_ln5_7 = add i32 %mul_ln5_6, i32 100" [HLS-benchmarks/PNAnalyser/vecTrans2/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 71 'add' 'add_ln5_7' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i32 %b_load" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 72 'zext' 'zext_ln8' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 0.00>
ST_23 : Operation 73 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln8" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 73 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 0.00>
ST_23 : Operation 74 [1/1] (1.29ns)   --->   "%store_ln8 = store i32 %add_ln5_7, i10 %A_addr_1" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 74 'store' 'store_ln8' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.inc" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:8]   --->   Operation 75 'br' 'br_ln8' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 0.00>
ST_23 : Operation 76 [1/1] (0.46ns)   --->   "%store_ln4 = store i10 %add_ln4, i10 %i" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:4]   --->   Operation 76 'store' 'store_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.46>
ST_23 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln4 = br void %for.body" [HLS-benchmarks/PNAnalyser/vecTrans2/src/vecTrans2.cpp:4]   --->   Operation 77 'br' 'br_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 011111111111111111111111]
spectopmodule_ln3     (spectopmodule    ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000]
store_ln4             (store            ) [ 000000000000000000000000]
br_ln4                (br               ) [ 000000000000000000000000]
i_1                   (load             ) [ 000000000000000000000000]
icmp_ln4              (icmp             ) [ 011111111111111111111111]
add_ln4               (add              ) [ 001111111111111111111111]
br_ln4                (br               ) [ 000000000000000000000000]
zext_ln4              (zext             ) [ 001000000000000000000000]
A_addr                (getelementptr    ) [ 001000000000000000000000]
specpipeline_ln4      (specpipeline     ) [ 000000000000000000000000]
speclooptripcount_ln4 (speclooptripcount) [ 000000000000000000000000]
specloopname_ln4      (specloopname     ) [ 000000000000000000000000]
d                     (load             ) [ 000111111111111111111110]
icmp_ln6              (icmp             ) [ 001111111111111111111111]
br_ln6                (br               ) [ 000000000000000000000000]
add_ln5               (add              ) [ 000110000000000000000000]
b_addr                (getelementptr    ) [ 000100000000000000000000]
b_load                (load             ) [ 000011111111111111111111]
mul_ln5               (mul              ) [ 000001000000000000000000]
add_ln5_1             (add              ) [ 000000110000000000000000]
mul_ln5_1             (mul              ) [ 000000001000000000000000]
add_ln5_2             (add              ) [ 000000000110000000000000]
mul_ln5_2             (mul              ) [ 000000000001000000000000]
add_ln5_3             (add              ) [ 000000000000110000000000]
mul_ln5_3             (mul              ) [ 000000000000001000000000]
add_ln5_4             (add              ) [ 000000000000000110000000]
mul_ln5_4             (mul              ) [ 000000000000000001000000]
add_ln5_5             (add              ) [ 000000000000000000110000]
mul_ln5_5             (mul              ) [ 000000000000000000001000]
add_ln5_6             (add              ) [ 000000000000000000000110]
mul_ln5_6             (mul              ) [ 000000000000000000000001]
add_ln5_7             (add              ) [ 000000000000000000000000]
zext_ln8              (zext             ) [ 000000000000000000000000]
A_addr_1              (getelementptr    ) [ 000000000000000000000000]
store_ln8             (store            ) [ 000000000000000000000000]
br_ln8                (br               ) [ 000000000000000000000000]
store_ln4             (store            ) [ 000000000000000000000000]
br_ln4                (br               ) [ 000000000000000000000000]
ret_ln10              (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="A_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="10" slack="0"/>
<pin id="64" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="10" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="d/1 store_ln8/23 "/>
</bind>
</comp>

<comp id="73" class="1004" name="b_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="10" slack="1"/>
<pin id="77" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="A_addr_1_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/23 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="1"/>
<pin id="96" dir="0" index="1" bw="32" slack="1"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5/3 mul_ln5_1/6 mul_ln5_2/9 mul_ln5_3/12 mul_ln5_4/15 mul_ln5_5/18 mul_ln5_6/21 "/>
</bind>
</comp>

<comp id="98" class="1005" name="reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="1"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln5 mul_ln5_1 mul_ln5_2 mul_ln5_3 mul_ln5_4 mul_ln5_5 mul_ln5_6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln4_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="10" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_1_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln4_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="0"/>
<pin id="112" dir="0" index="1" bw="10" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln4_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="10" slack="22"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln4_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln6_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln5_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="0"/>
<pin id="136" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln5_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="0" index="1" bw="6" slack="0"/>
<pin id="142" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_1/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln5_2_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="0" index="1" bw="7" slack="0"/>
<pin id="148" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_2/8 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln5_3_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_3/11 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln5_4_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="0" index="1" bw="8" slack="0"/>
<pin id="160" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_4/14 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln5_5_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="0" index="1" bw="3" slack="0"/>
<pin id="166" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_5/17 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln5_6_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="0" index="1" bw="6" slack="0"/>
<pin id="172" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_6/20 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln5_7_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_7/23 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln8_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="20"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/23 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln4_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="22"/>
<pin id="188" dir="0" index="1" bw="10" slack="22"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/23 "/>
</bind>
</comp>

<comp id="190" class="1005" name="i_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="197" class="1005" name="icmp_ln4_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="2"/>
<pin id="199" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln4 "/>
</bind>
</comp>

<comp id="201" class="1005" name="add_ln4_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="22"/>
<pin id="203" dir="1" index="1" bw="10" slack="22"/>
</pin_list>
<bind>
<opset="add_ln4 "/>
</bind>
</comp>

<comp id="206" class="1005" name="zext_ln4_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="1"/>
<pin id="208" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln4 "/>
</bind>
</comp>

<comp id="211" class="1005" name="A_addr_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="1"/>
<pin id="213" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="216" class="1005" name="d_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="221" class="1005" name="icmp_ln6_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln6 "/>
</bind>
</comp>

<comp id="225" class="1005" name="add_ln5_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln5 "/>
</bind>
</comp>

<comp id="230" class="1005" name="b_addr_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="1"/>
<pin id="232" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="235" class="1005" name="b_load_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="20"/>
<pin id="237" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="240" class="1005" name="add_ln5_1_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln5_1 "/>
</bind>
</comp>

<comp id="245" class="1005" name="add_ln5_2_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln5_2 "/>
</bind>
</comp>

<comp id="250" class="1005" name="add_ln5_3_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln5_3 "/>
</bind>
</comp>

<comp id="255" class="1005" name="add_ln5_4_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln5_4 "/>
</bind>
</comp>

<comp id="260" class="1005" name="add_ln5_5_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln5_5 "/>
</bind>
</comp>

<comp id="265" class="1005" name="add_ln5_6_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln5_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="28" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="28" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="86" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="101"><net_src comp="94" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="107" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="26" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="107" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="131"><net_src comp="67" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="67" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="40" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="98" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="98" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="98" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="98" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="48" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="98" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="50" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="98" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="98" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="54" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="175" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="185"><net_src comp="182" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="193"><net_src comp="56" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="196"><net_src comp="190" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="200"><net_src comp="110" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="116" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="209"><net_src comp="122" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="214"><net_src comp="60" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="219"><net_src comp="67" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="224"><net_src comp="127" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="133" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="233"><net_src comp="73" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="238"><net_src comp="80" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="243"><net_src comp="139" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="248"><net_src comp="145" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="253"><net_src comp="151" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="258"><net_src comp="157" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="263"><net_src comp="163" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="268"><net_src comp="169" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="94" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {23 }
 - Input state : 
	Port: vecTrans2 : A | {1 2 }
	Port: vecTrans2 : b | {2 3 }
  - Chain level:
	State 1
		store_ln4 : 1
		i_1 : 1
		icmp_ln4 : 2
		add_ln4 : 2
		br_ln4 : 3
		zext_ln4 : 2
		A_addr : 3
		d : 4
	State 2
		icmp_ln6 : 1
		br_ln6 : 2
		add_ln5 : 1
		b_load : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		A_addr_1 : 1
		store_ln8 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |   DSP   |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|          |  add_ln4_fu_116  |    0    |    0    |    17   |
|          |  add_ln5_fu_133  |    0    |    0    |    39   |
|          | add_ln5_1_fu_139 |    0    |    0    |    39   |
|          | add_ln5_2_fu_145 |    0    |    0    |    39   |
|    add   | add_ln5_3_fu_151 |    0    |    0    |    39   |
|          | add_ln5_4_fu_157 |    0    |    0    |    39   |
|          | add_ln5_5_fu_163 |    0    |    0    |    39   |
|          | add_ln5_6_fu_169 |    0    |    0    |    39   |
|          | add_ln5_7_fu_175 |    0    |    0    |    39   |
|----------|------------------|---------|---------|---------|
|    mul   |     grp_fu_94    |    3    |   165   |    49   |
|----------|------------------|---------|---------|---------|
|   icmp   |  icmp_ln4_fu_110 |    0    |    0    |    17   |
|          |  icmp_ln6_fu_127 |    0    |    0    |    39   |
|----------|------------------|---------|---------|---------|
|   zext   |  zext_ln4_fu_122 |    0    |    0    |    0    |
|          |  zext_ln8_fu_182 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    3    |   165   |   434   |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  A_addr_reg_211 |   10   |
| add_ln4_reg_201 |   10   |
|add_ln5_1_reg_240|   32   |
|add_ln5_2_reg_245|   32   |
|add_ln5_3_reg_250|   32   |
|add_ln5_4_reg_255|   32   |
|add_ln5_5_reg_260|   32   |
|add_ln5_6_reg_265|   32   |
| add_ln5_reg_225 |   32   |
|  b_addr_reg_230 |   10   |
|  b_load_reg_235 |   32   |
|    d_reg_216    |   32   |
|    i_reg_190    |   10   |
| icmp_ln4_reg_197|    1   |
| icmp_ln6_reg_221|    1   |
|      reg_98     |   32   |
| zext_ln4_reg_206|   64   |
+-----------------+--------+
|      Total      |   426  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_80 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_94    |  p1  |   7  |  32  |   224  ||    37   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   274  || 1.63286 ||    60   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   165  |   434  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   60   |
|  Register |    -   |    -   |   426  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   591  |   494  |
+-----------+--------+--------+--------+--------+
