
*** Running vivado
    with args -log Convolution.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Convolution.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Convolution.tcl -notrace
Command: synth_design -top Convolution -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17024 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 409.703 ; gain = 97.461
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Convolution' [E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:2]
	Parameter n_inputs bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter SL bound to: 0 - type: integer 
	Parameter Relu bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Convolution' (1#1) [E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.535 ; gain = 152.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.535 ; gain = 152.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.535 ; gain = 152.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 464.535 ; gain = 152.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  16 Input     60 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Convolution 
Detailed RTL Component Info : 
+---Adders : 
	  16 Input     60 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:19]
DSP Report: Generating DSP Out16, operation Mode is: A*B.
DSP Report: operator Out16 is absorbed into DSP Out16.
DSP Report: operator Out16 is absorbed into DSP Out16.
DSP Report: Generating DSP Out16, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out16 is absorbed into DSP Out16.
DSP Report: operator Out16 is absorbed into DSP Out16.
DSP Report: Generating DSP Out16, operation Mode is: A*B.
DSP Report: operator Out16 is absorbed into DSP Out16.
DSP Report: operator Out16 is absorbed into DSP Out16.
DSP Report: Generating DSP Out16, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out16 is absorbed into DSP Out16.
DSP Report: operator Out16 is absorbed into DSP Out16.
DSP Report: Generating DSP Out15, operation Mode is: A*B.
DSP Report: operator Out15 is absorbed into DSP Out15.
DSP Report: operator Out15 is absorbed into DSP Out15.
DSP Report: Generating DSP Out15, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out15 is absorbed into DSP Out15.
DSP Report: operator Out15 is absorbed into DSP Out15.
DSP Report: Generating DSP Out15, operation Mode is: A*B.
DSP Report: operator Out15 is absorbed into DSP Out15.
DSP Report: operator Out15 is absorbed into DSP Out15.
DSP Report: Generating DSP Out15, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out15 is absorbed into DSP Out15.
DSP Report: operator Out15 is absorbed into DSP Out15.
DSP Report: Generating DSP Out14, operation Mode is: A*B.
DSP Report: operator Out14 is absorbed into DSP Out14.
DSP Report: operator Out14 is absorbed into DSP Out14.
DSP Report: Generating DSP Out14, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out14 is absorbed into DSP Out14.
DSP Report: operator Out14 is absorbed into DSP Out14.
DSP Report: Generating DSP Out14, operation Mode is: A*B.
DSP Report: operator Out14 is absorbed into DSP Out14.
DSP Report: operator Out14 is absorbed into DSP Out14.
DSP Report: Generating DSP Out14, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out14 is absorbed into DSP Out14.
DSP Report: operator Out14 is absorbed into DSP Out14.
DSP Report: Generating DSP Out13, operation Mode is: A*B.
DSP Report: operator Out13 is absorbed into DSP Out13.
DSP Report: operator Out13 is absorbed into DSP Out13.
DSP Report: Generating DSP Out13, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out13 is absorbed into DSP Out13.
DSP Report: operator Out13 is absorbed into DSP Out13.
DSP Report: Generating DSP Out13, operation Mode is: A*B.
DSP Report: operator Out13 is absorbed into DSP Out13.
DSP Report: operator Out13 is absorbed into DSP Out13.
DSP Report: Generating DSP Out13, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out13 is absorbed into DSP Out13.
DSP Report: operator Out13 is absorbed into DSP Out13.
DSP Report: Generating DSP Out12, operation Mode is: A*B.
DSP Report: operator Out12 is absorbed into DSP Out12.
DSP Report: operator Out12 is absorbed into DSP Out12.
DSP Report: Generating DSP Out12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out12 is absorbed into DSP Out12.
DSP Report: operator Out12 is absorbed into DSP Out12.
DSP Report: Generating DSP Out12, operation Mode is: A*B.
DSP Report: operator Out12 is absorbed into DSP Out12.
DSP Report: operator Out12 is absorbed into DSP Out12.
DSP Report: Generating DSP Out12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out12 is absorbed into DSP Out12.
DSP Report: operator Out12 is absorbed into DSP Out12.
DSP Report: Generating DSP Out11, operation Mode is: A*B.
DSP Report: operator Out11 is absorbed into DSP Out11.
DSP Report: operator Out11 is absorbed into DSP Out11.
DSP Report: Generating DSP Out11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out11 is absorbed into DSP Out11.
DSP Report: operator Out11 is absorbed into DSP Out11.
DSP Report: Generating DSP Out11, operation Mode is: A*B.
DSP Report: operator Out11 is absorbed into DSP Out11.
DSP Report: operator Out11 is absorbed into DSP Out11.
DSP Report: Generating DSP Out11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out11 is absorbed into DSP Out11.
DSP Report: operator Out11 is absorbed into DSP Out11.
DSP Report: Generating DSP Out10, operation Mode is: A*B.
DSP Report: operator Out10 is absorbed into DSP Out10.
DSP Report: operator Out10 is absorbed into DSP Out10.
DSP Report: Generating DSP Out10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out10 is absorbed into DSP Out10.
DSP Report: operator Out10 is absorbed into DSP Out10.
DSP Report: Generating DSP Out10, operation Mode is: A*B.
DSP Report: operator Out10 is absorbed into DSP Out10.
DSP Report: operator Out10 is absorbed into DSP Out10.
DSP Report: Generating DSP Out10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out10 is absorbed into DSP Out10.
DSP Report: operator Out10 is absorbed into DSP Out10.
DSP Report: Generating DSP Out9, operation Mode is: A*B.
DSP Report: operator Out9 is absorbed into DSP Out9.
DSP Report: operator Out9 is absorbed into DSP Out9.
DSP Report: Generating DSP Out9, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out9 is absorbed into DSP Out9.
DSP Report: operator Out9 is absorbed into DSP Out9.
DSP Report: Generating DSP Out9, operation Mode is: A*B.
DSP Report: operator Out9 is absorbed into DSP Out9.
DSP Report: operator Out9 is absorbed into DSP Out9.
DSP Report: Generating DSP Out9, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out9 is absorbed into DSP Out9.
DSP Report: operator Out9 is absorbed into DSP Out9.
DSP Report: Generating DSP Out8, operation Mode is: A*B.
DSP Report: operator Out8 is absorbed into DSP Out8.
DSP Report: operator Out8 is absorbed into DSP Out8.
DSP Report: Generating DSP Out8, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out8 is absorbed into DSP Out8.
DSP Report: operator Out8 is absorbed into DSP Out8.
DSP Report: Generating DSP Out8, operation Mode is: A*B.
DSP Report: operator Out8 is absorbed into DSP Out8.
DSP Report: operator Out8 is absorbed into DSP Out8.
DSP Report: Generating DSP Out8, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out8 is absorbed into DSP Out8.
DSP Report: operator Out8 is absorbed into DSP Out8.
DSP Report: Generating DSP Out7, operation Mode is: A*B.
DSP Report: operator Out7 is absorbed into DSP Out7.
DSP Report: operator Out7 is absorbed into DSP Out7.
DSP Report: Generating DSP Out7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out7 is absorbed into DSP Out7.
DSP Report: operator Out7 is absorbed into DSP Out7.
DSP Report: Generating DSP Out7, operation Mode is: A*B.
DSP Report: operator Out7 is absorbed into DSP Out7.
DSP Report: operator Out7 is absorbed into DSP Out7.
DSP Report: Generating DSP Out7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out7 is absorbed into DSP Out7.
DSP Report: operator Out7 is absorbed into DSP Out7.
DSP Report: Generating DSP Out6, operation Mode is: A*B.
DSP Report: operator Out6 is absorbed into DSP Out6.
DSP Report: operator Out6 is absorbed into DSP Out6.
DSP Report: Generating DSP Out6, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out6 is absorbed into DSP Out6.
DSP Report: operator Out6 is absorbed into DSP Out6.
DSP Report: Generating DSP Out6, operation Mode is: A*B.
DSP Report: operator Out6 is absorbed into DSP Out6.
DSP Report: operator Out6 is absorbed into DSP Out6.
DSP Report: Generating DSP Out6, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out6 is absorbed into DSP Out6.
DSP Report: operator Out6 is absorbed into DSP Out6.
DSP Report: Generating DSP Out5, operation Mode is: A*B.
DSP Report: operator Out5 is absorbed into DSP Out5.
DSP Report: operator Out5 is absorbed into DSP Out5.
DSP Report: Generating DSP Out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out5 is absorbed into DSP Out5.
DSP Report: operator Out5 is absorbed into DSP Out5.
DSP Report: Generating DSP Out5, operation Mode is: A*B.
DSP Report: operator Out5 is absorbed into DSP Out5.
DSP Report: operator Out5 is absorbed into DSP Out5.
DSP Report: Generating DSP Out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out5 is absorbed into DSP Out5.
DSP Report: operator Out5 is absorbed into DSP Out5.
DSP Report: Generating DSP Out4, operation Mode is: A*B.
DSP Report: operator Out4 is absorbed into DSP Out4.
DSP Report: operator Out4 is absorbed into DSP Out4.
DSP Report: Generating DSP Out4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out4 is absorbed into DSP Out4.
DSP Report: operator Out4 is absorbed into DSP Out4.
DSP Report: Generating DSP Out4, operation Mode is: A*B.
DSP Report: operator Out4 is absorbed into DSP Out4.
DSP Report: operator Out4 is absorbed into DSP Out4.
DSP Report: Generating DSP Out4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out4 is absorbed into DSP Out4.
DSP Report: operator Out4 is absorbed into DSP Out4.
DSP Report: Generating DSP Out3, operation Mode is: A*B.
DSP Report: operator Out3 is absorbed into DSP Out3.
DSP Report: operator Out3 is absorbed into DSP Out3.
DSP Report: Generating DSP Out3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out3 is absorbed into DSP Out3.
DSP Report: operator Out3 is absorbed into DSP Out3.
DSP Report: Generating DSP Out3, operation Mode is: A*B.
DSP Report: operator Out3 is absorbed into DSP Out3.
DSP Report: operator Out3 is absorbed into DSP Out3.
DSP Report: Generating DSP Out3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out3 is absorbed into DSP Out3.
DSP Report: operator Out3 is absorbed into DSP Out3.
DSP Report: Generating DSP Out2, operation Mode is: A*B.
DSP Report: operator Out2 is absorbed into DSP Out2.
DSP Report: operator Out2 is absorbed into DSP Out2.
DSP Report: Generating DSP Out2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out2 is absorbed into DSP Out2.
DSP Report: operator Out2 is absorbed into DSP Out2.
DSP Report: Generating DSP Out2, operation Mode is: A*B.
DSP Report: operator Out2 is absorbed into DSP Out2.
DSP Report: operator Out2 is absorbed into DSP Out2.
DSP Report: Generating DSP Out2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out2 is absorbed into DSP Out2.
DSP Report: operator Out2 is absorbed into DSP Out2.
DSP Report: Generating DSP Out16, operation Mode is: A*B.
DSP Report: operator Out16 is absorbed into DSP Out16.
DSP Report: operator Out16 is absorbed into DSP Out16.
DSP Report: Generating DSP Out16, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out16 is absorbed into DSP Out16.
DSP Report: operator Out16 is absorbed into DSP Out16.
DSP Report: Generating DSP Out16, operation Mode is: A*B.
DSP Report: operator Out16 is absorbed into DSP Out16.
DSP Report: operator Out16 is absorbed into DSP Out16.
DSP Report: Generating DSP Out16, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Out16 is absorbed into DSP Out16.
DSP Report: operator Out16 is absorbed into DSP Out16.
WARNING: [Synth 8-3917] design Convolution has port Out[31] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 843.840 ; gain = 531.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Convolution | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Convolution | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 843.840 ; gain = 531.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 843.840 ; gain = 531.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 843.840 ; gain = 531.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 843.840 ; gain = 531.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 843.840 ; gain = 531.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 843.840 ; gain = 531.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 843.840 ; gain = 531.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 843.840 ; gain = 531.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   281|
|2     |DSP48E1 |    64|
|3     |LUT2    |   719|
|4     |LUT3    |   412|
|5     |LUT4    |   352|
|6     |LUT5    |    57|
|7     |LUT6    |    64|
|8     |IBUF    |  1024|
|9     |OBUF    |    32|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  3005|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 843.840 ; gain = 531.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 843.840 ; gain = 531.598
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 843.840 ; gain = 531.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1369 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Convolution' is not ideal for floorplanning, since the cellview 'Convolution' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 902.348 ; gain = 602.953
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.runs/synth_1/Convolution.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Convolution_utilization_synth.rpt -pb Convolution_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.342 . Memory (MB): peak = 902.348 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 13 15:33:47 2022...
