Simulator report for lab6
Thu Dec 12 23:00:03 2024
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 80.0 ns      ;
; Simulation Netlist Size     ; 261 nodes    ;
; Simulation Coverage         ;      28.74 % ;
; Total Number of Transitions ; 276          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                               ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                            ; Timing        ;
; Start time                                                                                 ; 0 ns                                                  ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                   ;               ;
; Vector input source                                                                        ; /home/student2/k5karuna/coe328_lab6/ALU_Waveform3.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                    ; On            ;
; Check outputs                                                                              ; Off                                                   ; Off           ;
; Report simulation coverage                                                                 ; On                                                    ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                    ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                    ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                    ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                   ; Off           ;
; Detect glitches                                                                            ; Off                                                   ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                   ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                   ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                   ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                   ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                    ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                            ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                   ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                   ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                  ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 32-bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      28.74 % ;
; Total nodes checked                                 ; 261          ;
; Total output ports checked                          ; 261          ;
; Total output ports with complete 1/0-value coverage ; 75           ;
; Total output ports with no 1/0-value coverage       ; 171          ;
; Total output ports with no 1-value coverage         ; 177          ;
; Total output ports with no 0-value coverage         ; 180          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                              ;
+---------------------------+---------------------------+------------------+
; Node Name                 ; Output Port Name          ; Output Port Type ;
+---------------------------+---------------------------+------------------+
; |ALU_unit3|Result[3]~reg0 ; |ALU_unit3|Result[3]~reg0 ; regout           ;
; |ALU_unit3|Result[2]~reg0 ; |ALU_unit3|Result[2]~reg0 ; regout           ;
; |ALU_unit3|process_0~0    ; |ALU_unit3|process_0~0    ; out0             ;
; |ALU_unit3|Result[1]~reg0 ; |ALU_unit3|Result[1]~reg0 ; regout           ;
; |ALU_unit3|Result[0]~reg0 ; |ALU_unit3|Result[0]~reg0 ; regout           ;
; |ALU_unit3|Result[4]~reg0 ; |ALU_unit3|Result[4]~reg0 ; regout           ;
; |ALU_unit3|Result[5]~reg0 ; |ALU_unit3|Result[5]~reg0 ; regout           ;
; |ALU_unit3|Result[6]~reg0 ; |ALU_unit3|Result[6]~reg0 ; regout           ;
; |ALU_unit3|Result[7]~reg0 ; |ALU_unit3|Result[7]~reg0 ; regout           ;
; |ALU_unit3|clk            ; |ALU_unit3|clk            ; out              ;
; |ALU_unit3|opcode[1]      ; |ALU_unit3|opcode[1]      ; out              ;
; |ALU_unit3|opcode[2]      ; |ALU_unit3|opcode[2]      ; out              ;
; |ALU_unit3|opcode[3]      ; |ALU_unit3|opcode[3]      ; out              ;
; |ALU_unit3|opcode[4]      ; |ALU_unit3|opcode[4]      ; out              ;
; |ALU_unit3|opcode[5]      ; |ALU_unit3|opcode[5]      ; out              ;
; |ALU_unit3|opcode[6]      ; |ALU_unit3|opcode[6]      ; out              ;
; |ALU_unit3|student_id[0]  ; |ALU_unit3|student_id[0]  ; out              ;
; |ALU_unit3|student_id[1]  ; |ALU_unit3|student_id[1]  ; out              ;
; |ALU_unit3|student_id[2]  ; |ALU_unit3|student_id[2]  ; out              ;
; |ALU_unit3|Result[0]      ; |ALU_unit3|Result[0]      ; pin_out          ;
; |ALU_unit3|Result[1]      ; |ALU_unit3|Result[1]      ; pin_out          ;
; |ALU_unit3|Result[2]      ; |ALU_unit3|Result[2]      ; pin_out          ;
; |ALU_unit3|Result[3]      ; |ALU_unit3|Result[3]      ; pin_out          ;
; |ALU_unit3|Result[4]      ; |ALU_unit3|Result[4]      ; pin_out          ;
; |ALU_unit3|Result[5]      ; |ALU_unit3|Result[5]      ; pin_out          ;
; |ALU_unit3|Result[6]      ; |ALU_unit3|Result[6]      ; pin_out          ;
; |ALU_unit3|Result[7]      ; |ALU_unit3|Result[7]      ; pin_out          ;
; |ALU_unit3|option         ; |ALU_unit3|option         ; pin_out          ;
; |ALU_unit3|Selector0~0    ; |ALU_unit3|Selector0~0    ; out0             ;
; |ALU_unit3|Selector0~5    ; |ALU_unit3|Selector0~5    ; out0             ;
; |ALU_unit3|Selector0~6    ; |ALU_unit3|Selector0~6    ; out0             ;
; |ALU_unit3|Selector0~7    ; |ALU_unit3|Selector0~7    ; out0             ;
; |ALU_unit3|Selector1~0    ; |ALU_unit3|Selector1~0    ; out0             ;
; |ALU_unit3|Selector1~5    ; |ALU_unit3|Selector1~5    ; out0             ;
; |ALU_unit3|Selector1~6    ; |ALU_unit3|Selector1~6    ; out0             ;
; |ALU_unit3|Selector1~7    ; |ALU_unit3|Selector1~7    ; out0             ;
; |ALU_unit3|Selector2~0    ; |ALU_unit3|Selector2~0    ; out0             ;
; |ALU_unit3|Selector2~3    ; |ALU_unit3|Selector2~3    ; out0             ;
; |ALU_unit3|Selector2~6    ; |ALU_unit3|Selector2~6    ; out0             ;
; |ALU_unit3|Selector3~0    ; |ALU_unit3|Selector3~0    ; out0             ;
; |ALU_unit3|Selector3~5    ; |ALU_unit3|Selector3~5    ; out0             ;
; |ALU_unit3|Selector3~6    ; |ALU_unit3|Selector3~6    ; out0             ;
; |ALU_unit3|Selector3~7    ; |ALU_unit3|Selector3~7    ; out0             ;
; |ALU_unit3|Selector3~8    ; |ALU_unit3|Selector3~8    ; out0             ;
; |ALU_unit3|Selector4~0    ; |ALU_unit3|Selector4~0    ; out0             ;
; |ALU_unit3|Selector4~3    ; |ALU_unit3|Selector4~3    ; out0             ;
; |ALU_unit3|Selector4~6    ; |ALU_unit3|Selector4~6    ; out0             ;
; |ALU_unit3|Selector4~7    ; |ALU_unit3|Selector4~7    ; out0             ;
; |ALU_unit3|Selector4~8    ; |ALU_unit3|Selector4~8    ; out0             ;
; |ALU_unit3|Selector5~0    ; |ALU_unit3|Selector5~0    ; out0             ;
; |ALU_unit3|Selector5~3    ; |ALU_unit3|Selector5~3    ; out0             ;
; |ALU_unit3|Selector5~6    ; |ALU_unit3|Selector5~6    ; out0             ;
; |ALU_unit3|Selector5~8    ; |ALU_unit3|Selector5~8    ; out0             ;
; |ALU_unit3|Selector6~0    ; |ALU_unit3|Selector6~0    ; out0             ;
; |ALU_unit3|Selector6~3    ; |ALU_unit3|Selector6~3    ; out0             ;
; |ALU_unit3|Selector6~6    ; |ALU_unit3|Selector6~6    ; out0             ;
; |ALU_unit3|Selector6~8    ; |ALU_unit3|Selector6~8    ; out0             ;
; |ALU_unit3|Selector7~0    ; |ALU_unit3|Selector7~0    ; out0             ;
; |ALU_unit3|Selector7~5    ; |ALU_unit3|Selector7~5    ; out0             ;
; |ALU_unit3|Selector7~6    ; |ALU_unit3|Selector7~6    ; out0             ;
; |ALU_unit3|Selector7~7    ; |ALU_unit3|Selector7~7    ; out0             ;
; |ALU_unit3|Equal0~0       ; |ALU_unit3|Equal0~0       ; out0             ;
; |ALU_unit3|Equal0~1       ; |ALU_unit3|Equal0~1       ; out0             ;
; |ALU_unit3|Equal0~2       ; |ALU_unit3|Equal0~2       ; out0             ;
; |ALU_unit3|Equal0~4       ; |ALU_unit3|Equal0~4       ; out0             ;
; |ALU_unit3|Equal1~0       ; |ALU_unit3|Equal1~0       ; out0             ;
; |ALU_unit3|Equal1~1       ; |ALU_unit3|Equal1~1       ; out0             ;
; |ALU_unit3|Equal1~2       ; |ALU_unit3|Equal1~2       ; out0             ;
; |ALU_unit3|Equal1~4       ; |ALU_unit3|Equal1~4       ; out0             ;
; |ALU_unit3|Equal3~0       ; |ALU_unit3|Equal3~0       ; out0             ;
; |ALU_unit3|Equal4~0       ; |ALU_unit3|Equal4~0       ; out0             ;
; |ALU_unit3|Equal5~0       ; |ALU_unit3|Equal5~0       ; out0             ;
; |ALU_unit3|Equal6~0       ; |ALU_unit3|Equal6~0       ; out0             ;
; |ALU_unit3|Equal7~0       ; |ALU_unit3|Equal7~0       ; out0             ;
; |ALU_unit3|Equal8~0       ; |ALU_unit3|Equal8~0       ; out0             ;
+---------------------------+---------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------+
; Missing 1-Value Coverage                                           ;
+------------------------+------------------------+------------------+
; Node Name              ; Output Port Name       ; Output Port Type ;
+------------------------+------------------------+------------------+
; |ALU_unit3|Result~0    ; |ALU_unit3|Result~0    ; out0             ;
; |ALU_unit3|Result~1    ; |ALU_unit3|Result~1    ; out0             ;
; |ALU_unit3|Result~2    ; |ALU_unit3|Result~2    ; out0             ;
; |ALU_unit3|Result~3    ; |ALU_unit3|Result~3    ; out0             ;
; |ALU_unit3|Result~4    ; |ALU_unit3|Result~4    ; out0             ;
; |ALU_unit3|Result~5    ; |ALU_unit3|Result~5    ; out0             ;
; |ALU_unit3|Result~6    ; |ALU_unit3|Result~6    ; out0             ;
; |ALU_unit3|Result~7    ; |ALU_unit3|Result~7    ; out0             ;
; |ALU_unit3|Result~8    ; |ALU_unit3|Result~8    ; out0             ;
; |ALU_unit3|Result~9    ; |ALU_unit3|Result~9    ; out0             ;
; |ALU_unit3|Result~10   ; |ALU_unit3|Result~10   ; out0             ;
; |ALU_unit3|Result~11   ; |ALU_unit3|Result~11   ; out0             ;
; |ALU_unit3|Result~12   ; |ALU_unit3|Result~12   ; out0             ;
; |ALU_unit3|Result~13   ; |ALU_unit3|Result~13   ; out0             ;
; |ALU_unit3|Result~14   ; |ALU_unit3|Result~14   ; out0             ;
; |ALU_unit3|Result~15   ; |ALU_unit3|Result~15   ; out0             ;
; |ALU_unit3|Result~16   ; |ALU_unit3|Result~16   ; out0             ;
; |ALU_unit3|Result~17   ; |ALU_unit3|Result~17   ; out0             ;
; |ALU_unit3|Result~18   ; |ALU_unit3|Result~18   ; out0             ;
; |ALU_unit3|Result~19   ; |ALU_unit3|Result~19   ; out0             ;
; |ALU_unit3|Result~20   ; |ALU_unit3|Result~20   ; out0             ;
; |ALU_unit3|Result~21   ; |ALU_unit3|Result~21   ; out0             ;
; |ALU_unit3|Result~22   ; |ALU_unit3|Result~22   ; out0             ;
; |ALU_unit3|Result~23   ; |ALU_unit3|Result~23   ; out0             ;
; |ALU_unit3|Result~24   ; |ALU_unit3|Result~24   ; out0             ;
; |ALU_unit3|Result~25   ; |ALU_unit3|Result~25   ; out0             ;
; |ALU_unit3|Result~26   ; |ALU_unit3|Result~26   ; out0             ;
; |ALU_unit3|Result~27   ; |ALU_unit3|Result~27   ; out0             ;
; |ALU_unit3|Result~28   ; |ALU_unit3|Result~28   ; out0             ;
; |ALU_unit3|Result~29   ; |ALU_unit3|Result~29   ; out0             ;
; |ALU_unit3|Result~30   ; |ALU_unit3|Result~30   ; out0             ;
; |ALU_unit3|Result~31   ; |ALU_unit3|Result~31   ; out0             ;
; |ALU_unit3|Result~32   ; |ALU_unit3|Result~32   ; out0             ;
; |ALU_unit3|Result~33   ; |ALU_unit3|Result~33   ; out0             ;
; |ALU_unit3|Result~34   ; |ALU_unit3|Result~34   ; out0             ;
; |ALU_unit3|Result~35   ; |ALU_unit3|Result~35   ; out0             ;
; |ALU_unit3|Result~36   ; |ALU_unit3|Result~36   ; out0             ;
; |ALU_unit3|Result~37   ; |ALU_unit3|Result~37   ; out0             ;
; |ALU_unit3|Result~38   ; |ALU_unit3|Result~38   ; out0             ;
; |ALU_unit3|Result~39   ; |ALU_unit3|Result~39   ; out0             ;
; |ALU_unit3|WideNor0    ; |ALU_unit3|WideNor0    ; out0             ;
; |ALU_unit3|opcode[0]   ; |ALU_unit3|opcode[0]   ; out              ;
; |ALU_unit3|opcode[8]   ; |ALU_unit3|opcode[8]   ; out              ;
; |ALU_unit3|opcode[9]   ; |ALU_unit3|opcode[9]   ; out              ;
; |ALU_unit3|opcode[10]  ; |ALU_unit3|opcode[10]  ; out              ;
; |ALU_unit3|opcode[11]  ; |ALU_unit3|opcode[11]  ; out              ;
; |ALU_unit3|opcode[12]  ; |ALU_unit3|opcode[12]  ; out              ;
; |ALU_unit3|opcode[13]  ; |ALU_unit3|opcode[13]  ; out              ;
; |ALU_unit3|opcode[14]  ; |ALU_unit3|opcode[14]  ; out              ;
; |ALU_unit3|opcode[15]  ; |ALU_unit3|opcode[15]  ; out              ;
; |ALU_unit3|Reg1[0]     ; |ALU_unit3|Reg1[0]     ; out              ;
; |ALU_unit3|Reg1[1]     ; |ALU_unit3|Reg1[1]     ; out              ;
; |ALU_unit3|Reg1[2]     ; |ALU_unit3|Reg1[2]     ; out              ;
; |ALU_unit3|Reg1[3]     ; |ALU_unit3|Reg1[3]     ; out              ;
; |ALU_unit3|Reg1[4]     ; |ALU_unit3|Reg1[4]     ; out              ;
; |ALU_unit3|Reg1[5]     ; |ALU_unit3|Reg1[5]     ; out              ;
; |ALU_unit3|Reg1[6]     ; |ALU_unit3|Reg1[6]     ; out              ;
; |ALU_unit3|Reg1[7]     ; |ALU_unit3|Reg1[7]     ; out              ;
; |ALU_unit3|Reg2[0]     ; |ALU_unit3|Reg2[0]     ; out              ;
; |ALU_unit3|Reg2[1]     ; |ALU_unit3|Reg2[1]     ; out              ;
; |ALU_unit3|Reg2[2]     ; |ALU_unit3|Reg2[2]     ; out              ;
; |ALU_unit3|Reg2[3]     ; |ALU_unit3|Reg2[3]     ; out              ;
; |ALU_unit3|Reg2[4]     ; |ALU_unit3|Reg2[4]     ; out              ;
; |ALU_unit3|Reg2[5]     ; |ALU_unit3|Reg2[5]     ; out              ;
; |ALU_unit3|Reg2[6]     ; |ALU_unit3|Reg2[6]     ; out              ;
; |ALU_unit3|Reg2[7]     ; |ALU_unit3|Reg2[7]     ; out              ;
; |ALU_unit3|Selector0~1 ; |ALU_unit3|Selector0~1 ; out0             ;
; |ALU_unit3|Selector0~2 ; |ALU_unit3|Selector0~2 ; out0             ;
; |ALU_unit3|Selector0~3 ; |ALU_unit3|Selector0~3 ; out0             ;
; |ALU_unit3|Selector0~4 ; |ALU_unit3|Selector0~4 ; out0             ;
; |ALU_unit3|Selector0~8 ; |ALU_unit3|Selector0~8 ; out0             ;
; |ALU_unit3|Selector0~9 ; |ALU_unit3|Selector0~9 ; out0             ;
; |ALU_unit3|Selector1~1 ; |ALU_unit3|Selector1~1 ; out0             ;
; |ALU_unit3|Selector1~2 ; |ALU_unit3|Selector1~2 ; out0             ;
; |ALU_unit3|Selector1~3 ; |ALU_unit3|Selector1~3 ; out0             ;
; |ALU_unit3|Selector1~4 ; |ALU_unit3|Selector1~4 ; out0             ;
; |ALU_unit3|Selector1~8 ; |ALU_unit3|Selector1~8 ; out0             ;
; |ALU_unit3|Selector1~9 ; |ALU_unit3|Selector1~9 ; out0             ;
; |ALU_unit3|Selector2~1 ; |ALU_unit3|Selector2~1 ; out0             ;
; |ALU_unit3|Selector2~4 ; |ALU_unit3|Selector2~4 ; out0             ;
; |ALU_unit3|Selector2~5 ; |ALU_unit3|Selector2~5 ; out0             ;
; |ALU_unit3|Selector2~7 ; |ALU_unit3|Selector2~7 ; out0             ;
; |ALU_unit3|Selector2~8 ; |ALU_unit3|Selector2~8 ; out0             ;
; |ALU_unit3|Selector2~9 ; |ALU_unit3|Selector2~9 ; out0             ;
; |ALU_unit3|Selector3~1 ; |ALU_unit3|Selector3~1 ; out0             ;
; |ALU_unit3|Selector3~2 ; |ALU_unit3|Selector3~2 ; out0             ;
; |ALU_unit3|Selector3~3 ; |ALU_unit3|Selector3~3 ; out0             ;
; |ALU_unit3|Selector3~4 ; |ALU_unit3|Selector3~4 ; out0             ;
; |ALU_unit3|Selector3~9 ; |ALU_unit3|Selector3~9 ; out0             ;
; |ALU_unit3|Selector4~1 ; |ALU_unit3|Selector4~1 ; out0             ;
; |ALU_unit3|Selector4~4 ; |ALU_unit3|Selector4~4 ; out0             ;
; |ALU_unit3|Selector4~5 ; |ALU_unit3|Selector4~5 ; out0             ;
; |ALU_unit3|Selector4~9 ; |ALU_unit3|Selector4~9 ; out0             ;
; |ALU_unit3|Selector5~1 ; |ALU_unit3|Selector5~1 ; out0             ;
; |ALU_unit3|Selector5~4 ; |ALU_unit3|Selector5~4 ; out0             ;
; |ALU_unit3|Selector5~5 ; |ALU_unit3|Selector5~5 ; out0             ;
; |ALU_unit3|Selector5~7 ; |ALU_unit3|Selector5~7 ; out0             ;
; |ALU_unit3|Selector5~9 ; |ALU_unit3|Selector5~9 ; out0             ;
; |ALU_unit3|Selector6~1 ; |ALU_unit3|Selector6~1 ; out0             ;
; |ALU_unit3|Selector6~4 ; |ALU_unit3|Selector6~4 ; out0             ;
; |ALU_unit3|Selector6~5 ; |ALU_unit3|Selector6~5 ; out0             ;
; |ALU_unit3|Selector6~7 ; |ALU_unit3|Selector6~7 ; out0             ;
; |ALU_unit3|Selector6~9 ; |ALU_unit3|Selector6~9 ; out0             ;
; |ALU_unit3|Selector7~1 ; |ALU_unit3|Selector7~1 ; out0             ;
; |ALU_unit3|Selector7~2 ; |ALU_unit3|Selector7~2 ; out0             ;
; |ALU_unit3|Selector7~3 ; |ALU_unit3|Selector7~3 ; out0             ;
; |ALU_unit3|Selector7~4 ; |ALU_unit3|Selector7~4 ; out0             ;
; |ALU_unit3|Selector7~8 ; |ALU_unit3|Selector7~8 ; out0             ;
; |ALU_unit3|Selector7~9 ; |ALU_unit3|Selector7~9 ; out0             ;
; |ALU_unit3|Add0~0      ; |ALU_unit3|Add0~0      ; out0             ;
; |ALU_unit3|Add0~1      ; |ALU_unit3|Add0~1      ; out0             ;
; |ALU_unit3|Add0~2      ; |ALU_unit3|Add0~2      ; out0             ;
; |ALU_unit3|Add0~3      ; |ALU_unit3|Add0~3      ; out0             ;
; |ALU_unit3|Add0~4      ; |ALU_unit3|Add0~4      ; out0             ;
; |ALU_unit3|Add0~5      ; |ALU_unit3|Add0~5      ; out0             ;
; |ALU_unit3|Add0~6      ; |ALU_unit3|Add0~6      ; out0             ;
; |ALU_unit3|Add0~7      ; |ALU_unit3|Add0~7      ; out0             ;
; |ALU_unit3|Add0~8      ; |ALU_unit3|Add0~8      ; out0             ;
; |ALU_unit3|Add0~9      ; |ALU_unit3|Add0~9      ; out0             ;
; |ALU_unit3|Add0~10     ; |ALU_unit3|Add0~10     ; out0             ;
; |ALU_unit3|Add0~11     ; |ALU_unit3|Add0~11     ; out0             ;
; |ALU_unit3|Add0~12     ; |ALU_unit3|Add0~12     ; out0             ;
; |ALU_unit3|Add0~13     ; |ALU_unit3|Add0~13     ; out0             ;
; |ALU_unit3|Add0~14     ; |ALU_unit3|Add0~14     ; out0             ;
; |ALU_unit3|Add0~15     ; |ALU_unit3|Add0~15     ; out0             ;
; |ALU_unit3|Add0~16     ; |ALU_unit3|Add0~16     ; out0             ;
; |ALU_unit3|Add0~17     ; |ALU_unit3|Add0~17     ; out0             ;
; |ALU_unit3|Add0~18     ; |ALU_unit3|Add0~18     ; out0             ;
; |ALU_unit3|Add0~19     ; |ALU_unit3|Add0~19     ; out0             ;
; |ALU_unit3|Add0~20     ; |ALU_unit3|Add0~20     ; out0             ;
; |ALU_unit3|Add0~21     ; |ALU_unit3|Add0~21     ; out0             ;
; |ALU_unit3|Add0~22     ; |ALU_unit3|Add0~22     ; out0             ;
; |ALU_unit3|Add0~23     ; |ALU_unit3|Add0~23     ; out0             ;
; |ALU_unit3|Add0~24     ; |ALU_unit3|Add0~24     ; out0             ;
; |ALU_unit3|Add0~25     ; |ALU_unit3|Add0~25     ; out0             ;
; |ALU_unit3|Add0~26     ; |ALU_unit3|Add0~26     ; out0             ;
; |ALU_unit3|Add0~27     ; |ALU_unit3|Add0~27     ; out0             ;
; |ALU_unit3|Add0~28     ; |ALU_unit3|Add0~28     ; out0             ;
; |ALU_unit3|Add0~29     ; |ALU_unit3|Add0~29     ; out0             ;
; |ALU_unit3|Add0~30     ; |ALU_unit3|Add0~30     ; out0             ;
; |ALU_unit3|Add0~31     ; |ALU_unit3|Add0~31     ; out0             ;
; |ALU_unit3|Add0~32     ; |ALU_unit3|Add0~32     ; out0             ;
; |ALU_unit3|Add1~0      ; |ALU_unit3|Add1~0      ; out0             ;
; |ALU_unit3|Add1~1      ; |ALU_unit3|Add1~1      ; out0             ;
; |ALU_unit3|Add1~2      ; |ALU_unit3|Add1~2      ; out0             ;
; |ALU_unit3|Add1~3      ; |ALU_unit3|Add1~3      ; out0             ;
; |ALU_unit3|Add1~4      ; |ALU_unit3|Add1~4      ; out0             ;
; |ALU_unit3|Add1~5      ; |ALU_unit3|Add1~5      ; out0             ;
; |ALU_unit3|Add1~6      ; |ALU_unit3|Add1~6      ; out0             ;
; |ALU_unit3|Add1~7      ; |ALU_unit3|Add1~7      ; out0             ;
; |ALU_unit3|Add1~8      ; |ALU_unit3|Add1~8      ; out0             ;
; |ALU_unit3|Add1~9      ; |ALU_unit3|Add1~9      ; out0             ;
; |ALU_unit3|Add1~10     ; |ALU_unit3|Add1~10     ; out0             ;
; |ALU_unit3|Add1~11     ; |ALU_unit3|Add1~11     ; out0             ;
; |ALU_unit3|Add1~12     ; |ALU_unit3|Add1~12     ; out0             ;
; |ALU_unit3|Add1~13     ; |ALU_unit3|Add1~13     ; out0             ;
; |ALU_unit3|Add1~14     ; |ALU_unit3|Add1~14     ; out0             ;
; |ALU_unit3|Add1~15     ; |ALU_unit3|Add1~15     ; out0             ;
; |ALU_unit3|Add1~16     ; |ALU_unit3|Add1~16     ; out0             ;
; |ALU_unit3|Add1~17     ; |ALU_unit3|Add1~17     ; out0             ;
; |ALU_unit3|Add1~18     ; |ALU_unit3|Add1~18     ; out0             ;
; |ALU_unit3|Add1~19     ; |ALU_unit3|Add1~19     ; out0             ;
; |ALU_unit3|Add1~20     ; |ALU_unit3|Add1~20     ; out0             ;
; |ALU_unit3|Add1~21     ; |ALU_unit3|Add1~21     ; out0             ;
; |ALU_unit3|Add1~22     ; |ALU_unit3|Add1~22     ; out0             ;
; |ALU_unit3|Add1~23     ; |ALU_unit3|Add1~23     ; out0             ;
; |ALU_unit3|Add1~24     ; |ALU_unit3|Add1~24     ; out0             ;
; |ALU_unit3|Add1~25     ; |ALU_unit3|Add1~25     ; out0             ;
; |ALU_unit3|Add1~26     ; |ALU_unit3|Add1~26     ; out0             ;
; |ALU_unit3|Add1~27     ; |ALU_unit3|Add1~27     ; out0             ;
; |ALU_unit3|Add1~28     ; |ALU_unit3|Add1~28     ; out0             ;
; |ALU_unit3|Add1~29     ; |ALU_unit3|Add1~29     ; out0             ;
; |ALU_unit3|Add1~30     ; |ALU_unit3|Add1~30     ; out0             ;
; |ALU_unit3|Add1~31     ; |ALU_unit3|Add1~31     ; out0             ;
; |ALU_unit3|Add1~32     ; |ALU_unit3|Add1~32     ; out0             ;
; |ALU_unit3|Add1~33     ; |ALU_unit3|Add1~33     ; out0             ;
; |ALU_unit3|Equal2~0    ; |ALU_unit3|Equal2~0    ; out0             ;
+------------------------+------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------+
; Missing 0-Value Coverage                                               ;
+--------------------------+--------------------------+------------------+
; Node Name                ; Output Port Name         ; Output Port Type ;
+--------------------------+--------------------------+------------------+
; |ALU_unit3|Result~0      ; |ALU_unit3|Result~0      ; out0             ;
; |ALU_unit3|Result~1      ; |ALU_unit3|Result~1      ; out0             ;
; |ALU_unit3|Result~2      ; |ALU_unit3|Result~2      ; out0             ;
; |ALU_unit3|Result~3      ; |ALU_unit3|Result~3      ; out0             ;
; |ALU_unit3|Result~4      ; |ALU_unit3|Result~4      ; out0             ;
; |ALU_unit3|Result~5      ; |ALU_unit3|Result~5      ; out0             ;
; |ALU_unit3|Result~6      ; |ALU_unit3|Result~6      ; out0             ;
; |ALU_unit3|Result~7      ; |ALU_unit3|Result~7      ; out0             ;
; |ALU_unit3|Result~8      ; |ALU_unit3|Result~8      ; out0             ;
; |ALU_unit3|Result~9      ; |ALU_unit3|Result~9      ; out0             ;
; |ALU_unit3|Result~10     ; |ALU_unit3|Result~10     ; out0             ;
; |ALU_unit3|Result~11     ; |ALU_unit3|Result~11     ; out0             ;
; |ALU_unit3|Result~12     ; |ALU_unit3|Result~12     ; out0             ;
; |ALU_unit3|Result~13     ; |ALU_unit3|Result~13     ; out0             ;
; |ALU_unit3|Result~14     ; |ALU_unit3|Result~14     ; out0             ;
; |ALU_unit3|Result~15     ; |ALU_unit3|Result~15     ; out0             ;
; |ALU_unit3|Result~16     ; |ALU_unit3|Result~16     ; out0             ;
; |ALU_unit3|Result~17     ; |ALU_unit3|Result~17     ; out0             ;
; |ALU_unit3|Result~18     ; |ALU_unit3|Result~18     ; out0             ;
; |ALU_unit3|Result~19     ; |ALU_unit3|Result~19     ; out0             ;
; |ALU_unit3|Result~20     ; |ALU_unit3|Result~20     ; out0             ;
; |ALU_unit3|Result~21     ; |ALU_unit3|Result~21     ; out0             ;
; |ALU_unit3|Result~22     ; |ALU_unit3|Result~22     ; out0             ;
; |ALU_unit3|Result~23     ; |ALU_unit3|Result~23     ; out0             ;
; |ALU_unit3|Result~24     ; |ALU_unit3|Result~24     ; out0             ;
; |ALU_unit3|Result~25     ; |ALU_unit3|Result~25     ; out0             ;
; |ALU_unit3|Result~26     ; |ALU_unit3|Result~26     ; out0             ;
; |ALU_unit3|Result~27     ; |ALU_unit3|Result~27     ; out0             ;
; |ALU_unit3|Result~28     ; |ALU_unit3|Result~28     ; out0             ;
; |ALU_unit3|Result~29     ; |ALU_unit3|Result~29     ; out0             ;
; |ALU_unit3|Result~30     ; |ALU_unit3|Result~30     ; out0             ;
; |ALU_unit3|Result~31     ; |ALU_unit3|Result~31     ; out0             ;
; |ALU_unit3|Result~32     ; |ALU_unit3|Result~32     ; out0             ;
; |ALU_unit3|Result~33     ; |ALU_unit3|Result~33     ; out0             ;
; |ALU_unit3|Result~34     ; |ALU_unit3|Result~34     ; out0             ;
; |ALU_unit3|Result~35     ; |ALU_unit3|Result~35     ; out0             ;
; |ALU_unit3|Result~36     ; |ALU_unit3|Result~36     ; out0             ;
; |ALU_unit3|Result~37     ; |ALU_unit3|Result~37     ; out0             ;
; |ALU_unit3|Result~38     ; |ALU_unit3|Result~38     ; out0             ;
; |ALU_unit3|Result~39     ; |ALU_unit3|Result~39     ; out0             ;
; |ALU_unit3|WideNor0      ; |ALU_unit3|WideNor0      ; out0             ;
; |ALU_unit3|opcode[7]     ; |ALU_unit3|opcode[7]     ; out              ;
; |ALU_unit3|opcode[8]     ; |ALU_unit3|opcode[8]     ; out              ;
; |ALU_unit3|opcode[9]     ; |ALU_unit3|opcode[9]     ; out              ;
; |ALU_unit3|opcode[10]    ; |ALU_unit3|opcode[10]    ; out              ;
; |ALU_unit3|opcode[11]    ; |ALU_unit3|opcode[11]    ; out              ;
; |ALU_unit3|opcode[12]    ; |ALU_unit3|opcode[12]    ; out              ;
; |ALU_unit3|opcode[13]    ; |ALU_unit3|opcode[13]    ; out              ;
; |ALU_unit3|opcode[14]    ; |ALU_unit3|opcode[14]    ; out              ;
; |ALU_unit3|opcode[15]    ; |ALU_unit3|opcode[15]    ; out              ;
; |ALU_unit3|student_id[3] ; |ALU_unit3|student_id[3] ; out              ;
; |ALU_unit3|Reg1[0]       ; |ALU_unit3|Reg1[0]       ; out              ;
; |ALU_unit3|Reg1[1]       ; |ALU_unit3|Reg1[1]       ; out              ;
; |ALU_unit3|Reg1[2]       ; |ALU_unit3|Reg1[2]       ; out              ;
; |ALU_unit3|Reg1[3]       ; |ALU_unit3|Reg1[3]       ; out              ;
; |ALU_unit3|Reg1[4]       ; |ALU_unit3|Reg1[4]       ; out              ;
; |ALU_unit3|Reg1[5]       ; |ALU_unit3|Reg1[5]       ; out              ;
; |ALU_unit3|Reg1[6]       ; |ALU_unit3|Reg1[6]       ; out              ;
; |ALU_unit3|Reg1[7]       ; |ALU_unit3|Reg1[7]       ; out              ;
; |ALU_unit3|Reg2[0]       ; |ALU_unit3|Reg2[0]       ; out              ;
; |ALU_unit3|Reg2[1]       ; |ALU_unit3|Reg2[1]       ; out              ;
; |ALU_unit3|Reg2[2]       ; |ALU_unit3|Reg2[2]       ; out              ;
; |ALU_unit3|Reg2[3]       ; |ALU_unit3|Reg2[3]       ; out              ;
; |ALU_unit3|Reg2[4]       ; |ALU_unit3|Reg2[4]       ; out              ;
; |ALU_unit3|Reg2[5]       ; |ALU_unit3|Reg2[5]       ; out              ;
; |ALU_unit3|Reg2[6]       ; |ALU_unit3|Reg2[6]       ; out              ;
; |ALU_unit3|Reg2[7]       ; |ALU_unit3|Reg2[7]       ; out              ;
; |ALU_unit3|Selector0~1   ; |ALU_unit3|Selector0~1   ; out0             ;
; |ALU_unit3|Selector0~2   ; |ALU_unit3|Selector0~2   ; out0             ;
; |ALU_unit3|Selector0~3   ; |ALU_unit3|Selector0~3   ; out0             ;
; |ALU_unit3|Selector0~4   ; |ALU_unit3|Selector0~4   ; out0             ;
; |ALU_unit3|Selector0~8   ; |ALU_unit3|Selector0~8   ; out0             ;
; |ALU_unit3|Selector0~9   ; |ALU_unit3|Selector0~9   ; out0             ;
; |ALU_unit3|Selector1~1   ; |ALU_unit3|Selector1~1   ; out0             ;
; |ALU_unit3|Selector1~2   ; |ALU_unit3|Selector1~2   ; out0             ;
; |ALU_unit3|Selector1~3   ; |ALU_unit3|Selector1~3   ; out0             ;
; |ALU_unit3|Selector1~4   ; |ALU_unit3|Selector1~4   ; out0             ;
; |ALU_unit3|Selector1~8   ; |ALU_unit3|Selector1~8   ; out0             ;
; |ALU_unit3|Selector1~9   ; |ALU_unit3|Selector1~9   ; out0             ;
; |ALU_unit3|Selector2~1   ; |ALU_unit3|Selector2~1   ; out0             ;
; |ALU_unit3|Selector2~2   ; |ALU_unit3|Selector2~2   ; out0             ;
; |ALU_unit3|Selector2~4   ; |ALU_unit3|Selector2~4   ; out0             ;
; |ALU_unit3|Selector2~5   ; |ALU_unit3|Selector2~5   ; out0             ;
; |ALU_unit3|Selector2~7   ; |ALU_unit3|Selector2~7   ; out0             ;
; |ALU_unit3|Selector2~8   ; |ALU_unit3|Selector2~8   ; out0             ;
; |ALU_unit3|Selector3~1   ; |ALU_unit3|Selector3~1   ; out0             ;
; |ALU_unit3|Selector3~2   ; |ALU_unit3|Selector3~2   ; out0             ;
; |ALU_unit3|Selector3~3   ; |ALU_unit3|Selector3~3   ; out0             ;
; |ALU_unit3|Selector3~4   ; |ALU_unit3|Selector3~4   ; out0             ;
; |ALU_unit3|Selector3~9   ; |ALU_unit3|Selector3~9   ; out0             ;
; |ALU_unit3|Selector4~1   ; |ALU_unit3|Selector4~1   ; out0             ;
; |ALU_unit3|Selector4~2   ; |ALU_unit3|Selector4~2   ; out0             ;
; |ALU_unit3|Selector4~4   ; |ALU_unit3|Selector4~4   ; out0             ;
; |ALU_unit3|Selector4~5   ; |ALU_unit3|Selector4~5   ; out0             ;
; |ALU_unit3|Selector5~1   ; |ALU_unit3|Selector5~1   ; out0             ;
; |ALU_unit3|Selector5~2   ; |ALU_unit3|Selector5~2   ; out0             ;
; |ALU_unit3|Selector5~4   ; |ALU_unit3|Selector5~4   ; out0             ;
; |ALU_unit3|Selector5~5   ; |ALU_unit3|Selector5~5   ; out0             ;
; |ALU_unit3|Selector5~7   ; |ALU_unit3|Selector5~7   ; out0             ;
; |ALU_unit3|Selector6~1   ; |ALU_unit3|Selector6~1   ; out0             ;
; |ALU_unit3|Selector6~2   ; |ALU_unit3|Selector6~2   ; out0             ;
; |ALU_unit3|Selector6~4   ; |ALU_unit3|Selector6~4   ; out0             ;
; |ALU_unit3|Selector6~5   ; |ALU_unit3|Selector6~5   ; out0             ;
; |ALU_unit3|Selector6~7   ; |ALU_unit3|Selector6~7   ; out0             ;
; |ALU_unit3|Selector7~1   ; |ALU_unit3|Selector7~1   ; out0             ;
; |ALU_unit3|Selector7~2   ; |ALU_unit3|Selector7~2   ; out0             ;
; |ALU_unit3|Selector7~3   ; |ALU_unit3|Selector7~3   ; out0             ;
; |ALU_unit3|Selector7~4   ; |ALU_unit3|Selector7~4   ; out0             ;
; |ALU_unit3|Selector7~8   ; |ALU_unit3|Selector7~8   ; out0             ;
; |ALU_unit3|Selector7~9   ; |ALU_unit3|Selector7~9   ; out0             ;
; |ALU_unit3|Add0~0        ; |ALU_unit3|Add0~0        ; out0             ;
; |ALU_unit3|Add0~1        ; |ALU_unit3|Add0~1        ; out0             ;
; |ALU_unit3|Add0~2        ; |ALU_unit3|Add0~2        ; out0             ;
; |ALU_unit3|Add0~3        ; |ALU_unit3|Add0~3        ; out0             ;
; |ALU_unit3|Add0~4        ; |ALU_unit3|Add0~4        ; out0             ;
; |ALU_unit3|Add0~5        ; |ALU_unit3|Add0~5        ; out0             ;
; |ALU_unit3|Add0~6        ; |ALU_unit3|Add0~6        ; out0             ;
; |ALU_unit3|Add0~7        ; |ALU_unit3|Add0~7        ; out0             ;
; |ALU_unit3|Add0~8        ; |ALU_unit3|Add0~8        ; out0             ;
; |ALU_unit3|Add0~9        ; |ALU_unit3|Add0~9        ; out0             ;
; |ALU_unit3|Add0~10       ; |ALU_unit3|Add0~10       ; out0             ;
; |ALU_unit3|Add0~11       ; |ALU_unit3|Add0~11       ; out0             ;
; |ALU_unit3|Add0~12       ; |ALU_unit3|Add0~12       ; out0             ;
; |ALU_unit3|Add0~13       ; |ALU_unit3|Add0~13       ; out0             ;
; |ALU_unit3|Add0~14       ; |ALU_unit3|Add0~14       ; out0             ;
; |ALU_unit3|Add0~15       ; |ALU_unit3|Add0~15       ; out0             ;
; |ALU_unit3|Add0~16       ; |ALU_unit3|Add0~16       ; out0             ;
; |ALU_unit3|Add0~17       ; |ALU_unit3|Add0~17       ; out0             ;
; |ALU_unit3|Add0~18       ; |ALU_unit3|Add0~18       ; out0             ;
; |ALU_unit3|Add0~19       ; |ALU_unit3|Add0~19       ; out0             ;
; |ALU_unit3|Add0~20       ; |ALU_unit3|Add0~20       ; out0             ;
; |ALU_unit3|Add0~21       ; |ALU_unit3|Add0~21       ; out0             ;
; |ALU_unit3|Add0~22       ; |ALU_unit3|Add0~22       ; out0             ;
; |ALU_unit3|Add0~23       ; |ALU_unit3|Add0~23       ; out0             ;
; |ALU_unit3|Add0~24       ; |ALU_unit3|Add0~24       ; out0             ;
; |ALU_unit3|Add0~25       ; |ALU_unit3|Add0~25       ; out0             ;
; |ALU_unit3|Add0~26       ; |ALU_unit3|Add0~26       ; out0             ;
; |ALU_unit3|Add0~27       ; |ALU_unit3|Add0~27       ; out0             ;
; |ALU_unit3|Add0~28       ; |ALU_unit3|Add0~28       ; out0             ;
; |ALU_unit3|Add0~29       ; |ALU_unit3|Add0~29       ; out0             ;
; |ALU_unit3|Add0~30       ; |ALU_unit3|Add0~30       ; out0             ;
; |ALU_unit3|Add0~31       ; |ALU_unit3|Add0~31       ; out0             ;
; |ALU_unit3|Add0~32       ; |ALU_unit3|Add0~32       ; out0             ;
; |ALU_unit3|Add1~0        ; |ALU_unit3|Add1~0        ; out0             ;
; |ALU_unit3|Add1~1        ; |ALU_unit3|Add1~1        ; out0             ;
; |ALU_unit3|Add1~2        ; |ALU_unit3|Add1~2        ; out0             ;
; |ALU_unit3|Add1~3        ; |ALU_unit3|Add1~3        ; out0             ;
; |ALU_unit3|Add1~4        ; |ALU_unit3|Add1~4        ; out0             ;
; |ALU_unit3|Add1~5        ; |ALU_unit3|Add1~5        ; out0             ;
; |ALU_unit3|Add1~6        ; |ALU_unit3|Add1~6        ; out0             ;
; |ALU_unit3|Add1~7        ; |ALU_unit3|Add1~7        ; out0             ;
; |ALU_unit3|Add1~8        ; |ALU_unit3|Add1~8        ; out0             ;
; |ALU_unit3|Add1~9        ; |ALU_unit3|Add1~9        ; out0             ;
; |ALU_unit3|Add1~10       ; |ALU_unit3|Add1~10       ; out0             ;
; |ALU_unit3|Add1~11       ; |ALU_unit3|Add1~11       ; out0             ;
; |ALU_unit3|Add1~12       ; |ALU_unit3|Add1~12       ; out0             ;
; |ALU_unit3|Add1~13       ; |ALU_unit3|Add1~13       ; out0             ;
; |ALU_unit3|Add1~14       ; |ALU_unit3|Add1~14       ; out0             ;
; |ALU_unit3|Add1~15       ; |ALU_unit3|Add1~15       ; out0             ;
; |ALU_unit3|Add1~16       ; |ALU_unit3|Add1~16       ; out0             ;
; |ALU_unit3|Add1~17       ; |ALU_unit3|Add1~17       ; out0             ;
; |ALU_unit3|Add1~18       ; |ALU_unit3|Add1~18       ; out0             ;
; |ALU_unit3|Add1~19       ; |ALU_unit3|Add1~19       ; out0             ;
; |ALU_unit3|Add1~20       ; |ALU_unit3|Add1~20       ; out0             ;
; |ALU_unit3|Add1~21       ; |ALU_unit3|Add1~21       ; out0             ;
; |ALU_unit3|Add1~22       ; |ALU_unit3|Add1~22       ; out0             ;
; |ALU_unit3|Add1~23       ; |ALU_unit3|Add1~23       ; out0             ;
; |ALU_unit3|Add1~24       ; |ALU_unit3|Add1~24       ; out0             ;
; |ALU_unit3|Add1~25       ; |ALU_unit3|Add1~25       ; out0             ;
; |ALU_unit3|Add1~26       ; |ALU_unit3|Add1~26       ; out0             ;
; |ALU_unit3|Add1~27       ; |ALU_unit3|Add1~27       ; out0             ;
; |ALU_unit3|Add1~28       ; |ALU_unit3|Add1~28       ; out0             ;
; |ALU_unit3|Add1~29       ; |ALU_unit3|Add1~29       ; out0             ;
; |ALU_unit3|Add1~30       ; |ALU_unit3|Add1~30       ; out0             ;
; |ALU_unit3|Add1~31       ; |ALU_unit3|Add1~31       ; out0             ;
; |ALU_unit3|Add1~32       ; |ALU_unit3|Add1~32       ; out0             ;
; |ALU_unit3|Add1~33       ; |ALU_unit3|Add1~33       ; out0             ;
; |ALU_unit3|Equal0~3      ; |ALU_unit3|Equal0~3      ; out0             ;
; |ALU_unit3|Equal1~3      ; |ALU_unit3|Equal1~3      ; out0             ;
; |ALU_unit3|Equal9~0      ; |ALU_unit3|Equal9~0      ; out0             ;
+--------------------------+--------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Dec 12 23:00:03 2024
Info: Command: quartus_sim --simulation_results_format=VWF lab6 -c lab6
Info (324025): Using vector source file "/home/student2/k5karuna/coe328_lab6/ALU_Waveform3.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      28.74 %
Info (328052): Number of transitions in simulation is 276
Info (324045): Vector file lab6.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 32-bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 273 megabytes
    Info: Processing ended: Thu Dec 12 23:00:03 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


