{
    "code": "```verilog\nmodule TopModule (\n    input [15:0] scancode,\n    output reg left,\n    output reg down,\n    output reg right,\n    output reg up\n);\n\n    always @(*) begin\n        // Initialize outputs to 0\n        left = 0;\n        down = 0;\n        right = 0;\n        up = 0;\n\n        // Decode scancode\n        case (scancode)\n            16'hE06B: left  = 1;\n            16'hE072: down  = 1;\n            16'hE074: right = 1;\n            16'hE075: up    = 1;\n            default: ; // All outputs remain 0\n        endcase\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}