

================================================================
== Vitis HLS Report for 'cshake256_simple_32'
================================================================
* Date:           Tue May 20 14:34:58 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.214 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                         |                                               |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                         Instance                        |                     Module                    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cshake256_simple_absorb_fu_46                        |cshake256_simple_absorb                        |        ?|        ?|         ?|         ?|    ?|    ?|                                              no|
        |grp_KeccakF1600_StatePermute_fu_64                       |KeccakF1600_StatePermute                       |       42|       42|  0.420 us|  0.420 us|   42|   42|                                              no|
        |grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71  |cshake256_simple_32_Pipeline_VITIS_LOOP_377_2  |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80  |cshake256_simple_32_Pipeline_VITIS_LOOP_570_1  |       34|       34|  0.340 us|  0.340 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    -|   10017|  34952|    -|
|Memory           |        4|    -|      64|     20|    0|
|Multiplexer      |        -|    -|       0|    392|    -|
|Register         |        -|    -|      12|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|   10093|  35364|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|       9|     66|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+-----------------------------------------------+---------+----+------+-------+-----+
    |                         Instance                        |                     Module                    | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+------+-------+-----+
    |grp_KeccakF1600_StatePermute_fu_64                       |KeccakF1600_StatePermute                       |        2|   0|  4904|  17154|    0|
    |grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71  |cshake256_simple_32_Pipeline_VITIS_LOOP_377_2  |        0|   0|    13|     64|    0|
    |grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80  |cshake256_simple_32_Pipeline_VITIS_LOOP_570_1  |        0|   0|    15|     86|    0|
    |grp_cshake256_simple_absorb_fu_46                        |cshake256_simple_absorb                        |        2|   0|  5085|  17648|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+------+-------+-----+
    |Total                                                    |                                               |        4|   0| 10017|  34952|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |                Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |s_U     |cshake256_simple_32_s_RAM_AUTO_1R1W  |        4|   0|   0|    0|    25|   64|     1|         1600|
    |t_U     |cshake256_simple_32_t_RAM_AUTO_1R1W  |        0|  16|   5|    0|    34|    8|     1|          272|
    |t_41_U  |cshake256_simple_32_t_RAM_AUTO_1R1W  |        0|  16|   5|    0|    34|    8|     1|          272|
    |t_42_U  |cshake256_simple_32_t_RAM_AUTO_1R1W  |        0|  16|   5|    0|    34|    8|     1|          272|
    |t_43_U  |cshake256_simple_32_t_RAM_AUTO_1R1W  |        0|  16|   5|    0|    34|    8|     1|          272|
    +--------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                                     |        4|  64|  20|    0|   161|   96|     5|         2688|
    +--------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  48|          9|    1|          9|
    |s_address0     |  20|          4|    5|         20|
    |s_address1     |  14|          3|    5|         15|
    |s_ce0          |  20|          4|    1|          4|
    |s_ce1          |  14|          3|    1|          3|
    |s_d0           |  14|          3|   64|        192|
    |s_d1           |  14|          3|   64|        192|
    |s_we0          |  14|          3|    8|         24|
    |s_we1          |  14|          3|    8|         24|
    |t_41_address0  |  14|          3|    6|         18|
    |t_41_ce0       |  14|          3|    1|          3|
    |t_41_ce1       |   9|          2|    1|          2|
    |t_41_we0       |   9|          2|    1|          2|
    |t_41_we1       |   9|          2|    1|          2|
    |t_42_address0  |  14|          3|    6|         18|
    |t_42_ce0       |  14|          3|    1|          3|
    |t_42_ce1       |   9|          2|    1|          2|
    |t_42_we0       |   9|          2|    1|          2|
    |t_42_we1       |   9|          2|    1|          2|
    |t_43_address0  |  14|          3|    6|         18|
    |t_43_ce0       |  14|          3|    1|          3|
    |t_43_ce1       |   9|          2|    1|          2|
    |t_43_we0       |   9|          2|    1|          2|
    |t_43_we1       |   9|          2|    1|          2|
    |t_address0     |  14|          3|    6|         18|
    |t_ce0          |  14|          3|    1|          3|
    |t_ce1          |   9|          2|    1|          2|
    |t_we0          |   9|          2|    1|          2|
    |t_we1          |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          | 392|         83|  197|        591|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                 | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                             |  8|   0|    8|          0|
    |grp_KeccakF1600_StatePermute_fu_64_ap_start_reg                       |  1|   0|    1|          0|
    |grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_ap_start_reg  |  1|   0|    1|          0|
    |grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ap_start_reg  |  1|   0|    1|          0|
    |grp_cshake256_simple_absorb_fu_46_ap_start_reg                        |  1|   0|    1|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                 | 12|   0|   12|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  cshake256_simple.32|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  cshake256_simple.32|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  cshake256_simple.32|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  cshake256_simple.32|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  cshake256_simple.32|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  cshake256_simple.32|  return value|
|ephemeralsk_address0  |  out|    5|   ap_memory|          ephemeralsk|         array|
|ephemeralsk_ce0       |  out|    1|   ap_memory|          ephemeralsk|         array|
|ephemeralsk_we0       |  out|    1|   ap_memory|          ephemeralsk|         array|
|ephemeralsk_d0        |  out|    8|   ap_memory|          ephemeralsk|         array|
|in_0_address0         |  out|    7|   ap_memory|                 in_0|         array|
|in_0_ce0              |  out|    1|   ap_memory|                 in_0|         array|
|in_0_q0               |   in|    8|   ap_memory|                 in_0|         array|
|in_0_address1         |  out|    7|   ap_memory|                 in_0|         array|
|in_0_ce1              |  out|    1|   ap_memory|                 in_0|         array|
|in_0_q1               |   in|    8|   ap_memory|                 in_0|         array|
|in_1_address0         |  out|    7|   ap_memory|                 in_1|         array|
|in_1_ce0              |  out|    1|   ap_memory|                 in_1|         array|
|in_1_q0               |   in|    8|   ap_memory|                 in_1|         array|
|in_1_address1         |  out|    7|   ap_memory|                 in_1|         array|
|in_1_ce1              |  out|    1|   ap_memory|                 in_1|         array|
|in_1_q1               |   in|    8|   ap_memory|                 in_1|         array|
|in_2_address0         |  out|    7|   ap_memory|                 in_2|         array|
|in_2_ce0              |  out|    1|   ap_memory|                 in_2|         array|
|in_2_q0               |   in|    8|   ap_memory|                 in_2|         array|
|in_2_address1         |  out|    7|   ap_memory|                 in_2|         array|
|in_2_ce1              |  out|    1|   ap_memory|                 in_2|         array|
|in_2_q1               |   in|    8|   ap_memory|                 in_2|         array|
|in_3_address0         |  out|    7|   ap_memory|                 in_3|         array|
|in_3_ce0              |  out|    1|   ap_memory|                 in_3|         array|
|in_3_q0               |   in|    8|   ap_memory|                 in_3|         array|
|in_3_address1         |  out|    7|   ap_memory|                 in_3|         array|
|in_3_ce1              |  out|    1|   ap_memory|                 in_3|         array|
|in_3_q1               |   in|    8|   ap_memory|                 in_3|         array|
+----------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.50>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%s = alloca i32 1"   --->   Operation 9 'alloca' 's' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (2.32ns)   --->   "%t = alloca i32 1" [src/sha3/fips202.c:558]   --->   Operation 10 'alloca' 't' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 11 [1/1] (2.32ns)   --->   "%t_41 = alloca i32 1" [src/sha3/fips202.c:558]   --->   Operation 11 'alloca' 't_41' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 12 [1/1] (2.32ns)   --->   "%t_42 = alloca i32 1" [src/sha3/fips202.c:558]   --->   Operation 12 'alloca' 't_42' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (2.32ns)   --->   "%t_43 = alloca i32 1" [src/sha3/fips202.c:558]   --->   Operation 13 'alloca' 't_43' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 14 [2/2] (3.25ns)   --->   "%call_ln561 = call void @cshake256_simple_absorb, i64 %s, i1 0, i8 %in_0, i8 %in_1, i8 %in_2, i8 %in_3, i64 %KeccakF_RoundConstants" [src/sha3/fips202.c:561]   --->   Operation 14 'call' 'call_ln561' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln561 = call void @cshake256_simple_absorb, i64 %s, i1 0, i8 %in_0, i8 %in_1, i8 %in_2, i8 %in_3, i64 %KeccakF_RoundConstants" [src/sha3/fips202.c:561]   --->   Operation 15 'call' 'call_ln561' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln376 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [src/sha3/fips202.c:376->src/sha3/fips202.c:569]   --->   Operation 16 'call' 'call_ln376' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln376 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [src/sha3/fips202.c:376->src/sha3/fips202.c:569]   --->   Operation 17 'call' 'call_ln376' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cshake256_simple.32_Pipeline_VITIS_LOOP_377_2, i8 %t_43, i8 %t_42, i8 %t_41, i8 %t, i64 %s"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 4.95>
ST_6 : Operation 19 [1/2] (4.95ns)   --->   "%call_ln0 = call void @cshake256_simple.32_Pipeline_VITIS_LOOP_377_2, i8 %t_43, i8 %t_42, i8 %t_41, i8 %t, i64 %s"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cshake256_simple.32_Pipeline_VITIS_LOOP_570_1, i8 %t, i8 %t_41, i8 %t_42, i8 %t_43, i8 %ephemeralsk"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 5.00>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %s"   --->   Operation 21 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/2] (5.00ns)   --->   "%call_ln0 = call void @cshake256_simple.32_Pipeline_VITIS_LOOP_570_1, i8 %t, i8 %t_41, i8 %t_42, i8 %t_43, i8 %ephemeralsk"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln573 = ret" [src/sha3/fips202.c:573]   --->   Operation 23 'ret' 'ret_ln573' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ephemeralsk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ KeccakF_RoundConstants]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s                          (alloca                ) [ 001111111]
t                          (alloca                ) [ 001111111]
t_41                       (alloca                ) [ 001111111]
t_42                       (alloca                ) [ 001111111]
t_43                       (alloca                ) [ 001111111]
call_ln561                 (call                  ) [ 000000000]
call_ln376                 (call                  ) [ 000000000]
call_ln0                   (call                  ) [ 000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000000]
call_ln0                   (call                  ) [ 000000000]
ret_ln573                  (ret                   ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ephemeralsk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ephemeralsk"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="KeccakF_RoundConstants">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstants"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cshake256_simple_absorb"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF1600_StatePermute"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cshake256_simple.32_Pipeline_VITIS_LOOP_377_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cshake256_simple.32_Pipeline_VITIS_LOOP_570_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="s_alloca_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="t_alloca_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="t_41_alloca_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_41/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="t_42_alloca_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_42/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="t_43_alloca_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_43/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_cshake256_simple_absorb_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="64" slack="0"/>
<pin id="49" dir="0" index="2" bw="1" slack="0"/>
<pin id="50" dir="0" index="3" bw="8" slack="0"/>
<pin id="51" dir="0" index="4" bw="8" slack="0"/>
<pin id="52" dir="0" index="5" bw="8" slack="0"/>
<pin id="53" dir="0" index="6" bw="8" slack="0"/>
<pin id="54" dir="0" index="7" bw="64" slack="0"/>
<pin id="55" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln561/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_KeccakF1600_StatePermute_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="64" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln376/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="0" slack="0"/>
<pin id="73" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="75" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="76" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="77" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="78" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="84" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="85" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="86" dir="0" index="5" bw="8" slack="0"/>
<pin id="87" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="12" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="33"><net_src comp="12" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="37"><net_src comp="12" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="12" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="57"><net_src comp="26" pin="1"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="46" pin=3"/></net>

<net id="60"><net_src comp="4" pin="0"/><net_sink comp="46" pin=4"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="46" pin=5"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="46" pin=6"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="46" pin=7"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="80" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ephemeralsk | {7 8 }
	Port: KeccakF_RoundConstants | {}
 - Input state : 
	Port: cshake256_simple.32 : in_0 | {1 2 }
	Port: cshake256_simple.32 : in_1 | {1 2 }
	Port: cshake256_simple.32 : in_2 | {1 2 }
	Port: cshake256_simple.32 : in_3 | {1 2 }
	Port: cshake256_simple.32 : KeccakF_RoundConstants | {1 2 3 4 }
  - Chain level:
	State 1
		call_ln561 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|---------|
| Operation|                     Functional Unit                     |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|---------|
|          |            grp_cshake256_simple_absorb_fu_46            | 36.6245 |   6828  |  16962  |
|   call   |            grp_KeccakF1600_StatePermute_fu_64           | 20.7445 |   6605  |  16657  |
|          | grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71 |  1.588  |    15   |    35   |
|          | grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80 |  6.352  |    36   |    84   |
|----------|---------------------------------------------------------|---------|---------|---------|
|   Total  |                                                         |  65.309 |  13484  |  33738  |
|----------|---------------------------------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  s |    4   |    0   |    0   |    0   |
|  t |    0   |   16   |    5   |    0   |
|t_41|    0   |   16   |    5   |    0   |
|t_42|    0   |   16   |    5   |    0   |
|t_43|    0   |   16   |    5   |    0   |
+----+--------+--------+--------+--------+
|Total|    4   |   64   |   20   |    0   |
+----+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   65   |  13484 |  33738 |    -   |
|   Memory  |    4   |    -   |   64   |   20   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   65   |  13548 |  33758 |    0   |
+-----------+--------+--------+--------+--------+--------+
