verilog work "/home/andrew/Documents/xilinx_projects/lab4/lab4.sim/sim_1/synth/func/testbench_v_func_synth.v"
verilog work  "/home/andrew/Documents/xilinx_projects/lab4/lab4.srcs/sim_1/new/testbench.v"
