# Verilog-learnings
<h3>As an Example</h3>
<h5>(Full_adder)â†´</h5>
 <img src="https://cdn.discordapp.com/attachments/830664223259885621/1063765204355260427/image.png" />
=======
<h2>Platforms</h2>
<h1><a href="https://edaplayground.com/" target="blank"><img align="center" src="https://edaplayground.com/img/logo.png?v=2" alt="EDA Playground" height="30" width="100" /></a> &emsp;| 
<a href="https://www.xilinx.com/products/design-tools/vivado.html" target="blank"><img align="center" src="https://www.xilinx.com/content/dam/xilinx/imgs/products/vivado/vivado-ml/vivado-hero-logo-web.png" alt="XILINX" height="50" width="100" /></a> &emsp;|
<a href="https://code.visualstudio.com/" target="blank"><img align="center" src="https://upload.wikimedia.org/wikipedia/commons/thumb/9/9a/Visual_Studio_Code_1.35_icon.svg/2048px-Visual_Studio_Code_1.35_icon.svg.png" alt="VS Code" height="30" width="45" /></a> &emsp;
</h1>

