; This source code in this file is licensed to You by Castle Technology
; Limited ("Castle") and its licensors on contractual terms and conditions
; ("Licence") which entitle you freely to modify and/or to distribute this
; source code subject to Your compliance with the terms of the Licence.
;
; This source code has been made available to You without any warranties
; whatsoever. Consequently, Your use, modification and distribution of this
; source code is entirely at Your own risk and neither Castle, its licensors
; nor any other person who has contributed to this source code shall be
; liable to You for any loss or damage which You may suffer as a result of
; Your use, modification or distribution of this source code.
;
; Full details of Your rights and obligations are set out in the Licence.
; You should have received a copy of the Licence with this source code file.
; If You have not received a copy, the text of the Licence is available
; online at www.castle-technology.co.uk/riscosbaselicence.htm
;

; Access privilege bits
; I'm afraid we can't be selective

AP_ROM  *       2_101           ; user read-only,  svc read-only
AP_None *       2_111           ; user no access,  svc read/write
AP_Read *       2_111           ; user read-only,  svc read/write
AP_Full *       2_111           ; user read/write, svc read/write

; MMU control register bits

MMUC_M  *       1 :SHL: 0       ; MMU enable
MMUC_A  *       1 :SHL: 1       ; Address fault enable
MMUC_C  *       1 :SHL: 2       ; Cache enable (or Data cache enable)
MMUC_W  *       1 :SHL: 3       ; Write buffer enable
MMUC_P  *       1 :SHL: 4       ; 32-bit program space enable
MMUC_D  *       1 :SHL: 5       ; 32-bit data space enable
MMUC_L  *       1 :SHL: 6       ; Late abort mode enable
MMUC_B  *       1 :SHL: 7       ; Big-endian mode enable
MMUC_S  *       1 :SHL: 8       ; S-mode enable
MMUC_R  *       1 :SHL: 9       ; R-mode enable (ARM7 or later)
MMUC_F  *       1 :SHL: 10      ; Coprocessor frequency bit (ARM700 only)
MMUC_Z  *       1 :SHL: 11      ; Branch predictor enable
MMUC_I  *       1 :SHL: 12      ; Instruction cache enable
MMUC_V  *       1 :SHL: 13      ; High exception vectors
MMUC_RR *       1 :SHL: 14      ; Round-robin replacement
MMUC_L4 *       1 :SHL: 15      ; Disable ARMv5 "load Thumb state with PC" behaviour
MMUC_nF *       1 :SHL: 30      ; not FastBus (ie separate CPUCLK from MEMCLK)
MMUC_iA *       1 :SHL: 31      ; Asynchronous

L1_APMult * 1
L2_APMult * 1
L2T_APMult * 1
L2X_APMult * 1

L1_C    * 1
L1_B    * 1
L2_C    * 1
L2_B    * 1

        END
