<!doctype html>
<html>
<head>
<title>DCUAR (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; DCUAR (DDR_PHY) Register</p><h1>DCUAR (DDR_PHY) Register</h1>
<h2>DCUAR (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DCUAR</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000300</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080300 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>DCU Address Register</td></tr>
</table>
<p></p>
<h2>DCUAR (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:20</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved. Return zeros on reads.</td></tr>
<tr valign=top><td>CSADDR_R</td><td class="center">19:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Cache Slice Address: Address of the cache slice to be read.</td></tr>
<tr valign=top><td>CWADDR_R</td><td class="center">15:12</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Cache Word Address: Address of the cache word to be read.</td></tr>
<tr valign=top><td>ATYPE</td><td class="center">11</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Access Type: Specifies the type of access to be performed using<br/>this address. Valid values are:<br/>0 = Write access<br/>1 = Read access</td></tr>
<tr valign=top><td>INCA</td><td class="center">10</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Increment Address: Specifies, if set, that the cache address<br/>specified in CWADDR and CSADDR should be automatically<br/>incremented after each access of the cache. The increment<br/>happens in such a way that all the slices of a selected word are first<br/>accessed before going to the next word.</td></tr>
<tr valign=top><td>CSEL</td><td class="center"> 9:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Cache Select: Selects the cache to be accessed. Valid values are:<br/>00 = Command cache<br/>01 = Expected data cache<br/>10 = Read data cache<br/>11 = RESERVED</td></tr>
<tr valign=top><td>CSADDR_W</td><td class="center"> 7:4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Cache Slice Address: Address of the cache slice to be written.</td></tr>
<tr valign=top><td>CWADDR_W</td><td class="center"> 3:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Cache Word Address: Address of the cache word to be written.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>