DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
language 1
dialect 5
dmPackageRefs [
]
instances [
(Instance
name "pow2"
duLibraryName "Lab1_lib"
duName "Power2"
elements [
]
mwi 0
uid 187,0
)
]
embeddedInstances [
(EmbeddedInstance
name "sums_calc"
number "1"
)
(EmbeddedInstance
name "eq345_calc"
number "2"
)
(EmbeddedInstance
name "eq12_calc"
number "3"
)
(EmbeddedInstance
name "watermarking_result"
number "4"
)
(EmbeddedInstance
name "block_done_always"
number "5"
)
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\arielmos\\Desktop\\Lab1_27_11\\Lab1\\Lab1\\Modules"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\arielmos\\Desktop\\Lab1_27_11\\Lab1\\Lab1_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\arielmos\\Desktop\\Lab1_27_11\\Lab1\\Lab1_lib\\hds\\@equation_@implementation\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\arielmos\\Desktop\\Lab1_27_11\\Lab1\\Lab1_lib\\hds\\@equation_@implementation\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\arielmos\\Desktop\\Lab1_27_11\\Lab1\\Lab1_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\arielmos\\Desktop\\Lab1_27_11\\Lab1\\Lab1_lib\\hds\\@equation_@implementation"
)
(vvPair
variable "d_logical"
value "C:\\Users\\arielmos\\Desktop\\Lab1_27_11\\Lab1\\Lab1_lib\\hds\\Equation_Implementation"
)
(vvPair
variable "date"
value "11/28/2020"
)
(vvPair
variable "day"
value "Sat"
)
(vvPair
variable "day_long"
value "Saturday"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "entity_name"
value "Equation_Implementation"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "arielmos"
)
(vvPair
variable "graphical_source_date"
value "11/28/2020"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "TOMER"
)
(vvPair
variable "graphical_source_time"
value "02:25:31"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "TOMER"
)
(vvPair
variable "language"
value "Verilog"
)
(vvPair
variable "library"
value "Lab1_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/Lab1_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/Lab1_lib/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "Equation_Implementation"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\Users\\arielmos\\Desktop\\Lab1_27_11\\Lab1\\Lab1_lib\\hds\\@equation_@implementation\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\arielmos\\Desktop\\Lab1_27_11\\Lab1\\Lab1_lib\\hds\\Equation_Implementation\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "Lab1"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "02:25:31"
)
(vvPair
variable "unit"
value "Equation_Implementation"
)
(vvPair
variable "user"
value "arielmos"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2020"
)
(vvPair
variable "yy"
value "20"
)
]
)
LanguageMgr "Verilog2001LangMgr"
uid 801,0
optionalChildren [
*1 (Net
uid 9,0
lang 5
decl (Decl
n "sum3"
t "reg"
b "[31:0]"
eolc "// each sumX is the double Sigma from each (X) equation // 510*72*72*data_depth"
o 11
suid 1,0
)
declText (MLText
uid 10,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,51800,95000,52600"
st "reg [31:0]                     sum3; // each sumX is the double Sigma from each (X) equation // 510*72*72*data_depth"
)
)
*2 (Net
uid 11,0
lang 5
decl (Decl
n "sum4"
t "reg"
b "[31:0]"
eolc "// each sumX is the double Sigma from each (X) equation // 510*72*72*data_depth"
o 12
suid 2,0
)
declText (MLText
uid 12,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,52600,95000,53400"
st "reg [31:0]                     sum4; // each sumX is the double Sigma from each (X) equation // 510*72*72*data_depth"
)
)
*3 (Net
uid 13,0
lang 5
decl (Decl
n "sum5"
t "reg"
b "[31:0]"
eolc "// each sumX is the double Sigma from each (X) equation // 510*72*72*data_depth"
o 13
suid 3,0
)
declText (MLText
uid 14,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,53400,95000,54200"
st "reg [31:0]                     sum5; // each sumX is the double Sigma from each (X) equation // 510*72*72*data_depth"
)
)
*4 (Net
uid 15,0
lang 5
decl (Decl
n "sums_done"
t "reg"
eolc "//sums_calc block is finished"
o 14
suid 4,0
)
declText (MLText
uid 16,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,54200,72500,55000"
st "reg                            sums_done; //sums_calc block is finished"
)
)
*5 (Net
uid 17,0
lang 5
decl (Decl
n "i"
t "reg"
b "[19:0]"
eolc "//index of block's pixels"
o 15
suid 5,0
)
declText (MLText
uid 18,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,55000,66500,55800"
st "reg [19:0]                     i; //index of block's pixels"
)
)
*6 (Net
uid 19,0
lang 5
decl (Decl
n "endOfRow"
t "reg"
b "[19:0]"
eolc "// indicator for end of row in the block, for eq.5"
o 16
suid 6,0
)
declText (MLText
uid 20,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,55800,82500,56600"
st "reg [19:0]                     endOfRow; // indicator for end of row in the block, for eq.5"
)
)
*7 (Net
uid 21,0
lang 5
decl (Decl
n "eq345_done"
t "reg"
prec "//--------------------------multply by constants (finish eq.3,4,5)-------------"
eolc "//equation 3,4,5 are finished"
preAdd 0
o 17
suid 7,0
)
declText (MLText
uid 22,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,56600,76500,58200"
st "//--------------------------multply by constants (finish eq.3,4,5)-------------
reg eq345_done; //equation 3,4,5 are finished"
)
)
*8 (Net
uid 23,0
lang 5
decl (Decl
n "Sigma"
t "reg"
b "[9:0]"
eolc "// sigma between 0-1000 milli (0-255/256)"
o 18
suid 8,0
)
declText (MLText
uid 24,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,58200,76500,59000"
st "reg [9:0]                      Sigma; // sigma between 0-1000 milli (0-255/256)"
)
)
*9 (Net
uid 25,0
lang 5
decl (Decl
n "Mu"
t "reg"
b "[9:0]"
eolc "// mu between 0-1000 milli (0-1)"
o 19
suid 9,0
)
declText (MLText
uid 26,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,59000,70500,59800"
st "reg [9:0]                      Mu; // mu between 0-1000 milli (0-1)"
)
)
*10 (Net
uid 27,0
lang 5
decl (Decl
n "G"
t "reg"
b "[8:0]"
eolc "// G between 0-510 milli"
o 20
suid 10,0
)
declText (MLText
uid 28,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,59800,66000,60600"
st "reg [8:0]                      G; // G between 0-510 milli"
)
)
*11 (Net
uid 29,0
lang 5
decl (Decl
n "alpha"
t "reg"
b "[9:0]"
prec "//--------------------------eq1,2 (calculates eq.1,2)-------------"
eolc "// 0-1000 in milli"
preAdd 0
o 21
suid 11,0
)
declText (MLText
uid 30,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,60600,70000,62200"
st "//--------------------------eq1,2 (calculates eq.1,2)-------------
reg [9:0] alpha; // 0-1000 in milli"
)
)
*12 (Net
uid 31,0
lang 5
decl (Decl
n "beta"
t "reg"
b "[19:0]"
eolc "// 0-1000 in milli"
o 22
suid 12,0
)
declText (MLText
uid 32,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,62200,64500,63000"
st "reg [19:0]                     beta; // 0-1000 in milli"
)
)
*13 (Net
uid 33,0
lang 5
decl (Decl
n "eq12_done"
t "reg"
eolc "//equation 1,2 are finished"
o 23
suid 13,0
)
declText (MLText
uid 34,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,63000,71500,63800"
st "reg                            eq12_done; //equation 1,2 are finished"
)
)
*14 (Net
uid 35,0
lang 5
decl (Decl
n "pow"
t "wire"
b "[9:0]"
o 24
suid 14,0
)
declText (MLText
uid 36,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,63800,54000,64600"
st "wire [9:0]                     pow;"
)
)
*15 (Net
uid 37,0
lang 5
decl (Decl
n "i_res"
t "reg"
b "[19:0]"
prec "//--------------------------result always-------------"
eolc "//index of block's pixels for result"
preAdd 0
o 25
suid 15,0
)
declText (MLText
uid 38,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,64600,64000,66200"
st "//--------------------------result always-------------
reg [19:0] i_res; //index of block's pixels for result"
)
)
*16 (PortIoIn
uid 39,0
shape (CompositeShape
uid 40,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 41,0
sl 0
ro 270
xt "-4000,13625,-2500,14375"
)
(Line
uid 42,0
sl 0
ro 270
xt "-2500,14000,-2000,14000"
pts [
"-2500,14000"
"-2000,14000"
]
)
]
)
stc 0
tg (WTG
uid 43,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 44,0
va (VaSet
font "arial,8,0"
)
xt "-8300,13500,-5000,14500"
st "Im_block"
ju 2
blo "-5000,14300"
tm "WireNameMgr"
)
)
)
*17 (Net
uid 45,0
lang 5
decl (Decl
n "Im_block"
t "wire"
b "[(Data_Depth*72*72)-1:0]"
prec "// Port Declarations"
eolc "//[(72*72)-1:0],  // Max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
preAdd 0
o 1
suid 16,0
)
declText (MLText
uid 46,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,41000,100000,42600"
st "// Port Declarations
wire [(Data_Depth*72*72)-1:0] Im_block; //[(72*72)-1:0],  // Max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
)
)
*18 (PortIoIn
uid 53,0
shape (CompositeShape
uid 54,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 55,0
sl 0
ro 270
xt "58000,-375,59500,375"
)
(Line
uid 56,0
sl 0
ro 270
xt "59500,0,60000,0"
pts [
"59500,0"
"60000,0"
]
)
]
)
stc 0
tg (WTG
uid 57,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58,0
va (VaSet
font "arial,8,0"
)
xt "54500,-500,57000,500"
st "Ready"
ju 2
blo "57000,300"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 59,0
lang 5
decl (Decl
n "Ready"
t "wire"
eolc "//Block_To_Pixel is ready to recive new block"
o 2
suid 17,0
)
declText (MLText
uid 60,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,42600,78500,43400"
st "wire                           Ready; //Block_To_Pixel is ready to recive new block"
)
)
*20 (PortIoIn
uid 67,0
shape (CompositeShape
uid 68,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 69,0
sl 0
ro 270
xt "58000,625,59500,1375"
)
(Line
uid 70,0
sl 0
ro 270
xt "59500,1000,60000,1000"
pts [
"59500,1000"
"60000,1000"
]
)
]
)
stc 0
tg (WTG
uid 71,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 72,0
va (VaSet
font "arial,8,0"
)
xt "53800,500,57000,1500"
st "W_block"
ju 2
blo "57000,1300"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 73,0
lang 5
decl (Decl
n "W_block"
t "wire"
b "[(Data_Depth*72*72)-1:0]"
eolc "//[(72*72)-1:0],  // Max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
o 3
suid 18,0
)
declText (MLText
uid 74,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,43400,100000,44200"
st "wire [(Data_Depth*72*72)-1:0]  W_block; //[(72*72)-1:0],  // Max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
)
)
*22 (PortIoIn
uid 81,0
shape (CompositeShape
uid 82,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 83,0
sl 0
ro 270
xt "-4000,14625,-2500,15375"
)
(Line
uid 84,0
sl 0
ro 270
xt "-2500,15000,-2000,15000"
pts [
"-2500,15000"
"-2000,15000"
]
)
]
)
stc 0
tg (WTG
uid 85,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 86,0
va (VaSet
font "arial,8,0"
)
xt "-6300,14500,-5000,15500"
st "clk"
ju 2
blo "-5000,15300"
tm "WireNameMgr"
)
)
)
*23 (Net
uid 87,0
lang 5
decl (Decl
n "clk"
t "wire"
eolc "//system clock"
o 4
suid 19,0
)
declText (MLText
uid 88,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,44200,62000,45000"
st "wire                           clk; //system clock"
)
)
*24 (PortIoIn
uid 95,0
shape (CompositeShape
uid 96,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 97,0
sl 0
ro 270
xt "74000,12625,75500,13375"
)
(Line
uid 98,0
sl 0
ro 270
xt "75500,13000,76000,13000"
pts [
"75500,13000"
"76000,13000"
]
)
]
)
stc 0
tg (WTG
uid 99,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 100,0
va (VaSet
font "arial,8,0"
)
xt "70400,12500,73000,13500"
st "ena_in"
ju 2
blo "73000,13300"
tm "WireNameMgr"
)
)
)
*25 (Net
uid 101,0
lang 5
decl (Decl
n "ena_in"
t "wire"
eolc "//Enable"
o 5
suid 20,0
)
declText (MLText
uid 102,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,45000,60500,45800"
st "wire                           ena_in; //Enable"
)
)
*26 (PortIoIn
uid 109,0
shape (CompositeShape
uid 110,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 111,0
sl 0
ro 270
xt "-4000,15625,-2500,16375"
)
(Line
uid 112,0
sl 0
ro 270
xt "-2500,16000,-2000,16000"
pts [
"-2500,16000"
"-2000,16000"
]
)
]
)
stc 0
tg (WTG
uid 113,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 114,0
va (VaSet
font "arial,8,0"
)
xt "-7900,15500,-5000,16500"
st "params"
ju 2
blo "-5000,16300"
tm "WireNameMgr"
)
)
)
*27 (Net
uid 115,0
lang 5
decl (Decl
n "params"
t "wire"
b "[(10*9)-1:0]"
eolc "//[9:0]//9 params size of 9 bits"
o 6
suid 21,0
)
declText (MLText
uid 116,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,45800,72500,46600"
st "wire [(10*9)-1:0]              params; //[9:0]//9 params size of 9 bits"
)
)
*28 (PortIoIn
uid 123,0
shape (CompositeShape
uid 124,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 125,0
sl 0
ro 270
xt "-4000,16625,-2500,17375"
)
(Line
uid 126,0
sl 0
ro 270
xt "-2500,17000,-2000,17000"
pts [
"-2500,17000"
"-2000,17000"
]
)
]
)
stc 0
tg (WTG
uid 127,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 128,0
va (VaSet
font "arial,8,0"
)
xt "-6300,16500,-5000,17500"
st "rst"
ju 2
blo "-5000,17300"
tm "WireNameMgr"
)
)
)
*29 (Net
uid 129,0
lang 5
decl (Decl
n "rst"
t "wire"
eolc "//Reset active low"
o 7
suid 22,0
)
declText (MLText
uid 130,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,46600,64000,47400"
st "wire                           rst; //Reset active low"
)
)
*30 (PortIoOut
uid 137,0
shape (CompositeShape
uid 138,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 139,0
sl 0
ro 270
xt "89500,15625,91000,16375"
)
(Line
uid 140,0
sl 0
ro 270
xt "89000,16000,89500,16000"
pts [
"89000,16000"
"89500,16000"
]
)
]
)
stc 0
tg (WTG
uid 141,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 142,0
va (VaSet
font "arial,8,0"
)
xt "92000,15500,96500,16500"
st "block_done"
blo "92000,16300"
tm "WireNameMgr"
)
)
)
*31 (Net
uid 143,0
lang 5
decl (Decl
n "block_done"
t "reg"
eolc "//Finished watermark insertion of block"
o 8
suid 23,0
)
declText (MLText
uid 144,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,47400,78000,48200"
st "reg                            block_done; //Finished watermark insertion of block"
)
)
*32 (PortIoOut
uid 151,0
shape (CompositeShape
uid 152,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 153,0
sl 0
ro 270
xt "65500,625,67000,1375"
)
(Line
uid 154,0
sl 0
ro 270
xt "65000,1000,65500,1000"
pts [
"65000,1000"
"65500,1000"
]
)
]
)
stc 0
tg (WTG
uid 155,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 156,0
va (VaSet
font "arial,8,0"
)
xt "68000,500,71500,1500"
st "block_out"
blo "68000,1300"
tm "WireNameMgr"
)
)
)
*33 (Net
uid 157,0
lang 5
decl (Decl
n "block_out"
t "reg"
b "[(Data_Depth*72*72)-1:0]"
eolc "//[(72*72)-1:0],  // Max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
o 9
suid 24,0
)
declText (MLText
uid 158,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,48200,101000,49000"
st "reg [(Data_Depth*72*72)-1:0]   block_out; //[(72*72)-1:0],  // Max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
)
)
*34 (PortIoOut
uid 165,0
shape (CompositeShape
uid 166,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 167,0
sl 0
ro 270
xt "41500,22625,43000,23375"
)
(Line
uid 168,0
sl 0
ro 270
xt "41000,23000,41500,23000"
pts [
"41000,23000"
"41500,23000"
]
)
]
)
stc 0
tg (WTG
uid 169,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 170,0
va (VaSet
font "arial,8,0"
)
xt "44000,22500,45500,23500"
st "M2"
blo "44000,23300"
tm "WireNameMgr"
)
)
)
*35 (Net
uid 171,0
lang 5
decl (Decl
n "M2"
t "reg"
b "[19:0]"
eolc "//M*M number of pixel in a block"
o 10
suid 25,0
)
declText (MLText
uid 172,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,49000,70500,49800"
st "reg [19:0]                     M2; //M*M number of pixel in a block"
)
)
*36 (SaComponent
uid 187,0
optionalChildren [
*37 (CptPort
uid 197,0
ps "OnEdgeStrategy"
shape (Triangle
uid 198,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,21625,12000,22375"
)
tg (CPTG
uid 199,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 200,0
va (VaSet
font "arial,8,0"
)
xt "13000,21500,14500,22500"
st "Mu"
blo "13000,22300"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "Mu"
t "wire"
b "[9:0]"
o 1
)
)
)
*38 (CptPort
uid 201,0
ps "OnEdgeStrategy"
shape (Triangle
uid 202,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18000,21625,18750,22375"
)
tg (CPTG
uid 203,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 204,0
va (VaSet
font "arial,8,0"
)
xt "15300,21500,17000,22500"
st "pow"
ju 2
blo "17000,22300"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "pow"
t "reg"
b "[9:0]"
o 2
)
)
)
*39 (CommentText
uid 217,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 218,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "21000,31000,36000,35000"
)
text (MLText
uid 219,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "arial,8,0"
)
xt "21200,31200,36000,33200"
st "
 return answer for 2^(-((Mu-0.5)^2)), in milli!!
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 3
)
]
shape (Rectangle
uid 188,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "12000,21000,18000,25000"
)
oxt "4000,11000,22000,31000"
ttg (MlTextGroup
uid 189,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*40 (Text
uid 190,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "13000,24000,16500,25000"
st "Lab1_lib"
blo "13000,24800"
tm "BdLibraryNameMgr"
)
*41 (Text
uid 191,0
va (VaSet
font "arial,8,1"
)
xt "13000,25000,16000,26000"
st "Power2"
blo "13000,25800"
tm "CptNameMgr"
)
*42 (Text
uid 192,0
va (VaSet
font "arial,8,1"
)
xt "13000,26000,15300,27000"
st "pow2"
blo "13000,26800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 193,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 194,0
text (MLText
uid 195,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "3100,7000,3100,7000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 196,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "12250,23250,13750,24750"
iconName "FlowChart.png"
iconMaskName "FlowChart.msk"
ftype 4
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*43 (HdlText
uid 220,0
optionalChildren [
*44 (EmbeddedText
uid 226,0
commentText (CommentText
uid 227,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 228,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "45000,21000,63000,26000"
)
text (MLText
uid 229,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "45200,21200,60500,25200"
st "
always @(posedge  clk) begin: sums_calc
  reg [Data_Depth-1:0] pixel,pixel2,pixel3;
  M2 <= params[29:10];
  if (rst | block_done) begin
    block_done <= 1;
    sums_done<=0;
    sum3<=0;
    sum4<=0;
    sum5<=0;
    i<=1;
    endOfRow<=params[39:30]; //M
  end
  else begin
    if (block_done == 0) begin
      if (i <=  params[29:10]) begin // still adding -M2   
        pixel =Im_block[i*Data_Depth-1 -: Data_Depth];
        
        //-------------sum3---------------------
        sum3 <= sum3 + pixel; // 1<=i<=M^2
        
        //-------------sum4---------------------
           // doing ABS in eq.4
        sum4 <=  (pixel< ((params[9:0]+1)/2))? sum4 +(((params[9:0]+1)/2)- pixel):sum4 +(pixel - ((params[9:0]+1)/2));
          
        //-------------sum5---------------------
        pixel2 = (i == endOfRow)? 0:Im_block[(i+1)*Data_Depth-1 -: Data_Depth]; //  check for i+1 out of bounds
        //pixel3 = (i+M > M^2) -- last row 
        pixel3 = (i+params[39:30]>params[29:10])? 0:Im_block[(i+params[39:30])*Data_Depth-1 -: Data_Depth]; //  check for i+M out of bounds
           
        if (i == endOfRow) endOfRow<=endOfRow+params[39:30]; // increasing the end of Row
        
        sum5 <= ((pixel< pixel2) & (pixel< pixel3)) ? sum5 + pixel2 - pixel + pixel3 - pixel: // doing ABS in eq.5
                ((pixel< pixel2) & (pixel> pixel3)) ? sum5 + pixel2 - pixel3:
                ((pixel> pixel2) & (pixel< pixel3)) ? sum5 - pixel2 + pixel3:
                                                      sum5 - pixel2 + pixel - pixel3 + pixel;
  
        i <= i +1;
      end
      else begin // finish claculating the sums
        sums_done <= 1;
      end         
   end 
  end
end

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 221,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "35000,21000,40000,30000"
)
oxt "37000,21000,40000,30000"
ttg (MlTextGroup
uid 222,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*45 (Text
uid 223,0
va (VaSet
font "arial,8,1"
)
xt "35400,22500,39600,23500"
st "sums_calc"
blo "35400,23300"
tm "HdlTextNameMgr"
)
*46 (Text
uid 224,0
va (VaSet
font "arial,8,1"
)
xt "35400,23500,36200,24500"
st "1"
blo "35400,24300"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 225,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "35250,28250,36750,29750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*47 (HdlText
uid 326,0
optionalChildren [
*48 (EmbeddedText
uid 332,0
commentText (CommentText
uid 333,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 334,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "21000,1000,39000,6000"
)
text (MLText
uid 335,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "21200,1200,37200,5200"
st "
always @(posedge  clk) begin: eq345_calc
  if (rst | block_done) begin
   eq345_done<= 0;
  end
  else begin 
    if (sums_done) begin
      Mu <= sum3*1000/(params[29:10]*(params[9:0]+1));
      Sigma <= sum4*2*1000/(params[29:10]*(params[9:0]+1));
      G <= sum5/params[29:10];
      
      eq345_done<= 1;
    end
  end
end

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 327,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "10000,1000,16000,11000"
)
oxt "13000,1000,16000,10000"
ttg (MlTextGroup
uid 328,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*49 (Text
uid 329,0
va (VaSet
font "arial,8,1"
)
xt "11150,2500,15850,3500"
st "eq345_calc"
blo "11150,3300"
tm "HdlTextNameMgr"
)
*50 (Text
uid 330,0
va (VaSet
font "arial,8,1"
)
xt "11150,3500,11950,4500"
st "2"
blo "11150,4300"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 331,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "10250,9250,11750,10750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*51 (HdlText
uid 432,0
optionalChildren [
*52 (EmbeddedText
uid 438,0
commentText (CommentText
uid 439,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 440,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "45000,0,63000,5000"
)
text (MLText
uid 441,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "45200,200,60400,4200"
st "
always @(posedge  clk) begin: eq12_calc
  if (rst | block_done) begin
   eq12_done <= 0;
  end
  else begin 
    if (eq345_done) begin
      //alpha[m] <= Amin[m] + (Amax-Amin)[m]*1000)/Sigma[m])*pow[m]*1000
      alpha <= params[59:50]*10 + (((params[69:60]-params[59:50])*10)*1000/Sigma)*pow/1000;//(1000*1000/1000)*1000/1000
            //beta[m] <=  Bmin[m] +  (Bmax - Bmin)[m]*Sigma[m]*(1-pow)[m]
      beta <=  params[79:70]*10 +  ((params[89:80] - params[79:70]))*Sigma*(1000-pow)/100000;// 100*1000*1000/100000
      eq12_done<= 1;
      
    end
  end
end

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 433,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "34000,0,40000,8000"
)
oxt "37000,0,40000,8000"
ttg (MlTextGroup
uid 434,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*53 (Text
uid 435,0
va (VaSet
font "arial,8,1"
)
xt "35550,1000,39450,2000"
st "eq12_calc"
blo "35550,1800"
tm "HdlTextNameMgr"
)
*54 (Text
uid 436,0
va (VaSet
font "arial,8,1"
)
xt "35550,2000,36350,3000"
st "3"
blo "35550,2800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 437,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "34250,6250,35750,7750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*55 (HdlText
uid 522,0
optionalChildren [
*56 (EmbeddedText
uid 528,0
commentText (CommentText
uid 529,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 530,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "69000,-1000,87000,4000"
)
text (MLText
uid 531,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "69200,-800,80900,3200"
st "
always @(posedge  clk) begin: watermarking_result
  if (rst | block_done) begin
   i_res <=1;
  end
  else begin 
    if (eq12_done & Ready) begin// i want to check if Block_to_Pixel is Ready
      if (i_res <=  params[29:10]) begin // finished
      // check if G> Bthr
      // if true-> block_out[pixel_i] = Amax*Im_block[pixel_i]  + Bmin*W_block[pixel_i]
      // else-> block_out[pixel_i] = alpha*Im_block[pixel_i]  + beta*W_block[pixel_i] 
      block_out[i_res*Data_Depth-1 -: Data_Depth]<= (G>params[49:40])?      
             (params[69:60]*Im_block[i_res*Data_Depth-1 -: Data_Depth] +params[79:70]*W_block[i_res*Data_Depth-1 -: Data_Depth])/100:
             (alpha*Im_block[i_res*Data_Depth-1 -: Data_Depth] + beta*W_block[i_res*Data_Depth-1 -: Data_Depth])/1000;            
      i_res <= i_res +1;
      end
      else begin
        block_done <= 1;
        i_res <=1;
      end
        
    end
  end
end

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 523,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "61000,-1000,64000,10000"
)
ttg (MlTextGroup
uid 524,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 525,0
va (VaSet
font "arial,8,1"
)
xt "59400,-2500,67600,-1500"
st "watermarking_result"
blo "59400,-1700"
tm "HdlTextNameMgr"
)
*58 (Text
uid 526,0
va (VaSet
font "arial,8,1"
)
xt "59400,-1500,60200,-500"
st "4"
blo "59400,-700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 527,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "61250,8250,62750,9750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*59 (HdlText
uid 636,0
optionalChildren [
*60 (EmbeddedText
uid 642,0
commentText (CommentText
uid 643,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 644,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "84000,7000,102000,12000"
)
text (MLText
uid 645,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "84200,7200,97200,11200"
st "
always @(posedge  ena_in) begin: block_done_always
   block_done <=0;
end

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 637,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "76000,7000,79000,10000"
)
ttg (MlTextGroup
uid 638,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*61 (Text
uid 639,0
va (VaSet
font "arial,8,1"
)
xt "74650,5500,82350,6500"
st "block_done_always"
blo "74650,6300"
tm "HdlTextNameMgr"
)
*62 (Text
uid 640,0
va (VaSet
font "arial,8,1"
)
xt "74650,6500,75450,7500"
st "5"
blo "74650,7300"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 641,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "76250,8250,77750,9750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*63 (CommentText
uid 662,0
shape (Rectangle
uid 663,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-5000,-11000,28000,-5000"
)
text (MLText
uid 664,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "arial,10,0"
)
xt "-4800,-10800,27200,-5600"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 02:20:52 11/28/2020
from - C:\\Users\\arielmos\\Desktop\\Lab1_27_11\\Lab1\\Lab1\\Modules\\Equation_Implementation.v

"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 32600
)
)
*64 (Grouping
uid 665,0
optionalChildren [
*65 (CommentText
uid 667,0
shape (Rectangle
uid 668,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-1000,44000,16000,45000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 669,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-800,44000,9500,45000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*66 (CommentText
uid 670,0
shape (Rectangle
uid 671,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "16000,40000,20000,41000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 672,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "16200,40000,19200,41000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*67 (CommentText
uid 673,0
shape (Rectangle
uid 674,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-1000,42000,16000,43000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 675,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-800,42000,9200,43000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*68 (CommentText
uid 676,0
shape (Rectangle
uid 677,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-5000,42000,-1000,43000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 678,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-4800,42000,-2700,43000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*69 (CommentText
uid 679,0
shape (Rectangle
uid 680,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "16000,41000,36000,45000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 681,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "16200,41200,25400,42200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*70 (CommentText
uid 682,0
shape (Rectangle
uid 683,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "20000,40000,36000,41000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 684,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "20200,40000,22200,41000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*71 (CommentText
uid 685,0
shape (Rectangle
uid 686,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-5000,40000,16000,42000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 687,0
va (VaSet
fg "32768,0,0"
)
xt "2150,40500,8850,41500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*72 (CommentText
uid 688,0
shape (Rectangle
uid 689,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-5000,43000,-1000,44000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 690,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-4800,43000,-2700,44000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*73 (CommentText
uid 691,0
shape (Rectangle
uid 692,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-5000,44000,-1000,45000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 693,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-4800,44000,-2100,45000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*74 (CommentText
uid 694,0
shape (Rectangle
uid 695,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-1000,43000,16000,44000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 696,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-800,43000,13900,44000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 666,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-5000,40000,36000,45000"
)
oxt "14000,66000,55000,71000"
)
*75 (GlobalConnector
uid 697,0
shape (Circle
uid 698,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-2000,30000,0,32000"
radius 1000
)
name (Text
uid 699,0
va (VaSet
font "arial,8,1"
)
xt "-1500,30500,-500,31500"
st "G"
blo "-1500,31300"
)
)
*76 (Wire
uid 47,0
optionalChildren [
*77 (BdJunction
uid 706,0
ps "OnConnectorStrategy"
shape (Circle
uid 707,0
va (VaSet
vasetType 1
)
xt "30600,13600,31400,14400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 48,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,6000,61000,14000"
pts [
"-2000,14000"
"52000,14000"
"52000,6000"
"61000,6000"
]
)
start &16
end &55
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 51,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "47000,5000,50300,6000"
st "Im_block"
blo "47000,5800"
tm "WireNameMgr"
)
)
on &17
)
*78 (Wire
uid 61,0
shape (OrthoPolyLine
uid 62,0
va (VaSet
vasetType 3
)
xt "60000,0,61000,0"
pts [
"60000,0"
"61000,0"
]
)
start &18
end &55
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 65,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "59000,-1000,61500,0"
st "Ready"
blo "59000,-200"
tm "WireNameMgr"
)
)
on &19
)
*79 (Wire
uid 75,0
shape (OrthoPolyLine
uid 76,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60000,1000,61000,1000"
pts [
"60000,1000"
"61000,1000"
]
)
start &20
end &55
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 79,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "54000,0,57200,1000"
st "W_block"
blo "54000,800"
tm "WireNameMgr"
)
)
on &21
)
*80 (Wire
uid 89,0
optionalChildren [
*81 (BdJunction
uid 720,0
ps "OnConnectorStrategy"
shape (Circle
uid 721,0
va (VaSet
vasetType 1
)
xt "600,14600,1400,15400"
radius 400
)
)
*82 (BdJunction
uid 722,0
ps "OnConnectorStrategy"
shape (Circle
uid 723,0
va (VaSet
vasetType 1
)
xt "27600,14600,28400,15400"
radius 400
)
)
*83 (BdJunction
uid 724,0
ps "OnConnectorStrategy"
shape (Circle
uid 725,0
va (VaSet
vasetType 1
)
xt "26600,14600,27400,15400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 90,0
va (VaSet
vasetType 3
)
xt "-2000,7000,61000,15000"
pts [
"-2000,15000"
"53000,15000"
"53000,7000"
"61000,7000"
]
)
start &22
end &55
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 93,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 94,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "59000,6000,60300,7000"
st "clk"
blo "59000,6800"
tm "WireNameMgr"
)
)
on &23
)
*84 (Wire
uid 103,0
shape (OrthoPolyLine
uid 104,0
va (VaSet
vasetType 3
)
xt "76000,10000,78000,13000"
pts [
"76000,13000"
"78000,13000"
"78000,10000"
]
)
start &24
end &59
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 107,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 108,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "75000,12000,77600,13000"
st "ena_in"
blo "75000,12800"
tm "WireNameMgr"
)
)
on &25
)
*85 (Wire
uid 117,0
optionalChildren [
*86 (BdJunction
uid 714,0
ps "OnConnectorStrategy"
shape (Circle
uid 715,0
va (VaSet
vasetType 1
)
xt "1600,15600,2400,16400"
radius 400
)
)
*87 (BdJunction
uid 716,0
ps "OnConnectorStrategy"
shape (Circle
uid 717,0
va (VaSet
vasetType 1
)
xt "28600,15600,29400,16400"
radius 400
)
)
*88 (BdJunction
uid 718,0
ps "OnConnectorStrategy"
shape (Circle
uid 719,0
va (VaSet
vasetType 1
)
xt "27600,15600,28400,16400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 118,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,8000,61000,16000"
pts [
"-2000,16000"
"54000,16000"
"54000,8000"
"61000,8000"
]
)
start &26
end &55
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 121,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 122,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "52000,7000,54900,8000"
st "params"
blo "52000,7800"
tm "WireNameMgr"
)
)
on &27
)
*89 (Wire
uid 131,0
optionalChildren [
*90 (BdJunction
uid 708,0
ps "OnConnectorStrategy"
shape (Circle
uid 709,0
va (VaSet
vasetType 1
)
xt "2600,16600,3400,17400"
radius 400
)
)
*91 (BdJunction
uid 710,0
ps "OnConnectorStrategy"
shape (Circle
uid 711,0
va (VaSet
vasetType 1
)
xt "29600,16600,30400,17400"
radius 400
)
)
*92 (BdJunction
uid 712,0
ps "OnConnectorStrategy"
shape (Circle
uid 713,0
va (VaSet
vasetType 1
)
xt "28600,16600,29400,17400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 132,0
va (VaSet
vasetType 3
)
xt "-2000,9000,61000,17000"
pts [
"-2000,17000"
"55000,17000"
"55000,9000"
"61000,9000"
]
)
start &28
end &55
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 135,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 136,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "59000,8000,60300,9000"
st "rst"
blo "59000,8800"
tm "WireNameMgr"
)
)
on &29
)
*93 (Wire
uid 205,0
shape (OrthoPolyLine
uid 206,0
va (VaSet
vasetType 3
)
xt "9000,22000,11250,22000"
pts [
"9000,22000"
"11250,22000"
]
)
end &37
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 209,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 210,0
va (VaSet
font "arial,8,0"
)
xt "8000,20000,9500,21000"
st "Mu"
blo "8000,20800"
tm "WireNameMgr"
)
)
on &9
)
*94 (Wire
uid 211,0
shape (OrthoPolyLine
uid 212,0
va (VaSet
vasetType 3
)
xt "18750,3000,34000,22000"
pts [
"18750,22000"
"25000,22000"
"25000,3000"
"34000,3000"
]
)
start &38
end &51
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "29000,2000,30700,3000"
st "pow"
blo "29000,2800"
tm "WireNameMgr"
)
)
on &14
)
*95 (Wire
uid 230,0
shape (OrthoPolyLine
uid 231,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31000,14000,35000,29000"
pts [
"31000,14000"
"31000,29000"
"35000,29000"
]
)
start &77
end &43
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 236,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 237,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "21000,28000,24300,29000"
st "Im_block"
blo "21000,28800"
tm "WireNameMgr"
)
)
on &17
)
*96 (Wire
uid 238,0
shape (OrthoPolyLine
uid 239,0
va (VaSet
vasetType 3
)
xt "27000,15000,35000,26000"
pts [
"27000,15000"
"27000,26000"
"35000,26000"
]
)
start &83
end &43
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 244,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 245,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "33000,25000,34300,26000"
st "clk"
blo "33000,25800"
tm "WireNameMgr"
)
)
on &23
)
*97 (Wire
uid 246,0
shape (OrthoPolyLine
uid 247,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28000,16000,35000,27000"
pts [
"28000,16000"
"28000,27000"
"35000,27000"
]
)
start &88
end &43
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 253,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "26000,26000,28900,27000"
st "params"
blo "26000,26800"
tm "WireNameMgr"
)
)
on &27
)
*98 (Wire
uid 254,0
shape (OrthoPolyLine
uid 255,0
va (VaSet
vasetType 3
)
xt "29000,17000,35000,28000"
pts [
"29000,17000"
"29000,28000"
"35000,28000"
]
)
start &92
end &43
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 260,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 261,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "33000,27000,34300,28000"
st "rst"
blo "33000,27800"
tm "WireNameMgr"
)
)
on &29
)
*99 (Wire
uid 262,0
optionalChildren [
*100 (BdJunction
uid 726,0
ps "OnConnectorStrategy"
shape (Circle
uid 727,0
va (VaSet
vasetType 1
)
xt "84600,21600,85400,22400"
radius 400
)
)
*101 (BdJunction
uid 728,0
ps "OnConnectorStrategy"
shape (Circle
uid 729,0
va (VaSet
vasetType 1
)
xt "69600,21600,70400,22400"
radius 400
)
)
*102 (BdJunction
uid 730,0
ps "OnConnectorStrategy"
shape (Circle
uid 731,0
va (VaSet
vasetType 1
)
xt "48600,21600,49400,22400"
radius 400
)
)
*103 (BdJunction
uid 732,0
ps "OnConnectorStrategy"
shape (Circle
uid 733,0
va (VaSet
vasetType 1
)
xt "49600,21600,50400,22400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 263,0
va (VaSet
vasetType 3
)
xt "40000,16000,89000,22000"
pts [
"40000,22000"
"87000,22000"
"87000,16000"
"89000,16000"
]
)
start &43
end &30
es 0
sat 4
eat 32
stc 0
st 0
si 0
tg (WTG
uid 268,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 269,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "41000,21000,45500,22000"
st "block_done"
blo "41000,21800"
tm "WireNameMgr"
)
)
on &31
)
*104 (Wire
uid 270,0
shape (OrthoPolyLine
uid 271,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40000,25000,42000,25000"
pts [
"40000,25000"
"42000,25000"
]
)
start &43
sat 4
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 276,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 277,0
va (VaSet
font "arial,8,0"
)
xt "43000,24000,46900,25000"
st "endOfRow"
blo "43000,24800"
tm "WireNameMgr"
)
)
on &6
)
*105 (Wire
uid 278,0
shape (OrthoPolyLine
uid 279,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40000,24000,42000,24000"
pts [
"40000,24000"
"42000,24000"
]
)
start &43
sat 4
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 284,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 285,0
va (VaSet
font "arial,8,0"
)
xt "43000,23000,43600,24000"
st "i"
blo "43000,23800"
tm "WireNameMgr"
)
)
on &5
)
*106 (Wire
uid 286,0
shape (OrthoPolyLine
uid 287,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,9000,46000,31000"
pts [
"40000,29000"
"46000,29000"
"46000,31000"
"7000,31000"
"7000,9000"
"10000,9000"
]
)
start &43
end &47
sat 4
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 293,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "41000,28000,43200,29000"
st "sum3"
blo "41000,28800"
tm "WireNameMgr"
)
)
on &1
)
*107 (Wire
uid 294,0
shape (OrthoPolyLine
uid 295,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4000,6000,49000,34000"
pts [
"40000,26000"
"49000,26000"
"49000,34000"
"4000,34000"
"4000,6000"
"10000,6000"
]
)
start &43
end &47
sat 4
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 300,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 301,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "41000,25000,43200,26000"
st "sum4"
blo "41000,25800"
tm "WireNameMgr"
)
)
on &2
)
*108 (Wire
uid 302,0
shape (OrthoPolyLine
uid 303,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,8000,47000,32000"
pts [
"40000,28000"
"47000,28000"
"47000,32000"
"6000,32000"
"6000,8000"
"10000,8000"
]
)
start &43
end &47
sat 4
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 308,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 309,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "41000,27000,43200,28000"
st "sum5"
blo "41000,27800"
tm "WireNameMgr"
)
)
on &3
)
*109 (Wire
uid 310,0
shape (OrthoPolyLine
uid 311,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40000,23000,41000,23000"
pts [
"40000,23000"
"41000,23000"
]
)
start &43
end &34
es 0
sat 2
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 316,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 317,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "38000,22000,39500,23000"
st "M2"
blo "38000,22800"
tm "WireNameMgr"
)
)
on &35
)
*110 (Wire
uid 318,0
shape (OrthoPolyLine
uid 319,0
va (VaSet
vasetType 3
)
xt "5000,7000,48000,33000"
pts [
"40000,27000"
"48000,27000"
"48000,33000"
"5000,33000"
"5000,7000"
"10000,7000"
]
)
start &43
end &47
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 324,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 325,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "41000,26000,45200,27000"
st "sums_done"
blo "41000,26800"
tm "WireNameMgr"
)
)
on &4
)
*111 (Wire
uid 336,0
shape (OrthoPolyLine
uid 337,0
va (VaSet
vasetType 3
)
xt "7000,-2000,49000,22000"
pts [
"49000,22000"
"49000,-2000"
"7000,-2000"
"7000,2000"
"10000,2000"
]
)
start &102
end &47
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 342,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "5000,1000,9500,2000"
st "block_done"
blo "5000,1800"
tm "WireNameMgr"
)
)
on &31
)
*112 (Wire
uid 344,0
shape (OrthoPolyLine
uid 345,0
va (VaSet
vasetType 3
)
xt "1000,3000,10000,15000"
pts [
"1000,15000"
"1000,3000"
"10000,3000"
]
)
start &81
end &47
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 350,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 351,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "8000,2000,9300,3000"
st "clk"
blo "8000,2800"
tm "WireNameMgr"
)
)
on &23
)
*113 (Wire
uid 352,0
shape (OrthoPolyLine
uid 353,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,4000,10000,16000"
pts [
"2000,16000"
"2000,4000"
"10000,4000"
]
)
start &86
end &47
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 358,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 359,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "1000,3000,3900,4000"
st "params"
blo "1000,3800"
tm "WireNameMgr"
)
)
on &27
)
*114 (Wire
uid 360,0
shape (OrthoPolyLine
uid 361,0
va (VaSet
vasetType 3
)
xt "3000,5000,10000,17000"
pts [
"3000,17000"
"3000,5000"
"10000,5000"
]
)
start &90
end &47
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 366,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 367,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "8000,4000,9300,5000"
st "rst"
blo "8000,4800"
tm "WireNameMgr"
)
)
on &29
)
*115 (Wire
uid 400,0
shape (OrthoPolyLine
uid 401,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,-1000,61000,2000"
pts [
"16000,2000"
"22000,2000"
"22000,-1000"
"55000,-1000"
"55000,2000"
"61000,2000"
]
)
start &47
end &55
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 406,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 407,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "17000,1000,18000,2000"
st "G"
blo "17000,1800"
tm "WireNameMgr"
)
)
on &10
)
*116 (Wire
uid 408,0
shape (OrthoPolyLine
uid 409,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,5000,18000,5000"
pts [
"16000,5000"
"18000,5000"
]
)
start &47
sat 2
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 414,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 415,0
va (VaSet
font "arial,8,0"
)
xt "19000,4000,20500,5000"
st "Mu"
blo "19000,4800"
tm "WireNameMgr"
)
)
on &9
)
*117 (Wire
uid 416,0
shape (OrthoPolyLine
uid 417,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,1000,34000,3000"
pts [
"16000,3000"
"23000,3000"
"23000,1000"
"34000,1000"
]
)
start &47
end &51
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 423,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "17000,2000,19600,3000"
st "Sigma"
blo "17000,2800"
tm "WireNameMgr"
)
)
on &8
)
*118 (Wire
uid 424,0
shape (OrthoPolyLine
uid 425,0
va (VaSet
vasetType 3
)
xt "16000,2000,34000,4000"
pts [
"16000,4000"
"24000,4000"
"24000,2000"
"34000,2000"
]
)
start &47
end &51
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 430,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 431,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "17000,3000,21900,4000"
st "eq345_done"
blo "17000,3800"
tm "WireNameMgr"
)
)
on &7
)
*119 (Wire
uid 450,0
shape (OrthoPolyLine
uid 451,0
va (VaSet
vasetType 3
)
xt "31000,-3000,50000,22000"
pts [
"50000,22000"
"50000,-3000"
"31000,-3000"
"31000,4000"
"34000,4000"
]
)
start &103
end &51
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 456,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 457,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "29000,3000,33500,4000"
st "block_done"
blo "29000,3800"
tm "WireNameMgr"
)
)
on &31
)
*120 (Wire
uid 458,0
shape (OrthoPolyLine
uid 459,0
va (VaSet
vasetType 3
)
xt "28000,5000,34000,15000"
pts [
"28000,15000"
"28000,5000"
"34000,5000"
]
)
start &82
end &51
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 464,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 465,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "32000,4000,33300,5000"
st "clk"
blo "32000,4800"
tm "WireNameMgr"
)
)
on &23
)
*121 (Wire
uid 474,0
shape (OrthoPolyLine
uid 475,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "29000,6000,34000,16000"
pts [
"29000,16000"
"29000,6000"
"34000,6000"
]
)
start &87
end &51
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 480,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 481,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "25000,5000,27900,6000"
st "params"
blo "25000,5800"
tm "WireNameMgr"
)
)
on &27
)
*122 (Wire
uid 490,0
shape (OrthoPolyLine
uid 491,0
va (VaSet
vasetType 3
)
xt "30000,7000,34000,17000"
pts [
"30000,17000"
"30000,7000"
"34000,7000"
]
)
start &91
end &51
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 496,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 497,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "32000,6000,33300,7000"
st "rst"
blo "32000,6800"
tm "WireNameMgr"
)
)
on &29
)
*123 (Wire
uid 498,0
shape (OrthoPolyLine
uid 499,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40000,4000,61000,6000"
pts [
"40000,6000"
"47000,6000"
"47000,4000"
"61000,4000"
]
)
start &51
end &55
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 504,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 505,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "41000,5000,43200,6000"
st "alpha"
blo "41000,5800"
tm "WireNameMgr"
)
)
on &11
)
*124 (Wire
uid 506,0
shape (OrthoPolyLine
uid 507,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40000,5000,61000,7000"
pts [
"40000,7000"
"48000,7000"
"48000,5000"
"61000,5000"
]
)
start &51
end &55
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 512,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 513,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "41000,6000,42800,7000"
st "beta"
blo "41000,6800"
tm "WireNameMgr"
)
)
on &12
)
*125 (Wire
uid 514,0
shape (OrthoPolyLine
uid 515,0
va (VaSet
vasetType 3
)
xt "40000,3000,61000,5000"
pts [
"40000,5000"
"46000,5000"
"46000,3000"
"61000,3000"
]
)
start &51
end &55
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 520,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 521,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "41000,4000,45100,5000"
st "eq12_done"
blo "41000,4800"
tm "WireNameMgr"
)
)
on &13
)
*126 (Wire
uid 612,0
shape (OrthoPolyLine
uid 613,0
va (VaSet
vasetType 3
)
xt "64000,0,70000,22000"
pts [
"64000,0"
"70000,0"
"70000,22000"
]
)
start &55
end &101
sat 4
eat 32
stc 0
st 0
si 0
tg (WTG
uid 618,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 619,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "65000,-1000,69500,0"
st "block_done"
blo "65000,-200"
tm "WireNameMgr"
)
)
on &31
)
*127 (Wire
uid 620,0
shape (OrthoPolyLine
uid 621,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64000,2000,66000,2000"
pts [
"64000,2000"
"66000,2000"
]
)
start &55
sat 4
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 626,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 627,0
va (VaSet
font "arial,8,0"
)
xt "67000,1000,69100,2000"
st "i_res"
blo "67000,1800"
tm "WireNameMgr"
)
)
on &15
)
*128 (Wire
uid 628,0
shape (OrthoPolyLine
uid 629,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64000,1000,65000,1000"
pts [
"64000,1000"
"65000,1000"
]
)
start &55
end &32
es 0
sat 2
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 634,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 635,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "58000,0,61500,1000"
st "block_out"
blo "58000,800"
tm "WireNameMgr"
)
)
on &33
)
*129 (Wire
uid 654,0
shape (OrthoPolyLine
uid 655,0
va (VaSet
vasetType 3
)
xt "79000,8000,85000,22000"
pts [
"79000,8000"
"85000,8000"
"85000,22000"
]
)
start &59
end &100
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 660,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 661,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "80000,7000,84500,8000"
st "block_done"
blo "80000,7800"
tm "WireNameMgr"
)
)
on &31
)
*130 (Wire
uid 700,0
shape (OrthoPolyLine
uid 701,0
va (VaSet
vasetType 3
)
xt "-5000,31000,-2000,31000"
pts [
"-5000,31000"
"-2000,31000"
]
)
end &75
ss 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 704,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 705,0
va (VaSet
font "arial,8,0"
)
xt "-7000,30000,-5500,31000"
st "Mu"
blo "-7000,30800"
tm "WireNameMgr"
)
)
on &9
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *131 (PackageList
uid 790,0
stg "VerticalLayoutStrategy"
textVec [
*132 (Text
uid 791,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,39000,25400,40000"
st "Package List"
blo "20000,39800"
)
*133 (MLText
uid 792,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,40000,30900,43000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 793,0
stg "VerticalLayoutStrategy"
textVec [
*134 (Text
uid 794,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "0,39000,8100,40000"
st "Compiler Directives"
blo "0,39800"
)
*135 (Text
uid 795,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "0,40000,9600,41000"
st "Pre-module directives:"
blo "0,40800"
)
*136 (MLText
uid 796,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "0,40000,7500,42000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*137 (Text
uid 797,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "0,40000,10100,41000"
st "Post-module directives:"
blo "0,40800"
)
*138 (MLText
uid 798,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "0,40000,30700,49000"
st "// Internal Declarations




// ### Please start your Verilog code here ### 


//-----------------------sum_block-------------------------------------------------------------"
tm "BdCompilerDirectivesTextMgr"
)
*139 (Text
uid 799,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "0,40000,9900,41000"
st "End-module directives:"
blo "0,40800"
)
*140 (MLText
uid 800,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "0,40000,19200,51000"
st "/*      
  parametrs map:
  params[9:0]   <= registers[1]; //WhitePixel 7:0
  params[29:10] <= M2; //M^2  19:0
  params[39:30] <= registers[4];// M
  params[49:40] <= registers[5]; //EdgeThreshold 7:0
  params[59:50] <= registers[6]; //Amin 6:0
  params[69:60] <= registers[7]; //Amax 6:0
  params[79:70] <= registers[8]; //Bmin 5:0
  params[89:80] <= registers[9]; //Bmax 5:0
*/"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1288,688"
viewArea "-54319,-26493,109989,56584"
cachedDiagramExtent "-8300,-11000,102000,67200"
hasePageBreakOrigin 1
pageBreakOrigin "-9000,-4000"
lastUid 967,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*141 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*142 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*143 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*144 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*145 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*146 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*147 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*148 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*149 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*150 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*151 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*152 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*153 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*154 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*155 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*156 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*157 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,3100,-100"
st "g0: [7:0]"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*158 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*159 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*160 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*161 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 5
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "33000,39000,38400,40000"
st "Declarations"
blo "33000,39800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "33000,40000,35700,41000"
st "Ports:"
blo "33000,40800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "33000,49800,36800,50800"
st "Pre User:"
blo "33000,50600"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "33000,39000,33000,39000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "33000,50800,40100,51800"
st "Diagram Signals:"
blo "33000,51600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "33000,66200,37700,67200"
st "Post User:"
blo "33000,67000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "33000,39000,33000,39000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 25,0
usingSuid 1
emptyRow *162 (LEmptyRow
)
uid 803,0
optionalChildren [
*163 (RefLabelRowHdr
)
*164 (TitleRowHdr
)
*165 (FilterRowHdr
)
*166 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*167 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*168 (GroupColHdr
tm "GroupColHdrMgr"
)
*169 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*170 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*171 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*172 (SignedColHdr
tm "BlockDiagramSignedColHdrMgr"
)
*173 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*174 (DelayColHdr
tm "BlockDiagramDelayColHdrMgr"
)
*175 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*176 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*177 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "sum3"
t "reg"
b "[31:0]"
eolc "// each sumX is the double Sigma from each (X) equation // 510*72*72*data_depth"
o 11
suid 1,0
)
)
uid 734,0
)
*178 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "sum4"
t "reg"
b "[31:0]"
eolc "// each sumX is the double Sigma from each (X) equation // 510*72*72*data_depth"
o 12
suid 2,0
)
)
uid 736,0
)
*179 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "sum5"
t "reg"
b "[31:0]"
eolc "// each sumX is the double Sigma from each (X) equation // 510*72*72*data_depth"
o 13
suid 3,0
)
)
uid 738,0
)
*180 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "sums_done"
t "reg"
eolc "//sums_calc block is finished"
o 14
suid 4,0
)
)
uid 740,0
)
*181 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "i"
t "reg"
b "[19:0]"
eolc "//index of block's pixels"
o 15
suid 5,0
)
)
uid 742,0
)
*182 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "endOfRow"
t "reg"
b "[19:0]"
eolc "// indicator for end of row in the block, for eq.5"
o 16
suid 6,0
)
)
uid 744,0
)
*183 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "eq345_done"
t "reg"
prec "//--------------------------multply by constants (finish eq.3,4,5)-------------"
eolc "//equation 3,4,5 are finished"
preAdd 0
o 17
suid 7,0
)
)
uid 746,0
)
*184 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "Sigma"
t "reg"
b "[9:0]"
eolc "// sigma between 0-1000 milli (0-255/256)"
o 18
suid 8,0
)
)
uid 748,0
)
*185 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "Mu"
t "reg"
b "[9:0]"
eolc "// mu between 0-1000 milli (0-1)"
o 19
suid 9,0
)
)
uid 750,0
)
*186 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "G"
t "reg"
b "[8:0]"
eolc "// G between 0-510 milli"
o 20
suid 10,0
)
)
uid 752,0
)
*187 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "alpha"
t "reg"
b "[9:0]"
prec "//--------------------------eq1,2 (calculates eq.1,2)-------------"
eolc "// 0-1000 in milli"
preAdd 0
o 21
suid 11,0
)
)
uid 754,0
)
*188 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "beta"
t "reg"
b "[19:0]"
eolc "// 0-1000 in milli"
o 22
suid 12,0
)
)
uid 756,0
)
*189 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "eq12_done"
t "reg"
eolc "//equation 1,2 are finished"
o 23
suid 13,0
)
)
uid 758,0
)
*190 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "pow"
t "wire"
b "[9:0]"
o 24
suid 14,0
)
)
uid 760,0
)
*191 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "i_res"
t "reg"
b "[19:0]"
prec "//--------------------------result always-------------"
eolc "//index of block's pixels for result"
preAdd 0
o 25
suid 15,0
)
)
uid 762,0
)
*192 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "Im_block"
t "wire"
b "[(Data_Depth*72*72)-1:0]"
prec "// Port Declarations"
eolc "//[(72*72)-1:0],  // Max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
preAdd 0
o 1
suid 16,0
)
)
uid 764,0
)
*193 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "Ready"
t "wire"
eolc "//Block_To_Pixel is ready to recive new block"
o 2
suid 17,0
)
)
uid 766,0
)
*194 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "W_block"
t "wire"
b "[(Data_Depth*72*72)-1:0]"
eolc "//[(72*72)-1:0],  // Max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
o 3
suid 18,0
)
)
uid 768,0
)
*195 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "clk"
t "wire"
eolc "//system clock"
o 4
suid 19,0
)
)
uid 770,0
)
*196 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "ena_in"
t "wire"
eolc "//Enable"
o 5
suid 20,0
)
)
uid 772,0
)
*197 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "params"
t "wire"
b "[(10*9)-1:0]"
eolc "//[9:0]//9 params size of 9 bits"
o 6
suid 21,0
)
)
uid 774,0
)
*198 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "rst"
t "wire"
eolc "//Reset active low"
o 7
suid 22,0
)
)
uid 776,0
)
*199 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "block_done"
t "reg"
eolc "//Finished watermark insertion of block"
o 8
suid 23,0
)
)
uid 778,0
)
*200 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "block_out"
t "reg"
b "[(Data_Depth*72*72)-1:0]"
eolc "//[(72*72)-1:0],  // Max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
o 9
suid 24,0
)
)
uid 780,0
)
*201 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "M2"
t "reg"
b "[19:0]"
eolc "//M*M number of pixel in a block"
o 10
suid 25,0
)
)
uid 782,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 818,0
optionalChildren [
*202 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *203 (MRCItem
litem &162
pos 25
dimension 20
)
uid 820,0
optionalChildren [
*204 (MRCItem
litem &163
pos 0
dimension 20
uid 821,0
)
*205 (MRCItem
litem &164
pos 1
dimension 23
uid 822,0
)
*206 (MRCItem
litem &165
pos 2
hidden 1
dimension 20
uid 823,0
)
*207 (MRCItem
litem &177
pos 10
dimension 20
uid 735,0
)
*208 (MRCItem
litem &178
pos 11
dimension 20
uid 737,0
)
*209 (MRCItem
litem &179
pos 12
dimension 20
uid 739,0
)
*210 (MRCItem
litem &180
pos 13
dimension 20
uid 741,0
)
*211 (MRCItem
litem &181
pos 14
dimension 20
uid 743,0
)
*212 (MRCItem
litem &182
pos 15
dimension 20
uid 745,0
)
*213 (MRCItem
litem &183
pos 16
dimension 20
uid 747,0
)
*214 (MRCItem
litem &184
pos 17
dimension 20
uid 749,0
)
*215 (MRCItem
litem &185
pos 18
dimension 20
uid 751,0
)
*216 (MRCItem
litem &186
pos 19
dimension 20
uid 753,0
)
*217 (MRCItem
litem &187
pos 20
dimension 20
uid 755,0
)
*218 (MRCItem
litem &188
pos 21
dimension 20
uid 757,0
)
*219 (MRCItem
litem &189
pos 22
dimension 20
uid 759,0
)
*220 (MRCItem
litem &190
pos 23
dimension 20
uid 761,0
)
*221 (MRCItem
litem &191
pos 24
dimension 20
uid 763,0
)
*222 (MRCItem
litem &192
pos 3
dimension 20
uid 765,0
)
*223 (MRCItem
litem &193
pos 6
dimension 20
uid 767,0
)
*224 (MRCItem
litem &194
pos 4
dimension 20
uid 769,0
)
*225 (MRCItem
litem &195
pos 0
dimension 20
uid 771,0
)
*226 (MRCItem
litem &196
pos 2
dimension 20
uid 773,0
)
*227 (MRCItem
litem &197
pos 5
dimension 20
uid 775,0
)
*228 (MRCItem
litem &198
pos 1
dimension 20
uid 777,0
)
*229 (MRCItem
litem &199
pos 8
dimension 20
uid 779,0
)
*230 (MRCItem
litem &200
pos 9
dimension 20
uid 781,0
)
*231 (MRCItem
litem &201
pos 7
dimension 20
uid 783,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 824,0
optionalChildren [
*232 (MRCItem
litem &166
pos 0
dimension 20
uid 825,0
)
*233 (MRCItem
litem &168
pos 1
dimension 50
uid 826,0
)
*234 (MRCItem
litem &169
pos 2
dimension 100
uid 827,0
)
*235 (MRCItem
litem &170
pos 3
dimension 50
uid 828,0
)
*236 (MRCItem
litem &171
pos 4
dimension 100
uid 829,0
)
*237 (MRCItem
litem &172
pos 5
dimension 60
uid 830,0
)
*238 (MRCItem
litem &173
pos 6
dimension 100
uid 831,0
)
*239 (MRCItem
litem &174
pos 7
dimension 50
uid 832,0
)
*240 (MRCItem
litem &175
pos 8
dimension 50
uid 833,0
)
*241 (MRCItem
litem &176
pos 9
dimension 80
uid 834,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 819,0
vaOverrides [
]
)
]
)
uid 802,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *242 (LEmptyRow
)
uid 836,0
optionalChildren [
*243 (RefLabelRowHdr
)
*244 (TitleRowHdr
)
*245 (FilterRowHdr
)
*246 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*247 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*248 (GroupColHdr
tm "GroupColHdrMgr"
)
*249 (NameColHdr
tm "GenericNameColHdrMgr"
)
*250 (InitColHdr
tm "GenericValueColHdrMgr"
)
*251 (EolColHdr
tm "GenericEolColHdrMgr"
)
*252 (LogGeneric
generic (GiElement
name "Amba_Addr_Depth"
value "20"
pr "// synopsys template
// synopsys template"
apr 0
e "//Part of the Amba standard at Moodle site; Range - 20,24,32"
)
uid 785,0
)
*253 (LogGeneric
generic (GiElement
name "Amba_Word"
value "16"
e "//Part of the Amba standard at Moodle site; Range - 16,24,32"
)
uid 787,0
)
*254 (LogGeneric
generic (GiElement
name "Data_Depth"
value "8"
e "//Bit depth of the pixel; Range - 8,16"
)
uid 789,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 846,0
optionalChildren [
*255 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *256 (MRCItem
litem &242
pos 3
dimension 20
)
uid 848,0
optionalChildren [
*257 (MRCItem
litem &243
pos 0
dimension 20
uid 849,0
)
*258 (MRCItem
litem &244
pos 1
dimension 23
uid 850,0
)
*259 (MRCItem
litem &245
pos 2
hidden 1
dimension 20
uid 851,0
)
*260 (MRCItem
litem &252
pos 0
dimension 20
uid 784,0
)
*261 (MRCItem
litem &253
pos 1
dimension 20
uid 786,0
)
*262 (MRCItem
litem &254
pos 2
dimension 20
uid 788,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 852,0
optionalChildren [
*263 (MRCItem
litem &246
pos 0
dimension 20
uid 853,0
)
*264 (MRCItem
litem &248
pos 1
dimension 44
uid 854,0
)
*265 (MRCItem
litem &249
pos 2
dimension 106
uid 855,0
)
*266 (MRCItem
litem &250
pos 3
dimension 39
uid 856,0
)
*267 (MRCItem
litem &251
pos 4
dimension 301
uid 857,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 847,0
vaOverrides [
]
)
]
)
uid 835,0
type 1
)
activeModelName "BlockDiag:GEN"
)
