# Elevator Control System Optimized Floor Selection Using Priority Encoder
## ***Problem Statement***
ğŸ“Œ SystemVerilog Lab - Project Guidelines ğŸ“Œ

1ï¸âƒ£ Project Selection

Students must select one topic from either:

ADLD (2nd semester syllabus) OR

DSD (3rd semester syllabus). ALSO DONT FORGET TO INFORM THE FACULTY HANDLING THE SV LAB ABOUT SELECTED TOPIC

Example topics: Adders, Multiplexers, Flip-flops, Counters, boolean function implementation using  mux, decoder etc.

2ï¸âƒ£ Implementation Requirements
For the selected topic, implement three versions:

Gate-level implementation using ONLY NOR gates

Behavioral implementation using standard Verilog constructs

Dataflow implementation using ONLY NAND gates

3ï¸âƒ£ OOP-Based Testbench Requirements

ğŸ”¹ For Gate-level Design:

Self-checking testbench using for loops

Must include:

âœ… Package

âœ… Interface

âœ… Inheritance

âœ… Virtual functions

Automatically verify outputs vs. expected results

ğŸ”¹ For Behavioral Design:

Testbench using tasks for test scenarios

Must include:

âœ… Package

âœ… Interface

âœ… Inheritance

âœ… Virtual functions

Each major test case = separate task

ğŸ”¹ For Dataflow Design:

Individual input generation + output comparison

Must include:

âœ… Package

âœ… Interface

âœ… Inheritance

âœ… Virtual functions

Compare each output with main designâ€™s output

4ï¸âƒ£ Code Quality Requirements

Well-commented code explaining:

Module purpose

Input/output descriptions

Key implementation details

Testbench methodology

Proper indentation & consistent naming conventions

5ï¸âƒ£ Submission Requirements
For each design (gate-level, behavioral, dataflow):

ğŸ“„ Main design file

ğŸ“„ OOP-based testbench file

ğŸ“¸ Simulation output screenshots

ğŸ“¸ Tcl console output screenshots

ğŸ“ Brief report covering(Template will be shared):

Design choices

Testbench methodology

Results analysis
