
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rs,rt,code,49}                      Premise(F2)
	S3= ICache[addr]={0,rs,rt,code,49}                          Premise(F3)
	S4= GPR[rs]=a                                               Premise(F4)
	S5= GPR[rt]=b                                               Premise(F5)

IF	S6= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S7= PC.Out=addr                                             PC-Out(S1)
	S8= FU.OutID1=>A_EX.In                                      Premise(F6)
	S9= A_MEM.Out=>A_WB.In                                      Premise(F7)
	S10= FU.OutID2=>B_EX.In                                     Premise(F8)
	S11= B_MEM.Out=>B_WB.In                                     Premise(F9)
	S12= A_EX.Out=>CMPU.A                                       Premise(F10)
	S13= B_EX.Out=>CMPU.B                                       Premise(F11)
	S14= PC.Out=>CP0.EPCIn                                      Premise(F12)
	S15= CP0.EPCIn=addr                                         Path(S7,S14)
	S16= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F13)
	S17= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F14)
	S18= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F15)
	S19= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F16)
	S20= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F17)
	S21= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F18)
	S22= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F19)
	S23= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F20)
	S24= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F21)
	S25= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F22)
	S26= FU.Bub_ID=>CU_ID.Bub                                   Premise(F23)
	S27= FU.Halt_ID=>CU_ID.Halt                                 Premise(F24)
	S28= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F25)
	S29= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F26)
	S30= FU.Bub_IF=>CU_IF.Bub                                   Premise(F27)
	S31= FU.Halt_IF=>CU_IF.Halt                                 Premise(F28)
	S32= ICache.Hit=>CU_IF.ICacheHit                            Premise(F29)
	S33= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F30)
	S34= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F31)
	S35= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F32)
	S36= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F33)
	S37= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F34)
	S38= ConditionReg_MEM.Out=>CU_MEM.lt                        Premise(F35)
	S39= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F36)
	S40= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F37)
	S41= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F38)
	S42= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F39)
	S43= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In            Premise(F40)
	S44= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In          Premise(F41)
	S45= CMPU.lt=>ConditionReg_MEM.In                           Premise(F42)
	S46= ConditionReg_DMMU2.Out=>ConditionReg_WB.In             Premise(F43)
	S47= ConditionReg_MEM.Out=>ConditionReg_WB.In               Premise(F44)
	S48= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F45)
	S49= ICache.Hit=>FU.ICacheHit                               Premise(F46)
	S50= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F47)
	S51= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F48)
	S52= IR_EX.Out=>FU.IR_EX                                    Premise(F49)
	S53= IR_ID.Out=>FU.IR_ID                                    Premise(F50)
	S54= IR_MEM.Out=>FU.IR_MEM                                  Premise(F51)
	S55= IR_WB.Out=>FU.IR_WB                                    Premise(F52)
	S56= GPR.Rdata1=>FU.InID1                                   Premise(F53)
	S57= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F54)
	S58= GPR.Rdata2=>FU.InID2                                   Premise(F55)
	S59= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F56)
	S60= IR_ID.Out25_21=>GPR.RReg1                              Premise(F57)
	S61= IR_ID.Out20_16=>GPR.RReg2                              Premise(F58)
	S62= IMMU.Addr=>IAddrReg.In                                 Premise(F59)
	S63= PC.Out=>ICache.IEA                                     Premise(F60)
	S64= ICache.IEA=addr                                        Path(S7,S63)
	S65= ICache.Hit=ICacheHit(addr)                             ICache-Search(S64)
	S66= ICache.Out={0,rs,rt,code,49}                           ICache-Search(S64,S3)
	S67= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S65,S32)
	S68= FU.ICacheHit=ICacheHit(addr)                           Path(S65,S49)
	S69= ICache.Out=>ICacheReg.In                               Premise(F61)
	S70= ICacheReg.In={0,rs,rt,code,49}                         Path(S66,S69)
	S71= PC.Out=>IMMU.IEA                                       Premise(F62)
	S72= IMMU.IEA=addr                                          Path(S7,S71)
	S73= CP0.ASID=>IMMU.PID                                     Premise(F63)
	S74= IMMU.PID=pid                                           Path(S6,S73)
	S75= IMMU.Addr={pid,addr}                                   IMMU-Search(S74,S72)
	S76= IAddrReg.In={pid,addr}                                 Path(S75,S62)
	S77= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S74,S72)
	S78= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S77,S33)
	S79= IR_MEM.Out=>IR_DMMU1.In                                Premise(F64)
	S80= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F65)
	S81= IR_ID.Out=>IR_EX.In                                    Premise(F66)
	S82= ICache.Out=>IR_ID.In                                   Premise(F67)
	S83= IR_ID.In={0,rs,rt,code,49}                             Path(S66,S82)
	S84= ICache.Out=>IR_IMMU.In                                 Premise(F68)
	S85= IR_IMMU.In={0,rs,rt,code,49}                           Path(S66,S84)
	S86= IR_EX.Out=>IR_MEM.In                                   Premise(F69)
	S87= IR_DMMU2.Out=>IR_WB.In                                 Premise(F70)
	S88= IR_MEM.Out=>IR_WB.In                                   Premise(F71)
	S89= CU_MEM.TrapAddr=>PC.In                                 Premise(F72)
	S90= CP0.ASID=>PIDReg.In                                    Premise(F73)
	S91= PIDReg.In=pid                                          Path(S6,S90)
	S92= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F74)
	S93= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F75)
	S94= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F76)
	S95= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F77)
	S96= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F78)
	S97= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F79)
	S98= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F80)
	S99= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F81)
	S100= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F82)
	S101= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F83)
	S102= IR_EX.Out31_26=>CU_EX.Op                              Premise(F84)
	S103= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F85)
	S104= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F86)
	S105= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F87)
	S106= IR_ID.Out31_26=>CU_ID.Op                              Premise(F88)
	S107= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F89)
	S108= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F90)
	S109= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F91)
	S110= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F92)
	S111= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F93)
	S112= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F94)
	S113= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F95)
	S114= IR_WB.Out31_26=>CU_WB.Op                              Premise(F96)
	S115= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F97)
	S116= CtrlA_EX=0                                            Premise(F98)
	S117= CtrlA_MEM=0                                           Premise(F99)
	S118= CtrlA_WB=0                                            Premise(F100)
	S119= CtrlB_EX=0                                            Premise(F101)
	S120= CtrlB_MEM=0                                           Premise(F102)
	S121= CtrlB_WB=0                                            Premise(F103)
	S122= CtrlPC=0                                              Premise(F104)
	S123= CtrlPCInc=1                                           Premise(F105)
	S124= PC[Out]=addr+4                                        PC-Inc(S1,S122,S123)
	S125= PC[CIA]=addr                                          PC-Inc(S1,S122,S123)
	S126= CtrlASIDIn=0                                          Premise(F106)
	S127= CtrlCP0=0                                             Premise(F107)
	S128= CP0[ASID]=pid                                         CP0-Hold(S0,S127)
	S129= CtrlEPCIn=0                                           Premise(F108)
	S130= CtrlExCodeIn=0                                        Premise(F109)
	S131= CtrlICache=0                                          Premise(F110)
	S132= ICache[addr]={0,rs,rt,code,49}                        ICache-Hold(S3,S131)
	S133= CtrlIMMU=0                                            Premise(F111)
	S134= CtrlConditionReg_MEM=0                                Premise(F112)
	S135= CtrlConditionReg_DMMU1=0                              Premise(F113)
	S136= CtrlConditionReg_DMMU2=0                              Premise(F114)
	S137= CtrlConditionReg_WB=0                                 Premise(F115)
	S138= CtrlIR_DMMU1=0                                        Premise(F116)
	S139= CtrlIR_DMMU2=0                                        Premise(F117)
	S140= CtrlIR_EX=0                                           Premise(F118)
	S141= CtrlIR_ID=1                                           Premise(F119)
	S142= [IR_ID]={0,rs,rt,code,49}                             IR_ID-Write(S83,S141)
	S143= CtrlIR_IMMU=0                                         Premise(F120)
	S144= CtrlIR_MEM=0                                          Premise(F121)
	S145= CtrlIR_WB=0                                           Premise(F122)
	S146= CtrlGPR=0                                             Premise(F123)
	S147= GPR[rs]=a                                             GPR-Hold(S4,S146)
	S148= GPR[rt]=b                                             GPR-Hold(S5,S146)
	S149= CtrlIAddrReg=0                                        Premise(F124)
	S150= CtrlIMem=0                                            Premise(F125)
	S151= IMem[{pid,addr}]={0,rs,rt,code,49}                    IMem-Hold(S2,S150)
	S152= CtrlICacheReg=0                                       Premise(F126)
	S153= CtrlIRMux=0                                           Premise(F127)
	S154= CtrlPIDReg=0                                          Premise(F128)

ID	S155= PC.Out=addr+4                                         PC-Out(S124)
	S156= PC.CIA=addr                                           PC-Out(S125)
	S157= PC.CIA31_28=addr[31:28]                               PC-Out(S125)
	S158= CP0.ASID=pid                                          CP0-Read-ASID(S128)
	S159= IR_ID.Out={0,rs,rt,code,49}                           IR-Out(S142)
	S160= IR_ID.Out31_26=0                                      IR-Out(S142)
	S161= IR_ID.Out25_21=rs                                     IR-Out(S142)
	S162= IR_ID.Out20_16=rt                                     IR-Out(S142)
	S163= IR_ID.Out15_6=code                                    IR-Out(S142)
	S164= IR_ID.Out5_0=49                                       IR-Out(S142)
	S165= FU.OutID1=>A_EX.In                                    Premise(F252)
	S166= A_MEM.Out=>A_WB.In                                    Premise(F253)
	S167= FU.OutID2=>B_EX.In                                    Premise(F254)
	S168= B_MEM.Out=>B_WB.In                                    Premise(F255)
	S169= A_EX.Out=>CMPU.A                                      Premise(F256)
	S170= B_EX.Out=>CMPU.B                                      Premise(F257)
	S171= PC.Out=>CP0.EPCIn                                     Premise(F258)
	S172= CP0.EPCIn=addr+4                                      Path(S155,S171)
	S173= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F259)
	S174= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F260)
	S175= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F261)
	S176= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F262)
	S177= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F263)
	S178= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F264)
	S179= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F265)
	S180= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F266)
	S181= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F267)
	S182= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F268)
	S183= FU.Bub_ID=>CU_ID.Bub                                  Premise(F269)
	S184= FU.Halt_ID=>CU_ID.Halt                                Premise(F270)
	S185= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F271)
	S186= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F272)
	S187= FU.Bub_IF=>CU_IF.Bub                                  Premise(F273)
	S188= FU.Halt_IF=>CU_IF.Halt                                Premise(F274)
	S189= ICache.Hit=>CU_IF.ICacheHit                           Premise(F275)
	S190= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F276)
	S191= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F277)
	S192= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F278)
	S193= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F279)
	S194= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F280)
	S195= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F281)
	S196= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F282)
	S197= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F283)
	S198= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F284)
	S199= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F285)
	S200= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F286)
	S201= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F287)
	S202= CMPU.lt=>ConditionReg_MEM.In                          Premise(F288)
	S203= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F289)
	S204= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F290)
	S205= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F291)
	S206= ICache.Hit=>FU.ICacheHit                              Premise(F292)
	S207= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F293)
	S208= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F294)
	S209= IR_EX.Out=>FU.IR_EX                                   Premise(F295)
	S210= IR_ID.Out=>FU.IR_ID                                   Premise(F296)
	S211= FU.IR_ID={0,rs,rt,code,49}                            Path(S159,S210)
	S212= IR_MEM.Out=>FU.IR_MEM                                 Premise(F297)
	S213= IR_WB.Out=>FU.IR_WB                                   Premise(F298)
	S214= GPR.Rdata1=>FU.InID1                                  Premise(F299)
	S215= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F300)
	S216= FU.InID1_RReg=rs                                      Path(S161,S215)
	S217= GPR.Rdata2=>FU.InID2                                  Premise(F301)
	S218= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F302)
	S219= FU.InID2_RReg=rt                                      Path(S162,S218)
	S220= IR_ID.Out25_21=>GPR.RReg1                             Premise(F303)
	S221= GPR.RReg1=rs                                          Path(S161,S220)
	S222= GPR.Rdata1=a                                          GPR-Read(S221,S147)
	S223= FU.InID1=a                                            Path(S222,S214)
	S224= FU.OutID1=FU(a)                                       FU-Forward(S223)
	S225= A_EX.In=FU(a)                                         Path(S224,S165)
	S226= IR_ID.Out20_16=>GPR.RReg2                             Premise(F304)
	S227= GPR.RReg2=rt                                          Path(S162,S226)
	S228= GPR.Rdata2=b                                          GPR-Read(S227,S148)
	S229= FU.InID2=b                                            Path(S228,S217)
	S230= FU.OutID2=FU(b)                                       FU-Forward(S229)
	S231= B_EX.In=FU(b)                                         Path(S230,S167)
	S232= IMMU.Addr=>IAddrReg.In                                Premise(F305)
	S233= PC.Out=>ICache.IEA                                    Premise(F306)
	S234= ICache.IEA=addr+4                                     Path(S155,S233)
	S235= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S234)
	S236= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S235,S189)
	S237= FU.ICacheHit=ICacheHit(addr+4)                        Path(S235,S206)
	S238= ICache.Out=>ICacheReg.In                              Premise(F307)
	S239= PC.Out=>IMMU.IEA                                      Premise(F308)
	S240= IMMU.IEA=addr+4                                       Path(S155,S239)
	S241= CP0.ASID=>IMMU.PID                                    Premise(F309)
	S242= IMMU.PID=pid                                          Path(S158,S241)
	S243= IMMU.Addr={pid,addr+4}                                IMMU-Search(S242,S240)
	S244= IAddrReg.In={pid,addr+4}                              Path(S243,S232)
	S245= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S242,S240)
	S246= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S245,S190)
	S247= IR_MEM.Out=>IR_DMMU1.In                               Premise(F310)
	S248= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F311)
	S249= IR_ID.Out=>IR_EX.In                                   Premise(F312)
	S250= IR_EX.In={0,rs,rt,code,49}                            Path(S159,S249)
	S251= ICache.Out=>IR_ID.In                                  Premise(F313)
	S252= ICache.Out=>IR_IMMU.In                                Premise(F314)
	S253= IR_EX.Out=>IR_MEM.In                                  Premise(F315)
	S254= IR_DMMU2.Out=>IR_WB.In                                Premise(F316)
	S255= IR_MEM.Out=>IR_WB.In                                  Premise(F317)
	S256= CU_MEM.TrapAddr=>PC.In                                Premise(F318)
	S257= CP0.ASID=>PIDReg.In                                   Premise(F319)
	S258= PIDReg.In=pid                                         Path(S158,S257)
	S259= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F320)
	S260= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F321)
	S261= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F322)
	S262= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F323)
	S263= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F324)
	S264= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F325)
	S265= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F326)
	S266= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F327)
	S267= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F328)
	S268= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F329)
	S269= IR_EX.Out31_26=>CU_EX.Op                              Premise(F330)
	S270= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F331)
	S271= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F332)
	S272= CU_ID.IRFunc1=rt                                      Path(S162,S271)
	S273= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F333)
	S274= CU_ID.IRFunc2=rs                                      Path(S161,S273)
	S275= IR_ID.Out31_26=>CU_ID.Op                              Premise(F334)
	S276= CU_ID.Op=0                                            Path(S160,S275)
	S277= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F335)
	S278= CU_ID.IRFunc=49                                       Path(S164,S277)
	S279= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F336)
	S280= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F337)
	S281= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F338)
	S282= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F339)
	S283= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F340)
	S284= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F341)
	S285= IR_WB.Out31_26=>CU_WB.Op                              Premise(F342)
	S286= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F343)
	S287= CtrlA_EX=1                                            Premise(F344)
	S288= [A_EX]=FU(a)                                          A_EX-Write(S225,S287)
	S289= CtrlA_MEM=0                                           Premise(F345)
	S290= CtrlA_WB=0                                            Premise(F346)
	S291= CtrlB_EX=1                                            Premise(F347)
	S292= [B_EX]=FU(b)                                          B_EX-Write(S231,S291)
	S293= CtrlB_MEM=0                                           Premise(F348)
	S294= CtrlB_WB=0                                            Premise(F349)
	S295= CtrlPC=0                                              Premise(F350)
	S296= CtrlPCInc=0                                           Premise(F351)
	S297= PC[CIA]=addr                                          PC-Hold(S125,S296)
	S298= PC[Out]=addr+4                                        PC-Hold(S124,S295,S296)
	S299= CtrlASIDIn=0                                          Premise(F352)
	S300= CtrlCP0=0                                             Premise(F353)
	S301= CP0[ASID]=pid                                         CP0-Hold(S128,S300)
	S302= CtrlEPCIn=0                                           Premise(F354)
	S303= CtrlExCodeIn=0                                        Premise(F355)
	S304= CtrlICache=0                                          Premise(F356)
	S305= ICache[addr]={0,rs,rt,code,49}                        ICache-Hold(S132,S304)
	S306= CtrlIMMU=0                                            Premise(F357)
	S307= CtrlConditionReg_MEM=0                                Premise(F358)
	S308= CtrlConditionReg_DMMU1=0                              Premise(F359)
	S309= CtrlConditionReg_DMMU2=0                              Premise(F360)
	S310= CtrlConditionReg_WB=0                                 Premise(F361)
	S311= CtrlIR_DMMU1=0                                        Premise(F362)
	S312= CtrlIR_DMMU2=0                                        Premise(F363)
	S313= CtrlIR_EX=1                                           Premise(F364)
	S314= [IR_EX]={0,rs,rt,code,49}                             IR_EX-Write(S250,S313)
	S315= CtrlIR_ID=0                                           Premise(F365)
	S316= [IR_ID]={0,rs,rt,code,49}                             IR_ID-Hold(S142,S315)
	S317= CtrlIR_IMMU=0                                         Premise(F366)
	S318= CtrlIR_MEM=0                                          Premise(F367)
	S319= CtrlIR_WB=0                                           Premise(F368)
	S320= CtrlGPR=0                                             Premise(F369)
	S321= GPR[rs]=a                                             GPR-Hold(S147,S320)
	S322= GPR[rt]=b                                             GPR-Hold(S148,S320)
	S323= CtrlIAddrReg=0                                        Premise(F370)
	S324= CtrlIMem=0                                            Premise(F371)
	S325= IMem[{pid,addr}]={0,rs,rt,code,49}                    IMem-Hold(S151,S324)
	S326= CtrlICacheReg=0                                       Premise(F372)
	S327= CtrlIRMux=0                                           Premise(F373)
	S328= CtrlPIDReg=0                                          Premise(F374)

EX	S329= A_EX.Out=FU(a)                                        A_EX-Out(S288)
	S330= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S288)
	S331= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S288)
	S332= B_EX.Out=FU(b)                                        B_EX-Out(S292)
	S333= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S292)
	S334= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S292)
	S335= PC.CIA=addr                                           PC-Out(S297)
	S336= PC.CIA31_28=addr[31:28]                               PC-Out(S297)
	S337= PC.Out=addr+4                                         PC-Out(S298)
	S338= CP0.ASID=pid                                          CP0-Read-ASID(S301)
	S339= IR_EX.Out={0,rs,rt,code,49}                           IR_EX-Out(S314)
	S340= IR_EX.Out31_26=0                                      IR_EX-Out(S314)
	S341= IR_EX.Out25_21=rs                                     IR_EX-Out(S314)
	S342= IR_EX.Out20_16=rt                                     IR_EX-Out(S314)
	S343= IR_EX.Out15_6=code                                    IR_EX-Out(S314)
	S344= IR_EX.Out5_0=49                                       IR_EX-Out(S314)
	S345= IR_ID.Out={0,rs,rt,code,49}                           IR-Out(S316)
	S346= IR_ID.Out31_26=0                                      IR-Out(S316)
	S347= IR_ID.Out25_21=rs                                     IR-Out(S316)
	S348= IR_ID.Out20_16=rt                                     IR-Out(S316)
	S349= IR_ID.Out15_6=code                                    IR-Out(S316)
	S350= IR_ID.Out5_0=49                                       IR-Out(S316)
	S351= FU.OutID1=>A_EX.In                                    Premise(F375)
	S352= A_MEM.Out=>A_WB.In                                    Premise(F376)
	S353= FU.OutID2=>B_EX.In                                    Premise(F377)
	S354= B_MEM.Out=>B_WB.In                                    Premise(F378)
	S355= A_EX.Out=>CMPU.A                                      Premise(F379)
	S356= CMPU.A=FU(a)                                          Path(S329,S355)
	S357= B_EX.Out=>CMPU.B                                      Premise(F380)
	S358= CMPU.B=FU(b)                                          Path(S332,S357)
	S359= CMPU.Func=6'b000000                                   Premise(F381)
	S360= CMPU.Out=CompareU(FU(a),FU(b))                        CMPU-CMPU(S356,S358)
	S361= CMPU.zero=CompareU(FU(a),FU(b))                       CMPU-CMPU(S356,S358)
	S362= CMPU.gt=CompareU(FU(a),FU(b))                         CMPU-CMPU(S356,S358)
	S363= CMPU.lt=CompareU(FU(a),FU(b))                         CMPU-CMPU(S356,S358)
	S364= PC.Out=>CP0.EPCIn                                     Premise(F382)
	S365= CP0.EPCIn=addr+4                                      Path(S337,S364)
	S366= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F383)
	S367= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F384)
	S368= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F385)
	S369= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F386)
	S370= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F387)
	S371= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F388)
	S372= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F389)
	S373= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F390)
	S374= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F391)
	S375= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F392)
	S376= FU.Bub_ID=>CU_ID.Bub                                  Premise(F393)
	S377= FU.Halt_ID=>CU_ID.Halt                                Premise(F394)
	S378= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F395)
	S379= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F396)
	S380= FU.Bub_IF=>CU_IF.Bub                                  Premise(F397)
	S381= FU.Halt_IF=>CU_IF.Halt                                Premise(F398)
	S382= ICache.Hit=>CU_IF.ICacheHit                           Premise(F399)
	S383= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F400)
	S384= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F401)
	S385= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F402)
	S386= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F403)
	S387= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F404)
	S388= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F405)
	S389= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F406)
	S390= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F407)
	S391= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F408)
	S392= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F409)
	S393= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F410)
	S394= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F411)
	S395= CMPU.lt=>ConditionReg_MEM.In                          Premise(F412)
	S396= ConditionReg_MEM.In=CompareU(FU(a),FU(b))             Path(S363,S395)
	S397= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F413)
	S398= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F414)
	S399= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F415)
	S400= ICache.Hit=>FU.ICacheHit                              Premise(F416)
	S401= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F417)
	S402= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F418)
	S403= IR_EX.Out=>FU.IR_EX                                   Premise(F419)
	S404= FU.IR_EX={0,rs,rt,code,49}                            Path(S339,S403)
	S405= IR_ID.Out=>FU.IR_ID                                   Premise(F420)
	S406= FU.IR_ID={0,rs,rt,code,49}                            Path(S345,S405)
	S407= IR_MEM.Out=>FU.IR_MEM                                 Premise(F421)
	S408= IR_WB.Out=>FU.IR_WB                                   Premise(F422)
	S409= FU.InEX_WReg=5'b00000                                 Premise(F423)
	S410= GPR.Rdata1=>FU.InID1                                  Premise(F424)
	S411= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F425)
	S412= FU.InID1_RReg=rs                                      Path(S347,S411)
	S413= GPR.Rdata2=>FU.InID2                                  Premise(F426)
	S414= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F427)
	S415= FU.InID2_RReg=rt                                      Path(S348,S414)
	S416= IR_ID.Out25_21=>GPR.RReg1                             Premise(F428)
	S417= GPR.RReg1=rs                                          Path(S347,S416)
	S418= GPR.Rdata1=a                                          GPR-Read(S417,S321)
	S419= FU.InID1=a                                            Path(S418,S410)
	S420= FU.OutID1=FU(a)                                       FU-Forward(S419)
	S421= A_EX.In=FU(a)                                         Path(S420,S351)
	S422= IR_ID.Out20_16=>GPR.RReg2                             Premise(F429)
	S423= GPR.RReg2=rt                                          Path(S348,S422)
	S424= GPR.Rdata2=b                                          GPR-Read(S423,S322)
	S425= FU.InID2=b                                            Path(S424,S413)
	S426= FU.OutID2=FU(b)                                       FU-Forward(S425)
	S427= B_EX.In=FU(b)                                         Path(S426,S353)
	S428= IMMU.Addr=>IAddrReg.In                                Premise(F430)
	S429= PC.Out=>ICache.IEA                                    Premise(F431)
	S430= ICache.IEA=addr+4                                     Path(S337,S429)
	S431= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S430)
	S432= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S431,S382)
	S433= FU.ICacheHit=ICacheHit(addr+4)                        Path(S431,S400)
	S434= ICache.Out=>ICacheReg.In                              Premise(F432)
	S435= PC.Out=>IMMU.IEA                                      Premise(F433)
	S436= IMMU.IEA=addr+4                                       Path(S337,S435)
	S437= CP0.ASID=>IMMU.PID                                    Premise(F434)
	S438= IMMU.PID=pid                                          Path(S338,S437)
	S439= IMMU.Addr={pid,addr+4}                                IMMU-Search(S438,S436)
	S440= IAddrReg.In={pid,addr+4}                              Path(S439,S428)
	S441= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S438,S436)
	S442= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S441,S383)
	S443= IR_MEM.Out=>IR_DMMU1.In                               Premise(F435)
	S444= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F436)
	S445= IR_ID.Out=>IR_EX.In                                   Premise(F437)
	S446= IR_EX.In={0,rs,rt,code,49}                            Path(S345,S445)
	S447= ICache.Out=>IR_ID.In                                  Premise(F438)
	S448= ICache.Out=>IR_IMMU.In                                Premise(F439)
	S449= IR_EX.Out=>IR_MEM.In                                  Premise(F440)
	S450= IR_MEM.In={0,rs,rt,code,49}                           Path(S339,S449)
	S451= IR_DMMU2.Out=>IR_WB.In                                Premise(F441)
	S452= IR_MEM.Out=>IR_WB.In                                  Premise(F442)
	S453= CU_MEM.TrapAddr=>PC.In                                Premise(F443)
	S454= CP0.ASID=>PIDReg.In                                   Premise(F444)
	S455= PIDReg.In=pid                                         Path(S338,S454)
	S456= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F445)
	S457= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F446)
	S458= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F447)
	S459= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F448)
	S460= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F449)
	S461= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F450)
	S462= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F451)
	S463= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F452)
	S464= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F453)
	S465= CU_EX.IRFunc1=rt                                      Path(S342,S464)
	S466= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F454)
	S467= CU_EX.IRFunc2=rs                                      Path(S341,S466)
	S468= IR_EX.Out31_26=>CU_EX.Op                              Premise(F455)
	S469= CU_EX.Op=0                                            Path(S340,S468)
	S470= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F456)
	S471= CU_EX.IRFunc=49                                       Path(S344,S470)
	S472= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F457)
	S473= CU_ID.IRFunc1=rt                                      Path(S348,S472)
	S474= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F458)
	S475= CU_ID.IRFunc2=rs                                      Path(S347,S474)
	S476= IR_ID.Out31_26=>CU_ID.Op                              Premise(F459)
	S477= CU_ID.Op=0                                            Path(S346,S476)
	S478= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F460)
	S479= CU_ID.IRFunc=49                                       Path(S350,S478)
	S480= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F461)
	S481= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F462)
	S482= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F463)
	S483= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F464)
	S484= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F465)
	S485= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F466)
	S486= IR_WB.Out31_26=>CU_WB.Op                              Premise(F467)
	S487= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F468)
	S488= CtrlA_EX=0                                            Premise(F469)
	S489= [A_EX]=FU(a)                                          A_EX-Hold(S288,S488)
	S490= CtrlA_MEM=0                                           Premise(F470)
	S491= CtrlA_WB=0                                            Premise(F471)
	S492= CtrlB_EX=0                                            Premise(F472)
	S493= [B_EX]=FU(b)                                          B_EX-Hold(S292,S492)
	S494= CtrlB_MEM=0                                           Premise(F473)
	S495= CtrlB_WB=0                                            Premise(F474)
	S496= CtrlPC=0                                              Premise(F475)
	S497= CtrlPCInc=0                                           Premise(F476)
	S498= PC[CIA]=addr                                          PC-Hold(S297,S497)
	S499= PC[Out]=addr+4                                        PC-Hold(S298,S496,S497)
	S500= CtrlASIDIn=0                                          Premise(F477)
	S501= CtrlCP0=0                                             Premise(F478)
	S502= CP0[ASID]=pid                                         CP0-Hold(S301,S501)
	S503= CtrlEPCIn=0                                           Premise(F479)
	S504= CtrlExCodeIn=0                                        Premise(F480)
	S505= CtrlICache=0                                          Premise(F481)
	S506= ICache[addr]={0,rs,rt,code,49}                        ICache-Hold(S305,S505)
	S507= CtrlIMMU=0                                            Premise(F482)
	S508= CtrlConditionReg_MEM=1                                Premise(F483)
	S509= [ConditionReg_MEM]=CompareU(FU(a),FU(b))              ConditionReg_MEM-Write(S396,S508)
	S510= CtrlConditionReg_DMMU1=0                              Premise(F484)
	S511= CtrlConditionReg_DMMU2=0                              Premise(F485)
	S512= CtrlConditionReg_WB=0                                 Premise(F486)
	S513= CtrlIR_DMMU1=0                                        Premise(F487)
	S514= CtrlIR_DMMU2=0                                        Premise(F488)
	S515= CtrlIR_EX=0                                           Premise(F489)
	S516= [IR_EX]={0,rs,rt,code,49}                             IR_EX-Hold(S314,S515)
	S517= CtrlIR_ID=0                                           Premise(F490)
	S518= [IR_ID]={0,rs,rt,code,49}                             IR_ID-Hold(S316,S517)
	S519= CtrlIR_IMMU=0                                         Premise(F491)
	S520= CtrlIR_MEM=1                                          Premise(F492)
	S521= [IR_MEM]={0,rs,rt,code,49}                            IR_MEM-Write(S450,S520)
	S522= CtrlIR_WB=0                                           Premise(F493)
	S523= CtrlGPR=0                                             Premise(F494)
	S524= GPR[rs]=a                                             GPR-Hold(S321,S523)
	S525= GPR[rt]=b                                             GPR-Hold(S322,S523)
	S526= CtrlIAddrReg=0                                        Premise(F495)
	S527= CtrlIMem=0                                            Premise(F496)
	S528= IMem[{pid,addr}]={0,rs,rt,code,49}                    IMem-Hold(S325,S527)
	S529= CtrlICacheReg=0                                       Premise(F497)
	S530= CtrlIRMux=0                                           Premise(F498)
	S531= CtrlPIDReg=0                                          Premise(F499)

MEM	S532= A_EX.Out=FU(a)                                        A_EX-Out(S489)
	S533= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S489)
	S534= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S489)
	S535= B_EX.Out=FU(b)                                        B_EX-Out(S493)
	S536= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S493)
	S537= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S493)
	S538= PC.CIA=addr                                           PC-Out(S498)
	S539= PC.CIA31_28=addr[31:28]                               PC-Out(S498)
	S540= PC.Out=addr+4                                         PC-Out(S499)
	S541= CP0.ASID=pid                                          CP0-Read-ASID(S502)
	S542= ConditionReg_MEM.Out=CompareU(FU(a),FU(b))            ConditionReg_MEM-Out(S509)
	S543= ConditionReg_MEM.Out1_0={CompareU(FU(a),FU(b))}[1:0]  ConditionReg_MEM-Out(S509)
	S544= ConditionReg_MEM.Out4_0={CompareU(FU(a),FU(b))}[4:0]  ConditionReg_MEM-Out(S509)
	S545= IR_EX.Out={0,rs,rt,code,49}                           IR_EX-Out(S516)
	S546= IR_EX.Out31_26=0                                      IR_EX-Out(S516)
	S547= IR_EX.Out25_21=rs                                     IR_EX-Out(S516)
	S548= IR_EX.Out20_16=rt                                     IR_EX-Out(S516)
	S549= IR_EX.Out15_6=code                                    IR_EX-Out(S516)
	S550= IR_EX.Out5_0=49                                       IR_EX-Out(S516)
	S551= IR_ID.Out={0,rs,rt,code,49}                           IR-Out(S518)
	S552= IR_ID.Out31_26=0                                      IR-Out(S518)
	S553= IR_ID.Out25_21=rs                                     IR-Out(S518)
	S554= IR_ID.Out20_16=rt                                     IR-Out(S518)
	S555= IR_ID.Out15_6=code                                    IR-Out(S518)
	S556= IR_ID.Out5_0=49                                       IR-Out(S518)
	S557= IR_MEM.Out={0,rs,rt,code,49}                          IR_MEM-Out(S521)
	S558= IR_MEM.Out31_26=0                                     IR_MEM-Out(S521)
	S559= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S521)
	S560= IR_MEM.Out20_16=rt                                    IR_MEM-Out(S521)
	S561= IR_MEM.Out15_6=code                                   IR_MEM-Out(S521)
	S562= IR_MEM.Out5_0=49                                      IR_MEM-Out(S521)
	S563= FU.OutID1=>A_EX.In                                    Premise(F500)
	S564= A_MEM.Out=>A_WB.In                                    Premise(F501)
	S565= FU.OutID2=>B_EX.In                                    Premise(F502)
	S566= B_MEM.Out=>B_WB.In                                    Premise(F503)
	S567= A_EX.Out=>CMPU.A                                      Premise(F504)
	S568= CMPU.A=FU(a)                                          Path(S532,S567)
	S569= B_EX.Out=>CMPU.B                                      Premise(F505)
	S570= CMPU.B=FU(b)                                          Path(S535,S569)
	S571= PC.Out=>CP0.EPCIn                                     Premise(F506)
	S572= CP0.EPCIn=addr+4                                      Path(S540,S571)
	S573= CP0.ExCodeIn=5'h0d                                    Premise(F507)
	S574= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F508)
	S575= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F509)
	S576= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F510)
	S577= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F511)
	S578= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F512)
	S579= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F513)
	S580= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F514)
	S581= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F515)
	S582= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F516)
	S583= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F517)
	S584= FU.Bub_ID=>CU_ID.Bub                                  Premise(F518)
	S585= FU.Halt_ID=>CU_ID.Halt                                Premise(F519)
	S586= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F520)
	S587= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F521)
	S588= FU.Bub_IF=>CU_IF.Bub                                  Premise(F522)
	S589= FU.Halt_IF=>CU_IF.Halt                                Premise(F523)
	S590= ICache.Hit=>CU_IF.ICacheHit                           Premise(F524)
	S591= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F525)
	S592= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F526)
	S593= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F527)
	S594= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F528)
	S595= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F529)
	S596= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F530)
	S597= CU_MEM.lt=CompareU(FU(a),FU(b))                       Path(S542,S596)
	S598= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F531)
	S599= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F532)
	S600= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F533)
	S601= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F534)
	S602= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F535)
	S603= ConditionReg_DMMU1.In=CompareU(FU(a),FU(b))           Path(S542,S602)
	S604= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F536)
	S605= CMPU.lt=>ConditionReg_MEM.In                          Premise(F537)
	S606= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F538)
	S607= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F539)
	S608= ConditionReg_WB.In=CompareU(FU(a),FU(b))              Path(S542,S607)
	S609= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F540)
	S610= ICache.Hit=>FU.ICacheHit                              Premise(F541)
	S611= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F542)
	S612= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F543)
	S613= IR_EX.Out=>FU.IR_EX                                   Premise(F544)
	S614= FU.IR_EX={0,rs,rt,code,49}                            Path(S545,S613)
	S615= IR_ID.Out=>FU.IR_ID                                   Premise(F545)
	S616= FU.IR_ID={0,rs,rt,code,49}                            Path(S551,S615)
	S617= IR_MEM.Out=>FU.IR_MEM                                 Premise(F546)
	S618= FU.IR_MEM={0,rs,rt,code,49}                           Path(S557,S617)
	S619= IR_WB.Out=>FU.IR_WB                                   Premise(F547)
	S620= GPR.Rdata1=>FU.InID1                                  Premise(F548)
	S621= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F549)
	S622= FU.InID1_RReg=rs                                      Path(S553,S621)
	S623= GPR.Rdata2=>FU.InID2                                  Premise(F550)
	S624= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F551)
	S625= FU.InID2_RReg=rt                                      Path(S554,S624)
	S626= FU.InMEM_WReg=5'b00000                                Premise(F552)
	S627= IR_ID.Out25_21=>GPR.RReg1                             Premise(F553)
	S628= GPR.RReg1=rs                                          Path(S553,S627)
	S629= GPR.Rdata1=a                                          GPR-Read(S628,S524)
	S630= FU.InID1=a                                            Path(S629,S620)
	S631= FU.OutID1=FU(a)                                       FU-Forward(S630)
	S632= A_EX.In=FU(a)                                         Path(S631,S563)
	S633= IR_ID.Out20_16=>GPR.RReg2                             Premise(F554)
	S634= GPR.RReg2=rt                                          Path(S554,S633)
	S635= GPR.Rdata2=b                                          GPR-Read(S634,S525)
	S636= FU.InID2=b                                            Path(S635,S623)
	S637= FU.OutID2=FU(b)                                       FU-Forward(S636)
	S638= B_EX.In=FU(b)                                         Path(S637,S565)
	S639= IMMU.Addr=>IAddrReg.In                                Premise(F555)
	S640= PC.Out=>ICache.IEA                                    Premise(F556)
	S641= ICache.IEA=addr+4                                     Path(S540,S640)
	S642= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S641)
	S643= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S642,S590)
	S644= FU.ICacheHit=ICacheHit(addr+4)                        Path(S642,S610)
	S645= ICache.Out=>ICacheReg.In                              Premise(F557)
	S646= PC.Out=>IMMU.IEA                                      Premise(F558)
	S647= IMMU.IEA=addr+4                                       Path(S540,S646)
	S648= CP0.ASID=>IMMU.PID                                    Premise(F559)
	S649= IMMU.PID=pid                                          Path(S541,S648)
	S650= IMMU.Addr={pid,addr+4}                                IMMU-Search(S649,S647)
	S651= IAddrReg.In={pid,addr+4}                              Path(S650,S639)
	S652= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S649,S647)
	S653= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S652,S591)
	S654= IR_MEM.Out=>IR_DMMU1.In                               Premise(F560)
	S655= IR_DMMU1.In={0,rs,rt,code,49}                         Path(S557,S654)
	S656= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F561)
	S657= IR_ID.Out=>IR_EX.In                                   Premise(F562)
	S658= IR_EX.In={0,rs,rt,code,49}                            Path(S551,S657)
	S659= ICache.Out=>IR_ID.In                                  Premise(F563)
	S660= ICache.Out=>IR_IMMU.In                                Premise(F564)
	S661= IR_EX.Out=>IR_MEM.In                                  Premise(F565)
	S662= IR_MEM.In={0,rs,rt,code,49}                           Path(S545,S661)
	S663= IR_DMMU2.Out=>IR_WB.In                                Premise(F566)
	S664= IR_MEM.Out=>IR_WB.In                                  Premise(F567)
	S665= IR_WB.In={0,rs,rt,code,49}                            Path(S557,S664)
	S666= CU_MEM.TrapAddr=>PC.In                                Premise(F568)
	S667= CP0.ASID=>PIDReg.In                                   Premise(F569)
	S668= PIDReg.In=pid                                         Path(S541,S667)
	S669= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F570)
	S670= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F571)
	S671= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F572)
	S672= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F573)
	S673= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F574)
	S674= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F575)
	S675= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F576)
	S676= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F577)
	S677= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F578)
	S678= CU_EX.IRFunc1=rt                                      Path(S548,S677)
	S679= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F579)
	S680= CU_EX.IRFunc2=rs                                      Path(S547,S679)
	S681= IR_EX.Out31_26=>CU_EX.Op                              Premise(F580)
	S682= CU_EX.Op=0                                            Path(S546,S681)
	S683= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F581)
	S684= CU_EX.IRFunc=49                                       Path(S550,S683)
	S685= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F582)
	S686= CU_ID.IRFunc1=rt                                      Path(S554,S685)
	S687= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F583)
	S688= CU_ID.IRFunc2=rs                                      Path(S553,S687)
	S689= IR_ID.Out31_26=>CU_ID.Op                              Premise(F584)
	S690= CU_ID.Op=0                                            Path(S552,S689)
	S691= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F585)
	S692= CU_ID.IRFunc=49                                       Path(S556,S691)
	S693= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F586)
	S694= CU_MEM.IRFunc1=rt                                     Path(S560,S693)
	S695= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F587)
	S696= CU_MEM.IRFunc2=rs                                     Path(S559,S695)
	S697= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F588)
	S698= CU_MEM.Op=0                                           Path(S558,S697)
	S699= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F589)
	S700= CU_MEM.IRFunc=49                                      Path(S562,S699)
	S701= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F590)
	S702= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F591)
	S703= IR_WB.Out31_26=>CU_WB.Op                              Premise(F592)
	S704= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F593)
	S705= CtrlA_EX=0                                            Premise(F594)
	S706= [A_EX]=FU(a)                                          A_EX-Hold(S489,S705)
	S707= CtrlA_MEM=0                                           Premise(F595)
	S708= CtrlA_WB=1                                            Premise(F596)
	S709= CtrlB_EX=0                                            Premise(F597)
	S710= [B_EX]=FU(b)                                          B_EX-Hold(S493,S709)
	S711= CtrlB_MEM=0                                           Premise(F598)
	S712= CtrlB_WB=1                                            Premise(F599)
	S713= CtrlPC=1                                              Premise(F600)
	S714= CtrlPCInc=0                                           Premise(F601)
	S715= PC[CIA]=addr                                          PC-Hold(S498,S714)
	S716= CtrlASIDIn=0                                          Premise(F602)
	S717= CtrlCP0=0                                             Premise(F603)
	S718= CP0[ASID]=pid                                         CP0-Hold(S502,S717)
	S719= CtrlEPCIn=1                                           Premise(F604)
	S720= CP0[EPC]=addr+4                                       CP0-Write-EPC(S572,S719)
	S721= CtrlExCodeIn=1                                        Premise(F605)
	S722= CP0[ExCode]=5'h0d                                     CP0-Write-ExCode(S573,S721)
	S723= CtrlICache=0                                          Premise(F606)
	S724= ICache[addr]={0,rs,rt,code,49}                        ICache-Hold(S506,S723)
	S725= CtrlIMMU=0                                            Premise(F607)
	S726= CtrlConditionReg_MEM=0                                Premise(F608)
	S727= [ConditionReg_MEM]=CompareU(FU(a),FU(b))              ConditionReg_MEM-Hold(S509,S726)
	S728= CtrlConditionReg_DMMU1=1                              Premise(F609)
	S729= [ConditionReg_DMMU1]=CompareU(FU(a),FU(b))            ConditionReg_DMMU1-Write(S603,S728)
	S730= CtrlConditionReg_DMMU2=0                              Premise(F610)
	S731= CtrlConditionReg_WB=1                                 Premise(F611)
	S732= [ConditionReg_WB]=CompareU(FU(a),FU(b))               ConditionReg_WB-Write(S608,S731)
	S733= CtrlIR_DMMU1=1                                        Premise(F612)
	S734= [IR_DMMU1]={0,rs,rt,code,49}                          IR_DMMU1-Write(S655,S733)
	S735= CtrlIR_DMMU2=0                                        Premise(F613)
	S736= CtrlIR_EX=0                                           Premise(F614)
	S737= [IR_EX]={0,rs,rt,code,49}                             IR_EX-Hold(S516,S736)
	S738= CtrlIR_ID=0                                           Premise(F615)
	S739= [IR_ID]={0,rs,rt,code,49}                             IR_ID-Hold(S518,S738)
	S740= CtrlIR_IMMU=0                                         Premise(F616)
	S741= CtrlIR_MEM=0                                          Premise(F617)
	S742= [IR_MEM]={0,rs,rt,code,49}                            IR_MEM-Hold(S521,S741)
	S743= CtrlIR_WB=1                                           Premise(F618)
	S744= [IR_WB]={0,rs,rt,code,49}                             IR_WB-Write(S665,S743)
	S745= CtrlGPR=0                                             Premise(F619)
	S746= GPR[rs]=a                                             GPR-Hold(S524,S745)
	S747= GPR[rt]=b                                             GPR-Hold(S525,S745)
	S748= CtrlIAddrReg=0                                        Premise(F620)
	S749= CtrlIMem=0                                            Premise(F621)
	S750= IMem[{pid,addr}]={0,rs,rt,code,49}                    IMem-Hold(S528,S749)
	S751= CtrlICacheReg=0                                       Premise(F622)
	S752= CtrlIRMux=0                                           Premise(F623)
	S753= CtrlPIDReg=1                                          Premise(F624)
	S754= [PIDReg]=pid                                          PIDReg-Write(S668,S753)

DMMU1	S755= A_EX.Out=FU(a)                                        A_EX-Out(S706)
	S756= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S706)
	S757= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S706)
	S758= B_EX.Out=FU(b)                                        B_EX-Out(S710)
	S759= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S710)
	S760= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S710)
	S761= PC.CIA=addr                                           PC-Out(S715)
	S762= PC.CIA31_28=addr[31:28]                               PC-Out(S715)
	S763= CP0.ASID=pid                                          CP0-Read-ASID(S718)
	S764= CP0.EPC=addr+4                                        CP0-Read-EPC(S720)
	S765= ConditionReg_MEM.Out=CompareU(FU(a),FU(b))            ConditionReg_MEM-Out(S727)
	S766= ConditionReg_MEM.Out1_0={CompareU(FU(a),FU(b))}[1:0]  ConditionReg_MEM-Out(S727)
	S767= ConditionReg_MEM.Out4_0={CompareU(FU(a),FU(b))}[4:0]  ConditionReg_MEM-Out(S727)
	S768= ConditionReg_DMMU1.Out=CompareU(FU(a),FU(b))          ConditionReg_DMMU1-Out(S729)
	S769= ConditionReg_DMMU1.Out1_0={CompareU(FU(a),FU(b))}[1:0]ConditionReg_DMMU1-Out(S729)
	S770= ConditionReg_DMMU1.Out4_0={CompareU(FU(a),FU(b))}[4:0]ConditionReg_DMMU1-Out(S729)
	S771= ConditionReg_WB.Out=CompareU(FU(a),FU(b))             ConditionReg_WB-Out(S732)
	S772= ConditionReg_WB.Out1_0={CompareU(FU(a),FU(b))}[1:0]   ConditionReg_WB-Out(S732)
	S773= ConditionReg_WB.Out4_0={CompareU(FU(a),FU(b))}[4:0]   ConditionReg_WB-Out(S732)
	S774= IR_DMMU1.Out={0,rs,rt,code,49}                        IR_DMMU1-Out(S734)
	S775= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S734)
	S776= IR_DMMU1.Out25_21=rs                                  IR_DMMU1-Out(S734)
	S777= IR_DMMU1.Out20_16=rt                                  IR_DMMU1-Out(S734)
	S778= IR_DMMU1.Out15_6=code                                 IR_DMMU1-Out(S734)
	S779= IR_DMMU1.Out5_0=49                                    IR_DMMU1-Out(S734)
	S780= IR_EX.Out={0,rs,rt,code,49}                           IR_EX-Out(S737)
	S781= IR_EX.Out31_26=0                                      IR_EX-Out(S737)
	S782= IR_EX.Out25_21=rs                                     IR_EX-Out(S737)
	S783= IR_EX.Out20_16=rt                                     IR_EX-Out(S737)
	S784= IR_EX.Out15_6=code                                    IR_EX-Out(S737)
	S785= IR_EX.Out5_0=49                                       IR_EX-Out(S737)
	S786= IR_ID.Out={0,rs,rt,code,49}                           IR-Out(S739)
	S787= IR_ID.Out31_26=0                                      IR-Out(S739)
	S788= IR_ID.Out25_21=rs                                     IR-Out(S739)
	S789= IR_ID.Out20_16=rt                                     IR-Out(S739)
	S790= IR_ID.Out15_6=code                                    IR-Out(S739)
	S791= IR_ID.Out5_0=49                                       IR-Out(S739)
	S792= IR_MEM.Out={0,rs,rt,code,49}                          IR_MEM-Out(S742)
	S793= IR_MEM.Out31_26=0                                     IR_MEM-Out(S742)
	S794= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S742)
	S795= IR_MEM.Out20_16=rt                                    IR_MEM-Out(S742)
	S796= IR_MEM.Out15_6=code                                   IR_MEM-Out(S742)
	S797= IR_MEM.Out5_0=49                                      IR_MEM-Out(S742)
	S798= IR_WB.Out={0,rs,rt,code,49}                           IR-Out(S744)
	S799= IR_WB.Out31_26=0                                      IR-Out(S744)
	S800= IR_WB.Out25_21=rs                                     IR-Out(S744)
	S801= IR_WB.Out20_16=rt                                     IR-Out(S744)
	S802= IR_WB.Out15_6=code                                    IR-Out(S744)
	S803= IR_WB.Out5_0=49                                       IR-Out(S744)
	S804= PIDReg.Out=pid                                        PIDReg-Out(S754)
	S805= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S754)
	S806= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S754)
	S807= FU.OutID1=>A_EX.In                                    Premise(F625)
	S808= A_MEM.Out=>A_WB.In                                    Premise(F626)
	S809= FU.OutID2=>B_EX.In                                    Premise(F627)
	S810= B_MEM.Out=>B_WB.In                                    Premise(F628)
	S811= A_EX.Out=>CMPU.A                                      Premise(F629)
	S812= CMPU.A=FU(a)                                          Path(S755,S811)
	S813= B_EX.Out=>CMPU.B                                      Premise(F630)
	S814= CMPU.B=FU(b)                                          Path(S758,S813)
	S815= PC.Out=>CP0.EPCIn                                     Premise(F631)
	S816= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F632)
	S817= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F633)
	S818= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F634)
	S819= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F635)
	S820= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F636)
	S821= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F637)
	S822= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F638)
	S823= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F639)
	S824= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F640)
	S825= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F641)
	S826= FU.Bub_ID=>CU_ID.Bub                                  Premise(F642)
	S827= FU.Halt_ID=>CU_ID.Halt                                Premise(F643)
	S828= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F644)
	S829= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F645)
	S830= FU.Bub_IF=>CU_IF.Bub                                  Premise(F646)
	S831= FU.Halt_IF=>CU_IF.Halt                                Premise(F647)
	S832= ICache.Hit=>CU_IF.ICacheHit                           Premise(F648)
	S833= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F649)
	S834= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F650)
	S835= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F651)
	S836= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F652)
	S837= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F653)
	S838= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F654)
	S839= CU_MEM.lt=CompareU(FU(a),FU(b))                       Path(S765,S838)
	S840= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F655)
	S841= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F656)
	S842= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F657)
	S843= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F658)
	S844= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F659)
	S845= ConditionReg_DMMU1.In=CompareU(FU(a),FU(b))           Path(S765,S844)
	S846= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F660)
	S847= ConditionReg_DMMU2.In=CompareU(FU(a),FU(b))           Path(S768,S846)
	S848= CMPU.lt=>ConditionReg_MEM.In                          Premise(F661)
	S849= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F662)
	S850= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F663)
	S851= ConditionReg_WB.In=CompareU(FU(a),FU(b))              Path(S765,S850)
	S852= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F664)
	S853= ICache.Hit=>FU.ICacheHit                              Premise(F665)
	S854= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F666)
	S855= FU.IR_DMMU1={0,rs,rt,code,49}                         Path(S774,S854)
	S856= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F667)
	S857= IR_EX.Out=>FU.IR_EX                                   Premise(F668)
	S858= FU.IR_EX={0,rs,rt,code,49}                            Path(S780,S857)
	S859= IR_ID.Out=>FU.IR_ID                                   Premise(F669)
	S860= FU.IR_ID={0,rs,rt,code,49}                            Path(S786,S859)
	S861= IR_MEM.Out=>FU.IR_MEM                                 Premise(F670)
	S862= FU.IR_MEM={0,rs,rt,code,49}                           Path(S792,S861)
	S863= IR_WB.Out=>FU.IR_WB                                   Premise(F671)
	S864= FU.IR_WB={0,rs,rt,code,49}                            Path(S798,S863)
	S865= FU.InDMMU1_WReg=5'b00000                              Premise(F672)
	S866= GPR.Rdata1=>FU.InID1                                  Premise(F673)
	S867= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F674)
	S868= FU.InID1_RReg=rs                                      Path(S788,S867)
	S869= GPR.Rdata2=>FU.InID2                                  Premise(F675)
	S870= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F676)
	S871= FU.InID2_RReg=rt                                      Path(S789,S870)
	S872= IR_ID.Out25_21=>GPR.RReg1                             Premise(F677)
	S873= GPR.RReg1=rs                                          Path(S788,S872)
	S874= GPR.Rdata1=a                                          GPR-Read(S873,S746)
	S875= FU.InID1=a                                            Path(S874,S866)
	S876= FU.OutID1=FU(a)                                       FU-Forward(S875)
	S877= A_EX.In=FU(a)                                         Path(S876,S807)
	S878= IR_ID.Out20_16=>GPR.RReg2                             Premise(F678)
	S879= GPR.RReg2=rt                                          Path(S789,S878)
	S880= GPR.Rdata2=b                                          GPR-Read(S879,S747)
	S881= FU.InID2=b                                            Path(S880,S869)
	S882= FU.OutID2=FU(b)                                       FU-Forward(S881)
	S883= B_EX.In=FU(b)                                         Path(S882,S809)
	S884= IMMU.Addr=>IAddrReg.In                                Premise(F679)
	S885= PC.Out=>ICache.IEA                                    Premise(F680)
	S886= ICache.Out=>ICacheReg.In                              Premise(F681)
	S887= PC.Out=>IMMU.IEA                                      Premise(F682)
	S888= CP0.ASID=>IMMU.PID                                    Premise(F683)
	S889= IMMU.PID=pid                                          Path(S763,S888)
	S890= IR_MEM.Out=>IR_DMMU1.In                               Premise(F684)
	S891= IR_DMMU1.In={0,rs,rt,code,49}                         Path(S792,S890)
	S892= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F685)
	S893= IR_DMMU2.In={0,rs,rt,code,49}                         Path(S774,S892)
	S894= IR_ID.Out=>IR_EX.In                                   Premise(F686)
	S895= IR_EX.In={0,rs,rt,code,49}                            Path(S786,S894)
	S896= ICache.Out=>IR_ID.In                                  Premise(F687)
	S897= ICache.Out=>IR_IMMU.In                                Premise(F688)
	S898= IR_EX.Out=>IR_MEM.In                                  Premise(F689)
	S899= IR_MEM.In={0,rs,rt,code,49}                           Path(S780,S898)
	S900= IR_DMMU2.Out=>IR_WB.In                                Premise(F690)
	S901= IR_MEM.Out=>IR_WB.In                                  Premise(F691)
	S902= IR_WB.In={0,rs,rt,code,49}                            Path(S792,S901)
	S903= CU_MEM.TrapAddr=>PC.In                                Premise(F692)
	S904= CP0.ASID=>PIDReg.In                                   Premise(F693)
	S905= PIDReg.In=pid                                         Path(S763,S904)
	S906= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F694)
	S907= CU_DMMU1.IRFunc1=rt                                   Path(S777,S906)
	S908= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F695)
	S909= CU_DMMU1.IRFunc2=rs                                   Path(S776,S908)
	S910= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F696)
	S911= CU_DMMU1.Op=0                                         Path(S775,S910)
	S912= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F697)
	S913= CU_DMMU1.IRFunc=49                                    Path(S779,S912)
	S914= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F698)
	S915= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F699)
	S916= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F700)
	S917= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F701)
	S918= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F702)
	S919= CU_EX.IRFunc1=rt                                      Path(S783,S918)
	S920= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F703)
	S921= CU_EX.IRFunc2=rs                                      Path(S782,S920)
	S922= IR_EX.Out31_26=>CU_EX.Op                              Premise(F704)
	S923= CU_EX.Op=0                                            Path(S781,S922)
	S924= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F705)
	S925= CU_EX.IRFunc=49                                       Path(S785,S924)
	S926= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F706)
	S927= CU_ID.IRFunc1=rt                                      Path(S789,S926)
	S928= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F707)
	S929= CU_ID.IRFunc2=rs                                      Path(S788,S928)
	S930= IR_ID.Out31_26=>CU_ID.Op                              Premise(F708)
	S931= CU_ID.Op=0                                            Path(S787,S930)
	S932= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F709)
	S933= CU_ID.IRFunc=49                                       Path(S791,S932)
	S934= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F710)
	S935= CU_MEM.IRFunc1=rt                                     Path(S795,S934)
	S936= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F711)
	S937= CU_MEM.IRFunc2=rs                                     Path(S794,S936)
	S938= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F712)
	S939= CU_MEM.Op=0                                           Path(S793,S938)
	S940= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F713)
	S941= CU_MEM.IRFunc=49                                      Path(S797,S940)
	S942= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F714)
	S943= CU_WB.IRFunc1=rt                                      Path(S801,S942)
	S944= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F715)
	S945= CU_WB.IRFunc2=rs                                      Path(S800,S944)
	S946= IR_WB.Out31_26=>CU_WB.Op                              Premise(F716)
	S947= CU_WB.Op=0                                            Path(S799,S946)
	S948= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F717)
	S949= CU_WB.IRFunc=49                                       Path(S803,S948)
	S950= CtrlA_EX=0                                            Premise(F718)
	S951= [A_EX]=FU(a)                                          A_EX-Hold(S706,S950)
	S952= CtrlA_MEM=0                                           Premise(F719)
	S953= CtrlA_WB=0                                            Premise(F720)
	S954= CtrlB_EX=0                                            Premise(F721)
	S955= [B_EX]=FU(b)                                          B_EX-Hold(S710,S954)
	S956= CtrlB_MEM=0                                           Premise(F722)
	S957= CtrlB_WB=0                                            Premise(F723)
	S958= CtrlPC=0                                              Premise(F724)
	S959= CtrlPCInc=0                                           Premise(F725)
	S960= PC[CIA]=addr                                          PC-Hold(S715,S959)
	S961= CtrlASIDIn=0                                          Premise(F726)
	S962= CtrlCP0=0                                             Premise(F727)
	S963= CP0[ASID]=pid                                         CP0-Hold(S718,S962)
	S964= CP0[EPC]=addr+4                                       CP0-Hold(S720,S962)
	S965= CP0[ExCode]=5'h0d                                     CP0-Hold(S722,S962)
	S966= CtrlEPCIn=0                                           Premise(F728)
	S967= CtrlExCodeIn=0                                        Premise(F729)
	S968= CtrlICache=0                                          Premise(F730)
	S969= ICache[addr]={0,rs,rt,code,49}                        ICache-Hold(S724,S968)
	S970= CtrlIMMU=0                                            Premise(F731)
	S971= CtrlConditionReg_MEM=0                                Premise(F732)
	S972= [ConditionReg_MEM]=CompareU(FU(a),FU(b))              ConditionReg_MEM-Hold(S727,S971)
	S973= CtrlConditionReg_DMMU1=0                              Premise(F733)
	S974= [ConditionReg_DMMU1]=CompareU(FU(a),FU(b))            ConditionReg_DMMU1-Hold(S729,S973)
	S975= CtrlConditionReg_DMMU2=1                              Premise(F734)
	S976= [ConditionReg_DMMU2]=CompareU(FU(a),FU(b))            ConditionReg_DMMU2-Write(S847,S975)
	S977= CtrlConditionReg_WB=0                                 Premise(F735)
	S978= [ConditionReg_WB]=CompareU(FU(a),FU(b))               ConditionReg_WB-Hold(S732,S977)
	S979= CtrlIR_DMMU1=0                                        Premise(F736)
	S980= [IR_DMMU1]={0,rs,rt,code,49}                          IR_DMMU1-Hold(S734,S979)
	S981= CtrlIR_DMMU2=1                                        Premise(F737)
	S982= [IR_DMMU2]={0,rs,rt,code,49}                          IR_DMMU2-Write(S893,S981)
	S983= CtrlIR_EX=0                                           Premise(F738)
	S984= [IR_EX]={0,rs,rt,code,49}                             IR_EX-Hold(S737,S983)
	S985= CtrlIR_ID=0                                           Premise(F739)
	S986= [IR_ID]={0,rs,rt,code,49}                             IR_ID-Hold(S739,S985)
	S987= CtrlIR_IMMU=0                                         Premise(F740)
	S988= CtrlIR_MEM=0                                          Premise(F741)
	S989= [IR_MEM]={0,rs,rt,code,49}                            IR_MEM-Hold(S742,S988)
	S990= CtrlIR_WB=0                                           Premise(F742)
	S991= [IR_WB]={0,rs,rt,code,49}                             IR_WB-Hold(S744,S990)
	S992= CtrlGPR=0                                             Premise(F743)
	S993= GPR[rs]=a                                             GPR-Hold(S746,S992)
	S994= GPR[rt]=b                                             GPR-Hold(S747,S992)
	S995= CtrlIAddrReg=0                                        Premise(F744)
	S996= CtrlIMem=0                                            Premise(F745)
	S997= IMem[{pid,addr}]={0,rs,rt,code,49}                    IMem-Hold(S750,S996)
	S998= CtrlICacheReg=0                                       Premise(F746)
	S999= CtrlIRMux=0                                           Premise(F747)
	S1000= CtrlPIDReg=0                                         Premise(F748)
	S1001= [PIDReg]=pid                                         PIDReg-Hold(S754,S1000)

DMMU2	S1002= A_EX.Out=FU(a)                                       A_EX-Out(S951)
	S1003= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S951)
	S1004= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S951)
	S1005= B_EX.Out=FU(b)                                       B_EX-Out(S955)
	S1006= B_EX.Out1_0={FU(b)}[1:0]                             B_EX-Out(S955)
	S1007= B_EX.Out4_0={FU(b)}[4:0]                             B_EX-Out(S955)
	S1008= PC.CIA=addr                                          PC-Out(S960)
	S1009= PC.CIA31_28=addr[31:28]                              PC-Out(S960)
	S1010= CP0.ASID=pid                                         CP0-Read-ASID(S963)
	S1011= CP0.EPC=addr+4                                       CP0-Read-EPC(S964)
	S1012= ConditionReg_MEM.Out=CompareU(FU(a),FU(b))           ConditionReg_MEM-Out(S972)
	S1013= ConditionReg_MEM.Out1_0={CompareU(FU(a),FU(b))}[1:0] ConditionReg_MEM-Out(S972)
	S1014= ConditionReg_MEM.Out4_0={CompareU(FU(a),FU(b))}[4:0] ConditionReg_MEM-Out(S972)
	S1015= ConditionReg_DMMU1.Out=CompareU(FU(a),FU(b))         ConditionReg_DMMU1-Out(S974)
	S1016= ConditionReg_DMMU1.Out1_0={CompareU(FU(a),FU(b))}[1:0]ConditionReg_DMMU1-Out(S974)
	S1017= ConditionReg_DMMU1.Out4_0={CompareU(FU(a),FU(b))}[4:0]ConditionReg_DMMU1-Out(S974)
	S1018= ConditionReg_DMMU2.Out=CompareU(FU(a),FU(b))         ConditionReg_DMMU2-Out(S976)
	S1019= ConditionReg_DMMU2.Out1_0={CompareU(FU(a),FU(b))}[1:0]ConditionReg_DMMU2-Out(S976)
	S1020= ConditionReg_DMMU2.Out4_0={CompareU(FU(a),FU(b))}[4:0]ConditionReg_DMMU2-Out(S976)
	S1021= ConditionReg_WB.Out=CompareU(FU(a),FU(b))            ConditionReg_WB-Out(S978)
	S1022= ConditionReg_WB.Out1_0={CompareU(FU(a),FU(b))}[1:0]  ConditionReg_WB-Out(S978)
	S1023= ConditionReg_WB.Out4_0={CompareU(FU(a),FU(b))}[4:0]  ConditionReg_WB-Out(S978)
	S1024= IR_DMMU1.Out={0,rs,rt,code,49}                       IR_DMMU1-Out(S980)
	S1025= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S980)
	S1026= IR_DMMU1.Out25_21=rs                                 IR_DMMU1-Out(S980)
	S1027= IR_DMMU1.Out20_16=rt                                 IR_DMMU1-Out(S980)
	S1028= IR_DMMU1.Out15_6=code                                IR_DMMU1-Out(S980)
	S1029= IR_DMMU1.Out5_0=49                                   IR_DMMU1-Out(S980)
	S1030= IR_DMMU2.Out={0,rs,rt,code,49}                       IR_DMMU2-Out(S982)
	S1031= IR_DMMU2.Out31_26=0                                  IR_DMMU2-Out(S982)
	S1032= IR_DMMU2.Out25_21=rs                                 IR_DMMU2-Out(S982)
	S1033= IR_DMMU2.Out20_16=rt                                 IR_DMMU2-Out(S982)
	S1034= IR_DMMU2.Out15_6=code                                IR_DMMU2-Out(S982)
	S1035= IR_DMMU2.Out5_0=49                                   IR_DMMU2-Out(S982)
	S1036= IR_EX.Out={0,rs,rt,code,49}                          IR_EX-Out(S984)
	S1037= IR_EX.Out31_26=0                                     IR_EX-Out(S984)
	S1038= IR_EX.Out25_21=rs                                    IR_EX-Out(S984)
	S1039= IR_EX.Out20_16=rt                                    IR_EX-Out(S984)
	S1040= IR_EX.Out15_6=code                                   IR_EX-Out(S984)
	S1041= IR_EX.Out5_0=49                                      IR_EX-Out(S984)
	S1042= IR_ID.Out={0,rs,rt,code,49}                          IR-Out(S986)
	S1043= IR_ID.Out31_26=0                                     IR-Out(S986)
	S1044= IR_ID.Out25_21=rs                                    IR-Out(S986)
	S1045= IR_ID.Out20_16=rt                                    IR-Out(S986)
	S1046= IR_ID.Out15_6=code                                   IR-Out(S986)
	S1047= IR_ID.Out5_0=49                                      IR-Out(S986)
	S1048= IR_MEM.Out={0,rs,rt,code,49}                         IR_MEM-Out(S989)
	S1049= IR_MEM.Out31_26=0                                    IR_MEM-Out(S989)
	S1050= IR_MEM.Out25_21=rs                                   IR_MEM-Out(S989)
	S1051= IR_MEM.Out20_16=rt                                   IR_MEM-Out(S989)
	S1052= IR_MEM.Out15_6=code                                  IR_MEM-Out(S989)
	S1053= IR_MEM.Out5_0=49                                     IR_MEM-Out(S989)
	S1054= IR_WB.Out={0,rs,rt,code,49}                          IR-Out(S991)
	S1055= IR_WB.Out31_26=0                                     IR-Out(S991)
	S1056= IR_WB.Out25_21=rs                                    IR-Out(S991)
	S1057= IR_WB.Out20_16=rt                                    IR-Out(S991)
	S1058= IR_WB.Out15_6=code                                   IR-Out(S991)
	S1059= IR_WB.Out5_0=49                                      IR-Out(S991)
	S1060= PIDReg.Out=pid                                       PIDReg-Out(S1001)
	S1061= PIDReg.Out1_0={pid}[1:0]                             PIDReg-Out(S1001)
	S1062= PIDReg.Out4_0={pid}[4:0]                             PIDReg-Out(S1001)
	S1063= FU.OutID1=>A_EX.In                                   Premise(F749)
	S1064= A_MEM.Out=>A_WB.In                                   Premise(F750)
	S1065= FU.OutID2=>B_EX.In                                   Premise(F751)
	S1066= B_MEM.Out=>B_WB.In                                   Premise(F752)
	S1067= A_EX.Out=>CMPU.A                                     Premise(F753)
	S1068= CMPU.A=FU(a)                                         Path(S1002,S1067)
	S1069= B_EX.Out=>CMPU.B                                     Premise(F754)
	S1070= CMPU.B=FU(b)                                         Path(S1005,S1069)
	S1071= PC.Out=>CP0.EPCIn                                    Premise(F755)
	S1072= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F756)
	S1073= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F757)
	S1074= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F758)
	S1075= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F759)
	S1076= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F760)
	S1077= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F761)
	S1078= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F762)
	S1079= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F763)
	S1080= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F764)
	S1081= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F765)
	S1082= FU.Bub_ID=>CU_ID.Bub                                 Premise(F766)
	S1083= FU.Halt_ID=>CU_ID.Halt                               Premise(F767)
	S1084= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F768)
	S1085= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F769)
	S1086= FU.Bub_IF=>CU_IF.Bub                                 Premise(F770)
	S1087= FU.Halt_IF=>CU_IF.Halt                               Premise(F771)
	S1088= ICache.Hit=>CU_IF.ICacheHit                          Premise(F772)
	S1089= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F773)
	S1090= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F774)
	S1091= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F775)
	S1092= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F776)
	S1093= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F777)
	S1094= ConditionReg_MEM.Out=>CU_MEM.lt                      Premise(F778)
	S1095= CU_MEM.lt=CompareU(FU(a),FU(b))                      Path(S1012,S1094)
	S1096= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F779)
	S1097= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F780)
	S1098= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F781)
	S1099= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F782)
	S1100= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In          Premise(F783)
	S1101= ConditionReg_DMMU1.In=CompareU(FU(a),FU(b))          Path(S1012,S1100)
	S1102= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In        Premise(F784)
	S1103= ConditionReg_DMMU2.In=CompareU(FU(a),FU(b))          Path(S1015,S1102)
	S1104= CMPU.lt=>ConditionReg_MEM.In                         Premise(F785)
	S1105= ConditionReg_DMMU2.Out=>ConditionReg_WB.In           Premise(F786)
	S1106= ConditionReg_WB.In=CompareU(FU(a),FU(b))             Path(S1018,S1105)
	S1107= ConditionReg_MEM.Out=>ConditionReg_WB.In             Premise(F787)
	S1108= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F788)
	S1109= ICache.Hit=>FU.ICacheHit                             Premise(F789)
	S1110= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F790)
	S1111= FU.IR_DMMU1={0,rs,rt,code,49}                        Path(S1024,S1110)
	S1112= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F791)
	S1113= FU.IR_DMMU2={0,rs,rt,code,49}                        Path(S1030,S1112)
	S1114= IR_EX.Out=>FU.IR_EX                                  Premise(F792)
	S1115= FU.IR_EX={0,rs,rt,code,49}                           Path(S1036,S1114)
	S1116= IR_ID.Out=>FU.IR_ID                                  Premise(F793)
	S1117= FU.IR_ID={0,rs,rt,code,49}                           Path(S1042,S1116)
	S1118= IR_MEM.Out=>FU.IR_MEM                                Premise(F794)
	S1119= FU.IR_MEM={0,rs,rt,code,49}                          Path(S1048,S1118)
	S1120= IR_WB.Out=>FU.IR_WB                                  Premise(F795)
	S1121= FU.IR_WB={0,rs,rt,code,49}                           Path(S1054,S1120)
	S1122= FU.InDMMU2_WReg=5'b00000                             Premise(F796)
	S1123= GPR.Rdata1=>FU.InID1                                 Premise(F797)
	S1124= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F798)
	S1125= FU.InID1_RReg=rs                                     Path(S1044,S1124)
	S1126= GPR.Rdata2=>FU.InID2                                 Premise(F799)
	S1127= IR_ID.Out20_16=>FU.InID2_RReg                        Premise(F800)
	S1128= FU.InID2_RReg=rt                                     Path(S1045,S1127)
	S1129= IR_ID.Out25_21=>GPR.RReg1                            Premise(F801)
	S1130= GPR.RReg1=rs                                         Path(S1044,S1129)
	S1131= GPR.Rdata1=a                                         GPR-Read(S1130,S993)
	S1132= FU.InID1=a                                           Path(S1131,S1123)
	S1133= FU.OutID1=FU(a)                                      FU-Forward(S1132)
	S1134= A_EX.In=FU(a)                                        Path(S1133,S1063)
	S1135= IR_ID.Out20_16=>GPR.RReg2                            Premise(F802)
	S1136= GPR.RReg2=rt                                         Path(S1045,S1135)
	S1137= GPR.Rdata2=b                                         GPR-Read(S1136,S994)
	S1138= FU.InID2=b                                           Path(S1137,S1126)
	S1139= FU.OutID2=FU(b)                                      FU-Forward(S1138)
	S1140= B_EX.In=FU(b)                                        Path(S1139,S1065)
	S1141= IMMU.Addr=>IAddrReg.In                               Premise(F803)
	S1142= PC.Out=>ICache.IEA                                   Premise(F804)
	S1143= ICache.Out=>ICacheReg.In                             Premise(F805)
	S1144= PC.Out=>IMMU.IEA                                     Premise(F806)
	S1145= CP0.ASID=>IMMU.PID                                   Premise(F807)
	S1146= IMMU.PID=pid                                         Path(S1010,S1145)
	S1147= IR_MEM.Out=>IR_DMMU1.In                              Premise(F808)
	S1148= IR_DMMU1.In={0,rs,rt,code,49}                        Path(S1048,S1147)
	S1149= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F809)
	S1150= IR_DMMU2.In={0,rs,rt,code,49}                        Path(S1024,S1149)
	S1151= IR_ID.Out=>IR_EX.In                                  Premise(F810)
	S1152= IR_EX.In={0,rs,rt,code,49}                           Path(S1042,S1151)
	S1153= ICache.Out=>IR_ID.In                                 Premise(F811)
	S1154= ICache.Out=>IR_IMMU.In                               Premise(F812)
	S1155= IR_EX.Out=>IR_MEM.In                                 Premise(F813)
	S1156= IR_MEM.In={0,rs,rt,code,49}                          Path(S1036,S1155)
	S1157= IR_DMMU2.Out=>IR_WB.In                               Premise(F814)
	S1158= IR_WB.In={0,rs,rt,code,49}                           Path(S1030,S1157)
	S1159= IR_MEM.Out=>IR_WB.In                                 Premise(F815)
	S1160= CU_MEM.TrapAddr=>PC.In                               Premise(F816)
	S1161= CP0.ASID=>PIDReg.In                                  Premise(F817)
	S1162= PIDReg.In=pid                                        Path(S1010,S1161)
	S1163= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F818)
	S1164= CU_DMMU1.IRFunc1=rt                                  Path(S1027,S1163)
	S1165= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F819)
	S1166= CU_DMMU1.IRFunc2=rs                                  Path(S1026,S1165)
	S1167= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F820)
	S1168= CU_DMMU1.Op=0                                        Path(S1025,S1167)
	S1169= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F821)
	S1170= CU_DMMU1.IRFunc=49                                   Path(S1029,S1169)
	S1171= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F822)
	S1172= CU_DMMU2.IRFunc1=rt                                  Path(S1033,S1171)
	S1173= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F823)
	S1174= CU_DMMU2.IRFunc2=rs                                  Path(S1032,S1173)
	S1175= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F824)
	S1176= CU_DMMU2.Op=0                                        Path(S1031,S1175)
	S1177= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F825)
	S1178= CU_DMMU2.IRFunc=49                                   Path(S1035,S1177)
	S1179= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F826)
	S1180= CU_EX.IRFunc1=rt                                     Path(S1039,S1179)
	S1181= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F827)
	S1182= CU_EX.IRFunc2=rs                                     Path(S1038,S1181)
	S1183= IR_EX.Out31_26=>CU_EX.Op                             Premise(F828)
	S1184= CU_EX.Op=0                                           Path(S1037,S1183)
	S1185= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F829)
	S1186= CU_EX.IRFunc=49                                      Path(S1041,S1185)
	S1187= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F830)
	S1188= CU_ID.IRFunc1=rt                                     Path(S1045,S1187)
	S1189= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F831)
	S1190= CU_ID.IRFunc2=rs                                     Path(S1044,S1189)
	S1191= IR_ID.Out31_26=>CU_ID.Op                             Premise(F832)
	S1192= CU_ID.Op=0                                           Path(S1043,S1191)
	S1193= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F833)
	S1194= CU_ID.IRFunc=49                                      Path(S1047,S1193)
	S1195= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F834)
	S1196= CU_MEM.IRFunc1=rt                                    Path(S1051,S1195)
	S1197= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F835)
	S1198= CU_MEM.IRFunc2=rs                                    Path(S1050,S1197)
	S1199= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F836)
	S1200= CU_MEM.Op=0                                          Path(S1049,S1199)
	S1201= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F837)
	S1202= CU_MEM.IRFunc=49                                     Path(S1053,S1201)
	S1203= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F838)
	S1204= CU_WB.IRFunc1=rt                                     Path(S1057,S1203)
	S1205= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F839)
	S1206= CU_WB.IRFunc2=rs                                     Path(S1056,S1205)
	S1207= IR_WB.Out31_26=>CU_WB.Op                             Premise(F840)
	S1208= CU_WB.Op=0                                           Path(S1055,S1207)
	S1209= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F841)
	S1210= CU_WB.IRFunc=49                                      Path(S1059,S1209)
	S1211= CtrlA_EX=0                                           Premise(F842)
	S1212= [A_EX]=FU(a)                                         A_EX-Hold(S951,S1211)
	S1213= CtrlA_MEM=0                                          Premise(F843)
	S1214= CtrlA_WB=0                                           Premise(F844)
	S1215= CtrlB_EX=0                                           Premise(F845)
	S1216= [B_EX]=FU(b)                                         B_EX-Hold(S955,S1215)
	S1217= CtrlB_MEM=0                                          Premise(F846)
	S1218= CtrlB_WB=0                                           Premise(F847)
	S1219= CtrlPC=0                                             Premise(F848)
	S1220= CtrlPCInc=0                                          Premise(F849)
	S1221= PC[CIA]=addr                                         PC-Hold(S960,S1220)
	S1222= CtrlASIDIn=0                                         Premise(F850)
	S1223= CtrlCP0=0                                            Premise(F851)
	S1224= CP0[ASID]=pid                                        CP0-Hold(S963,S1223)
	S1225= CP0[EPC]=addr+4                                      CP0-Hold(S964,S1223)
	S1226= CP0[ExCode]=5'h0d                                    CP0-Hold(S965,S1223)
	S1227= CtrlEPCIn=0                                          Premise(F852)
	S1228= CtrlExCodeIn=0                                       Premise(F853)
	S1229= CtrlICache=0                                         Premise(F854)
	S1230= ICache[addr]={0,rs,rt,code,49}                       ICache-Hold(S969,S1229)
	S1231= CtrlIMMU=0                                           Premise(F855)
	S1232= CtrlConditionReg_MEM=0                               Premise(F856)
	S1233= [ConditionReg_MEM]=CompareU(FU(a),FU(b))             ConditionReg_MEM-Hold(S972,S1232)
	S1234= CtrlConditionReg_DMMU1=0                             Premise(F857)
	S1235= [ConditionReg_DMMU1]=CompareU(FU(a),FU(b))           ConditionReg_DMMU1-Hold(S974,S1234)
	S1236= CtrlConditionReg_DMMU2=0                             Premise(F858)
	S1237= [ConditionReg_DMMU2]=CompareU(FU(a),FU(b))           ConditionReg_DMMU2-Hold(S976,S1236)
	S1238= CtrlConditionReg_WB=1                                Premise(F859)
	S1239= [ConditionReg_WB]=CompareU(FU(a),FU(b))              ConditionReg_WB-Write(S1106,S1238)
	S1240= CtrlIR_DMMU1=0                                       Premise(F860)
	S1241= [IR_DMMU1]={0,rs,rt,code,49}                         IR_DMMU1-Hold(S980,S1240)
	S1242= CtrlIR_DMMU2=0                                       Premise(F861)
	S1243= [IR_DMMU2]={0,rs,rt,code,49}                         IR_DMMU2-Hold(S982,S1242)
	S1244= CtrlIR_EX=0                                          Premise(F862)
	S1245= [IR_EX]={0,rs,rt,code,49}                            IR_EX-Hold(S984,S1244)
	S1246= CtrlIR_ID=0                                          Premise(F863)
	S1247= [IR_ID]={0,rs,rt,code,49}                            IR_ID-Hold(S986,S1246)
	S1248= CtrlIR_IMMU=0                                        Premise(F864)
	S1249= CtrlIR_MEM=0                                         Premise(F865)
	S1250= [IR_MEM]={0,rs,rt,code,49}                           IR_MEM-Hold(S989,S1249)
	S1251= CtrlIR_WB=1                                          Premise(F866)
	S1252= [IR_WB]={0,rs,rt,code,49}                            IR_WB-Write(S1158,S1251)
	S1253= CtrlGPR=0                                            Premise(F867)
	S1254= GPR[rs]=a                                            GPR-Hold(S993,S1253)
	S1255= GPR[rt]=b                                            GPR-Hold(S994,S1253)
	S1256= CtrlIAddrReg=0                                       Premise(F868)
	S1257= CtrlIMem=0                                           Premise(F869)
	S1258= IMem[{pid,addr}]={0,rs,rt,code,49}                   IMem-Hold(S997,S1257)
	S1259= CtrlICacheReg=0                                      Premise(F870)
	S1260= CtrlIRMux=0                                          Premise(F871)
	S1261= CtrlPIDReg=0                                         Premise(F872)
	S1262= [PIDReg]=pid                                         PIDReg-Hold(S1001,S1261)

WB	S1263= A_EX.Out=FU(a)                                       A_EX-Out(S1212)
	S1264= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S1212)
	S1265= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S1212)
	S1266= B_EX.Out=FU(b)                                       B_EX-Out(S1216)
	S1267= B_EX.Out1_0={FU(b)}[1:0]                             B_EX-Out(S1216)
	S1268= B_EX.Out4_0={FU(b)}[4:0]                             B_EX-Out(S1216)
	S1269= PC.CIA=addr                                          PC-Out(S1221)
	S1270= PC.CIA31_28=addr[31:28]                              PC-Out(S1221)
	S1271= CP0.ASID=pid                                         CP0-Read-ASID(S1224)
	S1272= CP0.EPC=addr+4                                       CP0-Read-EPC(S1225)
	S1273= ConditionReg_MEM.Out=CompareU(FU(a),FU(b))           ConditionReg_MEM-Out(S1233)
	S1274= ConditionReg_MEM.Out1_0={CompareU(FU(a),FU(b))}[1:0] ConditionReg_MEM-Out(S1233)
	S1275= ConditionReg_MEM.Out4_0={CompareU(FU(a),FU(b))}[4:0] ConditionReg_MEM-Out(S1233)
	S1276= ConditionReg_DMMU1.Out=CompareU(FU(a),FU(b))         ConditionReg_DMMU1-Out(S1235)
	S1277= ConditionReg_DMMU1.Out1_0={CompareU(FU(a),FU(b))}[1:0]ConditionReg_DMMU1-Out(S1235)
	S1278= ConditionReg_DMMU1.Out4_0={CompareU(FU(a),FU(b))}[4:0]ConditionReg_DMMU1-Out(S1235)
	S1279= ConditionReg_DMMU2.Out=CompareU(FU(a),FU(b))         ConditionReg_DMMU2-Out(S1237)
	S1280= ConditionReg_DMMU2.Out1_0={CompareU(FU(a),FU(b))}[1:0]ConditionReg_DMMU2-Out(S1237)
	S1281= ConditionReg_DMMU2.Out4_0={CompareU(FU(a),FU(b))}[4:0]ConditionReg_DMMU2-Out(S1237)
	S1282= ConditionReg_WB.Out=CompareU(FU(a),FU(b))            ConditionReg_WB-Out(S1239)
	S1283= ConditionReg_WB.Out1_0={CompareU(FU(a),FU(b))}[1:0]  ConditionReg_WB-Out(S1239)
	S1284= ConditionReg_WB.Out4_0={CompareU(FU(a),FU(b))}[4:0]  ConditionReg_WB-Out(S1239)
	S1285= IR_DMMU1.Out={0,rs,rt,code,49}                       IR_DMMU1-Out(S1241)
	S1286= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S1241)
	S1287= IR_DMMU1.Out25_21=rs                                 IR_DMMU1-Out(S1241)
	S1288= IR_DMMU1.Out20_16=rt                                 IR_DMMU1-Out(S1241)
	S1289= IR_DMMU1.Out15_6=code                                IR_DMMU1-Out(S1241)
	S1290= IR_DMMU1.Out5_0=49                                   IR_DMMU1-Out(S1241)
	S1291= IR_DMMU2.Out={0,rs,rt,code,49}                       IR_DMMU2-Out(S1243)
	S1292= IR_DMMU2.Out31_26=0                                  IR_DMMU2-Out(S1243)
	S1293= IR_DMMU2.Out25_21=rs                                 IR_DMMU2-Out(S1243)
	S1294= IR_DMMU2.Out20_16=rt                                 IR_DMMU2-Out(S1243)
	S1295= IR_DMMU2.Out15_6=code                                IR_DMMU2-Out(S1243)
	S1296= IR_DMMU2.Out5_0=49                                   IR_DMMU2-Out(S1243)
	S1297= IR_EX.Out={0,rs,rt,code,49}                          IR_EX-Out(S1245)
	S1298= IR_EX.Out31_26=0                                     IR_EX-Out(S1245)
	S1299= IR_EX.Out25_21=rs                                    IR_EX-Out(S1245)
	S1300= IR_EX.Out20_16=rt                                    IR_EX-Out(S1245)
	S1301= IR_EX.Out15_6=code                                   IR_EX-Out(S1245)
	S1302= IR_EX.Out5_0=49                                      IR_EX-Out(S1245)
	S1303= IR_ID.Out={0,rs,rt,code,49}                          IR-Out(S1247)
	S1304= IR_ID.Out31_26=0                                     IR-Out(S1247)
	S1305= IR_ID.Out25_21=rs                                    IR-Out(S1247)
	S1306= IR_ID.Out20_16=rt                                    IR-Out(S1247)
	S1307= IR_ID.Out15_6=code                                   IR-Out(S1247)
	S1308= IR_ID.Out5_0=49                                      IR-Out(S1247)
	S1309= IR_MEM.Out={0,rs,rt,code,49}                         IR_MEM-Out(S1250)
	S1310= IR_MEM.Out31_26=0                                    IR_MEM-Out(S1250)
	S1311= IR_MEM.Out25_21=rs                                   IR_MEM-Out(S1250)
	S1312= IR_MEM.Out20_16=rt                                   IR_MEM-Out(S1250)
	S1313= IR_MEM.Out15_6=code                                  IR_MEM-Out(S1250)
	S1314= IR_MEM.Out5_0=49                                     IR_MEM-Out(S1250)
	S1315= IR_WB.Out={0,rs,rt,code,49}                          IR-Out(S1252)
	S1316= IR_WB.Out31_26=0                                     IR-Out(S1252)
	S1317= IR_WB.Out25_21=rs                                    IR-Out(S1252)
	S1318= IR_WB.Out20_16=rt                                    IR-Out(S1252)
	S1319= IR_WB.Out15_6=code                                   IR-Out(S1252)
	S1320= IR_WB.Out5_0=49                                      IR-Out(S1252)
	S1321= PIDReg.Out=pid                                       PIDReg-Out(S1262)
	S1322= PIDReg.Out1_0={pid}[1:0]                             PIDReg-Out(S1262)
	S1323= PIDReg.Out4_0={pid}[4:0]                             PIDReg-Out(S1262)
	S1324= FU.OutID1=>A_EX.In                                   Premise(F873)
	S1325= A_MEM.Out=>A_WB.In                                   Premise(F874)
	S1326= FU.OutID2=>B_EX.In                                   Premise(F875)
	S1327= B_MEM.Out=>B_WB.In                                   Premise(F876)
	S1328= A_EX.Out=>CMPU.A                                     Premise(F877)
	S1329= CMPU.A=FU(a)                                         Path(S1263,S1328)
	S1330= B_EX.Out=>CMPU.B                                     Premise(F878)
	S1331= CMPU.B=FU(b)                                         Path(S1266,S1330)
	S1332= PC.Out=>CP0.EPCIn                                    Premise(F879)
	S1333= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F880)
	S1334= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F881)
	S1335= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F882)
	S1336= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F883)
	S1337= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F884)
	S1338= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F885)
	S1339= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F886)
	S1340= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F887)
	S1341= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F888)
	S1342= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F889)
	S1343= FU.Bub_ID=>CU_ID.Bub                                 Premise(F890)
	S1344= FU.Halt_ID=>CU_ID.Halt                               Premise(F891)
	S1345= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F892)
	S1346= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F893)
	S1347= FU.Bub_IF=>CU_IF.Bub                                 Premise(F894)
	S1348= FU.Halt_IF=>CU_IF.Halt                               Premise(F895)
	S1349= ICache.Hit=>CU_IF.ICacheHit                          Premise(F896)
	S1350= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F897)
	S1351= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F898)
	S1352= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F899)
	S1353= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F900)
	S1354= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F901)
	S1355= ConditionReg_MEM.Out=>CU_MEM.lt                      Premise(F902)
	S1356= CU_MEM.lt=CompareU(FU(a),FU(b))                      Path(S1273,S1355)
	S1357= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F903)
	S1358= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F904)
	S1359= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F905)
	S1360= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F906)
	S1361= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In          Premise(F907)
	S1362= ConditionReg_DMMU1.In=CompareU(FU(a),FU(b))          Path(S1273,S1361)
	S1363= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In        Premise(F908)
	S1364= ConditionReg_DMMU2.In=CompareU(FU(a),FU(b))          Path(S1276,S1363)
	S1365= CMPU.lt=>ConditionReg_MEM.In                         Premise(F909)
	S1366= ConditionReg_DMMU2.Out=>ConditionReg_WB.In           Premise(F910)
	S1367= ConditionReg_WB.In=CompareU(FU(a),FU(b))             Path(S1279,S1366)
	S1368= ConditionReg_MEM.Out=>ConditionReg_WB.In             Premise(F911)
	S1369= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F912)
	S1370= ICache.Hit=>FU.ICacheHit                             Premise(F913)
	S1371= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F914)
	S1372= FU.IR_DMMU1={0,rs,rt,code,49}                        Path(S1285,S1371)
	S1373= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F915)
	S1374= FU.IR_DMMU2={0,rs,rt,code,49}                        Path(S1291,S1373)
	S1375= IR_EX.Out=>FU.IR_EX                                  Premise(F916)
	S1376= FU.IR_EX={0,rs,rt,code,49}                           Path(S1297,S1375)
	S1377= IR_ID.Out=>FU.IR_ID                                  Premise(F917)
	S1378= FU.IR_ID={0,rs,rt,code,49}                           Path(S1303,S1377)
	S1379= IR_MEM.Out=>FU.IR_MEM                                Premise(F918)
	S1380= FU.IR_MEM={0,rs,rt,code,49}                          Path(S1309,S1379)
	S1381= IR_WB.Out=>FU.IR_WB                                  Premise(F919)
	S1382= FU.IR_WB={0,rs,rt,code,49}                           Path(S1315,S1381)
	S1383= GPR.Rdata1=>FU.InID1                                 Premise(F920)
	S1384= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F921)
	S1385= FU.InID1_RReg=rs                                     Path(S1305,S1384)
	S1386= GPR.Rdata2=>FU.InID2                                 Premise(F922)
	S1387= IR_ID.Out20_16=>FU.InID2_RReg                        Premise(F923)
	S1388= FU.InID2_RReg=rt                                     Path(S1306,S1387)
	S1389= FU.InWB_WReg=5'b00000                                Premise(F924)
	S1390= IR_ID.Out25_21=>GPR.RReg1                            Premise(F925)
	S1391= GPR.RReg1=rs                                         Path(S1305,S1390)
	S1392= GPR.Rdata1=a                                         GPR-Read(S1391,S1254)
	S1393= FU.InID1=a                                           Path(S1392,S1383)
	S1394= FU.OutID1=FU(a)                                      FU-Forward(S1393)
	S1395= A_EX.In=FU(a)                                        Path(S1394,S1324)
	S1396= IR_ID.Out20_16=>GPR.RReg2                            Premise(F926)
	S1397= GPR.RReg2=rt                                         Path(S1306,S1396)
	S1398= GPR.Rdata2=b                                         GPR-Read(S1397,S1255)
	S1399= FU.InID2=b                                           Path(S1398,S1386)
	S1400= FU.OutID2=FU(b)                                      FU-Forward(S1399)
	S1401= B_EX.In=FU(b)                                        Path(S1400,S1326)
	S1402= IMMU.Addr=>IAddrReg.In                               Premise(F927)
	S1403= PC.Out=>ICache.IEA                                   Premise(F928)
	S1404= ICache.Out=>ICacheReg.In                             Premise(F929)
	S1405= PC.Out=>IMMU.IEA                                     Premise(F930)
	S1406= CP0.ASID=>IMMU.PID                                   Premise(F931)
	S1407= IMMU.PID=pid                                         Path(S1271,S1406)
	S1408= IR_MEM.Out=>IR_DMMU1.In                              Premise(F932)
	S1409= IR_DMMU1.In={0,rs,rt,code,49}                        Path(S1309,S1408)
	S1410= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F933)
	S1411= IR_DMMU2.In={0,rs,rt,code,49}                        Path(S1285,S1410)
	S1412= IR_ID.Out=>IR_EX.In                                  Premise(F934)
	S1413= IR_EX.In={0,rs,rt,code,49}                           Path(S1303,S1412)
	S1414= ICache.Out=>IR_ID.In                                 Premise(F935)
	S1415= ICache.Out=>IR_IMMU.In                               Premise(F936)
	S1416= IR_EX.Out=>IR_MEM.In                                 Premise(F937)
	S1417= IR_MEM.In={0,rs,rt,code,49}                          Path(S1297,S1416)
	S1418= IR_DMMU2.Out=>IR_WB.In                               Premise(F938)
	S1419= IR_WB.In={0,rs,rt,code,49}                           Path(S1291,S1418)
	S1420= IR_MEM.Out=>IR_WB.In                                 Premise(F939)
	S1421= CU_MEM.TrapAddr=>PC.In                               Premise(F940)
	S1422= CP0.ASID=>PIDReg.In                                  Premise(F941)
	S1423= PIDReg.In=pid                                        Path(S1271,S1422)
	S1424= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F942)
	S1425= CU_DMMU1.IRFunc1=rt                                  Path(S1288,S1424)
	S1426= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F943)
	S1427= CU_DMMU1.IRFunc2=rs                                  Path(S1287,S1426)
	S1428= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F944)
	S1429= CU_DMMU1.Op=0                                        Path(S1286,S1428)
	S1430= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F945)
	S1431= CU_DMMU1.IRFunc=49                                   Path(S1290,S1430)
	S1432= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F946)
	S1433= CU_DMMU2.IRFunc1=rt                                  Path(S1294,S1432)
	S1434= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F947)
	S1435= CU_DMMU2.IRFunc2=rs                                  Path(S1293,S1434)
	S1436= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F948)
	S1437= CU_DMMU2.Op=0                                        Path(S1292,S1436)
	S1438= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F949)
	S1439= CU_DMMU2.IRFunc=49                                   Path(S1296,S1438)
	S1440= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F950)
	S1441= CU_EX.IRFunc1=rt                                     Path(S1300,S1440)
	S1442= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F951)
	S1443= CU_EX.IRFunc2=rs                                     Path(S1299,S1442)
	S1444= IR_EX.Out31_26=>CU_EX.Op                             Premise(F952)
	S1445= CU_EX.Op=0                                           Path(S1298,S1444)
	S1446= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F953)
	S1447= CU_EX.IRFunc=49                                      Path(S1302,S1446)
	S1448= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F954)
	S1449= CU_ID.IRFunc1=rt                                     Path(S1306,S1448)
	S1450= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F955)
	S1451= CU_ID.IRFunc2=rs                                     Path(S1305,S1450)
	S1452= IR_ID.Out31_26=>CU_ID.Op                             Premise(F956)
	S1453= CU_ID.Op=0                                           Path(S1304,S1452)
	S1454= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F957)
	S1455= CU_ID.IRFunc=49                                      Path(S1308,S1454)
	S1456= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F958)
	S1457= CU_MEM.IRFunc1=rt                                    Path(S1312,S1456)
	S1458= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F959)
	S1459= CU_MEM.IRFunc2=rs                                    Path(S1311,S1458)
	S1460= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F960)
	S1461= CU_MEM.Op=0                                          Path(S1310,S1460)
	S1462= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F961)
	S1463= CU_MEM.IRFunc=49                                     Path(S1314,S1462)
	S1464= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F962)
	S1465= CU_WB.IRFunc1=rt                                     Path(S1318,S1464)
	S1466= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F963)
	S1467= CU_WB.IRFunc2=rs                                     Path(S1317,S1466)
	S1468= IR_WB.Out31_26=>CU_WB.Op                             Premise(F964)
	S1469= CU_WB.Op=0                                           Path(S1316,S1468)
	S1470= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F965)
	S1471= CU_WB.IRFunc=49                                      Path(S1320,S1470)
	S1472= CtrlA_EX=0                                           Premise(F966)
	S1473= [A_EX]=FU(a)                                         A_EX-Hold(S1212,S1472)
	S1474= CtrlA_MEM=0                                          Premise(F967)
	S1475= CtrlA_WB=0                                           Premise(F968)
	S1476= CtrlB_EX=0                                           Premise(F969)
	S1477= [B_EX]=FU(b)                                         B_EX-Hold(S1216,S1476)
	S1478= CtrlB_MEM=0                                          Premise(F970)
	S1479= CtrlB_WB=0                                           Premise(F971)
	S1480= CtrlPC=0                                             Premise(F972)
	S1481= CtrlPCInc=0                                          Premise(F973)
	S1482= PC[CIA]=addr                                         PC-Hold(S1221,S1481)
	S1483= CtrlASIDIn=0                                         Premise(F974)
	S1484= CtrlCP0=0                                            Premise(F975)
	S1485= CP0[ASID]=pid                                        CP0-Hold(S1224,S1484)
	S1486= CP0[EPC]=addr+4                                      CP0-Hold(S1225,S1484)
	S1487= CP0[ExCode]=5'h0d                                    CP0-Hold(S1226,S1484)
	S1488= CtrlEPCIn=0                                          Premise(F976)
	S1489= CtrlExCodeIn=0                                       Premise(F977)
	S1490= CtrlICache=0                                         Premise(F978)
	S1491= ICache[addr]={0,rs,rt,code,49}                       ICache-Hold(S1230,S1490)
	S1492= CtrlIMMU=0                                           Premise(F979)
	S1493= CtrlConditionReg_MEM=0                               Premise(F980)
	S1494= [ConditionReg_MEM]=CompareU(FU(a),FU(b))             ConditionReg_MEM-Hold(S1233,S1493)
	S1495= CtrlConditionReg_DMMU1=0                             Premise(F981)
	S1496= [ConditionReg_DMMU1]=CompareU(FU(a),FU(b))           ConditionReg_DMMU1-Hold(S1235,S1495)
	S1497= CtrlConditionReg_DMMU2=0                             Premise(F982)
	S1498= [ConditionReg_DMMU2]=CompareU(FU(a),FU(b))           ConditionReg_DMMU2-Hold(S1237,S1497)
	S1499= CtrlConditionReg_WB=0                                Premise(F983)
	S1500= [ConditionReg_WB]=CompareU(FU(a),FU(b))              ConditionReg_WB-Hold(S1239,S1499)
	S1501= CtrlIR_DMMU1=0                                       Premise(F984)
	S1502= [IR_DMMU1]={0,rs,rt,code,49}                         IR_DMMU1-Hold(S1241,S1501)
	S1503= CtrlIR_DMMU2=0                                       Premise(F985)
	S1504= [IR_DMMU2]={0,rs,rt,code,49}                         IR_DMMU2-Hold(S1243,S1503)
	S1505= CtrlIR_EX=0                                          Premise(F986)
	S1506= [IR_EX]={0,rs,rt,code,49}                            IR_EX-Hold(S1245,S1505)
	S1507= CtrlIR_ID=0                                          Premise(F987)
	S1508= [IR_ID]={0,rs,rt,code,49}                            IR_ID-Hold(S1247,S1507)
	S1509= CtrlIR_IMMU=0                                        Premise(F988)
	S1510= CtrlIR_MEM=0                                         Premise(F989)
	S1511= [IR_MEM]={0,rs,rt,code,49}                           IR_MEM-Hold(S1250,S1510)
	S1512= CtrlIR_WB=0                                          Premise(F990)
	S1513= [IR_WB]={0,rs,rt,code,49}                            IR_WB-Hold(S1252,S1512)
	S1514= CtrlGPR=0                                            Premise(F991)
	S1515= GPR[rs]=a                                            GPR-Hold(S1254,S1514)
	S1516= GPR[rt]=b                                            GPR-Hold(S1255,S1514)
	S1517= CtrlIAddrReg=0                                       Premise(F992)
	S1518= CtrlIMem=0                                           Premise(F993)
	S1519= IMem[{pid,addr}]={0,rs,rt,code,49}                   IMem-Hold(S1258,S1518)
	S1520= CtrlICacheReg=0                                      Premise(F994)
	S1521= CtrlIRMux=0                                          Premise(F995)
	S1522= CtrlPIDReg=0                                         Premise(F996)
	S1523= [PIDReg]=pid                                         PIDReg-Hold(S1262,S1522)

POST	S1473= [A_EX]=FU(a)                                         A_EX-Hold(S1212,S1472)
	S1477= [B_EX]=FU(b)                                         B_EX-Hold(S1216,S1476)
	S1482= PC[CIA]=addr                                         PC-Hold(S1221,S1481)
	S1485= CP0[ASID]=pid                                        CP0-Hold(S1224,S1484)
	S1486= CP0[EPC]=addr+4                                      CP0-Hold(S1225,S1484)
	S1487= CP0[ExCode]=5'h0d                                    CP0-Hold(S1226,S1484)
	S1491= ICache[addr]={0,rs,rt,code,49}                       ICache-Hold(S1230,S1490)
	S1494= [ConditionReg_MEM]=CompareU(FU(a),FU(b))             ConditionReg_MEM-Hold(S1233,S1493)
	S1496= [ConditionReg_DMMU1]=CompareU(FU(a),FU(b))           ConditionReg_DMMU1-Hold(S1235,S1495)
	S1498= [ConditionReg_DMMU2]=CompareU(FU(a),FU(b))           ConditionReg_DMMU2-Hold(S1237,S1497)
	S1500= [ConditionReg_WB]=CompareU(FU(a),FU(b))              ConditionReg_WB-Hold(S1239,S1499)
	S1502= [IR_DMMU1]={0,rs,rt,code,49}                         IR_DMMU1-Hold(S1241,S1501)
	S1504= [IR_DMMU2]={0,rs,rt,code,49}                         IR_DMMU2-Hold(S1243,S1503)
	S1506= [IR_EX]={0,rs,rt,code,49}                            IR_EX-Hold(S1245,S1505)
	S1508= [IR_ID]={0,rs,rt,code,49}                            IR_ID-Hold(S1247,S1507)
	S1511= [IR_MEM]={0,rs,rt,code,49}                           IR_MEM-Hold(S1250,S1510)
	S1513= [IR_WB]={0,rs,rt,code,49}                            IR_WB-Hold(S1252,S1512)
	S1515= GPR[rs]=a                                            GPR-Hold(S1254,S1514)
	S1516= GPR[rt]=b                                            GPR-Hold(S1255,S1514)
	S1519= IMem[{pid,addr}]={0,rs,rt,code,49}                   IMem-Hold(S1258,S1518)
	S1523= [PIDReg]=pid                                         PIDReg-Hold(S1262,S1522)

