|test_VGA
clk => clk50M.IN2
rst => rst.IN1
dat[0] => dat[0].IN1
dat[1] => dat[1].IN1
dat[2] => dat[2].IN1
dat[3] => dat[3].IN1
dat[4] => dat[4].IN1
dat[5] => dat[5].IN1
dat[6] => dat[6].IN1
dat[7] => dat[7].IN1
vsync => vsync.IN1
pclk => pclk.IN2
href => href.IN1
pwdn << <GND>
xclk << clk50to24:clk24.c0
resetcam << rst.DB_MAX_OUTPUT_PORT_TYPE
VGA_Hsync_n << VGA_Driver640x480:VGA640x480.Hsync_n
VGA_Vsync_n << VGA_Driver640x480:VGA640x480.Vsync_n
VGA_R << VGA_Driver640x480:VGA640x480.pixelOut
VGA_G << VGA_Driver640x480:VGA640x480.pixelOut
VGA_B << VGA_Driver640x480:VGA640x480.pixelOut
clkout << <GND>
FILTER[0] => FILTER[0].IN1
FILTER[1] => FILTER[1].IN1
FILTER[2] => FILTER[2].IN1
FILTER[3] => FILTER[3].IN1
FILTER[4] => FILTER[4].IN1
FILTER[5] => FILTER[5].IN1
FILTER[6] => FILTER[6].IN1
FILTER[7] => FILTER[7].IN1


|test_VGA|clk50to31:clk31
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|test_VGA|clk50to31:clk31|altpll:altpll_component
inclk[0] => clk50to31_altpll1:auto_generated.inclk[0]
inclk[1] => clk50to31_altpll1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|test_VGA|clk50to31:clk31|altpll:altpll_component|clk50to31_altpll1:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|test_VGA|clk50to24:clk24
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|test_VGA|clk50to24:clk24|altpll:altpll_component
inclk[0] => clk50to24_altpll:auto_generated.inclk[0]
inclk[1] => clk50to24_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|test_VGA|clk50to24:clk24|altpll:altpll_component|clk50to24_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|test_VGA|buffer_ram_dp:DP_RAM
clk_w => ram.we_a.CLK
clk_w => ram.waddr_a[14].CLK
clk_w => ram.waddr_a[13].CLK
clk_w => ram.waddr_a[12].CLK
clk_w => ram.waddr_a[11].CLK
clk_w => ram.waddr_a[10].CLK
clk_w => ram.waddr_a[9].CLK
clk_w => ram.waddr_a[8].CLK
clk_w => ram.waddr_a[7].CLK
clk_w => ram.waddr_a[6].CLK
clk_w => ram.waddr_a[5].CLK
clk_w => ram.waddr_a[4].CLK
clk_w => ram.waddr_a[3].CLK
clk_w => ram.waddr_a[2].CLK
clk_w => ram.waddr_a[1].CLK
clk_w => ram.waddr_a[0].CLK
clk_w => ram.data_a[2].CLK
clk_w => ram.data_a[1].CLK
clk_w => ram.data_a[0].CLK
clk_w => ram.CLK0
addr_in[0] => ram.waddr_a[0].DATAIN
addr_in[0] => ram.WADDR
addr_in[1] => ram.waddr_a[1].DATAIN
addr_in[1] => ram.WADDR1
addr_in[2] => ram.waddr_a[2].DATAIN
addr_in[2] => ram.WADDR2
addr_in[3] => ram.waddr_a[3].DATAIN
addr_in[3] => ram.WADDR3
addr_in[4] => ram.waddr_a[4].DATAIN
addr_in[4] => ram.WADDR4
addr_in[5] => ram.waddr_a[5].DATAIN
addr_in[5] => ram.WADDR5
addr_in[6] => ram.waddr_a[6].DATAIN
addr_in[6] => ram.WADDR6
addr_in[7] => ram.waddr_a[7].DATAIN
addr_in[7] => ram.WADDR7
addr_in[8] => ram.waddr_a[8].DATAIN
addr_in[8] => ram.WADDR8
addr_in[9] => ram.waddr_a[9].DATAIN
addr_in[9] => ram.WADDR9
addr_in[10] => ram.waddr_a[10].DATAIN
addr_in[10] => ram.WADDR10
addr_in[11] => ram.waddr_a[11].DATAIN
addr_in[11] => ram.WADDR11
addr_in[12] => ram.waddr_a[12].DATAIN
addr_in[12] => ram.WADDR12
addr_in[13] => ram.waddr_a[13].DATAIN
addr_in[13] => ram.WADDR13
addr_in[14] => ram.waddr_a[14].DATAIN
addr_in[14] => ram.WADDR14
data_in[0] => ram.data_a[0].DATAIN
data_in[0] => ram.DATAIN
data_in[1] => ram.data_a[1].DATAIN
data_in[1] => ram.DATAIN1
data_in[2] => ram.data_a[2].DATAIN
data_in[2] => ram.DATAIN2
regwrite => ram.we_a.DATAIN
regwrite => ram.WE
filter[0] => Decoder0.IN7
filter[1] => Decoder0.IN6
filter[2] => Decoder0.IN5
filter[3] => Decoder0.IN4
filter[4] => Decoder0.IN3
filter[5] => Decoder0.IN2
filter[6] => Decoder0.IN1
filter[7] => Decoder0.IN0
clk_r => data_out[0]~reg0.CLK
clk_r => data_out[1]~reg0.CLK
clk_r => data_out[2]~reg0.CLK
clk_r => data[0].CLK
clk_r => data[1].CLK
clk_r => data[2].CLK
addr_out[0] => ram.RADDR
addr_out[1] => ram.RADDR1
addr_out[2] => ram.RADDR2
addr_out[3] => ram.RADDR3
addr_out[4] => ram.RADDR4
addr_out[5] => ram.RADDR5
addr_out[6] => ram.RADDR6
addr_out[7] => ram.RADDR7
addr_out[8] => ram.RADDR8
addr_out[9] => ram.RADDR9
addr_out[10] => ram.RADDR10
addr_out[11] => ram.RADDR11
addr_out[12] => ram.RADDR12
addr_out[13] => ram.RADDR13
addr_out[14] => ram.RADDR14
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test_VGA|VGA_Driver640x480:VGA640x480
rst => countX.OUTPUTSELECT
rst => countX.OUTPUTSELECT
rst => countX.OUTPUTSELECT
rst => countX.OUTPUTSELECT
rst => countX.OUTPUTSELECT
rst => countX.OUTPUTSELECT
rst => countX.OUTPUTSELECT
rst => countX.OUTPUTSELECT
rst => countX.OUTPUTSELECT
rst => countX.OUTPUTSELECT
rst => countX.OUTPUTSELECT
rst => countY.OUTPUTSELECT
rst => countY.OUTPUTSELECT
rst => countY.OUTPUTSELECT
rst => countY.OUTPUTSELECT
rst => countY.OUTPUTSELECT
rst => countY.OUTPUTSELECT
rst => countY.OUTPUTSELECT
rst => countY.OUTPUTSELECT
rst => countY.OUTPUTSELECT
rst => countY.OUTPUTSELECT
rst => countY.OUTPUTSELECT
clk => countY[0].CLK
clk => countY[1].CLK
clk => countY[2].CLK
clk => countY[3].CLK
clk => countY[4].CLK
clk => countY[5].CLK
clk => countY[6].CLK
clk => countY[7].CLK
clk => countY[8].CLK
clk => countY[9].CLK
clk => countY[10].CLK
clk => countX[0].CLK
clk => countX[1].CLK
clk => countX[2].CLK
clk => countX[3].CLK
clk => countX[4].CLK
clk => countX[5].CLK
clk => countX[6].CLK
clk => countX[7].CLK
clk => countX[8].CLK
clk => countX[9].CLK
clk => countX[10].CLK
pixelIn[0] => pixelOut.DATAB
pixelIn[1] => pixelOut.DATAB
pixelIn[2] => pixelOut.DATAB
pixelOut[0] <= pixelOut.DB_MAX_OUTPUT_PORT_TYPE
pixelOut[1] <= pixelOut.DB_MAX_OUTPUT_PORT_TYPE
pixelOut[2] <= pixelOut.DB_MAX_OUTPUT_PORT_TYPE
Hsync_n <= Hsync_n.DB_MAX_OUTPUT_PORT_TYPE
Vsync_n <= Vsync_n.DB_MAX_OUTPUT_PORT_TYPE
posX[0] <= countX[0].DB_MAX_OUTPUT_PORT_TYPE
posX[1] <= countX[1].DB_MAX_OUTPUT_PORT_TYPE
posX[2] <= countX[2].DB_MAX_OUTPUT_PORT_TYPE
posX[3] <= countX[3].DB_MAX_OUTPUT_PORT_TYPE
posX[4] <= countX[4].DB_MAX_OUTPUT_PORT_TYPE
posX[5] <= countX[5].DB_MAX_OUTPUT_PORT_TYPE
posX[6] <= countX[6].DB_MAX_OUTPUT_PORT_TYPE
posX[7] <= countX[7].DB_MAX_OUTPUT_PORT_TYPE
posX[8] <= countX[8].DB_MAX_OUTPUT_PORT_TYPE
posX[9] <= countX[9].DB_MAX_OUTPUT_PORT_TYPE
posX[10] <= countX[10].DB_MAX_OUTPUT_PORT_TYPE
posY[0] <= countY[0].DB_MAX_OUTPUT_PORT_TYPE
posY[1] <= countY[1].DB_MAX_OUTPUT_PORT_TYPE
posY[2] <= countY[2].DB_MAX_OUTPUT_PORT_TYPE
posY[3] <= countY[3].DB_MAX_OUTPUT_PORT_TYPE
posY[4] <= countY[4].DB_MAX_OUTPUT_PORT_TYPE
posY[5] <= countY[5].DB_MAX_OUTPUT_PORT_TYPE
posY[6] <= countY[6].DB_MAX_OUTPUT_PORT_TYPE
posY[7] <= countY[7].DB_MAX_OUTPUT_PORT_TYPE
posY[8] <= countY[8].DB_MAX_OUTPUT_PORT_TYPE
posY[9] <= countY[9].DB_MAX_OUTPUT_PORT_TYPE
posY[10] <= countY[10].DB_MAX_OUTPUT_PORT_TYPE


|test_VGA|FSM_data:datos
D[0] => LessThan0.IN8
D[1] => LessThan0.IN7
D[2] => LessThan0.IN6
D[3] => LessThan0.IN5
D[4] => LessThan1.IN8
D[5] => LessThan1.IN7
D[6] => LessThan1.IN6
D[7] => LessThan1.IN5
VSYNC => vsync_antes.DATAA
VSYNC => always0.IN1
VSYNC => always0.IN0
VSYNC => always0.IN1
PCLK => mem_px_data[0]~reg0.CLK
PCLK => mem_px_data[1]~reg0.CLK
PCLK => mem_px_data[2]~reg0.CLK
PCLK => px_wr~reg0.CLK
PCLK => vsync_antes.CLK
PCLK => mem_px_addr[0]~reg0.CLK
PCLK => mem_px_addr[1]~reg0.CLK
PCLK => mem_px_addr[2]~reg0.CLK
PCLK => mem_px_addr[3]~reg0.CLK
PCLK => mem_px_addr[4]~reg0.CLK
PCLK => mem_px_addr[5]~reg0.CLK
PCLK => mem_px_addr[6]~reg0.CLK
PCLK => mem_px_addr[7]~reg0.CLK
PCLK => mem_px_addr[8]~reg0.CLK
PCLK => mem_px_addr[9]~reg0.CLK
PCLK => mem_px_addr[10]~reg0.CLK
PCLK => mem_px_addr[11]~reg0.CLK
PCLK => mem_px_addr[12]~reg0.CLK
PCLK => mem_px_addr[13]~reg0.CLK
PCLK => mem_px_addr[14]~reg0.CLK
PCLK => i.CLK
PCLK => estado~3.DATAIN
HREF => always0.IN1
rst => ~NO_FANOUT~
mem_px_addr[0] <= mem_px_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_px_addr[1] <= mem_px_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_px_addr[2] <= mem_px_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_px_addr[3] <= mem_px_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_px_addr[4] <= mem_px_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_px_addr[5] <= mem_px_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_px_addr[6] <= mem_px_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_px_addr[7] <= mem_px_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_px_addr[8] <= mem_px_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_px_addr[9] <= mem_px_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_px_addr[10] <= mem_px_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_px_addr[11] <= mem_px_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_px_addr[12] <= mem_px_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_px_addr[13] <= mem_px_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_px_addr[14] <= mem_px_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_px_data[0] <= mem_px_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_px_data[1] <= mem_px_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_px_data[2] <= mem_px_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
px_wr <= px_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE


