// Seed: 1887944842
`timescale 1ps / 1ps
`define pp_0 0
`timescale 1ps / 1ps
module module_0;
  assign id_0 = 1;
  generate
    reg id_1 = id_0;
    for (id_2 = 1; 1'b0; id_0 = id_1) begin : id_3
      string id_4 = "";
    end
  endgenerate
  reg id_5;
  always @(id_1 or negedge id_1 - id_2) begin
    if (id_1) id_1 <= id_5;
  end
endmodule
