# Netlist Viewer TCL File
set_family -name IGLOO2
top_module -name u8
addfile -view RTL -lib work -type VLOG -mode verilog_2k -name {E:/DAC/igloo/work/test.v}
addfile -view RTL -lib work -type VLOG -mode verilog_2k -name {E:/DAC/igloo/soc/sdio25/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v}
addfile -view RTL -lib work -type VLOG -mode verilog_2k -name {E:/DAC/igloo/soc/sdio25/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v}
addfile -view RTL -lib work -type VLOG -mode verilog_2k -name {E:/DAC/igloo/soc/sdio25/component/work/u8_sb/CCC_0/u8_sb_CCC_0_FCCC.v}
addfile -view RTL -lib work -type VLOG -mode verilog_2k -name {E:/DAC/igloo/soc/sdio25/component/Actel/SgCore/OSC/2.0.101/osc_comps.v}
addfile -view RTL -lib work -type VLOG -mode verilog_2k -name {E:/DAC/igloo/soc/sdio25/component/work/u8_sb/FABOSC_0/u8_sb_FABOSC_0_OSC.v}
addfile -view RTL -lib work -type VLOG -mode verilog_2k -name {E:/DAC/igloo/soc/sdio25/component/work/u8_sb_HPMS/u8_sb_HPMS_syn.v}
addfile -view RTL -lib work -type VLOG -mode verilog_2k -name {E:/DAC/igloo/soc/sdio25/component/work/u8_sb_HPMS/u8_sb_HPMS.v}
addfile -view RTL -lib COREAHBLITE_LIB -type VLOG -mode verilog_2k -name {E:/DAC/igloo/soc/sdio25/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavearbiter.v}
addfile -view RTL -lib COREAHBLITE_LIB -type VLOG -mode verilog_2k -name {E:/DAC/igloo/soc/sdio25/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavestage.v}
addfile -view RTL -lib COREAHBLITE_LIB -type VLOG -mode verilog_2k -name {E:/DAC/igloo/soc/sdio25/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_defaultslavesm.v}
addfile -view RTL -lib COREAHBLITE_LIB -type VLOG -mode verilog_2k -name {E:/DAC/igloo/soc/sdio25/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_addrdec.v}
addfile -view RTL -lib COREAHBLITE_LIB -type VLOG -mode verilog_2k -name {E:/DAC/igloo/soc/sdio25/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v}
addfile -view RTL -lib COREAHBLITE_LIB -type VLOG -mode verilog_2k -name {E:/DAC/igloo/soc/sdio25/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v}
addfile -view RTL -lib COREAHBLITE_LIB -type VLOG -mode verilog_2k -name {E:/DAC/igloo/soc/sdio25/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v}
addfile -view RTL -lib work -type VLOG -mode verilog_2k -name {E:/DAC/igloo/soc/sdio25/component/work/u8_sb/u8_sb.v}
addfile -view RTL -lib work -type VLOG -mode verilog_2k -name {E:/DAC/igloo/soc/sdio25/component/work/u8/u8.v}