#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f4583103c0 .scope module, "AsyncHandshake_tb" "AsyncHandshake_tb" 2 4;
 .timescale -9 -10;
P_0x55f458310540 .param/l "B" 0 2 5, +C4<00000000000000000000000000010000>;
P_0x55f458310580 .param/l "receiverclock" 0 2 7, +C4<00000000000000000000000000010001>;
P_0x55f4583105c0 .param/l "scenario" 0 2 6, +C4<00000000000000000000000000000100>;
v0x55f458331e80_0 .net "BusData", 15 0, L_0x55f4582ed5c0;  1 drivers
v0x55f458331f60_0 .var "GenData", 15 0;
v0x55f458332070_0 .net "OutData", 15 0, L_0x55f4582a4c80;  1 drivers
v0x55f458332160_0 .net "ack", 0 0, L_0x55f4582a4a60;  1 drivers
v0x55f458332250_0 .var "clkr", 0 0;
v0x55f458332340_0 .var "clks", 0 0;
v0x55f4583323e0_0 .net "enr", 0 0, v0x55f45832fad0_0;  1 drivers
v0x55f4583324d0_0 .net "ens", 0 0, v0x55f45832fbb0_0;  1 drivers
v0x55f4583325c0_0 .net "rqst", 0 0, L_0x55f4582ed4d0;  1 drivers
v0x55f4583326f0_0 .var "rst", 0 0;
S_0x55f458310610 .scope module, "reportcomm" "ReportComm" 2 17, 3 4 0, S_0x55f4583103c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "GenData"
    .port_info 1 /INPUT 16 "outData"
P_0x55f4582f39c0 .param/l "B" 0 3 5, +C4<00000000000000000000000000010000>;
v0x55f45830ec10_0 .net "GenData", 15 0, v0x55f458331f60_0;  1 drivers
v0x55f45830ecb0_0 .var/i "finp", 31 0;
v0x55f4583059d0_0 .var/i "fout", 31 0;
v0x55f4583085f0_0 .var "initi", 0 0;
v0x55f45830bb80_0 .var "inito", 0 0;
v0x55f45830bc80_0 .net "outData", 15 0, L_0x55f4582a4c80;  alias, 1 drivers
E_0x55f4582d9a40 .event edge, v0x55f45830bc80_0;
E_0x55f4582da100 .event edge, v0x55f45830ec10_0;
S_0x55f45832f860 .scope module, "scengen" "ScenarioGeneration" 2 16, 4 4 0, S_0x55f4583103c0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "ens"
    .port_info 1 /OUTPUT 1 "enr"
P_0x55f45832fa30 .param/l "scenario" 0 4 5, +C4<00000000000000000000000000000100>;
v0x55f45832fad0_0 .var "enr", 0 0;
v0x55f45832fbb0_0 .var "ens", 0 0;
S_0x55f45832fcd0 .scope module, "uutr" "AsyncReceiver" 2 20, 5 2 0, S_0x55f4583103c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rqst"
    .port_info 3 /INPUT 1 "en"
    .port_info 4 /INPUT 16 "BusData"
    .port_info 5 /OUTPUT 1 "ack"
    .port_info 6 /OUTPUT 16 "dout"
P_0x55f45832fed0 .param/l "ACK1" 1 5 12, +C4<00000000000000000000000000000000>;
P_0x55f45832ff10 .param/l "ACK2" 1 5 13, +C4<00000000000000000000000000000001>;
P_0x55f45832ff50 .param/l "B" 0 5 3, +C4<00000000000000000000000000010000>;
L_0x55f4582a4a60/d .functor BUFZ 1, v0x55f458330620_0, C4<0>, C4<0>, C4<0>;
L_0x55f4582a4a60 .delay 1 (20,20,20) L_0x55f4582a4a60/d;
L_0x55f4582a4c80/d .functor BUFZ 16, v0x55f4583307f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55f4582a4c80 .delay 16 (20,20,20) L_0x55f4582a4c80/d;
v0x55f4583302b0_0 .net "BusData", 15 0, L_0x55f4582ed5c0;  alias, 1 drivers
v0x55f458330390_0 .var/i "NextState", 31 0;
v0x55f458330470_0 .var/i "State", 31 0;
v0x55f458330560_0 .net "ack", 0 0, L_0x55f4582a4a60;  alias, 1 drivers
v0x55f458330620_0 .var "acki", 0 0;
v0x55f458330730_0 .net "clk", 0 0, v0x55f458332250_0;  1 drivers
v0x55f4583307f0_0 .var "data", 15 0;
v0x55f4583308d0_0 .net "dout", 15 0, L_0x55f4582a4c80;  alias, 1 drivers
v0x55f458330990_0 .net "en", 0 0, v0x55f45832fad0_0;  alias, 1 drivers
v0x55f458330a60_0 .net "rqst", 0 0, L_0x55f4582ed4d0;  alias, 1 drivers
v0x55f458330b00_0 .var "rqstsync", 0 0;
v0x55f458330ba0_0 .net "rst", 0 0, v0x55f4583326f0_0;  1 drivers
E_0x55f45830fa50 .event edge, v0x55f45832fad0_0, v0x55f458330b00_0, v0x55f458330470_0;
E_0x55f4583301f0 .event posedge, v0x55f458330ba0_0, v0x55f458330730_0;
E_0x55f458330250 .event posedge, v0x55f458330730_0;
S_0x55f458330d80 .scope module, "uuts" "AsyncSender" 2 19, 6 2 0, S_0x55f4583103c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 16 "din"
    .port_info 4 /INPUT 1 "ack"
    .port_info 5 /OUTPUT 1 "rqst"
    .port_info 6 /OUTPUT 16 "BusData"
P_0x55f458300ba0 .param/l "B" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x55f458300be0 .param/l "IDLE" 1 6 12, +C4<00000000000000000000000000000000>;
P_0x55f458300c20 .param/l "REQ1" 1 6 13, +C4<00000000000000000000000000000001>;
P_0x55f458300c60 .param/l "REQ2" 1 6 14, +C4<00000000000000000000000000000010>;
L_0x55f4582ed4d0/d .functor BUFZ 1, v0x55f458331c50_0, C4<0>, C4<0>, C4<0>;
L_0x55f4582ed4d0 .delay 1 (20,20,20) L_0x55f4582ed4d0/d;
L_0x55f4582ed5c0/d .functor BUFZ 16, v0x55f458331770_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55f4582ed5c0 .delay 16 (20,20,20) L_0x55f4582ed5c0/d;
v0x55f4583312f0_0 .net "BusData", 15 0, L_0x55f4582ed5c0;  alias, 1 drivers
v0x55f458331400_0 .var/i "NextState", 31 0;
v0x55f4583314c0_0 .var/i "State", 31 0;
v0x55f4583315b0_0 .net "ack", 0 0, L_0x55f4582a4a60;  alias, 1 drivers
v0x55f458331680_0 .var "acksync", 0 0;
v0x55f458331770_0 .var "bdatai", 15 0;
v0x55f458331850_0 .net "clk", 0 0, v0x55f458332340_0;  1 drivers
v0x55f458331910_0 .var "datain", 15 0;
v0x55f4583319f0_0 .net "din", 15 0, v0x55f458331f60_0;  alias, 1 drivers
v0x55f458331ab0_0 .net "en", 0 0, v0x55f45832fbb0_0;  alias, 1 drivers
v0x55f458331b80_0 .net "rqst", 0 0, L_0x55f4582ed4d0;  alias, 1 drivers
v0x55f458331c50_0 .var "rqsti", 0 0;
v0x55f458331cf0_0 .net "rst", 0 0, v0x55f4583326f0_0;  alias, 1 drivers
E_0x55f4583311b0 .event edge, v0x55f458331680_0, v0x55f45832fbb0_0, v0x55f4583314c0_0;
E_0x55f458331230 .event posedge, v0x55f458331850_0;
E_0x55f458331290 .event posedge, v0x55f458330ba0_0, v0x55f458331850_0;
    .scope S_0x55f45832f860;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f45832fbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f45832fad0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f45832fbb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f45832fad0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f45832fbb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f45832fad0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f45832fbb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f45832fad0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f45832fbb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f45832fad0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 4 70 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55f458310610;
T_1 ;
    %vpi_func 3 14 "$fopen" 32, "commInputFile.txt" {0 0 0};
    %store/vec4 v0x55f45830ecb0_0, 0, 32;
    %vpi_func 3 15 "$fopen" 32, "commOutputFile.txt" {0 0 0};
    %store/vec4 v0x55f4583059d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f4583085f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f45830bb80_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x55f458310610;
T_2 ;
    %wait E_0x55f4582da100;
    %load/vec4 v0x55f4583085f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 3 23 "$fwrite", v0x55f45830ecb0_0, "# Sim Time [ns]    Data in\012" {0 0 0};
    %vpi_call 3 24 "$fwrite", v0x55f45830ecb0_0, "#----------------------------------------------------------------------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f4583085f0_0, 0, 1;
T_2.0 ;
    %vpi_call 3 27 "$fwrite", v0x55f45830ecb0_0, " %5d ns            %d \012", $time, v0x55f45830ec10_0 {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55f458310610;
T_3 ;
    %wait E_0x55f4582d9a40;
    %load/vec4 v0x55f45830bb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %vpi_call 3 33 "$fwrite", v0x55f4583059d0_0, "# Sim Time [ns]    Data in\012" {0 0 0};
    %vpi_call 3 34 "$fwrite", v0x55f4583059d0_0, "#----------------------------------------------------------------------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f45830bb80_0, 0, 1;
T_3.0 ;
    %vpi_call 3 37 "$fwrite", v0x55f4583059d0_0, " %5d ns            %d \012", $time, v0x55f45830bc80_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55f458330d80;
T_4 ;
    %wait E_0x55f458331290;
    %load/vec4 v0x55f458331cf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x55f458331770_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55f458331850_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x55f4583314c0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55f4583314c0_0;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x55f458331910_0;
    %assign/vec4 v0x55f458331770_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x55f458331770_0, 0;
    %load/vec4 v0x55f4583314c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f458331ab0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x55f4583319f0_0;
    %assign/vec4 v0x55f458331910_0, 0;
T_4.6 ;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55f458330d80;
T_5 ;
    %wait E_0x55f458331290;
    %load/vec4 v0x55f458331cf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f4583314c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55f458331850_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x55f458331400_0;
    %assign/vec4 v0x55f4583314c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55f458330d80;
T_6 ;
    %wait E_0x55f458331230;
    %load/vec4 v0x55f4583315b0_0;
    %assign/vec4 v0x55f458331680_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f458330d80;
T_7 ;
    %wait E_0x55f4583311b0;
    %load/vec4 v0x55f4583314c0_0;
    %store/vec4 v0x55f458331400_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f458331c50_0, 0, 1;
    %load/vec4 v0x55f4583314c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x55f458331ab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55f458331400_0, 0;
T_7.4 ;
    %jmp T_7.3;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f458331c50_0, 0;
    %load/vec4 v0x55f458331680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x55f458331400_0, 0;
T_7.6 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55f458331680_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f458331400_0, 0;
T_7.8 ;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55f45832fcd0;
T_8 ;
    %wait E_0x55f4583301f0;
    %load/vec4 v0x55f458330ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f458330470_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55f458330730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55f458330390_0;
    %assign/vec4 v0x55f458330470_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55f45832fcd0;
T_9 ;
    %wait E_0x55f458330250;
    %load/vec4 v0x55f458330a60_0;
    %assign/vec4 v0x55f458330b00_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55f45832fcd0;
T_10 ;
    %wait E_0x55f4583301f0;
    %load/vec4 v0x55f458330ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f4583307f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55f458330730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55f458330470_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x55f4583302b0_0;
    %assign/vec4 v0x55f4583307f0_0, 0;
T_10.4 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55f45832fcd0;
T_11 ;
    %wait E_0x55f45830fa50;
    %load/vec4 v0x55f458330470_0;
    %store/vec4 v0x55f458330390_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f458330620_0, 0, 1;
    %load/vec4 v0x55f458330470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0x55f458330990_0;
    %load/vec4 v0x55f458330b00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.3, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55f458330390_0, 0;
T_11.3 ;
    %jmp T_11.2;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f458330620_0, 0;
    %load/vec4 v0x55f458330b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.5, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f458330390_0, 0;
T_11.5 ;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55f4583103c0;
T_12 ;
    %delay 100, 0;
    %load/vec4 v0x55f458332340_0;
    %inv;
    %store/vec4 v0x55f458332340_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55f4583103c0;
T_13 ;
    %delay 170, 0;
    %load/vec4 v0x55f458332250_0;
    %inv;
    %store/vec4 v0x55f458332250_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55f4583103c0;
T_14 ;
    %wait E_0x55f458331290;
    %load/vec4 v0x55f4583326f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0x55f458331f60_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55f458332340_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x55f4583324d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x55f458331f60_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x55f458331f60_0, 0;
T_14.4 ;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55f4583103c0;
T_15 ;
    %vpi_call 2 44 "$dumpfile", "AsyncHandshake_tb.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f4583103c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f458332340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f458332250_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f458331f60_0, 0, 16;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f4583326f0_0, 0, 1;
    %delay 150, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f4583326f0_0, 0, 1;
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "AsyncHandshake_tb.v";
    "ReportComm.v";
    "ScenarioGeneration.v";
    "AsyncReceiver.v";
    "AsyncSender.v";
