{"vcs1":{"timestamp_begin":1769499963.829684431, "rt":6.61, "ut":6.36, "st":0.17}}
{"vcselab":{"timestamp_begin":1769499970.498758125, "rt":0.33, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769499970.864913341, "rt":0.23, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769499963.575942973}
{"VCS_COMP_START_TIME": 1769499963.575942973}
{"VCS_COMP_END_TIME": 1769499971.173806618}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 349948}}
{"vcselab": {"peak_mem": 173712}}
