Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct 31 23:14:32 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BrickBreaker_game_timing_summary_routed.rpt -pb BrickBreaker_game_timing_summary_routed.pb -rpx BrickBreaker_game_timing_summary_routed.rpx -warn_on_violation
| Design       : BrickBreaker_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 117 register/latch pins with no clock driven by root clock pin: clk625/SLOW_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 231 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.879      -16.752                     34                  658        0.215        0.000                      0                  658        4.500        0.000                       0                   340  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.879      -16.752                     34                  658        0.215        0.000                      0                  658        4.500        0.000                       0                   340  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           34  Failing Endpoints,  Worst Slack       -3.879ns,  Total Violation      -16.752ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.879ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.741ns  (logic 3.835ns (27.909%)  route 9.906ns (72.090%))
  Logic Levels:           19  (CARRY4=3 LUT3=2 LUT6=14)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.565     5.086    CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  ball_y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  ball_y_pos_reg[1]/Q
                         net (fo=30, routed)          0.503     6.045    ball_y_pos_reg[1]
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.701 r  brick_state_reg[95]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.701    brick_state_reg[95]_i_9_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.815 r  brick_state_reg[95]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.815    brick_state_reg[95]_i_8_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.037 r  brick_state_reg[122]_i_9/O[0]
                         net (fo=5, routed)           0.823     7.860    brick_state_reg[122]_i_9_n_7
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.299     8.159 f  brick_state[81]_i_9/O
                         net (fo=8, routed)           1.051     9.210    brick_state[81]_i_9_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.334 r  brick_state[103]_i_7/O
                         net (fo=20, routed)          0.850    10.184    brick_state[103]_i_7_n_0
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.150    10.334 f  brick_state[23]_i_4/O
                         net (fo=3, routed)           0.927    11.262    brick_state[23]_i_4_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.326    11.588 r  FSM_sequential_current_state[1]_i_279/O
                         net (fo=1, routed)           1.143    12.731    FSM_sequential_current_state[1]_i_279_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.855 r  FSM_sequential_current_state[1]_i_252/O
                         net (fo=1, routed)           0.439    13.294    FSM_sequential_current_state[1]_i_252_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.418 r  FSM_sequential_current_state[1]_i_233/O
                         net (fo=2, routed)           0.815    14.233    FSM_sequential_current_state[1]_i_233_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I3_O)        0.124    14.357 f  FSM_sequential_current_state[2]_i_680/O
                         net (fo=1, routed)           0.292    14.649    FSM_sequential_current_state[2]_i_680_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I3_O)        0.124    14.773 f  FSM_sequential_current_state[2]_i_640/O
                         net (fo=1, routed)           0.300    15.072    FSM_sequential_current_state[2]_i_640_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I3_O)        0.124    15.196 f  FSM_sequential_current_state[2]_i_596/O
                         net (fo=1, routed)           0.161    15.358    FSM_sequential_current_state[2]_i_596_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I4_O)        0.124    15.482 f  FSM_sequential_current_state[2]_i_521/O
                         net (fo=1, routed)           0.500    15.982    FSM_sequential_current_state[2]_i_521_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I3_O)        0.124    16.106 f  FSM_sequential_current_state[2]_i_368/O
                         net (fo=1, routed)           0.463    16.569    FSM_sequential_current_state[2]_i_368_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I3_O)        0.124    16.693 f  FSM_sequential_current_state[2]_i_181/O
                         net (fo=1, routed)           0.493    17.185    FSM_sequential_current_state[2]_i_181_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124    17.309 f  FSM_sequential_current_state[2]_i_75/O
                         net (fo=1, routed)           0.448    17.757    FSM_sequential_current_state[2]_i_75_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I3_O)        0.124    17.881 f  FSM_sequential_current_state[2]_i_25/O
                         net (fo=1, routed)           0.286    18.167    FSM_sequential_current_state[2]_i_25_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I3_O)        0.124    18.291 r  FSM_sequential_current_state[2]_i_5/O
                         net (fo=1, routed)           0.412    18.703    FSM_sequential_current_state[2]_i_5_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I4_O)        0.124    18.827 r  FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    18.827    FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X39Y62         FDRE                                         r  FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.431    14.772    CLK_IBUF_BUFG
    SLICE_X39Y62         FDRE                                         r  FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)        0.032    14.948    FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -18.827    
  -------------------------------------------------------------------
                         slack                                 -3.879    

Slack (VIOLATED) :        -3.698ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.604ns  (logic 3.733ns (27.440%)  route 9.871ns (72.560%))
  Logic Levels:           20  (CARRY4=2 LUT1=1 LUT3=1 LUT4=2 LUT6=14)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.565     5.086    CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  ball_y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  ball_y_pos_reg[1]/Q
                         net (fo=30, routed)          0.527     6.069    ball_y_pos_reg[1]
    SLICE_X35Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.193 r  brick_state[110]_i_21/O
                         net (fo=1, routed)           0.000     6.193    brick_state[110]_i_21_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.725 r  brick_state_reg[110]_i_11/CO[3]
                         net (fo=1, routed)           0.001     6.726    brick_state_reg[110]_i_11_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.060 f  brick_state_reg[129]_i_16/O[1]
                         net (fo=4, routed)           0.783     7.842    current_state5[6]
    SLICE_X31Y49         LUT3 (Prop_lut3_I1_O)        0.303     8.145 f  brick_state[129]_i_18/O
                         net (fo=11, routed)          0.858     9.003    brick_state[129]_i_18_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.127 r  brick_state[126]_i_5/O
                         net (fo=21, routed)          1.481    10.608    brick_state[126]_i_5_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I0_O)        0.124    10.732 r  FSM_sequential_current_state[2]_i_754/O
                         net (fo=1, routed)           1.001    11.733    FSM_sequential_current_state[2]_i_754_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.857 f  FSM_sequential_current_state[2]_i_694/O
                         net (fo=4, routed)           0.825    12.682    FSM_sequential_current_state[2]_i_694_n_0
    SLICE_X50Y56         LUT4 (Prop_lut4_I3_O)        0.124    12.806 f  FSM_sequential_current_state[2]_i_648/O
                         net (fo=3, routed)           0.427    13.233    FSM_sequential_current_state[2]_i_648_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I3_O)        0.124    13.357 f  FSM_sequential_current_state[1]_i_286/O
                         net (fo=1, routed)           0.796    14.153    FSM_sequential_current_state[1]_i_286_n_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.277 f  FSM_sequential_current_state[1]_i_262/O
                         net (fo=1, routed)           0.149    14.426    FSM_sequential_current_state[1]_i_262_n_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I3_O)        0.124    14.550 f  FSM_sequential_current_state[1]_i_239/O
                         net (fo=1, routed)           0.289    14.840    FSM_sequential_current_state[1]_i_239_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I2_O)        0.124    14.964 f  FSM_sequential_current_state[1]_i_212/O
                         net (fo=1, routed)           0.496    15.460    FSM_sequential_current_state[1]_i_212_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124    15.584 f  FSM_sequential_current_state[1]_i_180/O
                         net (fo=1, routed)           0.264    15.848    FSM_sequential_current_state[1]_i_180_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I3_O)        0.124    15.972 f  FSM_sequential_current_state[1]_i_138/O
                         net (fo=1, routed)           0.149    16.121    FSM_sequential_current_state[1]_i_138_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124    16.245 f  FSM_sequential_current_state[1]_i_93/O
                         net (fo=1, routed)           0.292    16.537    FSM_sequential_current_state[1]_i_93_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I2_O)        0.124    16.661 f  FSM_sequential_current_state[1]_i_48/O
                         net (fo=1, routed)           0.714    17.376    FSM_sequential_current_state[1]_i_48_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I2_O)        0.124    17.500 f  FSM_sequential_current_state[1]_i_23/O
                         net (fo=1, routed)           0.304    17.804    FSM_sequential_current_state[1]_i_23_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I4_O)        0.124    17.928 f  FSM_sequential_current_state[1]_i_6/O
                         net (fo=1, routed)           0.350    18.277    FSM_sequential_current_state[1]_i_6_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I3_O)        0.124    18.401 r  FSM_sequential_current_state[1]_i_2/O
                         net (fo=1, routed)           0.165    18.566    FSM_sequential_current_state[1]_i_2_n_0
    SLICE_X38Y64         LUT4 (Prop_lut4_I2_O)        0.124    18.690 r  FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    18.690    FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X38Y64         FDRE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.430    14.771    CLK_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X38Y64         FDRE (Setup_fdre_C_D)        0.077    14.992    FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -18.690    
  -------------------------------------------------------------------
                         slack                                 -3.698    

Slack (VIOLATED) :        -2.757ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.665ns  (logic 3.136ns (24.762%)  route 9.529ns (75.238%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.565     5.086    CLK_IBUF_BUFG
    SLICE_X34Y49         FDSE                                         r  ball_y_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDSE (Prop_fdse_C_Q)         0.518     5.604 r  ball_y_pos_reg[0]/Q
                         net (fo=50, routed)          0.502     6.106    ball_y_pos_reg[0]
    SLICE_X35Y49         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     6.704 r  brick_state_reg[110]_i_11/O[1]
                         net (fo=15, routed)          0.976     7.680    current_state5[2]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.329     8.009 r  brick_state[124]_i_10/O
                         net (fo=1, routed)           0.835     8.844    brick_state[124]_i_10_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I0_O)        0.332     9.176 r  brick_state[124]_i_9/O
                         net (fo=19, routed)          1.612    10.788    brick_state[124]_i_9_n_0
    SLICE_X30Y64         LUT3 (Prop_lut3_I1_O)        0.150    10.938 r  brick_state[124]_i_5/O
                         net (fo=5, routed)           0.586    11.524    brick_state[124]_i_5_n_0
    SLICE_X33Y64         LUT4 (Prop_lut4_I0_O)        0.348    11.872 r  FSM_sequential_current_state[2]_i_47/O
                         net (fo=4, routed)           1.173    13.045    FSM_sequential_current_state[2]_i_47_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I2_O)        0.124    13.169 r  FSM_sequential_current_state[2]_i_387/O
                         net (fo=1, routed)           0.691    13.860    FSM_sequential_current_state[2]_i_387_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I4_O)        0.124    13.984 r  FSM_sequential_current_state[2]_i_200/O
                         net (fo=1, routed)           0.693    14.677    FSM_sequential_current_state[2]_i_200_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.124    14.801 r  FSM_sequential_current_state[2]_i_83/O
                         net (fo=1, routed)           0.504    15.304    FSM_sequential_current_state[2]_i_83_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I2_O)        0.124    15.428 r  FSM_sequential_current_state[2]_i_29/O
                         net (fo=1, routed)           0.500    15.928    FSM_sequential_current_state[2]_i_29_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I4_O)        0.124    16.052 r  FSM_sequential_current_state[2]_i_6/O
                         net (fo=1, routed)           0.643    16.696    FSM_sequential_current_state[2]_i_6_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.820 r  FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.814    17.634    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X48Y66         LUT4 (Prop_lut4_I1_O)        0.117    17.751 r  FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    17.751    FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X48Y66         FDRE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.434    14.775    CLK_IBUF_BUFG
    SLICE_X48Y66         FDRE                                         r  FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X48Y66         FDRE (Setup_fdre_C_D)        0.075    14.994    FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -17.751    
  -------------------------------------------------------------------
                         slack                                 -2.757    

Slack (VIOLATED) :        -0.983ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.842ns  (logic 3.936ns (36.303%)  route 6.906ns (63.697%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.564     5.085    CLK_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  board_x_curr_reg[2]/Q
                         net (fo=15, routed)          0.611     6.152    pixel_data4__0[2]
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.808 r  pixel_data_reg[7]_i_353/CO[3]
                         net (fo=1, routed)           0.000     6.808    pixel_data_reg[7]_i_353_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  pixel_data_reg[7]_i_345/CO[3]
                         net (fo=1, routed)           0.000     6.922    pixel_data_reg[7]_i_345_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  pixel_data_reg[7]_i_236/O[1]
                         net (fo=3, routed)           0.587     7.843    pixel_data4__0[11]
    SLICE_X40Y44         LUT4 (Prop_lut4_I0_O)        0.303     8.146 r  FSM_sequential_current_state[2]_i_590/O
                         net (fo=1, routed)           0.000     8.146    FSM_sequential_current_state[2]_i_590_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.696 r  FSM_sequential_current_state_reg[2]_i_508/CO[3]
                         net (fo=1, routed)           0.000     8.696    FSM_sequential_current_state_reg[2]_i_508_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.810 r  FSM_sequential_current_state_reg[2]_i_358/CO[3]
                         net (fo=1, routed)           0.000     8.810    FSM_sequential_current_state_reg[2]_i_358_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  FSM_sequential_current_state_reg[2]_i_174/CO[3]
                         net (fo=1, routed)           0.827     9.751    paddle_collision21297_in
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.875 r  FSM_sequential_current_state[2]_i_71/O
                         net (fo=3, routed)           1.071    10.946    FSM_sequential_current_state[2]_i_71_n_0
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.120    11.066 f  brick_state[129]_i_21/O
                         net (fo=7, routed)           0.473    11.539    brick_state[129]_i_21_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I1_O)        0.327    11.866 r  brick_state[129]_i_12/O
                         net (fo=114, routed)         1.075    12.941    brick_state[129]_i_12_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I1_O)        0.124    13.065 f  brick_state[107]_i_7/O
                         net (fo=3, routed)           1.091    14.156    brick_state[107]_i_7_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.148    14.304 r  brick_state[107]_i_4/O
                         net (fo=2, routed)           0.682    14.986    brick_state[107]_i_4_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I0_O)        0.328    15.314 r  brick_state[107]_i_5/O
                         net (fo=1, routed)           0.490    15.803    brick_state[107]_i_5_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I5_O)        0.124    15.927 r  brick_state[107]_i_1/O
                         net (fo=1, routed)           0.000    15.927    brick_state[107]_i_1_n_0
    SLICE_X44Y68         FDRE                                         r  brick_state_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.428    14.769    CLK_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  brick_state_reg[107]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X44Y68         FDRE (Setup_fdre_C_D)        0.031    14.944    brick_state_reg[107]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -15.927    
  -------------------------------------------------------------------
                         slack                                 -0.983    

Slack (VIOLATED) :        -0.629ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.482ns  (logic 3.936ns (37.551%)  route 6.546ns (62.449%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.564     5.085    CLK_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  board_x_curr_reg[2]/Q
                         net (fo=15, routed)          0.611     6.152    pixel_data4__0[2]
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.808 r  pixel_data_reg[7]_i_353/CO[3]
                         net (fo=1, routed)           0.000     6.808    pixel_data_reg[7]_i_353_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  pixel_data_reg[7]_i_345/CO[3]
                         net (fo=1, routed)           0.000     6.922    pixel_data_reg[7]_i_345_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  pixel_data_reg[7]_i_236/O[1]
                         net (fo=3, routed)           0.587     7.843    pixel_data4__0[11]
    SLICE_X40Y44         LUT4 (Prop_lut4_I0_O)        0.303     8.146 r  FSM_sequential_current_state[2]_i_590/O
                         net (fo=1, routed)           0.000     8.146    FSM_sequential_current_state[2]_i_590_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.696 r  FSM_sequential_current_state_reg[2]_i_508/CO[3]
                         net (fo=1, routed)           0.000     8.696    FSM_sequential_current_state_reg[2]_i_508_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.810 r  FSM_sequential_current_state_reg[2]_i_358/CO[3]
                         net (fo=1, routed)           0.000     8.810    FSM_sequential_current_state_reg[2]_i_358_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  FSM_sequential_current_state_reg[2]_i_174/CO[3]
                         net (fo=1, routed)           0.827     9.751    paddle_collision21297_in
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.875 r  FSM_sequential_current_state[2]_i_71/O
                         net (fo=3, routed)           1.071    10.946    FSM_sequential_current_state[2]_i_71_n_0
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.120    11.066 f  brick_state[129]_i_21/O
                         net (fo=7, routed)           0.359    11.425    brick_state[129]_i_21_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I0_O)        0.327    11.752 r  brick_state[129]_i_13/O
                         net (fo=118, routed)         1.171    12.923    brick_state[129]_i_13_n_0
    SLICE_X34Y58         LUT4 (Prop_lut4_I2_O)        0.124    13.047 f  brick_state[117]_i_5/O
                         net (fo=4, routed)           1.008    14.055    brick_state[117]_i_5_n_0
    SLICE_X37Y66         LUT4 (Prop_lut4_I0_O)        0.150    14.205 r  brick_state[110]_i_6/O
                         net (fo=3, routed)           0.468    14.673    brick_state[110]_i_6_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.326    14.999 r  brick_state[110]_i_7/O
                         net (fo=1, routed)           0.444    15.443    brick_state[110]_i_7_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.124    15.567 r  brick_state[110]_i_1/O
                         net (fo=1, routed)           0.000    15.567    brick_state[110]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  brick_state_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.424    14.765    CLK_IBUF_BUFG
    SLICE_X36Y70         FDRE                                         r  brick_state_reg[110]/C
                         clock pessimism              0.180    14.945    
                         clock uncertainty           -0.035    14.909    
    SLICE_X36Y70         FDRE (Setup_fdre_C_D)        0.029    14.938    brick_state_reg[110]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -15.567    
  -------------------------------------------------------------------
                         slack                                 -0.629    

Slack (VIOLATED) :        -0.479ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 3.810ns (36.803%)  route 6.542ns (63.197%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.564     5.085    CLK_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  board_x_curr_reg[2]/Q
                         net (fo=15, routed)          0.611     6.152    pixel_data4__0[2]
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.808 r  pixel_data_reg[7]_i_353/CO[3]
                         net (fo=1, routed)           0.000     6.808    pixel_data_reg[7]_i_353_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  pixel_data_reg[7]_i_345/CO[3]
                         net (fo=1, routed)           0.000     6.922    pixel_data_reg[7]_i_345_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  pixel_data_reg[7]_i_236/O[1]
                         net (fo=3, routed)           0.587     7.843    pixel_data4__0[11]
    SLICE_X40Y44         LUT4 (Prop_lut4_I0_O)        0.303     8.146 r  FSM_sequential_current_state[2]_i_590/O
                         net (fo=1, routed)           0.000     8.146    FSM_sequential_current_state[2]_i_590_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.696 r  FSM_sequential_current_state_reg[2]_i_508/CO[3]
                         net (fo=1, routed)           0.000     8.696    FSM_sequential_current_state_reg[2]_i_508_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.810 r  FSM_sequential_current_state_reg[2]_i_358/CO[3]
                         net (fo=1, routed)           0.000     8.810    FSM_sequential_current_state_reg[2]_i_358_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  FSM_sequential_current_state_reg[2]_i_174/CO[3]
                         net (fo=1, routed)           0.827     9.751    paddle_collision21297_in
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.875 r  FSM_sequential_current_state[2]_i_71/O
                         net (fo=3, routed)           1.071    10.946    FSM_sequential_current_state[2]_i_71_n_0
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.120    11.066 f  brick_state[129]_i_21/O
                         net (fo=7, routed)           0.473    11.539    brick_state[129]_i_21_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I1_O)        0.327    11.866 r  brick_state[129]_i_12/O
                         net (fo=114, routed)         1.499    13.365    brick_state[129]_i_12_n_0
    SLICE_X51Y53         LUT4 (Prop_lut4_I1_O)        0.124    13.489 f  brick_state[45]_i_3/O
                         net (fo=3, routed)           0.872    14.362    brick_state[45]_i_3_n_0
    SLICE_X50Y54         LUT4 (Prop_lut4_I2_O)        0.146    14.508 r  brick_state[43]_i_4/O
                         net (fo=1, routed)           0.602    15.110    brick_state[43]_i_4_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I5_O)        0.328    15.438 r  brick_state[43]_i_1/O
                         net (fo=1, routed)           0.000    15.438    brick_state[43]_i_1_n_0
    SLICE_X49Y50         FDRE                                         r  brick_state_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.442    14.783    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  brick_state_reg[43]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X49Y50         FDRE (Setup_fdre_C_D)        0.031    14.958    brick_state_reg[43]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -15.438    
  -------------------------------------------------------------------
                         slack                                 -0.479    

Slack (VIOLATED) :        -0.444ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.297ns  (logic 3.942ns (38.284%)  route 6.355ns (61.716%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.564     5.085    CLK_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  board_x_curr_reg[2]/Q
                         net (fo=15, routed)          0.611     6.152    pixel_data4__0[2]
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.808 r  pixel_data_reg[7]_i_353/CO[3]
                         net (fo=1, routed)           0.000     6.808    pixel_data_reg[7]_i_353_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  pixel_data_reg[7]_i_345/CO[3]
                         net (fo=1, routed)           0.000     6.922    pixel_data_reg[7]_i_345_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  pixel_data_reg[7]_i_236/O[1]
                         net (fo=3, routed)           0.587     7.843    pixel_data4__0[11]
    SLICE_X40Y44         LUT4 (Prop_lut4_I0_O)        0.303     8.146 r  FSM_sequential_current_state[2]_i_590/O
                         net (fo=1, routed)           0.000     8.146    FSM_sequential_current_state[2]_i_590_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.696 r  FSM_sequential_current_state_reg[2]_i_508/CO[3]
                         net (fo=1, routed)           0.000     8.696    FSM_sequential_current_state_reg[2]_i_508_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.810 r  FSM_sequential_current_state_reg[2]_i_358/CO[3]
                         net (fo=1, routed)           0.000     8.810    FSM_sequential_current_state_reg[2]_i_358_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  FSM_sequential_current_state_reg[2]_i_174/CO[3]
                         net (fo=1, routed)           0.827     9.751    paddle_collision21297_in
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.875 r  FSM_sequential_current_state[2]_i_71/O
                         net (fo=3, routed)           1.071    10.946    FSM_sequential_current_state[2]_i_71_n_0
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.120    11.066 f  brick_state[129]_i_21/O
                         net (fo=7, routed)           0.473    11.539    brick_state[129]_i_21_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I1_O)        0.327    11.866 r  brick_state[129]_i_12/O
                         net (fo=114, routed)         1.075    12.941    brick_state[129]_i_12_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I1_O)        0.124    13.065 f  brick_state[107]_i_7/O
                         net (fo=3, routed)           0.750    13.815    brick_state[107]_i_7_n_0
    SLICE_X37Y69         LUT4 (Prop_lut4_I0_O)        0.150    13.965 r  brick_state[105]_i_4/O
                         net (fo=3, routed)           0.517    14.482    brick_state[105]_i_4_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I1_O)        0.332    14.814 r  brick_state[105]_i_5/O
                         net (fo=1, routed)           0.444    15.258    brick_state[105]_i_5_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.124    15.382 r  brick_state[105]_i_1/O
                         net (fo=1, routed)           0.000    15.382    brick_state[105]_i_1_n_0
    SLICE_X36Y69         FDRE                                         r  brick_state_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.424    14.765    CLK_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  brick_state_reg[105]/C
                         clock pessimism              0.180    14.945    
                         clock uncertainty           -0.035    14.909    
    SLICE_X36Y69         FDRE (Setup_fdre_C_D)        0.029    14.938    brick_state_reg[105]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -15.382    
  -------------------------------------------------------------------
                         slack                                 -0.444    

Slack (VIOLATED) :        -0.335ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.206ns  (logic 3.584ns (35.116%)  route 6.622ns (64.884%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.564     5.085    CLK_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  board_x_curr_reg[2]/Q
                         net (fo=15, routed)          0.611     6.152    pixel_data4__0[2]
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.808 r  pixel_data_reg[7]_i_353/CO[3]
                         net (fo=1, routed)           0.000     6.808    pixel_data_reg[7]_i_353_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  pixel_data_reg[7]_i_345/CO[3]
                         net (fo=1, routed)           0.000     6.922    pixel_data_reg[7]_i_345_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  pixel_data_reg[7]_i_236/O[1]
                         net (fo=3, routed)           0.587     7.843    pixel_data4__0[11]
    SLICE_X40Y44         LUT4 (Prop_lut4_I0_O)        0.303     8.146 r  FSM_sequential_current_state[2]_i_590/O
                         net (fo=1, routed)           0.000     8.146    FSM_sequential_current_state[2]_i_590_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.696 r  FSM_sequential_current_state_reg[2]_i_508/CO[3]
                         net (fo=1, routed)           0.000     8.696    FSM_sequential_current_state_reg[2]_i_508_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.810 r  FSM_sequential_current_state_reg[2]_i_358/CO[3]
                         net (fo=1, routed)           0.000     8.810    FSM_sequential_current_state_reg[2]_i_358_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  FSM_sequential_current_state_reg[2]_i_174/CO[3]
                         net (fo=1, routed)           0.827     9.751    paddle_collision21297_in
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.875 r  FSM_sequential_current_state[2]_i_71/O
                         net (fo=3, routed)           1.071    10.946    FSM_sequential_current_state[2]_i_71_n_0
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.120    11.066 f  brick_state[129]_i_21/O
                         net (fo=7, routed)           0.359    11.425    brick_state[129]_i_21_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I0_O)        0.327    11.752 r  brick_state[129]_i_13/O
                         net (fo=118, routed)         1.545    13.297    brick_state[129]_i_13_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I3_O)        0.124    13.421 r  brick_state[47]_i_3/O
                         net (fo=2, routed)           1.056    14.477    brick_state[47]_i_3_n_0
    SLICE_X45Y54         LUT4 (Prop_lut4_I3_O)        0.124    14.601 r  brick_state[47]_i_2/O
                         net (fo=1, routed)           0.566    15.167    brick_state[47]_i_2_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I2_O)        0.124    15.291 r  brick_state[47]_i_1/O
                         net (fo=1, routed)           0.000    15.291    brick_state[47]_i_1_n_0
    SLICE_X44Y51         FDRE                                         r  brick_state_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.439    14.780    CLK_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  brick_state_reg[47]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X44Y51         FDRE (Setup_fdre_C_D)        0.032    14.956    brick_state_reg[47]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -15.291    
  -------------------------------------------------------------------
                         slack                                 -0.335    

Slack (VIOLATED) :        -0.323ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.191ns  (logic 3.460ns (33.952%)  route 6.731ns (66.048%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.564     5.085    CLK_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  board_x_curr_reg[2]/Q
                         net (fo=15, routed)          0.611     6.152    pixel_data4__0[2]
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.808 r  pixel_data_reg[7]_i_353/CO[3]
                         net (fo=1, routed)           0.000     6.808    pixel_data_reg[7]_i_353_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  pixel_data_reg[7]_i_345/CO[3]
                         net (fo=1, routed)           0.000     6.922    pixel_data_reg[7]_i_345_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  pixel_data_reg[7]_i_236/O[1]
                         net (fo=3, routed)           0.587     7.843    pixel_data4__0[11]
    SLICE_X40Y44         LUT4 (Prop_lut4_I0_O)        0.303     8.146 r  FSM_sequential_current_state[2]_i_590/O
                         net (fo=1, routed)           0.000     8.146    FSM_sequential_current_state[2]_i_590_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.696 r  FSM_sequential_current_state_reg[2]_i_508/CO[3]
                         net (fo=1, routed)           0.000     8.696    FSM_sequential_current_state_reg[2]_i_508_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.810 r  FSM_sequential_current_state_reg[2]_i_358/CO[3]
                         net (fo=1, routed)           0.000     8.810    FSM_sequential_current_state_reg[2]_i_358_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  FSM_sequential_current_state_reg[2]_i_174/CO[3]
                         net (fo=1, routed)           0.827     9.751    paddle_collision21297_in
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.875 r  FSM_sequential_current_state[2]_i_71/O
                         net (fo=3, routed)           1.071    10.946    FSM_sequential_current_state[2]_i_71_n_0
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.120    11.066 f  brick_state[129]_i_21/O
                         net (fo=7, routed)           0.359    11.425    brick_state[129]_i_21_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I0_O)        0.327    11.752 r  brick_state[129]_i_13/O
                         net (fo=118, routed)         2.630    14.382    brick_state[129]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I3_O)        0.124    14.506 r  brick_state[23]_i_3/O
                         net (fo=1, routed)           0.646    15.152    brick_state[23]_i_3_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124    15.276 r  brick_state[23]_i_1/O
                         net (fo=1, routed)           0.000    15.276    brick_state[23]_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  brick_state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.436    14.777    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  brick_state_reg[23]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)        0.032    14.953    brick_state_reg[23]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -15.276    
  -------------------------------------------------------------------
                         slack                                 -0.323    

Slack (VIOLATED) :        -0.322ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.186ns  (logic 3.780ns (37.108%)  route 6.406ns (62.892%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.564     5.085    CLK_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  board_x_curr_reg[2]/Q
                         net (fo=15, routed)          0.611     6.152    pixel_data4__0[2]
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.808 r  pixel_data_reg[7]_i_353/CO[3]
                         net (fo=1, routed)           0.000     6.808    pixel_data_reg[7]_i_353_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  pixel_data_reg[7]_i_345/CO[3]
                         net (fo=1, routed)           0.000     6.922    pixel_data_reg[7]_i_345_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  pixel_data_reg[7]_i_236/O[1]
                         net (fo=3, routed)           0.587     7.843    pixel_data4__0[11]
    SLICE_X40Y44         LUT4 (Prop_lut4_I0_O)        0.303     8.146 r  FSM_sequential_current_state[2]_i_590/O
                         net (fo=1, routed)           0.000     8.146    FSM_sequential_current_state[2]_i_590_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.696 r  FSM_sequential_current_state_reg[2]_i_508/CO[3]
                         net (fo=1, routed)           0.000     8.696    FSM_sequential_current_state_reg[2]_i_508_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.810 r  FSM_sequential_current_state_reg[2]_i_358/CO[3]
                         net (fo=1, routed)           0.000     8.810    FSM_sequential_current_state_reg[2]_i_358_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  FSM_sequential_current_state_reg[2]_i_174/CO[3]
                         net (fo=1, routed)           0.827     9.751    paddle_collision21297_in
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.875 r  FSM_sequential_current_state[2]_i_71/O
                         net (fo=3, routed)           1.071    10.946    FSM_sequential_current_state[2]_i_71_n_0
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.120    11.066 f  brick_state[129]_i_21/O
                         net (fo=7, routed)           0.359    11.425    brick_state[129]_i_21_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I0_O)        0.327    11.752 r  brick_state[129]_i_13/O
                         net (fo=118, routed)         1.171    12.923    brick_state[129]_i_13_n_0
    SLICE_X34Y58         LUT4 (Prop_lut4_I2_O)        0.124    13.047 f  brick_state[117]_i_5/O
                         net (fo=4, routed)           1.021    14.068    brick_state[117]_i_5_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I2_O)        0.118    14.186 r  brick_state[116]_i_3/O
                         net (fo=1, routed)           0.760    14.946    brick_state[116]_i_3_n_0
    SLICE_X48Y63         LUT6 (Prop_lut6_I4_O)        0.326    15.272 r  brick_state[116]_i_1/O
                         net (fo=1, routed)           0.000    15.272    brick_state[116]_i_1_n_0
    SLICE_X48Y63         FDRE                                         r  brick_state_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.436    14.777    CLK_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  brick_state_reg[116]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X48Y63         FDRE (Setup_fdre_C_D)        0.029    14.950    brick_state_reg[116]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -15.272    
  -------------------------------------------------------------------
                         slack                                 -0.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 bounce_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.293ns (83.979%)  route 0.056ns (16.021%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.558     1.441    CLK_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  bounce_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  bounce_counter_reg[4]/Q
                         net (fo=4, routed)           0.056     1.661    bounce_counter_reg[4]
    SLICE_X38Y33         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.790 r  bounce_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.790    bounce_counter_reg[4]_i_1_n_6
    SLICE_X38Y33         FDRE                                         r  bounce_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.825     1.952    CLK_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  bounce_counter_reg[5]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.134     1.575    bounce_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 bounce_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.559     1.442    CLK_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  bounce_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  bounce_counter_reg[12]/Q
                         net (fo=3, routed)           0.067     1.673    bounce_counter_reg[12]
    SLICE_X38Y35         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.802 r  bounce_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.802    bounce_counter_reg[12]_i_1_n_6
    SLICE_X38Y35         FDRE                                         r  bounce_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.827     1.954    CLK_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  bounce_counter_reg[13]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.134     1.576    bounce_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 bounce_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.559     1.442    CLK_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  bounce_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  bounce_counter_reg[16]/Q
                         net (fo=3, routed)           0.067     1.673    bounce_counter_reg[16]
    SLICE_X38Y36         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.802 r  bounce_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.802    bounce_counter_reg[16]_i_1_n_6
    SLICE_X38Y36         FDRE                                         r  bounce_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.827     1.954    CLK_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  bounce_counter_reg[17]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.134     1.576    bounce_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 bounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.560     1.443    CLK_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  bounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  bounce_counter_reg[20]/Q
                         net (fo=3, routed)           0.067     1.674    bounce_counter_reg[20]
    SLICE_X38Y37         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.803 r  bounce_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.803    bounce_counter_reg[20]_i_1_n_6
    SLICE_X38Y37         FDRE                                         r  bounce_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.828     1.955    CLK_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  bounce_counter_reg[21]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X38Y37         FDRE (Hold_fdre_C_D)         0.134     1.577    bounce_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 bounce_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.561     1.444    CLK_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  bounce_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  bounce_counter_reg[24]/Q
                         net (fo=3, routed)           0.067     1.675    bounce_counter_reg[24]
    SLICE_X38Y38         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.804 r  bounce_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.804    bounce_counter_reg[24]_i_1_n_6
    SLICE_X38Y38         FDRE                                         r  bounce_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.830     1.957    CLK_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  bounce_counter_reg[25]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.134     1.578    bounce_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 bounce_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.561     1.444    CLK_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  bounce_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  bounce_counter_reg[28]/Q
                         net (fo=3, routed)           0.067     1.675    bounce_counter_reg[28]
    SLICE_X38Y39         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.804 r  bounce_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.804    bounce_counter_reg[28]_i_1_n_6
    SLICE_X38Y39         FDRE                                         r  bounce_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.830     1.957    CLK_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  bounce_counter_reg[29]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.134     1.578    bounce_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 bounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X38Y32         FDRE                                         r  bounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  bounce_counter_reg[0]/Q
                         net (fo=3, routed)           0.078     1.682    bounce_counter_reg[0]
    SLICE_X38Y32         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.811 r  bounce_counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.811    bounce_counter_reg[0]_i_1_n_6
    SLICE_X38Y32         FDRE                                         r  bounce_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.824     1.951    CLK_IBUF_BUFG
    SLICE_X38Y32         FDRE                                         r  bounce_counter_reg[1]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.134     1.574    bounce_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 bounce_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.559     1.442    CLK_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  bounce_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  bounce_counter_reg[10]/Q
                         net (fo=3, routed)           0.078     1.684    bounce_counter_reg[10]
    SLICE_X38Y34         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.813 r  bounce_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    bounce_counter_reg[8]_i_1_n_4
    SLICE_X38Y34         FDRE                                         r  bounce_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.826     1.953    CLK_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  bounce_counter_reg[11]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.134     1.576    bounce_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 bounce_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.561     1.444    CLK_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  bounce_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  bounce_counter_reg[26]/Q
                         net (fo=3, routed)           0.078     1.686    bounce_counter_reg[26]
    SLICE_X38Y38         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.815 r  bounce_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    bounce_counter_reg[24]_i_1_n_4
    SLICE_X38Y38         FDRE                                         r  bounce_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.830     1.957    CLK_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  bounce_counter_reg[27]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.134     1.578    bounce_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 bounce_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.561     1.444    CLK_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  bounce_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  bounce_counter_reg[30]/Q
                         net (fo=3, routed)           0.078     1.686    bounce_counter_reg[30]
    SLICE_X38Y39         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.815 r  bounce_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    bounce_counter_reg[28]_i_1_n_4
    SLICE_X38Y39         FDRE                                         r  bounce_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.830     1.957    CLK_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  bounce_counter_reg[31]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.134     1.578    bounce_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y39   board_x_curr_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y39   board_x_curr_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y39   board_x_curr_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y39   board_x_curr_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y40   board_x_curr_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y50   brick_state_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y54   brick_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y50   brick_state_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y52   brick_state_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   board_x_prev_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   board_x_prev_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   board_x_prev_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   board_x_prev_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   board_x_prev_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   board_x_prev_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   board_x_prev_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   board_x_prev_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   board_x_prev_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   board_x_prev_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y54   brick_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y54   brick_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y48   brick_state_reg[41]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54   brick_state_reg[44]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y26   pixel_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y26   pixel_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y18   pixel_data_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y15   pixel_data_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y15   pixel_data_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y49   brick_state_reg[50]/C



