// Seed: 2203699239
module module_0;
  always disable id_1;
endmodule
module module_1 (
    input  wire id_0,
    output tri0 id_1,
    input  wor  id_2,
    output wor  id_3
);
  parameter id_5 = ~1;
  parameter id_6 = id_5;
  parameter id_7 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd2
) (
    input  tri  id_0,
    input  tri  id_1,
    output tri1 _id_2
);
  logic [id_2 : 1] id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_4[-1] = id_0;
  wire id_5;
  ;
endmodule
