Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Jul 23 16:35:43 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file int_div5_timing_summary_routed.rpt -pb int_div5_timing_summary_routed.pb -rpx int_div5_timing_summary_routed.rpx -warn_on_violation
| Design       : int_div5
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.659        0.000                      0                   93        0.160        0.000                      0                   93        4.600        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.659        0.000                      0                   93        0.160        0.000                      0                   93        4.600        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret7_7_reg_322_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 0.722ns (16.980%)  route 3.530ns (83.020%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.672     0.672    ap_clk
    SLICE_X20Y56         FDRE                                         r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.282     0.954 r  ap_CS_fsm_reg[2]/Q
                         net (fo=18, routed)          0.926     1.880    ap_CS_fsm_state3
    SLICE_X19Y55         LUT5 (Prop_lut5_I3_O)        0.153     2.033 r  ap_return[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.675     2.708    ap_return[3]_INST_0_i_2_n_0
    SLICE_X20Y54         LUT5 (Prop_lut5_I3_O)        0.066     2.774 r  ap_return[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.687     3.461    ap_return[3]_INST_0_i_1_n_0
    SLICE_X19Y55         LUT6 (Prop_lut6_I3_O)        0.168     3.629 r  ap_return[2]_INST_0_i_2/O
                         net (fo=7, routed)           0.721     4.349    grp_lut_div5_chunk_fu_70_ap_return_1[1]
    SLICE_X21Y56         LUT5 (Prop_lut5_I1_O)        0.053     4.402 r  ap_return[1]_INST_0/O
                         net (fo=4, routed)           0.522     4.924    ap_return[1]
    SLICE_X19Y56         FDRE                                         r  q_chunk_V_ret7_7_reg_322_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.638    10.638    ap_clk
    SLICE_X19Y56         FDRE                                         r  q_chunk_V_ret7_7_reg_322_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X19Y56         FDRE (Setup_fdre_C_D)       -0.020    10.583    q_chunk_V_ret7_7_reg_322_reg[1]
  -------------------------------------------------------------------
                         required time                         10.583    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret7_3_reg_302_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.722ns (16.992%)  route 3.527ns (83.008%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.672     0.672    ap_clk
    SLICE_X20Y56         FDRE                                         r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.282     0.954 r  ap_CS_fsm_reg[2]/Q
                         net (fo=18, routed)          0.926     1.880    ap_CS_fsm_state3
    SLICE_X19Y55         LUT5 (Prop_lut5_I3_O)        0.153     2.033 r  ap_return[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.675     2.708    ap_return[3]_INST_0_i_2_n_0
    SLICE_X20Y54         LUT5 (Prop_lut5_I3_O)        0.066     2.774 r  ap_return[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.687     3.461    ap_return[3]_INST_0_i_1_n_0
    SLICE_X19Y55         LUT6 (Prop_lut6_I3_O)        0.168     3.629 r  ap_return[2]_INST_0_i_2/O
                         net (fo=7, routed)           0.721     4.349    grp_lut_div5_chunk_fu_70_ap_return_1[1]
    SLICE_X21Y56         LUT5 (Prop_lut5_I1_O)        0.053     4.402 r  ap_return[1]_INST_0/O
                         net (fo=4, routed)           0.519     4.921    ap_return[1]
    SLICE_X18Y57         FDRE                                         r  q_chunk_V_ret7_3_reg_302_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.638    10.638    ap_clk
    SLICE_X18Y57         FDRE                                         r  q_chunk_V_ret7_3_reg_302_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X18Y57         FDRE (Setup_fdre_C_D)       -0.009    10.594    q_chunk_V_ret7_3_reg_302_reg[1]
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret7_1_reg_292_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.722ns (17.609%)  route 3.378ns (82.391%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.672     0.672    ap_clk
    SLICE_X20Y56         FDRE                                         r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.282     0.954 r  ap_CS_fsm_reg[2]/Q
                         net (fo=18, routed)          0.926     1.880    ap_CS_fsm_state3
    SLICE_X19Y55         LUT5 (Prop_lut5_I3_O)        0.153     2.033 r  ap_return[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.675     2.708    ap_return[3]_INST_0_i_2_n_0
    SLICE_X20Y54         LUT5 (Prop_lut5_I3_O)        0.066     2.774 r  ap_return[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.687     3.461    ap_return[3]_INST_0_i_1_n_0
    SLICE_X19Y55         LUT6 (Prop_lut6_I3_O)        0.168     3.629 r  ap_return[2]_INST_0_i_2/O
                         net (fo=7, routed)           0.605     4.233    grp_lut_div5_chunk_fu_70_ap_return_1[1]
    SLICE_X21Y55         LUT4 (Prop_lut4_I1_O)        0.053     4.286 r  ap_return[2]_INST_0/O
                         net (fo=4, routed)           0.486     4.772    ap_return[2]
    SLICE_X19Y57         FDRE                                         r  q_chunk_V_ret7_1_reg_292_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.638    10.638    ap_clk
    SLICE_X19Y57         FDRE                                         r  q_chunk_V_ret7_1_reg_292_reg[2]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X19Y57         FDRE (Setup_fdre_C_D)       -0.032    10.571    q_chunk_V_ret7_1_reg_292_reg[2]
  -------------------------------------------------------------------
                         required time                         10.571    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret7_7_reg_322_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 0.722ns (17.632%)  route 3.373ns (82.368%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.672     0.672    ap_clk
    SLICE_X20Y56         FDRE                                         r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.282     0.954 r  ap_CS_fsm_reg[2]/Q
                         net (fo=18, routed)          0.926     1.880    ap_CS_fsm_state3
    SLICE_X19Y55         LUT5 (Prop_lut5_I3_O)        0.153     2.033 r  ap_return[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.675     2.708    ap_return[3]_INST_0_i_2_n_0
    SLICE_X20Y54         LUT5 (Prop_lut5_I3_O)        0.066     2.774 r  ap_return[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.689     3.463    ap_return[3]_INST_0_i_1_n_0
    SLICE_X19Y55         LUT6 (Prop_lut6_I5_O)        0.168     3.631 r  ap_return[2]_INST_0_i_4/O
                         net (fo=7, routed)           0.564     4.195    grp_lut_div5_chunk_fu_70_ap_return_1[0]
    SLICE_X21Y56         LUT6 (Prop_lut6_I2_O)        0.053     4.248 r  ap_return[0]_INST_0/O
                         net (fo=4, routed)           0.519     4.767    ap_return[0]
    SLICE_X19Y56         FDRE                                         r  q_chunk_V_ret7_7_reg_322_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.638    10.638    ap_clk
    SLICE_X19Y56         FDRE                                         r  q_chunk_V_ret7_7_reg_322_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X19Y56         FDRE (Setup_fdre_C_D)       -0.032    10.571    q_chunk_V_ret7_7_reg_322_reg[0]
  -------------------------------------------------------------------
                         required time                         10.571    
                         arrival time                          -4.767    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret7_1_reg_292_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.722ns (17.646%)  route 3.369ns (82.354%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.672     0.672    ap_clk
    SLICE_X20Y56         FDRE                                         r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.282     0.954 r  ap_CS_fsm_reg[2]/Q
                         net (fo=18, routed)          0.926     1.880    ap_CS_fsm_state3
    SLICE_X19Y55         LUT5 (Prop_lut5_I3_O)        0.153     2.033 r  ap_return[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.675     2.708    ap_return[3]_INST_0_i_2_n_0
    SLICE_X20Y54         LUT5 (Prop_lut5_I3_O)        0.066     2.774 r  ap_return[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.687     3.461    ap_return[3]_INST_0_i_1_n_0
    SLICE_X19Y55         LUT6 (Prop_lut6_I3_O)        0.168     3.629 r  ap_return[2]_INST_0_i_2/O
                         net (fo=7, routed)           0.721     4.349    grp_lut_div5_chunk_fu_70_ap_return_1[1]
    SLICE_X21Y56         LUT5 (Prop_lut5_I1_O)        0.053     4.402 r  ap_return[1]_INST_0/O
                         net (fo=4, routed)           0.361     4.763    ap_return[1]
    SLICE_X19Y57         FDRE                                         r  q_chunk_V_ret7_1_reg_292_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.638    10.638    ap_clk
    SLICE_X19Y57         FDRE                                         r  q_chunk_V_ret7_1_reg_292_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X19Y57         FDRE (Setup_fdre_C_D)       -0.019    10.584    q_chunk_V_ret7_1_reg_292_reg[1]
  -------------------------------------------------------------------
                         required time                         10.584    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret7_5_reg_312_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.722ns (17.574%)  route 3.386ns (82.426%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.672     0.672    ap_clk
    SLICE_X20Y56         FDRE                                         r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.282     0.954 r  ap_CS_fsm_reg[2]/Q
                         net (fo=18, routed)          0.926     1.880    ap_CS_fsm_state3
    SLICE_X19Y55         LUT5 (Prop_lut5_I3_O)        0.153     2.033 r  ap_return[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.675     2.708    ap_return[3]_INST_0_i_2_n_0
    SLICE_X20Y54         LUT5 (Prop_lut5_I3_O)        0.066     2.774 r  ap_return[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.687     3.461    ap_return[3]_INST_0_i_1_n_0
    SLICE_X19Y55         LUT6 (Prop_lut6_I3_O)        0.168     3.629 r  ap_return[2]_INST_0_i_2/O
                         net (fo=7, routed)           0.721     4.349    grp_lut_div5_chunk_fu_70_ap_return_1[1]
    SLICE_X21Y56         LUT5 (Prop_lut5_I1_O)        0.053     4.402 r  ap_return[1]_INST_0/O
                         net (fo=4, routed)           0.378     4.780    ap_return[1]
    SLICE_X18Y56         FDRE                                         r  q_chunk_V_ret7_5_reg_312_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.638    10.638    ap_clk
    SLICE_X18Y56         FDRE                                         r  q_chunk_V_ret7_5_reg_312_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X18Y56         FDRE (Setup_fdre_C_D)        0.002    10.605    q_chunk_V_ret7_5_reg_312_reg[1]
  -------------------------------------------------------------------
                         required time                         10.605    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_100_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.775ns (18.792%)  route 3.349ns (81.208%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.672     0.672    ap_clk
    SLICE_X20Y56         FDRE                                         r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.282     0.954 r  ap_CS_fsm_reg[2]/Q
                         net (fo=18, routed)          0.926     1.880    ap_CS_fsm_state3
    SLICE_X19Y55         LUT5 (Prop_lut5_I3_O)        0.153     2.033 r  ap_return[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.675     2.708    ap_return[3]_INST_0_i_2_n_0
    SLICE_X20Y54         LUT5 (Prop_lut5_I3_O)        0.066     2.774 r  ap_return[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.687     3.461    ap_return[3]_INST_0_i_1_n_0
    SLICE_X19Y55         LUT6 (Prop_lut6_I3_O)        0.168     3.629 r  ap_return[2]_INST_0_i_2/O
                         net (fo=7, routed)           0.600     4.228    grp_lut_div5_chunk_fu_70_ap_return_1[1]
    SLICE_X21Y55         LUT6 (Prop_lut6_I1_O)        0.053     4.281 r  reg_100[1]_i_2/O
                         net (fo=1, routed)           0.462     4.743    grp_lut_div5_chunk_fu_77_ap_return_1[1]
    SLICE_X20Y55         LUT6 (Prop_lut6_I0_O)        0.053     4.796 r  reg_100[1]_i_1/O
                         net (fo=1, routed)           0.000     4.796    reg_100[1]_i_1_n_0
    SLICE_X20Y55         FDRE                                         r  reg_100_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.638    10.638    ap_clk
    SLICE_X20Y55         FDRE                                         r  reg_100_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X20Y55         FDRE (Setup_fdre_C_D)        0.071    10.674    reg_100_reg[1]
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                          -4.796    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret7_3_reg_302_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.722ns (17.860%)  route 3.321ns (82.140%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.672     0.672    ap_clk
    SLICE_X20Y56         FDRE                                         r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.282     0.954 r  ap_CS_fsm_reg[2]/Q
                         net (fo=18, routed)          0.926     1.880    ap_CS_fsm_state3
    SLICE_X19Y55         LUT5 (Prop_lut5_I3_O)        0.153     2.033 r  ap_return[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.675     2.708    ap_return[3]_INST_0_i_2_n_0
    SLICE_X20Y54         LUT5 (Prop_lut5_I3_O)        0.066     2.774 r  ap_return[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.687     3.461    ap_return[3]_INST_0_i_1_n_0
    SLICE_X19Y55         LUT6 (Prop_lut6_I3_O)        0.168     3.629 r  ap_return[2]_INST_0_i_2/O
                         net (fo=7, routed)           0.605     4.233    grp_lut_div5_chunk_fu_70_ap_return_1[1]
    SLICE_X21Y55         LUT4 (Prop_lut4_I1_O)        0.053     4.286 r  ap_return[2]_INST_0/O
                         net (fo=4, routed)           0.428     4.715    ap_return[2]
    SLICE_X18Y55         FDRE                                         r  q_chunk_V_ret7_3_reg_302_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.638    10.638    ap_clk
    SLICE_X18Y55         FDRE                                         r  q_chunk_V_ret7_3_reg_302_reg[2]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X18Y55         FDRE (Setup_fdre_C_D)       -0.007    10.596    q_chunk_V_ret7_3_reg_302_reg[2]
  -------------------------------------------------------------------
                         required time                         10.596    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret7_5_reg_312_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.722ns (17.860%)  route 3.321ns (82.140%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.672     0.672    ap_clk
    SLICE_X20Y56         FDRE                                         r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.282     0.954 r  ap_CS_fsm_reg[2]/Q
                         net (fo=18, routed)          0.926     1.880    ap_CS_fsm_state3
    SLICE_X19Y55         LUT5 (Prop_lut5_I3_O)        0.153     2.033 r  ap_return[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.675     2.708    ap_return[3]_INST_0_i_2_n_0
    SLICE_X20Y54         LUT5 (Prop_lut5_I3_O)        0.066     2.774 r  ap_return[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.687     3.461    ap_return[3]_INST_0_i_1_n_0
    SLICE_X19Y55         LUT6 (Prop_lut6_I3_O)        0.168     3.629 r  ap_return[2]_INST_0_i_2/O
                         net (fo=7, routed)           0.605     4.233    grp_lut_div5_chunk_fu_70_ap_return_1[1]
    SLICE_X21Y55         LUT4 (Prop_lut4_I1_O)        0.053     4.286 r  ap_return[2]_INST_0/O
                         net (fo=4, routed)           0.428     4.715    ap_return[2]
    SLICE_X18Y56         FDRE                                         r  q_chunk_V_ret7_5_reg_312_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.638    10.638    ap_clk
    SLICE_X18Y56         FDRE                                         r  q_chunk_V_ret7_5_reg_312_reg[2]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X18Y56         FDRE (Setup_fdre_C_D)       -0.006    10.597    q_chunk_V_ret7_5_reg_312_reg[2]
  -------------------------------------------------------------------
                         required time                         10.597    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret7_7_reg_322_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 0.722ns (18.104%)  route 3.266ns (81.896%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.672     0.672    ap_clk
    SLICE_X20Y56         FDRE                                         r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.282     0.954 r  ap_CS_fsm_reg[2]/Q
                         net (fo=18, routed)          0.926     1.880    ap_CS_fsm_state3
    SLICE_X19Y55         LUT5 (Prop_lut5_I3_O)        0.153     2.033 r  ap_return[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.675     2.708    ap_return[3]_INST_0_i_2_n_0
    SLICE_X20Y54         LUT5 (Prop_lut5_I3_O)        0.066     2.774 r  ap_return[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.687     3.461    ap_return[3]_INST_0_i_1_n_0
    SLICE_X19Y55         LUT6 (Prop_lut6_I3_O)        0.168     3.629 r  ap_return[2]_INST_0_i_2/O
                         net (fo=7, routed)           0.605     4.233    grp_lut_div5_chunk_fu_70_ap_return_1[1]
    SLICE_X21Y55         LUT4 (Prop_lut4_I1_O)        0.053     4.286 r  ap_return[2]_INST_0/O
                         net (fo=4, routed)           0.374     4.660    ap_return[2]
    SLICE_X19Y56         FDRE                                         r  q_chunk_V_ret7_7_reg_322_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.638    10.638    ap_clk
    SLICE_X19Y56         FDRE                                         r  q_chunk_V_ret7_7_reg_322_reg[2]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X19Y56         FDRE (Setup_fdre_C_D)       -0.030    10.573    q_chunk_V_ret7_7_reg_322_reg[2]
  -------------------------------------------------------------------
                         required time                         10.573    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                  5.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.439%)  route 0.099ns (45.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.283     0.283    ap_clk
    SLICE_X20Y56         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[1]/Q
                         net (fo=17, routed)          0.099     0.500    ap_CS_fsm_state2
    SLICE_X20Y56         FDRE                                         r  ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.298     0.298    ap_clk
    SLICE_X20Y56         FDRE                                         r  ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y56         FDRE (Hold_fdre_C_D)         0.042     0.340    ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.340    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.146ns (49.896%)  route 0.147ns (50.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.283     0.283    ap_clk
    SLICE_X20Y56         FDRE                                         r  ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.118     0.401 f  ap_CS_fsm_reg[5]/Q
                         net (fo=12, routed)          0.147     0.548    ap_done
    SLICE_X20Y56         LUT6 (Prop_lut6_I1_O)        0.028     0.576 r  ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.576    ap_NS_fsm[1]
    SLICE_X20Y56         FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.298     0.298    ap_clk
    SLICE_X20Y56         FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y56         FDRE (Hold_fdre_C_D)         0.087     0.385    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_100_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.146ns (54.732%)  route 0.121ns (45.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.283     0.283    ap_clk
    SLICE_X20Y56         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[1]/Q
                         net (fo=17, routed)          0.121     0.522    ap_CS_fsm_state2
    SLICE_X21Y56         LUT6 (Prop_lut6_I4_O)        0.028     0.550 r  reg_100[2]_i_1/O
                         net (fo=1, routed)           0.000     0.550    reg_100[2]_i_1_n_0
    SLICE_X21Y56         FDRE                                         r  reg_100_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.298     0.298    ap_clk
    SLICE_X21Y56         FDRE                                         r  reg_100_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y56         FDRE (Hold_fdre_C_D)         0.060     0.358    reg_100_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.550    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 reg_100_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_100_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.839%)  route 0.140ns (52.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.283     0.283    ap_clk
    SLICE_X21Y55         FDRE                                         r  reg_100_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y55         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  reg_100_reg[0]/Q
                         net (fo=2, routed)           0.140     0.523    reg_100[0]
    SLICE_X21Y55         LUT6 (Prop_lut6_I5_O)        0.028     0.551 r  reg_100[0]_i_1/O
                         net (fo=1, routed)           0.000     0.551    reg_100[0]_i_1_n_0
    SLICE_X21Y55         FDRE                                         r  reg_100_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.298     0.298    ap_clk
    SLICE_X21Y55         FDRE                                         r  reg_100_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y55         FDRE (Hold_fdre_C_D)         0.060     0.358    reg_100_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 reg_100_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_100_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.146ns (49.397%)  route 0.150ns (50.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.283     0.283    ap_clk
    SLICE_X20Y55         FDRE                                         r  reg_100_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  reg_100_reg[1]/Q
                         net (fo=2, routed)           0.150     0.551    reg_100[1]
    SLICE_X20Y55         LUT6 (Prop_lut6_I5_O)        0.028     0.579 r  reg_100[1]_i_1/O
                         net (fo=1, routed)           0.000     0.579    reg_100[1]_i_1_n_0
    SLICE_X20Y55         FDRE                                         r  reg_100_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.298     0.298    ap_clk
    SLICE_X20Y55         FDRE                                         r  reg_100_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y55         FDRE (Hold_fdre_C_D)         0.087     0.385    reg_100_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.548%)  route 0.161ns (52.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.283     0.283    ap_clk
    SLICE_X20Y52         FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y52         FDSE (Prop_fdse_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[0]/Q
                         net (fo=3, routed)           0.161     0.562    ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y52         LUT3 (Prop_lut3_I1_O)        0.028     0.590 r  ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     0.590    ap_NS_fsm[0]
    SLICE_X20Y52         FDSE                                         r  ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.298     0.298    ap_clk
    SLICE_X20Y52         FDSE                                         r  ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y52         FDSE (Hold_fdse_C_D)         0.087     0.385    ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret7_6_reg_317_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.981%)  route 0.157ns (57.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.283     0.283    ap_clk
    SLICE_X20Y56         FDRE                                         r  ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[4]/Q
                         net (fo=21, routed)          0.157     0.558    ap_CS_fsm_state5
    SLICE_X19Y56         FDRE                                         r  q_chunk_V_ret7_6_reg_317_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.298     0.298    ap_clk
    SLICE_X19Y56         FDRE                                         r  q_chunk_V_ret7_6_reg_317_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X19Y56         FDRE (Hold_fdre_C_CE)        0.010     0.308    q_chunk_V_ret7_6_reg_317_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret7_6_reg_317_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.981%)  route 0.157ns (57.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.283     0.283    ap_clk
    SLICE_X20Y56         FDRE                                         r  ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[4]/Q
                         net (fo=21, routed)          0.157     0.558    ap_CS_fsm_state5
    SLICE_X19Y56         FDRE                                         r  q_chunk_V_ret7_6_reg_317_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.298     0.298    ap_clk
    SLICE_X19Y56         FDRE                                         r  q_chunk_V_ret7_6_reg_317_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X19Y56         FDRE (Hold_fdre_C_CE)        0.010     0.308    q_chunk_V_ret7_6_reg_317_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret7_6_reg_317_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.981%)  route 0.157ns (57.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.283     0.283    ap_clk
    SLICE_X20Y56         FDRE                                         r  ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[4]/Q
                         net (fo=21, routed)          0.157     0.558    ap_CS_fsm_state5
    SLICE_X19Y56         FDRE                                         r  q_chunk_V_ret7_6_reg_317_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.298     0.298    ap_clk
    SLICE_X19Y56         FDRE                                         r  q_chunk_V_ret7_6_reg_317_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X19Y56         FDRE (Hold_fdre_C_CE)        0.010     0.308    q_chunk_V_ret7_6_reg_317_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret7_7_reg_322_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.981%)  route 0.157ns (57.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.283     0.283    ap_clk
    SLICE_X20Y56         FDRE                                         r  ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[4]/Q
                         net (fo=21, routed)          0.157     0.558    ap_CS_fsm_state5
    SLICE_X19Y56         FDRE                                         r  q_chunk_V_ret7_7_reg_322_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.298     0.298    ap_clk
    SLICE_X19Y56         FDRE                                         r  q_chunk_V_ret7_7_reg_322_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X19Y56         FDRE (Hold_fdre_C_CE)        0.010     0.308    q_chunk_V_ret7_7_reg_322_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X20Y56  ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X20Y52  ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X20Y53  p_Result_14_7_reg_272_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X20Y54  p_Result_s_4_reg_237_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X18Y56  q_chunk_V_ret7_5_reg_312_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X18Y56  q_chunk_V_ret7_5_reg_312_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X19Y56  q_chunk_V_ret7_7_reg_322_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X19Y56  q_chunk_V_ret7_7_reg_322_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X19Y57  q_chunk_V_ret7_reg_287_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X19Y57  q_chunk_V_ret7_reg_287_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X20Y56  ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X20Y52  ap_CS_fsm_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X20Y53  p_Result_14_7_reg_272_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X20Y54  p_Result_s_4_reg_237_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X18Y56  q_chunk_V_ret7_5_reg_312_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X18Y56  q_chunk_V_ret7_5_reg_312_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X19Y56  q_chunk_V_ret7_7_reg_322_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X19Y56  q_chunk_V_ret7_7_reg_322_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X19Y57  q_chunk_V_ret7_reg_287_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X19Y57  q_chunk_V_ret7_reg_287_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X20Y52  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X20Y56  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X20Y56  ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X20Y52  ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X20Y56  ap_CS_fsm_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X20Y56  ap_CS_fsm_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X20Y53  p_Result_14_1_reg_242_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X21Y53  p_Result_14_1_reg_242_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X21Y57  p_Result_14_1_reg_242_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y55  p_Result_14_2_reg_247_reg[0]/C



