{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 30 13:58:19 2021 " "Info: Processing started: Tue Mar 30 13:58:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off modelCPU -c modelCPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off modelCPU -c modelCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "modelCPU EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design modelCPU" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "62 62 " "Warning: No exact pin location assignment(s) for 62 pins of 62 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[7\] " "Info: Pin dataBus\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { dataBus[7] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 232 856 1032 248 "dataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[6\] " "Info: Pin dataBus\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { dataBus[6] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 232 856 1032 248 "dataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[5\] " "Info: Pin dataBus\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { dataBus[5] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 232 856 1032 248 "dataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[4\] " "Info: Pin dataBus\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { dataBus[4] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 232 856 1032 248 "dataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[3\] " "Info: Pin dataBus\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { dataBus[3] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 232 856 1032 248 "dataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[2\] " "Info: Pin dataBus\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { dataBus[2] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 232 856 1032 248 "dataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[1\] " "Info: Pin dataBus\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { dataBus[1] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 232 856 1032 248 "dataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[0\] " "Info: Pin dataBus\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { dataBus[0] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 232 856 1032 248 "dataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p1 " "Info: Pin p1 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { p1 } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 624 592 768 640 "p1" "" } { 432 408 496 448 "p1" "" } { 616 512 592 632 "p1" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t2 " "Info: Pin t2 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { t2 } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 656 592 768 672 "t2" "" } { 464 408 496 480 "t2" "" } { 648 512 592 664 "t2" "" } { 224 544 632 240 "t2" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { t2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t3 " "Info: Pin t3 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { t3 } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 672 592 768 688 "t3" "" } { 480 408 496 496 "t3" "" } { 664 512 592 680 "t3" "" } { 240 544 632 256 "t3" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { t3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_sel\[5\] " "Info: Pin alu_sel\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { alu_sel[5] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 592 592 768 608 "alu_sel\[5..0\]" "" } { 304 408 496 320 "alu_sel\[5\]" "" } { 320 408 496 336 "alu_sel\[4\]" "" } { 584 512 592 600 "alu_sel\[5..0\]" "" } { 304 544 632 320 "alu_sel\[5..0\]" "" } { 336 408 496 352 "alu_sel\[3\]" "" } { 352 408 496 368 "alu_sel\[2\]" "" } { 368 408 496 384 "alu_sel\[1\]" "" } { 384 408 496 400 "alu_sel\[0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_sel\[4\] " "Info: Pin alu_sel\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { alu_sel[4] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 592 592 768 608 "alu_sel\[5..0\]" "" } { 304 408 496 320 "alu_sel\[5\]" "" } { 320 408 496 336 "alu_sel\[4\]" "" } { 584 512 592 600 "alu_sel\[5..0\]" "" } { 304 544 632 320 "alu_sel\[5..0\]" "" } { 336 408 496 352 "alu_sel\[3\]" "" } { 352 408 496 368 "alu_sel\[2\]" "" } { 368 408 496 384 "alu_sel\[1\]" "" } { 384 408 496 400 "alu_sel\[0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_sel\[3\] " "Info: Pin alu_sel\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { alu_sel[3] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 592 592 768 608 "alu_sel\[5..0\]" "" } { 304 408 496 320 "alu_sel\[5\]" "" } { 320 408 496 336 "alu_sel\[4\]" "" } { 584 512 592 600 "alu_sel\[5..0\]" "" } { 304 544 632 320 "alu_sel\[5..0\]" "" } { 336 408 496 352 "alu_sel\[3\]" "" } { 352 408 496 368 "alu_sel\[2\]" "" } { 368 408 496 384 "alu_sel\[1\]" "" } { 384 408 496 400 "alu_sel\[0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_sel\[2\] " "Info: Pin alu_sel\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { alu_sel[2] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 592 592 768 608 "alu_sel\[5..0\]" "" } { 304 408 496 320 "alu_sel\[5\]" "" } { 320 408 496 336 "alu_sel\[4\]" "" } { 584 512 592 600 "alu_sel\[5..0\]" "" } { 304 544 632 320 "alu_sel\[5..0\]" "" } { 336 408 496 352 "alu_sel\[3\]" "" } { 352 408 496 368 "alu_sel\[2\]" "" } { 368 408 496 384 "alu_sel\[1\]" "" } { 384 408 496 400 "alu_sel\[0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_sel\[1\] " "Info: Pin alu_sel\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { alu_sel[1] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 592 592 768 608 "alu_sel\[5..0\]" "" } { 304 408 496 320 "alu_sel\[5\]" "" } { 320 408 496 336 "alu_sel\[4\]" "" } { 584 512 592 600 "alu_sel\[5..0\]" "" } { 304 544 632 320 "alu_sel\[5..0\]" "" } { 336 408 496 352 "alu_sel\[3\]" "" } { 352 408 496 368 "alu_sel\[2\]" "" } { 368 408 496 384 "alu_sel\[1\]" "" } { 384 408 496 400 "alu_sel\[0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_sel\[0\] " "Info: Pin alu_sel\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { alu_sel[0] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 592 592 768 608 "alu_sel\[5..0\]" "" } { 304 408 496 320 "alu_sel\[5\]" "" } { 320 408 496 336 "alu_sel\[4\]" "" } { 584 512 592 600 "alu_sel\[5..0\]" "" } { 304 544 632 320 "alu_sel\[5..0\]" "" } { 336 408 496 352 "alu_sel\[3\]" "" } { 352 408 496 368 "alu_sel\[2\]" "" } { 368 408 496 384 "alu_sel\[1\]" "" } { 384 408 496 400 "alu_sel\[0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_sel\[4\] " "Info: Pin bus_sel\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bus_sel[4] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 544 592 768 560 "bus_sel\[4..0\]" "" } { 128 408 496 144 "bus_sel\[4\]" "" } { 144 408 496 160 "bus_sel\[3\]" "" } { 160 408 496 176 "bus_sel\[2\]" "" } { 176 408 496 192 "bus_sel\[1\]" "" } { 192 408 496 208 "bus_sel\[0\]" "" } { 536 512 592 552 "bus_sel\[4..0\]" "" } { 256 544 632 272 "bus_sel\[4..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus_sel[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_sel\[3\] " "Info: Pin bus_sel\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bus_sel[3] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 544 592 768 560 "bus_sel\[4..0\]" "" } { 128 408 496 144 "bus_sel\[4\]" "" } { 144 408 496 160 "bus_sel\[3\]" "" } { 160 408 496 176 "bus_sel\[2\]" "" } { 176 408 496 192 "bus_sel\[1\]" "" } { 192 408 496 208 "bus_sel\[0\]" "" } { 536 512 592 552 "bus_sel\[4..0\]" "" } { 256 544 632 272 "bus_sel\[4..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus_sel[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_sel\[2\] " "Info: Pin bus_sel\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bus_sel[2] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 544 592 768 560 "bus_sel\[4..0\]" "" } { 128 408 496 144 "bus_sel\[4\]" "" } { 144 408 496 160 "bus_sel\[3\]" "" } { 160 408 496 176 "bus_sel\[2\]" "" } { 176 408 496 192 "bus_sel\[1\]" "" } { 192 408 496 208 "bus_sel\[0\]" "" } { 536 512 592 552 "bus_sel\[4..0\]" "" } { 256 544 632 272 "bus_sel\[4..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus_sel[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_sel\[1\] " "Info: Pin bus_sel\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bus_sel[1] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 544 592 768 560 "bus_sel\[4..0\]" "" } { 128 408 496 144 "bus_sel\[4\]" "" } { 144 408 496 160 "bus_sel\[3\]" "" } { 160 408 496 176 "bus_sel\[2\]" "" } { 176 408 496 192 "bus_sel\[1\]" "" } { 192 408 496 208 "bus_sel\[0\]" "" } { 536 512 592 552 "bus_sel\[4..0\]" "" } { 256 544 632 272 "bus_sel\[4..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus_sel[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_sel\[0\] " "Info: Pin bus_sel\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bus_sel[0] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 544 592 768 560 "bus_sel\[4..0\]" "" } { 128 408 496 144 "bus_sel\[4\]" "" } { 144 408 496 160 "bus_sel\[3\]" "" } { 160 408 496 176 "bus_sel\[2\]" "" } { 176 408 496 192 "bus_sel\[1\]" "" } { 192 408 496 208 "bus_sel\[0\]" "" } { 536 512 592 552 "bus_sel\[4..0\]" "" } { 256 544 632 272 "bus_sel\[4..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus_sel[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ld_reg\[4\] " "Info: Pin ld_reg\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ld_reg[4] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 560 592 768 576 "ld_reg\[4..0\]" "" } { 224 408 496 240 "ld_reg\[2\]" "" } { 208 408 496 224 "ld_reg\[1\]" "" } { 272 408 496 288 "ld_reg\[0\]" "" } { 552 512 592 568 "ld_reg\[4..0\]" "" } { 288 544 632 304 "ld_reg\[4..0\]" "" } { 256 408 496 272 "ld_reg\[4\]" "" } { 240 408 496 256 "ld_reg\[3\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld_reg[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ld_reg\[3\] " "Info: Pin ld_reg\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ld_reg[3] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 560 592 768 576 "ld_reg\[4..0\]" "" } { 224 408 496 240 "ld_reg\[2\]" "" } { 208 408 496 224 "ld_reg\[1\]" "" } { 272 408 496 288 "ld_reg\[0\]" "" } { 552 512 592 568 "ld_reg\[4..0\]" "" } { 288 544 632 304 "ld_reg\[4..0\]" "" } { 256 408 496 272 "ld_reg\[4\]" "" } { 240 408 496 256 "ld_reg\[3\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld_reg[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ld_reg\[2\] " "Info: Pin ld_reg\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ld_reg[2] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 560 592 768 576 "ld_reg\[4..0\]" "" } { 224 408 496 240 "ld_reg\[2\]" "" } { 208 408 496 224 "ld_reg\[1\]" "" } { 272 408 496 288 "ld_reg\[0\]" "" } { 552 512 592 568 "ld_reg\[4..0\]" "" } { 288 544 632 304 "ld_reg\[4..0\]" "" } { 256 408 496 272 "ld_reg\[4\]" "" } { 240 408 496 256 "ld_reg\[3\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld_reg[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ld_reg\[1\] " "Info: Pin ld_reg\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ld_reg[1] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 560 592 768 576 "ld_reg\[4..0\]" "" } { 224 408 496 240 "ld_reg\[2\]" "" } { 208 408 496 224 "ld_reg\[1\]" "" } { 272 408 496 288 "ld_reg\[0\]" "" } { 552 512 592 568 "ld_reg\[4..0\]" "" } { 288 544 632 304 "ld_reg\[4..0\]" "" } { 256 408 496 272 "ld_reg\[4\]" "" } { 240 408 496 256 "ld_reg\[3\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld_reg[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ld_reg\[0\] " "Info: Pin ld_reg\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ld_reg[0] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 560 592 768 576 "ld_reg\[4..0\]" "" } { 224 408 496 240 "ld_reg\[2\]" "" } { 208 408 496 224 "ld_reg\[1\]" "" } { 272 408 496 288 "ld_reg\[0\]" "" } { 552 512 592 568 "ld_reg\[4..0\]" "" } { 288 544 632 304 "ld_reg\[4..0\]" "" } { 256 408 496 272 "ld_reg\[4\]" "" } { 240 408 496 256 "ld_reg\[3\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld_reg[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_sel\[2\] " "Info: Pin pc_sel\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pc_sel[2] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 576 592 768 592 "pc_sel\[2..0\]" "" } { 80 408 496 96 "pc_sel\[2\]" "" } { 96 408 496 112 "pc_sel\[1\]" "" } { 112 408 496 128 "pc_sel\[0\]" "" } { 568 512 592 584 "pc_sel\[2..0\]" "" } { 320 544 632 336 "pc_sel\[2..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_sel[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_sel\[1\] " "Info: Pin pc_sel\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pc_sel[1] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 576 592 768 592 "pc_sel\[2..0\]" "" } { 80 408 496 96 "pc_sel\[2\]" "" } { 96 408 496 112 "pc_sel\[1\]" "" } { 112 408 496 128 "pc_sel\[0\]" "" } { 568 512 592 584 "pc_sel\[2..0\]" "" } { 320 544 632 336 "pc_sel\[2..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_sel[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_sel\[0\] " "Info: Pin pc_sel\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pc_sel[0] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 576 592 768 592 "pc_sel\[2..0\]" "" } { 80 408 496 96 "pc_sel\[2\]" "" } { 96 408 496 112 "pc_sel\[1\]" "" } { 112 408 496 128 "pc_sel\[0\]" "" } { 568 512 592 584 "pc_sel\[2..0\]" "" } { 320 544 632 336 "pc_sel\[2..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_sel[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t1 " "Info: Pin t1 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { t1 } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 640 592 768 656 "t1" "" } { 448 408 496 464 "t1" "" } { 632 512 592 648 "t1" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { t1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t4 " "Info: Pin t4 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { t4 } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 688 592 768 704 "t4" "" } { 496 408 496 512 "t4" "" } { 680 512 592 696 "t4" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { t4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irld " "Info: Pin irld not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { irld } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 608 592 768 624 "irld" "" } { 288 408 496 304 "irld" "" } { 600 512 592 616 "irld" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { irld } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q_a " "Info: Pin q_a not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { q_a } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 32 872 1048 48 "q_a" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { q_a } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q_b " "Info: Pin q_b not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { q_b } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 48 872 1048 64 "q_b" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { q_b } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q_c " "Info: Pin q_c not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { q_c } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 64 872 1048 80 "q_c" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { q_c } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q_d " "Info: Pin q_d not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { q_d } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 80 872 1048 96 "q_d" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { q_d } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q_e " "Info: Pin q_e not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { q_e } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 96 872 1048 112 "q_e" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { q_e } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q_f " "Info: Pin q_f not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { q_f } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 112 872 1048 128 "q_f" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { q_f } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q_g " "Info: Pin q_g not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { q_g } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 128 872 1048 144 "q_g" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { q_g } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[4\] " "Info: Pin a\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { a[4] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 528 592 768 544 "a\[4..0\]" "" } { 0 408 496 16 "a\[0\]" "" } { 16 408 496 32 "a\[1\]" "" } { 32 408 496 48 "a\[2\]" "" } { 48 408 496 64 "a\[3\]" "" } { 64 408 496 80 "a\[4\]" "" } { 520 512 592 536 "a\[4..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[3\] " "Info: Pin a\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { a[3] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 528 592 768 544 "a\[4..0\]" "" } { 0 408 496 16 "a\[0\]" "" } { 16 408 496 32 "a\[1\]" "" } { 32 408 496 48 "a\[2\]" "" } { 48 408 496 64 "a\[3\]" "" } { 64 408 496 80 "a\[4\]" "" } { 520 512 592 536 "a\[4..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[2\] " "Info: Pin a\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { a[2] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 528 592 768 544 "a\[4..0\]" "" } { 0 408 496 16 "a\[0\]" "" } { 16 408 496 32 "a\[1\]" "" } { 32 408 496 48 "a\[2\]" "" } { 48 408 496 64 "a\[3\]" "" } { 64 408 496 80 "a\[4\]" "" } { 520 512 592 536 "a\[4..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[1\] " "Info: Pin a\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { a[1] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 528 592 768 544 "a\[4..0\]" "" } { 0 408 496 16 "a\[0\]" "" } { 16 408 496 32 "a\[1\]" "" } { 32 408 496 48 "a\[2\]" "" } { 48 408 496 64 "a\[3\]" "" } { 64 408 496 80 "a\[4\]" "" } { 520 512 592 536 "a\[4..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[0\] " "Info: Pin a\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { a[0] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 528 592 768 544 "a\[4..0\]" "" } { 0 408 496 16 "a\[0\]" "" } { 16 408 496 32 "a\[1\]" "" } { 32 408 496 48 "a\[2\]" "" } { 48 408 496 64 "a\[3\]" "" } { 64 408 496 80 "a\[4\]" "" } { 520 512 592 536 "a\[4..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[5\] " "Info: Pin seg\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { seg[5] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 16 872 1048 32 "seg\[5..0\]" "" } { 8 816 872 24 "seg\[5..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[4\] " "Info: Pin seg\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { seg[4] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 16 872 1048 32 "seg\[5..0\]" "" } { 8 816 872 24 "seg\[5..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[3\] " "Info: Pin seg\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { seg[3] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 16 872 1048 32 "seg\[5..0\]" "" } { 8 816 872 24 "seg\[5..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[2\] " "Info: Pin seg\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { seg[2] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 16 872 1048 32 "seg\[5..0\]" "" } { 8 816 872 24 "seg\[5..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[1\] " "Info: Pin seg\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { seg[1] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 16 872 1048 32 "seg\[5..0\]" "" } { 8 816 872 24 "seg\[5..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[0\] " "Info: Pin seg\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { seg[0] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 16 872 1048 32 "seg\[5..0\]" "" } { 8 816 872 24 "seg\[5..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLR " "Info: Pin CLR not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { CLR } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 40 48 216 56 "CLR" "" } { 32 216 272 48 "CLR" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tj " "Info: Pin tj not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { tj } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 152 48 216 168 "tj" "" } { 144 216 272 160 "tj" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { tj } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dp " "Info: Pin dp not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { dp } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 120 48 216 136 "dp" "" } { 112 216 272 128 "dp" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dp } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qd " "Info: Pin qd not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qd } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 136 48 216 152 "qd" "" } { 128 216 272 144 "qd" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qd } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { clk } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "showClk " "Info: Pin showClk not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { showClk } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { -64 48 216 -48 "showClk" "" } { -72 216 265 -56 "showClk" "" } { 8 576 640 24 "showClk" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { showClk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cdu_clk " "Info: Pin cdu_clk not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cdu_clk } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 632 48 216 648 "cdu_clk" "" } { 624 216 272 640 "cdu_clk" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cdu_clr " "Info: Pin cdu_clr not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cdu_clr } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 616 48 216 632 "cdu_clr" "" } { 608 216 272 624 "cdu_clr" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_clr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cdu_en " "Info: Pin cdu_en not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cdu_en } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 600 48 216 616 "cdu_en" "" } { 592 216 272 608 "cdu_en" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KWE " "Info: Pin KWE not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { KWE } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 8 48 216 24 "KWE" "" } { 0 216 272 16 "KWE" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { KWE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KRD " "Info: Pin KRD not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { KRD } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 24 48 216 40 "KRD" "" } { 16 216 272 32 "KRD" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { KRD } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "showClk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node showClk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { showClk } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { -64 48 216 -48 "showClk" "" } { -72 216 265 -56 "showClk" "" } { 8 576 640 24 "showClk" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { showClk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst1\|shixu:inst\|fstate.st1 " "Info: Destination node control:inst1\|shixu:inst\|fstate.st1" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst1|shixu:inst|fstate.st1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst1\|shixu:inst\|fstate.st2 " "Info: Destination node control:inst1\|shixu:inst\|fstate.st2" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst1|shixu:inst|fstate.st2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst1\|shixu:inst\|fstate.st3 " "Info: Destination node control:inst1\|shixu:inst\|fstate.st3" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst1|shixu:inst|fstate.st3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst1\|shixu:inst\|fstate.s_st2 " "Info: Destination node control:inst1\|shixu:inst\|fstate.s_st2" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst1|shixu:inst|fstate.s_st2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst1\|shixu:inst\|fstate.s_st3 " "Info: Destination node control:inst1\|shixu:inst\|fstate.s_st3" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst1|shixu:inst|fstate.s_st3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { clk } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control:inst1\|shixu:inst\|t2  " "Info: Automatically promoted node control:inst1\|shixu:inst\|t2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t2 " "Info: Destination node t2" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { t2 } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 656 592 768 672 "t2" "" } { 464 408 496 480 "t2" "" } { 648 512 592 664 "t2" "" } { 224 544 632 240 "t2" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { t2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst1|shixu:inst|t2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control:inst1\|shixu:inst\|fstate.st1  " "Info: Automatically promoted node control:inst1\|shixu:inst\|fstate.st1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst1\|shixu:inst\|Selector1~0 " "Info: Destination node control:inst1\|shixu:inst\|Selector1~0" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 55 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst1|shixu:inst|Selector1~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst1\|shixu:inst\|Selector2~0 " "Info: Destination node control:inst1\|shixu:inst\|Selector2~0" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 55 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst1|shixu:inst|Selector2~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst1\|shixu:inst\|fstate.s_st2~1 " "Info: Destination node control:inst1\|shixu:inst\|fstate.s_st2~1" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst1|shixu:inst|fstate.s_st2~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst1\|74273:inst3\|14 " "Info: Destination node control:inst1\|74273:inst3\|14" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst1|74273:inst3|14 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t1 " "Info: Destination node t1" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { t1 } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 640 592 768 656 "t1" "" } { 448 408 496 464 "t1" "" } { 632 512 592 648 "t1" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { t1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst1|shixu:inst|fstate.st1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control:inst1\|shixu:inst\|t3  " "Info: Automatically promoted node control:inst1\|shixu:inst\|t3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst1\|inst26 " "Info: Destination node control:inst1\|inst26" {  } { { "blocks/sourceDesign/control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/control.bdf" { { 248 96 160 296 "inst26" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst1|inst26 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t3 " "Info: Destination node t3" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { t3 } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 672 592 768 688 "t3" "" } { 480 408 496 496 "t3" "" } { 664 512 592 680 "t3" "" } { 240 544 632 256 "t3" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { t3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 29 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst1|shixu:inst|t3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "getData:inst2\|74161:inst\|f74161:sub\|104  " "Info: Automatically promoted node getData:inst2\|74161:inst\|f74161:sub\|104 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { getData:inst2|74161:inst|f74161:sub|104 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control:inst1\|inst26  " "Info: Automatically promoted node control:inst1\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/control.bdf" { { 248 96 160 296 "inst26" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst1|inst26 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLR (placed in PIN M2 (CLK11p, Input)) " "Info: Automatically promoted node CLR (placed in PIN M2 (CLK11p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { CLR } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 40 48 216 56 "CLR" "" } { 32 216 272 48 "CLR" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cdu_clr (placed in PIN N3 (CLK9p, Input)) " "Info: Automatically promoted node cdu_clr (placed in PIN N3 (CLK9p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cdu_clr } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 616 48 216 632 "cdu_clr" "" } { 608 216 272 624 "cdu_clr" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_clr } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control:inst1\|74273:inst2\|19  " "Info: Automatically promoted node control:inst1\|74273:inst2\|19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst6\|aluBus:inst\|bus_Reg\[6\]~37 " "Info: Destination node CPU:inst6\|aluBus:inst\|bus_Reg\[6\]~37" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|bus_Reg[6]~37 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst6\|aluBus:inst\|bus_Reg\[6\]~38 " "Info: Destination node CPU:inst6\|aluBus:inst\|bus_Reg\[6\]~38" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|bus_Reg[6]~38 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst6\|aluBus:inst\|bus_Reg\[6\]~39 " "Info: Destination node CPU:inst6\|aluBus:inst\|bus_Reg\[6\]~39" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|bus_Reg[6]~39 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bus_sel\[3\] " "Info: Destination node bus_sel\[3\]" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bus_sel[3] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 544 592 768 560 "bus_sel\[4..0\]" "" } { 128 408 496 144 "bus_sel\[4\]" "" } { 144 408 496 160 "bus_sel\[3\]" "" } { 160 408 496 176 "bus_sel\[2\]" "" } { 176 408 496 192 "bus_sel\[1\]" "" } { 192 408 496 208 "bus_sel\[0\]" "" } { 536 512 592 552 "bus_sel\[4..0\]" "" } { 256 544 632 272 "bus_sel\[4..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus_sel[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc_sel\[2\] " "Info: Destination node pc_sel\[2\]" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pc_sel[2] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 576 592 768 592 "pc_sel\[2..0\]" "" } { 80 408 496 96 "pc_sel\[2\]" "" } { 96 408 496 112 "pc_sel\[1\]" "" } { 112 408 496 128 "pc_sel\[0\]" "" } { 568 512 592 584 "pc_sel\[2..0\]" "" } { 320 544 632 336 "pc_sel\[2..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_sel[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst1|74273:inst2|19 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "showOut:inst5\|inst3  " "Info: Automatically promoted node showOut:inst5\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/showOut.bdf" { { 208 288 352 288 "inst3" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { showOut:inst5|inst3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "58 unused 3.3V 7 43 8 " "Info: Number of I/O pins in group: 58 (unused VREF, 3.3V VCCIO, 7 input, 43 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 43 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 39 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register CPU:inst6\|aluBus:inst\|dr1\[0\] register CPU:inst6\|aluBus:inst\|r5\[7\] -30.436 ns " "Info: Slack time is -30.436 ns between source register \"CPU:inst6\|aluBus:inst\|dr1\[0\]\" and destination register \"CPU:inst6\|aluBus:inst\|r5\[7\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.816 ns + Largest register register " "Info: + Largest register to register requirement is 0.816 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.079 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 8.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.355 ns) + CELL(0.712 ns) 3.854 ns control:inst1\|shixu:inst\|fstate.s_st2 2 REG Unassigned 3 " "Info: 2: + IC(2.355 ns) + CELL(0.712 ns) = 3.854 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'control:inst1\|shixu:inst\|fstate.s_st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.067 ns" { clk control:inst1|shixu:inst|fstate.s_st2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.046 ns) + CELL(0.357 ns) 4.257 ns control:inst1\|shixu:inst\|t2 3 COMB Unassigned 2 " "Info: 3: + IC(0.046 ns) + CELL(0.357 ns) = 4.257 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'control:inst1\|shixu:inst\|t2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { control:inst1|shixu:inst|fstate.s_st2 control:inst1|shixu:inst|t2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.507 ns) + CELL(0.000 ns) 6.764 ns control:inst1\|shixu:inst\|t2~clkctrl 4 COMB Unassigned 117 " "Info: 4: + IC(2.507 ns) + CELL(0.000 ns) = 6.764 ns; Loc. = Unassigned; Fanout = 117; COMB Node = 'control:inst1\|shixu:inst\|t2~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.507 ns" { control:inst1|shixu:inst|t2 control:inst1|shixu:inst|t2~clkctrl } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 8.079 ns CPU:inst6\|aluBus:inst\|r5\[7\] 5 REG Unassigned 1 " "Info: 5: + IC(0.697 ns) + CELL(0.618 ns) = 8.079 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'CPU:inst6\|aluBus:inst\|r5\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { control:inst1|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|r5[7] } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.474 ns ( 30.62 % ) " "Info: Total cell delay = 2.474 ns ( 30.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.605 ns ( 69.38 % ) " "Info: Total interconnect delay = 5.605 ns ( 69.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.079 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 8.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.355 ns) + CELL(0.712 ns) 3.854 ns control:inst1\|shixu:inst\|fstate.s_st2 2 REG Unassigned 3 " "Info: 2: + IC(2.355 ns) + CELL(0.712 ns) = 3.854 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'control:inst1\|shixu:inst\|fstate.s_st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.067 ns" { clk control:inst1|shixu:inst|fstate.s_st2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.046 ns) + CELL(0.357 ns) 4.257 ns control:inst1\|shixu:inst\|t2 3 COMB Unassigned 2 " "Info: 3: + IC(0.046 ns) + CELL(0.357 ns) = 4.257 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'control:inst1\|shixu:inst\|t2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { control:inst1|shixu:inst|fstate.s_st2 control:inst1|shixu:inst|t2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.507 ns) + CELL(0.000 ns) 6.764 ns control:inst1\|shixu:inst\|t2~clkctrl 4 COMB Unassigned 117 " "Info: 4: + IC(2.507 ns) + CELL(0.000 ns) = 6.764 ns; Loc. = Unassigned; Fanout = 117; COMB Node = 'control:inst1\|shixu:inst\|t2~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.507 ns" { control:inst1|shixu:inst|t2 control:inst1|shixu:inst|t2~clkctrl } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 8.079 ns CPU:inst6\|aluBus:inst\|r5\[7\] 5 REG Unassigned 1 " "Info: 5: + IC(0.697 ns) + CELL(0.618 ns) = 8.079 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'CPU:inst6\|aluBus:inst\|r5\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { control:inst1|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|r5[7] } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.474 ns ( 30.62 % ) " "Info: Total cell delay = 2.474 ns ( 30.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.605 ns ( 69.38 % ) " "Info: Total interconnect delay = 5.605 ns ( 69.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.079 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 8.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.355 ns) + CELL(0.712 ns) 3.854 ns control:inst1\|shixu:inst\|fstate.s_st2 2 REG Unassigned 3 " "Info: 2: + IC(2.355 ns) + CELL(0.712 ns) = 3.854 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'control:inst1\|shixu:inst\|fstate.s_st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.067 ns" { clk control:inst1|shixu:inst|fstate.s_st2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.046 ns) + CELL(0.357 ns) 4.257 ns control:inst1\|shixu:inst\|t2 3 COMB Unassigned 2 " "Info: 3: + IC(0.046 ns) + CELL(0.357 ns) = 4.257 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'control:inst1\|shixu:inst\|t2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { control:inst1|shixu:inst|fstate.s_st2 control:inst1|shixu:inst|t2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.507 ns) + CELL(0.000 ns) 6.764 ns control:inst1\|shixu:inst\|t2~clkctrl 4 COMB Unassigned 117 " "Info: 4: + IC(2.507 ns) + CELL(0.000 ns) = 6.764 ns; Loc. = Unassigned; Fanout = 117; COMB Node = 'control:inst1\|shixu:inst\|t2~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.507 ns" { control:inst1|shixu:inst|t2 control:inst1|shixu:inst|t2~clkctrl } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 8.079 ns CPU:inst6\|aluBus:inst\|dr1\[0\] 5 REG Unassigned 14 " "Info: 5: + IC(0.697 ns) + CELL(0.618 ns) = 8.079 ns; Loc. = Unassigned; Fanout = 14; REG Node = 'CPU:inst6\|aluBus:inst\|dr1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { control:inst1|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr1[0] } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.474 ns ( 30.62 % ) " "Info: Total cell delay = 2.474 ns ( 30.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.605 ns ( 69.38 % ) " "Info: Total interconnect delay = 5.605 ns ( 69.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.079 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 8.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.355 ns) + CELL(0.712 ns) 3.854 ns control:inst1\|shixu:inst\|fstate.s_st2 2 REG Unassigned 3 " "Info: 2: + IC(2.355 ns) + CELL(0.712 ns) = 3.854 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'control:inst1\|shixu:inst\|fstate.s_st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.067 ns" { clk control:inst1|shixu:inst|fstate.s_st2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.046 ns) + CELL(0.357 ns) 4.257 ns control:inst1\|shixu:inst\|t2 3 COMB Unassigned 2 " "Info: 3: + IC(0.046 ns) + CELL(0.357 ns) = 4.257 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'control:inst1\|shixu:inst\|t2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { control:inst1|shixu:inst|fstate.s_st2 control:inst1|shixu:inst|t2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.507 ns) + CELL(0.000 ns) 6.764 ns control:inst1\|shixu:inst\|t2~clkctrl 4 COMB Unassigned 117 " "Info: 4: + IC(2.507 ns) + CELL(0.000 ns) = 6.764 ns; Loc. = Unassigned; Fanout = 117; COMB Node = 'control:inst1\|shixu:inst\|t2~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.507 ns" { control:inst1|shixu:inst|t2 control:inst1|shixu:inst|t2~clkctrl } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 8.079 ns CPU:inst6\|aluBus:inst\|dr1\[0\] 5 REG Unassigned 14 " "Info: 5: + IC(0.697 ns) + CELL(0.618 ns) = 8.079 ns; Loc. = Unassigned; Fanout = 14; REG Node = 'CPU:inst6\|aluBus:inst\|dr1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { control:inst1|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr1[0] } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.474 ns ( 30.62 % ) " "Info: Total cell delay = 2.474 ns ( 30.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.605 ns ( 69.38 % ) " "Info: Total interconnect delay = 5.605 ns ( 69.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns   " "Info:   Micro clock to output delay of source is 0.094 ns" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns   " "Info:   Micro setup delay of destination is 0.090 ns" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "31.252 ns - Longest register register " "Info: - Longest register to register delay is 31.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst6\|aluBus:inst\|dr1\[0\] 1 REG Unassigned 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 14; REG Node = 'CPU:inst6\|aluBus:inst\|dr1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|dr1[0] } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.619 ns) 1.435 ns CPU:inst6\|aluBus:inst\|Add2~1 2 COMB Unassigned 1 " "Info: 2: + IC(0.816 ns) + CELL(0.619 ns) = 1.435 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst6\|aluBus:inst\|Add2~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { CPU:inst6|aluBus:inst|dr1[0] CPU:inst6|aluBus:inst|Add2~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.154 ns) 2.408 ns CPU:inst6\|aluBus:inst\|Mux7~2 3 COMB Unassigned 2 " "Info: 3: + IC(0.819 ns) + CELL(0.154 ns) = 2.408 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst6\|aluBus:inst\|Mux7~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { CPU:inst6|aluBus:inst|Add2~1 CPU:inst6|aluBus:inst|Mux7~2 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.350 ns) 3.239 ns CPU:inst6\|aluBus:inst\|Add3~2 4 COMB Unassigned 3 " "Info: 4: + IC(0.481 ns) + CELL(0.350 ns) = 3.239 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { CPU:inst6|aluBus:inst|Mux7~2 CPU:inst6|aluBus:inst|Add3~2 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.069 ns) 6.308 ns CPU:inst6\|aluBus:inst\|Mux6~1 5 COMB LOOP Unassigned 3 " "Info: 5: + IC(0.000 ns) + CELL(3.069 ns) = 6.308 ns; Loc. = Unassigned; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux6~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux6~1 Unassigned " "Info: Loc. = Unassigned; Node \"CPU:inst6\|aluBus:inst\|Mux6~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux6~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux6~3 Unassigned " "Info: Loc. = Unassigned; Node \"CPU:inst6\|aluBus:inst\|Mux6~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux6~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~5 Unassigned " "Info: Loc. = Unassigned; Node \"CPU:inst6\|aluBus:inst\|Add3~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux6~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux6~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { CPU:inst6|aluBus:inst|Add3~2 CPU:inst6|aluBus:inst|Mux6~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.436 ns) 7.465 ns CPU:inst6\|aluBus:inst\|Add3~6 6 COMB Unassigned 3 " "Info: 6: + IC(0.721 ns) + CELL(0.436 ns) = 7.465 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { CPU:inst6|aluBus:inst|Mux6~1 CPU:inst6|aluBus:inst|Add3~6 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.069 ns) 10.534 ns CPU:inst6\|aluBus:inst\|Mux5~1 7 COMB LOOP Unassigned 3 " "Info: 7: + IC(0.000 ns) + CELL(3.069 ns) = 10.534 ns; Loc. = Unassigned; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux5~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux5~1 Unassigned " "Info: Loc. = Unassigned; Node \"CPU:inst6\|aluBus:inst\|Mux5~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux5~3 Unassigned " "Info: Loc. = Unassigned; Node \"CPU:inst6\|aluBus:inst\|Mux5~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux5~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~9 Unassigned " "Info: Loc. = Unassigned; Node \"CPU:inst6\|aluBus:inst\|Add3~9\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux5~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux5~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~9 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { CPU:inst6|aluBus:inst|Add3~6 CPU:inst6|aluBus:inst|Mux5~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.436 ns) 11.318 ns CPU:inst6\|aluBus:inst\|Add3~10 8 COMB Unassigned 3 " "Info: 8: + IC(0.348 ns) + CELL(0.436 ns) = 11.318 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { CPU:inst6|aluBus:inst|Mux5~1 CPU:inst6|aluBus:inst|Add3~10 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.069 ns) 14.387 ns CPU:inst6\|aluBus:inst\|Mux4~1 9 COMB LOOP Unassigned 3 " "Info: 9: + IC(0.000 ns) + CELL(3.069 ns) = 14.387 ns; Loc. = Unassigned; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux4~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux4~1 Unassigned " "Info: Loc. = Unassigned; Node \"CPU:inst6\|aluBus:inst\|Mux4~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux4~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux4~3 Unassigned " "Info: Loc. = Unassigned; Node \"CPU:inst6\|aluBus:inst\|Mux4~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux4~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~13 Unassigned " "Info: Loc. = Unassigned; Node \"CPU:inst6\|aluBus:inst\|Add3~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux4~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux4~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~13 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { CPU:inst6|aluBus:inst|Add3~10 CPU:inst6|aluBus:inst|Mux4~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.436 ns) 15.171 ns CPU:inst6\|aluBus:inst\|Add3~14 10 COMB Unassigned 3 " "Info: 10: + IC(0.348 ns) + CELL(0.436 ns) = 15.171 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { CPU:inst6|aluBus:inst|Mux4~1 CPU:inst6|aluBus:inst|Add3~14 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.069 ns) 18.240 ns CPU:inst6\|aluBus:inst\|Mux3~1 11 COMB LOOP Unassigned 3 " "Info: 11: + IC(0.000 ns) + CELL(3.069 ns) = 18.240 ns; Loc. = Unassigned; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux3~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux3~1 Unassigned " "Info: Loc. = Unassigned; Node \"CPU:inst6\|aluBus:inst\|Mux3~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux3~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux3~3 Unassigned " "Info: Loc. = Unassigned; Node \"CPU:inst6\|aluBus:inst\|Mux3~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux3~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~17 Unassigned " "Info: Loc. = Unassigned; Node \"CPU:inst6\|aluBus:inst\|Add3~17\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux3~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux3~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~17 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { CPU:inst6|aluBus:inst|Add3~14 CPU:inst6|aluBus:inst|Mux3~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.436 ns) 19.024 ns CPU:inst6\|aluBus:inst\|Add3~18 12 COMB Unassigned 3 " "Info: 12: + IC(0.348 ns) + CELL(0.436 ns) = 19.024 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { CPU:inst6|aluBus:inst|Mux3~1 CPU:inst6|aluBus:inst|Add3~18 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.069 ns) 22.093 ns CPU:inst6\|aluBus:inst\|Mux2~1 13 COMB LOOP Unassigned 3 " "Info: 13: + IC(0.000 ns) + CELL(3.069 ns) = 22.093 ns; Loc. = Unassigned; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux2~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux2~1 Unassigned " "Info: Loc. = Unassigned; Node \"CPU:inst6\|aluBus:inst\|Mux2~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux2~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux2~3 Unassigned " "Info: Loc. = Unassigned; Node \"CPU:inst6\|aluBus:inst\|Mux2~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux2~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~21 Unassigned " "Info: Loc. = Unassigned; Node \"CPU:inst6\|aluBus:inst\|Add3~21\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux2~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux2~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~21 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { CPU:inst6|aluBus:inst|Add3~18 CPU:inst6|aluBus:inst|Mux2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.436 ns) 22.877 ns CPU:inst6\|aluBus:inst\|Add3~22 14 COMB Unassigned 3 " "Info: 14: + IC(0.348 ns) + CELL(0.436 ns) = 22.877 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { CPU:inst6|aluBus:inst|Mux2~1 CPU:inst6|aluBus:inst|Add3~22 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.069 ns) 25.946 ns CPU:inst6\|aluBus:inst\|Mux1~3 15 COMB LOOP Unassigned 3 " "Info: 15: + IC(0.000 ns) + CELL(3.069 ns) = 25.946 ns; Loc. = Unassigned; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux1~3'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux1~3 Unassigned " "Info: Loc. = Unassigned; Node \"CPU:inst6\|aluBus:inst\|Mux1~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux1~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux1~5 Unassigned " "Info: Loc. = Unassigned; Node \"CPU:inst6\|aluBus:inst\|Mux1~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux1~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~25 Unassigned " "Info: Loc. = Unassigned; Node \"CPU:inst6\|aluBus:inst\|Add3~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux1~3 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux1~5 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~25 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { CPU:inst6|aluBus:inst|Add3~22 CPU:inst6|aluBus:inst|Mux1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.436 ns) 27.090 ns CPU:inst6\|aluBus:inst\|Add3~26 16 COMB Unassigned 2 " "Info: 16: + IC(0.708 ns) + CELL(0.436 ns) = 27.090 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { CPU:inst6|aluBus:inst|Mux1~3 CPU:inst6|aluBus:inst|Add3~26 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.850 ns) 29.940 ns CPU:inst6\|aluBus:inst\|Mux0~4 17 COMB LOOP Unassigned 2 " "Info: 17: + IC(0.000 ns) + CELL(2.850 ns) = 29.940 ns; Loc. = Unassigned; Fanout = 2; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux0~4'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux0~4 Unassigned " "Info: Loc. = Unassigned; Node \"CPU:inst6\|aluBus:inst\|Mux0~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux0~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux0~5 Unassigned " "Info: Loc. = Unassigned; Node \"CPU:inst6\|aluBus:inst\|Mux0~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux0~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~29 Unassigned " "Info: Loc. = Unassigned; Node \"CPU:inst6\|aluBus:inst\|Add3~29\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~29 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux0~4 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux0~5 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~29 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { CPU:inst6|aluBus:inst|Add3~26 CPU:inst6|aluBus:inst|Mux0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 30.341 ns CPU:inst6\|aluBus:inst\|bus_Reg\[7\]~51 18 COMB Unassigned 1 " "Info: 18: + IC(0.129 ns) + CELL(0.272 ns) = 30.341 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU:inst6\|aluBus:inst\|bus_Reg\[7\]~51'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CPU:inst6|aluBus:inst|Mux0~4 CPU:inst6|aluBus:inst|bus_Reg[7]~51 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 30.742 ns CPU:inst6\|aluBus:inst\|bus_Reg\[7\]~52 19 COMB Unassigned 4 " "Info: 19: + IC(0.129 ns) + CELL(0.272 ns) = 30.742 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'CPU:inst6\|aluBus:inst\|bus_Reg\[7\]~52'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CPU:inst6|aluBus:inst|bus_Reg[7]~51 CPU:inst6|aluBus:inst|bus_Reg[7]~52 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.155 ns) 31.252 ns CPU:inst6\|aluBus:inst\|r5\[7\] 20 REG Unassigned 1 " "Info: 20: + IC(0.355 ns) + CELL(0.155 ns) = 31.252 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'CPU:inst6\|aluBus:inst\|r5\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { CPU:inst6|aluBus:inst|bus_Reg[7]~52 CPU:inst6|aluBus:inst|r5[7] } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "25.702 ns ( 82.24 % ) " "Info: Total cell delay = 25.702 ns ( 82.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.550 ns ( 17.76 % ) " "Info: Total interconnect delay = 5.550 ns ( 17.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "31.252 ns" { CPU:inst6|aluBus:inst|dr1[0] CPU:inst6|aluBus:inst|Add2~1 CPU:inst6|aluBus:inst|Mux7~2 CPU:inst6|aluBus:inst|Add3~2 CPU:inst6|aluBus:inst|Mux6~1 CPU:inst6|aluBus:inst|Add3~6 CPU:inst6|aluBus:inst|Mux5~1 CPU:inst6|aluBus:inst|Add3~10 CPU:inst6|aluBus:inst|Mux4~1 CPU:inst6|aluBus:inst|Add3~14 CPU:inst6|aluBus:inst|Mux3~1 CPU:inst6|aluBus:inst|Add3~18 CPU:inst6|aluBus:inst|Mux2~1 CPU:inst6|aluBus:inst|Add3~22 CPU:inst6|aluBus:inst|Mux1~3 CPU:inst6|aluBus:inst|Add3~26 CPU:inst6|aluBus:inst|Mux0~4 CPU:inst6|aluBus:inst|bus_Reg[7]~51 CPU:inst6|aluBus:inst|bus_Reg[7]~52 CPU:inst6|aluBus:inst|r5[7] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "31.252 ns" { CPU:inst6|aluBus:inst|dr1[0] CPU:inst6|aluBus:inst|Add2~1 CPU:inst6|aluBus:inst|Mux7~2 CPU:inst6|aluBus:inst|Add3~2 CPU:inst6|aluBus:inst|Mux6~1 CPU:inst6|aluBus:inst|Add3~6 CPU:inst6|aluBus:inst|Mux5~1 CPU:inst6|aluBus:inst|Add3~10 CPU:inst6|aluBus:inst|Mux4~1 CPU:inst6|aluBus:inst|Add3~14 CPU:inst6|aluBus:inst|Mux3~1 CPU:inst6|aluBus:inst|Add3~18 CPU:inst6|aluBus:inst|Mux2~1 CPU:inst6|aluBus:inst|Add3~22 CPU:inst6|aluBus:inst|Mux1~3 CPU:inst6|aluBus:inst|Add3~26 CPU:inst6|aluBus:inst|Mux0~4 CPU:inst6|aluBus:inst|bus_Reg[7]~51 CPU:inst6|aluBus:inst|bus_Reg[7]~52 CPU:inst6|aluBus:inst|r5[7] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "31.252 ns register register " "Info: Estimated most critical path is register to register delay of 31.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst6\|aluBus:inst\|dr1\[0\] 1 REG LAB_X17_Y15 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y15; Fanout = 14; REG Node = 'CPU:inst6\|aluBus:inst\|dr1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|dr1[0] } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.619 ns) 1.435 ns CPU:inst6\|aluBus:inst\|Add2~1 2 COMB LAB_X15_Y14 1 " "Info: 2: + IC(0.816 ns) + CELL(0.619 ns) = 1.435 ns; Loc. = LAB_X15_Y14; Fanout = 1; COMB Node = 'CPU:inst6\|aluBus:inst\|Add2~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { CPU:inst6|aluBus:inst|dr1[0] CPU:inst6|aluBus:inst|Add2~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.154 ns) 2.408 ns CPU:inst6\|aluBus:inst\|Mux7~2 3 COMB LAB_X18_Y15 2 " "Info: 3: + IC(0.819 ns) + CELL(0.154 ns) = 2.408 ns; Loc. = LAB_X18_Y15; Fanout = 2; COMB Node = 'CPU:inst6\|aluBus:inst\|Mux7~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { CPU:inst6|aluBus:inst|Add2~1 CPU:inst6|aluBus:inst|Mux7~2 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.350 ns) 3.239 ns CPU:inst6\|aluBus:inst\|Add3~2 4 COMB LAB_X14_Y15 3 " "Info: 4: + IC(0.481 ns) + CELL(0.350 ns) = 3.239 ns; Loc. = LAB_X14_Y15; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { CPU:inst6|aluBus:inst|Mux7~2 CPU:inst6|aluBus:inst|Add3~2 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.069 ns) 6.308 ns CPU:inst6\|aluBus:inst\|Mux6~1 5 COMB LOOP LAB_X15_Y14 3 " "Info: 5: + IC(0.000 ns) + CELL(3.069 ns) = 6.308 ns; Loc. = LAB_X15_Y14; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux6~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux6~1 LAB_X15_Y14 " "Info: Loc. = LAB_X15_Y14; Node \"CPU:inst6\|aluBus:inst\|Mux6~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux6~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux6~3 LAB_X15_Y14 " "Info: Loc. = LAB_X15_Y14; Node \"CPU:inst6\|aluBus:inst\|Mux6~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux6~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~5 LAB_X14_Y15 " "Info: Loc. = LAB_X14_Y15; Node \"CPU:inst6\|aluBus:inst\|Add3~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux6~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux6~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { CPU:inst6|aluBus:inst|Add3~2 CPU:inst6|aluBus:inst|Mux6~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.436 ns) 7.465 ns CPU:inst6\|aluBus:inst\|Add3~6 6 COMB LAB_X14_Y15 3 " "Info: 6: + IC(0.721 ns) + CELL(0.436 ns) = 7.465 ns; Loc. = LAB_X14_Y15; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { CPU:inst6|aluBus:inst|Mux6~1 CPU:inst6|aluBus:inst|Add3~6 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.069 ns) 10.534 ns CPU:inst6\|aluBus:inst\|Mux5~1 7 COMB LOOP LAB_X14_Y15 3 " "Info: 7: + IC(0.000 ns) + CELL(3.069 ns) = 10.534 ns; Loc. = LAB_X14_Y15; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux5~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux5~1 LAB_X14_Y15 " "Info: Loc. = LAB_X14_Y15; Node \"CPU:inst6\|aluBus:inst\|Mux5~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux5~3 LAB_X15_Y15 " "Info: Loc. = LAB_X15_Y15; Node \"CPU:inst6\|aluBus:inst\|Mux5~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux5~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~9 LAB_X14_Y15 " "Info: Loc. = LAB_X14_Y15; Node \"CPU:inst6\|aluBus:inst\|Add3~9\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux5~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux5~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~9 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { CPU:inst6|aluBus:inst|Add3~6 CPU:inst6|aluBus:inst|Mux5~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.436 ns) 11.318 ns CPU:inst6\|aluBus:inst\|Add3~10 8 COMB LAB_X14_Y15 3 " "Info: 8: + IC(0.348 ns) + CELL(0.436 ns) = 11.318 ns; Loc. = LAB_X14_Y15; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { CPU:inst6|aluBus:inst|Mux5~1 CPU:inst6|aluBus:inst|Add3~10 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.069 ns) 14.387 ns CPU:inst6\|aluBus:inst\|Mux4~1 9 COMB LOOP LAB_X14_Y15 3 " "Info: 9: + IC(0.000 ns) + CELL(3.069 ns) = 14.387 ns; Loc. = LAB_X14_Y15; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux4~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux4~1 LAB_X14_Y15 " "Info: Loc. = LAB_X14_Y15; Node \"CPU:inst6\|aluBus:inst\|Mux4~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux4~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux4~3 LAB_X15_Y15 " "Info: Loc. = LAB_X15_Y15; Node \"CPU:inst6\|aluBus:inst\|Mux4~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux4~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~13 LAB_X14_Y15 " "Info: Loc. = LAB_X14_Y15; Node \"CPU:inst6\|aluBus:inst\|Add3~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux4~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux4~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~13 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { CPU:inst6|aluBus:inst|Add3~10 CPU:inst6|aluBus:inst|Mux4~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.436 ns) 15.171 ns CPU:inst6\|aluBus:inst\|Add3~14 10 COMB LAB_X14_Y15 3 " "Info: 10: + IC(0.348 ns) + CELL(0.436 ns) = 15.171 ns; Loc. = LAB_X14_Y15; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { CPU:inst6|aluBus:inst|Mux4~1 CPU:inst6|aluBus:inst|Add3~14 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.069 ns) 18.240 ns CPU:inst6\|aluBus:inst\|Mux3~1 11 COMB LOOP LAB_X14_Y15 3 " "Info: 11: + IC(0.000 ns) + CELL(3.069 ns) = 18.240 ns; Loc. = LAB_X14_Y15; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux3~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux3~1 LAB_X14_Y15 " "Info: Loc. = LAB_X14_Y15; Node \"CPU:inst6\|aluBus:inst\|Mux3~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux3~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux3~3 LAB_X18_Y15 " "Info: Loc. = LAB_X18_Y15; Node \"CPU:inst6\|aluBus:inst\|Mux3~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux3~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~17 LAB_X14_Y15 " "Info: Loc. = LAB_X14_Y15; Node \"CPU:inst6\|aluBus:inst\|Add3~17\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux3~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux3~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~17 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { CPU:inst6|aluBus:inst|Add3~14 CPU:inst6|aluBus:inst|Mux3~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.436 ns) 19.024 ns CPU:inst6\|aluBus:inst\|Add3~18 12 COMB LAB_X14_Y15 3 " "Info: 12: + IC(0.348 ns) + CELL(0.436 ns) = 19.024 ns; Loc. = LAB_X14_Y15; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { CPU:inst6|aluBus:inst|Mux3~1 CPU:inst6|aluBus:inst|Add3~18 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.069 ns) 22.093 ns CPU:inst6\|aluBus:inst\|Mux2~1 13 COMB LOOP LAB_X14_Y15 3 " "Info: 13: + IC(0.000 ns) + CELL(3.069 ns) = 22.093 ns; Loc. = LAB_X14_Y15; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux2~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux2~1 LAB_X14_Y15 " "Info: Loc. = LAB_X14_Y15; Node \"CPU:inst6\|aluBus:inst\|Mux2~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux2~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux2~3 LAB_X13_Y15 " "Info: Loc. = LAB_X13_Y15; Node \"CPU:inst6\|aluBus:inst\|Mux2~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux2~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~21 LAB_X14_Y15 " "Info: Loc. = LAB_X14_Y15; Node \"CPU:inst6\|aluBus:inst\|Add3~21\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux2~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux2~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~21 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { CPU:inst6|aluBus:inst|Add3~18 CPU:inst6|aluBus:inst|Mux2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.436 ns) 22.877 ns CPU:inst6\|aluBus:inst\|Add3~22 14 COMB LAB_X14_Y15 3 " "Info: 14: + IC(0.348 ns) + CELL(0.436 ns) = 22.877 ns; Loc. = LAB_X14_Y15; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { CPU:inst6|aluBus:inst|Mux2~1 CPU:inst6|aluBus:inst|Add3~22 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.069 ns) 25.946 ns CPU:inst6\|aluBus:inst\|Mux1~3 15 COMB LOOP LAB_X11_Y15 3 " "Info: 15: + IC(0.000 ns) + CELL(3.069 ns) = 25.946 ns; Loc. = LAB_X11_Y15; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux1~3'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux1~3 LAB_X11_Y15 " "Info: Loc. = LAB_X11_Y15; Node \"CPU:inst6\|aluBus:inst\|Mux1~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux1~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux1~5 LAB_X11_Y15 " "Info: Loc. = LAB_X11_Y15; Node \"CPU:inst6\|aluBus:inst\|Mux1~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux1~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~25 LAB_X14_Y15 " "Info: Loc. = LAB_X14_Y15; Node \"CPU:inst6\|aluBus:inst\|Add3~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux1~3 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux1~5 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~25 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { CPU:inst6|aluBus:inst|Add3~22 CPU:inst6|aluBus:inst|Mux1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.436 ns) 27.090 ns CPU:inst6\|aluBus:inst\|Add3~26 16 COMB LAB_X14_Y15 2 " "Info: 16: + IC(0.708 ns) + CELL(0.436 ns) = 27.090 ns; Loc. = LAB_X14_Y15; Fanout = 2; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { CPU:inst6|aluBus:inst|Mux1~3 CPU:inst6|aluBus:inst|Add3~26 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.850 ns) 29.940 ns CPU:inst6\|aluBus:inst\|Mux0~4 17 COMB LOOP LAB_X15_Y16 2 " "Info: 17: + IC(0.000 ns) + CELL(2.850 ns) = 29.940 ns; Loc. = LAB_X15_Y16; Fanout = 2; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux0~4'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux0~4 LAB_X15_Y16 " "Info: Loc. = LAB_X15_Y16; Node \"CPU:inst6\|aluBus:inst\|Mux0~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux0~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux0~5 LAB_X15_Y16 " "Info: Loc. = LAB_X15_Y16; Node \"CPU:inst6\|aluBus:inst\|Mux0~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux0~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~29 LAB_X14_Y15 " "Info: Loc. = LAB_X14_Y15; Node \"CPU:inst6\|aluBus:inst\|Add3~29\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~29 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux0~4 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux0~5 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~29 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { CPU:inst6|aluBus:inst|Add3~26 CPU:inst6|aluBus:inst|Mux0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 30.341 ns CPU:inst6\|aluBus:inst\|bus_Reg\[7\]~51 18 COMB LAB_X15_Y16 1 " "Info: 18: + IC(0.129 ns) + CELL(0.272 ns) = 30.341 ns; Loc. = LAB_X15_Y16; Fanout = 1; COMB Node = 'CPU:inst6\|aluBus:inst\|bus_Reg\[7\]~51'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CPU:inst6|aluBus:inst|Mux0~4 CPU:inst6|aluBus:inst|bus_Reg[7]~51 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 30.742 ns CPU:inst6\|aluBus:inst\|bus_Reg\[7\]~52 19 COMB LAB_X15_Y16 4 " "Info: 19: + IC(0.129 ns) + CELL(0.272 ns) = 30.742 ns; Loc. = LAB_X15_Y16; Fanout = 4; COMB Node = 'CPU:inst6\|aluBus:inst\|bus_Reg\[7\]~52'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CPU:inst6|aluBus:inst|bus_Reg[7]~51 CPU:inst6|aluBus:inst|bus_Reg[7]~52 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.155 ns) 31.252 ns CPU:inst6\|aluBus:inst\|r5\[7\] 20 REG LAB_X15_Y16 1 " "Info: 20: + IC(0.355 ns) + CELL(0.155 ns) = 31.252 ns; Loc. = LAB_X15_Y16; Fanout = 1; REG Node = 'CPU:inst6\|aluBus:inst\|r5\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { CPU:inst6|aluBus:inst|bus_Reg[7]~52 CPU:inst6|aluBus:inst|r5[7] } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "25.702 ns ( 82.24 % ) " "Info: Total cell delay = 25.702 ns ( 82.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.550 ns ( 17.76 % ) " "Info: Total interconnect delay = 5.550 ns ( 17.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "31.252 ns" { CPU:inst6|aluBus:inst|dr1[0] CPU:inst6|aluBus:inst|Add2~1 CPU:inst6|aluBus:inst|Mux7~2 CPU:inst6|aluBus:inst|Add3~2 CPU:inst6|aluBus:inst|Mux6~1 CPU:inst6|aluBus:inst|Add3~6 CPU:inst6|aluBus:inst|Mux5~1 CPU:inst6|aluBus:inst|Add3~10 CPU:inst6|aluBus:inst|Mux4~1 CPU:inst6|aluBus:inst|Add3~14 CPU:inst6|aluBus:inst|Mux3~1 CPU:inst6|aluBus:inst|Add3~18 CPU:inst6|aluBus:inst|Mux2~1 CPU:inst6|aluBus:inst|Add3~22 CPU:inst6|aluBus:inst|Mux1~3 CPU:inst6|aluBus:inst|Add3~26 CPU:inst6|aluBus:inst|Mux0~4 CPU:inst6|aluBus:inst|bus_Reg[7]~51 CPU:inst6|aluBus:inst|bus_Reg[7]~52 CPU:inst6|aluBus:inst|r5[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_POST_FIT_LOGIC_DUPLICATION" "2 " "Info: Duplicated 2 combinational logic cells to improve design speed or routability" {  } {  } 0 0 "Duplicated %1!d! combinational logic cells to improve design speed or routability" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "51 " "Warning: Found 51 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[7\] 0 " "Info: Pin \"dataBus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[6\] 0 " "Info: Pin \"dataBus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[5\] 0 " "Info: Pin \"dataBus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[4\] 0 " "Info: Pin \"dataBus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[3\] 0 " "Info: Pin \"dataBus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[2\] 0 " "Info: Pin \"dataBus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[1\] 0 " "Info: Pin \"dataBus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[0\] 0 " "Info: Pin \"dataBus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p1 0 " "Info: Pin \"p1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t2 0 " "Info: Pin \"t2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t3 0 " "Info: Pin \"t3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_sel\[5\] 0 " "Info: Pin \"alu_sel\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_sel\[4\] 0 " "Info: Pin \"alu_sel\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_sel\[3\] 0 " "Info: Pin \"alu_sel\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_sel\[2\] 0 " "Info: Pin \"alu_sel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_sel\[1\] 0 " "Info: Pin \"alu_sel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_sel\[0\] 0 " "Info: Pin \"alu_sel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_sel\[4\] 0 " "Info: Pin \"bus_sel\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_sel\[3\] 0 " "Info: Pin \"bus_sel\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_sel\[2\] 0 " "Info: Pin \"bus_sel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_sel\[1\] 0 " "Info: Pin \"bus_sel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_sel\[0\] 0 " "Info: Pin \"bus_sel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ld_reg\[4\] 0 " "Info: Pin \"ld_reg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ld_reg\[3\] 0 " "Info: Pin \"ld_reg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ld_reg\[2\] 0 " "Info: Pin \"ld_reg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ld_reg\[1\] 0 " "Info: Pin \"ld_reg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ld_reg\[0\] 0 " "Info: Pin \"ld_reg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_sel\[2\] 0 " "Info: Pin \"pc_sel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_sel\[1\] 0 " "Info: Pin \"pc_sel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_sel\[0\] 0 " "Info: Pin \"pc_sel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t1 0 " "Info: Pin \"t1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t4 0 " "Info: Pin \"t4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "irld 0 " "Info: Pin \"irld\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_a 0 " "Info: Pin \"q_a\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_b 0 " "Info: Pin \"q_b\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_c 0 " "Info: Pin \"q_c\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_d 0 " "Info: Pin \"q_d\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_e 0 " "Info: Pin \"q_e\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_f 0 " "Info: Pin \"q_f\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_g 0 " "Info: Pin \"q_g\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[4\] 0 " "Info: Pin \"a\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[3\] 0 " "Info: Pin \"a\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[2\] 0 " "Info: Pin \"a\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[1\] 0 " "Info: Pin \"a\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[0\] 0 " "Info: Pin \"a\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[5\] 0 " "Info: Pin \"seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[4\] 0 " "Info: Pin \"seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[3\] 0 " "Info: Pin \"seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[2\] 0 " "Info: Pin \"seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[1\] 0 " "Info: Pin \"seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[0\] 0 " "Info: Pin \"seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "alu_sel\[2\] GND " "Info: Pin alu_sel\[2\] has GND driving its datain port" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { alu_sel[2] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 592 592 768 608 "alu_sel\[5..0\]" "" } { 304 408 496 320 "alu_sel\[5\]" "" } { 320 408 496 336 "alu_sel\[4\]" "" } { 584 512 592 600 "alu_sel\[5..0\]" "" } { 304 544 632 320 "alu_sel\[5..0\]" "" } { 336 408 496 352 "alu_sel\[3\]" "" } { 352 408 496 368 "alu_sel\[2\]" "" } { 368 408 496 384 "alu_sel\[1\]" "" } { 384 408 496 400 "alu_sel\[0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ld_reg\[2\] GND " "Info: Pin ld_reg\[2\] has GND driving its datain port" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ld_reg[2] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 560 592 768 576 "ld_reg\[4..0\]" "" } { 224 408 496 240 "ld_reg\[2\]" "" } { 208 408 496 224 "ld_reg\[1\]" "" } { 272 408 496 288 "ld_reg\[0\]" "" } { 552 512 592 568 "ld_reg\[4..0\]" "" } { 288 544 632 304 "ld_reg\[4..0\]" "" } { 256 408 496 272 "ld_reg\[4\]" "" } { 240 408 496 256 "ld_reg\[3\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld_reg[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "CPU:inst6\|aluBus:inst\|d\[4\]~36 " "Info: Following pins have the same output enable: CPU:inst6\|aluBus:inst\|d\[4\]~36" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dataBus\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin dataBus\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { dataBus[7] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 232 856 1032 248 "dataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dataBus\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin dataBus\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { dataBus[6] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 232 856 1032 248 "dataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dataBus\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin dataBus\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { dataBus[5] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 232 856 1032 248 "dataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dataBus\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin dataBus\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { dataBus[4] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 232 856 1032 248 "dataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dataBus\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin dataBus\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { dataBus[3] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 232 856 1032 248 "dataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dataBus\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin dataBus\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { dataBus[2] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 232 856 1032 248 "dataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dataBus\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin dataBus\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { dataBus[1] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 232 856 1032 248 "dataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dataBus\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin dataBus\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { dataBus[0] } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 232 856 1032 248 "dataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "298 " "Info: Peak virtual memory: 298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 30 13:58:22 2021 " "Info: Processing ended: Tue Mar 30 13:58:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
