#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x58dfdf3d7a30 .scope module, "tb_top" "tb_top" 2 6;
 .timescale -9 -12;
P_0x58dfdf3d4500 .param/l "SIZE" 0 2 21, +C4<00000000000000000000000100000000>;
v0x58dfdf3feb50_0 .net *"_s11", 127 0, L_0x58dfdf40ff50;  1 drivers
L_0x7ae875d160f0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x58dfdf3fec50_0 .net/2u *"_s12", 191 0, L_0x7ae875d160f0;  1 drivers
v0x58dfdf3fed30_0 .net *"_s14", 383 0, L_0x58dfdf410020;  1 drivers
L_0x7ae875d161c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x58dfdf3fedf0_0 .net/2s *"_s20", 31 0, L_0x7ae875d161c8;  1 drivers
L_0x7ae875d16210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x58dfdf3feed0_0 .net/2s *"_s24", 31 0, L_0x7ae875d16210;  1 drivers
v0x58dfdf3ff000_0 .net *"_s3", 127 0, L_0x58dfdf40fca0;  1 drivers
L_0x7ae875d16060 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x58dfdf3ff0e0_0 .net/2u *"_s4", 127 0, L_0x7ae875d16060;  1 drivers
L_0x7ae875d160a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x58dfdf3ff1c0_0 .net/2u *"_s8", 63 0, L_0x7ae875d160a8;  1 drivers
v0x58dfdf3ff2a0_0 .var "clk", 0 0;
v0x58dfdf3ff340 .array/i "con_out", 0 255, 31 0;
v0x58dfdf3ff400_0 .net "count", 7 0, v0x58dfdf3fdf40_0;  1 drivers
v0x58dfdf3ff510_0 .var "enable", 0 0;
v0x58dfdf3ff5b0_0 .var/i "i", 31 0;
v0x58dfdf3ff670_0 .var/i "max_position", 31 0;
v0x58dfdf3ff750_0 .net/real "out", 0 0, L_0x58dfdf4107e0;  1 drivers
v0x58dfdf3ff7f0_0 .net/real "out2", 0 0, L_0x58dfdf411070;  1 drivers
v0x58dfdf3ff890_0 .var "reset", 0 0;
v0x58dfdf3ff980_0 .net "s1", 255 0, L_0x58dfdf40fdc0;  1 drivers
v0x58dfdf3ffa20_0 .net "s2", 255 0, L_0x58dfdf410240;  1 drivers
v0x58dfdf3ffaf0_0 .net "s3", 255 0, L_0x58dfdf410380;  1 drivers
L_0x7ae875d16018 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x58dfdf3ffbc0_0 .net "tmp", 255 0, L_0x7ae875d16018;  1 drivers
E_0x58dfdf3ba7f0 .event edge, v0x58dfdf3fc6e0_0;
L_0x58dfdf40fca0 .part L_0x7ae875d16018, 0, 128;
L_0x58dfdf40fdc0 .concat [ 128 128 0 0], L_0x7ae875d16060, L_0x58dfdf40fca0;
L_0x58dfdf40ff50 .part L_0x7ae875d16018, 0, 128;
L_0x58dfdf410020 .concat [ 192 128 64 0], L_0x7ae875d160f0, L_0x58dfdf40ff50, L_0x7ae875d160a8;
L_0x58dfdf410240 .part L_0x58dfdf410020, 0, 256;
L_0x58dfdf410950 .cast/real.s L_0x7ae875d161c8;
L_0x58dfdf410ad0 .cast/real.s L_0x7ae875d16210;
S_0x58dfdf3d7790 .scope module, "ac" "autocorrelation" 2 67, 3 6 0, S_0x58dfdf3d7a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "count"
    .port_info 3 /INPUT 256 "signal_1"
    .port_info 4 /INPUT 256 "signal_2"
    .port_info 5 /OUTPUT 256 "out"
P_0x58dfdf3d8c60 .param/l "C_WIDTH" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x58dfdf3d8ca0 .param/l "WIDTH" 0 3 6, +C4<00000000000000000000000100000000>;
v0x58dfdf3c9330_0 .var/i "a", 31 0;
v0x58dfdf3fc620_0 .net "clk", 0 0, v0x58dfdf3ff2a0_0;  1 drivers
v0x58dfdf3fc6e0_0 .net "count", 7 0, v0x58dfdf3fdf40_0;  alias, 1 drivers
v0x58dfdf3fc7a0_0 .net "out", 255 0, L_0x58dfdf410380;  alias, 1 drivers
v0x58dfdf3fc880_0 .net "reset", 0 0, v0x58dfdf3ff890_0;  1 drivers
v0x58dfdf3fc990_0 .net "signal_1", 255 0, L_0x58dfdf40fdc0;  alias, 1 drivers
v0x58dfdf3fca70_0 .net "signal_2", 255 0, L_0x58dfdf410240;  alias, 1 drivers
v0x58dfdf3fcb50_0 .var/i "tmp", 31 0;
E_0x58dfdf3bb6a0 .event posedge, v0x58dfdf3fc620_0;
L_0x58dfdf410380 .extend/s 256, v0x58dfdf3fcb50_0;
S_0x58dfdf3fccf0 .scope module, "cc" "channel_capacity" 2 83, 4 12 0, S_0x58dfdf3d7a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "W"
    .port_info 1 /INPUT 1 "N"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "C"
v0x58dfdf3fd290_0 .net/real "C", 0 0, L_0x58dfdf411070;  alias, 1 drivers
L_0x7ae875d162e8 .functor BUFT 1, Cr<m4000000000000000gfc2>, C4<0>, C4<0>, C4<0>;
v0x58dfdf3fd370_0 .net/real "N", 0 0, L_0x7ae875d162e8;  1 drivers
L_0x7ae875d16330 .functor BUFT 1, Cr<m7c00000000000000gfc6>, C4<0>, C4<0>, C4<0>;
v0x58dfdf3fd430_0 .net/real "S", 0 0, L_0x7ae875d16330;  1 drivers
L_0x7ae875d162a0 .functor BUFT 1, Cr<m4000000000000000gfc2>, C4<0>, C4<0>, C4<0>;
v0x58dfdf3fd4d0_0 .net/real "W", 0 0, L_0x7ae875d162a0;  1 drivers
L_0x7ae875d16258 .functor BUFT 1, Cr<m4000000000000000gfc2>, C4<0>, C4<0>, C4<0>;
v0x58dfdf3fd590_0 .net/real *"_s0", 0 0, L_0x7ae875d16258;  1 drivers
v0x58dfdf3fd6a0_0 .net/real *"_s10", 0 0, L_0x58dfdf410f80;  1 drivers
v0x58dfdf3fd760_0 .net/real *"_s2", 0 0, L_0x58dfdf410c10;  1 drivers
v0x58dfdf3fd840_0 .net/real *"_s4", 0 0, L_0x58dfdf410cb0;  1 drivers
v0x58dfdf3fd920_0 .net *"_s6", 31 0, L_0x58dfdf410da0;  1 drivers
v0x58dfdf3fda00_0 .net *"_s9", 31 0, L_0x58dfdf410e90;  1 drivers
L_0x58dfdf410c10 .arith/div.r 1, L_0x7ae875d16330, L_0x7ae875d162e8;
L_0x58dfdf410cb0 .arith/sum.r 1, L_0x7ae875d16258, L_0x58dfdf410c10;
L_0x58dfdf410da0 .cast/int 32, L_0x58dfdf410cb0;
L_0x58dfdf410e90 .ufunc TD_tb_top.cc.clogb2, 32, L_0x58dfdf410da0 (v0x58dfdf3fd1b0_0) v0x58dfdf3fd0b0_0 S_0x58dfdf3fcee0;
L_0x58dfdf410f80 .cast/real L_0x58dfdf410e90;
L_0x58dfdf411070 .arith/mult.r 1, L_0x7ae875d162a0, L_0x58dfdf410f80;
S_0x58dfdf3fcee0 .scope function, "clogb2" "clogb2" 4 22, 4 22 0, S_0x58dfdf3fccf0;
 .timescale 0 0;
v0x58dfdf3fd0b0_0 .var/i "clogb2", 31 0;
v0x58dfdf3fd1b0_0 .var/i "value", 31 0;
TD_tb_top.cc.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58dfdf3fd0b0_0, 0, 32;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x58dfdf3fd1b0_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x58dfdf3fd1b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x58dfdf3fd1b0_0, 0, 32;
    %load/vec4 v0x58dfdf3fd0b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x58dfdf3fd0b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x58dfdf3fdb60 .scope module, "cnt" "counter" 2 11, 5 1 0, S_0x58dfdf3d7a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 8 "count"
P_0x58dfdf3fdce0 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
v0x58dfdf3fde70_0 .net "clk", 0 0, v0x58dfdf3ff2a0_0;  alias, 1 drivers
v0x58dfdf3fdf40_0 .var "count", 7 0;
v0x58dfdf3fe010_0 .net "enable", 0 0, v0x58dfdf3ff510_0;  1 drivers
v0x58dfdf3fe0e0_0 .net "reset", 0 0, v0x58dfdf3ff890_0;  alias, 1 drivers
S_0x58dfdf3fe220 .scope module, "ga" "gain_advantage" 2 76, 6 7 0, S_0x58dfdf3d7a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "beta"
    .port_info 1 /INPUT 1 "signal"
    .port_info 2 /INPUT 1 "noise"
    .port_info 3 /OUTPUT 1 "out"
L_0x7ae875d16138 .functor BUFT 1, Cr<m6000000000000000gfc3>, C4<0>, C4<0>, C4<0>;
v0x58dfdf3fe3f0_0 .net/real *"_s0", 0 0, L_0x7ae875d16138;  1 drivers
v0x58dfdf3fe4d0_0 .net/real *"_s3", 0 0, L_0x58dfdf4104c0;  1 drivers
v0x58dfdf3fe5b0_0 .net/real *"_s5", 0 0, L_0x58dfdf4105b0;  1 drivers
v0x58dfdf3fe6a0_0 .net/real *"_s7", 0 0, L_0x58dfdf4106f0;  1 drivers
L_0x7ae875d16180 .functor BUFT 1, Cr<m4395810624dd3000gfbf>, C4<0>, C4<0>, C4<0>;
v0x58dfdf3fe780_0 .net/real "beta", 0 0, L_0x7ae875d16180;  1 drivers
v0x58dfdf3fe890_0 .net/real "noise", 0 0, L_0x58dfdf410ad0;  1 drivers
v0x58dfdf3fe950_0 .net/real "out", 0 0, L_0x58dfdf4107e0;  alias, 1 drivers
v0x58dfdf3fea10_0 .net/real "signal", 0 0, L_0x58dfdf410950;  1 drivers
L_0x58dfdf4104c0 .arith/mult.r 1, L_0x7ae875d16180, L_0x7ae875d16138;
L_0x58dfdf4105b0 .arith/mult.r 1, L_0x58dfdf4104c0, L_0x7ae875d16180;
L_0x58dfdf4106f0 .arith/mult.r 1, L_0x58dfdf4105b0, L_0x58dfdf410950;
L_0x58dfdf4107e0 .arith/div.r 1, L_0x58dfdf4106f0, L_0x58dfdf410ad0;
    .scope S_0x58dfdf3fdb60;
T_1 ;
    %wait E_0x58dfdf3bb6a0;
    %load/vec4 v0x58dfdf3fe0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x58dfdf3fdf40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x58dfdf3fe010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x58dfdf3fdf40_0;
    %xor/r;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_1.4, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x58dfdf3fdf40_0, 0, 8;
T_1.4 ;
    %load/vec4 v0x58dfdf3fdf40_0;
    %addi 1, 0, 8;
    %store/vec4 v0x58dfdf3fdf40_0, 0, 8;
    %vpi_call 5 20 "$display", "count is %d \012", v0x58dfdf3fdf40_0 {0 0 0};
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x58dfdf3d7790;
T_2 ;
    %wait E_0x58dfdf3bb6a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58dfdf3c9330_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x58dfdf3c9330_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x58dfdf3fc6e0_0;
    %pad/u 32;
    %load/vec4 v0x58dfdf3c9330_0;
    %sub;
    %cmp/u;
    %jmp/0xz  T_2.2, 5;
    %load/vec4 v0x58dfdf3fcb50_0;
    %load/vec4 v0x58dfdf3fc990_0;
    %load/vec4 v0x58dfdf3c9330_0;
    %part/s 1;
    %pad/u 32;
    %load/vec4 v0x58dfdf3fca70_0;
    %load/vec4 v0x58dfdf3fc6e0_0;
    %pad/u 32;
    %load/vec4 v0x58dfdf3c9330_0;
    %sub;
    %part/u 1;
    %pad/u 32;
    %mul;
    %add;
    %assign/vec4 v0x58dfdf3fcb50_0, 0;
T_2.2 ;
    %load/vec4 v0x58dfdf3c9330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x58dfdf3c9330_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x58dfdf3d7a30;
T_3 ;
    %wait E_0x58dfdf3ba7f0;
    %load/vec4 v0x58dfdf3ffaf0_0;
    %pad/u 32;
    %load/vec4 v0x58dfdf3ff400_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x58dfdf3ff340, 4, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x58dfdf3d7a30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58dfdf3ff2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58dfdf3ff890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58dfdf3ff510_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x58dfdf3d7a30;
T_5 ;
    %vpi_call 2 43 "$dumpfile", "counter.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x58dfdf3d7a30;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x58dfdf3ff2a0_0;
    %nor/r;
    %store/vec4 v0x58dfdf3ff2a0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x58dfdf3d7a30;
T_7 ;
    %delay 2555000, 0;
    %vpi_call 2 54 "$display", "The gain advantage of our sample is %f \012", v0x58dfdf3ff750_0 {0 0 0};
    %vpi_call 2 55 "$display", "The channel capacity of our sample is %f \012", v0x58dfdf3ff7f0_0 {0 0 0};
    %pushi/real 1954650009, 4063; load=0.227551
    %pushi/real 409151, 4041; load=0.227551
    %add/wr;
    %vpi_call 2 56 "$display", "The channel capacity to Bandwidth ratio is is %f \012", W<0,r> {0 1 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58dfdf3ff670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58dfdf3ff5b0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x58dfdf3ff5b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_7.1, 5;
    %ix/getv/s 4, v0x58dfdf3ff670_0;
    %load/vec4a v0x58dfdf3ff340, 4;
    %ix/getv/s 4, v0x58dfdf3ff5b0_0;
    %load/vec4a v0x58dfdf3ff340, 4;
    %cmp/s;
    %jmp/0xz  T_7.2, 5;
    %load/vec4 v0x58dfdf3ff5b0_0;
    %store/vec4 v0x58dfdf3ff670_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x58dfdf3ff5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x58dfdf3ff5b0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %vpi_call 2 61 "$display", "for auto correlation, the position N where it seems", " to be correlated perfectly is at position %d with a ", v0x58dfdf3ff670_0, "score %d\012", &A<v0x58dfdf3ff340, v0x58dfdf3ff670_0 > {0 0 0};
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb_top.v";
    "./autocorrelation.v";
    "./channel_capacity.v";
    "./counter.v";
    "./gain_advantage.v";
