

================================================================
== Vitis HLS Report for 'load_dense_accoding_A'
================================================================
* Date:           Thu Sep 11 18:20:09 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                           |                                                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                          Instance                         |                     Module                     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391  |load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1  |       18|       18|  72.000 ns|  72.000 ns|   18|   18|       no|
        |grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429  |load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435  |load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 8 
6 --> 7 
7 --> 8 
8 --> 9 19 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.41>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 20 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%map_buf_0_loc_2 = alloca i32 1"   --->   Operation 21 'alloca' 'map_buf_0_loc_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%map_buf_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %map_buf_0" [src/spmm_device_fpga.cpp:57]   --->   Operation 22 'read' 'map_buf_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.41ns)   --->   "%store_ln51 = store i32 0, i32 %i_3" [src/spmm_device_fpga.cpp:51]   --->   Operation 23 'store' 'store_ln51' <Predicate = true> <Delay = 0.41>

State 2 <SV = 1> <Delay = 0.38>
ST_2 : Operation 24 [2/2] (0.38ns)   --->   "%call_ln57 = call void @load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1, i32 %map_buf_0_read, i32 %map_buf_0, i4 %map_buf_15, i2 %map_buf_14, i3 %map_buf_13, i3 %map_buf_12, i4 %map_buf_11, i4 %map_buf_10, i4 %map_buf_9, i4 %map_buf_8, i1 %map_buf_7, i2 %map_buf_6, i3 %map_buf_5, i3 %map_buf_4, i1 %map_buf_3, i2 %map_buf_2, i1 %map_buf_1, i32 %map_buf_0_loc_2" [src/spmm_device_fpga.cpp:57]   --->   Operation 24 'call' 'call_ln57' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.02>
ST_3 : Operation 25 [1/2] (1.02ns)   --->   "%call_ln57 = call void @load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1, i32 %map_buf_0_read, i32 %map_buf_0, i4 %map_buf_15, i2 %map_buf_14, i3 %map_buf_13, i3 %map_buf_12, i4 %map_buf_11, i4 %map_buf_10, i4 %map_buf_9, i4 %map_buf_8, i1 %map_buf_7, i2 %map_buf_6, i3 %map_buf_5, i3 %map_buf_4, i1 %map_buf_3, i2 %map_buf_2, i1 %map_buf_1, i32 %map_buf_0_loc_2" [src/spmm_device_fpga.cpp:57]   --->   Operation 25 'call' 'call_ln57' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.11>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K"   --->   Operation 26 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B"   --->   Operation 27 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_48 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read15"   --->   Operation 28 'read' 'p_read_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_49 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read14"   --->   Operation 29 'read' 'p_read_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_50 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read13"   --->   Operation 30 'read' 'p_read_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_51 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read12"   --->   Operation 31 'read' 'p_read_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_52 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read11"   --->   Operation 32 'read' 'p_read_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%p_read1027 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read10"   --->   Operation 33 'read' 'p_read1027' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%p_read926 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read9"   --->   Operation 34 'read' 'p_read926' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%p_read825 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read8"   --->   Operation 35 'read' 'p_read825' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%p_read724 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read7"   --->   Operation 36 'read' 'p_read724' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%p_read623 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read6"   --->   Operation 37 'read' 'p_read623' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_read522 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read5"   --->   Operation 38 'read' 'p_read522' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%p_read421 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read4"   --->   Operation 39 'read' 'p_read421' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%p_read320 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read3"   --->   Operation 40 'read' 'p_read320' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%p_read219 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read2"   --->   Operation 41 'read' 'p_read219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%p_read118 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read1"   --->   Operation 42 'read' 'p_read118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%p_read17 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read"   --->   Operation 43 'read' 'p_read17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty = trunc i32 %K_read"   --->   Operation 44 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_8, void @empty_14, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.85ns)   --->   "%cmp285 = icmp_sgt  i32 %K_read, i32 0"   --->   Operation 46 'icmp' 'cmp285' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i32 %K_read" [src/spmm_device_fpga.cpp:62]   --->   Operation 47 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%map_buf_1_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %map_buf_1"   --->   Operation 48 'read' 'map_buf_1_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%map_buf_1_load_cast = zext i1 %map_buf_1_read"   --->   Operation 49 'zext' 'map_buf_1_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%map_buf_2_read = read i2 @_ssdm_op_Read.ap_auto.i2P0A, i2 %map_buf_2"   --->   Operation 50 'read' 'map_buf_2_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%map_buf_2_load_cast = zext i2 %map_buf_2_read"   --->   Operation 51 'zext' 'map_buf_2_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%map_buf_3_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %map_buf_3"   --->   Operation 52 'read' 'map_buf_3_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.27ns)   --->   "%map_buf_3_load_cast_cast = select i1 %map_buf_3_read, i32 3, i32 0"   --->   Operation 53 'select' 'map_buf_3_load_cast_cast' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%map_buf_4_read = read i3 @_ssdm_op_Read.ap_auto.i3P0A, i3 %map_buf_4"   --->   Operation 54 'read' 'map_buf_4_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%map_buf_4_load_cast = zext i3 %map_buf_4_read"   --->   Operation 55 'zext' 'map_buf_4_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%map_buf_5_read = read i3 @_ssdm_op_Read.ap_auto.i3P0A, i3 %map_buf_5"   --->   Operation 56 'read' 'map_buf_5_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%map_buf_5_load_cast = zext i3 %map_buf_5_read"   --->   Operation 57 'zext' 'map_buf_5_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%map_buf_6_read = read i2 @_ssdm_op_Read.ap_auto.i2P0A, i2 %map_buf_6"   --->   Operation 58 'read' 'map_buf_6_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%map_buf_6_load_cast = sext i2 %map_buf_6_read"   --->   Operation 59 'sext' 'map_buf_6_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%map_buf_6_load_cast_cast = zext i3 %map_buf_6_load_cast"   --->   Operation 60 'zext' 'map_buf_6_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%map_buf_7_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %map_buf_7"   --->   Operation 61 'read' 'map_buf_7_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.35ns)   --->   "%map_buf_7_load_cast_cast = select i1 %map_buf_7_read, i32 7, i32 0"   --->   Operation 62 'select' 'map_buf_7_load_cast_cast' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%map_buf_8_read = read i4 @_ssdm_op_Read.ap_auto.i4P0A, i4 %map_buf_8"   --->   Operation 63 'read' 'map_buf_8_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%map_buf_8_load_cast = zext i4 %map_buf_8_read"   --->   Operation 64 'zext' 'map_buf_8_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%map_buf_9_read = read i4 @_ssdm_op_Read.ap_auto.i4P0A, i4 %map_buf_9"   --->   Operation 65 'read' 'map_buf_9_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%map_buf_9_load_cast = zext i4 %map_buf_9_read"   --->   Operation 66 'zext' 'map_buf_9_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%map_buf_10_read = read i4 @_ssdm_op_Read.ap_auto.i4P0A, i4 %map_buf_10"   --->   Operation 67 'read' 'map_buf_10_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%map_buf_10_load_cast = zext i4 %map_buf_10_read"   --->   Operation 68 'zext' 'map_buf_10_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%map_buf_11_read = read i4 @_ssdm_op_Read.ap_auto.i4P0A, i4 %map_buf_11"   --->   Operation 69 'read' 'map_buf_11_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%map_buf_11_load_cast = zext i4 %map_buf_11_read"   --->   Operation 70 'zext' 'map_buf_11_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%map_buf_12_read = read i3 @_ssdm_op_Read.ap_auto.i3P0A, i3 %map_buf_12"   --->   Operation 71 'read' 'map_buf_12_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%map_buf_12_load_cast_cast = sext i3 %map_buf_12_read"   --->   Operation 72 'sext' 'map_buf_12_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%map_buf_12_load_cast_cast_cast = zext i4 %map_buf_12_load_cast_cast"   --->   Operation 73 'zext' 'map_buf_12_load_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%map_buf_13_read = read i3 @_ssdm_op_Read.ap_auto.i3P0A, i3 %map_buf_13"   --->   Operation 74 'read' 'map_buf_13_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%map_buf_13_load_cast_cast = sext i3 %map_buf_13_read"   --->   Operation 75 'sext' 'map_buf_13_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%map_buf_13_load_cast_cast_cast = zext i4 %map_buf_13_load_cast_cast"   --->   Operation 76 'zext' 'map_buf_13_load_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%map_buf_14_read = read i2 @_ssdm_op_Read.ap_auto.i2P0A, i2 %map_buf_14"   --->   Operation 77 'read' 'map_buf_14_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%map_buf_14_load_cast_cast = sext i2 %map_buf_14_read"   --->   Operation 78 'sext' 'map_buf_14_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%map_buf_14_load_cast_cast_cast = zext i4 %map_buf_14_load_cast_cast"   --->   Operation 79 'zext' 'map_buf_14_load_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%map_buf_15_read = read i4 @_ssdm_op_Read.ap_auto.i4P0A, i4 %map_buf_15"   --->   Operation 80 'read' 'map_buf_15_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i4 %map_buf_15_read" [src/spmm_device_fpga.cpp:51]   --->   Operation 81 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.25ns)   --->   "%empty_37 = select i1 %cmp285, i31 %empty, i31 0"   --->   Operation 82 'select' 'empty_37' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i31 %empty_37" [src/spmm_device_fpga.cpp:51]   --->   Operation 83 'zext' 'zext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.cond2" [src/spmm_device_fpga.cpp:51]   --->   Operation 84 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.34>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%i = load i32 %i_3" [src/spmm_device_fpga.cpp:51]   --->   Operation 85 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i32 %i" [src/spmm_device_fpga.cpp:51]   --->   Operation 86 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %i, i32 4, i32 31" [src/spmm_device_fpga.cpp:51]   --->   Operation 87 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.81ns)   --->   "%icmp_ln51 = icmp_slt  i28 %tmp_3, i28 1" [src/spmm_device_fpga.cpp:51]   --->   Operation 88 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %for.end45, void %VITIS_LOOP_54_3" [src/spmm_device_fpga.cpp:51]   --->   Operation 89 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln52 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [src/spmm_device_fpga.cpp:52]   --->   Operation 90 'specpipeline' 'specpipeline_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [src/spmm_device_fpga.cpp:53]   --->   Operation 91 'specloopname' 'specloopname_ln53' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.49ns)   --->   "%x_col_V = mux i31 @_ssdm_op_Mux.ap_auto.16i31.i4, i31 %p_read17, i31 %p_read118, i31 %p_read219, i31 %p_read320, i31 %p_read421, i31 %p_read522, i31 %p_read623, i31 %p_read724, i31 %p_read825, i31 %p_read926, i31 %p_read1027, i31 %p_read_52, i31 %p_read_51, i31 %p_read_50, i31 %p_read_49, i31 %p_read_48, i4 %trunc_ln51" [src/spmm_device_fpga.cpp:53]   --->   Operation 92 'mux' 'x_col_V' <Predicate = (icmp_ln51)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.85ns)   --->   "%icmp_ln54 = icmp_sgt  i32 %i, i32 0" [src/spmm_device_fpga.cpp:54]   --->   Operation 93 'icmp' 'icmp_ln54' <Predicate = (icmp_ln51)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.end21, void %for.body11.lr.ph" [src/spmm_device_fpga.cpp:54]   --->   Operation 94 'br' 'br_ln54' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.84ns)   --->   "%cmp_i = icmp_eq  i31 %x_col_V, i31 %p_read17" [src/spmm_device_fpga.cpp:53]   --->   Operation 95 'icmp' 'cmp_i' <Predicate = (icmp_ln51 & icmp_ln54)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln68 = ret" [src/spmm_device_fpga.cpp:68]   --->   Operation 96 'ret' 'ret_ln68' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.51>
ST_6 : Operation 97 [2/2] (2.51ns)   --->   "%targetBlock = call i1 @load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3, i4 %trunc_ln51, i1 %cmp_i" [src/spmm_device_fpga.cpp:51]   --->   Operation 97 'call' 'targetBlock' <Predicate = true> <Delay = 2.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.51>
ST_7 : Operation 98 [1/2] (2.51ns)   --->   "%targetBlock = call i1 @load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3, i4 %trunc_ln51, i1 %cmp_i" [src/spmm_device_fpga.cpp:51]   --->   Operation 98 'call' 'targetBlock' <Predicate = true> <Delay = 2.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %targetBlock, void %for.body11.lr.ph.for.end21_crit_edge, void %if.then" [src/spmm_device_fpga.cpp:51]   --->   Operation 99 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%map_buf_0_loc_2_load = load i32 %map_buf_0_loc_2" [src/spmm_device_fpga.cpp:57]   --->   Operation 100 'load' 'map_buf_0_loc_2_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.49ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %map_buf_0_loc_2_load, i32 %map_buf_1_load_cast, i32 %map_buf_2_load_cast, i32 %map_buf_3_load_cast_cast, i32 %map_buf_4_load_cast, i32 %map_buf_5_load_cast, i32 %map_buf_6_load_cast_cast, i32 %map_buf_7_load_cast_cast, i32 %map_buf_8_load_cast, i32 %map_buf_9_load_cast, i32 %map_buf_10_load_cast, i32 %map_buf_11_load_cast, i32 %map_buf_12_load_cast_cast_cast, i32 %map_buf_13_load_cast_cast_cast, i32 %map_buf_14_load_cast_cast_cast, i32 %zext_ln51, i4 %trunc_ln51" [src/spmm_device_fpga.cpp:57]   --->   Operation 101 'mux' 'tmp' <Predicate = (targetBlock)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %map_buf_0, i32 %tmp" [src/spmm_device_fpga.cpp:57]   --->   Operation 102 'write' 'write_ln57' <Predicate = (targetBlock)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln58 = store i32 %tmp, i32 %map_buf_0_loc_2" [src/spmm_device_fpga.cpp:58]   --->   Operation 103 'store' 'store_ln58' <Predicate = (targetBlock)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.end21" [src/spmm_device_fpga.cpp:58]   --->   Operation 104 'br' 'br_ln58' <Predicate = (targetBlock)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.29>
ST_8 : Operation 105 [1/1] (0.41ns)   --->   "%store_ln0 = store i32 2147483648, i32 %i_3"   --->   Operation 105 'store' 'store_ln0' <Predicate = (icmp_ln54 & !targetBlock)> <Delay = 0.41>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end21"   --->   Operation 106 'br' 'br_ln0' <Predicate = (icmp_ln54 & !targetBlock)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%i_3_load = load i32 %i_3" [src/spmm_device_fpga.cpp:61]   --->   Operation 107 'load' 'i_3_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%map_buf_0_loc_2_load_1 = load i32 %map_buf_0_loc_2" [src/spmm_device_fpga.cpp:61]   --->   Operation 108 'load' 'map_buf_0_loc_2_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %i_3_load" [src/spmm_device_fpga.cpp:61]   --->   Operation 109 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.49ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %map_buf_0_loc_2_load_1, i32 %map_buf_1_load_cast, i32 %map_buf_2_load_cast, i32 %map_buf_3_load_cast_cast, i32 %map_buf_4_load_cast, i32 %map_buf_5_load_cast, i32 %map_buf_6_load_cast_cast, i32 %map_buf_7_load_cast_cast, i32 %map_buf_8_load_cast, i32 %map_buf_9_load_cast, i32 %map_buf_10_load_cast, i32 %map_buf_11_load_cast, i32 %map_buf_12_load_cast_cast_cast, i32 %map_buf_13_load_cast_cast_cast, i32 %map_buf_14_load_cast_cast_cast, i32 %zext_ln51, i4 %trunc_ln61" [src/spmm_device_fpga.cpp:61]   --->   Operation 110 'mux' 'tmp_5' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.85ns)   --->   "%icmp_ln61 = icmp_eq  i32 %tmp_5, i32 %i_3_load" [src/spmm_device_fpga.cpp:61]   --->   Operation 111 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %for.inc42, void %VITIS_LOOP_62_4" [src/spmm_device_fpga.cpp:61]   --->   Operation 112 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i31 %x_col_V" [src/spmm_device_fpga.cpp:62]   --->   Operation 113 'zext' 'zext_ln62_1' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 114 [2/2] (2.29ns)   --->   "%mul_ln62 = mul i62 %zext_ln62, i62 %zext_ln62_1" [src/spmm_device_fpga.cpp:62]   --->   Operation 114 'mul' 'mul_ln62' <Predicate = (icmp_ln61)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.29>
ST_9 : Operation 115 [1/2] (2.29ns)   --->   "%mul_ln62 = mul i62 %zext_ln62, i62 %zext_ln62_1" [src/spmm_device_fpga.cpp:62]   --->   Operation 115 'mul' 'mul_ln62' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.14>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %mul_ln62, i2 0" [src/spmm_device_fpga.cpp:62]   --->   Operation 116 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (1.14ns)   --->   "%add_ln62 = add i64 %shl_ln, i64 %B_read" [src/spmm_device_fpga.cpp:62]   --->   Operation 117 'add' 'add_ln62' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln62, i32 2, i32 63" [src/spmm_device_fpga.cpp:62]   --->   Operation 118 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i62 %trunc_ln7" [src/spmm_device_fpga.cpp:62]   --->   Operation 119 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln62" [src/spmm_device_fpga.cpp:62]   --->   Operation 120 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [7/7] (2.92ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln51_1" [src/spmm_device_fpga.cpp:62]   --->   Operation 121 'readreq' 'empty_38' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 122 [6/7] (2.92ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln51_1" [src/spmm_device_fpga.cpp:62]   --->   Operation 122 'readreq' 'empty_38' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 123 [5/7] (2.92ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln51_1" [src/spmm_device_fpga.cpp:62]   --->   Operation 123 'readreq' 'empty_38' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 124 [4/7] (2.92ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln51_1" [src/spmm_device_fpga.cpp:62]   --->   Operation 124 'readreq' 'empty_38' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.92>
ST_15 : Operation 125 [3/7] (2.92ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln51_1" [src/spmm_device_fpga.cpp:62]   --->   Operation 125 'readreq' 'empty_38' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.92>
ST_16 : Operation 126 [2/2] (2.29ns)   --->   "%mul = mul i32 %i_3_load, i32 %K_read" [src/spmm_device_fpga.cpp:61]   --->   Operation 126 'mul' 'mul' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [2/7] (2.92ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln51_1" [src/spmm_device_fpga.cpp:62]   --->   Operation 127 'readreq' 'empty_38' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.92>
ST_17 : Operation 128 [1/2] (2.29ns)   --->   "%mul = mul i32 %i_3_load, i32 %K_read" [src/spmm_device_fpga.cpp:61]   --->   Operation 128 'mul' 'mul' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i32 %mul" [src/spmm_device_fpga.cpp:62]   --->   Operation 129 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [1/7] (2.92ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln51_1" [src/spmm_device_fpga.cpp:62]   --->   Operation 130 'readreq' 'empty_38' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i32 %mul" [src/spmm_device_fpga.cpp:64]   --->   Operation 131 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 1.24>
ST_18 : Operation 132 [2/2] (1.24ns)   --->   "%call_ln62 = call void @load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4, i32 %gmem1, i62 %trunc_ln7, i32 %K_read, i32 %dense_ptr_7, i32 %dense_ptr_6, i32 %dense_ptr_5, i32 %dense_ptr_4, i32 %dense_ptr_3, i32 %dense_ptr_2, i32 %dense_ptr_1, i32 %dense_ptr_0, i20 %trunc_ln62, i3 %trunc_ln64" [src/spmm_device_fpga.cpp:62]   --->   Operation 132 'call' 'call_ln62' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 1.29>
ST_19 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln62 = call void @load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4, i32 %gmem1, i62 %trunc_ln7, i32 %K_read, i32 %dense_ptr_7, i32 %dense_ptr_6, i32 %dense_ptr_5, i32 %dense_ptr_4, i32 %dense_ptr_3, i32 %dense_ptr_2, i32 %dense_ptr_1, i32 %dense_ptr_0, i20 %trunc_ln62, i3 %trunc_ln64" [src/spmm_device_fpga.cpp:62]   --->   Operation 133 'call' 'call_ln62' <Predicate = (icmp_ln61)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc42"   --->   Operation 134 'br' 'br_ln0' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (0.88ns)   --->   "%i_6 = add i32 %i_3_load, i32 1" [src/spmm_device_fpga.cpp:51]   --->   Operation 135 'add' 'i_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 136 [1/1] (0.41ns)   --->   "%store_ln51 = store i32 %i_6, i32 %i_3" [src/spmm_device_fpga.cpp:51]   --->   Operation 136 'store' 'store_ln51' <Predicate = true> <Delay = 0.41>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.cond2" [src/spmm_device_fpga.cpp:51]   --->   Operation 137 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_ptr_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_ptr_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_ptr_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_ptr_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_ptr_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_ptr_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_ptr_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_ptr_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ map_buf_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_3                            (alloca        ) [ 01111111111111111111]
map_buf_0_loc_2                (alloca        ) [ 00111111111111111111]
map_buf_0_read                 (read          ) [ 00110000000000000000]
store_ln51                     (store         ) [ 00000000000000000000]
call_ln57                      (call          ) [ 00000000000000000000]
K_read                         (read          ) [ 00000111111111111111]
B_read                         (read          ) [ 00000111111111111111]
p_read_48                      (read          ) [ 00000111111111111111]
p_read_49                      (read          ) [ 00000111111111111111]
p_read_50                      (read          ) [ 00000111111111111111]
p_read_51                      (read          ) [ 00000111111111111111]
p_read_52                      (read          ) [ 00000111111111111111]
p_read1027                     (read          ) [ 00000111111111111111]
p_read926                      (read          ) [ 00000111111111111111]
p_read825                      (read          ) [ 00000111111111111111]
p_read724                      (read          ) [ 00000111111111111111]
p_read623                      (read          ) [ 00000111111111111111]
p_read522                      (read          ) [ 00000111111111111111]
p_read421                      (read          ) [ 00000111111111111111]
p_read320                      (read          ) [ 00000111111111111111]
p_read219                      (read          ) [ 00000111111111111111]
p_read118                      (read          ) [ 00000111111111111111]
p_read17                       (read          ) [ 00000111111111111111]
empty                          (trunc         ) [ 00000000000000000000]
specinterface_ln0              (specinterface ) [ 00000000000000000000]
cmp285                         (icmp          ) [ 00000000000000000000]
zext_ln62                      (zext          ) [ 00000111111111111111]
map_buf_1_read                 (read          ) [ 00000000000000000000]
map_buf_1_load_cast            (zext          ) [ 00000111111111111111]
map_buf_2_read                 (read          ) [ 00000000000000000000]
map_buf_2_load_cast            (zext          ) [ 00000111111111111111]
map_buf_3_read                 (read          ) [ 00000000000000000000]
map_buf_3_load_cast_cast       (select        ) [ 00000111111111111111]
map_buf_4_read                 (read          ) [ 00000000000000000000]
map_buf_4_load_cast            (zext          ) [ 00000111111111111111]
map_buf_5_read                 (read          ) [ 00000000000000000000]
map_buf_5_load_cast            (zext          ) [ 00000111111111111111]
map_buf_6_read                 (read          ) [ 00000000000000000000]
map_buf_6_load_cast            (sext          ) [ 00000000000000000000]
map_buf_6_load_cast_cast       (zext          ) [ 00000111111111111111]
map_buf_7_read                 (read          ) [ 00000000000000000000]
map_buf_7_load_cast_cast       (select        ) [ 00000111111111111111]
map_buf_8_read                 (read          ) [ 00000000000000000000]
map_buf_8_load_cast            (zext          ) [ 00000111111111111111]
map_buf_9_read                 (read          ) [ 00000000000000000000]
map_buf_9_load_cast            (zext          ) [ 00000111111111111111]
map_buf_10_read                (read          ) [ 00000000000000000000]
map_buf_10_load_cast           (zext          ) [ 00000111111111111111]
map_buf_11_read                (read          ) [ 00000000000000000000]
map_buf_11_load_cast           (zext          ) [ 00000111111111111111]
map_buf_12_read                (read          ) [ 00000000000000000000]
map_buf_12_load_cast_cast      (sext          ) [ 00000000000000000000]
map_buf_12_load_cast_cast_cast (zext          ) [ 00000111111111111111]
map_buf_13_read                (read          ) [ 00000000000000000000]
map_buf_13_load_cast_cast      (sext          ) [ 00000000000000000000]
map_buf_13_load_cast_cast_cast (zext          ) [ 00000111111111111111]
map_buf_14_read                (read          ) [ 00000000000000000000]
map_buf_14_load_cast_cast      (sext          ) [ 00000000000000000000]
map_buf_14_load_cast_cast_cast (zext          ) [ 00000111111111111111]
map_buf_15_read                (read          ) [ 00000000000000000000]
zext_ln51                      (zext          ) [ 00000111111111111111]
empty_37                       (select        ) [ 00000000000000000000]
zext_ln51_1                    (zext          ) [ 00000111111111111111]
br_ln51                        (br            ) [ 00000000000000000000]
i                              (load          ) [ 00000000000000000000]
trunc_ln51                     (trunc         ) [ 00000011000000000000]
tmp_3                          (partselect    ) [ 00000000000000000000]
icmp_ln51                      (icmp          ) [ 00000111111111111111]
br_ln51                        (br            ) [ 00000000000000000000]
specpipeline_ln52              (specpipeline  ) [ 00000000000000000000]
specloopname_ln53              (specloopname  ) [ 00000000000000000000]
x_col_V                        (mux           ) [ 00000011100000000000]
icmp_ln54                      (icmp          ) [ 00000111111111111111]
br_ln54                        (br            ) [ 00000000000000000000]
cmp_i                          (icmp          ) [ 00000011000000000000]
ret_ln68                       (ret           ) [ 00000000000000000000]
targetBlock                    (call          ) [ 00000111111111111111]
br_ln51                        (br            ) [ 00000000000000000000]
map_buf_0_loc_2_load           (load          ) [ 00000000000000000000]
tmp                            (mux           ) [ 00000000000000000000]
write_ln57                     (write         ) [ 00000000000000000000]
store_ln58                     (store         ) [ 00000000000000000000]
br_ln58                        (br            ) [ 00000000000000000000]
store_ln0                      (store         ) [ 00000000000000000000]
br_ln0                         (br            ) [ 00000000000000000000]
i_3_load                       (load          ) [ 00000000011111111111]
map_buf_0_loc_2_load_1         (load          ) [ 00000000000000000000]
trunc_ln61                     (trunc         ) [ 00000000000000000000]
tmp_5                          (mux           ) [ 00000000000000000000]
icmp_ln61                      (icmp          ) [ 00000111111111111111]
br_ln61                        (br            ) [ 00000000000000000000]
zext_ln62_1                    (zext          ) [ 00000000010000000000]
mul_ln62                       (mul           ) [ 00000000001000000000]
shl_ln                         (bitconcatenate) [ 00000000000000000000]
add_ln62                       (add           ) [ 00000000000000000000]
trunc_ln7                      (partselect    ) [ 00000111100111111111]
sext_ln62                      (sext          ) [ 00000000000000000000]
gmem1_addr                     (getelementptr ) [ 00000000000011111100]
mul                            (mul           ) [ 00000000000000000000]
trunc_ln62                     (trunc         ) [ 00000111100000000011]
empty_38                       (readreq       ) [ 00000000000000000000]
trunc_ln64                     (trunc         ) [ 00000111100000000011]
call_ln62                      (call          ) [ 00000000000000000000]
br_ln0                         (br            ) [ 00000000000000000000]
i_6                            (add           ) [ 00000000000000000000]
store_ln51                     (store         ) [ 00000000000000000000]
br_ln51                        (br            ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dense_ptr_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dense_ptr_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dense_ptr_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dense_ptr_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="dense_ptr_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="dense_ptr_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dense_ptr_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="dense_ptr_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="map_buf_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="map_buf_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="map_buf_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="map_buf_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="map_buf_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="map_buf_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="map_buf_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="map_buf_7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="map_buf_8">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="map_buf_9">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="map_buf_10">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="map_buf_11">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_11"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="map_buf_12">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_12"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="map_buf_13">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_13"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="map_buf_14">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_14"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="map_buf_15">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_15"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="gmem1">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="B">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="K">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i31.i4"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i32.i4"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4"/></StgValue>
</bind>
</comp>

<comp id="166" class="1004" name="i_3_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="map_buf_0_loc_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="map_buf_0_loc_2/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="map_buf_0_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_0_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="K_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="B_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_read_48_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="31" slack="0"/>
<pin id="194" dir="0" index="1" bw="31" slack="0"/>
<pin id="195" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_48/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_read_49_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="31" slack="0"/>
<pin id="200" dir="0" index="1" bw="31" slack="0"/>
<pin id="201" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_49/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_read_50_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="31" slack="0"/>
<pin id="206" dir="0" index="1" bw="31" slack="0"/>
<pin id="207" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_50/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_read_51_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="0"/>
<pin id="212" dir="0" index="1" bw="31" slack="0"/>
<pin id="213" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_51/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_read_52_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="0"/>
<pin id="218" dir="0" index="1" bw="31" slack="0"/>
<pin id="219" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_52/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_read1027_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="31" slack="0"/>
<pin id="224" dir="0" index="1" bw="31" slack="0"/>
<pin id="225" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1027/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_read926_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="31" slack="0"/>
<pin id="230" dir="0" index="1" bw="31" slack="0"/>
<pin id="231" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read926/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_read825_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="31" slack="0"/>
<pin id="236" dir="0" index="1" bw="31" slack="0"/>
<pin id="237" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read825/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_read724_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="31" slack="0"/>
<pin id="242" dir="0" index="1" bw="31" slack="0"/>
<pin id="243" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read724/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_read623_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="31" slack="0"/>
<pin id="248" dir="0" index="1" bw="31" slack="0"/>
<pin id="249" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read623/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_read522_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="31" slack="0"/>
<pin id="254" dir="0" index="1" bw="31" slack="0"/>
<pin id="255" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read522/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_read421_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="31" slack="0"/>
<pin id="260" dir="0" index="1" bw="31" slack="0"/>
<pin id="261" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read421/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_read320_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="31" slack="0"/>
<pin id="266" dir="0" index="1" bw="31" slack="0"/>
<pin id="267" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read320/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_read219_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="31" slack="0"/>
<pin id="272" dir="0" index="1" bw="31" slack="0"/>
<pin id="273" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read219/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_read118_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="31" slack="0"/>
<pin id="278" dir="0" index="1" bw="31" slack="0"/>
<pin id="279" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read118/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_read17_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="31" slack="0"/>
<pin id="284" dir="0" index="1" bw="31" slack="0"/>
<pin id="285" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read17/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="map_buf_1_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_1_read/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="map_buf_2_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="0" index="1" bw="2" slack="0"/>
<pin id="297" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_2_read/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="map_buf_3_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_3_read/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="map_buf_4_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="0" index="1" bw="3" slack="0"/>
<pin id="309" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_4_read/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="map_buf_5_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="0" index="1" bw="3" slack="0"/>
<pin id="315" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_5_read/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="map_buf_6_read_read_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="0"/>
<pin id="320" dir="0" index="1" bw="2" slack="0"/>
<pin id="321" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_6_read/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="map_buf_7_read_read_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_7_read/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="map_buf_8_read_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="0" index="1" bw="4" slack="0"/>
<pin id="333" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_8_read/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="map_buf_9_read_read_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="0" index="1" bw="4" slack="0"/>
<pin id="339" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_9_read/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="map_buf_10_read_read_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="4" slack="0"/>
<pin id="345" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_10_read/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="map_buf_11_read_read_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="0" index="1" bw="4" slack="0"/>
<pin id="351" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_11_read/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="map_buf_12_read_read_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="0" index="1" bw="3" slack="0"/>
<pin id="357" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_12_read/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="map_buf_13_read_read_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="0" index="1" bw="3" slack="0"/>
<pin id="363" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_13_read/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="map_buf_14_read_read_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="0"/>
<pin id="368" dir="0" index="1" bw="2" slack="0"/>
<pin id="369" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_14_read/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="map_buf_15_read_read_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="0"/>
<pin id="374" dir="0" index="1" bw="4" slack="0"/>
<pin id="375" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_15_read/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="write_ln57_write_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="0" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="32" slack="0"/>
<pin id="382" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/7 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_readreq_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="31" slack="7"/>
<pin id="389" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_38/11 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="0" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="1"/>
<pin id="394" dir="0" index="2" bw="32" slack="0"/>
<pin id="395" dir="0" index="3" bw="4" slack="0"/>
<pin id="396" dir="0" index="4" bw="2" slack="0"/>
<pin id="397" dir="0" index="5" bw="3" slack="0"/>
<pin id="398" dir="0" index="6" bw="3" slack="0"/>
<pin id="399" dir="0" index="7" bw="4" slack="0"/>
<pin id="400" dir="0" index="8" bw="4" slack="0"/>
<pin id="401" dir="0" index="9" bw="4" slack="0"/>
<pin id="402" dir="0" index="10" bw="4" slack="0"/>
<pin id="403" dir="0" index="11" bw="1" slack="0"/>
<pin id="404" dir="0" index="12" bw="2" slack="0"/>
<pin id="405" dir="0" index="13" bw="3" slack="0"/>
<pin id="406" dir="0" index="14" bw="3" slack="0"/>
<pin id="407" dir="0" index="15" bw="1" slack="0"/>
<pin id="408" dir="0" index="16" bw="2" slack="0"/>
<pin id="409" dir="0" index="17" bw="1" slack="0"/>
<pin id="410" dir="0" index="18" bw="32" slack="1"/>
<pin id="411" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln57/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="4" slack="1"/>
<pin id="432" dir="0" index="2" bw="1" slack="1"/>
<pin id="433" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="0" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="0" index="2" bw="62" slack="8"/>
<pin id="439" dir="0" index="3" bw="32" slack="14"/>
<pin id="440" dir="0" index="4" bw="32" slack="0"/>
<pin id="441" dir="0" index="5" bw="32" slack="0"/>
<pin id="442" dir="0" index="6" bw="32" slack="0"/>
<pin id="443" dir="0" index="7" bw="32" slack="0"/>
<pin id="444" dir="0" index="8" bw="32" slack="0"/>
<pin id="445" dir="0" index="9" bw="32" slack="0"/>
<pin id="446" dir="0" index="10" bw="32" slack="0"/>
<pin id="447" dir="0" index="11" bw="32" slack="0"/>
<pin id="448" dir="0" index="12" bw="20" slack="1"/>
<pin id="449" dir="0" index="13" bw="3" slack="1"/>
<pin id="450" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln62/18 "/>
</bind>
</comp>

<comp id="461" class="1004" name="grp_load_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="4"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/5 i_3_load/8 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_load_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="6"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="map_buf_0_loc_2_load/7 map_buf_0_loc_2_load_1/8 "/>
</bind>
</comp>

<comp id="467" class="1004" name="store_ln51_store_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="empty_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="cmp285_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp285/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln62_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="1" index="1" bw="62" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="map_buf_1_load_cast_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="map_buf_1_load_cast/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="map_buf_2_load_cast_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="0"/>
<pin id="492" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="map_buf_2_load_cast/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="map_buf_3_load_cast_cast_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="3" slack="0"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="map_buf_3_load_cast_cast/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="map_buf_4_load_cast_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="3" slack="0"/>
<pin id="504" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="map_buf_4_load_cast/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="map_buf_5_load_cast_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="3" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="map_buf_5_load_cast/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="map_buf_6_load_cast_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="0"/>
<pin id="512" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="map_buf_6_load_cast/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="map_buf_6_load_cast_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="0"/>
<pin id="516" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="map_buf_6_load_cast_cast/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="map_buf_7_load_cast_cast_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="4" slack="0"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="map_buf_7_load_cast_cast/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="map_buf_8_load_cast_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="0"/>
<pin id="528" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="map_buf_8_load_cast/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="map_buf_9_load_cast_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="0"/>
<pin id="532" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="map_buf_9_load_cast/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="map_buf_10_load_cast_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="0"/>
<pin id="536" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="map_buf_10_load_cast/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="map_buf_11_load_cast_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="0"/>
<pin id="540" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="map_buf_11_load_cast/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="map_buf_12_load_cast_cast_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="3" slack="0"/>
<pin id="544" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="map_buf_12_load_cast_cast/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="map_buf_12_load_cast_cast_cast_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="3" slack="0"/>
<pin id="548" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="map_buf_12_load_cast_cast_cast/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="map_buf_13_load_cast_cast_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="3" slack="0"/>
<pin id="552" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="map_buf_13_load_cast_cast/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="map_buf_13_load_cast_cast_cast_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="3" slack="0"/>
<pin id="556" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="map_buf_13_load_cast_cast_cast/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="map_buf_14_load_cast_cast_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="2" slack="0"/>
<pin id="560" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="map_buf_14_load_cast_cast/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="map_buf_14_load_cast_cast_cast_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="0"/>
<pin id="564" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="map_buf_14_load_cast_cast_cast/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln51_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="4" slack="0"/>
<pin id="568" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="empty_37_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="31" slack="0"/>
<pin id="573" dir="0" index="2" bw="1" slack="0"/>
<pin id="574" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_37/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln51_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="31" slack="0"/>
<pin id="580" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_1/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="trunc_ln51_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/5 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_3_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="28" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="0" index="2" bw="4" slack="0"/>
<pin id="590" dir="0" index="3" bw="6" slack="0"/>
<pin id="591" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="icmp_ln51_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="28" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="x_col_V_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="31" slack="0"/>
<pin id="604" dir="0" index="1" bw="31" slack="1"/>
<pin id="605" dir="0" index="2" bw="31" slack="1"/>
<pin id="606" dir="0" index="3" bw="31" slack="1"/>
<pin id="607" dir="0" index="4" bw="31" slack="1"/>
<pin id="608" dir="0" index="5" bw="31" slack="1"/>
<pin id="609" dir="0" index="6" bw="31" slack="1"/>
<pin id="610" dir="0" index="7" bw="31" slack="1"/>
<pin id="611" dir="0" index="8" bw="31" slack="1"/>
<pin id="612" dir="0" index="9" bw="31" slack="1"/>
<pin id="613" dir="0" index="10" bw="31" slack="1"/>
<pin id="614" dir="0" index="11" bw="31" slack="1"/>
<pin id="615" dir="0" index="12" bw="31" slack="1"/>
<pin id="616" dir="0" index="13" bw="31" slack="1"/>
<pin id="617" dir="0" index="14" bw="31" slack="1"/>
<pin id="618" dir="0" index="15" bw="31" slack="1"/>
<pin id="619" dir="0" index="16" bw="31" slack="1"/>
<pin id="620" dir="0" index="17" bw="4" slack="0"/>
<pin id="621" dir="1" index="18" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="x_col_V/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln54_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="cmp_i_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="31" slack="0"/>
<pin id="632" dir="0" index="1" bw="31" slack="1"/>
<pin id="633" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i/5 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="0"/>
<pin id="637" dir="0" index="1" bw="32" slack="0"/>
<pin id="638" dir="0" index="2" bw="1" slack="3"/>
<pin id="639" dir="0" index="3" bw="2" slack="3"/>
<pin id="640" dir="0" index="4" bw="3" slack="3"/>
<pin id="641" dir="0" index="5" bw="3" slack="3"/>
<pin id="642" dir="0" index="6" bw="3" slack="3"/>
<pin id="643" dir="0" index="7" bw="3" slack="3"/>
<pin id="644" dir="0" index="8" bw="4" slack="3"/>
<pin id="645" dir="0" index="9" bw="4" slack="3"/>
<pin id="646" dir="0" index="10" bw="4" slack="3"/>
<pin id="647" dir="0" index="11" bw="4" slack="3"/>
<pin id="648" dir="0" index="12" bw="4" slack="3"/>
<pin id="649" dir="0" index="13" bw="4" slack="3"/>
<pin id="650" dir="0" index="14" bw="4" slack="3"/>
<pin id="651" dir="0" index="15" bw="4" slack="3"/>
<pin id="652" dir="0" index="16" bw="4" slack="3"/>
<pin id="653" dir="0" index="17" bw="4" slack="2"/>
<pin id="654" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="658" class="1004" name="store_ln58_store_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="6"/>
<pin id="661" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/7 "/>
</bind>
</comp>

<comp id="663" class="1004" name="store_ln0_store_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="0"/>
<pin id="665" dir="0" index="1" bw="32" slack="7"/>
<pin id="666" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/8 "/>
</bind>
</comp>

<comp id="668" class="1004" name="trunc_ln61_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/8 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_5_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="0"/>
<pin id="675" dir="0" index="2" bw="1" slack="4"/>
<pin id="676" dir="0" index="3" bw="2" slack="4"/>
<pin id="677" dir="0" index="4" bw="3" slack="4"/>
<pin id="678" dir="0" index="5" bw="3" slack="4"/>
<pin id="679" dir="0" index="6" bw="3" slack="4"/>
<pin id="680" dir="0" index="7" bw="3" slack="4"/>
<pin id="681" dir="0" index="8" bw="4" slack="4"/>
<pin id="682" dir="0" index="9" bw="4" slack="4"/>
<pin id="683" dir="0" index="10" bw="4" slack="4"/>
<pin id="684" dir="0" index="11" bw="4" slack="4"/>
<pin id="685" dir="0" index="12" bw="4" slack="4"/>
<pin id="686" dir="0" index="13" bw="4" slack="4"/>
<pin id="687" dir="0" index="14" bw="4" slack="4"/>
<pin id="688" dir="0" index="15" bw="4" slack="4"/>
<pin id="689" dir="0" index="16" bw="4" slack="4"/>
<pin id="690" dir="0" index="17" bw="4" slack="0"/>
<pin id="691" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="695" class="1004" name="icmp_ln61_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="0"/>
<pin id="697" dir="0" index="1" bw="32" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/8 "/>
</bind>
</comp>

<comp id="701" class="1004" name="zext_ln62_1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="31" slack="3"/>
<pin id="703" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/8 "/>
</bind>
</comp>

<comp id="704" class="1004" name="grp_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="4"/>
<pin id="706" dir="0" index="1" bw="31" slack="0"/>
<pin id="707" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln62/8 "/>
</bind>
</comp>

<comp id="709" class="1004" name="shl_ln_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="64" slack="0"/>
<pin id="711" dir="0" index="1" bw="62" slack="1"/>
<pin id="712" dir="0" index="2" bw="1" slack="0"/>
<pin id="713" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/10 "/>
</bind>
</comp>

<comp id="716" class="1004" name="add_ln62_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="64" slack="0"/>
<pin id="718" dir="0" index="1" bw="64" slack="6"/>
<pin id="719" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/10 "/>
</bind>
</comp>

<comp id="721" class="1004" name="trunc_ln7_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="62" slack="0"/>
<pin id="723" dir="0" index="1" bw="64" slack="0"/>
<pin id="724" dir="0" index="2" bw="3" slack="0"/>
<pin id="725" dir="0" index="3" bw="7" slack="0"/>
<pin id="726" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/10 "/>
</bind>
</comp>

<comp id="731" class="1004" name="sext_ln62_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="62" slack="1"/>
<pin id="733" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62/11 "/>
</bind>
</comp>

<comp id="734" class="1004" name="gmem1_addr_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="0" index="1" bw="62" slack="0"/>
<pin id="737" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/11 "/>
</bind>
</comp>

<comp id="741" class="1004" name="grp_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="8"/>
<pin id="743" dir="0" index="1" bw="32" slack="12"/>
<pin id="744" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/16 "/>
</bind>
</comp>

<comp id="745" class="1004" name="trunc_ln62_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62/17 "/>
</bind>
</comp>

<comp id="749" class="1004" name="trunc_ln64_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="0"/>
<pin id="751" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/17 "/>
</bind>
</comp>

<comp id="753" class="1004" name="i_6_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="11"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/19 "/>
</bind>
</comp>

<comp id="758" class="1004" name="store_ln51_store_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="18"/>
<pin id="761" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/19 "/>
</bind>
</comp>

<comp id="763" class="1005" name="i_3_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="0"/>
<pin id="765" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="771" class="1005" name="map_buf_0_loc_2_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="1"/>
<pin id="773" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="map_buf_0_loc_2 "/>
</bind>
</comp>

<comp id="778" class="1005" name="map_buf_0_read_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="1"/>
<pin id="780" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="map_buf_0_read "/>
</bind>
</comp>

<comp id="783" class="1005" name="K_read_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="12"/>
<pin id="785" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="K_read "/>
</bind>
</comp>

<comp id="789" class="1005" name="B_read_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="64" slack="6"/>
<pin id="791" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="B_read "/>
</bind>
</comp>

<comp id="794" class="1005" name="p_read_48_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="31" slack="1"/>
<pin id="796" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read_48 "/>
</bind>
</comp>

<comp id="799" class="1005" name="p_read_49_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="31" slack="1"/>
<pin id="801" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read_49 "/>
</bind>
</comp>

<comp id="804" class="1005" name="p_read_50_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="31" slack="1"/>
<pin id="806" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read_50 "/>
</bind>
</comp>

<comp id="809" class="1005" name="p_read_51_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="31" slack="1"/>
<pin id="811" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read_51 "/>
</bind>
</comp>

<comp id="814" class="1005" name="p_read_52_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="31" slack="1"/>
<pin id="816" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read_52 "/>
</bind>
</comp>

<comp id="819" class="1005" name="p_read1027_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="31" slack="1"/>
<pin id="821" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read1027 "/>
</bind>
</comp>

<comp id="824" class="1005" name="p_read926_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="31" slack="1"/>
<pin id="826" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read926 "/>
</bind>
</comp>

<comp id="829" class="1005" name="p_read825_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="31" slack="1"/>
<pin id="831" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read825 "/>
</bind>
</comp>

<comp id="834" class="1005" name="p_read724_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="31" slack="1"/>
<pin id="836" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read724 "/>
</bind>
</comp>

<comp id="839" class="1005" name="p_read623_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="31" slack="1"/>
<pin id="841" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read623 "/>
</bind>
</comp>

<comp id="844" class="1005" name="p_read522_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="31" slack="1"/>
<pin id="846" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read522 "/>
</bind>
</comp>

<comp id="849" class="1005" name="p_read421_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="31" slack="1"/>
<pin id="851" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read421 "/>
</bind>
</comp>

<comp id="854" class="1005" name="p_read320_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="31" slack="1"/>
<pin id="856" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read320 "/>
</bind>
</comp>

<comp id="859" class="1005" name="p_read219_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="31" slack="1"/>
<pin id="861" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read219 "/>
</bind>
</comp>

<comp id="864" class="1005" name="p_read118_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="31" slack="1"/>
<pin id="866" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read118 "/>
</bind>
</comp>

<comp id="869" class="1005" name="p_read17_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="31" slack="1"/>
<pin id="871" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read17 "/>
</bind>
</comp>

<comp id="875" class="1005" name="zext_ln62_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="62" slack="4"/>
<pin id="877" dir="1" index="1" bw="62" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln62 "/>
</bind>
</comp>

<comp id="880" class="1005" name="map_buf_1_load_cast_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="3"/>
<pin id="882" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_1_load_cast "/>
</bind>
</comp>

<comp id="886" class="1005" name="map_buf_2_load_cast_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="3"/>
<pin id="888" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_2_load_cast "/>
</bind>
</comp>

<comp id="892" class="1005" name="map_buf_3_load_cast_cast_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="3"/>
<pin id="894" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_3_load_cast_cast "/>
</bind>
</comp>

<comp id="898" class="1005" name="map_buf_4_load_cast_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="3"/>
<pin id="900" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_4_load_cast "/>
</bind>
</comp>

<comp id="904" class="1005" name="map_buf_5_load_cast_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="3"/>
<pin id="906" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_5_load_cast "/>
</bind>
</comp>

<comp id="910" class="1005" name="map_buf_6_load_cast_cast_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="3"/>
<pin id="912" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_6_load_cast_cast "/>
</bind>
</comp>

<comp id="916" class="1005" name="map_buf_7_load_cast_cast_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="3"/>
<pin id="918" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_7_load_cast_cast "/>
</bind>
</comp>

<comp id="922" class="1005" name="map_buf_8_load_cast_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="3"/>
<pin id="924" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_8_load_cast "/>
</bind>
</comp>

<comp id="928" class="1005" name="map_buf_9_load_cast_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="3"/>
<pin id="930" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_9_load_cast "/>
</bind>
</comp>

<comp id="934" class="1005" name="map_buf_10_load_cast_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="3"/>
<pin id="936" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_10_load_cast "/>
</bind>
</comp>

<comp id="940" class="1005" name="map_buf_11_load_cast_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="3"/>
<pin id="942" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_11_load_cast "/>
</bind>
</comp>

<comp id="946" class="1005" name="map_buf_12_load_cast_cast_cast_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="3"/>
<pin id="948" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_12_load_cast_cast_cast "/>
</bind>
</comp>

<comp id="952" class="1005" name="map_buf_13_load_cast_cast_cast_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="3"/>
<pin id="954" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_13_load_cast_cast_cast "/>
</bind>
</comp>

<comp id="958" class="1005" name="map_buf_14_load_cast_cast_cast_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="3"/>
<pin id="960" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_14_load_cast_cast_cast "/>
</bind>
</comp>

<comp id="964" class="1005" name="zext_ln51_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="3"/>
<pin id="966" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln51 "/>
</bind>
</comp>

<comp id="970" class="1005" name="zext_ln51_1_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="7"/>
<pin id="972" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln51_1 "/>
</bind>
</comp>

<comp id="975" class="1005" name="trunc_ln51_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="4" slack="1"/>
<pin id="977" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51 "/>
</bind>
</comp>

<comp id="984" class="1005" name="x_col_V_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="31" slack="3"/>
<pin id="986" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="x_col_V "/>
</bind>
</comp>

<comp id="989" class="1005" name="icmp_ln54_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="3"/>
<pin id="991" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="993" class="1005" name="cmp_i_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="1"/>
<pin id="995" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp_i "/>
</bind>
</comp>

<comp id="998" class="1005" name="targetBlock_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="1"/>
<pin id="1000" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="targetBlock "/>
</bind>
</comp>

<comp id="1002" class="1005" name="i_3_load_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="8"/>
<pin id="1004" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="i_3_load "/>
</bind>
</comp>

<comp id="1008" class="1005" name="icmp_ln61_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="11"/>
<pin id="1010" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="zext_ln62_1_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="62" slack="1"/>
<pin id="1014" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln62_1 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="mul_ln62_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="62" slack="1"/>
<pin id="1019" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln62 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="trunc_ln7_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="62" slack="1"/>
<pin id="1024" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="gmem1_addr_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="1"/>
<pin id="1030" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="1033" class="1005" name="trunc_ln62_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="20" slack="1"/>
<pin id="1035" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln62 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="trunc_ln64_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="3" slack="1"/>
<pin id="1040" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln64 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="169"><net_src comp="86" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="86" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="88" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="94" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="84" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="96" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="82" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="98" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="98" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="98" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="98" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="98" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="98" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="98" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="18" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="98" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="16" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="98" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="14" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="98" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="12" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="98" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="10" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="98" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="8" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="98" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="6" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="98" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="4" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="98" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="2" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="98" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="0" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="114" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="50" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="116" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="114" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="54" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="120" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="56" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="120" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="58" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="116" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="60" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="114" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="62" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="124" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="64" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="124" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="66" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="124" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="68" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="124" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="70" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="120" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="72" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="120" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="74" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="116" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="76" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="124" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="78" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="148" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="48" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="162" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="412"><net_src comp="92" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="413"><net_src comp="48" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="414"><net_src comp="78" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="415"><net_src comp="76" pin="0"/><net_sink comp="391" pin=4"/></net>

<net id="416"><net_src comp="74" pin="0"/><net_sink comp="391" pin=5"/></net>

<net id="417"><net_src comp="72" pin="0"/><net_sink comp="391" pin=6"/></net>

<net id="418"><net_src comp="70" pin="0"/><net_sink comp="391" pin=7"/></net>

<net id="419"><net_src comp="68" pin="0"/><net_sink comp="391" pin=8"/></net>

<net id="420"><net_src comp="66" pin="0"/><net_sink comp="391" pin=9"/></net>

<net id="421"><net_src comp="64" pin="0"/><net_sink comp="391" pin=10"/></net>

<net id="422"><net_src comp="62" pin="0"/><net_sink comp="391" pin=11"/></net>

<net id="423"><net_src comp="60" pin="0"/><net_sink comp="391" pin=12"/></net>

<net id="424"><net_src comp="58" pin="0"/><net_sink comp="391" pin=13"/></net>

<net id="425"><net_src comp="56" pin="0"/><net_sink comp="391" pin=14"/></net>

<net id="426"><net_src comp="54" pin="0"/><net_sink comp="391" pin=15"/></net>

<net id="427"><net_src comp="52" pin="0"/><net_sink comp="391" pin=16"/></net>

<net id="428"><net_src comp="50" pin="0"/><net_sink comp="391" pin=17"/></net>

<net id="434"><net_src comp="144" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="451"><net_src comp="164" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="452"><net_src comp="80" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="453"><net_src comp="46" pin="0"/><net_sink comp="435" pin=4"/></net>

<net id="454"><net_src comp="44" pin="0"/><net_sink comp="435" pin=5"/></net>

<net id="455"><net_src comp="42" pin="0"/><net_sink comp="435" pin=6"/></net>

<net id="456"><net_src comp="40" pin="0"/><net_sink comp="435" pin=7"/></net>

<net id="457"><net_src comp="38" pin="0"/><net_sink comp="435" pin=8"/></net>

<net id="458"><net_src comp="36" pin="0"/><net_sink comp="435" pin=9"/></net>

<net id="459"><net_src comp="34" pin="0"/><net_sink comp="435" pin=10"/></net>

<net id="460"><net_src comp="32" pin="0"/><net_sink comp="435" pin=11"/></net>

<net id="471"><net_src comp="90" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="180" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="180" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="90" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="180" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="288" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="294" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="300" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="118" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="90" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="306" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="312" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="318" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="510" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="324" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="122" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="90" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="330" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="336" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="342" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="348" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="354" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="542" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="360" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="550" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="366" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="558" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="372" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="476" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="472" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="126" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="581"><net_src comp="570" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="461" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="592"><net_src comp="128" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="461" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="130" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="132" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="600"><net_src comp="586" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="134" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="622"><net_src comp="142" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="623"><net_src comp="582" pin="1"/><net_sink comp="602" pin=17"/></net>

<net id="628"><net_src comp="461" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="90" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="602" pin="18"/><net_sink comp="630" pin=0"/></net>

<net id="655"><net_src comp="146" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="656"><net_src comp="464" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="657"><net_src comp="635" pin="18"/><net_sink comp="378" pin=2"/></net>

<net id="662"><net_src comp="635" pin="18"/><net_sink comp="658" pin=0"/></net>

<net id="667"><net_src comp="150" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="671"><net_src comp="461" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="692"><net_src comp="146" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="693"><net_src comp="464" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="694"><net_src comp="668" pin="1"/><net_sink comp="672" pin=17"/></net>

<net id="699"><net_src comp="672" pin="18"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="461" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="708"><net_src comp="701" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="152" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="154" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="720"><net_src comp="709" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="727"><net_src comp="156" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="716" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="158" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="730"><net_src comp="160" pin="0"/><net_sink comp="721" pin=3"/></net>

<net id="738"><net_src comp="80" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="731" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="740"><net_src comp="734" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="748"><net_src comp="741" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="741" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="86" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="762"><net_src comp="753" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="166" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="769"><net_src comp="763" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="770"><net_src comp="763" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="774"><net_src comp="170" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="391" pin=18"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="777"><net_src comp="771" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="781"><net_src comp="174" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="786"><net_src comp="180" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="435" pin=3"/></net>

<net id="792"><net_src comp="186" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="797"><net_src comp="192" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="602" pin=16"/></net>

<net id="802"><net_src comp="198" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="602" pin=15"/></net>

<net id="807"><net_src comp="204" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="602" pin=14"/></net>

<net id="812"><net_src comp="210" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="602" pin=13"/></net>

<net id="817"><net_src comp="216" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="602" pin=12"/></net>

<net id="822"><net_src comp="222" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="602" pin=11"/></net>

<net id="827"><net_src comp="228" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="602" pin=10"/></net>

<net id="832"><net_src comp="234" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="602" pin=9"/></net>

<net id="837"><net_src comp="240" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="602" pin=8"/></net>

<net id="842"><net_src comp="246" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="602" pin=7"/></net>

<net id="847"><net_src comp="252" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="602" pin=6"/></net>

<net id="852"><net_src comp="258" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="602" pin=5"/></net>

<net id="857"><net_src comp="264" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="602" pin=4"/></net>

<net id="862"><net_src comp="270" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="602" pin=3"/></net>

<net id="867"><net_src comp="276" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="872"><net_src comp="282" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="878"><net_src comp="482" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="883"><net_src comp="486" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="635" pin=2"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="672" pin=2"/></net>

<net id="889"><net_src comp="490" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="635" pin=3"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="672" pin=3"/></net>

<net id="895"><net_src comp="494" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="635" pin=4"/></net>

<net id="897"><net_src comp="892" pin="1"/><net_sink comp="672" pin=4"/></net>

<net id="901"><net_src comp="502" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="635" pin=5"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="672" pin=5"/></net>

<net id="907"><net_src comp="506" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="635" pin=6"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="672" pin=6"/></net>

<net id="913"><net_src comp="514" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="635" pin=7"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="672" pin=7"/></net>

<net id="919"><net_src comp="518" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="635" pin=8"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="672" pin=8"/></net>

<net id="925"><net_src comp="526" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="635" pin=9"/></net>

<net id="927"><net_src comp="922" pin="1"/><net_sink comp="672" pin=9"/></net>

<net id="931"><net_src comp="530" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="635" pin=10"/></net>

<net id="933"><net_src comp="928" pin="1"/><net_sink comp="672" pin=10"/></net>

<net id="937"><net_src comp="534" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="635" pin=11"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="672" pin=11"/></net>

<net id="943"><net_src comp="538" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="635" pin=12"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="672" pin=12"/></net>

<net id="949"><net_src comp="546" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="635" pin=13"/></net>

<net id="951"><net_src comp="946" pin="1"/><net_sink comp="672" pin=13"/></net>

<net id="955"><net_src comp="554" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="635" pin=14"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="672" pin=14"/></net>

<net id="961"><net_src comp="562" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="635" pin=15"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="672" pin=15"/></net>

<net id="967"><net_src comp="566" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="635" pin=16"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="672" pin=16"/></net>

<net id="973"><net_src comp="578" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="978"><net_src comp="582" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="635" pin=17"/></net>

<net id="987"><net_src comp="602" pin="18"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="992"><net_src comp="624" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="996"><net_src comp="630" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="1001"><net_src comp="429" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1005"><net_src comp="461" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1011"><net_src comp="695" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1015"><net_src comp="701" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="1020"><net_src comp="704" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1025"><net_src comp="721" pin="4"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="1031"><net_src comp="734" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="1036"><net_src comp="745" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="435" pin=12"/></net>

<net id="1041"><net_src comp="749" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="435" pin=13"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_ptr_0 | {18 19 }
	Port: dense_ptr_1 | {18 19 }
	Port: dense_ptr_2 | {18 19 }
	Port: dense_ptr_3 | {18 19 }
	Port: dense_ptr_4 | {18 19 }
	Port: dense_ptr_5 | {18 19 }
	Port: dense_ptr_6 | {18 19 }
	Port: dense_ptr_7 | {18 19 }
	Port: map_buf_0 | {2 3 7 }
	Port: map_buf_1 | {2 3 }
	Port: map_buf_2 | {2 3 }
	Port: map_buf_3 | {2 3 }
	Port: map_buf_4 | {2 3 }
	Port: map_buf_5 | {2 3 }
	Port: map_buf_6 | {2 3 }
	Port: map_buf_7 | {2 3 }
	Port: map_buf_8 | {2 3 }
	Port: map_buf_9 | {2 3 }
	Port: map_buf_10 | {2 3 }
	Port: map_buf_11 | {2 3 }
	Port: map_buf_12 | {2 3 }
	Port: map_buf_13 | {2 3 }
	Port: map_buf_14 | {2 3 }
	Port: map_buf_15 | {2 3 }
 - Input state : 
	Port: load_dense_accoding_A : p_read | {4 }
	Port: load_dense_accoding_A : p_read1 | {4 }
	Port: load_dense_accoding_A : p_read2 | {4 }
	Port: load_dense_accoding_A : p_read3 | {4 }
	Port: load_dense_accoding_A : p_read4 | {4 }
	Port: load_dense_accoding_A : p_read5 | {4 }
	Port: load_dense_accoding_A : p_read6 | {4 }
	Port: load_dense_accoding_A : p_read7 | {4 }
	Port: load_dense_accoding_A : p_read8 | {4 }
	Port: load_dense_accoding_A : p_read9 | {4 }
	Port: load_dense_accoding_A : p_read10 | {4 }
	Port: load_dense_accoding_A : p_read11 | {4 }
	Port: load_dense_accoding_A : p_read12 | {4 }
	Port: load_dense_accoding_A : p_read13 | {4 }
	Port: load_dense_accoding_A : p_read14 | {4 }
	Port: load_dense_accoding_A : p_read15 | {4 }
	Port: load_dense_accoding_A : map_buf_0 | {1 }
	Port: load_dense_accoding_A : map_buf_1 | {4 }
	Port: load_dense_accoding_A : map_buf_2 | {4 }
	Port: load_dense_accoding_A : map_buf_3 | {4 }
	Port: load_dense_accoding_A : map_buf_4 | {4 }
	Port: load_dense_accoding_A : map_buf_5 | {4 }
	Port: load_dense_accoding_A : map_buf_6 | {4 }
	Port: load_dense_accoding_A : map_buf_7 | {4 }
	Port: load_dense_accoding_A : map_buf_8 | {4 }
	Port: load_dense_accoding_A : map_buf_9 | {4 }
	Port: load_dense_accoding_A : map_buf_10 | {4 }
	Port: load_dense_accoding_A : map_buf_11 | {4 }
	Port: load_dense_accoding_A : map_buf_12 | {4 }
	Port: load_dense_accoding_A : map_buf_13 | {4 }
	Port: load_dense_accoding_A : map_buf_14 | {4 }
	Port: load_dense_accoding_A : map_buf_15 | {4 }
	Port: load_dense_accoding_A : gmem1 | {11 12 13 14 15 16 17 18 19 }
	Port: load_dense_accoding_A : B | {4 }
	Port: load_dense_accoding_A : K | {4 }
  - Chain level:
	State 1
		store_ln51 : 1
	State 2
	State 3
	State 4
		map_buf_6_load_cast_cast : 1
		map_buf_12_load_cast_cast_cast : 1
		map_buf_13_load_cast_cast_cast : 1
		map_buf_14_load_cast_cast_cast : 1
		empty_37 : 1
		zext_ln51_1 : 2
	State 5
		trunc_ln51 : 1
		tmp_3 : 1
		icmp_ln51 : 2
		br_ln51 : 3
		x_col_V : 2
		icmp_ln54 : 1
		br_ln54 : 2
		cmp_i : 3
	State 6
	State 7
		br_ln51 : 1
		tmp : 1
		write_ln57 : 2
		store_ln58 : 2
	State 8
		trunc_ln61 : 1
		tmp_5 : 2
		icmp_ln61 : 3
		br_ln61 : 4
		mul_ln62 : 1
	State 9
	State 10
		add_ln62 : 1
		trunc_ln7 : 2
	State 11
		gmem1_addr : 1
		empty_38 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		trunc_ln62 : 1
		trunc_ln64 : 1
	State 18
	State 19
		store_ln51 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|---------|
| Operation|                      Functional Unit                      |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|    mul   |                         grp_fu_704                        |    3    |   165   |    49   |
|          |                         grp_fu_741                        |    3    |   165   |    49   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          | grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391 |    0    |    5    |    21   |
|   call   | grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429 |    0    |    33   |    59   |
|          | grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435 |    0    |   180   |    95   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |                       x_col_V_fu_602                      |    0    |    0    |    65   |
|    mux   |                         tmp_fu_635                        |    0    |    0    |    65   |
|          |                        tmp_5_fu_672                       |    0    |    0    |    65   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|    add   |                      add_ln62_fu_716                      |    0    |    0    |    71   |
|          |                         i_6_fu_753                        |    0    |    0    |    39   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |                       cmp285_fu_476                       |    0    |    0    |    20   |
|          |                      icmp_ln51_fu_596                     |    0    |    0    |    18   |
|   icmp   |                      icmp_ln54_fu_624                     |    0    |    0    |    20   |
|          |                        cmp_i_fu_630                       |    0    |    0    |    19   |
|          |                      icmp_ln61_fu_695                     |    0    |    0    |    20   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |              map_buf_3_load_cast_cast_fu_494              |    0    |    0    |    3    |
|  select  |              map_buf_7_load_cast_cast_fu_518              |    0    |    0    |    4    |
|          |                      empty_37_fu_570                      |    0    |    0    |    31   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |                 map_buf_0_read_read_fu_174                |    0    |    0    |    0    |
|          |                     K_read_read_fu_180                    |    0    |    0    |    0    |
|          |                     B_read_read_fu_186                    |    0    |    0    |    0    |
|          |                   p_read_48_read_fu_192                   |    0    |    0    |    0    |
|          |                   p_read_49_read_fu_198                   |    0    |    0    |    0    |
|          |                   p_read_50_read_fu_204                   |    0    |    0    |    0    |
|          |                   p_read_51_read_fu_210                   |    0    |    0    |    0    |
|          |                   p_read_52_read_fu_216                   |    0    |    0    |    0    |
|          |                   p_read1027_read_fu_222                  |    0    |    0    |    0    |
|          |                   p_read926_read_fu_228                   |    0    |    0    |    0    |
|          |                   p_read825_read_fu_234                   |    0    |    0    |    0    |
|          |                   p_read724_read_fu_240                   |    0    |    0    |    0    |
|          |                   p_read623_read_fu_246                   |    0    |    0    |    0    |
|          |                   p_read522_read_fu_252                   |    0    |    0    |    0    |
|          |                   p_read421_read_fu_258                   |    0    |    0    |    0    |
|          |                   p_read320_read_fu_264                   |    0    |    0    |    0    |
|   read   |                   p_read219_read_fu_270                   |    0    |    0    |    0    |
|          |                   p_read118_read_fu_276                   |    0    |    0    |    0    |
|          |                    p_read17_read_fu_282                   |    0    |    0    |    0    |
|          |                 map_buf_1_read_read_fu_288                |    0    |    0    |    0    |
|          |                 map_buf_2_read_read_fu_294                |    0    |    0    |    0    |
|          |                 map_buf_3_read_read_fu_300                |    0    |    0    |    0    |
|          |                 map_buf_4_read_read_fu_306                |    0    |    0    |    0    |
|          |                 map_buf_5_read_read_fu_312                |    0    |    0    |    0    |
|          |                 map_buf_6_read_read_fu_318                |    0    |    0    |    0    |
|          |                 map_buf_7_read_read_fu_324                |    0    |    0    |    0    |
|          |                 map_buf_8_read_read_fu_330                |    0    |    0    |    0    |
|          |                 map_buf_9_read_read_fu_336                |    0    |    0    |    0    |
|          |                map_buf_10_read_read_fu_342                |    0    |    0    |    0    |
|          |                map_buf_11_read_read_fu_348                |    0    |    0    |    0    |
|          |                map_buf_12_read_read_fu_354                |    0    |    0    |    0    |
|          |                map_buf_13_read_read_fu_360                |    0    |    0    |    0    |
|          |                map_buf_14_read_read_fu_366                |    0    |    0    |    0    |
|          |                map_buf_15_read_read_fu_372                |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|   write  |                  write_ln57_write_fu_378                  |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|  readreq |                     grp_readreq_fu_385                    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |                        empty_fu_472                       |    0    |    0    |    0    |
|          |                     trunc_ln51_fu_582                     |    0    |    0    |    0    |
|   trunc  |                     trunc_ln61_fu_668                     |    0    |    0    |    0    |
|          |                     trunc_ln62_fu_745                     |    0    |    0    |    0    |
|          |                     trunc_ln64_fu_749                     |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |                      zext_ln62_fu_482                     |    0    |    0    |    0    |
|          |                 map_buf_1_load_cast_fu_486                |    0    |    0    |    0    |
|          |                 map_buf_2_load_cast_fu_490                |    0    |    0    |    0    |
|          |                 map_buf_4_load_cast_fu_502                |    0    |    0    |    0    |
|          |                 map_buf_5_load_cast_fu_506                |    0    |    0    |    0    |
|          |              map_buf_6_load_cast_cast_fu_514              |    0    |    0    |    0    |
|          |                 map_buf_8_load_cast_fu_526                |    0    |    0    |    0    |
|   zext   |                 map_buf_9_load_cast_fu_530                |    0    |    0    |    0    |
|          |                map_buf_10_load_cast_fu_534                |    0    |    0    |    0    |
|          |                map_buf_11_load_cast_fu_538                |    0    |    0    |    0    |
|          |           map_buf_12_load_cast_cast_cast_fu_546           |    0    |    0    |    0    |
|          |           map_buf_13_load_cast_cast_cast_fu_554           |    0    |    0    |    0    |
|          |           map_buf_14_load_cast_cast_cast_fu_562           |    0    |    0    |    0    |
|          |                      zext_ln51_fu_566                     |    0    |    0    |    0    |
|          |                     zext_ln51_1_fu_578                    |    0    |    0    |    0    |
|          |                     zext_ln62_1_fu_701                    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |                 map_buf_6_load_cast_fu_510                |    0    |    0    |    0    |
|          |              map_buf_12_load_cast_cast_fu_542             |    0    |    0    |    0    |
|   sext   |              map_buf_13_load_cast_cast_fu_550             |    0    |    0    |    0    |
|          |              map_buf_14_load_cast_cast_fu_558             |    0    |    0    |    0    |
|          |                      sext_ln62_fu_731                     |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|partselect|                        tmp_3_fu_586                       |    0    |    0    |    0    |
|          |                      trunc_ln7_fu_721                     |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                       shl_ln_fu_709                       |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|   Total  |                                                           |    6    |   548   |   713   |
|----------|-----------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|            B_read_reg_789            |   64   |
|            K_read_reg_783            |   32   |
|             cmp_i_reg_993            |    1   |
|          gmem1_addr_reg_1028         |   32   |
|           i_3_load_reg_1002          |   32   |
|              i_3_reg_763             |   32   |
|           icmp_ln54_reg_989          |    1   |
|          icmp_ln61_reg_1008          |    1   |
|        map_buf_0_loc_2_reg_771       |   32   |
|        map_buf_0_read_reg_778        |   32   |
|     map_buf_10_load_cast_reg_934     |   32   |
|     map_buf_11_load_cast_reg_940     |   32   |
|map_buf_12_load_cast_cast_cast_reg_946|   32   |
|map_buf_13_load_cast_cast_cast_reg_952|   32   |
|map_buf_14_load_cast_cast_cast_reg_958|   32   |
|      map_buf_1_load_cast_reg_880     |   32   |
|      map_buf_2_load_cast_reg_886     |   32   |
|   map_buf_3_load_cast_cast_reg_892   |   32   |
|      map_buf_4_load_cast_reg_898     |   32   |
|      map_buf_5_load_cast_reg_904     |   32   |
|   map_buf_6_load_cast_cast_reg_910   |   32   |
|   map_buf_7_load_cast_cast_reg_916   |   32   |
|      map_buf_8_load_cast_reg_922     |   32   |
|      map_buf_9_load_cast_reg_928     |   32   |
|           mul_ln62_reg_1017          |   62   |
|          p_read1027_reg_819          |   31   |
|           p_read118_reg_864          |   31   |
|           p_read17_reg_869           |   31   |
|           p_read219_reg_859          |   31   |
|           p_read320_reg_854          |   31   |
|           p_read421_reg_849          |   31   |
|           p_read522_reg_844          |   31   |
|           p_read623_reg_839          |   31   |
|           p_read724_reg_834          |   31   |
|           p_read825_reg_829          |   31   |
|           p_read926_reg_824          |   31   |
|           p_read_48_reg_794          |   31   |
|           p_read_49_reg_799          |   31   |
|           p_read_50_reg_804          |   31   |
|           p_read_51_reg_809          |   31   |
|           p_read_52_reg_814          |   31   |
|          targetBlock_reg_998         |    1   |
|          trunc_ln51_reg_975          |    4   |
|          trunc_ln62_reg_1033         |   20   |
|          trunc_ln64_reg_1038         |    3   |
|          trunc_ln7_reg_1022          |   62   |
|            x_col_V_reg_984           |   31   |
|          zext_ln51_1_reg_970         |   32   |
|           zext_ln51_reg_964          |   32   |
|         zext_ln62_1_reg_1012         |   62   |
|           zext_ln62_reg_875          |   62   |
+--------------------------------------+--------+
|                 Total                |  1574  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_385 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_704     |  p1  |   2  |  31  |   62   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   126  ||  0.774  ||    18   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   548  |   713  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |  1574  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    0   |  2122  |   731  |
+-----------+--------+--------+--------+--------+
