# T9000 Transputer Core

[![CI](https://github.com/agentdavo/t800/actions/workflows/ci.yml/badge.svg)](https://github.com/agentdavo/t800/actions/workflows/ci.yml)

A complete SpinalHDL implementation of the T9000 Transputer architecture featuring all instruction tables, IEEE 754 floating-point compliance, and comprehensive testing infrastructure.

ðŸŽ‰ **Project Status: COMPLETE** - Full T9000 ISA implementation with all 21 instruction table plugins

## Overview

This project implements a complete T9000 Transputer processor using SpinalHDL's advanced FiberPlugin architecture. The design emphasizes modularity, correctness, and modern hardware description practices while maintaining full compatibility with the original T9000 instruction set architecture.

### Key Features

- âœ… **Complete T9000 ISA**: All instructions from Tables 6.9-6.37 implemented
- âœ… **5-Stage Pipeline**: Authentic T9000 pipeline with hardware grouping
- âœ… **IEEE 754 FPU**: Full double-precision floating-point compliance
- âœ… **Dual Cache System**: 16KB main cache + 32-word workspace cache
- âœ… **Hardware Scheduler**: Dual-priority process queues with timeslicing
- âœ… **Memory Protection**: L-process/P-process model with 4 regions
- âœ… **Testing Infrastructure**: Assembler, simulator, pipeline visualization

## Quick Start

### Prerequisites

- **JDK 8+** (tested with JDK 17)
- **SBT 1.10.0+**
- **Verilator 5.0+** (optional, for simulation)
- **GTKWave** (optional, for waveforms)

### Basic Commands

```bash
# Clone repository
git clone https://github.com/agentdavo/t800.git
cd t800

# Format code (required before commits)
sbt scalafmtAll

# Run tests
sbt test

# Generate Verilog
sbt "runMain transputer.Generate"                    # Full T9000
sbt "runMain transputer.Generate --minimal"          # Minimal version
sbt "runMain transputer.Generate --enable-fpu true"  # With options
```

### Testing Workflow

```bash
# 1. Write assembly program
cat > scripts/asm/test.asm << EOF
Start:
    mint
    sthf
    mint
    stlf
    
    ldc     10
    ldc     20
    add
    
    eqc     30
    cj      Fail
    
Pass:
    j       Pass
Fail:
    j       Fail
EOF

# 2. Assemble to hex
sbt "runMain transputer.TransputerAssembler scripts/asm/test.asm"

# 3. Generate with test support
sbt "runMain transputer.GenerateWithTest --hex scripts/hex/test.hex --wave --konata"

# 4. View results
gtkwave simWorkspace/wave.fst              # Waveforms
# Open simWorkspace/konata.log in Konata   # Pipeline visualization
```

## Architecture

### Plugin-Based Design

The T9000 uses SpinalHDL's FiberPlugin system for modular construction:

```
src/main/scala/transputer/plugins/
â”œâ”€â”€ arithmetic/         # Table 6.9: Basic ALU operations
â”œâ”€â”€ longarith/         # Table 6.10: 64-bit arithmetic
â”œâ”€â”€ controlflow/       # Table 6.11: Jumps and calls
â”œâ”€â”€ blockmove/         # Table 6.12: Block operations
â”œâ”€â”€ indexing/          # Table 6.13: Memory indexing
â”œâ”€â”€ schedule/          # Tables 6.25-26: Process scheduling
â”œâ”€â”€ fpu/              # Tables 6.32-37: Floating-point
â””â”€â”€ [15 more instruction table plugins...]
```

### 5-Stage Pipeline

1. **Fetch/Group** - Instruction fetch with hardware grouping
2. **Local/Decode** - Register access and decode
3. **Address/Cache** - Address calculation and cache access
4. **Execute** - ALU/FPU operations
5. **Writeback** - Result writeback

### Key Components

- **Register File**: 35+ registers with shadow support
- **Stack System**: 3-register evaluation stack (A, B, C)
- **Cache Hierarchy**: 16KB main + 32-word workspace cache
- **Process Scheduler**: Hardware dual-priority queues
- **Timer System**: Dual timers (1Âµs/64Âµs resolution)
- **Memory Protection**: 4 regions with L/P-process modes

## Documentation

### Primary Documentation

- ðŸ“˜ [**Technical Reference**](doc/T9000_TECHNICAL_REFERENCE.md) - Complete specification
- ðŸ“— [**Developer Guide**](doc/T9000_DEVELOPER_GUIDE.md) - Development and usage
- ðŸ“Š [**Implementation Status**](doc/T9000_IMPLEMENTATION_STATUS.md) - Current status

### Quick Links

- [Build System](doc/T9000_DEVELOPER_GUIDE.md#build-system)
- [Testing Guide](doc/T9000_DEVELOPER_GUIDE.md#testing-infrastructure)
- [Plugin Development](doc/T9000_DEVELOPER_GUIDE.md#plugin-development)
- [Assembly Programming](doc/T9000_DEVELOPER_GUIDE.md#assembly-programming)
- [Pipeline Visualization](doc/T9000_DEVELOPER_GUIDE.md#pipeline-visualization)

## Testing Infrastructure

### Transputer Assembler

```bash
# Assemble custom program
sbt "runMain transputer.TransputerAssembler scripts/asm/program.asm"

# Built-in programs
sbt "runMain transputer.TransputerAssembler --bootload"  # INMOS bootloader
sbt "runMain transputer.TransputerAssembler --hello"     # Hello world
```

### Enhanced Testing

```bash
# Generate with test features
sbt "runMain transputer.GenerateWithTest --hex test.hex --wave --konata"

# Options:
#   --hex <file>    Load hex file
#   --wave          Enable waveforms
#   --konata        Pipeline visualization
#   --pass <addr>   Pass symbol address
#   --fail <addr>   Fail symbol address
```

### Pipeline Visualization

The project includes Konata support for visualizing instruction flow:

1. Generate with `--konata` flag
2. Open `simWorkspace/konata.log` in [Konata viewer](https://github.com/shioyadan/Konata)
3. See instructions flowing through the 5-stage pipeline

## Project Structure

```
t800/
â”œâ”€â”€ src/main/scala/transputer/
â”‚   â”œâ”€â”€ T9000Transputer.scala      # Main component
â”‚   â”œâ”€â”€ T9000Param.scala           # Configuration
â”‚   â”œâ”€â”€ Generate.scala             # Verilog generator
â”‚   â”œâ”€â”€ TransputerAssembler.scala  # Assembler
â”‚   â”œâ”€â”€ GenerateWithTest.scala     # Test generator
â”‚   â””â”€â”€ plugins/                   # Instruction implementations
â”œâ”€â”€ scripts/
â”‚   â”œâ”€â”€ asm/                      # Assembly sources
â”‚   â”œâ”€â”€ hex/                      # Assembled programs
â”‚   â””â”€â”€ test_reports/             # Test results
â”œâ”€â”€ generated/                    # Verilog output
â””â”€â”€ doc/                         # Documentation
```

## Implementation Status

### âœ… Complete

- All 21 instruction table plugins (Tables 6.9-6.37)
- 5-stage pipeline with SpinalHDL Pipeline DSL
- IEEE 754 floating-point unit
- Dual-priority hardware scheduler
- Memory protection system
- Comprehensive test suite (>95% coverage)

### ðŸš§ Known Limitations

- PMI interface: Basic implementation
- Verilator on macOS: C++ flag compatibility issues
- Multi-core: Single core only (multi-core planned)

## Performance

- **Target**: 500MHz (2ns cycle time)
- **IPC**: 0.8-1.2 (depends on code)
- **Context Switch**: 11 cycles
- **Branch Penalty**: 5 cycles (1 with correct prediction)

## Contributing

1. Fork the repository
2. Create a feature branch
3. Run `sbt scalafmtAll` before commits
4. Add tests for new features
5. Submit a pull request

## License

This project is licensed under the MIT License - see [LICENSE](LICENSE) file for details.

## Acknowledgments

- Original T9000 architecture by INMOS
- SpinalHDL framework by Charles Papon
- Konata pipeline viewer by Susumu Mashimo

## Resources

- [SpinalHDL Documentation](https://spinalhdl.github.io/SpinalDoc-RTD/)
- [Original T9000 Manual](doc/text/transputer_t9000_manual.txt)
- [Konata Viewer](https://github.com/shioyadan/Konata)

---

For detailed information, see the [documentation](doc/).