<h1 align="center">Hi there 👋, I'm Agustín</h1>
<h3 align="center">⚡ Electronics Engineer | Analog & Mixed-Signal Layout Engineer | FPGA/ASIC Enthusiast ⚡</h3>

<p align="center">
  <a href="https://www.linkedin.com/in/agustin-galdeman/">
    <img src="https://img.shields.io/badge/LinkedIn-blue?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn Badge">
  </a>
  <a href="https://github.com/Agusgal">
    <img src="https://img.shields.io/badge/GitHub-000?style=for-the-badge&logo=github&logoColor=white" alt="GitHub Badge">
  </a>
</p>

---

## 💡 About Me
- 🎓 Electronics Engineer from Argentina, passionate about **semiconductors and integrated circuits**  
- 🖋️ Experienced in **Analog & Mixed-Signal IC Design**, including **OTA, current mirrors, noise & mismatch analysis**  
- 🖌️ Skilled in **circuit layout** (matching, symmetry, parasitic-aware design, DRC/LVS verification)  
- ⚙️ Work with **HDLs (Verilog, VHDL, SystemVerilog)** for FPGA/ASIC design  
- 🔬 Hands-on with **EDA tools** like Cadence Virtuoso, Synopsys, Quartus, ModelSim, LTspice, and Altium  
- 📈 Strong background in **circuit simulation, verification, and system-level modeling**  
- 🌍 Interested in **semiconductor industry R&D**, bridging analog/digital design  

---

## 💻 Programming Languages
<p align="center">
  <img src="https://img.shields.io/badge/c-%2300599C.svg?style=for-the-badge&logo=c&logoColor=white">
  <img src="https://img.shields.io/badge/c++-%2300599C.svg?style=for-the-badge&logo=c%2B%2B&logoColor=white">
  <img src="https://img.shields.io/badge/c%23-%23239120.svg?style=for-the-badge&logo=c-sharp&logoColor=white">
  <img src="https://img.shields.io/badge/python-3670A0?style=for-the-badge&logo=python&logoColor=ffdd54">
  <img src="https://img.shields.io/badge/rust-%23000000.svg?style=for-the-badge&logo=rust&logoColor=white">
  <img src="https://img.shields.io/badge/javascript-%23323330.svg?style=for-the-badge&logo=javascript&logoColor=%23F7DF1E">
  <img src="https://img.shields.io/badge/Matlab-%23BE662C?style=for-the-badge&logo=mathworks&logoColor=white">
  <img src="https://img.shields.io/badge/latex-%23008080.svg?style=for-the-badge&logo=latex&logoColor=white">
</p>

---

## 🔧 Hardware Description Languages
<p align="center">
  <img src="https://img.shields.io/badge/Verilog-acb2c0?style=for-the-badge">
  <img src="https://img.shields.io/badge/VHDL-acb2c0?style=for-the-badge&color=acb2c0">
  <img src="https://img.shields.io/badge/SystemVerilog-blueviolet?style=for-the-badge">
</p>

---

## 🛠️ Tools & EDA Software
<p align="center">
  <img src="https://img.shields.io/badge/Altium-gray?style=for-the-badge&logo=altiumdesigner&logoColor=black">
  <img src="https://img.shields.io/static/v1?style=for-the-badge&message=LTspice&color=900028&logo=LTspice&logoColor=FFFFFF">
  <img src="https://img.shields.io/badge/Cadence-Virtuoso-red?style=for-the-badge">
  <img src="https://img.shields.io/badge/Synopsys-56347C?style=for-the-badge">
  <img src="https://img.shields.io/badge/Quartus-Prime?style=for-the-badge&color=%231C4795">
  <img src="https://img.shields.io/badge/ModelSim-%23217346?style=for-the-badge&logo=mentor&logoColor=white">
  <img src="https://img.shields.io/badge/Qt-gray?style=for-the-badge&logo=qt&logoColor=%2341CD52">
</p>

---

## 📊 GitHub Stats
<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Agusgal&theme=city_light&hide_border=false&include_all_commits=false&count_private=true&layout=compact" />
</p>

---

## 🔬 Interests & Focus Areas
- Analog & Mixed-Signal IC Design  
- OTA design, Current Mirrors, Noise & Mismatch analysis  
- IC **Layout techniques** (matching, symmetry, parasitic extraction)  
- FPGA/ASIC design flows (RTL to GDS)  
- Simulation & Verification (SPICE, HDL, Matlab)  
- Semiconductor industry & technology trends  

---

### ✍️ Random Dev Quote
<p align="center">
  <img src="https://quotes-github-readme.vercel.app/api?type=horizontal&theme=light">
</p>

---

<p align="center">
  <img src="https://visitcount.itsvg.in/api?id=Agusgal&icon=0&color=2" alt="Profile Visits">
</p>
