{"vcs1":{"timestamp_begin":1700210942.501740084, "rt":19.66, "ut":18.21, "st":1.23}}
{"vcselab":{"timestamp_begin":1700210962.237514247, "rt":2.78, "ut":1.81, "st":0.15}}
{"link":{"timestamp_begin":1700210965.099784115, "rt":0.62, "ut":0.35, "st":0.42}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700210941.811409661}
{"VCS_COMP_START_TIME": 1700210941.811409661}
{"VCS_COMP_END_TIME": 1700211129.750843059}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +define+CG +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 536752}}
{"stitch_vcselab": {"peak_mem": 320864}}
