# Verilog 5-stage processor
Designed to be run in ModelSim, this 5-stage pipelined processor is capable of executing assembly code stored in a local file.
