"-o"
"Libraries\seekfree_libraries\zf_eru.o"
"..\Libraries\seekfree_libraries\zf_eru.c"
"-Ctc26x"
"--lsl-core=vtc"
"-t"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo"
"-Wa-Hsfr/regtc26x.def"
"-Wa-gAHLs"
"--emit-locals=-equs,-symbols"
"-Wa-Ogs"
"-Wa--error-limit=42"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\CODE"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\_Build"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\_Impl"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\_Lib"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\_Lib\DataHandling"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\_Lib\InternalMux"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\_PinMap"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Asc"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Lin"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Spi"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Icu"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\PwmBc"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\PwmHl"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Timer"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\TimerWithTrigger"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\TPwm"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cif"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cif\Cam"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cif\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\CStart"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Irq"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Dma"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dsadc"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dsadc\Dsadc"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dsadc\Rdc"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dsadc\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dts"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dts\Dts"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dts\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Emem"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Emem\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Eray"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Eray\Eray"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Eray\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Eth"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Eth\Phy_Pef7071"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Eth\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Fce"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Fce\Crc"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Fce\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Fft"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Fft\Fft"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Fft\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Flash"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Flash\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gpt12"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gpt12\IncrEnc"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gpt12\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm\Atom"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm\Atom\Pwm"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm\Atom\PwmHl"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm\Atom\Timer"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm\Tim"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm\Tim\In"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm\Tom"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm\Tom\Pwm"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm\Tom\PwmHl"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm\Tom\Timer"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm\Trig"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Hssl"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Hssl\Hssl"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Hssl\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\I2c"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\I2c\I2c"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\I2c\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Iom"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Iom\Driver"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Iom\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Msc"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Msc\Msc"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Msc\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Mtu"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Mtu\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Multican"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Multican\Can"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Multican\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Port"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Io"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Psi5"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Psi5\Psi5"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Psi5\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Psi5s"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Psi5s\Psi5s"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Psi5s\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Qspi"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Qspi\SpiMaster"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Qspi\SpiSlave"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Qspi\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Sent"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Sent\Sent"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Sent\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Smu"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Smu\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Src"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Stm"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Stm\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Stm\Timer"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Vadc"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Vadc\Adc"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Vadc\Std"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\Infra"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\Infra\Platform"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\Infra\Platform\Tricore"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\Infra\Platform\Tricore\Compilers"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\Infra\Sfr"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\Infra\Sfr\TC26B"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\Infra\Sfr\TC26B\_Reg"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\Service"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\Service\CpuGeneric"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\seekfree_libraries"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\seekfree_libraries\common"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\seekfree_peripheral"
"-ID:\test\example\MT9V03x_1.8TFT_Mono_Demo\USER"
"--iso=99"
"--language=-gcc,-volatile,+strings,-kanji"
"--fp-model=3"
"--switch=auto"
"--align=0"
"--default-near-size=0"
"--default-a0-size=0"
"--default-a1-size=0"
"-O0"
"--tradeoff=0"
"-g"
"--error-limit=42"
"--source"
"-c"
"--dep-file=Libraries\seekfree_libraries\.zf_eru.o.d"
"-Wc--make-target=Libraries\seekfree_libraries\zf_eru.o"
