## Generated SDC file "fc16_top.out.sdc"

## Copyright (C) 1991-2013 Altera Corporation
## Your use of Altera Corporation's design tools, logic functions 
## and other software and tools, and its AMPP partner logic 
## functions, and any output files from any of the foregoing 
## (including device programming or simulation files), and any 
## associated documentation or information are expressly subject 
## to the terms and conditions of the Altera Program License 
## Subscription Agreement, Altera MegaCore Function License 
## Agreement, or other applicable license agreement, including, 
## without limitation, that your use is for the sole purpose of 
## programming logic devices manufactured by Altera and sold by 
## Altera or its authorized distributors.  Please refer to the 
## applicable agreement for further details.


## VENDOR  "Altera"
## PROGRAM "Quartus II"
## VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

## DATE    "Tue Jun 17 16:38:30 2014"

##
## DEVICE  "5SGXMA9K1H40C2"
##


#**************************************************************
# Time Information
#**************************************************************

set_time_format -unit ns -decimal_places 3



#**************************************************************
# Create Clock
#**************************************************************

derive_pll_clocks -create_base_clocks
create_clock -name {iPCIE_REF_CLK} -period 10.000 -waveform { 0.000 5.000 } [get_ports {iPCIE_REF_CLK}]
create_clock -name {iCLK_FR} -period 10.000 -waveform { 0.000 5.000 } [get_ports {iCLK_FR}]
create_clock -name {iBUS_CLK} -period 1000.000 -waveform { 0.000 500.000 } [get_ports {iBUS_CLK}]
#iCLK_425M is actually 219MHz


#**************************************************************
# Set Clock Latency
#**************************************************************



#**************************************************************
# Set Clock Uncertainty
#**************************************************************

derive_clock_uncertainty


#**************************************************************
# Set Input Delay
#**************************************************************



#**************************************************************
# Set Output Delay
#**************************************************************



#**************************************************************
# Set Clock Groups
#**************************************************************

#**************************************************************
# Set False Path
#**************************************************************

set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_re9:dffpipe16|dffe17a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a*}]
set_false_path -to [get_registers {*alt_xcvr_resync*sync_r[0]}]
set_false_path -to [get_registers {*altpcie_rs_serdes|tx_cal_busy_r[0]}]
set_false_path -to [get_registers {*altpcie_rs_serdes|rx_cal_busy_r[0]}]
set_false_path -to [get_registers {*altpcie_rs_serdes|pll_locked_r[0]}]
set_false_path -to [get_registers {*altpcie_rs_serdes|rx_pll_locked_r[*]}]
set_false_path -to [get_registers {*altpcie_rs_serdes|rx_pll_freq_locked_r[0]}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a*}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_2v8:dffpipe9|dffe10a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_1v8:dffpipe6|dffe7a*}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_0v8:dffpipe14|dffe15a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_vu8:dffpipe11|dffe12a*}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_fd9:dffpipe16|dffe17a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a*}]
set_false_path -to [get_pins -nocase -compatibility_mode {*|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|clrn}]
set_false_path -hold -from [get_keepers {*|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|pif_interface_sel}] 
set_false_path -from [get_registers {*sv_xcvr_pipe_native*}] -to [get_registers {*altpcie_rs_serdes|*}]
set_false_path -to [get_pins -compatibility_mode {*vi_rst_sync_async*|clrn}]
set_false_path -to [get_pins -compatibility_mode {*fc16clkrst*|*rst_gen*|clrn}]
set_false_path -to [get_pins -compatibility_mode {*fc16clkrst*|*clk_cnt_gen*|clrn}]
set_false_path -to [get_pins -compatibility_mode {*fc16clkrst*|*clk_cnt_sampler*|clrn}]
set_false_path -from [get_keepers {fc16clkrst_wrap:fc16clkrst_wrap_inst|vi_rst_sync_async*oRST_SYNC_N}] 
set_false_path -from [get_keepers {chipregs_wrap:chipregs_wrap_inst|chipregs:chipregs_inst|*LOOPBACKSERDESCFG*}] 
set_false_path -from [get_keepers {fc16_pcie_le:pcie_le_inst|link_engine:le_generate[*].u_link_engine|link_engine_regs:u_engine_regs|WREG_LINKCTRL[4]}] -to [get_keepers {chipregs_wrap:chipregs_wrap_inst|chipregs:chipregs_inst|rd_data[*]}]
set_false_path -from [get_keepers {fc16_pcie_le:pcie_le_inst|pcie_gen2x8_13_1:u_bali_pcie_gen2x8_wrap|bali_pcie_app:bali_pcie_app_inst|hip_rst_blk:hip_rst_blk_inst|oAPP_RST_n}] -to [get_keepers {chipregs_wrap:chipregs_wrap_inst|chipregs:chipregs_inst|rd_data[*]}]
set_false_path -from [get_keepers {chipregs_wrap:chipregs_wrap_inst|chipregs:chipregs_inst|WREG_FPGA_CTL[*]}] 
set_false_path -from [get_keepers {*fmac_efifo:fmac_efifo*}] -to [get_keepers {*fmac_regs:fmac_regs|rd_data[*]}]


# False path between async clock transfers

set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[1].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[12].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[14].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[15].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[16].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[17].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[18].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[19].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[24].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[25].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[1].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[1].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[1].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[1].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[1].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[1].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[12].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[12].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[12].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[12].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[12].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[12].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[14].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[14].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[15].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[14].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[14].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[14].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[14].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[15].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[15].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[14].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[15].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[15].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[15].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[16].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[16].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[16].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[17].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[16].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[16].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[17].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[17].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[16].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[17].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[17].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[17].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[17].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[18].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[18].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[18].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[19].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[18].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[18].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[19].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[19].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[18].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[19].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[19].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[19].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[24].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[25].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[1].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[12].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[14].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[15].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[16].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[17].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[18].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[19].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {pcie_le_inst|u_bali_pcie_gen2x8_wrap|pcie_gen2x8_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}]
set_false_path  -from  [get_clocks {iBUS_CLK}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {iBUS_CLK}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[1].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[1].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[12].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[12].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[14].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[14].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[15].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[15].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[16].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[16].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[17].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[17].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[18].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[18].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[19].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[19].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {iPCIE_REF_CLK}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {pcie_le_inst|u_bali_pcie_gen2x8_wrap|pcie_gen2x8_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {sv_reconfig_pma_testbus_clk_0}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {sv_reconfig_pma_testbus_clk_1}]
set_false_path  -from  [get_clocks {iPCIE_REF_CLK}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {iPCIE_REF_CLK}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {pcie_le_inst|u_bali_pcie_gen2x8_wrap|pcie_gen2x8_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {pcie_le_inst|u_bali_pcie_gen2x8_wrap|pcie_gen2x8_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[3].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {pcie_le_inst|u_bali_pcie_gen2x8_wrap|pcie_gen2x8_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[6].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {pcie_le_inst|u_bali_pcie_gen2x8_wrap|pcie_gen2x8_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {pcie_le_inst|u_bali_pcie_gen2x8_wrap|pcie_gen2x8_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {sv_reconfig_pma_testbus_clk_0}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {sv_reconfig_pma_testbus_clk_1}]  -to  [get_clocks {iCLK_FR}]


set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[1].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[1].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[16].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[18].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[19].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[1].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[1].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[1].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[1].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[12].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[12].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[16].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[16].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[17].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[16].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[16].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[17].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[16].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[18].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[18].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[19].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[18].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[18].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[19].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[19].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[18].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[19].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[19].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[1].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[16].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[18].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[19].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[1].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[16].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[18].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[19].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]


set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[1].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[25].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[1].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[1].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[19].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[18].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[18].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[19].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[24].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[25].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[25].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[1].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  -to  [get_clocks {iCLK_FR}]



set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[15].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[15].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[14].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[15].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[14].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[15].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[15].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[15].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[25].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[15].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[15].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {iCLK_FR}]



set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[14].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[14].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[15].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[14].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[14].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[14].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[14].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[15].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[16].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[14].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[14].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[16].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  -to  [get_clocks {iCLK_FR}]



set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[24].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[1].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[1].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[24].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[24].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {iCLK_FR}]

set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]

set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]


set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {iCLK_FR}]


set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[12].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[14].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[15].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[16].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[17].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[18].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[19].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[24].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[25].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  -to  [get_clocks {iCLK_FR}]

set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[15].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[18].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[24].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[15].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  -to  [get_clocks {iCLK_FR}]

set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[12].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[12].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[14].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[14].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[15].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[16].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[17].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[18].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[19].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[24].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[25].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[12].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[14].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[25].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[2].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]


set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]


set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[12].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[12].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[12].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[12].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[12].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[12].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[12].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[12].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[12].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  -to  [get_clocks {iCLK_FR}]


set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[3].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[4].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[5].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[6].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[7].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[11].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[13].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[25].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]


set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[10].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[17].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[20].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[21].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[17].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[18].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  -to  [get_clocks {iCLK_FR}]

set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[17].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[17].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[16].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[0].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[17].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[16].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[17].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[17].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[17].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[17].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc16clkrst_wrap_inst|core_clock_pll_inst|s5_altpll_219in_212out_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[17].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {iCLK_FR}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[8].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[9].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[23].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[22].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}]


set_false_path  -from  [get_clocks {iCLK_FR}]  -to  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[19].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]
set_false_path  -from  [get_clocks {fc1_kr_ser_wrap_inst|fc16pma_wrap_inst|pma_inst|native_phy.gen_pma_1ch[19].pma_1ch|s5_native_phy_16gbps_inst|s5_native_phy_16gbps_inst|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  -to  [get_clocks {iCLK_FR}]

#**************************************************************
# Set Multicycle Path
#**************************************************************



#**************************************************************
# Set Maximum Delay
#**************************************************************

set_max_delay -to [get_registers {*vi_sync_1c*out_q[*]*}] 12.000


#**************************************************************
# Set Minimum Delay
#**************************************************************

set_min_delay -to [get_registers {*vi_sync_1c*out_q[*]*}] -10.000


#**************************************************************
# Set Input Transition
#**************************************************************

#**************************************************************
# New false path between clocks
#**************************************************************
set_false_path  -to {fc16_pcie_le:pcie_le_inst|pcie_gen3x8_13_1:u_bali_pcie_gen3x8_wrap|bali_pcie_app:bali_pcie_app_inst|vi_sync_level:vi_sync_level_inst|in_level_sync_r[*]}

set_false_path  -to {fc16_pcie_le:pcie_le_inst|pcie_gen3x8_13_1:u_bali_pcie_gen3x8_wrap|bali_pcie_app:bali_pcie_app_inst|vi_sync_pulse:vi_sync_pulse_*|in_toggle_r*}


set_false_path -to {xbar_wrap:xbar_wrap_inst|vi_sync_pulse:gen_efifo[*].vi_sync_pulse_insert|in_toggle_r}

####



