# 32-bit-Pipelined-Processor
Implemented a 32-bit RISC 5-stage Instruction Pipeline in Verilog, that supports basic Arithmetic operations, Compare instructions, Branch instructions, Load &amp; Store (from 128 KB RAM) instructions, Function calls and Return Instruction.
