#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sat Feb 17 02:22:55 2018
# Process ID: 10995
# Current directory: /home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.runs/synth_2
# Command line: vivado -log VGA_Terminal.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA_Terminal.tcl
# Log file: /home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.runs/synth_2/VGA_Terminal.vds
# Journal file: /home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.runs/synth_2/vivado.jou
#-----------------------------------------------------------
source VGA_Terminal.tcl -notrace
Command: synth_design -top VGA_Terminal -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11065 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1237.121 ; gain = 63.996 ; free physical = 153 ; free virtual = 17307
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGA_Terminal' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:24]
	Parameter VGA_RAM_ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter PIXEL_WIDTH bound to: 8 - type: integer 
	Parameter ASCII_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PixelClock' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:569]
	Parameter FREQ_IN bound to: 100000000 - type: integer 
	Parameter FREQ_OUT bound to: 25000000 - type: integer 
	Parameter HOLD_TICK_COUNT bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PixelClock' (1#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:569]
INFO: [Synth 8-638] synthesizing module 'VGA' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:597]
	Parameter DISPLAY_WIDTH bound to: 639 - type: integer 
	Parameter DISPLAY_HEIGHT bound to: 479 - type: integer 
	Parameter HORIZONTAL_FRONT_PORCH bound to: 16 - type: integer 
	Parameter HORIZONTAL_SYNC_PULSE bound to: 96 - type: integer 
	Parameter HORIZONTAL_BACK_PORCH bound to: 48 - type: integer 
	Parameter VERTICAL_FRONT_PORCH bound to: 11 - type: integer 
	Parameter VERTICAL_SYNC_PULSE bound to: 2 - type: integer 
	Parameter VERTICAL_BACK_PORCH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'VGA' (2#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:597]
INFO: [Synth 8-638] synthesizing module 'ConvertXYToAddress' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:311]
	Parameter COLUMNS bound to: 80 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ConvertXYToAddress' (3#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:311]
INFO: [Synth 8-638] synthesizing module 'VGA_MUX' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:230]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter SELECT bound to: 1 - type: integer 
	Parameter INPUTS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'VGA_MUX' (4#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:230]
INFO: [Synth 8-638] synthesizing module 'VGA_RAM' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:245]
	Parameter LENGTH bound to: 2400 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element oe_r_reg was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:273]
INFO: [Synth 8-256] done synthesizing module 'VGA_RAM' (5#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:245]
INFO: [Synth 8-638] synthesizing module 'FontROM' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Font.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Font.v:33]
INFO: [Synth 8-256] done synthesizing module 'FontROM' (6#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Font.v:23]
INFO: [Synth 8-638] synthesizing module 'PixelRender' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:325]
	Parameter PIXEL_WIDTH bound to: 8 - type: integer 
	Parameter RGB_RESOLUTION bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PixelRender' (7#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:325]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:163]
WARNING: [Synth 8-6014] Unused sequential element count_reg[0] was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:165]
WARNING: [Synth 8-6014] Unused sequential element count_reg[1] was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:165]
WARNING: [Synth 8-6014] Unused sequential element count_reg[2] was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:165]
WARNING: [Synth 8-6014] Unused sequential element count_reg[3] was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:165]
WARNING: [Synth 8-6014] Unused sequential element count_reg[4] was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:165]
WARNING: [Synth 8-6014] Unused sequential element count_reg[5] was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:165]
WARNING: [Synth 8-6014] Unused sequential element count_reg[6] was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:165]
WARNING: [Synth 8-6014] Unused sequential element count_reg[7] was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:165]
WARNING: [Synth 8-6014] Unused sequential element count_reg[8] was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:165]
WARNING: [Synth 8-6014] Unused sequential element count_reg[9] was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:165]
WARNING: [Synth 8-6014] Unused sequential element count_reg[10] was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:165]
WARNING: [Synth 8-5788] Register data_in_reg in module VGA_Terminal is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:113]
INFO: [Synth 8-256] done synthesizing module 'VGA_Terminal' (8#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:24]
WARNING: [Synth 8-3331] design PixelRender has unconnected port pclk
WARNING: [Synth 8-3331] design PixelRender has unconnected port rst
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[31]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[30]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[29]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[28]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[27]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[26]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[25]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[24]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[23]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[22]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[21]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[20]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[19]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[18]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[17]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[16]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[15]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[14]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[13]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[12]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[11]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[10]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[9]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[8]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[7]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[6]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[5]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[4]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[3]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[31]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[30]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[29]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[28]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[27]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[26]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[25]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[24]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[23]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[22]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[21]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[20]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[19]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[18]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[17]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[16]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[15]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[2]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[1]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[0]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[31]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[30]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[29]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[28]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[27]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[26]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[25]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[24]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[23]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[22]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[21]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[20]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[19]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[18]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[17]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[16]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[3]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[2]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[1]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[0]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port address[8]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port address[7]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port address[6]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port address[5]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port address[4]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port address[3]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port address[2]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port address[1]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port address[0]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port data[6]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port data[5]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port data[4]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port data[3]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port data[2]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port data[1]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port data[0]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port cs
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1280.652 ; gain = 107.527 ; free physical = 222 ; free virtual = 17314
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1280.652 ; gain = 107.527 ; free physical = 227 ; free virtual = 17316
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/constrs_1/new/Motherboard.xdc]
Finished Parsing XDC File [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/constrs_1/new/Motherboard.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/constrs_1/new/Motherboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VGA_Terminal_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VGA_Terminal_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1623.863 ; gain = 0.000 ; free physical = 203 ; free virtual = 17097
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 1623.863 ; gain = 450.738 ; free physical = 1041 ; free virtual = 17308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 1623.863 ; gain = 450.738 ; free physical = 1040 ; free virtual = 17308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 1623.863 ; gain = 450.738 ; free physical = 1042 ; free virtual = 17310
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:584]
WARNING: [Synth 8-6014] Unused sequential element hcount_reg was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:623]
WARNING: [Synth 8-6014] Unused sequential element vcount_reg was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:628]
INFO: [Synth 8-4471] merging register 'terminal_ram_output_enable_reg' into 'xy_select_reg' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:121]
WARNING: [Synth 8-6014] Unused sequential element terminal_ram_output_enable_reg was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:121]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:164]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[0]' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Font.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[1]' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Font.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[2]' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Font.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[3]' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Font.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[4]' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Font.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[5]' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Font.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[6]' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Font.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[7]' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Font.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[8]' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Font.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[9]' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Font.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[10]' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Font.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[11]' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Font.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[12]' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Font.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[13]' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Font.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[14]' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Font.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[15]' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Font.v:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1623.863 ; gain = 450.738 ; free physical = 1031 ; free virtual = 17300
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	 128 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA_Terminal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PixelClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module VGA 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module VGA_RAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FontROM 
Detailed RTL Component Info : 
+---Muxes : 
	 128 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element pixel_clock_generator/count_reg was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:584]
WARNING: [Synth 8-6014] Unused sequential element vga_controller/hcount_reg was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:623]
WARNING: [Synth 8-6014] Unused sequential element vga_controller/vcount_reg was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:628]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:164]
DSP Report: Generating DSP linearize/address, operation Mode is: C+A*(B:0x50).
DSP Report: operator linearize/address is absorbed into DSP linearize/address.
DSP Report: operator linearize/address0 is absorbed into DSP linearize/address.
WARNING: [Synth 8-3917] design VGA_Terminal has port r[3] driven by constant 0
WARNING: [Synth 8-3917] design VGA_Terminal has port r[2] driven by constant 0
WARNING: [Synth 8-3917] design VGA_Terminal has port r[1] driven by constant 0
WARNING: [Synth 8-3917] design VGA_Terminal has port r[0] driven by constant 0
WARNING: [Synth 8-3917] design VGA_Terminal has port b[3] driven by constant 0
WARNING: [Synth 8-3917] design VGA_Terminal has port b[2] driven by constant 0
WARNING: [Synth 8-3917] design VGA_Terminal has port b[1] driven by constant 0
WARNING: [Synth 8-3917] design VGA_Terminal has port b[0] driven by constant 0
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port address[8]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port address[7]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port address[6]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port address[5]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port address[4]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port address[3]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port address[2]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port address[1]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port address[0]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port data[6]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port data[5]
WARNING: [Synth 8-3331] design VGA_Terminal has unconnected port data[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5784] Optimized 0 bits of RAM "terminal_ram/ram_reg" due to constant propagation. Old ram width 8 bits, new ram width 8 bits.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM terminal_ram/ram_reg to conserve power
INFO: [Synth 8-3886] merging instance 'data_in_reg[1]' (FDE) to 'data_in_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_in_reg[7]' (FDE) to 'data_in_reg[2]'
INFO: [Synth 8-3886] merging instance 'data_in_reg[5]' (FDE) to 'data_in_reg[2]'
INFO: [Synth 8-3886] merging instance 'data_in_reg[6]' (FDE) to 'data_in_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_in_reg[4]' (FDE) to 'data_in_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_in_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[2] )
INFO: [Synth 8-3886] merging instance 'rom/out_reg[15][7]' (LD) to 'rom/out_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'rom/out_reg[0][7]' (LD) to 'rom/out_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'rom/out_reg[15][6]' (LD) to 'rom/out_reg[15][5]'
INFO: [Synth 8-3886] merging instance 'rom/out_reg[1][6]' (LD) to 'rom/out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'rom/out_reg[0][6]' (LD) to 'rom/out_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'rom/out_reg[15][5]' (LD) to 'rom/out_reg[15][4]'
INFO: [Synth 8-3886] merging instance 'rom/out_reg[15][4]' (LD) to 'rom/out_reg[15][3]'
INFO: [Synth 8-3886] merging instance 'rom/out_reg[15][3]' (LD) to 'rom/out_reg[15][2]'
INFO: [Synth 8-3886] merging instance 'rom/out_reg[15][2]' (LD) to 'rom/out_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'rom/out_reg[0][2]' (LD) to 'rom/out_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'rom/out_reg[15][1]' (LD) to 'rom/out_reg[15][0]'
INFO: [Synth 8-3886] merging instance 'rom/out_reg[0][1]' (LD) to 'rom/out_reg[0][0]'
WARNING: [Synth 8-3332] Sequential element (data_in_reg[2]) is unused and will be removed from module VGA_Terminal.
WARNING: [Synth 8-3332] Sequential element (data_in_reg[0]) is unused and will be removed from module VGA_Terminal.
INFO: [Synth 8-3886] merging instance 'rom/out_reg[15][0]' (LD) to 'rom/out_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'rom/out_reg[14][0]' (LD) to 'rom/out_reg[12][0]'
INFO: [Synth 8-3886] merging instance 'rom/out_reg[12][0]' (LD) to 'rom/out_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'rom/out_reg[1][0]' (LD) to 'rom/out_reg[0][0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:56 . Memory (MB): peak = 1623.863 ; gain = 450.738 ; free physical = 1032 ; free virtual = 17302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|FontROM      | out        | 256x8         | LUT            | 
|FontROM      | out        | 256x8         | LUT            | 
|FontROM      | out        | 256x8         | LUT            | 
|FontROM      | out        | 256x8         | LUT            | 
|FontROM      | out        | 256x8         | LUT            | 
|FontROM      | out        | 256x8         | LUT            | 
|FontROM      | out        | 256x8         | LUT            | 
|FontROM      | out        | 256x8         | LUT            | 
|FontROM      | out        | 256x8         | LUT            | 
|FontROM      | out        | 256x8         | LUT            | 
|VGA_Terminal | rom/out    | 256x8         | LUT            | 
|VGA_Terminal | rom/out    | 256x8         | LUT            | 
|VGA_Terminal | rom/out    | 256x8         | LUT            | 
|VGA_Terminal | rom/out    | 256x8         | LUT            | 
|VGA_Terminal | rom/out    | 256x8         | LUT            | 
|VGA_Terminal | rom/out    | 256x8         | LUT            | 
|VGA_Terminal | rom/out    | 256x8         | LUT            | 
|VGA_Terminal | rom/out    | 256x8         | LUT            | 
+-------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|VGA_Terminal | terminal_ram/ram_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+-------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ConvertXYToAddress | C+A*(B:0x50) | 12     | 7      | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:08 . Memory (MB): peak = 1640.863 ; gain = 467.738 ; free physical = 861 ; free virtual = 17139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:09 . Memory (MB): peak = 1668.895 ; gain = 495.770 ; free physical = 842 ; free virtual = 17119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|VGA_Terminal | terminal_ram/ram_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+-------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:628]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:623]
INFO: [Synth 8-4480] The timing for the instance terminal_ram/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:10 . Memory (MB): peak = 1676.902 ; gain = 503.777 ; free physical = 842 ; free virtual = 17120
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:10 . Memory (MB): peak = 1676.902 ; gain = 503.777 ; free physical = 843 ; free virtual = 17120
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:10 . Memory (MB): peak = 1676.902 ; gain = 503.777 ; free physical = 843 ; free virtual = 17120
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:10 . Memory (MB): peak = 1676.902 ; gain = 503.777 ; free physical = 843 ; free virtual = 17120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:10 . Memory (MB): peak = 1676.902 ; gain = 503.777 ; free physical = 843 ; free virtual = 17120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 1676.902 ; gain = 503.777 ; free physical = 843 ; free virtual = 17120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 1676.902 ; gain = 503.777 ; free physical = 843 ; free virtual = 17120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |    44|
|3     |DSP48E1  |     1|
|4     |LUT1     |     2|
|5     |LUT2     |   109|
|6     |LUT3     |    41|
|7     |LUT4     |   163|
|8     |LUT5     |    15|
|9     |LUT6     |   243|
|10    |RAMB36E1 |     1|
|11    |FDCE     |   132|
|12    |FDPE     |     1|
|13    |FDRE     |     1|
|14    |LD       |   112|
|15    |IBUF     |     2|
|16    |OBUF     |    14|
+------+---------+------+

Report Instance Areas: 
+------+------------------------+-------------------+------+
|      |Instance                |Module             |Cells |
+------+------------------------+-------------------+------+
|1     |top                     |                   |   884|
|2     |  ram_address_mux       |VGA_MUX            |    12|
|3     |  linearize             |ConvertXYToAddress |     1|
|4     |  pixel_clock_generator |PixelClock         |    47|
|5     |  rom                   |FontROM            |   393|
|6     |  terminal_ram          |VGA_RAM            |    87|
|7     |  vga_controller        |VGA                |   183|
+------+------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 1676.902 ; gain = 503.777 ; free physical = 843 ; free virtual = 17120
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 1676.902 ; gain = 160.566 ; free physical = 912 ; free virtual = 17190
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:11 . Memory (MB): peak = 1676.910 ; gain = 503.777 ; free physical = 920 ; free virtual = 17197
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 112 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 112 instances were transformed.
  LD => LDCE (inverted pins: G): 112 instances

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 149 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:13 . Memory (MB): peak = 1676.910 ; gain = 517.160 ; free physical = 920 ; free virtual = 17199
INFO: [Common 17-1381] The checkpoint '/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.runs/synth_2/VGA_Terminal.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VGA_Terminal_utilization_synth.rpt -pb VGA_Terminal_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1700.914 ; gain = 0.000 ; free physical = 916 ; free virtual = 17199
INFO: [Common 17-206] Exiting Vivado at Sat Feb 17 02:24:22 2018...
