
src/delay.c,516
static u8  fac_us=46,2006
static u16 fac_ms=47,2055
#define delay_osrunning	64,2913
#define delay_ostickspersec	65,2986
#define delay_osintnesting 66,3060
#define delay_osrunning	71,3246
#define delay_ostickspersec	72,3319
#define delay_osintnesting 73,3394
void delay_osschedlock(78,3527
void delay_osschedunlock(89,3825
void delay_ostimedly(101,4119
void SysTick_Handler(112,4369
void delay_init(127,4758
void delay_us(150,5654
void delay_ms(173,6287
void delay_us(188,6742
void delay_ms(207,7276

src/delay.h,24
#define __DELAY_H 2,19

src/fw_lib/core_cm3.c,1828
  #define __ASM 28,1094
  #define __INLINE 29,1211
  #define __ASM 32,1360
  #define __INLINE 33,1477
  #define __ASM 36,1664
  #define __INLINE 37,1781
  #define __ASM 40,1935
  #define __INLINE 41,2052
__ASM uint32_t __get_PSP(58,2534
__ASM void __set_PSP(72,2815
__ASM uint32_t __get_MSP(86,3076
__ASM void __set_MSP(100,3345
__ASM uint32_t __REV16(114,3618
__ASM int32_t __REVSH(128,3941
__ASM void __CLREX(142,4175
__ASM uint32_t  __get_BASEPRI(154,4357
__ASM void __set_BASEPRI(167,4557
__ASM uint32_t __get_PRIMASK(180,4792
__ASM void __set_PRIMASK(193,5011
__ASM uint32_t  __get_FAULTMASK(206,5221
__ASM void __set_FAULTMASK(219,5424
__ASM uint32_t __get_CONTROL(232,5648
__ASM void __set_CONTROL(245,5845
uint32_t __get_PSP(266,6256
void __set_PSP(280,6551
uint32_t __get_MSP(294,6826
void __set_MSP(308,7109
uint32_t __REV16(322,7392
uint32_t __RBIT(336,7637
uint8_t __LDREXB(350,7892
uint16_t __LDREXH(364,8153
uint32_t __LDREXW(378,8415
uint32_t __STREXB(393,8708
uint32_t __STREXH(408,9022
uint32_t __STREXW(423,9338
uint32_t __get_PSP(442,9741
uint32_t __get_PSP(443,9795
void __set_PSP(461,10221
void __set_PSP(462,10290
uint32_t __get_MSP(476,10623
uint32_t __get_MSP(477,10677
void __set_MSP(495,11091
void __set_MSP(496,11160
uint32_t __get_BASEPRI(509,11450
void __set_BASEPRI(524,11720
uint32_t __get_PRIMASK(536,11975
void __set_PRIMASK(551,12259
uint32_t __get_FAULTMASK(563,12493
void __set_FAULTMASK(578,12762
uint32_t __get_CONTROL(590,13011
void __set_CONTROL(605,13273
uint32_t __REV(619,13555
uint32_t __REV16(635,13895
int32_t __REVSH(651,14297
uint32_t __RBIT(667,14607
uint8_t __LDREXB(683,14929
uint16_t __LDREXH(699,15258
uint32_t __LDREXW(715,15590
uint32_t __STREXB(732,15953
uint32_t __STREXH(749,16350
uint32_t __STREXW(766,16749

src/fw_lib/include/core_cm3.h,18030
#define __CM3_CORE_H__25,1027
#define __CM3_CMSIS_VERSION_MAIN 84,2815
#define __CM3_CMSIS_VERSION_SUB 85,2950
#define __CM3_CMSIS_VERSION 86,3085
#define __CORTEX_M 88,3222
  #define __NVIC_PRIO_BITS 98,3571
  #define     __I 111,3795
  #define     __I 113,3894
#define     __O 115,3994
#define     __IO 116,4086
  __IO uint32_t ISER[ISER134,4619
       uint32_t RESERVED0[RESERVED0135,4729
  __IO uint32_t ICER[ICER136,4796
       uint32_t RSERVED1[RSERVED1137,4906
  __IO uint32_t ISPR[ISPR138,4973
       uint32_t RESERVED2[RESERVED2139,5083
  __IO uint32_t ICPR[ICPR140,5150
       uint32_t RESERVED3[RESERVED3141,5260
  __IO uint32_t IABR[IABR142,5327
       uint32_t RESERVED4[RESERVED4143,5437
  __IO uint8_t  IP[IP144,5504
       uint32_t RESERVED5[RESERVED5145,5614
  __O  uint32_t STIR;146,5681
}  NVIC_Type;147,5791
  __I  uint32_t CPUID;157,6032
  __IO uint32_t ICSR;158,6155
  __IO uint32_t VTOR;159,6278
  __IO uint32_t AIRCR;160,6401
  __IO uint32_t SCR;161,6524
  __IO uint32_t CCR;162,6647
  __IO uint8_t  SHP[SHP163,6770
  __IO uint32_t SHCSR;164,6893
  __IO uint32_t CFSR;165,7016
  __IO uint32_t HFSR;166,7139
  __IO uint32_t DFSR;167,7262
  __IO uint32_t MMFAR;168,7385
  __IO uint32_t BFAR;169,7508
  __IO uint32_t AFSR;170,7631
  __I  uint32_t PFR[PFR171,7754
  __I  uint32_t DFR;172,7877
  __I  uint32_t ADR;173,8000
  __I  uint32_t MMFR[MMFR174,8123
  __I  uint32_t ISAR[ISAR175,8246
} SCB_Type;176,8369
#define SCB_CPUID_IMPLEMENTER_Pos 179,8470
#define SCB_CPUID_IMPLEMENTER_Msk 180,8601
#define SCB_CPUID_VARIANT_Pos 182,8730
#define SCB_CPUID_VARIANT_Msk 183,8857
#define SCB_CPUID_PARTNO_Pos 185,8982
#define SCB_CPUID_PARTNO_Msk 186,9108
#define SCB_CPUID_REVISION_Pos 188,9232
#define SCB_CPUID_REVISION_Msk 189,9360
#define SCB_ICSR_NMIPENDSET_Pos 192,9542
#define SCB_ICSR_NMIPENDSET_Msk 193,9671
#define SCB_ICSR_PENDSVSET_Pos 195,9798
#define SCB_ICSR_PENDSVSET_Msk 196,9926
#define SCB_ICSR_PENDSVCLR_Pos 198,10052
#define SCB_ICSR_PENDSVCLR_Msk 199,10180
#define SCB_ICSR_PENDSTSET_Pos 201,10306
#define SCB_ICSR_PENDSTSET_Msk 202,10434
#define SCB_ICSR_PENDSTCLR_Pos 204,10560
#define SCB_ICSR_PENDSTCLR_Msk 205,10688
#define SCB_ICSR_ISRPREEMPT_Pos 207,10814
#define SCB_ICSR_ISRPREEMPT_Msk 208,10943
#define SCB_ICSR_ISRPENDING_Pos 210,11070
#define SCB_ICSR_ISRPENDING_Msk 211,11199
#define SCB_ICSR_VECTPENDING_Pos 213,11326
#define SCB_ICSR_VECTPENDING_Msk 214,11456
#define SCB_ICSR_RETTOBASE_Pos 216,11584
#define SCB_ICSR_RETTOBASE_Msk 217,11712
#define SCB_ICSR_VECTACTIVE_Pos 219,11838
#define SCB_ICSR_VECTACTIVE_Msk 220,11967
#define SCB_VTOR_TBLBASE_Pos 223,12150
#define SCB_VTOR_TBLBASE_Msk 224,12276
#define SCB_VTOR_TBLOFF_Pos 226,12400
#define SCB_VTOR_TBLOFF_Msk 227,12525
#define SCB_AIRCR_VECTKEY_Pos 230,12720
#define SCB_AIRCR_VECTKEY_Msk 231,12847
#define SCB_AIRCR_VECTKEYSTAT_Pos 233,12972
#define SCB_AIRCR_VECTKEYSTAT_Msk 234,13103
#define SCB_AIRCR_ENDIANESS_Pos 236,13232
#define SCB_AIRCR_ENDIANESS_Msk 237,13361
#define SCB_AIRCR_PRIGROUP_Pos 239,13488
#define SCB_AIRCR_PRIGROUP_Msk 240,13616
#define SCB_AIRCR_SYSRESETREQ_Pos 242,13742
#define SCB_AIRCR_SYSRESETREQ_Msk 243,13873
#define SCB_AIRCR_VECTCLRACTIVE_Pos 245,14002
#define SCB_AIRCR_VECTCLRACTIVE_Msk 246,14135
#define SCB_AIRCR_VECTRESET_Pos 248,14266
#define SCB_AIRCR_VECTRESET_Msk 249,14395
#define SCB_SCR_SEVONPEND_Pos 252,14569
#define SCB_SCR_SEVONPEND_Msk 253,14696
#define SCB_SCR_SLEEPDEEP_Pos 255,14821
#define SCB_SCR_SLEEPDEEP_Msk 256,14948
#define SCB_SCR_SLEEPONEXIT_Pos 258,15073
#define SCB_SCR_SLEEPONEXIT_Msk 259,15202
#define SCB_CCR_STKALIGN_Pos 262,15383
#define SCB_CCR_STKALIGN_Msk 263,15509
#define SCB_CCR_BFHFNMIGN_Pos 265,15633
#define SCB_CCR_BFHFNMIGN_Msk 266,15760
#define SCB_CCR_DIV_0_TRP_Pos 268,15885
#define SCB_CCR_DIV_0_TRP_Msk 269,16012
#define SCB_CCR_UNALIGN_TRP_Pos 271,16137
#define SCB_CCR_UNALIGN_TRP_Msk 272,16266
#define SCB_CCR_USERSETMPEND_Pos 274,16393
#define SCB_CCR_USERSETMPEND_Msk 275,16523
#define SCB_CCR_NONBASETHRDENA_Pos 277,16651
#define SCB_CCR_NONBASETHRDENA_Msk 278,16783
#define SCB_SHCSR_USGFAULTENA_Pos 281,16978
#define SCB_SHCSR_USGFAULTENA_Msk 282,17109
#define SCB_SHCSR_BUSFAULTENA_Pos 284,17238
#define SCB_SHCSR_BUSFAULTENA_Msk 285,17369
#define SCB_SHCSR_MEMFAULTENA_Pos 287,17498
#define SCB_SHCSR_MEMFAULTENA_Msk 288,17629
#define SCB_SHCSR_SVCALLPENDED_Pos 290,17758
#define SCB_SHCSR_SVCALLPENDED_Msk 291,17890
#define SCB_SHCSR_BUSFAULTPENDED_Pos 293,18020
#define SCB_SHCSR_BUSFAULTPENDED_Msk 294,18154
#define SCB_SHCSR_MEMFAULTPENDED_Pos 296,18286
#define SCB_SHCSR_MEMFAULTPENDED_Msk 297,18420
#define SCB_SHCSR_USGFAULTPENDED_Pos 299,18552
#define SCB_SHCSR_USGFAULTPENDED_Msk 300,18686
#define SCB_SHCSR_SYSTICKACT_Pos 302,18818
#define SCB_SHCSR_SYSTICKACT_Msk 303,18948
#define SCB_SHCSR_PENDSVACT_Pos 305,19076
#define SCB_SHCSR_PENDSVACT_Msk 306,19205
#define SCB_SHCSR_MONITORACT_Pos 308,19332
#define SCB_SHCSR_MONITORACT_Msk 309,19462
#define SCB_SHCSR_SVCALLACT_Pos 311,19590
#define SCB_SHCSR_SVCALLACT_Msk 312,19719
#define SCB_SHCSR_USGFAULTACT_Pos 314,19883
#define SCB_SHCSR_USGFAULTACT_Msk 315,20014
#define SCB_SHCSR_BUSFAULTACT_Pos 317,20143
#define SCB_SHCSR_BUSFAULTACT_Msk 318,20274
#define SCB_SHCSR_MEMFAULTACT_Pos 320,20403
#define SCB_SHCSR_MEMFAULTACT_Msk 321,20534
#define SCB_CFSR_USGFAULTSR_Pos 324,20722
#define SCB_CFSR_USGFAULTSR_Msk 325,20868
#define SCB_CFSR_BUSFAULTSR_Pos 327,21012
#define SCB_CFSR_BUSFAULTSR_Msk 328,21156
#define SCB_CFSR_MEMFAULTSR_Pos 330,21298
#define SCB_CFSR_MEMFAULTSR_Msk 331,21452
#define SCB_HFSR_DEBUGEVT_Pos 334,21655
#define SCB_HFSR_DEBUGEVT_Msk 335,21782
#define SCB_HFSR_FORCED_Pos 337,21907
#define SCB_HFSR_FORCED_Msk 338,22032
#define SCB_HFSR_VECTTBL_Pos 340,22155
#define SCB_HFSR_VECTTBL_Msk 341,22281
#define SCB_DFSR_EXTERNAL_Pos 344,22456
#define SCB_DFSR_EXTERNAL_Msk 345,22583
#define SCB_DFSR_VCATCH_Pos 347,22708
#define SCB_DFSR_VCATCH_Msk 348,22833
#define SCB_DFSR_DWTTRAP_Pos 350,22956
#define SCB_DFSR_DWTTRAP_Msk 351,23082
#define SCB_DFSR_BKPT_Pos 353,23206
#define SCB_DFSR_BKPT_Msk 354,23329
#define SCB_DFSR_HALTED_Pos 356,23450
#define SCB_DFSR_HALTED_Msk 357,23575
  __IO uint32_t CTRL;367,23863
  __IO uint32_t LOAD;368,23968
  __IO uint32_t VAL;369,24073
  __I  uint32_t CALIB;370,24178
} SysTick_Type;371,24283
#define SysTick_CTRL_COUNTFLAG_Pos 374,24355
#define SysTick_CTRL_COUNTFLAG_Msk 375,24487
#define SysTick_CTRL_CLKSOURCE_Pos 377,24617
#define SysTick_CTRL_CLKSOURCE_Msk 378,24749
#define SysTick_CTRL_TICKINT_Pos 380,24879
#define SysTick_CTRL_TICKINT_Msk 381,25009
#define SysTick_CTRL_ENABLE_Pos 383,25137
#define SysTick_CTRL_ENABLE_Msk 384,25266
#define SysTick_LOAD_RELOAD_Pos 387,25436
#define SysTick_LOAD_RELOAD_Msk 388,25565
#define SysTick_VAL_CURRENT_Pos 391,25736
#define SysTick_VAL_CURRENT_Msk 392,25865
#define SysTick_CALIB_NOREF_Pos 395,26040
#define SysTick_CALIB_NOREF_Msk 396,26169
#define SysTick_CALIB_SKEW_Pos 398,26296
#define SysTick_CALIB_SKEW_Msk 399,26424
#define SysTick_CALIB_TENMS_Pos 401,26550
#define SysTick_CALIB_TENMS_Msk 402,26679
    __O  uint8_t    u8;414,27018
    __O  uint16_t   u16;415,27129
    __O  uint32_t   u32;416,27240
  }  PORT 417,27351
       uint32_t RESERVED0[RESERVED0418,27462
  __IO uint32_t TER;419,27528
       uint32_t RESERVED1[RESERVED1420,27639
  __IO uint32_t TPR;421,27705
       uint32_t RESERVED2[RESERVED2422,27816
  __IO uint32_t TCR;423,27882
       uint32_t RESERVED3[RESERVED3424,27993
  __IO uint32_t IWR;425,28059
  __IO uint32_t IRR;426,28170
  __IO uint32_t IMCR;427,28281
       uint32_t RESERVED4[RESERVED4428,28392
  __IO uint32_t LAR;429,28458
  __IO uint32_t LSR;430,28569
       uint32_t RESERVED5[RESERVED5431,28680
  __I  uint32_t PID4;432,28746
  __I  uint32_t PID5;433,28857
  __I  uint32_t PID6;434,28968
  __I  uint32_t PID7;435,29079
  __I  uint32_t PID0;436,29190
  __I  uint32_t PID1;437,29301
  __I  uint32_t PID2;438,29412
  __I  uint32_t PID3;439,29523
  __I  uint32_t CID0;440,29634
  __I  uint32_t CID1;441,29745
  __I  uint32_t CID2;442,29856
  __I  uint32_t CID3;443,29967
} ITM_Type;444,30078
#define ITM_TPR_PRIVMASK_Pos 447,30189
#define ITM_TPR_PRIVMASK_Msk 448,30315
#define ITM_TCR_BUSY_Pos 451,30485
#define ITM_TCR_BUSY_Msk 452,30607
#define ITM_TCR_ATBID_Pos 454,30727
#define ITM_TCR_ATBID_Msk 455,30850
#define ITM_TCR_TSPrescale_Pos 457,30971
#define ITM_TCR_TSPrescale_Msk 458,31099
#define ITM_TCR_SWOENA_Pos 460,31225
#define ITM_TCR_SWOENA_Msk 461,31349
#define ITM_TCR_DWTENA_Pos 463,31471
#define ITM_TCR_DWTENA_Msk 464,31595
#define ITM_TCR_SYNCENA_Pos 466,31717
#define ITM_TCR_SYNCENA_Msk 467,31842
#define ITM_TCR_TSENA_Pos 469,31965
#define ITM_TCR_TSENA_Msk 470,32088
#define ITM_TCR_ITMENA_Pos 472,32209
#define ITM_TCR_ITMENA_Msk 473,32341
#define ITM_IWR_ATVALIDM_Pos 476,32521
#define ITM_IWR_ATVALIDM_Msk 477,32647
#define ITM_IRR_ATREADYM_Pos 480,32820
#define ITM_IRR_ATREADYM_Msk 481,32946
#define ITM_IMCR_INTEGRATION_Pos 484,33127
#define ITM_IMCR_INTEGRATION_Msk 485,33257
#define ITM_LSR_ByteAcc_Pos 488,33429
#define ITM_LSR_ByteAcc_Msk 489,33554
#define ITM_LSR_Access_Pos 491,33677
#define ITM_LSR_Access_Msk 492,33801
#define ITM_LSR_Present_Pos 494,33923
#define ITM_LSR_Present_Msk 495,34048
       uint32_t RESERVED0;505,34356
  __I  uint32_t ICTR;506,34384
  __IO uint32_t ACTLR;508,34536
       uint32_t RESERVED1;510,34644
} InterruptType_Type;512,34680
#define InterruptType_ICTR_INTLINESNUM_Pos 515,34759
#define InterruptType_ICTR_INTLINESNUM_Msk 516,34899
#define InterruptType_ACTLR_DISFOLD_Pos 519,35083
#define InterruptType_ACTLR_DISFOLD_Msk 520,35220
#define InterruptType_ACTLR_DISDEFWBUF_Pos 522,35355
#define InterruptType_ACTLR_DISDEFWBUF_Msk 523,35495
#define InterruptType_ACTLR_DISMCYCINT_Pos 525,35633
#define InterruptType_ACTLR_DISMCYCINT_Msk 526,35773
  __I  uint32_t TYPE;537,36152
  __IO uint32_t CTRL;538,36268
  __IO uint32_t RNR;539,36384
  __IO uint32_t RBAR;540,36500
  __IO uint32_t RASR;541,36616
  __IO uint32_t RBAR_A1;542,36732
  __IO uint32_t RASR_A1;543,36848
  __IO uint32_t RBAR_A2;544,36964
  __IO uint32_t RASR_A2;545,37080
  __IO uint32_t RBAR_A3;546,37196
  __IO uint32_t RASR_A3;547,37312
} MPU_Type;548,37428
#define MPU_TYPE_IREGION_Pos 551,37516
#define MPU_TYPE_IREGION_Msk 552,37642
#define MPU_TYPE_DREGION_Pos 554,37766
#define MPU_TYPE_DREGION_Msk 555,37892
#define MPU_TYPE_SEPARATE_Pos 557,38016
#define MPU_TYPE_SEPARATE_Msk 558,38143
#define MPU_CTRL_PRIVDEFENA_Pos 561,38296
#define MPU_CTRL_PRIVDEFENA_Msk 562,38425
#define MPU_CTRL_HFNMIENA_Pos 564,38552
#define MPU_CTRL_HFNMIENA_Msk 565,38679
#define MPU_CTRL_ENABLE_Pos 567,38804
#define MPU_CTRL_ENABLE_Msk 568,38929
#define MPU_RNR_REGION_Pos 571,39086
#define MPU_RNR_REGION_Msk 572,39210
#define MPU_RBAR_ADDR_Pos 575,39372
#define MPU_RBAR_ADDR_Msk 576,39495
#define MPU_RBAR_VALID_Pos 578,39616
#define MPU_RBAR_VALID_Msk 579,39740
#define MPU_RBAR_REGION_Pos 581,39862
#define MPU_RBAR_REGION_Msk 582,39987
#define MPU_RASR_XN_Pos 585,40156
#define MPU_RASR_XN_Msk 586,40277
#define MPU_RASR_AP_Pos 588,40396
#define MPU_RASR_AP_Msk 589,40517
#define MPU_RASR_TEX_Pos 591,40636
#define MPU_RASR_TEX_Msk 592,40758
#define MPU_RASR_S_Pos 594,40878
#define MPU_RASR_S_Msk 595,41010
#define MPU_RASR_C_Pos 597,41140
#define MPU_RASR_C_Msk 598,41272
#define MPU_RASR_B_Pos 600,41402
#define MPU_RASR_B_Msk 601,41535
#define MPU_RASR_SRD_Pos 603,41666
#define MPU_RASR_SRD_Msk 604,41803
#define MPU_RASR_SIZE_Pos 606,41938
#define MPU_RASR_SIZE_Msk 607,42074
#define MPU_RASR_ENA_Pos 609,42208
#define MPU_RASR_ENA_Msk 610,42344
  __IO uint32_t DHCSR;622,42678
  __O  uint32_t DCRSR;623,42792
  __IO uint32_t DCRDR;624,42906
  __IO uint32_t DEMCR;625,43020
} CoreDebug_Type;626,43134
#define CoreDebug_DHCSR_DBGKEY_Pos 629,43204
#define CoreDebug_DHCSR_DBGKEY_Msk 630,43336
#define CoreDebug_DHCSR_S_RESET_ST_Pos 632,43466
#define CoreDebug_DHCSR_S_RESET_ST_Msk 633,43602
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 635,43736
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 636,43873
#define CoreDebug_DHCSR_S_LOCKUP_Pos 638,44008
#define CoreDebug_DHCSR_S_LOCKUP_Msk 639,44142
#define CoreDebug_DHCSR_S_SLEEP_Pos 641,44274
#define CoreDebug_DHCSR_S_SLEEP_Msk 642,44407
#define CoreDebug_DHCSR_S_HALT_Pos 644,44538
#define CoreDebug_DHCSR_S_HALT_Msk 645,44670
#define CoreDebug_DHCSR_S_REGRDY_Pos 647,44800
#define CoreDebug_DHCSR_S_REGRDY_Msk 648,44934
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 650,45066
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 651,45203
#define CoreDebug_DHCSR_C_MASKINTS_Pos 653,45338
#define CoreDebug_DHCSR_C_MASKINTS_Msk 654,45474
#define CoreDebug_DHCSR_C_STEP_Pos 656,45608
#define CoreDebug_DHCSR_C_STEP_Msk 657,45740
#define CoreDebug_DHCSR_C_HALT_Pos 659,45870
#define CoreDebug_DHCSR_C_HALT_Msk 660,46002
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 662,46132
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 663,46267
#define CoreDebug_DCRSR_REGWnR_Pos 666,46445
#define CoreDebug_DCRSR_REGWnR_Msk 667,46577
#define CoreDebug_DCRSR_REGSEL_Pos 669,46707
#define CoreDebug_DCRSR_REGSEL_Msk 670,46839
#define CoreDebug_DEMCR_TRCENA_Pos 673,47021
#define CoreDebug_DEMCR_TRCENA_Msk 674,47153
#define CoreDebug_DEMCR_MON_REQ_Pos 676,47283
#define CoreDebug_DEMCR_MON_REQ_Msk 677,47416
#define CoreDebug_DEMCR_MON_STEP_Pos 679,47547
#define CoreDebug_DEMCR_MON_STEP_Msk 680,47681
#define CoreDebug_DEMCR_MON_PEND_Pos 682,47813
#define CoreDebug_DEMCR_MON_PEND_Msk 683,47947
#define CoreDebug_DEMCR_MON_EN_Pos 685,48079
#define CoreDebug_DEMCR_MON_EN_Msk 686,48211
#define CoreDebug_DEMCR_VC_HARDERR_Pos 688,48341
#define CoreDebug_DEMCR_VC_HARDERR_Msk 689,48477
#define CoreDebug_DEMCR_VC_INTERR_Pos 691,48611
#define CoreDebug_DEMCR_VC_INTERR_Msk 692,48746
#define CoreDebug_DEMCR_VC_BUSERR_Pos 694,48879
#define CoreDebug_DEMCR_VC_BUSERR_Msk 695,49014
#define CoreDebug_DEMCR_VC_STATERR_Pos 697,49147
#define CoreDebug_DEMCR_VC_STATERR_Msk 698,49283
#define CoreDebug_DEMCR_VC_CHKERR_Pos 700,49417
#define CoreDebug_DEMCR_VC_CHKERR_Msk 701,49552
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 703,49685
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 704,49821
#define CoreDebug_DEMCR_VC_MMERR_Pos 706,49955
#define CoreDebug_DEMCR_VC_MMERR_Msk 707,50089
#define CoreDebug_DEMCR_VC_CORERESET_Pos 709,50221
#define CoreDebug_DEMCR_VC_CORERESET_Msk 710,50359
#define SCS_BASE 715,50588
#define ITM_BASE 716,50701
#define CoreDebug_BASE 717,50814
#define SysTick_BASE 718,50927
#define NVIC_BASE 719,51040
#define SCB_BASE 720,51153
#define InterruptType 722,51268
#define SCB 723,51381
#define SysTick 724,51494
#define NVIC 725,51607
#define ITM 726,51720
#define CoreDebug 727,51833
  #define MPU_BASE 730,52001
  #define MPU 731,52114
  #define __ASM 742,52532
  #define __INLINE 743,52649
  #define __ASM 746,52798
  #define __INLINE 747,52915
  #define __ASM 750,53102
  #define __INLINE 751,53219
  #define __ASM 754,53373
  #define __INLINE 755,53490
#define __enable_fault_irq 765,53833
#define __disable_fault_irq 766,53889
#define __NOP 768,53948
#define __WFI 769,53997
#define __WFE 770,54046
#define __SEV 771,54095
#define __ISB(772,54144
#define __DSB(773,54196
#define __DMB(774,54248
#define __REV 775,54300
#define __RBIT 776,54349
#define __LDREXB(777,54399
#define __LDREXH(778,54474
#define __LDREXW(779,54549
#define __STREXB(780,54624
#define __STREXH(781,54687
#define __STREXW(782,54750
#define __CLREX 939,58299
static __INLINE uint32_t  __get_BASEPRI(948,58491
static __INLINE void __set_BASEPRI(961,58758
static __INLINE uint32_t __get_PRIMASK(974,59071
static __INLINE void __set_PRIMASK(987,59357
static __INLINE uint32_t __get_FAULTMASK(1000,59638
static __INLINE void __set_FAULTMASK(1013,59909
static __INLINE uint32_t __get_CONTROL(1026,60212
static __INLINE void __set_CONTROL(1039,60476
#define __enable_irq 1052,60788
#define __disable_irq 1053,60897
static __INLINE void __enable_fault_irq(1055,61009
static __INLINE void __disable_fault_irq(1056,61083
#define __NOP 1058,61159
static __INLINE  void __WFI(1059,61284
static __INLINE  void __WFE(1060,61354
static __INLINE  void __SEV(1061,61424
static __INLINE  void __CLREX(1062,61494
static __INLINE void __enable_irq(1204,65259
static __INLINE void __disable_irq(1205,65342
static __INLINE void __enable_fault_irq(1207,65427
static __INLINE void __disable_fault_irq(1208,65510
static __INLINE void __NOP(1210,65595
static __INLINE void __WFI(1211,65674
static __INLINE void __WFE(1212,65753
static __INLINE void __SEV(1213,65832
static __INLINE void __ISB(1214,65911
static __INLINE void __DSB(1215,65990
static __INLINE void __DMB(1216,66069
static __INLINE void __CLREX(1217,66148
static __INLINE void NVIC_SetPriorityGrouping(1468,72111
static __INLINE uint32_t NVIC_GetPriorityGrouping(1489,73075
static __INLINE void NVIC_EnableIRQ(1502,73530
static __INLINE void NVIC_DisableIRQ(1515,73983
static __INLINE uint32_t NVIC_GetPendingIRQ(1529,74482
static __INLINE void NVIC_SetPendingIRQ(1542,74931
static __INLINE void NVIC_ClearPendingIRQ(1555,75352
static __INLINE uint32_t NVIC_GetActive(1569,75840
static __INLINE void NVIC_SetPriority(1586,76478
static __INLINE uint32_t NVIC_GetPriority(1609,77453
static __INLINE uint32_t NVIC_EncodePriority 1634,78530
static __INLINE void NVIC_DecodePriority 1665,79932
static __INLINE uint32_t SysTick_Config(1694,81203
static __INLINE void NVIC_SystemReset(1719,82267
#define             ITM_RXBUFFER_EMPTY 1743,83269
static __INLINE uint32_t ITM_SendChar 1756,83788
static __INLINE int ITM_ReceiveChar 1778,84598
static __INLINE int ITM_CheckChar 1798,85244

src/sys.c,348
void MY_NVIC_SetVectorTable(38,1302
void MY_NVIC_PriorityGroupConfig(45,1556
void MY_NVIC_Init(69,2337
void Ex_NVIC_Config(87,3082
void MYRCC_DeInit(104,3811
void WFI_SET(127,4693
void INTX_DISABLE(132,4764
void INTX_ENABLE(137,4844
void Sys_Standby(150,5083
void Sys_Soft_Reset(160,5405
void JTAG_Set(169,5689
void SystemInit(180,5956

src/led.c,22
void LED_Init(17,561

src/led.h,64
#define __LED_H	2,17
#define LED0 18,543
#define LED1 19,573

src/sys.h,1207
#define __SYS_H	2,17
#define SYSTEM_SUPPORT_OS	39,1309
#define BITBAND(45,1503
#define MEM_ADDR(46,1600
#define BIT_ADDR(47,1663
#define GPIOA_ODR_Addr 49,1746
#define GPIOB_ODR_Addr 50,1803
#define GPIOC_ODR_Addr 51,1860
#define GPIOD_ODR_Addr 52,1917
#define GPIOE_ODR_Addr 53,1974
#define GPIOF_ODR_Addr 54,2031
#define GPIOG_ODR_Addr 55,2091
#define GPIOA_IDR_Addr 57,2153
#define GPIOB_IDR_Addr 58,2209
#define GPIOC_IDR_Addr 59,2265
#define GPIOD_IDR_Addr 60,2321
#define GPIOE_IDR_Addr 61,2377
#define GPIOF_IDR_Addr 62,2433
#define GPIOG_IDR_Addr 63,2489
#define PAout(67,2596
#define PAin(68,2652
#define PBout(70,2710
#define PBin(71,2766
#define PCout(73,2824
#define PCin(74,2880
#define PDout(76,2938
#define PDin(77,2994
#define PEout(79,3052
#define PEin(80,3108
#define PFout(82,3165
#define PFin(83,3221
#define PGout(85,3278
#define PGin(86,3334
#define GPIO_A 89,3482
#define GPIO_B 90,3500
#define GPIO_C 91,3518
#define GPIO_D 92,3536
#define GPIO_E 93,3554
#define GPIO_F 94,3572
#define GPIO_G 95,3590
#define FTIR 96,3609
#define RTIR 97,3641
#define JTAG_SWD_DISABLE 101,3708
#define SWD_ENABLE 102,3741
#define JTAG_SWD_ENABLE 103,3774

src/include/stm32f10x.h,225499
#define __STM32F10x_H51,2404
   #define STM32F10X_MD 69,3056
  #define USE_STDPERIPH_DRIVER106,5490
  #define HSE_VALUE 118,5887
  #define HSE_VALUE 120,5988
#define HSE_STARTUP_TIMEOUT 129,6256
#define HSI_VALUE 131,6342
#define __STM32F10X_STDPERIPH_VERSION_MAIN 136,6508
#define __STM32F10X_STDPERIPH_VERSION_SUB1 137,6624
#define __STM32F10X_STDPERIPH_VERSION_SUB2 138,6706
#define __STM32F10X_STDPERIPH_VERSION_RC 139,6788
#define __STM32F10X_STDPERIPH_VERSION 140,6875
 #define __MPU_PRESENT 157,7423
 #define __MPU_PRESENT 159,7516
#define __NVIC_PRIO_BITS 161,7633
#define __Vendor_SysTickConfig 162,7723
typedef enum IRQn168,7959
  NonMaskableInt_IRQn 171,8083
  MemoryManagement_IRQn 172,8185
  BusFault_IRQn 173,8287
  UsageFault_IRQn 174,8389
  SVCall_IRQn 175,8491
  DebugMonitor_IRQn 176,8593
  PendSV_IRQn 177,8695
  SysTick_IRQn 178,8797
  WWDG_IRQn 181,9003
  PVD_IRQn 182,9105
  TAMPER_IRQn 183,9207
  RTC_IRQn 184,9309
  FLASH_IRQn 185,9411
  RCC_IRQn 186,9513
  EXTI0_IRQn 187,9615
  EXTI1_IRQn 188,9717
  EXTI2_IRQn 189,9819
  EXTI3_IRQn 190,9921
  EXTI4_IRQn 191,10023
  DMA1_Channel1_IRQn 192,10125
  DMA1_Channel2_IRQn 193,10227
  DMA1_Channel3_IRQn 194,10329
  DMA1_Channel4_IRQn 195,10431
  DMA1_Channel5_IRQn 196,10533
  DMA1_Channel6_IRQn 197,10635
  DMA1_Channel7_IRQn 198,10737
  ADC1_2_IRQn 201,10862
  USB_HP_CAN1_TX_IRQn 202,10964
  USB_LP_CAN1_RX0_IRQn 203,11066
  CAN1_RX1_IRQn 204,11168
  CAN1_SCE_IRQn 205,11270
  EXTI9_5_IRQn 206,11372
  TIM1_BRK_IRQn 207,11474
  TIM1_UP_IRQn 208,11576
  TIM1_TRG_COM_IRQn 209,11678
  TIM1_CC_IRQn 210,11780
  TIM2_IRQn 211,11882
  TIM3_IRQn 212,11984
  I2C1_EV_IRQn 213,12086
  I2C1_ER_IRQn 214,12188
  SPI1_IRQn 215,12290
  USART1_IRQn 216,12392
  USART2_IRQn 217,12494
  EXTI15_10_IRQn 218,12596
  RTCAlarm_IRQn 219,12698
  USBWakeUp_IRQn 220,12800
  ADC1_IRQn 224,12967
  EXTI9_5_IRQn 225,13069
  TIM1_BRK_TIM15_IRQn 226,13171
  TIM1_UP_TIM16_IRQn 227,13273
  TIM1_TRG_COM_TIM17_IRQn 228,13375
  TIM1_CC_IRQn 229,13477
  TIM2_IRQn 230,13579
  TIM3_IRQn 231,13681
  I2C1_EV_IRQn 232,13783
  I2C1_ER_IRQn 233,13885
  SPI1_IRQn 234,13987
  USART1_IRQn 235,14089
  USART2_IRQn 236,14191
  EXTI15_10_IRQn 237,14293
  RTCAlarm_IRQn 238,14395
  CEC_IRQn 239,14497
  TIM6_DAC_IRQn 240,14599
  TIM7_IRQn 241,14701
  ADC1_2_IRQn 245,14863
  USB_HP_CAN1_TX_IRQn 246,14965
  USB_LP_CAN1_RX0_IRQn 247,15067
  CAN1_RX1_IRQn 248,15169
  CAN1_SCE_IRQn 249,15271
  EXTI9_5_IRQn 250,15373
  TIM1_BRK_IRQn 251,15475
  TIM1_UP_IRQn 252,15577
  TIM1_TRG_COM_IRQn 253,15679
  TIM1_CC_IRQn 254,15781
  TIM2_IRQn 255,15883
  TIM3_IRQn 256,15985
  TIM4_IRQn 257,16087
  I2C1_EV_IRQn 258,16189
  I2C1_ER_IRQn 259,16291
  I2C2_EV_IRQn 260,16393
  I2C2_ER_IRQn 261,16495
  SPI1_IRQn 262,16597
  SPI2_IRQn 263,16699
  USART1_IRQn 264,16801
  USART2_IRQn 265,16903
  USART3_IRQn 266,17005
  EXTI15_10_IRQn 267,17107
  RTCAlarm_IRQn 268,17209
  USBWakeUp_IRQn 269,17311
  ADC1_IRQn 273,17476
  EXTI9_5_IRQn 274,17578
  TIM1_BRK_TIM15_IRQn 275,17680
  TIM1_UP_TIM16_IRQn 276,17782
  TIM1_TRG_COM_TIM17_IRQn 277,17884
  TIM1_CC_IRQn 278,17986
  TIM2_IRQn 279,18088
  TIM3_IRQn 280,18190
  TIM4_IRQn 281,18292
  I2C1_EV_IRQn 282,18394
  I2C1_ER_IRQn 283,18496
  I2C2_EV_IRQn 284,18598
  I2C2_ER_IRQn 285,18700
  SPI1_IRQn 286,18802
  SPI2_IRQn 287,18904
  USART1_IRQn 288,19006
  USART2_IRQn 289,19108
  USART3_IRQn 290,19210
  EXTI15_10_IRQn 291,19312
  RTCAlarm_IRQn 292,19414
  CEC_IRQn 293,19516
  TIM6_DAC_IRQn 294,19618
  TIM7_IRQn 295,19720
  ADC1_2_IRQn 299,19882
  USB_HP_CAN1_TX_IRQn 300,19984
  USB_LP_CAN1_RX0_IRQn 301,20086
  CAN1_RX1_IRQn 302,20188
  CAN1_SCE_IRQn 303,20290
  EXTI9_5_IRQn 304,20392
  TIM1_BRK_IRQn 305,20494
  TIM1_UP_IRQn 306,20596
  TIM1_TRG_COM_IRQn 307,20698
  TIM1_CC_IRQn 308,20800
  TIM2_IRQn 309,20902
  TIM3_IRQn 310,21004
  TIM4_IRQn 311,21106
  I2C1_EV_IRQn 312,21208
  I2C1_ER_IRQn 313,21310
  I2C2_EV_IRQn 314,21412
  I2C2_ER_IRQn 315,21514
  SPI1_IRQn 316,21616
  SPI2_IRQn 317,21718
  USART1_IRQn 318,21820
  USART2_IRQn 319,21922
  USART3_IRQn 320,22024
  EXTI15_10_IRQn 321,22126
  RTCAlarm_IRQn 322,22228
  USBWakeUp_IRQn 323,22330
  TIM8_BRK_IRQn 324,22438
  TIM8_UP_IRQn 325,22540
  TIM8_TRG_COM_IRQn 326,22642
  TIM8_CC_IRQn 327,22744
  ADC3_IRQn 328,22846
  FSMC_IRQn 329,22948
  SDIO_IRQn 330,23050
  TIM5_IRQn 331,23152
  SPI3_IRQn 332,23254
  UART4_IRQn 333,23356
  UART5_IRQn 334,23458
  TIM6_IRQn 335,23560
  TIM7_IRQn 336,23662
  DMA2_Channel1_IRQn 337,23764
  DMA2_Channel2_IRQn 338,23866
  DMA2_Channel3_IRQn 339,23968
  DMA2_Channel4_5_IRQn 340,24070
  ADC1_IRQn 344,24227
  EXTI9_5_IRQn 345,24329
  TIM1_BRK_TIM15_IRQn 346,24431
  TIM1_UP_TIM16_IRQn 347,24533
  TIM1_TRG_COM_TIM17_IRQn 348,24635
  TIM1_CC_IRQn 349,24737
  TIM2_IRQn 350,24839
  TIM3_IRQn 351,24941
  TIM4_IRQn 352,25043
  I2C1_EV_IRQn 353,25145
  I2C1_ER_IRQn 354,25247
  I2C2_EV_IRQn 355,25349
  I2C2_ER_IRQn 356,25451
  SPI1_IRQn 357,25553
  SPI2_IRQn 358,25655
  USART1_IRQn 359,25757
  USART2_IRQn 360,25859
  USART3_IRQn 361,25961
  EXTI15_10_IRQn 362,26063
  RTCAlarm_IRQn 363,26165
  CEC_IRQn 364,26267
  TIM12_IRQn 365,26369
  TIM13_IRQn 366,26471
  TIM14_IRQn 367,26573
  TIM5_IRQn 368,26675
  SPI3_IRQn 369,26777
  UART4_IRQn 370,26879
  UART5_IRQn 371,26981
  TIM6_DAC_IRQn 372,27085
  TIM7_IRQn 373,27187
  DMA2_Channel1_IRQn 374,27291
  DMA2_Channel2_IRQn 375,27393
  DMA2_Channel3_IRQn 376,27495
  DMA2_Channel4_5_IRQn 377,27597
  DMA2_Channel5_IRQn 378,27699
  ADC1_2_IRQn 384,28058
  USB_HP_CAN1_TX_IRQn 385,28160
  USB_LP_CAN1_RX0_IRQn 386,28262
  CAN1_RX1_IRQn 387,28364
  CAN1_SCE_IRQn 388,28466
  EXTI9_5_IRQn 389,28568
  TIM1_BRK_TIM9_IRQn 390,28670
  TIM1_UP_TIM10_IRQn 391,28772
  TIM1_TRG_COM_TIM11_IRQn 392,28874
  TIM1_CC_IRQn 393,28989
  TIM2_IRQn 394,29091
  TIM3_IRQn 395,29193
  TIM4_IRQn 396,29295
  I2C1_EV_IRQn 397,29397
  I2C1_ER_IRQn 398,29499
  I2C2_EV_IRQn 399,29601
  I2C2_ER_IRQn 400,29703
  SPI1_IRQn 401,29805
  SPI2_IRQn 402,29907
  USART1_IRQn 403,30009
  USART2_IRQn 404,30111
  USART3_IRQn 405,30213
  EXTI15_10_IRQn 406,30315
  RTCAlarm_IRQn 407,30417
  USBWakeUp_IRQn 408,30519
  TIM8_BRK_TIM12_IRQn 409,30627
  TIM8_UP_TIM13_IRQn 410,30729
  TIM8_TRG_COM_TIM14_IRQn 411,30831
  TIM8_CC_IRQn 412,30946
  ADC3_IRQn 413,31048
  FSMC_IRQn 414,31150
  SDIO_IRQn 415,31252
  TIM5_IRQn 416,31354
  SPI3_IRQn 417,31456
  UART4_IRQn 418,31558
  UART5_IRQn 419,31660
  TIM6_IRQn 420,31762
  TIM7_IRQn 421,31864
  DMA2_Channel1_IRQn 422,31966
  DMA2_Channel2_IRQn 423,32068
  DMA2_Channel3_IRQn 424,32170
  DMA2_Channel4_5_IRQn 425,32272
  ADC1_2_IRQn 429,32426
  CAN1_TX_IRQn 430,32528
  CAN1_RX0_IRQn 431,32630
  CAN1_RX1_IRQn 432,32732
  CAN1_SCE_IRQn 433,32834
  EXTI9_5_IRQn 434,32936
  TIM1_BRK_IRQn 435,33038
  TIM1_UP_IRQn 436,33140
  TIM1_TRG_COM_IRQn 437,33242
  TIM1_CC_IRQn 438,33344
  TIM2_IRQn 439,33446
  TIM3_IRQn 440,33548
  TIM4_IRQn 441,33650
  I2C1_EV_IRQn 442,33752
  I2C1_ER_IRQn 443,33854
  I2C2_EV_IRQn 444,33956
  I2C2_ER_IRQn 445,34058
  SPI1_IRQn 446,34160
  SPI2_IRQn 447,34262
  USART1_IRQn 448,34364
  USART2_IRQn 449,34466
  USART3_IRQn 450,34568
  EXTI15_10_IRQn 451,34670
  RTCAlarm_IRQn 452,34772
  OTG_FS_WKUP_IRQn 453,34874
  TIM5_IRQn 454,34982
  SPI3_IRQn 455,35084
  UART4_IRQn 456,35186
  UART5_IRQn 457,35288
  TIM6_IRQn 458,35390
  TIM7_IRQn 459,35492
  DMA2_Channel1_IRQn 460,35594
  DMA2_Channel2_IRQn 461,35696
  DMA2_Channel3_IRQn 462,35798
  DMA2_Channel4_IRQn 463,35900
  DMA2_Channel5_IRQn 464,36002
  ETH_IRQn 465,36104
  ETH_WKUP_IRQn 466,36206
  CAN2_TX_IRQn 467,36308
  CAN2_RX0_IRQn 468,36410
  CAN2_RX1_IRQn 469,36512
  CAN2_SCE_IRQn 470,36614
  OTG_FS_IRQn 471,36716
} IRQn_Type;473,36850
typedef int32_t  s32;488,37109
typedef int16_t s16;489,37132
typedef int8_t  s8;490,37154
typedef const int32_t sc32;492,37177
typedef const int16_t sc16;493,37225
typedef const int8_t sc8;494,37273
typedef __IO int32_t  vs32;496,37322
typedef __IO int16_t  vs16;497,37351
typedef __IO int8_t   vs8;498,37380
typedef __I int32_t vsc32;500,37410
typedef __I int16_t vsc16;501,37457
typedef __I int8_t vsc8;502,37504
typedef uint32_t  u32;504,37552
typedef uint16_t u16;505,37576
typedef uint8_t  u8;506,37599
typedef const uint32_t uc32;508,37623
typedef const uint16_t uc16;509,37672
typedef const uint8_t uc8;510,37721
typedef __IO uint32_t  vu32;512,37771
typedef __IO uint16_t vu16;513,37801
typedef __IO uint8_t  vu8;514,37830
typedef __I uint32_t vuc32;516,37860
typedef __I uint16_t vuc16;517,37908
typedef __I uint8_t vuc8;518,37956
typedef enum {RESET RESET520,38005
typedef enum {RESET = 0, SET 520,38005
typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;520,38005
typedef enum {DISABLE DISABLE522,38069
typedef enum {DISABLE = 0, ENABLE 522,38069
typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;522,38069
#define IS_FUNCTIONAL_STATE(523,38133
typedef enum {ERROR ERROR525,38217
typedef enum {ERROR = 0, SUCCESS 525,38217
typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;525,38217
#define HSEStartUp_TimeOut 528,38371
#define HSE_Value 529,38421
#define HSI_Value 530,38461
  __IO uint32_t SR;545,38665
  __IO uint32_t CR1;546,38686
  __IO uint32_t CR2;547,38708
  __IO uint32_t SMPR1;548,38730
  __IO uint32_t SMPR2;549,38754
  __IO uint32_t JOFR1;550,38778
  __IO uint32_t JOFR2;551,38802
  __IO uint32_t JOFR3;552,38826
  __IO uint32_t JOFR4;553,38850
  __IO uint32_t HTR;554,38874
  __IO uint32_t LTR;555,38896
  __IO uint32_t SQR1;556,38918
  __IO uint32_t SQR2;557,38941
  __IO uint32_t SQR3;558,38964
  __IO uint32_t JSQR;559,38987
  __IO uint32_t JDR1;560,39010
  __IO uint32_t JDR2;561,39033
  __IO uint32_t JDR3;562,39056
  __IO uint32_t JDR4;563,39079
  __IO uint32_t DR;564,39102
} ADC_TypeDef;565,39123
  uint32_t  RESERVED0;573,39205
  __IO uint16_t DR1;574,39229
  uint16_t  RESERVED1;575,39251
  __IO uint16_t DR2;576,39275
  uint16_t  RESERVED2;577,39297
  __IO uint16_t DR3;578,39321
  uint16_t  RESERVED3;579,39343
  __IO uint16_t DR4;580,39367
  uint16_t  RESERVED4;581,39389
  __IO uint16_t DR5;582,39413
  uint16_t  RESERVED5;583,39435
  __IO uint16_t DR6;584,39459
  uint16_t  RESERVED6;585,39481
  __IO uint16_t DR7;586,39505
  uint16_t  RESERVED7;587,39527
  __IO uint16_t DR8;588,39551
  uint16_t  RESERVED8;589,39573
  __IO uint16_t DR9;590,39597
  uint16_t  RESERVED9;591,39619
  __IO uint16_t DR10;592,39643
  uint16_t  RESERVED10;593,39666
  __IO uint16_t RTCCR;594,39692
  uint16_t  RESERVED11;595,39716
  __IO uint16_t CR;596,39741
  uint16_t  RESERVED12;597,39762
  __IO uint16_t CSR;598,39787
  uint16_t  RESERVED13[RESERVED13599,39809
  __IO uint16_t DR11;600,39837
  uint16_t  RESERVED14;601,39860
  __IO uint16_t DR12;602,39885
  uint16_t  RESERVED15;603,39908
  __IO uint16_t DR13;604,39933
  uint16_t  RESERVED16;605,39956
  __IO uint16_t DR14;606,39981
  uint16_t  RESERVED17;607,40004
  __IO uint16_t DR15;608,40029
  uint16_t  RESERVED18;609,40052
  __IO uint16_t DR16;610,40077
  uint16_t  RESERVED19;611,40100
  __IO uint16_t DR17;612,40125
  uint16_t  RESERVED20;613,40148
  __IO uint16_t DR18;614,40173
  uint16_t  RESERVED21;615,40196
  __IO uint16_t DR19;616,40221
  uint16_t  RESERVED22;617,40244
  __IO uint16_t DR20;618,40269
  uint16_t  RESERVED23;619,40292
  __IO uint16_t DR21;620,40317
  uint16_t  RESERVED24;621,40340
  __IO uint16_t DR22;622,40365
  uint16_t  RESERVED25;623,40388
  __IO uint16_t DR23;624,40413
  uint16_t  RESERVED26;625,40436
  __IO uint16_t DR24;626,40461
  uint16_t  RESERVED27;627,40484
  __IO uint16_t DR25;628,40509
  uint16_t  RESERVED28;629,40532
  __IO uint16_t DR26;630,40557
  uint16_t  RESERVED29;631,40580
  __IO uint16_t DR27;632,40605
  uint16_t  RESERVED30;633,40628
  __IO uint16_t DR28;634,40653
  uint16_t  RESERVED31;635,40676
  __IO uint16_t DR29;636,40701
  uint16_t  RESERVED32;637,40724
  __IO uint16_t DR30;638,40749
  uint16_t  RESERVED33;639,40772
  __IO uint16_t DR31;640,40798
  uint16_t  RESERVED34;641,40821
  __IO uint16_t DR32;642,40846
  uint16_t  RESERVED35;643,40869
  __IO uint16_t DR33;644,40894
  uint16_t  RESERVED36;645,40917
  __IO uint16_t DR34;646,40942
  uint16_t  RESERVED37;647,40965
  __IO uint16_t DR35;648,40990
  uint16_t  RESERVED38;649,41013
  __IO uint16_t DR36;650,41038
  uint16_t  RESERVED39;651,41061
  __IO uint16_t DR37;652,41086
  uint16_t  RESERVED40;653,41109
  __IO uint16_t DR38;654,41134
  uint16_t  RESERVED41;655,41157
  __IO uint16_t DR39;656,41182
  uint16_t  RESERVED42;657,41205
  __IO uint16_t DR40;658,41230
  uint16_t  RESERVED43;659,41253
  __IO uint16_t DR41;660,41278
  uint16_t  RESERVED44;661,41301
  __IO uint16_t DR42;662,41326
  uint16_t  RESERVED45;663,41349
} BKP_TypeDef;664,41378
  __IO uint32_t TIR;672,41478
  __IO uint32_t TDTR;673,41500
  __IO uint32_t TDLR;674,41523
  __IO uint32_t TDHR;675,41546
} CAN_TxMailBox_TypeDef;676,41569
  __IO uint32_t RIR;684,41681
  __IO uint32_t RDTR;685,41703
  __IO uint32_t RDLR;686,41726
  __IO uint32_t RDHR;687,41749
} CAN_FIFOMailBox_TypeDef;688,41772
  __IO uint32_t FR1;696,41889
  __IO uint32_t FR2;697,41911
} CAN_FilterRegister_TypeDef;698,41933
  __IO uint32_t MCR;706,42038
  __IO uint32_t MSR;707,42060
  __IO uint32_t TSR;708,42082
  __IO uint32_t RF0R;709,42104
  __IO uint32_t RF1R;710,42127
  __IO uint32_t IER;711,42150
  __IO uint32_t ESR;712,42172
  __IO uint32_t BTR;713,42194
  uint32_t  RESERVED0[RESERVED0714,42216
  CAN_TxMailBox_TypeDef sTxMailBox[sTxMailBox715,42244
  CAN_FIFOMailBox_TypeDef sFIFOMailBox[sFIFOMailBox716,42284
  uint32_t  RESERVED1[RESERVED1717,42328
  __IO uint32_t FMR;718,42356
  __IO uint32_t FM1R;719,42378
  uint32_t  RESERVED2;720,42401
  __IO uint32_t FS1R;721,42425
  uint32_t  RESERVED3;722,42448
  __IO uint32_t FFA1R;723,42472
  uint32_t  RESERVED4;724,42496
  __IO uint32_t FA1R;725,42520
  uint32_t  RESERVED5[RESERVED5726,42543
  CAN_FilterRegister_TypeDef sFilterRegister[sFilterRegister728,42592
  CAN_FilterRegister_TypeDef sFilterRegister[sFilterRegister730,42650
} CAN_TypeDef;732,42730
  __IO uint32_t CFGR;739,42826
  __IO uint32_t OAR;740,42849
  __IO uint32_t PRES;741,42871
  __IO uint32_t ESR;742,42894
  __IO uint32_t CSR;743,42916
  __IO uint32_t TXD;744,42938
  __IO uint32_t RXD;745,42960
} CEC_TypeDef;746,42984
  __IO uint32_t DR;754,43069
  __IO uint8_t  IDR;755,43090
  uint8_t   RESERVED0;756,43112
  uint16_t  RESERVED1;757,43136
  __IO uint32_t CR;758,43160
} CRC_TypeDef;759,43181
  __IO uint32_t CR;767,43272
  __IO uint32_t SWTRIGR;768,43293
  __IO uint32_t DHR12R1;769,43319
  __IO uint32_t DHR12L1;770,43345
  __IO uint32_t DHR8R1;771,43371
  __IO uint32_t DHR12R2;772,43396
  __IO uint32_t DHR12L2;773,43422
  __IO uint32_t DHR8R2;774,43448
  __IO uint32_t DHR12RD;775,43473
  __IO uint32_t DHR12LD;776,43499
  __IO uint32_t DHR8RD;777,43525
  __IO uint32_t DOR1;778,43550
  __IO uint32_t DOR2;779,43573
  __IO uint32_t SR;781,43685
} DAC_TypeDef;783,43714
  __IO uint32_t IDCODE;791,43787
  __IO uint32_t CR;792,43812
}DBGMCU_TypeDef;DBGMCU_TypeDef793,43834
  __IO uint32_t CCR;801,43914
  __IO uint32_t CNDTR;802,43936
  __IO uint32_t CPAR;803,43960
  __IO uint32_t CMAR;804,43983
} DMA_Channel_TypeDef;805,44006
  __IO uint32_t ISR;809,44051
  __IO uint32_t IFCR;810,44073
} DMA_TypeDef;811,44096
  __IO uint32_t MACCR;819,44172
  __IO uint32_t MACFFR;820,44196
  __IO uint32_t MACHTHR;821,44221
  __IO uint32_t MACHTLR;822,44247
  __IO uint32_t MACMIIAR;823,44273
  __IO uint32_t MACMIIDR;824,44300
  __IO uint32_t MACFCR;825,44327
  __IO uint32_t MACVLANTR;826,44352
       uint32_t RESERVED0[RESERVED0827,44403
  __IO uint32_t MACRWUFFR;828,44434
  __IO uint32_t MACPMTCSR;829,44485
       uint32_t RESERVED1[RESERVED1830,44513
  __IO uint32_t MACSR;831,44544
  __IO uint32_t MACIMR;832,44595
  __IO uint32_t MACA0HR;833,44620
  __IO uint32_t MACA0LR;834,44646
  __IO uint32_t MACA1HR;835,44672
  __IO uint32_t MACA1LR;836,44698
  __IO uint32_t MACA2HR;837,44724
  __IO uint32_t MACA2LR;838,44750
  __IO uint32_t MACA3HR;839,44776
  __IO uint32_t MACA3LR;840,44802
       uint32_t RESERVED2[RESERVED2841,44853
  __IO uint32_t MMCCR;842,44885
  __IO uint32_t MMCRIR;843,44936
  __IO uint32_t MMCTIR;844,44961
  __IO uint32_t MMCRIMR;845,44986
  __IO uint32_t MMCTIMR;846,45012
       uint32_t RESERVED3[RESERVED3847,45063
  __IO uint32_t MMCTGFSCCR;848,45095
  __IO uint32_t MMCTGFMSCCR;849,45146
       uint32_t RESERVED4[RESERVED4850,45176
  __IO uint32_t MMCTGFCR;851,45207
       uint32_t RESERVED5[RESERVED5852,45234
  __IO uint32_t MMCRFCECR;853,45266
  __IO uint32_t MMCRFAECR;854,45294
       uint32_t RESERVED6[RESERVED6855,45322
  __IO uint32_t MMCRGUFCR;856,45354
       uint32_t RESERVED7[RESERVED7857,45382
  __IO uint32_t PTPTSCR;858,45415
  __IO uint32_t PTPSSIR;859,45441
  __IO uint32_t PTPTSHR;860,45467
  __IO uint32_t PTPTSLR;861,45493
  __IO uint32_t PTPTSHUR;862,45519
  __IO uint32_t PTPTSLUR;863,45546
  __IO uint32_t PTPTSAR;864,45573
  __IO uint32_t PTPTTHR;865,45599
  __IO uint32_t PTPTTLR;866,45625
       uint32_t RESERVED8[RESERVED8867,45651
  __IO uint32_t DMABMR;868,45684
  __IO uint32_t DMATPDR;869,45709
  __IO uint32_t DMARPDR;870,45735
  __IO uint32_t DMARDLAR;871,45761
  __IO uint32_t DMATDLAR;872,45788
  __IO uint32_t DMASR;873,45815
  __IO uint32_t DMAOMR;874,45839
  __IO uint32_t DMAIER;875,45864
  __IO uint32_t DMAMFBOCR;876,45889
       uint32_t RESERVED9[RESERVED9877,45917
  __IO uint32_t DMACHTDR;878,45948
  __IO uint32_t DMACHRDR;879,45975
  __IO uint32_t DMACHTBAR;880,46002
  __IO uint32_t DMACHRBAR;881,46030
} ETH_TypeDef;882,46058
  __IO uint32_t IMR;890,46157
  __IO uint32_t EMR;891,46179
  __IO uint32_t RTSR;892,46201
  __IO uint32_t FTSR;893,46224
  __IO uint32_t SWIER;894,46247
  __IO uint32_t PR;895,46271
} EXTI_TypeDef;896,46292
  __IO uint32_t ACR;904,46372
  __IO uint32_t KEYR;905,46394
  __IO uint32_t OPTKEYR;906,46417
  __IO uint32_t SR;907,46443
  __IO uint32_t CR;908,46464
  __IO uint32_t AR;909,46485
  __IO uint32_t RESERVED;910,46506
  __IO uint32_t OBR;911,46533
  __IO uint32_t WRPR;912,46555
  uint32_t RESERVED1[RESERVED1914,46599
  __IO uint32_t KEYR2;915,46626
  uint32_t RESERVED2;916,46650
  __IO uint32_t SR2;917,46676
  __IO uint32_t CR2;918,46698
  __IO uint32_t AR2;919,46720
} FLASH_TypeDef;921,46772
  __IO uint16_t RDP;929,46862
  __IO uint16_t USER;930,46884
  __IO uint16_t Data0;931,46907
  __IO uint16_t Data1;932,46931
  __IO uint16_t WRP0;933,46955
  __IO uint16_t WRP1;934,46978
  __IO uint16_t WRP2;935,47001
  __IO uint16_t WRP3;936,47024
} OB_TypeDef;937,47047
  __IO uint32_t BTCR[BTCR945,47143
} FSMC_Bank1_TypeDef;946,47172
  __IO uint32_t BWTR[BWTR954,47286
} FSMC_Bank1E_TypeDef;955,47312
  __IO uint32_t PCR2;963,47425
  __IO uint32_t SR2;964,47448
  __IO uint32_t PMEM2;965,47470
  __IO uint32_t PATT2;966,47494
  uint32_t  RESERVED0;967,47518
  __IO uint32_t ECCR2;968,47545
} FSMC_Bank2_TypeDef;969,47570
  __IO uint32_t PCR3;977,47684
  __IO uint32_t SR3;978,47707
  __IO uint32_t PMEM3;979,47729
  __IO uint32_t PATT3;980,47753
  uint32_t  RESERVED0;981,47777
  __IO uint32_t ECCR3;982,47804
} FSMC_Bank3_TypeDef;983,47829
  __IO uint32_t PCR4;991,47942
  __IO uint32_t SR4;992,47965
  __IO uint32_t PMEM4;993,47987
  __IO uint32_t PATT4;994,48011
  __IO uint32_t PIO4;995,48035
} FSMC_Bank4_TypeDef;996,48059
  __IO uint32_t CRL;1004,48150
  __IO uint32_t CRH;1005,48172
  __IO uint32_t IDR;1006,48194
  __IO uint32_t ODR;1007,48216
  __IO uint32_t BSRR;1008,48238
  __IO uint32_t BRR;1009,48261
  __IO uint32_t LCKR;1010,48283
} GPIO_TypeDef;1011,48306
  __IO uint32_t EVCR;1019,48393
  __IO uint32_t MAPR;1020,48416
  __IO uint32_t EXTICR[EXTICR1021,48439
  uint32_t RESERVED0;1022,48467
  __IO uint32_t MAPR2;1023,48490
} AFIO_TypeDef;1024,48516
  __IO uint16_t CR1;1031,48613
  uint16_t  RESERVED0;1032,48635
  __IO uint16_t CR2;1033,48659
  uint16_t  RESERVED1;1034,48681
  __IO uint16_t OAR1;1035,48705
  uint16_t  RESERVED2;1036,48728
  __IO uint16_t OAR2;1037,48752
  uint16_t  RESERVED3;1038,48775
  __IO uint16_t DR;1039,48799
  uint16_t  RESERVED4;1040,48820
  __IO uint16_t SR1;1041,48844
  uint16_t  RESERVED5;1042,48866
  __IO uint16_t SR2;1043,48890
  uint16_t  RESERVED6;1044,48912
  __IO uint16_t CCR;1045,48936
  uint16_t  RESERVED7;1046,48958
  __IO uint16_t TRISE;1047,48982
  uint16_t  RESERVED8;1048,49006
} I2C_TypeDef;1049,49030
  __IO uint32_t KR;1057,49114
  __IO uint32_t PR;1058,49135
  __IO uint32_t RLR;1059,49156
  __IO uint32_t SR;1060,49178
} IWDG_TypeDef;1061,49199
  __IO uint32_t CR;1069,49277
  __IO uint32_t CSR;1070,49298
} PWR_TypeDef;1071,49320
  __IO uint32_t CR;1079,49407
  __IO uint32_t CFGR;1080,49428
  __IO uint32_t CIR;1081,49451
  __IO uint32_t APB2RSTR;1082,49473
  __IO uint32_t APB1RSTR;1083,49500
  __IO uint32_t AHBENR;1084,49527
  __IO uint32_t APB2ENR;1085,49552
  __IO uint32_t APB1ENR;1086,49578
  __IO uint32_t BDCR;1087,49604
  __IO uint32_t CSR;1088,49627
  __IO uint32_t AHBRSTR;1091,49674
  __IO uint32_t CFGR2;1092,49700
  uint32_t RESERVED0;1096,49846
  __IO uint32_t CFGR2;1097,49869
} RCC_TypeDef;1099,49962
  __IO uint16_t CRH;1107,50041
  uint16_t  RESERVED0;1108,50063
  __IO uint16_t CRL;1109,50087
  uint16_t  RESERVED1;1110,50109
  __IO uint16_t PRLH;1111,50133
  uint16_t  RESERVED2;1112,50156
  __IO uint16_t PRLL;1113,50180
  uint16_t  RESERVED3;1114,50203
  __IO uint16_t DIVH;1115,50227
  uint16_t  RESERVED4;1116,50250
  __IO uint16_t DIVL;1117,50274
  uint16_t  RESERVED5;1118,50297
  __IO uint16_t CNTH;1119,50321
  uint16_t  RESERVED6;1120,50344
  __IO uint16_t CNTL;1121,50368
  uint16_t  RESERVED7;1122,50391
  __IO uint16_t ALRH;1123,50415
  uint16_t  RESERVED8;1124,50438
  __IO uint16_t ALRL;1125,50462
  uint16_t  RESERVED9;1126,50485
} RTC_TypeDef;1127,50509
  __IO uint32_t POWER;1135,50590
  __IO uint32_t CLKCR;1136,50614
  __IO uint32_t ARG;1137,50638
  __IO uint32_t CMD;1138,50660
  __I uint32_t RESPCMD;1139,50682
  __I uint32_t RESP1;1140,50707
  __I uint32_t RESP2;1141,50730
  __I uint32_t RESP3;1142,50753
  __I uint32_t RESP4;1143,50776
  __IO uint32_t DTIMER;1144,50799
  __IO uint32_t DLEN;1145,50824
  __IO uint32_t DCTRL;1146,50847
  __I uint32_t DCOUNT;1147,50871
  __I uint32_t STA;1148,50895
  __IO uint32_t ICR;1149,50916
  __IO uint32_t MASK;1150,50938
  uint32_t  RESERVED0[RESERVED01151,50961
  __I uint32_t FIFOCNT;1152,50988
  uint32_t  RESERVED1[RESERVED11153,51013
  __IO uint32_t FIFO;1154,51041
} SDIO_TypeDef;1155,51064
  __IO uint16_t CR1;1163,51156
  uint16_t  RESERVED0;1164,51178
  __IO uint16_t CR2;1165,51202
  uint16_t  RESERVED1;1166,51224
  __IO uint16_t SR;1167,51248
  uint16_t  RESERVED2;1168,51269
  __IO uint16_t DR;1169,51293
  uint16_t  RESERVED3;1170,51314
  __IO uint16_t CRCPR;1171,51338
  uint16_t  RESERVED4;1172,51362
  __IO uint16_t RXCRCR;1173,51386
  uint16_t  RESERVED5;1174,51411
  __IO uint16_t TXCRCR;1175,51435
  uint16_t  RESERVED6;1176,51460
  __IO uint16_t I2SCFGR;1177,51484
  uint16_t  RESERVED7;1178,51510
  __IO uint16_t I2SPR;1179,51534
  uint16_t  RESERVED8;1180,51558
} SPI_TypeDef;1181,51584
  __IO uint16_t CR1;1189,51651
  uint16_t  RESERVED0;1190,51673
  __IO uint16_t CR2;1191,51697
  uint16_t  RESERVED1;1192,51719
  __IO uint16_t SMCR;1193,51743
  uint16_t  RESERVED2;1194,51766
  __IO uint16_t DIER;1195,51790
  uint16_t  RESERVED3;1196,51813
  __IO uint16_t SR;1197,51837
  uint16_t  RESERVED4;1198,51858
  __IO uint16_t EGR;1199,51882
  uint16_t  RESERVED5;1200,51904
  __IO uint16_t CCMR1;1201,51928
  uint16_t  RESERVED6;1202,51952
  __IO uint16_t CCMR2;1203,51976
  uint16_t  RESERVED7;1204,52000
  __IO uint16_t CCER;1205,52024
  uint16_t  RESERVED8;1206,52047
  __IO uint16_t CNT;1207,52071
  uint16_t  RESERVED9;1208,52093
  __IO uint16_t PSC;1209,52117
  uint16_t  RESERVED10;1210,52139
  __IO uint16_t ARR;1211,52164
  uint16_t  RESERVED11;1212,52186
  __IO uint16_t RCR;1213,52211
  uint16_t  RESERVED12;1214,52233
  __IO uint16_t CCR1;1215,52258
  uint16_t  RESERVED13;1216,52281
  __IO uint16_t CCR2;1217,52306
  uint16_t  RESERVED14;1218,52329
  __IO uint16_t CCR3;1219,52354
  uint16_t  RESERVED15;1220,52377
  __IO uint16_t CCR4;1221,52402
  uint16_t  RESERVED16;1222,52425
  __IO uint16_t BDTR;1223,52450
  uint16_t  RESERVED17;1224,52473
  __IO uint16_t DCR;1225,52498
  uint16_t  RESERVED18;1226,52520
  __IO uint16_t DMAR;1227,52545
  uint16_t  RESERVED19;1228,52568
} TIM_TypeDef;1229,52593
  __IO uint16_t SR;1237,52713
  uint16_t  RESERVED0;1238,52734
  __IO uint16_t DR;1239,52758
  uint16_t  RESERVED1;1240,52779
  __IO uint16_t BRR;1241,52803
  uint16_t  RESERVED2;1242,52825
  __IO uint16_t CR1;1243,52849
  uint16_t  RESERVED3;1244,52871
  __IO uint16_t CR2;1245,52895
  uint16_t  RESERVED4;1246,52917
  __IO uint16_t CR3;1247,52941
  uint16_t  RESERVED5;1248,52963
  __IO uint16_t GTPR;1249,52987
  uint16_t  RESERVED6;1250,53010
} USART_TypeDef;1251,53034
  __IO uint32_t CR;1259,53115
  __IO uint32_t CFR;1260,53136
  __IO uint32_t SR;1261,53158
} WWDG_TypeDef;1262,53179
#define FLASH_BASE 1273,53278
#define SRAM_BASE 1274,53379
#define PERIPH_BASE 1275,53479
#define SRAM_BB_BASE 1277,53587
#define PERIPH_BB_BASE 1278,53690
#define FSMC_R_BASE 1280,53801
#define APB1PERIPH_BASE 1283,53924
#define APB2PERIPH_BASE 1284,53967
#define AHBPERIPH_BASE 1285,54022
#define TIM2_BASE 1287,54079
#define TIM3_BASE 1288,54137
#define TIM4_BASE 1289,54195
#define TIM5_BASE 1290,54253
#define TIM6_BASE 1291,54311
#define TIM7_BASE 1292,54369
#define TIM12_BASE 1293,54427
#define TIM13_BASE 1294,54485
#define TIM14_BASE 1295,54543
#define RTC_BASE 1296,54601
#define WWDG_BASE 1297,54659
#define IWDG_BASE 1298,54717
#define SPI2_BASE 1299,54775
#define SPI3_BASE 1300,54833
#define USART2_BASE 1301,54891
#define USART3_BASE 1302,54949
#define UART4_BASE 1303,55007
#define UART5_BASE 1304,55065
#define I2C1_BASE 1305,55123
#define I2C2_BASE 1306,55181
#define CAN1_BASE 1307,55239
#define CAN2_BASE 1308,55297
#define BKP_BASE 1309,55355
#define PWR_BASE 1310,55413
#define DAC_BASE 1311,55471
#define CEC_BASE 1312,55529
#define AFIO_BASE 1314,55589
#define EXTI_BASE 1315,55647
#define GPIOA_BASE 1316,55705
#define GPIOB_BASE 1317,55763
#define GPIOC_BASE 1318,55821
#define GPIOD_BASE 1319,55879
#define GPIOE_BASE 1320,55937
#define GPIOF_BASE 1321,55995
#define GPIOG_BASE 1322,56053
#define ADC1_BASE 1323,56111
#define ADC2_BASE 1324,56169
#define TIM1_BASE 1325,56227
#define SPI1_BASE 1326,56285
#define TIM8_BASE 1327,56343
#define USART1_BASE 1328,56401
#define ADC3_BASE 1329,56459
#define TIM15_BASE 1330,56517
#define TIM16_BASE 1331,56575
#define TIM17_BASE 1332,56633
#define TIM9_BASE 1333,56691
#define TIM10_BASE 1334,56749
#define TIM11_BASE 1335,56807
#define SDIO_BASE 1337,56867
#define DMA1_BASE 1339,56924
#define DMA1_Channel1_BASE 1340,56981
#define DMA1_Channel2_BASE 1341,57038
#define DMA1_Channel3_BASE 1342,57095
#define DMA1_Channel4_BASE 1343,57152
#define DMA1_Channel5_BASE 1344,57209
#define DMA1_Channel6_BASE 1345,57266
#define DMA1_Channel7_BASE 1346,57323
#define DMA2_BASE 1347,57380
#define DMA2_Channel1_BASE 1348,57437
#define DMA2_Channel2_BASE 1349,57494
#define DMA2_Channel3_BASE 1350,57551
#define DMA2_Channel4_BASE 1351,57608
#define DMA2_Channel5_BASE 1352,57665
#define RCC_BASE 1353,57722
#define CRC_BASE 1354,57779
#define FLASH_R_BASE 1356,57838
#define OB_BASE 1357,57932
#define ETH_BASE 1359,58031
#define ETH_MAC_BASE 1360,58088
#define ETH_MMC_BASE 1361,58130
#define ETH_PTP_BASE 1362,58181
#define ETH_DMA_BASE 1363,58232
#define FSMC_Bank1_R_BASE 1365,58285
#define FSMC_Bank1E_R_BASE 1366,58381
#define FSMC_Bank2_R_BASE 1367,58478
#define FSMC_Bank3_R_BASE 1368,58574
#define FSMC_Bank4_R_BASE 1369,58670
#define DBGMCU_BASE 1371,58768
#define TIM2 1381,58945
#define TIM3 1382,59002
#define TIM4 1383,59059
#define TIM5 1384,59116
#define TIM6 1385,59173
#define TIM7 1386,59230
#define TIM12 1387,59287
#define TIM13 1388,59345
#define TIM14 1389,59403
#define RTC 1390,59461
#define WWDG 1391,59517
#define IWDG 1392,59575
#define SPI2 1393,59633
#define SPI3 1394,59690
#define USART2 1395,59747
#define USART3 1396,59808
#define UART4 1397,59869
#define UART5 1398,59929
#define I2C1 1399,59989
#define I2C2 1400,60046
#define CAN1 1401,60103
#define CAN2 1402,60160
#define BKP 1403,60217
#define PWR 1404,60273
#define DAC 1405,60329
#define CEC 1406,60385
#define AFIO 1407,60441
#define EXTI 1408,60499
#define GPIOA 1409,60557
#define GPIOB 1410,60616
#define GPIOC 1411,60675
#define GPIOD 1412,60734
#define GPIOE 1413,60793
#define GPIOF 1414,60852
#define GPIOG 1415,60911
#define ADC1 1416,60970
#define ADC2 1417,61027
#define TIM1 1418,61084
#define SPI1 1419,61141
#define TIM8 1420,61198
#define USART1 1421,61255
#define ADC3 1422,61316
#define TIM15 1423,61373
#define TIM16 1424,61431
#define TIM17 1425,61489
#define TIM9 1426,61547
#define TIM10 1427,61604
#define TIM11 1428,61662
#define SDIO 1429,61720
#define DMA1 1430,61778
#define DMA2 1431,61835
#define DMA1_Channel1 1432,61892
#define DMA1_Channel2 1433,61966
#define DMA1_Channel3 1434,62040
#define DMA1_Channel4 1435,62114
#define DMA1_Channel5 1436,62188
#define DMA1_Channel6 1437,62262
#define DMA1_Channel7 1438,62336
#define DMA2_Channel1 1439,62410
#define DMA2_Channel2 1440,62484
#define DMA2_Channel3 1441,62558
#define DMA2_Channel4 1442,62632
#define DMA2_Channel5 1443,62706
#define RCC 1444,62780
#define CRC 1445,62836
#define FLASH 1446,62892
#define OB 1447,62954
#define ETH 1448,63009
#define FSMC_Bank1 1449,63065
#define FSMC_Bank1E 1450,63137
#define FSMC_Bank2 1451,63211
#define FSMC_Bank3 1452,63283
#define FSMC_Bank4 1453,63355
#define DBGMCU 1454,63427
#define  CRC_DR_DR 1479,64384
#define  CRC_IDR_IDR 1483,64566
#define  CRC_CR_RESET 1487,64770
#define  PWR_CR_LPDS 1496,65353
#define  PWR_CR_PDDS 1497,65450
#define  PWR_CR_CWUF 1498,65548
#define  PWR_CR_CSBF 1499,65643
#define  PWR_CR_PVDE 1500,65739
#define  PWR_CR_PLS 1502,65848
#define  PWR_CR_PLS_0 1503,65961
#define  PWR_CR_PLS_1 1504,66044
#define  PWR_CR_PLS_2 1505,66127
#define  PWR_CR_PLS_2V2 1508,66245
#define  PWR_CR_PLS_2V3 1509,66337
#define  PWR_CR_PLS_2V4 1510,66429
#define  PWR_CR_PLS_2V5 1511,66521
#define  PWR_CR_PLS_2V6 1512,66613
#define  PWR_CR_PLS_2V7 1513,66705
#define  PWR_CR_PLS_2V8 1514,66797
#define  PWR_CR_PLS_2V9 1515,66889
#define  PWR_CR_DBP 1517,66983
#define  PWR_CSR_WUF 1521,67185
#define  PWR_CSR_SBF 1522,67274
#define  PWR_CSR_PVDO 1523,67364
#define  PWR_CSR_EWUP 1524,67452
#define  BKP_DR1_D 1533,68041
#define  BKP_DR2_D 1536,68214
#define  BKP_DR3_D 1539,68387
#define  BKP_DR4_D 1542,68560
#define  BKP_DR5_D 1545,68733
#define  BKP_DR6_D 1548,68906
#define  BKP_DR7_D 1551,69079
#define  BKP_DR8_D 1554,69252
#define  BKP_DR9_D 1557,69425
#define  BKP_DR10_D 1560,69598
#define  BKP_DR11_D 1563,69771
#define  BKP_DR12_D 1566,69944
#define  BKP_DR13_D 1569,70117
#define  BKP_DR14_D 1572,70290
#define  BKP_DR15_D 1575,70463
#define  BKP_DR16_D 1578,70636
#define  BKP_DR17_D 1581,70809
#define  BKP_DR18_D 1584,70982
#define  BKP_DR19_D 1587,71155
#define  BKP_DR20_D 1590,71328
#define  BKP_DR21_D 1593,71501
#define  BKP_DR22_D 1596,71674
#define  BKP_DR23_D 1599,71847
#define  BKP_DR24_D 1602,72020
#define  BKP_DR25_D 1605,72193
#define  BKP_DR26_D 1608,72366
#define  BKP_DR27_D 1611,72539
#define  BKP_DR28_D 1614,72712
#define  BKP_DR29_D 1617,72885
#define  BKP_DR30_D 1620,73058
#define  BKP_DR31_D 1623,73231
#define  BKP_DR32_D 1626,73404
#define  BKP_DR33_D 1629,73577
#define  BKP_DR34_D 1632,73750
#define  BKP_DR35_D 1635,73923
#define  BKP_DR36_D 1638,74096
#define  BKP_DR37_D 1641,74269
#define  BKP_DR38_D 1644,74442
#define  BKP_DR39_D 1647,74615
#define  BKP_DR40_D 1650,74788
#define  BKP_DR41_D 1653,74961
#define  BKP_DR42_D 1656,75134
#define  BKP_RTCCR_CAL 1659,75307
#define  BKP_RTCCR_CCO 1660,75402
#define  BKP_RTCCR_ASOE 1661,75504
#define  BKP_RTCCR_ASOS 1662,75611
#define  BKP_CR_TPE 1665,75805
#define  BKP_CR_TPAL 1666,75900
#define  BKP_CSR_CTE 1669,76085
#define  BKP_CSR_CTI 1670,76181
#define  BKP_CSR_TPIE 1671,76281
#define  BKP_CSR_TEF 1672,76386
#define  BKP_CSR_TIF 1673,76481
#define  RCC_CR_HSION 1682,77076
#define  RCC_CR_HSIRDY 1683,77193
#define  RCC_CR_HSITRIM 1684,77314
#define  RCC_CR_HSICAL 1685,77433
#define  RCC_CR_HSEON 1686,77555
#define  RCC_CR_HSERDY 1687,77672
#define  RCC_CR_HSEBYP 1688,77793
#define  RCC_CR_CSSON 1689,77910
#define  RCC_CR_PLLON 1690,78023
#define  RCC_CR_PLLRDY 1691,78118
 #define  RCC_CR_PLL2ON 1694,78246
 #define  RCC_CR_PLL2RDY 1695,78343
 #define  RCC_CR_PLL3ON 1696,78450
 #define  RCC_CR_PLL3RDY 1697,78547
#define  RCC_CFGR_SW 1702,78791
#define  RCC_CFGR_SW_0 1703,78910
#define  RCC_CFGR_SW_1 1704,79000
#define  RCC_CFGR_SW_HSI 1706,79092
#define  RCC_CFGR_SW_HSE 1707,79205
#define  RCC_CFGR_SW_PLL 1708,79318
#define  RCC_CFGR_SWS 1711,79460
#define  RCC_CFGR_SWS_0 1712,79587
#define  RCC_CFGR_SWS_1 1713,79677
#define  RCC_CFGR_SWS_HSI 1715,79769
#define  RCC_CFGR_SWS_HSE 1716,79889
#define  RCC_CFGR_SWS_PLL 1717,80009
#define  RCC_CFGR_HPRE 1720,80148
#define  RCC_CFGR_HPRE_0 1721,80263
#define  RCC_CFGR_HPRE_1 1722,80353
#define  RCC_CFGR_HPRE_2 1723,80443
#define  RCC_CFGR_HPRE_3 1724,80533
#define  RCC_CFGR_HPRE_DIV1 1726,80625
#define  RCC_CFGR_HPRE_DIV2 1727,80728
#define  RCC_CFGR_HPRE_DIV4 1728,80832
#define  RCC_CFGR_HPRE_DIV8 1729,80936
#define  RCC_CFGR_HPRE_DIV16 1730,81040
#define  RCC_CFGR_HPRE_DIV64 1731,81145
#define  RCC_CFGR_HPRE_DIV128 1732,81250
#define  RCC_CFGR_HPRE_DIV256 1733,81356
#define  RCC_CFGR_HPRE_DIV512 1734,81462
#define  RCC_CFGR_PPRE1 1737,81599
#define  RCC_CFGR_PPRE1_0 1738,81715
#define  RCC_CFGR_PPRE1_1 1739,81805
#define  RCC_CFGR_PPRE1_2 1740,81895
#define  RCC_CFGR_PPRE1_DIV1 1742,81987
#define  RCC_CFGR_PPRE1_DIV2 1743,82088
#define  RCC_CFGR_PPRE1_DIV4 1744,82190
#define  RCC_CFGR_PPRE1_DIV8 1745,82292
#define  RCC_CFGR_PPRE1_DIV16 1746,82394
#define  RCC_CFGR_PPRE2 1749,82528
#define  RCC_CFGR_PPRE2_0 1750,82644
#define  RCC_CFGR_PPRE2_1 1751,82734
#define  RCC_CFGR_PPRE2_2 1752,82824
#define  RCC_CFGR_PPRE2_DIV1 1754,82916
#define  RCC_CFGR_PPRE2_DIV2 1755,83017
#define  RCC_CFGR_PPRE2_DIV4 1756,83119
#define  RCC_CFGR_PPRE2_DIV8 1757,83221
#define  RCC_CFGR_PPRE2_DIV16 1758,83323
#define  RCC_CFGR_ADCPRE 1761,83459
#define  RCC_CFGR_ADCPRE_0 1762,83576
#define  RCC_CFGR_ADCPRE_1 1763,83666
#define  RCC_CFGR_ADCPRE_DIV2 1765,83758
#define  RCC_CFGR_ADCPRE_DIV4 1766,83861
#define  RCC_CFGR_ADCPRE_DIV6 1767,83964
#define  RCC_CFGR_ADCPRE_DIV8 1768,84067
#define  RCC_CFGR_PLLSRC 1770,84172
#define  RCC_CFGR_PLLXTPRE 1772,84281
#define  RCC_CFGR_PLLMULL 1775,84423
#define  RCC_CFGR_PLLMULL_0 1776,84552
#define  RCC_CFGR_PLLMULL_1 1777,84642
#define  RCC_CFGR_PLLMULL_2 1778,84732
#define  RCC_CFGR_PLLMULL_3 1779,84822
 #define  RCC_CFGR_PLLSRC_HSI_Div2 1782,84935
 #define  RCC_CFGR_PLLSRC_PREDIV1 1783,85077
 #define  RCC_CFGR_PLLXTPRE_PREDIV1 1785,85212
 #define  RCC_CFGR_PLLXTPRE_PREDIV1_Div2 1786,85336
 #define  RCC_CFGR_PLLMULL4 1788,85463
 #define  RCC_CFGR_PLLMULL5 1789,85567
 #define  RCC_CFGR_PLLMULL6 1790,85671
 #define  RCC_CFGR_PLLMULL7 1791,85775
 #define  RCC_CFGR_PLLMULL8 1792,85879
 #define  RCC_CFGR_PLLMULL9 1793,85983
 #define  RCC_CFGR_PLLMULL6_5 1794,86087
 #define  RCC_CFGR_OTGFSPRE 1796,86196
 #define  RCC_CFGR_MCO 1799,86331
 #define  RCC_CFGR_MCO_0 1800,86460
 #define  RCC_CFGR_MCO_1 1801,86550
 #define  RCC_CFGR_MCO_2 1802,86640
 #define  RCC_CFGR_MCO_3 1803,86730
 #define  RCC_CFGR_MCO_NOCLOCK 1805,86822
 #define  RCC_CFGR_MCO_SYSCLK 1806,86915
 #define  RCC_CFGR_MCO_HSI 1807,87035
 #define  RCC_CFGR_MCO_HSE 1808,87152
 #define  RCC_CFGR_MCO_PLLCLK_Div2 1809,87269
 #define  RCC_CFGR_MCO_PLL2CLK 1810,87399
 #define  RCC_CFGR_MCO_PLL3CLK_Div2 1811,87516
 #define  RCC_CFGR_MCO_Ext_HSE 1812,87646
 #define  RCC_CFGR_MCO_PLL3CLK 1813,87792
 #define  RCC_CFGR_PLLSRC_HSI_Div2 1815,88001
 #define  RCC_CFGR_PLLSRC_PREDIV1 1816,88143
 #define  RCC_CFGR_PLLXTPRE_PREDIV1 1818,88278
 #define  RCC_CFGR_PLLXTPRE_PREDIV1_Div2 1819,88402
 #define  RCC_CFGR_PLLMULL2 1821,88529
 #define  RCC_CFGR_PLLMULL3 1822,88631
 #define  RCC_CFGR_PLLMULL4 1823,88733
 #define  RCC_CFGR_PLLMULL5 1824,88835
 #define  RCC_CFGR_PLLMULL6 1825,88937
 #define  RCC_CFGR_PLLMULL7 1826,89039
 #define  RCC_CFGR_PLLMULL8 1827,89141
 #define  RCC_CFGR_PLLMULL9 1828,89243
 #define  RCC_CFGR_PLLMULL10 1829,89345
 #define  RCC_CFGR_PLLMULL11 1830,89447
 #define  RCC_CFGR_PLLMULL12 1831,89550
 #define  RCC_CFGR_PLLMULL13 1832,89653
 #define  RCC_CFGR_PLLMULL14 1833,89756
 #define  RCC_CFGR_PLLMULL15 1834,89859
 #define  RCC_CFGR_PLLMULL16 1835,89962
 #define  RCC_CFGR_MCO 1838,90094
 #define  RCC_CFGR_MCO_0 1839,90223
 #define  RCC_CFGR_MCO_1 1840,90313
 #define  RCC_CFGR_MCO_2 1841,90403
 #define  RCC_CFGR_MCO_NOCLOCK 1843,90495
 #define  RCC_CFGR_MCO_SYSCLK 1844,90588
 #define  RCC_CFGR_MCO_HSI 1845,90708
 #define  RCC_CFGR_MCO_HSE 1846,90825
 #define  RCC_CFGR_MCO_PLL 1847,90943
 #define  RCC_CFGR_PLLSRC_HSI_Div2 1849,91080
 #define  RCC_CFGR_PLLSRC_HSE 1850,91222
 #define  RCC_CFGR_PLLXTPRE_HSE 1852,91353
 #define  RCC_CFGR_PLLXTPRE_HSE_Div2 1853,91473
 #define  RCC_CFGR_PLLMULL2 1855,91596
 #define  RCC_CFGR_PLLMULL3 1856,91698
 #define  RCC_CFGR_PLLMULL4 1857,91800
 #define  RCC_CFGR_PLLMULL5 1858,91902
 #define  RCC_CFGR_PLLMULL6 1859,92004
 #define  RCC_CFGR_PLLMULL7 1860,92106
 #define  RCC_CFGR_PLLMULL8 1861,92208
 #define  RCC_CFGR_PLLMULL9 1862,92310
 #define  RCC_CFGR_PLLMULL10 1863,92412
 #define  RCC_CFGR_PLLMULL11 1864,92514
 #define  RCC_CFGR_PLLMULL12 1865,92617
 #define  RCC_CFGR_PLLMULL13 1866,92720
 #define  RCC_CFGR_PLLMULL14 1867,92823
 #define  RCC_CFGR_PLLMULL15 1868,92926
 #define  RCC_CFGR_PLLMULL16 1869,93029
 #define  RCC_CFGR_USBPRE 1870,93132
 #define  RCC_CFGR_MCO 1873,93266
 #define  RCC_CFGR_MCO_0 1874,93395
 #define  RCC_CFGR_MCO_1 1875,93485
 #define  RCC_CFGR_MCO_2 1876,93575
 #define  RCC_CFGR_MCO_NOCLOCK 1878,93667
 #define  RCC_CFGR_MCO_SYSCLK 1879,93760
 #define  RCC_CFGR_MCO_HSI 1880,93880
 #define  RCC_CFGR_MCO_HSE 1881,93997
 #define  RCC_CFGR_MCO_PLL 1882,94115
#define  RCC_CIR_LSIRDYF 1886,94358
#define  RCC_CIR_LSERDYF 1887,94467
#define  RCC_CIR_HSIRDYF 1888,94576
#define  RCC_CIR_HSERDYF 1889,94685
#define  RCC_CIR_PLLRDYF 1890,94794
#define  RCC_CIR_CSSF 1891,94903
#define  RCC_CIR_LSIRDYIE 1892,95024
#define  RCC_CIR_LSERDYIE 1893,95135
#define  RCC_CIR_HSIRDYIE 1894,95246
#define  RCC_CIR_HSERDYIE 1895,95357
#define  RCC_CIR_PLLRDYIE 1896,95468
#define  RCC_CIR_LSIRDYC 1897,95579
#define  RCC_CIR_LSERDYC 1898,95689
#define  RCC_CIR_HSIRDYC 1899,95799
#define  RCC_CIR_HSERDYC 1900,95909
#define  RCC_CIR_PLLRDYC 1901,96019
#define  RCC_CIR_CSSC 1902,96129
 #define  RCC_CIR_PLL2RDYF 1905,96274
 #define  RCC_CIR_PLL3RDYF 1906,96385
 #define  RCC_CIR_PLL2RDYIE 1907,96496
 #define  RCC_CIR_PLL3RDYIE 1908,96609
 #define  RCC_CIR_PLL2RDYC 1909,96722
 #define  RCC_CIR_PLL3RDYC 1910,96834
#define  RCC_APB2RSTR_AFIORST 1914,97057
#define  RCC_APB2RSTR_IOPARST 1915,97170
#define  RCC_APB2RSTR_IOPBRST 1916,97271
#define  RCC_APB2RSTR_IOPCRST 1917,97372
#define  RCC_APB2RSTR_IOPDRST 1918,97473
#define  RCC_APB2RSTR_ADC1RST 1919,97574
#define  RCC_APB2RSTR_ADC2RST 1922,97774
#define  RCC_APB2RSTR_TIM1RST 1925,97890
#define  RCC_APB2RSTR_SPI1RST 1926,97991
#define  RCC_APB2RSTR_USART1RST 1927,98087
#define  RCC_APB2RSTR_TIM15RST 1930,98275
#define  RCC_APB2RSTR_TIM16RST 1931,98377
#define  RCC_APB2RSTR_TIM17RST 1932,98479
 #define  RCC_APB2RSTR_IOPERST 1936,98650
 #define  RCC_APB2RSTR_IOPFRST 1940,98853
 #define  RCC_APB2RSTR_IOPGRST 1941,98954
 #define  RCC_APB2RSTR_TIM8RST 1942,99055
 #define  RCC_APB2RSTR_ADC3RST 1943,99156
 #define  RCC_APB2RSTR_IOPFRST 1947,99302
 #define  RCC_APB2RSTR_IOPGRST 1948,99403
 #define  RCC_APB2RSTR_TIM9RST 1952,99535
 #define  RCC_APB2RSTR_TIM10RST 1953,99637
 #define  RCC_APB2RSTR_TIM11RST 1954,99740
#define  RCC_APB1RSTR_TIM2RST 1958,99954
#define  RCC_APB1RSTR_TIM3RST 1959,100052
#define  RCC_APB1RSTR_WWDGRST 1960,100150
#define  RCC_APB1RSTR_USART2RST 1961,100256
#define  RCC_APB1RSTR_I2C1RST 1962,100354
#define  RCC_APB1RSTR_CAN1RST 1965,100544
#define  RCC_APB1RSTR_BKPRST 1968,100649
#define  RCC_APB1RSTR_PWRRST 1969,100756
 #define  RCC_APB1RSTR_TIM4RST 1972,100923
 #define  RCC_APB1RSTR_SPI2RST 1973,101021
 #define  RCC_APB1RSTR_USART3RST 1974,101117
 #define  RCC_APB1RSTR_I2C2RST 1975,101215
 #define  RCC_APB1RSTR_USBRST 1979,101466
 #define  RCC_APB1RSTR_TIM5RST 1983,101659
 #define  RCC_APB1RSTR_TIM6RST 1984,101758
 #define  RCC_APB1RSTR_TIM7RST 1985,101857
 #define  RCC_APB1RSTR_SPI3RST 1986,101956
 #define  RCC_APB1RSTR_UART4RST 1987,102053
 #define  RCC_APB1RSTR_UART5RST 1988,102151
 #define  RCC_APB1RSTR_DACRST 1989,102249
 #define  RCC_APB1RSTR_TIM6RST 1993,102455
 #define  RCC_APB1RSTR_TIM7RST 1994,102554
 #define  RCC_APB1RSTR_DACRST 1995,102653
 #define  RCC_APB1RSTR_CECRST 1996,102758
 #define  RCC_APB1RSTR_TIM5RST 2000,102906
 #define  RCC_APB1RSTR_TIM12RST 2001,103005
 #define  RCC_APB1RSTR_TIM13RST 2002,103108
 #define  RCC_APB1RSTR_TIM14RST 2003,103211
 #define  RCC_APB1RSTR_SPI3RST 2004,103314
 #define  RCC_APB1RSTR_UART4RST 2005,103412
 #define  RCC_APB1RSTR_UART5RST 2006,103510
 #define  RCC_APB1RSTR_CAN2RST 2010,103640
 #define  RCC_APB1RSTR_TIM12RST 2014,103786
 #define  RCC_APB1RSTR_TIM13RST 2015,103890
 #define  RCC_APB1RSTR_TIM14RST 2016,103994
#define  RCC_AHBENR_DMA1EN 2020,104209
#define  RCC_AHBENR_SRAMEN 2021,104311
#define  RCC_AHBENR_FLITFEN 2022,104423
#define  RCC_AHBENR_CRCEN 2023,104526
 #define  RCC_AHBENR_DMA2EN 2026,104714
 #define  RCC_AHBENR_FSMCEN 2030,104880
 #define  RCC_AHBENR_SDIOEN 2031,104982
 #define  RCC_AHBENR_FSMCEN 2035,105125
 #define  RCC_AHBENR_OTGFSEN 2039,105258
 #define  RCC_AHBENR_ETHMACEN 2040,105367
 #define  RCC_AHBENR_ETHMACTXEN 2041,105478
 #define  RCC_AHBENR_ETHMACRXEN 2042,105592
#define  RCC_APB2ENR_AFIOEN 2046,105817
#define  RCC_APB2ENR_IOPAEN 2047,105938
#define  RCC_APB2ENR_IOPBEN 2048,106047
#define  RCC_APB2ENR_IOPCEN 2049,106156
#define  RCC_APB2ENR_IOPDEN 2050,106265
#define  RCC_APB2ENR_ADC1EN 2051,106374
#define  RCC_APB2ENR_ADC2EN 2054,106582
#define  RCC_APB2ENR_TIM1EN 2057,106706
#define  RCC_APB2ENR_SPI1EN 2058,106815
#define  RCC_APB2ENR_USART1EN 2059,106919
#define  RCC_APB2ENR_TIM15EN 2062,107115
#define  RCC_APB2ENR_TIM16EN 2063,107225
#define  RCC_APB2ENR_TIM17EN 2064,107335
 #define  RCC_APB2ENR_IOPEEN 2068,107514
 #define  RCC_APB2ENR_IOPFEN 2072,107725
 #define  RCC_APB2ENR_IOPGEN 2073,107834
 #define  RCC_APB2ENR_TIM8EN 2074,107943
 #define  RCC_APB2ENR_ADC3EN 2075,108052
 #define  RCC_APB2ENR_IOPFEN 2079,108196
 #define  RCC_APB2ENR_IOPGEN 2080,108305
 #define  RCC_APB2ENR_TIM9EN 2084,108445
 #define  RCC_APB2ENR_TIM10EN 2085,108555
 #define  RCC_APB2ENR_TIM11EN 2086,108666
#define  RCC_APB1ENR_TIM2EN 2090,108868
#define  RCC_APB1ENR_TIM3EN 2091,108973
#define  RCC_APB1ENR_WWDGEN 2092,109078
#define  RCC_APB1ENR_USART2EN 2093,109191
#define  RCC_APB1ENR_I2C1EN 2094,109296
#define  RCC_APB1ENR_CAN1EN 2097,109493
#define  RCC_APB1ENR_BKPEN 2100,109605
#define  RCC_APB1ENR_PWREN 2101,109719
 #define  RCC_APB1ENR_TIM4EN 2104,109893
 #define  RCC_APB1ENR_SPI2EN 2105,109998
 #define  RCC_APB1ENR_USART3EN 2106,110101
 #define  RCC_APB1ENR_I2C2EN 2107,110206
 #define  RCC_APB1ENR_USBEN 2111,110438
 #define  RCC_APB1ENR_TIM5EN 2115,110611
 #define  RCC_APB1ENR_TIM6EN 2116,110716
 #define  RCC_APB1ENR_TIM7EN 2117,110821
 #define  RCC_APB1ENR_SPI3EN 2118,110926
 #define  RCC_APB1ENR_UART4EN 2119,111029
 #define  RCC_APB1ENR_UART5EN 2120,111133
 #define  RCC_APB1ENR_DACEN 2121,111237
 #define  RCC_APB1ENR_TIM6EN 2125,111449
 #define  RCC_APB1ENR_TIM7EN 2126,111554
 #define  RCC_APB1ENR_DACEN 2127,111659
 #define  RCC_APB1ENR_CECEN 2128,111770
 #define  RCC_APB1ENR_TIM5EN 2132,111916
 #define  RCC_APB1ENR_TIM12EN 2133,112021
 #define  RCC_APB1ENR_TIM13EN 2134,112132
 #define  RCC_APB1ENR_TIM14EN 2135,112243
 #define  RCC_APB1ENR_SPI3EN 2136,112353
 #define  RCC_APB1ENR_UART4EN 2137,112456
 #define  RCC_APB1ENR_UART5EN 2138,112560
 #define  RCC_APB1ENR_CAN2EN 2142,112718
 #define  RCC_APB1ENR_TIM12EN 2146,112871
 #define  RCC_APB1ENR_TIM13EN 2147,112982
 #define  RCC_APB1ENR_TIM14EN 2148,113093
#define  RCC_BDCR_LSEON 2152,113314
#define  RCC_BDCR_LSERDY 2153,113435
#define  RCC_BDCR_LSEBYP 2154,113555
#define  RCC_BDCR_RTCSEL 2156,113678
#define  RCC_BDCR_RTCSEL_0 2157,113808
#define  RCC_BDCR_RTCSEL_1 2158,113898
#define  RCC_BDCR_RTCSEL_NOCLOCK 2161,114017
#define  RCC_BDCR_RTCSEL_LSE 2162,114110
#define  RCC_BDCR_RTCSEL_LSI 2163,114233
#define  RCC_BDCR_RTCSEL_HSE 2164,114356
#define  RCC_BDCR_RTCEN 2166,114496
#define  RCC_BDCR_BDRST 2167,114597
#define  RCC_CSR_LSION 2170,114797
#define  RCC_CSR_LSIRDY 2171,114918
#define  RCC_CSR_RMVF 2172,115038
#define  RCC_CSR_PINRSTF 2173,115140
#define  RCC_CSR_PORRSTF 2174,115239
#define  RCC_CSR_SFTRSTF 2175,115342
#define  RCC_CSR_IWDGRSTF 2176,115446
#define  RCC_CSR_WWDGRSTF 2177,115562
#define  RCC_CSR_LPWRRSTF 2178,115673
 #define  RCC_AHBRSTR_OTGFSRST 2182,115883
 #define  RCC_AHBRSTR_ETHMACRST 2183,115985
 #define  RCC_CFGR2_PREDIV1 2187,116204
 #define  RCC_CFGR2_PREDIV1_0 2188,116306
 #define  RCC_CFGR2_PREDIV1_1 2189,116396
 #define  RCC_CFGR2_PREDIV1_2 2190,116486
 #define  RCC_CFGR2_PREDIV1_3 2191,116576
 #define  RCC_CFGR2_PREDIV1_DIV1 2193,116668
 #define  RCC_CFGR2_PREDIV1_DIV2 2194,116784
 #define  RCC_CFGR2_PREDIV1_DIV3 2195,116901
 #define  RCC_CFGR2_PREDIV1_DIV4 2196,117018
 #define  RCC_CFGR2_PREDIV1_DIV5 2197,117135
 #define  RCC_CFGR2_PREDIV1_DIV6 2198,117252
 #define  RCC_CFGR2_PREDIV1_DIV7 2199,117369
 #define  RCC_CFGR2_PREDIV1_DIV8 2200,117486
 #define  RCC_CFGR2_PREDIV1_DIV9 2201,117603
 #define  RCC_CFGR2_PREDIV1_DIV10 2202,117720
 #define  RCC_CFGR2_PREDIV1_DIV11 2203,117838
 #define  RCC_CFGR2_PREDIV1_DIV12 2204,117956
 #define  RCC_CFGR2_PREDIV1_DIV13 2205,118074
 #define  RCC_CFGR2_PREDIV1_DIV14 2206,118192
 #define  RCC_CFGR2_PREDIV1_DIV15 2207,118310
 #define  RCC_CFGR2_PREDIV1_DIV16 2208,118428
 #define  RCC_CFGR2_PREDIV2 2211,118579
 #define  RCC_CFGR2_PREDIV2_0 2212,118681
 #define  RCC_CFGR2_PREDIV2_1 2213,118771
 #define  RCC_CFGR2_PREDIV2_2 2214,118861
 #define  RCC_CFGR2_PREDIV2_3 2215,118951
 #define  RCC_CFGR2_PREDIV2_DIV1 2217,119043
 #define  RCC_CFGR2_PREDIV2_DIV2 2218,119159
 #define  RCC_CFGR2_PREDIV2_DIV3 2219,119276
 #define  RCC_CFGR2_PREDIV2_DIV4 2220,119393
 #define  RCC_CFGR2_PREDIV2_DIV5 2221,119510
 #define  RCC_CFGR2_PREDIV2_DIV6 2222,119627
 #define  RCC_CFGR2_PREDIV2_DIV7 2223,119744
 #define  RCC_CFGR2_PREDIV2_DIV8 2224,119861
 #define  RCC_CFGR2_PREDIV2_DIV9 2225,119978
 #define  RCC_CFGR2_PREDIV2_DIV10 2226,120095
 #define  RCC_CFGR2_PREDIV2_DIV11 2227,120213
 #define  RCC_CFGR2_PREDIV2_DIV12 2228,120331
 #define  RCC_CFGR2_PREDIV2_DIV13 2229,120449
 #define  RCC_CFGR2_PREDIV2_DIV14 2230,120567
 #define  RCC_CFGR2_PREDIV2_DIV15 2231,120685
 #define  RCC_CFGR2_PREDIV2_DIV16 2232,120803
 #define  RCC_CFGR2_PLL2MUL 2235,120954
 #define  RCC_CFGR2_PLL2MUL_0 2236,121056
 #define  RCC_CFGR2_PLL2MUL_1 2237,121146
 #define  RCC_CFGR2_PLL2MUL_2 2238,121236
 #define  RCC_CFGR2_PLL2MUL_3 2239,121326
 #define  RCC_CFGR2_PLL2MUL8 2241,121418
 #define  RCC_CFGR2_PLL2MUL9 2242,121523
 #define  RCC_CFGR2_PLL2MUL10 2243,121628
 #define  RCC_CFGR2_PLL2MUL11 2244,121734
 #define  RCC_CFGR2_PLL2MUL12 2245,121840
 #define  RCC_CFGR2_PLL2MUL13 2246,121946
 #define  RCC_CFGR2_PLL2MUL14 2247,122052
 #define  RCC_CFGR2_PLL2MUL16 2248,122158
 #define  RCC_CFGR2_PLL2MUL20 2249,122264
 #define  RCC_CFGR2_PLL3MUL 2252,122403
 #define  RCC_CFGR2_PLL3MUL_0 2253,122505
 #define  RCC_CFGR2_PLL3MUL_1 2254,122595
 #define  RCC_CFGR2_PLL3MUL_2 2255,122685
 #define  RCC_CFGR2_PLL3MUL_3 2256,122775
 #define  RCC_CFGR2_PLL3MUL8 2258,122867
 #define  RCC_CFGR2_PLL3MUL9 2259,122972
 #define  RCC_CFGR2_PLL3MUL10 2260,123077
 #define  RCC_CFGR2_PLL3MUL11 2261,123183
 #define  RCC_CFGR2_PLL3MUL12 2262,123289
 #define  RCC_CFGR2_PLL3MUL13 2263,123395
 #define  RCC_CFGR2_PLL3MUL14 2264,123501
 #define  RCC_CFGR2_PLL3MUL16 2265,123607
 #define  RCC_CFGR2_PLL3MUL20 2266,123713
 #define  RCC_CFGR2_PREDIV1SRC 2268,123821
 #define  RCC_CFGR2_PREDIV1SRC_PLL2 2269,123932
 #define  RCC_CFGR2_PREDIV1SRC_HSE 2270,124060
 #define  RCC_CFGR2_I2S2SRC 2271,124187
 #define  RCC_CFGR2_I2S3SRC 2272,124295
 #define  RCC_CFGR2_PREDIV1 2278,124628
 #define  RCC_CFGR2_PREDIV1_0 2279,124730
 #define  RCC_CFGR2_PREDIV1_1 2280,124820
 #define  RCC_CFGR2_PREDIV1_2 2281,124910
 #define  RCC_CFGR2_PREDIV1_3 2282,125000
 #define  RCC_CFGR2_PREDIV1_DIV1 2284,125092
 #define  RCC_CFGR2_PREDIV1_DIV2 2285,125208
 #define  RCC_CFGR2_PREDIV1_DIV3 2286,125325
 #define  RCC_CFGR2_PREDIV1_DIV4 2287,125442
 #define  RCC_CFGR2_PREDIV1_DIV5 2288,125559
 #define  RCC_CFGR2_PREDIV1_DIV6 2289,125676
 #define  RCC_CFGR2_PREDIV1_DIV7 2290,125793
 #define  RCC_CFGR2_PREDIV1_DIV8 2291,125910
 #define  RCC_CFGR2_PREDIV1_DIV9 2292,126027
 #define  RCC_CFGR2_PREDIV1_DIV10 2293,126144
 #define  RCC_CFGR2_PREDIV1_DIV11 2294,126262
 #define  RCC_CFGR2_PREDIV1_DIV12 2295,126380
 #define  RCC_CFGR2_PREDIV1_DIV13 2296,126498
 #define  RCC_CFGR2_PREDIV1_DIV14 2297,126616
 #define  RCC_CFGR2_PREDIV1_DIV15 2298,126734
 #define  RCC_CFGR2_PREDIV1_DIV16 2299,126852
#define  GPIO_CRL_MODE 2309,127475
#define  GPIO_CRL_MODE0 2311,127578
#define  GPIO_CRL_MODE0_0 2312,127704
#define  GPIO_CRL_MODE0_1 2313,127794
#define  GPIO_CRL_MODE1 2315,127886
#define  GPIO_CRL_MODE1_0 2316,128012
#define  GPIO_CRL_MODE1_1 2317,128102
#define  GPIO_CRL_MODE2 2319,128194
#define  GPIO_CRL_MODE2_0 2320,128320
#define  GPIO_CRL_MODE2_1 2321,128410
#define  GPIO_CRL_MODE3 2323,128502
#define  GPIO_CRL_MODE3_0 2324,128628
#define  GPIO_CRL_MODE3_1 2325,128718
#define  GPIO_CRL_MODE4 2327,128810
#define  GPIO_CRL_MODE4_0 2328,128936
#define  GPIO_CRL_MODE4_1 2329,129026
#define  GPIO_CRL_MODE5 2331,129118
#define  GPIO_CRL_MODE5_0 2332,129244
#define  GPIO_CRL_MODE5_1 2333,129334
#define  GPIO_CRL_MODE6 2335,129426
#define  GPIO_CRL_MODE6_0 2336,129552
#define  GPIO_CRL_MODE6_1 2337,129642
#define  GPIO_CRL_MODE7 2339,129734
#define  GPIO_CRL_MODE7_0 2340,129860
#define  GPIO_CRL_MODE7_1 2341,129950
#define  GPIO_CRL_CNF 2343,130042
#define  GPIO_CRL_CNF0 2345,130154
#define  GPIO_CRL_CNF0_0 2346,130288
#define  GPIO_CRL_CNF0_1 2347,130378
#define  GPIO_CRL_CNF1 2349,130470
#define  GPIO_CRL_CNF1_0 2350,130604
#define  GPIO_CRL_CNF1_1 2351,130694
#define  GPIO_CRL_CNF2 2353,130786
#define  GPIO_CRL_CNF2_0 2354,130920
#define  GPIO_CRL_CNF2_1 2355,131010
#define  GPIO_CRL_CNF3 2357,131102
#define  GPIO_CRL_CNF3_0 2358,131236
#define  GPIO_CRL_CNF3_1 2359,131326
#define  GPIO_CRL_CNF4 2361,131418
#define  GPIO_CRL_CNF4_0 2362,131552
#define  GPIO_CRL_CNF4_1 2363,131642
#define  GPIO_CRL_CNF5 2365,131734
#define  GPIO_CRL_CNF5_0 2366,131868
#define  GPIO_CRL_CNF5_1 2367,131958
#define  GPIO_CRL_CNF6 2369,132050
#define  GPIO_CRL_CNF6_0 2370,132184
#define  GPIO_CRL_CNF6_1 2371,132274
#define  GPIO_CRL_CNF7 2373,132366
#define  GPIO_CRL_CNF7_0 2374,132500
#define  GPIO_CRL_CNF7_1 2375,132590
#define  GPIO_CRH_MODE 2378,132764
#define  GPIO_CRH_MODE8 2380,132867
#define  GPIO_CRH_MODE8_0 2381,132993
#define  GPIO_CRH_MODE8_1 2382,133083
#define  GPIO_CRH_MODE9 2384,133175
#define  GPIO_CRH_MODE9_0 2385,133301
#define  GPIO_CRH_MODE9_1 2386,133391
#define  GPIO_CRH_MODE10 2388,133483
#define  GPIO_CRH_MODE10_0 2389,133611
#define  GPIO_CRH_MODE10_1 2390,133701
#define  GPIO_CRH_MODE11 2392,133793
#define  GPIO_CRH_MODE11_0 2393,133921
#define  GPIO_CRH_MODE11_1 2394,134011
#define  GPIO_CRH_MODE12 2396,134103
#define  GPIO_CRH_MODE12_0 2397,134231
#define  GPIO_CRH_MODE12_1 2398,134321
#define  GPIO_CRH_MODE13 2400,134413
#define  GPIO_CRH_MODE13_0 2401,134541
#define  GPIO_CRH_MODE13_1 2402,134631
#define  GPIO_CRH_MODE14 2404,134723
#define  GPIO_CRH_MODE14_0 2405,134851
#define  GPIO_CRH_MODE14_1 2406,134941
#define  GPIO_CRH_MODE15 2408,135033
#define  GPIO_CRH_MODE15_0 2409,135161
#define  GPIO_CRH_MODE15_1 2410,135251
#define  GPIO_CRH_CNF 2412,135343
#define  GPIO_CRH_CNF8 2414,135455
#define  GPIO_CRH_CNF8_0 2415,135589
#define  GPIO_CRH_CNF8_1 2416,135679
#define  GPIO_CRH_CNF9 2418,135771
#define  GPIO_CRH_CNF9_0 2419,135905
#define  GPIO_CRH_CNF9_1 2420,135995
#define  GPIO_CRH_CNF10 2422,136087
#define  GPIO_CRH_CNF10_0 2423,136223
#define  GPIO_CRH_CNF10_1 2424,136313
#define  GPIO_CRH_CNF11 2426,136405
#define  GPIO_CRH_CNF11_0 2427,136541
#define  GPIO_CRH_CNF11_1 2428,136631
#define  GPIO_CRH_CNF12 2430,136723
#define  GPIO_CRH_CNF12_0 2431,136859
#define  GPIO_CRH_CNF12_1 2432,136949
#define  GPIO_CRH_CNF13 2434,137041
#define  GPIO_CRH_CNF13_0 2435,137177
#define  GPIO_CRH_CNF13_1 2436,137267
#define  GPIO_CRH_CNF14 2438,137359
#define  GPIO_CRH_CNF14_0 2439,137495
#define  GPIO_CRH_CNF14_1 2440,137585
#define  GPIO_CRH_CNF15 2442,137677
#define  GPIO_CRH_CNF15_0 2443,137813
#define  GPIO_CRH_CNF15_1 2444,137903
#define GPIO_IDR_IDR0 2447,138079
#define GPIO_IDR_IDR1 2448,138186
#define GPIO_IDR_IDR2 2449,138293
#define GPIO_IDR_IDR3 2450,138400
#define GPIO_IDR_IDR4 2451,138507
#define GPIO_IDR_IDR5 2452,138614
#define GPIO_IDR_IDR6 2453,138721
#define GPIO_IDR_IDR7 2454,138828
#define GPIO_IDR_IDR8 2455,138935
#define GPIO_IDR_IDR9 2456,139042
#define GPIO_IDR_IDR10 2457,139149
#define GPIO_IDR_IDR11 2458,139257
#define GPIO_IDR_IDR12 2459,139365
#define GPIO_IDR_IDR13 2460,139473
#define GPIO_IDR_IDR14 2461,139581
#define GPIO_IDR_IDR15 2462,139689
#define GPIO_ODR_ODR0 2465,139881
#define GPIO_ODR_ODR1 2466,139989
#define GPIO_ODR_ODR2 2467,140097
#define GPIO_ODR_ODR3 2468,140205
#define GPIO_ODR_ODR4 2469,140313
#define GPIO_ODR_ODR5 2470,140421
#define GPIO_ODR_ODR6 2471,140529
#define GPIO_ODR_ODR7 2472,140637
#define GPIO_ODR_ODR8 2473,140745
#define GPIO_ODR_ODR9 2474,140853
#define GPIO_ODR_ODR10 2475,140961
#define GPIO_ODR_ODR11 2476,141070
#define GPIO_ODR_ODR12 2477,141179
#define GPIO_ODR_ODR13 2478,141288
#define GPIO_ODR_ODR14 2479,141397
#define GPIO_ODR_ODR15 2480,141506
#define GPIO_BSRR_BS0 2483,141699
#define GPIO_BSRR_BS1 2484,141800
#define GPIO_BSRR_BS2 2485,141901
#define GPIO_BSRR_BS3 2486,142002
#define GPIO_BSRR_BS4 2487,142103
#define GPIO_BSRR_BS5 2488,142204
#define GPIO_BSRR_BS6 2489,142305
#define GPIO_BSRR_BS7 2490,142406
#define GPIO_BSRR_BS8 2491,142507
#define GPIO_BSRR_BS9 2492,142608
#define GPIO_BSRR_BS10 2493,142709
#define GPIO_BSRR_BS11 2494,142811
#define GPIO_BSRR_BS12 2495,142913
#define GPIO_BSRR_BS13 2496,143015
#define GPIO_BSRR_BS14 2497,143117
#define GPIO_BSRR_BS15 2498,143219
#define GPIO_BSRR_BR0 2500,143323
#define GPIO_BSRR_BR1 2501,143426
#define GPIO_BSRR_BR2 2502,143529
#define GPIO_BSRR_BR3 2503,143632
#define GPIO_BSRR_BR4 2504,143735
#define GPIO_BSRR_BR5 2505,143838
#define GPIO_BSRR_BR6 2506,143941
#define GPIO_BSRR_BR7 2507,144044
#define GPIO_BSRR_BR8 2508,144147
#define GPIO_BSRR_BR9 2509,144250
#define GPIO_BSRR_BR10 2510,144353
#define GPIO_BSRR_BR11 2511,144457
#define GPIO_BSRR_BR12 2512,144561
#define GPIO_BSRR_BR13 2513,144665
#define GPIO_BSRR_BR14 2514,144769
#define GPIO_BSRR_BR15 2515,144873
#define GPIO_BRR_BR0 2518,145061
#define GPIO_BRR_BR1 2519,145164
#define GPIO_BRR_BR2 2520,145267
#define GPIO_BRR_BR3 2521,145370
#define GPIO_BRR_BR4 2522,145473
#define GPIO_BRR_BR5 2523,145576
#define GPIO_BRR_BR6 2524,145679
#define GPIO_BRR_BR7 2525,145782
#define GPIO_BRR_BR8 2526,145885
#define GPIO_BRR_BR9 2527,145988
#define GPIO_BRR_BR10 2528,146091
#define GPIO_BRR_BR11 2529,146195
#define GPIO_BRR_BR12 2530,146299
#define GPIO_BRR_BR13 2531,146403
#define GPIO_BRR_BR14 2532,146507
#define GPIO_BRR_BR15 2533,146611
#define GPIO_LCKR_LCK0 2536,146799
#define GPIO_LCKR_LCK1 2537,146901
#define GPIO_LCKR_LCK2 2538,147003
#define GPIO_LCKR_LCK3 2539,147105
#define GPIO_LCKR_LCK4 2540,147207
#define GPIO_LCKR_LCK5 2541,147309
#define GPIO_LCKR_LCK6 2542,147411
#define GPIO_LCKR_LCK7 2543,147513
#define GPIO_LCKR_LCK8 2544,147615
#define GPIO_LCKR_LCK9 2545,147717
#define GPIO_LCKR_LCK10 2546,147819
#define GPIO_LCKR_LCK11 2547,147922
#define GPIO_LCKR_LCK12 2548,148025
#define GPIO_LCKR_LCK13 2549,148128
#define GPIO_LCKR_LCK14 2550,148231
#define GPIO_LCKR_LCK15 2551,148334
#define GPIO_LCKR_LCKK 2552,148437
#define AFIO_EVCR_PIN 2557,148698
#define AFIO_EVCR_PIN_0 2558,148812
#define AFIO_EVCR_PIN_1 2559,148902
#define AFIO_EVCR_PIN_2 2560,148992
#define AFIO_EVCR_PIN_3 2561,149082
#define AFIO_EVCR_PIN_PX0 2564,149201
#define AFIO_EVCR_PIN_PX1 2565,149300
#define AFIO_EVCR_PIN_PX2 2566,149399
#define AFIO_EVCR_PIN_PX3 2567,149498
#define AFIO_EVCR_PIN_PX4 2568,149597
#define AFIO_EVCR_PIN_PX5 2569,149696
#define AFIO_EVCR_PIN_PX6 2570,149795
#define AFIO_EVCR_PIN_PX7 2571,149894
#define AFIO_EVCR_PIN_PX8 2572,149993
#define AFIO_EVCR_PIN_PX9 2573,150092
#define AFIO_EVCR_PIN_PX10 2574,150191
#define AFIO_EVCR_PIN_PX11 2575,150291
#define AFIO_EVCR_PIN_PX12 2576,150391
#define AFIO_EVCR_PIN_PX13 2577,150491
#define AFIO_EVCR_PIN_PX14 2578,150591
#define AFIO_EVCR_PIN_PX15 2579,150691
#define AFIO_EVCR_PORT 2581,150793
#define AFIO_EVCR_PORT_0 2582,150909
#define AFIO_EVCR_PORT_1 2583,150999
#define AFIO_EVCR_PORT_2 2584,151089
#define AFIO_EVCR_PORT_PA 2587,151209
#define AFIO_EVCR_PORT_PB 2588,151309
#define AFIO_EVCR_PORT_PC 2589,151409
#define AFIO_EVCR_PORT_PD 2590,151509
#define AFIO_EVCR_PORT_PE 2591,151609
#define AFIO_EVCR_EVOE 2593,151711
#define AFIO_MAPR_SPI1_REMAP 2596,151899
#define AFIO_MAPR_I2C1_REMAP 2597,151998
#define AFIO_MAPR_USART1_REMAP 2598,152097
#define AFIO_MAPR_USART2_REMAP 2599,152198
#define AFIO_MAPR_USART3_REMAP 2601,152301
#define AFIO_MAPR_USART3_REMAP_0 2602,152427
#define AFIO_MAPR_USART3_REMAP_1 2603,152517
#define AFIO_MAPR_USART3_REMAP_NOREMAP 2606,152643
#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP 2607,152784
#define AFIO_MAPR_USART3_REMAP_FULLREMAP 2608,152930
#define AFIO_MAPR_TIM1_REMAP 2610,153073
#define AFIO_MAPR_TIM1_REMAP_0 2611,153195
#define AFIO_MAPR_TIM1_REMAP_1 2612,153285
#define AFIO_MAPR_TIM1_REMAP_NOREMAP 2615,153411
#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP 2616,153597
#define AFIO_MAPR_TIM1_REMAP_FULLREMAP 2617,153784
#define AFIO_MAPR_TIM2_REMAP 2619,153973
#define AFIO_MAPR_TIM2_REMAP_0 2620,154095
#define AFIO_MAPR_TIM2_REMAP_1 2621,154185
#define AFIO_MAPR_TIM2_REMAP_NOREMAP 2624,154311
#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1 2625,154445
#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2 2626,154585
#define AFIO_MAPR_TIM2_REMAP_FULLREMAP 2627,154726
#define AFIO_MAPR_TIM3_REMAP 2629,154867
#define AFIO_MAPR_TIM3_REMAP_0 2630,154989
#define AFIO_MAPR_TIM3_REMAP_1 2631,155079
#define AFIO_MAPR_TIM3_REMAP_NOREMAP 2634,155205
#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP 2635,155335
#define AFIO_MAPR_TIM3_REMAP_FULLREMAP 2636,155470
#define AFIO_MAPR_TIM4_REMAP 2638,155604
#define AFIO_MAPR_CAN_REMAP 2640,155722
#define AFIO_MAPR_CAN_REMAP_0 2641,155861
#define AFIO_MAPR_CAN_REMAP_1 2642,155951
#define AFIO_MAPR_CAN_REMAP_REMAP1 2645,156076
#define AFIO_MAPR_CAN_REMAP_REMAP2 2646,156203
#define AFIO_MAPR_CAN_REMAP_REMAP3 2647,156328
#define AFIO_MAPR_PD01_REMAP 2649,156455
#define AFIO_MAPR_TIM5CH4_IREMAP 2650,156581
#define AFIO_MAPR_ADC1_ETRGINJ_REMAP 2651,156694
#define AFIO_MAPR_ADC1_ETRGREG_REMAP 2652,156831
#define AFIO_MAPR_ADC2_ETRGINJ_REMAP 2653,156967
#define AFIO_MAPR_ADC2_ETRGREG_REMAP 2654,157104
#define AFIO_MAPR_SWJ_CFG 2657,157273
#define AFIO_MAPR_SWJ_CFG_0 2658,157408
#define AFIO_MAPR_SWJ_CFG_1 2659,157498
#define AFIO_MAPR_SWJ_CFG_2 2660,157588
#define AFIO_MAPR_SWJ_CFG_RESET 2662,157680
#define AFIO_MAPR_SWJ_CFG_NOJNTRST 2663,157805
#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE 2664,157935
#define AFIO_MAPR_SWJ_CFG_DISABLE 2665,158054
 #define AFIO_MAPR_ETH_REMAP 2669,158230
 #define AFIO_MAPR_CAN2_REMAP 2672,158395
 #define AFIO_MAPR_MII_RMII_SEL 2675,158554
 #define AFIO_MAPR_SPI3_REMAP 2678,158725
 #define AFIO_MAPR_TIM2ITR1_IREMAP 2681,158883
 #define AFIO_MAPR_PTP_PPS_REMAP 2684,159063
#define AFIO_EXTICR1_EXTI0 2688,159287
#define AFIO_EXTICR1_EXTI1 2689,159392
#define AFIO_EXTICR1_EXTI2 2690,159497
#define AFIO_EXTICR1_EXTI3 2691,159602
#define AFIO_EXTICR1_EXTI0_PA 2694,159738
#define AFIO_EXTICR1_EXTI0_PB 2695,159832
#define AFIO_EXTICR1_EXTI0_PC 2696,159926
#define AFIO_EXTICR1_EXTI0_PD 2697,160020
#define AFIO_EXTICR1_EXTI0_PE 2698,160114
#define AFIO_EXTICR1_EXTI0_PF 2699,160208
#define AFIO_EXTICR1_EXTI0_PG 2700,160302
#define AFIO_EXTICR1_EXTI1_PA 2703,160427
#define AFIO_EXTICR1_EXTI1_PB 2704,160521
#define AFIO_EXTICR1_EXTI1_PC 2705,160615
#define AFIO_EXTICR1_EXTI1_PD 2706,160709
#define AFIO_EXTICR1_EXTI1_PE 2707,160803
#define AFIO_EXTICR1_EXTI1_PF 2708,160897
#define AFIO_EXTICR1_EXTI1_PG 2709,160991
#define AFIO_EXTICR1_EXTI2_PA 2712,161118
#define AFIO_EXTICR1_EXTI2_PB 2713,161212
#define AFIO_EXTICR1_EXTI2_PC 2714,161306
#define AFIO_EXTICR1_EXTI2_PD 2715,161400
#define AFIO_EXTICR1_EXTI2_PE 2716,161494
#define AFIO_EXTICR1_EXTI2_PF 2717,161588
#define AFIO_EXTICR1_EXTI2_PG 2718,161682
#define AFIO_EXTICR1_EXTI3_PA 2721,161807
#define AFIO_EXTICR1_EXTI3_PB 2722,161901
#define AFIO_EXTICR1_EXTI3_PC 2723,161995
#define AFIO_EXTICR1_EXTI3_PD 2724,162089
#define AFIO_EXTICR1_EXTI3_PE 2725,162183
#define AFIO_EXTICR1_EXTI3_PF 2726,162277
#define AFIO_EXTICR1_EXTI3_PG 2727,162371
#define AFIO_EXTICR2_EXTI4 2730,162549
#define AFIO_EXTICR2_EXTI5 2731,162654
#define AFIO_EXTICR2_EXTI6 2732,162759
#define AFIO_EXTICR2_EXTI7 2733,162864
#define AFIO_EXTICR2_EXTI4_PA 2736,163000
#define AFIO_EXTICR2_EXTI4_PB 2737,163094
#define AFIO_EXTICR2_EXTI4_PC 2738,163188
#define AFIO_EXTICR2_EXTI4_PD 2739,163282
#define AFIO_EXTICR2_EXTI4_PE 2740,163376
#define AFIO_EXTICR2_EXTI4_PF 2741,163470
#define AFIO_EXTICR2_EXTI4_PG 2742,163564
#define AFIO_EXTICR2_EXTI5_PA 2745,163687
#define AFIO_EXTICR2_EXTI5_PB 2746,163781
#define AFIO_EXTICR2_EXTI5_PC 2747,163875
#define AFIO_EXTICR2_EXTI5_PD 2748,163969
#define AFIO_EXTICR2_EXTI5_PE 2749,164063
#define AFIO_EXTICR2_EXTI5_PF 2750,164157
#define AFIO_EXTICR2_EXTI5_PG 2751,164251
#define AFIO_EXTICR2_EXTI6_PA 2754,164378
#define AFIO_EXTICR2_EXTI6_PB 2755,164472
#define AFIO_EXTICR2_EXTI6_PC 2756,164566
#define AFIO_EXTICR2_EXTI6_PD 2757,164660
#define AFIO_EXTICR2_EXTI6_PE 2758,164754
#define AFIO_EXTICR2_EXTI6_PF 2759,164848
#define AFIO_EXTICR2_EXTI6_PG 2760,164942
#define AFIO_EXTICR2_EXTI7_PA 2763,165067
#define AFIO_EXTICR2_EXTI7_PB 2764,165161
#define AFIO_EXTICR2_EXTI7_PC 2765,165255
#define AFIO_EXTICR2_EXTI7_PD 2766,165349
#define AFIO_EXTICR2_EXTI7_PE 2767,165443
#define AFIO_EXTICR2_EXTI7_PF 2768,165537
#define AFIO_EXTICR2_EXTI7_PG 2769,165631
#define AFIO_EXTICR3_EXTI8 2772,165809
#define AFIO_EXTICR3_EXTI9 2773,165914
#define AFIO_EXTICR3_EXTI10 2774,166019
#define AFIO_EXTICR3_EXTI11 2775,166125
#define AFIO_EXTICR3_EXTI8_PA 2778,166262
#define AFIO_EXTICR3_EXTI8_PB 2779,166356
#define AFIO_EXTICR3_EXTI8_PC 2780,166450
#define AFIO_EXTICR3_EXTI8_PD 2781,166544
#define AFIO_EXTICR3_EXTI8_PE 2782,166638
#define AFIO_EXTICR3_EXTI8_PF 2783,166732
#define AFIO_EXTICR3_EXTI8_PG 2784,166826
#define AFIO_EXTICR3_EXTI9_PA 2787,166951
#define AFIO_EXTICR3_EXTI9_PB 2788,167045
#define AFIO_EXTICR3_EXTI9_PC 2789,167139
#define AFIO_EXTICR3_EXTI9_PD 2790,167233
#define AFIO_EXTICR3_EXTI9_PE 2791,167327
#define AFIO_EXTICR3_EXTI9_PF 2792,167421
#define AFIO_EXTICR3_EXTI9_PG 2793,167515
#define AFIO_EXTICR3_EXTI10_PA 2796,167643
#define AFIO_EXTICR3_EXTI10_PB 2797,167738
#define AFIO_EXTICR3_EXTI10_PC 2798,167833
#define AFIO_EXTICR3_EXTI10_PD 2799,167928
#define AFIO_EXTICR3_EXTI10_PE 2800,168023
#define AFIO_EXTICR3_EXTI10_PF 2801,168118
#define AFIO_EXTICR3_EXTI10_PG 2802,168213
#define AFIO_EXTICR3_EXTI11_PA 2805,168340
#define AFIO_EXTICR3_EXTI11_PB 2806,168435
#define AFIO_EXTICR3_EXTI11_PC 2807,168530
#define AFIO_EXTICR3_EXTI11_PD 2808,168625
#define AFIO_EXTICR3_EXTI11_PE 2809,168720
#define AFIO_EXTICR3_EXTI11_PF 2810,168815
#define AFIO_EXTICR3_EXTI11_PG 2811,168910
#define AFIO_EXTICR4_EXTI12 2814,169089
#define AFIO_EXTICR4_EXTI13 2815,169195
#define AFIO_EXTICR4_EXTI14 2816,169301
#define AFIO_EXTICR4_EXTI15 2817,169407
#define AFIO_EXTICR4_EXTI12_PA 2820,169543
#define AFIO_EXTICR4_EXTI12_PB 2821,169638
#define AFIO_EXTICR4_EXTI12_PC 2822,169733
#define AFIO_EXTICR4_EXTI12_PD 2823,169828
#define AFIO_EXTICR4_EXTI12_PE 2824,169923
#define AFIO_EXTICR4_EXTI12_PF 2825,170018
#define AFIO_EXTICR4_EXTI12_PG 2826,170113
#define AFIO_EXTICR4_EXTI13_PA 2829,170238
#define AFIO_EXTICR4_EXTI13_PB 2830,170333
#define AFIO_EXTICR4_EXTI13_PC 2831,170428
#define AFIO_EXTICR4_EXTI13_PD 2832,170523
#define AFIO_EXTICR4_EXTI13_PE 2833,170618
#define AFIO_EXTICR4_EXTI13_PF 2834,170713
#define AFIO_EXTICR4_EXTI13_PG 2835,170808
#define AFIO_EXTICR4_EXTI14_PA 2838,170937
#define AFIO_EXTICR4_EXTI14_PB 2839,171032
#define AFIO_EXTICR4_EXTI14_PC 2840,171127
#define AFIO_EXTICR4_EXTI14_PD 2841,171222
#define AFIO_EXTICR4_EXTI14_PE 2842,171317
#define AFIO_EXTICR4_EXTI14_PF 2843,171412
#define AFIO_EXTICR4_EXTI14_PG 2844,171507
#define AFIO_EXTICR4_EXTI15_PA 2847,171634
#define AFIO_EXTICR4_EXTI15_PB 2848,171729
#define AFIO_EXTICR4_EXTI15_PC 2849,171824
#define AFIO_EXTICR4_EXTI15_PD 2850,171919
#define AFIO_EXTICR4_EXTI15_PE 2851,172014
#define AFIO_EXTICR4_EXTI15_PF 2852,172109
#define AFIO_EXTICR4_EXTI15_PG 2853,172204
#define AFIO_MAPR2_TIM15_REMAP 2857,172472
#define AFIO_MAPR2_TIM16_REMAP 2858,172572
#define AFIO_MAPR2_TIM17_REMAP 2859,172672
#define AFIO_MAPR2_CEC_REMAP 2860,172772
#define AFIO_MAPR2_TIM1_DMA_REMAP 2861,172870
#define AFIO_MAPR2_TIM13_REMAP 2865,173007
#define AFIO_MAPR2_TIM14_REMAP 2866,173107
#define AFIO_MAPR2_FSMC_NADV_REMAP 2867,173207
#define AFIO_MAPR2_TIM67_DAC_DMA_REMAP 2868,173311
#define AFIO_MAPR2_TIM12_REMAP 2869,173427
#define AFIO_MAPR2_MISC_REMAP 2870,173527
#define AFIO_MAPR2_TIM9_REMAP 2875,173749
#define AFIO_MAPR2_TIM10_REMAP 2876,173848
#define AFIO_MAPR2_TIM11_REMAP 2877,173948
#define AFIO_MAPR2_TIM13_REMAP 2878,174048
#define AFIO_MAPR2_TIM14_REMAP 2879,174148
#define AFIO_MAPR2_FSMC_NADV_REMAP 2880,174248
#define  SysTick_CTRL_ENABLE 2890,174856
#define  SysTick_CTRL_TICKINT 2891,174955
#define  SysTick_CTRL_CLKSOURCE 2892,175084
#define  SysTick_CTRL_COUNTFLAG 2893,175181
#define  SysTick_LOAD_RELOAD 2896,175360
#define  SysTick_VAL_CURRENT 2899,175609
#define  SysTick_CALIB_TENMS 2902,175828
#define  SysTick_CALIB_SKEW 2903,175948
#define  SysTick_CALIB_NOREF 2904,176071
#define  NVIC_ISER_SETENA 2913,176687
#define  NVIC_ISER_SETENA_0 2914,176797
#define  NVIC_ISER_SETENA_1 2915,176887
#define  NVIC_ISER_SETENA_2 2916,176977
#define  NVIC_ISER_SETENA_3 2917,177067
#define  NVIC_ISER_SETENA_4 2918,177157
#define  NVIC_ISER_SETENA_5 2919,177247
#define  NVIC_ISER_SETENA_6 2920,177337
#define  NVIC_ISER_SETENA_7 2921,177427
#define  NVIC_ISER_SETENA_8 2922,177517
#define  NVIC_ISER_SETENA_9 2923,177607
#define  NVIC_ISER_SETENA_10 2924,177697
#define  NVIC_ISER_SETENA_11 2925,177788
#define  NVIC_ISER_SETENA_12 2926,177879
#define  NVIC_ISER_SETENA_13 2927,177970
#define  NVIC_ISER_SETENA_14 2928,178061
#define  NVIC_ISER_SETENA_15 2929,178152
#define  NVIC_ISER_SETENA_16 2930,178243
#define  NVIC_ISER_SETENA_17 2931,178334
#define  NVIC_ISER_SETENA_18 2932,178425
#define  NVIC_ISER_SETENA_19 2933,178516
#define  NVIC_ISER_SETENA_20 2934,178607
#define  NVIC_ISER_SETENA_21 2935,178698
#define  NVIC_ISER_SETENA_22 2936,178789
#define  NVIC_ISER_SETENA_23 2937,178880
#define  NVIC_ISER_SETENA_24 2938,178971
#define  NVIC_ISER_SETENA_25 2939,179062
#define  NVIC_ISER_SETENA_26 2940,179153
#define  NVIC_ISER_SETENA_27 2941,179244
#define  NVIC_ISER_SETENA_28 2942,179335
#define  NVIC_ISER_SETENA_29 2943,179426
#define  NVIC_ISER_SETENA_30 2944,179517
#define  NVIC_ISER_SETENA_31 2945,179608
#define  NVIC_ICER_CLRENA 2948,179783
#define  NVIC_ICER_CLRENA_0 2949,179894
#define  NVIC_ICER_CLRENA_1 2950,179984
#define  NVIC_ICER_CLRENA_2 2951,180074
#define  NVIC_ICER_CLRENA_3 2952,180164
#define  NVIC_ICER_CLRENA_4 2953,180254
#define  NVIC_ICER_CLRENA_5 2954,180344
#define  NVIC_ICER_CLRENA_6 2955,180434
#define  NVIC_ICER_CLRENA_7 2956,180524
#define  NVIC_ICER_CLRENA_8 2957,180614
#define  NVIC_ICER_CLRENA_9 2958,180704
#define  NVIC_ICER_CLRENA_10 2959,180794
#define  NVIC_ICER_CLRENA_11 2960,180885
#define  NVIC_ICER_CLRENA_12 2961,180976
#define  NVIC_ICER_CLRENA_13 2962,181067
#define  NVIC_ICER_CLRENA_14 2963,181158
#define  NVIC_ICER_CLRENA_15 2964,181249
#define  NVIC_ICER_CLRENA_16 2965,181340
#define  NVIC_ICER_CLRENA_17 2966,181431
#define  NVIC_ICER_CLRENA_18 2967,181522
#define  NVIC_ICER_CLRENA_19 2968,181613
#define  NVIC_ICER_CLRENA_20 2969,181704
#define  NVIC_ICER_CLRENA_21 2970,181795
#define  NVIC_ICER_CLRENA_22 2971,181886
#define  NVIC_ICER_CLRENA_23 2972,181977
#define  NVIC_ICER_CLRENA_24 2973,182068
#define  NVIC_ICER_CLRENA_25 2974,182159
#define  NVIC_ICER_CLRENA_26 2975,182250
#define  NVIC_ICER_CLRENA_27 2976,182341
#define  NVIC_ICER_CLRENA_28 2977,182432
#define  NVIC_ICER_CLRENA_29 2978,182523
#define  NVIC_ICER_CLRENA_30 2979,182614
#define  NVIC_ICER_CLRENA_31 2980,182705
#define  NVIC_ISPR_SETPEND 2983,182880
#define  NVIC_ISPR_SETPEND_0 2984,182991
#define  NVIC_ISPR_SETPEND_1 2985,183081
#define  NVIC_ISPR_SETPEND_2 2986,183171
#define  NVIC_ISPR_SETPEND_3 2987,183261
#define  NVIC_ISPR_SETPEND_4 2988,183351
#define  NVIC_ISPR_SETPEND_5 2989,183441
#define  NVIC_ISPR_SETPEND_6 2990,183531
#define  NVIC_ISPR_SETPEND_7 2991,183621
#define  NVIC_ISPR_SETPEND_8 2992,183711
#define  NVIC_ISPR_SETPEND_9 2993,183801
#define  NVIC_ISPR_SETPEND_10 2994,183891
#define  NVIC_ISPR_SETPEND_11 2995,183982
#define  NVIC_ISPR_SETPEND_12 2996,184073
#define  NVIC_ISPR_SETPEND_13 2997,184164
#define  NVIC_ISPR_SETPEND_14 2998,184255
#define  NVIC_ISPR_SETPEND_15 2999,184346
#define  NVIC_ISPR_SETPEND_16 3000,184437
#define  NVIC_ISPR_SETPEND_17 3001,184528
#define  NVIC_ISPR_SETPEND_18 3002,184619
#define  NVIC_ISPR_SETPEND_19 3003,184710
#define  NVIC_ISPR_SETPEND_20 3004,184801
#define  NVIC_ISPR_SETPEND_21 3005,184892
#define  NVIC_ISPR_SETPEND_22 3006,184983
#define  NVIC_ISPR_SETPEND_23 3007,185074
#define  NVIC_ISPR_SETPEND_24 3008,185165
#define  NVIC_ISPR_SETPEND_25 3009,185256
#define  NVIC_ISPR_SETPEND_26 3010,185347
#define  NVIC_ISPR_SETPEND_27 3011,185438
#define  NVIC_ISPR_SETPEND_28 3012,185529
#define  NVIC_ISPR_SETPEND_29 3013,185620
#define  NVIC_ISPR_SETPEND_30 3014,185711
#define  NVIC_ISPR_SETPEND_31 3015,185802
#define  NVIC_ICPR_CLRPEND 3018,185977
#define  NVIC_ICPR_CLRPEND_0 3019,186090
#define  NVIC_ICPR_CLRPEND_1 3020,186180
#define  NVIC_ICPR_CLRPEND_2 3021,186270
#define  NVIC_ICPR_CLRPEND_3 3022,186360
#define  NVIC_ICPR_CLRPEND_4 3023,186450
#define  NVIC_ICPR_CLRPEND_5 3024,186540
#define  NVIC_ICPR_CLRPEND_6 3025,186630
#define  NVIC_ICPR_CLRPEND_7 3026,186720
#define  NVIC_ICPR_CLRPEND_8 3027,186810
#define  NVIC_ICPR_CLRPEND_9 3028,186900
#define  NVIC_ICPR_CLRPEND_10 3029,186990
#define  NVIC_ICPR_CLRPEND_11 3030,187081
#define  NVIC_ICPR_CLRPEND_12 3031,187172
#define  NVIC_ICPR_CLRPEND_13 3032,187263
#define  NVIC_ICPR_CLRPEND_14 3033,187354
#define  NVIC_ICPR_CLRPEND_15 3034,187445
#define  NVIC_ICPR_CLRPEND_16 3035,187536
#define  NVIC_ICPR_CLRPEND_17 3036,187627
#define  NVIC_ICPR_CLRPEND_18 3037,187718
#define  NVIC_ICPR_CLRPEND_19 3038,187809
#define  NVIC_ICPR_CLRPEND_20 3039,187900
#define  NVIC_ICPR_CLRPEND_21 3040,187991
#define  NVIC_ICPR_CLRPEND_22 3041,188082
#define  NVIC_ICPR_CLRPEND_23 3042,188173
#define  NVIC_ICPR_CLRPEND_24 3043,188264
#define  NVIC_ICPR_CLRPEND_25 3044,188355
#define  NVIC_ICPR_CLRPEND_26 3045,188446
#define  NVIC_ICPR_CLRPEND_27 3046,188537
#define  NVIC_ICPR_CLRPEND_28 3047,188628
#define  NVIC_ICPR_CLRPEND_29 3048,188719
#define  NVIC_ICPR_CLRPEND_30 3049,188810
#define  NVIC_ICPR_CLRPEND_31 3050,188901
#define  NVIC_IABR_ACTIVE 3053,189076
#define  NVIC_IABR_ACTIVE_0 3054,189183
#define  NVIC_IABR_ACTIVE_1 3055,189273
#define  NVIC_IABR_ACTIVE_2 3056,189363
#define  NVIC_IABR_ACTIVE_3 3057,189453
#define  NVIC_IABR_ACTIVE_4 3058,189543
#define  NVIC_IABR_ACTIVE_5 3059,189633
#define  NVIC_IABR_ACTIVE_6 3060,189723
#define  NVIC_IABR_ACTIVE_7 3061,189813
#define  NVIC_IABR_ACTIVE_8 3062,189903
#define  NVIC_IABR_ACTIVE_9 3063,189993
#define  NVIC_IABR_ACTIVE_10 3064,190083
#define  NVIC_IABR_ACTIVE_11 3065,190174
#define  NVIC_IABR_ACTIVE_12 3066,190265
#define  NVIC_IABR_ACTIVE_13 3067,190356
#define  NVIC_IABR_ACTIVE_14 3068,190447
#define  NVIC_IABR_ACTIVE_15 3069,190538
#define  NVIC_IABR_ACTIVE_16 3070,190629
#define  NVIC_IABR_ACTIVE_17 3071,190720
#define  NVIC_IABR_ACTIVE_18 3072,190811
#define  NVIC_IABR_ACTIVE_19 3073,190902
#define  NVIC_IABR_ACTIVE_20 3074,190993
#define  NVIC_IABR_ACTIVE_21 3075,191084
#define  NVIC_IABR_ACTIVE_22 3076,191175
#define  NVIC_IABR_ACTIVE_23 3077,191266
#define  NVIC_IABR_ACTIVE_24 3078,191357
#define  NVIC_IABR_ACTIVE_25 3079,191448
#define  NVIC_IABR_ACTIVE_26 3080,191539
#define  NVIC_IABR_ACTIVE_27 3081,191630
#define  NVIC_IABR_ACTIVE_28 3082,191721
#define  NVIC_IABR_ACTIVE_29 3083,191812
#define  NVIC_IABR_ACTIVE_30 3084,191903
#define  NVIC_IABR_ACTIVE_31 3085,191994
#define  NVIC_IPR0_PRI_0 3088,192169
#define  NVIC_IPR0_PRI_1 3089,192277
#define  NVIC_IPR0_PRI_2 3090,192385
#define  NVIC_IPR0_PRI_3 3091,192493
#define  NVIC_IPR1_PRI_4 3094,192685
#define  NVIC_IPR1_PRI_5 3095,192793
#define  NVIC_IPR1_PRI_6 3096,192901
#define  NVIC_IPR1_PRI_7 3097,193009
#define  NVIC_IPR2_PRI_8 3100,193201
#define  NVIC_IPR2_PRI_9 3101,193309
#define  NVIC_IPR2_PRI_10 3102,193417
#define  NVIC_IPR2_PRI_11 3103,193526
#define  NVIC_IPR3_PRI_12 3106,193719
#define  NVIC_IPR3_PRI_13 3107,193828
#define  NVIC_IPR3_PRI_14 3108,193937
#define  NVIC_IPR3_PRI_15 3109,194046
#define  NVIC_IPR4_PRI_16 3112,194239
#define  NVIC_IPR4_PRI_17 3113,194348
#define  NVIC_IPR4_PRI_18 3114,194457
#define  NVIC_IPR4_PRI_19 3115,194566
#define  NVIC_IPR5_PRI_20 3118,194759
#define  NVIC_IPR5_PRI_21 3119,194868
#define  NVIC_IPR5_PRI_22 3120,194977
#define  NVIC_IPR5_PRI_23 3121,195086
#define  NVIC_IPR6_PRI_24 3124,195279
#define  NVIC_IPR6_PRI_25 3125,195388
#define  NVIC_IPR6_PRI_26 3126,195497
#define  NVIC_IPR6_PRI_27 3127,195606
#define  NVIC_IPR7_PRI_28 3130,195799
#define  NVIC_IPR7_PRI_29 3131,195908
#define  NVIC_IPR7_PRI_30 3132,196017
#define  NVIC_IPR7_PRI_31 3133,196126
#define  SCB_CPUID_REVISION 3136,196319
#define  SCB_CPUID_PARTNO 3137,196442
#define  SCB_CPUID_Constant 3138,196560
#define  SCB_CPUID_VARIANT 3139,196658
#define  SCB_CPUID_IMPLEMENTER 3140,196780
#define  SCB_ICSR_VECTACTIVE 3143,196978
#define  SCB_ICSR_RETTOBASE 3144,197086
#define  SCB_ICSR_VECTPENDING 3145,197246
#define  SCB_ICSR_ISRPENDING 3146,197355
#define  SCB_ICSR_ISRPREEMPT 3147,197462
#define  SCB_ICSR_PENDSTCLR 3148,197625
#define  SCB_ICSR_PENDSTSET 3149,197735
#define  SCB_ICSR_PENDSVCLR 3150,197843
#define  SCB_ICSR_PENDSVSET 3151,197952
#define  SCB_ICSR_NMIPENDSET 3152,198059
#define  SCB_VTOR_TBLOFF 3155,198247
#define  SCB_VTOR_TBLBASE 3156,198362
#define  SCB_AIRCR_VECTRESET 3159,198564
#define  SCB_AIRCR_VECTCLRACTIVE 3160,198665
#define  SCB_AIRCR_SYSRESETREQ 3161,198773
#define  SCB_AIRCR_PRIGROUP 3163,198907
#define  SCB_AIRCR_PRIGROUP_0 3164,199027
#define  SCB_AIRCR_PRIGROUP_1 3165,199117
#define  SCB_AIRCR_PRIGROUP_2 3166,199207
#define  SCB_AIRCR_PRIGROUP0 3169,199335
#define  SCB_AIRCR_PRIGROUP1 3170,199491
#define  SCB_AIRCR_PRIGROUP2 3171,199648
#define  SCB_AIRCR_PRIGROUP3 3172,199805
#define  SCB_AIRCR_PRIGROUP4 3173,199962
#define  SCB_AIRCR_PRIGROUP5 3174,200119
#define  SCB_AIRCR_PRIGROUP6 3175,200276
#define  SCB_AIRCR_PRIGROUP7 3176,200432
#define  SCB_AIRCR_ENDIANESS 3178,200584
#define  SCB_AIRCR_VECTKEY 3179,200688
#define  SCB_SCR_SLEEPONEXIT 3182,200911
#define  SCB_SCR_SLEEPDEEP 3183,201013
#define  SCB_SCR_SEVONPEND 3184,201112
#define  SCB_CCR_NONBASETHRDENA 3187,201297
#define  SCB_CCR_USERSETMPEND 3188,201466
#define  SCB_CCR_UNALIGN_TRP 3189,201652
#define  SCB_CCR_DIV_0_TRP 3190,201762
#define  SCB_CCR_BFHFNMIGN 3191,201866
#define  SCB_CCR_STKALIGN 3192,201989
#define  SCB_SHPR_PRI_N 3195,202245
#define  SCB_SHPR_PRI_N1 3196,202408
#define  SCB_SHPR_PRI_N2 3197,202565
#define  SCB_SHPR_PRI_N3 3198,202723
#define  SCB_SHCSR_MEMFAULTACT 3201,202961
#define  SCB_SHCSR_BUSFAULTACT 3202,203065
#define  SCB_SHCSR_USGFAULTACT 3203,203168
#define  SCB_SHCSR_SVCALLACT 3204,203273
#define  SCB_SHCSR_MONITORACT 3205,203374
#define  SCB_SHCSR_PENDSVACT 3206,203476
#define  SCB_SHCSR_SYSTICKACT 3207,203577
#define  SCB_SHCSR_USGFAULTPENDED 3208,203679
#define  SCB_SHCSR_MEMFAULTPENDED 3209,203785
#define  SCB_SHCSR_BUSFAULTPENDED 3210,203889
#define  SCB_SHCSR_SVCALLPENDED 3211,203993
#define  SCB_SHCSR_MEMFAULTENA 3212,204094
#define  SCB_SHCSR_BUSFAULTENA 3213,204195
#define  SCB_SHCSR_USGFAULTENA 3214,204296
#define  SCB_CFSR_IACCVIOL 3218,204496
#define  SCB_CFSR_DACCVIOL 3219,204609
#define  SCB_CFSR_MUNSTKERR 3220,204715
#define  SCB_CFSR_MSTKERR 3221,204816
#define  SCB_CFSR_MMARVALID 3222,204915
#define  SCB_CFSR_IBUSERR 3224,205063
#define  SCB_CFSR_PRECISERR 3225,205174
#define  SCB_CFSR_IMPRECISERR 3226,205281
#define  SCB_CFSR_UNSTKERR 3227,205390
#define  SCB_CFSR_STKERR 3228,205491
#define  SCB_CFSR_BFARVALID 3229,205590
#define  SCB_CFSR_UNDEFINSTR 3231,205734
#define  SCB_CFSR_INVSTATE 3232,205876
#define  SCB_CFSR_INVPC 3233,206004
#define  SCB_CFSR_NOCP 3234,206133
#define  SCB_CFSR_UNALIGNED 3235,206258
#define  SCB_CFSR_DIVBYZERO 3236,206415
#define  SCB_HFSR_VECTTBL 3239,206653
#define  SCB_HFSR_FORCED 3240,206803
#define  SCB_HFSR_DEBUGEVT 3241,206967
#define  SCB_DFSR_HALTED 3244,207158
#define  SCB_DFSR_BKPT 3245,207260
#define  SCB_DFSR_DWTTRAP 3246,207354
#define  SCB_DFSR_VCATCH 3247,207475
#define  SCB_DFSR_EXTERNAL 3248,207577
#define  SCB_MMFAR_ADDRESS 3251,207773
#define  SCB_BFAR_ADDRESS 3254,207972
#define  SCB_AFSR_IMPDEF 3257,208164
#define  EXTI_IMR_MR0 3266,208767
#define  EXTI_IMR_MR1 3267,208876
#define  EXTI_IMR_MR2 3268,208985
#define  EXTI_IMR_MR3 3269,209094
#define  EXTI_IMR_MR4 3270,209203
#define  EXTI_IMR_MR5 3271,209312
#define  EXTI_IMR_MR6 3272,209421
#define  EXTI_IMR_MR7 3273,209530
#define  EXTI_IMR_MR8 3274,209639
#define  EXTI_IMR_MR9 3275,209748
#define  EXTI_IMR_MR10 3276,209857
#define  EXTI_IMR_MR11 3277,209967
#define  EXTI_IMR_MR12 3278,210077
#define  EXTI_IMR_MR13 3279,210187
#define  EXTI_IMR_MR14 3280,210297
#define  EXTI_IMR_MR15 3281,210407
#define  EXTI_IMR_MR16 3282,210517
#define  EXTI_IMR_MR17 3283,210627
#define  EXTI_IMR_MR18 3284,210737
#define  EXTI_IMR_MR19 3285,210847
#define  EXTI_EMR_MR0 3288,211041
#define  EXTI_EMR_MR1 3289,211146
#define  EXTI_EMR_MR2 3290,211251
#define  EXTI_EMR_MR3 3291,211356
#define  EXTI_EMR_MR4 3292,211461
#define  EXTI_EMR_MR5 3293,211566
#define  EXTI_EMR_MR6 3294,211671
#define  EXTI_EMR_MR7 3295,211776
#define  EXTI_EMR_MR8 3296,211881
#define  EXTI_EMR_MR9 3297,211986
#define  EXTI_EMR_MR10 3298,212091
#define  EXTI_EMR_MR11 3299,212197
#define  EXTI_EMR_MR12 3300,212303
#define  EXTI_EMR_MR13 3301,212409
#define  EXTI_EMR_MR14 3302,212515
#define  EXTI_EMR_MR15 3303,212621
#define  EXTI_EMR_MR16 3304,212727
#define  EXTI_EMR_MR17 3305,212833
#define  EXTI_EMR_MR18 3306,212939
#define  EXTI_EMR_MR19 3307,213045
#define  EXTI_RTSR_TR0 3310,213235
#define  EXTI_RTSR_TR1 3311,213368
#define  EXTI_RTSR_TR2 3312,213501
#define  EXTI_RTSR_TR3 3313,213634
#define  EXTI_RTSR_TR4 3314,213767
#define  EXTI_RTSR_TR5 3315,213900
#define  EXTI_RTSR_TR6 3316,214033
#define  EXTI_RTSR_TR7 3317,214166
#define  EXTI_RTSR_TR8 3318,214299
#define  EXTI_RTSR_TR9 3319,214432
#define  EXTI_RTSR_TR10 3320,214565
#define  EXTI_RTSR_TR11 3321,214699
#define  EXTI_RTSR_TR12 3322,214833
#define  EXTI_RTSR_TR13 3323,214967
#define  EXTI_RTSR_TR14 3324,215101
#define  EXTI_RTSR_TR15 3325,215235
#define  EXTI_RTSR_TR16 3326,215369
#define  EXTI_RTSR_TR17 3327,215503
#define  EXTI_RTSR_TR18 3328,215637
#define  EXTI_RTSR_TR19 3329,215771
#define  EXTI_FTSR_TR0 3332,215989
#define  EXTI_FTSR_TR1 3333,216123
#define  EXTI_FTSR_TR2 3334,216257
#define  EXTI_FTSR_TR3 3335,216391
#define  EXTI_FTSR_TR4 3336,216525
#define  EXTI_FTSR_TR5 3337,216659
#define  EXTI_FTSR_TR6 3338,216793
#define  EXTI_FTSR_TR7 3339,216927
#define  EXTI_FTSR_TR8 3340,217061
#define  EXTI_FTSR_TR9 3341,217195
#define  EXTI_FTSR_TR10 3342,217329
#define  EXTI_FTSR_TR11 3343,217464
#define  EXTI_FTSR_TR12 3344,217599
#define  EXTI_FTSR_TR13 3345,217734
#define  EXTI_FTSR_TR14 3346,217869
#define  EXTI_FTSR_TR15 3347,218004
#define  EXTI_FTSR_TR16 3348,218139
#define  EXTI_FTSR_TR17 3349,218274
#define  EXTI_FTSR_TR18 3350,218409
#define  EXTI_FTSR_TR19 3351,218544
#define  EXTI_SWIER_SWIER0 3354,218763
#define  EXTI_SWIER_SWIER1 3355,218876
#define  EXTI_SWIER_SWIER2 3356,218989
#define  EXTI_SWIER_SWIER3 3357,219102
#define  EXTI_SWIER_SWIER4 3358,219215
#define  EXTI_SWIER_SWIER5 3359,219328
#define  EXTI_SWIER_SWIER6 3360,219441
#define  EXTI_SWIER_SWIER7 3361,219554
#define  EXTI_SWIER_SWIER8 3362,219667
#define  EXTI_SWIER_SWIER9 3363,219780
#define  EXTI_SWIER_SWIER10 3364,219893
#define  EXTI_SWIER_SWIER11 3365,220007
#define  EXTI_SWIER_SWIER12 3366,220121
#define  EXTI_SWIER_SWIER13 3367,220235
#define  EXTI_SWIER_SWIER14 3368,220349
#define  EXTI_SWIER_SWIER15 3369,220463
#define  EXTI_SWIER_SWIER16 3370,220577
#define  EXTI_SWIER_SWIER17 3371,220691
#define  EXTI_SWIER_SWIER18 3372,220805
#define  EXTI_SWIER_SWIER19 3373,220919
#define  EXTI_PR_PR0 3376,221117
#define  EXTI_PR_PR1 3377,221224
#define  EXTI_PR_PR2 3378,221331
#define  EXTI_PR_PR3 3379,221438
#define  EXTI_PR_PR4 3380,221545
#define  EXTI_PR_PR5 3381,221652
#define  EXTI_PR_PR6 3382,221759
#define  EXTI_PR_PR7 3383,221866
#define  EXTI_PR_PR8 3384,221973
#define  EXTI_PR_PR9 3385,222080
#define  EXTI_PR_PR10 3386,222187
#define  EXTI_PR_PR11 3387,222295
#define  EXTI_PR_PR12 3388,222403
#define  EXTI_PR_PR13 3389,222511
#define  EXTI_PR_PR14 3390,222619
#define  EXTI_PR_PR15 3391,222727
#define  EXTI_PR_PR16 3392,222835
#define  EXTI_PR_PR17 3393,222943
#define  EXTI_PR_PR18 3394,223051
#define  EXTI_PR_PR19 3395,223159
#define  DMA_ISR_GIF1 3404,223763
#define  DMA_ISR_TCIF1 3405,223879
#define  DMA_ISR_HTIF1 3406,223996
#define  DMA_ISR_TEIF1 3407,224109
#define  DMA_ISR_GIF2 3408,224223
#define  DMA_ISR_TCIF2 3409,224339
#define  DMA_ISR_HTIF2 3410,224456
#define  DMA_ISR_TEIF2 3411,224569
#define  DMA_ISR_GIF3 3412,224683
#define  DMA_ISR_TCIF3 3413,224799
#define  DMA_ISR_HTIF3 3414,224916
#define  DMA_ISR_TEIF3 3415,225029
#define  DMA_ISR_GIF4 3416,225143
#define  DMA_ISR_TCIF4 3417,225259
#define  DMA_ISR_HTIF4 3418,225376
#define  DMA_ISR_TEIF4 3419,225489
#define  DMA_ISR_GIF5 3420,225603
#define  DMA_ISR_TCIF5 3421,225719
#define  DMA_ISR_HTIF5 3422,225836
#define  DMA_ISR_TEIF5 3423,225949
#define  DMA_ISR_GIF6 3424,226063
#define  DMA_ISR_TCIF6 3425,226179
#define  DMA_ISR_HTIF6 3426,226296
#define  DMA_ISR_TEIF6 3427,226409
#define  DMA_ISR_GIF7 3428,226523
#define  DMA_ISR_TCIF7 3429,226639
#define  DMA_ISR_HTIF7 3430,226756
#define  DMA_ISR_TEIF7 3431,226869
#define  DMA_IFCR_CGIF1 3434,227067
#define  DMA_IFCR_CTCIF1 3435,227184
#define  DMA_IFCR_CHTIF1 3436,227302
#define  DMA_IFCR_CTEIF1 3437,227416
#define  DMA_IFCR_CGIF2 3438,227531
#define  DMA_IFCR_CTCIF2 3439,227648
#define  DMA_IFCR_CHTIF2 3440,227766
#define  DMA_IFCR_CTEIF2 3441,227880
#define  DMA_IFCR_CGIF3 3442,227995
#define  DMA_IFCR_CTCIF3 3443,228112
#define  DMA_IFCR_CHTIF3 3444,228230
#define  DMA_IFCR_CTEIF3 3445,228344
#define  DMA_IFCR_CGIF4 3446,228459
#define  DMA_IFCR_CTCIF4 3447,228576
#define  DMA_IFCR_CHTIF4 3448,228694
#define  DMA_IFCR_CTEIF4 3449,228808
#define  DMA_IFCR_CGIF5 3450,228923
#define  DMA_IFCR_CTCIF5 3451,229040
#define  DMA_IFCR_CHTIF5 3452,229158
#define  DMA_IFCR_CTEIF5 3453,229272
#define  DMA_IFCR_CGIF6 3454,229387
#define  DMA_IFCR_CTCIF6 3455,229504
#define  DMA_IFCR_CHTIF6 3456,229622
#define  DMA_IFCR_CTEIF6 3457,229736
#define  DMA_IFCR_CGIF7 3458,229851
#define  DMA_IFCR_CTCIF7 3459,229968
#define  DMA_IFCR_CHTIF7 3460,230086
#define  DMA_IFCR_CTEIF7 3461,230200
#define  DMA_CCR1_EN 3464,230399
#define  DMA_CCR1_TCIE 3465,230497
#define  DMA_CCR1_HTIE 3466,230616
#define  DMA_CCR1_TEIE 3467,230731
#define  DMA_CCR1_DIR 3468,230847
#define  DMA_CCR1_CIRC 3469,230955
#define  DMA_CCR1_PINC 3470,231053
#define  DMA_CCR1_MINC 3471,231163
#define  DMA_CCR1_PSIZE 3473,231271
#define  DMA_CCR1_PSIZE_0 3474,231389
#define  DMA_CCR1_PSIZE_1 3475,231479
#define  DMA_CCR1_MSIZE 3477,231571
#define  DMA_CCR1_MSIZE_0 3478,231685
#define  DMA_CCR1_MSIZE_1 3479,231775
#define  DMA_CCR1_PL 3481,231867
#define  DMA_CCR1_PL_0 3482,231988
#define  DMA_CCR1_PL_1 3483,232078
#define  DMA_CCR1_MEM2MEM 3485,232170
#define  DMA_CCR2_EN 3488,232360
#define  DMA_CCR2_TCIE 3489,232459
#define  DMA_CCR2_HTIE 3490,232578
#define  DMA_CCR2_TEIE 3491,232693
#define  DMA_CCR2_DIR 3492,232809
#define  DMA_CCR2_CIRC 3493,232917
#define  DMA_CCR2_PINC 3494,233015
#define  DMA_CCR2_MINC 3495,233125
#define  DMA_CCR2_PSIZE 3497,233233
#define  DMA_CCR2_PSIZE_0 3498,233351
#define  DMA_CCR2_PSIZE_1 3499,233441
#define  DMA_CCR2_MSIZE 3501,233533
#define  DMA_CCR2_MSIZE_0 3502,233647
#define  DMA_CCR2_MSIZE_1 3503,233737
#define  DMA_CCR2_PL 3505,233829
#define  DMA_CCR2_PL_0 3506,233951
#define  DMA_CCR2_PL_1 3507,234041
#define  DMA_CCR2_MEM2MEM 3509,234133
#define  DMA_CCR3_EN 3512,234323
#define  DMA_CCR3_TCIE 3513,234422
#define  DMA_CCR3_HTIE 3514,234541
#define  DMA_CCR3_TEIE 3515,234656
#define  DMA_CCR3_DIR 3516,234772
#define  DMA_CCR3_CIRC 3517,234880
#define  DMA_CCR3_PINC 3518,234978
#define  DMA_CCR3_MINC 3519,235088
#define  DMA_CCR3_PSIZE 3521,235196
#define  DMA_CCR3_PSIZE_0 3522,235314
#define  DMA_CCR3_PSIZE_1 3523,235404
#define  DMA_CCR3_MSIZE 3525,235496
#define  DMA_CCR3_MSIZE_0 3526,235610
#define  DMA_CCR3_MSIZE_1 3527,235700
#define  DMA_CCR3_PL 3529,235792
#define  DMA_CCR3_PL_0 3530,235914
#define  DMA_CCR3_PL_1 3531,236004
#define  DMA_CCR3_MEM2MEM 3533,236096
#define  DMA_CCR4_EN 3536,236288
#define  DMA_CCR4_TCIE 3537,236387
#define  DMA_CCR4_HTIE 3538,236506
#define  DMA_CCR4_TEIE 3539,236621
#define  DMA_CCR4_DIR 3540,236737
#define  DMA_CCR4_CIRC 3541,236845
#define  DMA_CCR4_PINC 3542,236943
#define  DMA_CCR4_MINC 3543,237053
#define  DMA_CCR4_PSIZE 3545,237161
#define  DMA_CCR4_PSIZE_0 3546,237279
#define  DMA_CCR4_PSIZE_1 3547,237369
#define  DMA_CCR4_MSIZE 3549,237461
#define  DMA_CCR4_MSIZE_0 3550,237575
#define  DMA_CCR4_MSIZE_1 3551,237665
#define  DMA_CCR4_PL 3553,237757
#define  DMA_CCR4_PL_0 3554,237879
#define  DMA_CCR4_PL_1 3555,237969
#define  DMA_CCR4_MEM2MEM 3557,238061
#define  DMA_CCR5_EN 3560,238250
#define  DMA_CCR5_TCIE 3561,238349
#define  DMA_CCR5_HTIE 3562,238468
#define  DMA_CCR5_TEIE 3563,238583
#define  DMA_CCR5_DIR 3564,238699
#define  DMA_CCR5_CIRC 3565,238807
#define  DMA_CCR5_PINC 3566,238905
#define  DMA_CCR5_MINC 3567,239015
#define  DMA_CCR5_PSIZE 3569,239123
#define  DMA_CCR5_PSIZE_0 3570,239241
#define  DMA_CCR5_PSIZE_1 3571,239331
#define  DMA_CCR5_MSIZE 3573,239423
#define  DMA_CCR5_MSIZE_0 3574,239537
#define  DMA_CCR5_MSIZE_1 3575,239627
#define  DMA_CCR5_PL 3577,239719
#define  DMA_CCR5_PL_0 3578,239841
#define  DMA_CCR5_PL_1 3579,239931
#define  DMA_CCR5_MEM2MEM 3581,240023
#define  DMA_CCR6_EN 3584,240220
#define  DMA_CCR6_TCIE 3585,240319
#define  DMA_CCR6_HTIE 3586,240438
#define  DMA_CCR6_TEIE 3587,240553
#define  DMA_CCR6_DIR 3588,240669
#define  DMA_CCR6_CIRC 3589,240777
#define  DMA_CCR6_PINC 3590,240875
#define  DMA_CCR6_MINC 3591,240985
#define  DMA_CCR6_PSIZE 3593,241093
#define  DMA_CCR6_PSIZE_0 3594,241211
#define  DMA_CCR6_PSIZE_1 3595,241301
#define  DMA_CCR6_MSIZE 3597,241393
#define  DMA_CCR6_MSIZE_0 3598,241507
#define  DMA_CCR6_MSIZE_1 3599,241597
#define  DMA_CCR6_PL 3601,241689
#define  DMA_CCR6_PL_0 3602,241811
#define  DMA_CCR6_PL_1 3603,241901
#define  DMA_CCR6_MEM2MEM 3605,241993
#define  DMA_CCR7_EN 3608,242183
#define  DMA_CCR7_TCIE 3609,242282
#define  DMA_CCR7_HTIE 3610,242401
#define  DMA_CCR7_TEIE 3611,242516
#define  DMA_CCR7_DIR 3612,242632
#define  DMA_CCR7_CIRC 3613,242740
#define  DMA_CCR7_PINC 3614,242838
#define  DMA_CCR7_MINC 3615,242948
#define  DMA_CCR7_PSIZE 3617,243056
#define  DMA_CCR7_PSIZE_0 3618,243174
#define  DMA_CCR7_PSIZE_1 3619,243264
#define  DMA_CCR7_MSIZE 3621,243356
#define  DMA_CCR7_MSIZE_0 3622,243470
#define  DMA_CCR7_MSIZE_1 3623,243560
#define  DMA_CCR7_PL 3625,243652
#define  DMA_CCR7_PL_0 3626,243774
#define  DMA_CCR7_PL_1 3627,243864
#define  DMA_CCR7_MEM2MEM 3629,243956
#define  DMA_CNDTR1_NDT 3632,244153
#define  DMA_CNDTR2_NDT 3635,244348
#define  DMA_CNDTR3_NDT 3638,244543
#define  DMA_CNDTR4_NDT 3641,244738
#define  DMA_CNDTR5_NDT 3644,244933
#define  DMA_CNDTR6_NDT 3647,245128
#define  DMA_CNDTR7_NDT 3650,245323
#define  DMA_CPAR1_PA 3653,245518
#define  DMA_CPAR2_PA 3656,245705
#define  DMA_CPAR3_PA 3659,245892
#define  DMA_CPAR4_PA 3663,246081
#define  DMA_CPAR5_PA 3666,246268
#define  DMA_CPAR6_PA 3669,246455
#define  DMA_CPAR7_PA 3673,246644
#define  DMA_CMAR1_MA 3676,246831
#define  DMA_CMAR2_MA 3679,247014
#define  DMA_CMAR3_MA 3682,247197
#define  DMA_CMAR4_MA 3686,247382
#define  DMA_CMAR5_MA 3689,247565
#define  DMA_CMAR6_MA 3692,247748
#define  DMA_CMAR7_MA 3695,247931
#define  ADC_SR_AWD 3704,248526
#define  ADC_SR_EOC 3705,248631
#define  ADC_SR_JEOC 3706,248733
#define  ADC_SR_JSTRT 3707,248852
#define  ADC_SR_STRT 3708,248964
#define  ADC_CR1_AWDCH 3711,249159
#define  ADC_CR1_AWDCH_0 3712,249297
#define  ADC_CR1_AWDCH_1 3713,249387
#define  ADC_CR1_AWDCH_2 3714,249477
#define  ADC_CR1_AWDCH_3 3715,249567
#define  ADC_CR1_AWDCH_4 3716,249657
#define  ADC_CR1_EOCIE 3718,249749
#define  ADC_CR1_AWDIE 3719,249858
#define  ADC_CR1_JEOCIE 3720,249975
#define  ADC_CR1_SCAN 3721,250098
#define  ADC_CR1_AWDSGL 3722,250192
#define  ADC_CR1_JAUTO 3723,250329
#define  ADC_CR1_DISCEN 3724,250449
#define  ADC_CR1_JDISCEN 3725,250572
#define  ADC_CR1_DISCNUM 3727,250698
#define  ADC_CR1_DISCNUM_0 3728,250835
#define  ADC_CR1_DISCNUM_1 3729,250925
#define  ADC_CR1_DISCNUM_2 3730,251015
#define  ADC_CR1_DUALMOD 3732,251107
#define  ADC_CR1_DUALMOD_0 3733,251231
#define  ADC_CR1_DUALMOD_1 3734,251321
#define  ADC_CR1_DUALMOD_2 3735,251411
#define  ADC_CR1_DUALMOD_3 3736,251501
#define  ADC_CR1_JAWDEN 3738,251593
#define  ADC_CR1_AWDEN 3739,251721
#define  ADC_CR2_ADON 3743,251936
#define  ADC_CR2_CONT 3744,252043
#define  ADC_CR2_CAL 3745,252149
#define  ADC_CR2_RSTCAL 3746,252249
#define  ADC_CR2_DMA 3747,252351
#define  ADC_CR2_ALIGN 3748,252461
#define  ADC_CR2_JEXTSEL 3750,252562
#define  ADC_CR2_JEXTSEL_0 3751,252707
#define  ADC_CR2_JEXTSEL_1 3752,252797
#define  ADC_CR2_JEXTSEL_2 3753,252887
#define  ADC_CR2_JEXTTRIG 3755,252979
#define  ADC_CR2_EXTSEL 3757,253120
#define  ADC_CR2_EXTSEL_0 3758,253263
#define  ADC_CR2_EXTSEL_1 3759,253353
#define  ADC_CR2_EXTSEL_2 3760,253443
#define  ADC_CR2_EXTTRIG 3762,253535
#define  ADC_CR2_JSWSTART 3763,253673
#define  ADC_CR2_SWSTART 3764,253795
#define  ADC_CR2_TSVREFE 3765,253916
#define  ADC_SMPR1_SMP10 3768,254122
#define  ADC_SMPR1_SMP10_0 3769,254257
#define  ADC_SMPR1_SMP10_1 3770,254347
#define  ADC_SMPR1_SMP10_2 3771,254437
#define  ADC_SMPR1_SMP11 3773,254529
#define  ADC_SMPR1_SMP11_0 3774,254664
#define  ADC_SMPR1_SMP11_1 3775,254754
#define  ADC_SMPR1_SMP11_2 3776,254844
#define  ADC_SMPR1_SMP12 3778,254936
#define  ADC_SMPR1_SMP12_0 3779,255071
#define  ADC_SMPR1_SMP12_1 3780,255161
#define  ADC_SMPR1_SMP12_2 3781,255251
#define  ADC_SMPR1_SMP13 3783,255343
#define  ADC_SMPR1_SMP13_0 3784,255478
#define  ADC_SMPR1_SMP13_1 3785,255568
#define  ADC_SMPR1_SMP13_2 3786,255658
#define  ADC_SMPR1_SMP14 3788,255750
#define  ADC_SMPR1_SMP14_0 3789,255885
#define  ADC_SMPR1_SMP14_1 3790,255975
#define  ADC_SMPR1_SMP14_2 3791,256065
#define  ADC_SMPR1_SMP15 3793,256157
#define  ADC_SMPR1_SMP15_0 3794,256292
#define  ADC_SMPR1_SMP15_1 3795,256382
#define  ADC_SMPR1_SMP15_2 3796,256472
#define  ADC_SMPR1_SMP16 3798,256564
#define  ADC_SMPR1_SMP16_0 3799,256699
#define  ADC_SMPR1_SMP16_1 3800,256789
#define  ADC_SMPR1_SMP16_2 3801,256879
#define  ADC_SMPR1_SMP17 3803,256971
#define  ADC_SMPR1_SMP17_0 3804,257106
#define  ADC_SMPR1_SMP17_1 3805,257196
#define  ADC_SMPR1_SMP17_2 3806,257286
#define  ADC_SMPR2_SMP0 3809,257460
#define  ADC_SMPR2_SMP0_0 3810,257593
#define  ADC_SMPR2_SMP0_1 3811,257683
#define  ADC_SMPR2_SMP0_2 3812,257773
#define  ADC_SMPR2_SMP1 3814,257865
#define  ADC_SMPR2_SMP1_0 3815,257998
#define  ADC_SMPR2_SMP1_1 3816,258088
#define  ADC_SMPR2_SMP1_2 3817,258178
#define  ADC_SMPR2_SMP2 3819,258270
#define  ADC_SMPR2_SMP2_0 3820,258403
#define  ADC_SMPR2_SMP2_1 3821,258493
#define  ADC_SMPR2_SMP2_2 3822,258583
#define  ADC_SMPR2_SMP3 3824,258675
#define  ADC_SMPR2_SMP3_0 3825,258808
#define  ADC_SMPR2_SMP3_1 3826,258898
#define  ADC_SMPR2_SMP3_2 3827,258988
#define  ADC_SMPR2_SMP4 3829,259080
#define  ADC_SMPR2_SMP4_0 3830,259213
#define  ADC_SMPR2_SMP4_1 3831,259303
#define  ADC_SMPR2_SMP4_2 3832,259393
#define  ADC_SMPR2_SMP5 3834,259485
#define  ADC_SMPR2_SMP5_0 3835,259618
#define  ADC_SMPR2_SMP5_1 3836,259708
#define  ADC_SMPR2_SMP5_2 3837,259798
#define  ADC_SMPR2_SMP6 3839,259890
#define  ADC_SMPR2_SMP6_0 3840,260023
#define  ADC_SMPR2_SMP6_1 3841,260113
#define  ADC_SMPR2_SMP6_2 3842,260203
#define  ADC_SMPR2_SMP7 3844,260295
#define  ADC_SMPR2_SMP7_0 3845,260428
#define  ADC_SMPR2_SMP7_1 3846,260518
#define  ADC_SMPR2_SMP7_2 3847,260608
#define  ADC_SMPR2_SMP8 3849,260700
#define  ADC_SMPR2_SMP8_0 3850,260833
#define  ADC_SMPR2_SMP8_1 3851,260923
#define  ADC_SMPR2_SMP8_2 3852,261013
#define  ADC_SMPR2_SMP9 3854,261105
#define  ADC_SMPR2_SMP9_0 3855,261238
#define  ADC_SMPR2_SMP9_1 3856,261328
#define  ADC_SMPR2_SMP9_2 3857,261418
#define  ADC_JOFR1_JOFFSET1 3860,261592
#define  ADC_JOFR2_JOFFSET2 3863,261795
#define  ADC_JOFR3_JOFFSET3 3866,261998
#define  ADC_JOFR4_JOFFSET4 3869,262201
#define  ADC_HTR_HT 3872,262404
#define  ADC_LTR_LT 3875,262603
#define  ADC_SQR1_SQ13 3878,262801
#define  ADC_SQR1_SQ13_0 3879,262938
#define  ADC_SQR1_SQ13_1 3880,263028
#define  ADC_SQR1_SQ13_2 3881,263118
#define  ADC_SQR1_SQ13_3 3882,263208
#define  ADC_SQR1_SQ13_4 3883,263298
#define  ADC_SQR1_SQ14 3885,263390
#define  ADC_SQR1_SQ14_0 3886,263527
#define  ADC_SQR1_SQ14_1 3887,263617
#define  ADC_SQR1_SQ14_2 3888,263707
#define  ADC_SQR1_SQ14_3 3889,263797
#define  ADC_SQR1_SQ14_4 3890,263887
#define  ADC_SQR1_SQ15 3892,263979
#define  ADC_SQR1_SQ15_0 3893,264116
#define  ADC_SQR1_SQ15_1 3894,264206
#define  ADC_SQR1_SQ15_2 3895,264296
#define  ADC_SQR1_SQ15_3 3896,264386
#define  ADC_SQR1_SQ15_4 3897,264476
#define  ADC_SQR1_SQ16 3899,264568
#define  ADC_SQR1_SQ16_0 3900,264705
#define  ADC_SQR1_SQ16_1 3901,264795
#define  ADC_SQR1_SQ16_2 3902,264885
#define  ADC_SQR1_SQ16_3 3903,264975
#define  ADC_SQR1_SQ16_4 3904,265065
#define  ADC_SQR1_L 3906,265157
#define  ADC_SQR1_L_0 3907,265287
#define  ADC_SQR1_L_1 3908,265377
#define  ADC_SQR1_L_2 3909,265467
#define  ADC_SQR1_L_3 3910,265557
#define  ADC_SQR2_SQ7 3913,265731
#define  ADC_SQR2_SQ7_0 3914,265866
#define  ADC_SQR2_SQ7_1 3915,265956
#define  ADC_SQR2_SQ7_2 3916,266046
#define  ADC_SQR2_SQ7_3 3917,266136
#define  ADC_SQR2_SQ7_4 3918,266226
#define  ADC_SQR2_SQ8 3920,266318
#define  ADC_SQR2_SQ8_0 3921,266453
#define  ADC_SQR2_SQ8_1 3922,266543
#define  ADC_SQR2_SQ8_2 3923,266633
#define  ADC_SQR2_SQ8_3 3924,266723
#define  ADC_SQR2_SQ8_4 3925,266813
#define  ADC_SQR2_SQ9 3927,266905
#define  ADC_SQR2_SQ9_0 3928,267040
#define  ADC_SQR2_SQ9_1 3929,267130
#define  ADC_SQR2_SQ9_2 3930,267220
#define  ADC_SQR2_SQ9_3 3931,267310
#define  ADC_SQR2_SQ9_4 3932,267400
#define  ADC_SQR2_SQ10 3934,267492
#define  ADC_SQR2_SQ10_0 3935,267629
#define  ADC_SQR2_SQ10_1 3936,267719
#define  ADC_SQR2_SQ10_2 3937,267809
#define  ADC_SQR2_SQ10_3 3938,267899
#define  ADC_SQR2_SQ10_4 3939,267989
#define  ADC_SQR2_SQ11 3941,268081
#define  ADC_SQR2_SQ11_0 3942,268218
#define  ADC_SQR2_SQ11_1 3943,268308
#define  ADC_SQR2_SQ11_2 3944,268398
#define  ADC_SQR2_SQ11_3 3945,268488
#define  ADC_SQR2_SQ11_4 3946,268578
#define  ADC_SQR2_SQ12 3948,268670
#define  ADC_SQR2_SQ12_0 3949,268807
#define  ADC_SQR2_SQ12_1 3950,268897
#define  ADC_SQR2_SQ12_2 3951,268987
#define  ADC_SQR2_SQ12_3 3952,269077
#define  ADC_SQR2_SQ12_4 3953,269167
#define  ADC_SQR3_SQ1 3956,269341
#define  ADC_SQR3_SQ1_0 3957,269476
#define  ADC_SQR3_SQ1_1 3958,269566
#define  ADC_SQR3_SQ1_2 3959,269656
#define  ADC_SQR3_SQ1_3 3960,269746
#define  ADC_SQR3_SQ1_4 3961,269836
#define  ADC_SQR3_SQ2 3963,269928
#define  ADC_SQR3_SQ2_0 3964,270063
#define  ADC_SQR3_SQ2_1 3965,270153
#define  ADC_SQR3_SQ2_2 3966,270243
#define  ADC_SQR3_SQ2_3 3967,270333
#define  ADC_SQR3_SQ2_4 3968,270423
#define  ADC_SQR3_SQ3 3970,270515
#define  ADC_SQR3_SQ3_0 3971,270650
#define  ADC_SQR3_SQ3_1 3972,270740
#define  ADC_SQR3_SQ3_2 3973,270830
#define  ADC_SQR3_SQ3_3 3974,270920
#define  ADC_SQR3_SQ3_4 3975,271010
#define  ADC_SQR3_SQ4 3977,271102
#define  ADC_SQR3_SQ4_0 3978,271237
#define  ADC_SQR3_SQ4_1 3979,271327
#define  ADC_SQR3_SQ4_2 3980,271417
#define  ADC_SQR3_SQ4_3 3981,271507
#define  ADC_SQR3_SQ4_4 3982,271597
#define  ADC_SQR3_SQ5 3984,271689
#define  ADC_SQR3_SQ5_0 3985,271824
#define  ADC_SQR3_SQ5_1 3986,271914
#define  ADC_SQR3_SQ5_2 3987,272004
#define  ADC_SQR3_SQ5_3 3988,272094
#define  ADC_SQR3_SQ5_4 3989,272184
#define  ADC_SQR3_SQ6 3991,272276
#define  ADC_SQR3_SQ6_0 3992,272411
#define  ADC_SQR3_SQ6_1 3993,272501
#define  ADC_SQR3_SQ6_2 3994,272591
#define  ADC_SQR3_SQ6_3 3995,272681
#define  ADC_SQR3_SQ6_4 3996,272771
#define  ADC_JSQR_JSQ1 3999,272945
#define  ADC_JSQR_JSQ1_0 4000,273084
#define  ADC_JSQR_JSQ1_1 4001,273174
#define  ADC_JSQR_JSQ1_2 4002,273264
#define  ADC_JSQR_JSQ1_3 4003,273354
#define  ADC_JSQR_JSQ1_4 4004,273444
#define  ADC_JSQR_JSQ2 4006,273536
#define  ADC_JSQR_JSQ2_0 4007,273673
#define  ADC_JSQR_JSQ2_1 4008,273763
#define  ADC_JSQR_JSQ2_2 4009,273853
#define  ADC_JSQR_JSQ2_3 4010,273943
#define  ADC_JSQR_JSQ2_4 4011,274033
#define  ADC_JSQR_JSQ3 4013,274125
#define  ADC_JSQR_JSQ3_0 4014,274262
#define  ADC_JSQR_JSQ3_1 4015,274352
#define  ADC_JSQR_JSQ3_2 4016,274442
#define  ADC_JSQR_JSQ3_3 4017,274532
#define  ADC_JSQR_JSQ3_4 4018,274622
#define  ADC_JSQR_JSQ4 4020,274714
#define  ADC_JSQR_JSQ4_0 4021,274851
#define  ADC_JSQR_JSQ4_1 4022,274941
#define  ADC_JSQR_JSQ4_2 4023,275031
#define  ADC_JSQR_JSQ4_3 4024,275121
#define  ADC_JSQR_JSQ4_4 4025,275211
#define  ADC_JSQR_JL 4027,275303
#define  ADC_JSQR_JL_0 4028,275427
#define  ADC_JSQR_JL_1 4029,275517
#define  ADC_JDR1_JDATA 4032,275691
#define  ADC_JDR2_JDATA 4035,275873
#define  ADC_JDR3_JDATA 4038,276055
#define  ADC_JDR4_JDATA 4041,276237
#define  ADC_DR_DATA 4044,276419
#define  ADC_DR_ADC2DATA 4045,276516
#define  DAC_CR_EN1 4054,277106
#define  DAC_CR_BOFF1 4055,277210
#define  DAC_CR_TEN1 4056,277329
#define  DAC_CR_TSEL1 4058,277443
#define  DAC_CR_TSEL1_0 4059,277571
#define  DAC_CR_TSEL1_1 4060,277661
#define  DAC_CR_TSEL1_2 4061,277751
#define  DAC_CR_WAVE1 4063,277843
#define  DAC_CR_WAVE1_0 4064,277991
#define  DAC_CR_WAVE1_1 4065,278081
#define  DAC_CR_MAMP1 4067,278173
#define  DAC_CR_MAMP1_0 4068,278307
#define  DAC_CR_MAMP1_1 4069,278397
#define  DAC_CR_MAMP1_2 4070,278487
#define  DAC_CR_MAMP1_3 4071,278577
#define  DAC_CR_DMAEN1 4073,278669
#define  DAC_CR_EN2 4074,278777
#define  DAC_CR_BOFF2 4075,278881
#define  DAC_CR_TEN2 4076,279000
#define  DAC_CR_TSEL2 4078,279114
#define  DAC_CR_TSEL2_0 4079,279242
#define  DAC_CR_TSEL2_1 4080,279332
#define  DAC_CR_TSEL2_2 4081,279422
#define  DAC_CR_WAVE2 4083,279514
#define  DAC_CR_WAVE2_0 4084,279662
#define  DAC_CR_WAVE2_1 4085,279752
#define  DAC_CR_MAMP2 4087,279844
#define  DAC_CR_MAMP2_0 4088,279978
#define  DAC_CR_MAMP2_1 4089,280068
#define  DAC_CR_MAMP2_2 4090,280158
#define  DAC_CR_MAMP2_3 4091,280248
#define  DAC_CR_DMAEN2 4093,280340
#define  DAC_SWTRIGR_SWTRIG1 4096,280533
#define  DAC_SWTRIGR_SWTRIG2 4097,280647
#define  DAC_DHR12R1_DACC1DHR 4100,280845
#define  DAC_DHR12L1_DACC1DHR 4103,281052
#define  DAC_DHR8R1_DACC1DHR 4106,281258
#define  DAC_DHR12R2_DACC2DHR 4109,281464
#define  DAC_DHR12L2_DACC2DHR 4112,281671
#define  DAC_DHR8R2_DACC2DHR 4115,281877
#define  DAC_DHR12RD_DACC1DHR 4118,282083
#define  DAC_DHR12RD_DACC2DHR 4119,282206
#define  DAC_DHR12LD_DACC1DHR 4122,282413
#define  DAC_DHR12LD_DACC2DHR 4123,282535
#define  DAC_DHR8RD_DACC1DHR 4126,282741
#define  DAC_DHR8RD_DACC2DHR 4127,282863
#define  DAC_DOR1_DACC1DOR 4130,283069
#define  DAC_DOR2_DACC2DOR 4133,283262
#define  DAC_SR_DMAUDR1 4136,283455
#define  DAC_SR_DMAUDR2 4137,283570
#define  CEC_CFGR_PE 4145,284179
#define  CEC_CFGR_IE 4146,284264
#define  CEC_CFGR_BTEM 4147,284348
#define  CEC_CFGR_BPEM 4148,284437
#define  CEC_OAR_OA 4151,284609
#define  CEC_OAR_OA_0 4152,284697
#define  CEC_OAR_OA_1 4153,284770
#define  CEC_OAR_OA_2 4154,284843
#define  CEC_OAR_OA_3 4155,284916
#define  CEC_PRES_PRES 4158,285073
#define  CEC_ESR_BTE 4161,285245
#define  CEC_ESR_BPE 4162,285329
#define  CEC_ESR_RBTFE 4163,285413
#define  CEC_ESR_SBE 4164,285513
#define  CEC_ESR_ACKE 4165,285596
#define  CEC_ESR_LINE 4166,285687
#define  CEC_ESR_TBTFE 4167,285765
#define  CEC_CSR_TSOM 4170,285948
#define  CEC_CSR_TEOM 4171,286035
#define  CEC_CSR_TERR 4172,286120
#define  CEC_CSR_TBTRF 4173,286196
#define  CEC_CSR_RSOM 4174,286315
#define  CEC_CSR_REOM 4175,286402
#define  CEC_CSR_RERR 4176,286487
#define  CEC_CSR_RBTF 4177,286563
#define  CEC_TXD_TXD 4180,286740
#define  CEC_RXD_RXD 4183,286907
#define  TIM_CR1_CEN 4192,287487
#define  TIM_CR1_UDIS 4193,287586
#define  TIM_CR1_URS 4194,287685
#define  TIM_CR1_OPM 4195,287791
#define  TIM_CR1_DIR 4196,287890
#define  TIM_CR1_CMS 4198,287986
#define  TIM_CR1_CMS_0 4199,288116
#define  TIM_CR1_CMS_1 4200,288206
#define  TIM_CR1_ARPE 4202,288298
#define  TIM_CR1_CKD 4204,288411
#define  TIM_CR1_CKD_0 4205,288526
#define  TIM_CR1_CKD_1 4206,288616
#define  TIM_CR2_CCPC 4209,288790
#define  TIM_CR2_CCUS 4210,288908
#define  TIM_CR2_CCDS 4211,289033
#define  TIM_CR2_MMS 4213,289149
#define  TIM_CR2_MMS_0 4214,289271
#define  TIM_CR2_MMS_1 4215,289361
#define  TIM_CR2_MMS_2 4216,289451
#define  TIM_CR2_TI1S 4218,289543
#define  TIM_CR2_OIS1 4219,289641
#define  TIM_CR2_OIS1N 4220,289758
#define  TIM_CR2_OIS2 4221,289876
#define  TIM_CR2_OIS2N 4222,289993
#define  TIM_CR2_OIS3 4223,290111
#define  TIM_CR2_OIS3N 4224,290228
#define  TIM_CR2_OIS4 4225,290346
#define  TIM_SMCR_SMS 4228,290547
#define  TIM_SMCR_SMS_0 4229,290668
#define  TIM_SMCR_SMS_1 4230,290758
#define  TIM_SMCR_SMS_2 4231,290848
#define  TIM_SMCR_TS 4233,290940
#define  TIM_SMCR_TS_0 4234,291057
#define  TIM_SMCR_TS_1 4235,291147
#define  TIM_SMCR_TS_2 4236,291237
#define  TIM_SMCR_MSM 4238,291329
#define  TIM_SMCR_ETF 4240,291433
#define  TIM_SMCR_ETF_0 4241,291557
#define  TIM_SMCR_ETF_1 4242,291647
#define  TIM_SMCR_ETF_2 4243,291737
#define  TIM_SMCR_ETF_3 4244,291827
#define  TIM_SMCR_ETPS 4246,291919
#define  TIM_SMCR_ETPS_0 4247,292047
#define  TIM_SMCR_ETPS_1 4248,292137
#define  TIM_SMCR_ECE 4250,292229
#define  TIM_SMCR_ETP 4251,292335
#define  TIM_DIER_UIE 4254,292529
#define  TIM_DIER_CC1IE 4255,292637
#define  TIM_DIER_CC2IE 4256,292756
#define  TIM_DIER_CC3IE 4257,292875
#define  TIM_DIER_CC4IE 4258,292994
#define  TIM_DIER_COMIE 4259,293113
#define  TIM_DIER_TIE 4260,293218
#define  TIM_DIER_BIE 4261,293327
#define  TIM_DIER_UDE 4262,293434
#define  TIM_DIER_CC1DE 4263,293544
#define  TIM_DIER_CC2DE 4264,293665
#define  TIM_DIER_CC3DE 4265,293786
#define  TIM_DIER_CC4DE 4266,293907
#define  TIM_DIER_COMDE 4267,294028
#define  TIM_DIER_TDE 4268,294135
#define  TIM_SR_UIF 4271,294330
#define  TIM_SR_CC1IF 4272,294436
#define  TIM_SR_CC2IF 4273,294553
#define  TIM_SR_CC3IF 4274,294670
#define  TIM_SR_CC4IF 4275,294787
#define  TIM_SR_COMIF 4276,294904
#define  TIM_SR_TIF 4277,295007
#define  TIM_SR_BIF 4278,295114
#define  TIM_SR_CC1OF 4279,295219
#define  TIM_SR_CC2OF 4280,295338
#define  TIM_SR_CC3OF 4281,295457
#define  TIM_SR_CC4OF 4282,295576
#define  TIM_EGR_UG 4285,295779
#define  TIM_EGR_CC1G 4286,295881
#define  TIM_EGR_CC2G 4287,295994
#define  TIM_EGR_CC3G 4288,296107
#define  TIM_EGR_CC4G 4289,296220
#define  TIM_EGR_COMG 4290,296333
#define  TIM_EGR_TG 4291,296459
#define  TIM_EGR_BG 4292,296562
#define  TIM_CCMR1_CC1S 4295,296747
#define  TIM_CCMR1_CC1S_0 4296,296876
#define  TIM_CCMR1_CC1S_1 4297,296966
#define  TIM_CCMR1_OC1FE 4299,297058
#define  TIM_CCMR1_OC1PE 4300,297171
#define  TIM_CCMR1_OC1M 4302,297289
#define  TIM_CCMR1_OC1M_0 4303,297412
#define  TIM_CCMR1_OC1M_1 4304,297502
#define  TIM_CCMR1_OC1M_2 4305,297592
#define  TIM_CCMR1_OC1CE 4307,297684
#define  TIM_CCMR1_CC2S 4309,297799
#define  TIM_CCMR1_CC2S_0 4310,297928
#define  TIM_CCMR1_CC2S_1 4311,298018
#define  TIM_CCMR1_OC2FE 4313,298110
#define  TIM_CCMR1_OC2PE 4314,298223
#define  TIM_CCMR1_OC2M 4316,298341
#define  TIM_CCMR1_OC2M_0 4317,298464
#define  TIM_CCMR1_OC2M_1 4318,298554
#define  TIM_CCMR1_OC2M_2 4319,298644
#define  TIM_CCMR1_OC2CE 4321,298736
#define  TIM_CCMR1_IC1PSC 4325,298936
#define  TIM_CCMR1_IC1PSC_0 4326,299065
#define  TIM_CCMR1_IC1PSC_1 4327,299155
#define  TIM_CCMR1_IC1F 4329,299247
#define  TIM_CCMR1_IC1F_0 4330,299371
#define  TIM_CCMR1_IC1F_1 4331,299461
#define  TIM_CCMR1_IC1F_2 4332,299551
#define  TIM_CCMR1_IC1F_3 4333,299641
#define  TIM_CCMR1_IC2PSC 4335,299733
#define  TIM_CCMR1_IC2PSC_0 4336,299862
#define  TIM_CCMR1_IC2PSC_1 4337,299952
#define  TIM_CCMR1_IC2F 4339,300044
#define  TIM_CCMR1_IC2F_0 4340,300168
#define  TIM_CCMR1_IC2F_1 4341,300258
#define  TIM_CCMR1_IC2F_2 4342,300348
#define  TIM_CCMR1_IC2F_3 4343,300438
#define  TIM_CCMR2_CC3S 4346,300612
#define  TIM_CCMR2_CC3S_0 4347,300741
#define  TIM_CCMR2_CC3S_1 4348,300831
#define  TIM_CCMR2_OC3FE 4350,300923
#define  TIM_CCMR2_OC3PE 4351,301036
#define  TIM_CCMR2_OC3M 4353,301154
#define  TIM_CCMR2_OC3M_0 4354,301277
#define  TIM_CCMR2_OC3M_1 4355,301367
#define  TIM_CCMR2_OC3M_2 4356,301457
#define  TIM_CCMR2_OC3CE 4358,301549
#define  TIM_CCMR2_CC4S 4360,301665
#define  TIM_CCMR2_CC4S_0 4361,301794
#define  TIM_CCMR2_CC4S_1 4362,301884
#define  TIM_CCMR2_OC4FE 4364,301976
#define  TIM_CCMR2_OC4PE 4365,302089
#define  TIM_CCMR2_OC4M 4367,302207
#define  TIM_CCMR2_OC4M_0 4368,302330
#define  TIM_CCMR2_OC4M_1 4369,302420
#define  TIM_CCMR2_OC4M_2 4370,302510
#define  TIM_CCMR2_OC4CE 4372,302602
#define  TIM_CCMR2_IC3PSC 4376,302802
#define  TIM_CCMR2_IC3PSC_0 4377,302931
#define  TIM_CCMR2_IC3PSC_1 4378,303021
#define  TIM_CCMR2_IC3F 4380,303113
#define  TIM_CCMR2_IC3F_0 4381,303237
#define  TIM_CCMR2_IC3F_1 4382,303327
#define  TIM_CCMR2_IC3F_2 4383,303417
#define  TIM_CCMR2_IC3F_3 4384,303507
#define  TIM_CCMR2_IC4PSC 4386,303599
#define  TIM_CCMR2_IC4PSC_0 4387,303728
#define  TIM_CCMR2_IC4PSC_1 4388,303818
#define  TIM_CCMR2_IC4F 4390,303910
#define  TIM_CCMR2_IC4F_0 4391,304034
#define  TIM_CCMR2_IC4F_1 4392,304124
#define  TIM_CCMR2_IC4F_2 4393,304214
#define  TIM_CCMR2_IC4F_3 4394,304304
#define  TIM_CCER_CC1E 4397,304478
#define  TIM_CCER_CC1P 4398,304594
#define  TIM_CCER_CC1NE 4399,304712
#define  TIM_CCER_CC1NP 4400,304842
#define  TIM_CCER_CC2E 4401,304974
#define  TIM_CCER_CC2P 4402,305090
#define  TIM_CCER_CC2NE 4403,305208
#define  TIM_CCER_CC2NP 4404,305338
#define  TIM_CCER_CC3E 4405,305470
#define  TIM_CCER_CC3P 4406,305586
#define  TIM_CCER_CC3NE 4407,305704
#define  TIM_CCER_CC3NP 4408,305834
#define  TIM_CCER_CC4E 4409,305966
#define  TIM_CCER_CC4P 4410,306082
#define  TIM_CCER_CC4NP 4411,306200
#define  TIM_CNT_CNT 4414,306416
#define  TIM_PSC_PSC 4417,306598
#define  TIM_ARR_ARR 4420,306782
#define  TIM_RCR_REP 4423,306975
#define  TIM_CCR1_CCR1 4426,307168
#define  TIM_CCR2_CCR2 4429,307360
#define  TIM_CCR3_CCR3 4432,307552
#define  TIM_CCR4_CCR4 4435,307744
#define  TIM_BDTR_DTG 4438,307936
#define  TIM_BDTR_DTG_0 4439,308063
#define  TIM_BDTR_DTG_1 4440,308153
#define  TIM_BDTR_DTG_2 4441,308243
#define  TIM_BDTR_DTG_3 4442,308333
#define  TIM_BDTR_DTG_4 4443,308423
#define  TIM_BDTR_DTG_5 4444,308513
#define  TIM_BDTR_DTG_6 4445,308603
#define  TIM_BDTR_DTG_7 4446,308693
#define  TIM_BDTR_LOCK 4448,308785
#define  TIM_BDTR_LOCK_0 4449,308905
#define  TIM_BDTR_LOCK_1 4450,308995
#define  TIM_BDTR_OSSI 4452,309087
#define  TIM_BDTR_OSSR 4453,309205
#define  TIM_BDTR_BKE 4454,309322
#define  TIM_BDTR_BKP 4455,309419
#define  TIM_BDTR_AOE 4456,309518
#define  TIM_BDTR_MOE 4457,309626
#define  TIM_DCR_DBA 4460,309813
#define  TIM_DCR_DBA_0 4461,309930
#define  TIM_DCR_DBA_1 4462,310020
#define  TIM_DCR_DBA_2 4463,310110
#define  TIM_DCR_DBA_3 4464,310200
#define  TIM_DCR_DBA_4 4465,310290
#define  TIM_DCR_DBL 4467,310382
#define  TIM_DCR_DBL_0 4468,310499
#define  TIM_DCR_DBL_1 4469,310589
#define  TIM_DCR_DBL_2 4470,310679
#define  TIM_DCR_DBL_3 4471,310769
#define  TIM_DCR_DBL_4 4472,310859
#define  TIM_DMAR_DMAB 4475,311033
#define  RTC_CRH_SECIE 4484,311645
#define  RTC_CRH_ALRIE 4485,311753
#define  RTC_CRH_OWIE 4486,311860
#define  RTC_CRL_SECF 4489,312054
#define  RTC_CRL_ALRF 4490,312150
#define  RTC_CRL_OWF 4491,312245
#define  RTC_CRL_RSF 4492,312343
#define  RTC_CRL_CNF 4493,312455
#define  RTC_CRL_RTOFF 4494,312558
#define  RTC_PRLH_PRL 4497,312744
#define  RTC_PRLL_PRL 4500,312944
#define  RTC_DIVH_RTC_DIV 4503,313143
#define  RTC_DIVL_RTC_DIV 4506,313334
#define  RTC_CNTH_RTC_CNT 4509,313524
#define  RTC_CNTL_RTC_CNT 4512,313709
#define  RTC_ALRH_RTC_ALR 4515,313893
#define  RTC_ALRL_RTC_ALR 4518,314076
#define  IWDG_KR_KEY 4527,314670
#define  IWDG_PR_PR 4530,314873
#define  IWDG_PR_PR_0 4531,314985
#define  IWDG_PR_PR_1 4532,315075
#define  IWDG_PR_PR_2 4533,315165
#define  IWDG_RLR_RL 4536,315339
#define  IWDG_SR_PVU 4539,315537
#define  IWDG_SR_RVU 4540,315653
#define  WWDG_CR_T 4549,316270
#define  WWDG_CR_T0 4550,316395
#define  WWDG_CR_T1 4551,316485
#define  WWDG_CR_T2 4552,316575
#define  WWDG_CR_T3 4553,316665
#define  WWDG_CR_T4 4554,316755
#define  WWDG_CR_T5 4555,316845
#define  WWDG_CR_T6 4556,316935
#define  WWDG_CR_WDGA 4558,317027
#define  WWDG_CFR_W 4561,317210
#define  WWDG_CFR_W0 4562,317327
#define  WWDG_CFR_W1 4563,317417
#define  WWDG_CFR_W2 4564,317507
#define  WWDG_CFR_W3 4565,317597
#define  WWDG_CFR_W4 4566,317687
#define  WWDG_CFR_W5 4567,317777
#define  WWDG_CFR_W6 4568,317867
#define  WWDG_CFR_WDGTB 4570,317959
#define  WWDG_CFR_WDGTB0 4571,318072
#define  WWDG_CFR_WDGTB1 4572,318162
#define  WWDG_CFR_EWI 4574,318254
#define  WWDG_SR_EWIF 4577,318445
#define  FSMC_BCR1_MBKEN 4586,319053
#define  FSMC_BCR1_MUXEN 4587,319160
#define  FSMC_BCR1_MTYP 4589,319283
#define  FSMC_BCR1_MTYP_0 4590,319396
#define  FSMC_BCR1_MTYP_1 4591,319486
#define  FSMC_BCR1_MWID 4593,319578
#define  FSMC_BCR1_MWID_0 4594,319701
#define  FSMC_BCR1_MWID_1 4595,319791
#define  FSMC_BCR1_FACCEN 4597,319883
#define  FSMC_BCR1_BURSTEN 4598,319987
#define  FSMC_BCR1_WAITPOL 4599,320088
#define  FSMC_BCR1_WRAPMOD 4600,320197
#define  FSMC_BCR1_WAITCFG 4601,320308
#define  FSMC_BCR1_WREN 4602,320418
#define  FSMC_BCR1_WAITEN 4603,320519
#define  FSMC_BCR1_EXTMOD 4604,320619
#define  FSMC_BCR1_ASYNCWAIT 4605,320724
#define  FSMC_BCR1_CBURSTRW 4606,320825
#define  FSMC_BCR2_MBKEN 4609,321012
#define  FSMC_BCR2_MUXEN 4610,321119
#define  FSMC_BCR2_MTYP 4612,321242
#define  FSMC_BCR2_MTYP_0 4613,321355
#define  FSMC_BCR2_MTYP_1 4614,321445
#define  FSMC_BCR2_MWID 4616,321537
#define  FSMC_BCR2_MWID_0 4617,321660
#define  FSMC_BCR2_MWID_1 4618,321750
#define  FSMC_BCR2_FACCEN 4620,321842
#define  FSMC_BCR2_BURSTEN 4621,321946
#define  FSMC_BCR2_WAITPOL 4622,322047
#define  FSMC_BCR2_WRAPMOD 4623,322156
#define  FSMC_BCR2_WAITCFG 4624,322267
#define  FSMC_BCR2_WREN 4625,322377
#define  FSMC_BCR2_WAITEN 4626,322478
#define  FSMC_BCR2_EXTMOD 4627,322578
#define  FSMC_BCR2_ASYNCWAIT 4628,322683
#define  FSMC_BCR2_CBURSTRW 4629,322784
#define  FSMC_BCR3_MBKEN 4632,322971
#define  FSMC_BCR3_MUXEN 4633,323078
#define  FSMC_BCR3_MTYP 4635,323201
#define  FSMC_BCR3_MTYP_0 4636,323314
#define  FSMC_BCR3_MTYP_1 4637,323404
#define  FSMC_BCR3_MWID 4639,323496
#define  FSMC_BCR3_MWID_0 4640,323619
#define  FSMC_BCR3_MWID_1 4641,323709
#define  FSMC_BCR3_FACCEN 4643,323801
#define  FSMC_BCR3_BURSTEN 4644,323905
#define  FSMC_BCR3_WAITPOL 4645,324006
#define  FSMC_BCR3_WRAPMOD 4646,324116
#define  FSMC_BCR3_WAITCFG 4647,324227
#define  FSMC_BCR3_WREN 4648,324337
#define  FSMC_BCR3_WAITEN 4649,324438
#define  FSMC_BCR3_EXTMOD 4650,324538
#define  FSMC_BCR3_ASYNCWAIT 4651,324643
#define  FSMC_BCR3_CBURSTRW 4652,324744
#define  FSMC_BCR4_MBKEN 4655,324931
#define  FSMC_BCR4_MUXEN 4656,325038
#define  FSMC_BCR4_MTYP 4658,325161
#define  FSMC_BCR4_MTYP_0 4659,325274
#define  FSMC_BCR4_MTYP_1 4660,325364
#define  FSMC_BCR4_MWID 4662,325456
#define  FSMC_BCR4_MWID_0 4663,325579
#define  FSMC_BCR4_MWID_1 4664,325669
#define  FSMC_BCR4_FACCEN 4666,325761
#define  FSMC_BCR4_BURSTEN 4667,325865
#define  FSMC_BCR4_WAITPOL 4668,325966
#define  FSMC_BCR4_WRAPMOD 4669,326075
#define  FSMC_BCR4_WAITCFG 4670,326186
#define  FSMC_BCR4_WREN 4671,326296
#define  FSMC_BCR4_WAITEN 4672,326397
#define  FSMC_BCR4_EXTMOD 4673,326497
#define  FSMC_BCR4_ASYNCWAIT 4674,326602
#define  FSMC_BCR4_CBURSTRW 4675,326703
#define  FSMC_BTR1_ADDSET 4678,326889
#define  FSMC_BTR1_ADDSET_0 4679,327021
#define  FSMC_BTR1_ADDSET_1 4680,327111
#define  FSMC_BTR1_ADDSET_2 4681,327201
#define  FSMC_BTR1_ADDSET_3 4682,327291
#define  FSMC_BTR1_ADDHLD 4684,327383
#define  FSMC_BTR1_ADDHLD_0 4685,327514
#define  FSMC_BTR1_ADDHLD_1 4686,327604
#define  FSMC_BTR1_ADDHLD_2 4687,327694
#define  FSMC_BTR1_ADDHLD_3 4688,327784
#define  FSMC_BTR1_DATAST 4690,327876
#define  FSMC_BTR1_DATAST_0 4691,328000
#define  FSMC_BTR1_DATAST_1 4692,328090
#define  FSMC_BTR1_DATAST_2 4693,328180
#define  FSMC_BTR1_DATAST_3 4694,328270
#define  FSMC_BTR1_BUSTURN 4696,328362
#define  FSMC_BTR1_BUSTURN_0 4697,328496
#define  FSMC_BTR1_BUSTURN_1 4698,328586
#define  FSMC_BTR1_BUSTURN_2 4699,328676
#define  FSMC_BTR1_BUSTURN_3 4700,328766
#define  FSMC_BTR1_CLKDIV 4702,328858
#define  FSMC_BTR1_CLKDIV_0 4703,328980
#define  FSMC_BTR1_CLKDIV_1 4704,329070
#define  FSMC_BTR1_CLKDIV_2 4705,329160
#define  FSMC_BTR1_CLKDIV_3 4706,329250
#define  FSMC_BTR1_DATLAT 4708,329342
#define  FSMC_BTR1_DATLAT_0 4709,329457
#define  FSMC_BTR1_DATLAT_1 4710,329547
#define  FSMC_BTR1_DATLAT_2 4711,329637
#define  FSMC_BTR1_DATLAT_3 4712,329727
#define  FSMC_BTR1_ACCMOD 4714,329819
#define  FSMC_BTR1_ACCMOD_0 4715,329934
#define  FSMC_BTR1_ACCMOD_1 4716,330024
#define  FSMC_BTR2_ADDSET 4719,330198
#define  FSMC_BTR2_ADDSET_0 4720,330330
#define  FSMC_BTR2_ADDSET_1 4721,330420
#define  FSMC_BTR2_ADDSET_2 4722,330510
#define  FSMC_BTR2_ADDSET_3 4723,330600
#define  FSMC_BTR2_ADDHLD 4725,330692
#define  FSMC_BTR2_ADDHLD_0 4726,330823
#define  FSMC_BTR2_ADDHLD_1 4727,330913
#define  FSMC_BTR2_ADDHLD_2 4728,331003
#define  FSMC_BTR2_ADDHLD_3 4729,331093
#define  FSMC_BTR2_DATAST 4731,331185
#define  FSMC_BTR2_DATAST_0 4732,331309
#define  FSMC_BTR2_DATAST_1 4733,331399
#define  FSMC_BTR2_DATAST_2 4734,331489
#define  FSMC_BTR2_DATAST_3 4735,331579
#define  FSMC_BTR2_BUSTURN 4737,331671
#define  FSMC_BTR2_BUSTURN_0 4738,331805
#define  FSMC_BTR2_BUSTURN_1 4739,331895
#define  FSMC_BTR2_BUSTURN_2 4740,331985
#define  FSMC_BTR2_BUSTURN_3 4741,332075
#define  FSMC_BTR2_CLKDIV 4743,332167
#define  FSMC_BTR2_CLKDIV_0 4744,332289
#define  FSMC_BTR2_CLKDIV_1 4745,332379
#define  FSMC_BTR2_CLKDIV_2 4746,332469
#define  FSMC_BTR2_CLKDIV_3 4747,332559
#define  FSMC_BTR2_DATLAT 4749,332651
#define  FSMC_BTR2_DATLAT_0 4750,332766
#define  FSMC_BTR2_DATLAT_1 4751,332856
#define  FSMC_BTR2_DATLAT_2 4752,332946
#define  FSMC_BTR2_DATLAT_3 4753,333036
#define  FSMC_BTR2_ACCMOD 4755,333128
#define  FSMC_BTR2_ACCMOD_0 4756,333243
#define  FSMC_BTR2_ACCMOD_1 4757,333333
#define  FSMC_BTR3_ADDSET 4760,333508
#define  FSMC_BTR3_ADDSET_0 4761,333640
#define  FSMC_BTR3_ADDSET_1 4762,333730
#define  FSMC_BTR3_ADDSET_2 4763,333820
#define  FSMC_BTR3_ADDSET_3 4764,333910
#define  FSMC_BTR3_ADDHLD 4766,334002
#define  FSMC_BTR3_ADDHLD_0 4767,334133
#define  FSMC_BTR3_ADDHLD_1 4768,334223
#define  FSMC_BTR3_ADDHLD_2 4769,334313
#define  FSMC_BTR3_ADDHLD_3 4770,334403
#define  FSMC_BTR3_DATAST 4772,334495
#define  FSMC_BTR3_DATAST_0 4773,334619
#define  FSMC_BTR3_DATAST_1 4774,334709
#define  FSMC_BTR3_DATAST_2 4775,334799
#define  FSMC_BTR3_DATAST_3 4776,334889
#define  FSMC_BTR3_BUSTURN 4778,334981
#define  FSMC_BTR3_BUSTURN_0 4779,335115
#define  FSMC_BTR3_BUSTURN_1 4780,335205
#define  FSMC_BTR3_BUSTURN_2 4781,335295
#define  FSMC_BTR3_BUSTURN_3 4782,335385
#define  FSMC_BTR3_CLKDIV 4784,335477
#define  FSMC_BTR3_CLKDIV_0 4785,335599
#define  FSMC_BTR3_CLKDIV_1 4786,335689
#define  FSMC_BTR3_CLKDIV_2 4787,335779
#define  FSMC_BTR3_CLKDIV_3 4788,335869
#define  FSMC_BTR3_DATLAT 4790,335961
#define  FSMC_BTR3_DATLAT_0 4791,336076
#define  FSMC_BTR3_DATLAT_1 4792,336166
#define  FSMC_BTR3_DATLAT_2 4793,336256
#define  FSMC_BTR3_DATLAT_3 4794,336346
#define  FSMC_BTR3_ACCMOD 4796,336438
#define  FSMC_BTR3_ACCMOD_0 4797,336553
#define  FSMC_BTR3_ACCMOD_1 4798,336643
#define  FSMC_BTR4_ADDSET 4801,336817
#define  FSMC_BTR4_ADDSET_0 4802,336949
#define  FSMC_BTR4_ADDSET_1 4803,337039
#define  FSMC_BTR4_ADDSET_2 4804,337129
#define  FSMC_BTR4_ADDSET_3 4805,337219
#define  FSMC_BTR4_ADDHLD 4807,337311
#define  FSMC_BTR4_ADDHLD_0 4808,337442
#define  FSMC_BTR4_ADDHLD_1 4809,337532
#define  FSMC_BTR4_ADDHLD_2 4810,337622
#define  FSMC_BTR4_ADDHLD_3 4811,337712
#define  FSMC_BTR4_DATAST 4813,337804
#define  FSMC_BTR4_DATAST_0 4814,337928
#define  FSMC_BTR4_DATAST_1 4815,338018
#define  FSMC_BTR4_DATAST_2 4816,338108
#define  FSMC_BTR4_DATAST_3 4817,338198
#define  FSMC_BTR4_BUSTURN 4819,338290
#define  FSMC_BTR4_BUSTURN_0 4820,338424
#define  FSMC_BTR4_BUSTURN_1 4821,338514
#define  FSMC_BTR4_BUSTURN_2 4822,338604
#define  FSMC_BTR4_BUSTURN_3 4823,338694
#define  FSMC_BTR4_CLKDIV 4825,338786
#define  FSMC_BTR4_CLKDIV_0 4826,338908
#define  FSMC_BTR4_CLKDIV_1 4827,338998
#define  FSMC_BTR4_CLKDIV_2 4828,339088
#define  FSMC_BTR4_CLKDIV_3 4829,339178
#define  FSMC_BTR4_DATLAT 4831,339270
#define  FSMC_BTR4_DATLAT_0 4832,339385
#define  FSMC_BTR4_DATLAT_1 4833,339475
#define  FSMC_BTR4_DATLAT_2 4834,339565
#define  FSMC_BTR4_DATLAT_3 4835,339655
#define  FSMC_BTR4_ACCMOD 4837,339747
#define  FSMC_BTR4_ACCMOD_0 4838,339862
#define  FSMC_BTR4_ACCMOD_1 4839,339952
#define  FSMC_BWTR1_ADDSET 4842,340126
#define  FSMC_BWTR1_ADDSET_0 4843,340258
#define  FSMC_BWTR1_ADDSET_1 4844,340348
#define  FSMC_BWTR1_ADDSET_2 4845,340438
#define  FSMC_BWTR1_ADDSET_3 4846,340528
#define  FSMC_BWTR1_ADDHLD 4848,340620
#define  FSMC_BWTR1_ADDHLD_0 4849,340751
#define  FSMC_BWTR1_ADDHLD_1 4850,340841
#define  FSMC_BWTR1_ADDHLD_2 4851,340931
#define  FSMC_BWTR1_ADDHLD_3 4852,341021
#define  FSMC_BWTR1_DATAST 4854,341113
#define  FSMC_BWTR1_DATAST_0 4855,341237
#define  FSMC_BWTR1_DATAST_1 4856,341327
#define  FSMC_BWTR1_DATAST_2 4857,341417
#define  FSMC_BWTR1_DATAST_3 4858,341507
#define  FSMC_BWTR1_CLKDIV 4860,341599
#define  FSMC_BWTR1_CLKDIV_0 4861,341721
#define  FSMC_BWTR1_CLKDIV_1 4862,341811
#define  FSMC_BWTR1_CLKDIV_2 4863,341901
#define  FSMC_BWTR1_CLKDIV_3 4864,341991
#define  FSMC_BWTR1_DATLAT 4866,342083
#define  FSMC_BWTR1_DATLAT_0 4867,342198
#define  FSMC_BWTR1_DATLAT_1 4868,342288
#define  FSMC_BWTR1_DATLAT_2 4869,342378
#define  FSMC_BWTR1_DATLAT_3 4870,342468
#define  FSMC_BWTR1_ACCMOD 4872,342560
#define  FSMC_BWTR1_ACCMOD_0 4873,342675
#define  FSMC_BWTR1_ACCMOD_1 4874,342765
#define  FSMC_BWTR2_ADDSET 4877,342939
#define  FSMC_BWTR2_ADDSET_0 4878,343071
#define  FSMC_BWTR2_ADDSET_1 4879,343161
#define  FSMC_BWTR2_ADDSET_2 4880,343251
#define  FSMC_BWTR2_ADDSET_3 4881,343341
#define  FSMC_BWTR2_ADDHLD 4883,343433
#define  FSMC_BWTR2_ADDHLD_0 4884,343564
#define  FSMC_BWTR2_ADDHLD_1 4885,343654
#define  FSMC_BWTR2_ADDHLD_2 4886,343744
#define  FSMC_BWTR2_ADDHLD_3 4887,343834
#define  FSMC_BWTR2_DATAST 4889,343926
#define  FSMC_BWTR2_DATAST_0 4890,344050
#define  FSMC_BWTR2_DATAST_1 4891,344140
#define  FSMC_BWTR2_DATAST_2 4892,344230
#define  FSMC_BWTR2_DATAST_3 4893,344320
#define  FSMC_BWTR2_CLKDIV 4895,344412
#define  FSMC_BWTR2_CLKDIV_0 4896,344534
#define  FSMC_BWTR2_CLKDIV_1 4897,344624
#define  FSMC_BWTR2_CLKDIV_2 4898,344713
#define  FSMC_BWTR2_CLKDIV_3 4899,344803
#define  FSMC_BWTR2_DATLAT 4901,344895
#define  FSMC_BWTR2_DATLAT_0 4902,345010
#define  FSMC_BWTR2_DATLAT_1 4903,345100
#define  FSMC_BWTR2_DATLAT_2 4904,345190
#define  FSMC_BWTR2_DATLAT_3 4905,345280
#define  FSMC_BWTR2_ACCMOD 4907,345372
#define  FSMC_BWTR2_ACCMOD_0 4908,345487
#define  FSMC_BWTR2_ACCMOD_1 4909,345577
#define  FSMC_BWTR3_ADDSET 4912,345751
#define  FSMC_BWTR3_ADDSET_0 4913,345883
#define  FSMC_BWTR3_ADDSET_1 4914,345973
#define  FSMC_BWTR3_ADDSET_2 4915,346063
#define  FSMC_BWTR3_ADDSET_3 4916,346153
#define  FSMC_BWTR3_ADDHLD 4918,346245
#define  FSMC_BWTR3_ADDHLD_0 4919,346376
#define  FSMC_BWTR3_ADDHLD_1 4920,346466
#define  FSMC_BWTR3_ADDHLD_2 4921,346556
#define  FSMC_BWTR3_ADDHLD_3 4922,346646
#define  FSMC_BWTR3_DATAST 4924,346738
#define  FSMC_BWTR3_DATAST_0 4925,346862
#define  FSMC_BWTR3_DATAST_1 4926,346952
#define  FSMC_BWTR3_DATAST_2 4927,347042
#define  FSMC_BWTR3_DATAST_3 4928,347132
#define  FSMC_BWTR3_CLKDIV 4930,347224
#define  FSMC_BWTR3_CLKDIV_0 4931,347346
#define  FSMC_BWTR3_CLKDIV_1 4932,347436
#define  FSMC_BWTR3_CLKDIV_2 4933,347526
#define  FSMC_BWTR3_CLKDIV_3 4934,347616
#define  FSMC_BWTR3_DATLAT 4936,347708
#define  FSMC_BWTR3_DATLAT_0 4937,347823
#define  FSMC_BWTR3_DATLAT_1 4938,347913
#define  FSMC_BWTR3_DATLAT_2 4939,348003
#define  FSMC_BWTR3_DATLAT_3 4940,348093
#define  FSMC_BWTR3_ACCMOD 4942,348185
#define  FSMC_BWTR3_ACCMOD_0 4943,348300
#define  FSMC_BWTR3_ACCMOD_1 4944,348390
#define  FSMC_BWTR4_ADDSET 4947,348564
#define  FSMC_BWTR4_ADDSET_0 4948,348696
#define  FSMC_BWTR4_ADDSET_1 4949,348786
#define  FSMC_BWTR4_ADDSET_2 4950,348876
#define  FSMC_BWTR4_ADDSET_3 4951,348966
#define  FSMC_BWTR4_ADDHLD 4953,349058
#define  FSMC_BWTR4_ADDHLD_0 4954,349189
#define  FSMC_BWTR4_ADDHLD_1 4955,349279
#define  FSMC_BWTR4_ADDHLD_2 4956,349369
#define  FSMC_BWTR4_ADDHLD_3 4957,349459
#define  FSMC_BWTR4_DATAST 4959,349551
#define  FSMC_BWTR4_DATAST_0 4960,349675
#define  FSMC_BWTR4_DATAST_1 4961,349765
#define  FSMC_BWTR4_DATAST_2 4962,349855
#define  FSMC_BWTR4_DATAST_3 4963,349945
#define  FSMC_BWTR4_CLKDIV 4965,350037
#define  FSMC_BWTR4_CLKDIV_0 4966,350159
#define  FSMC_BWTR4_CLKDIV_1 4967,350249
#define  FSMC_BWTR4_CLKDIV_2 4968,350339
#define  FSMC_BWTR4_CLKDIV_3 4969,350429
#define  FSMC_BWTR4_DATLAT 4971,350521
#define  FSMC_BWTR4_DATLAT_0 4972,350636
#define  FSMC_BWTR4_DATLAT_1 4973,350726
#define  FSMC_BWTR4_DATLAT_2 4974,350816
#define  FSMC_BWTR4_DATLAT_3 4975,350906
#define  FSMC_BWTR4_ACCMOD 4977,350998
#define  FSMC_BWTR4_ACCMOD_0 4978,351113
#define  FSMC_BWTR4_ACCMOD_1 4979,351203
#define  FSMC_PCR2_PWAITEN 4982,351377
#define  FSMC_PCR2_PBKEN 4983,351485
#define  FSMC_PCR2_PTYP 4984,351611
#define  FSMC_PCR2_PWID 4986,351709
#define  FSMC_PCR2_PWID_0 4987,351835
#define  FSMC_PCR2_PWID_1 4988,351925
#define  FSMC_PCR2_ECCEN 4990,352017
#define  FSMC_PCR2_TCLR 4992,352136
#define  FSMC_PCR2_TCLR_0 4993,352253
#define  FSMC_PCR2_TCLR_1 4994,352343
#define  FSMC_PCR2_TCLR_2 4995,352433
#define  FSMC_PCR2_TCLR_3 4996,352523
#define  FSMC_PCR2_TAR 4998,352615
#define  FSMC_PCR2_TAR_0 4999,352731
#define  FSMC_PCR2_TAR_1 5000,352821
#define  FSMC_PCR2_TAR_2 5001,352911
#define  FSMC_PCR2_TAR_3 5002,353001
#define  FSMC_PCR2_ECCPS 5004,353093
#define  FSMC_PCR2_ECCPS_0 5005,353209
#define  FSMC_PCR2_ECCPS_1 5006,353299
#define  FSMC_PCR2_ECCPS_2 5007,353389
#define  FSMC_PCR3_PWAITEN 5010,353563
#define  FSMC_PCR3_PBKEN 5011,353671
#define  FSMC_PCR3_PTYP 5012,353797
#define  FSMC_PCR3_PWID 5014,353895
#define  FSMC_PCR3_PWID_0 5015,354021
#define  FSMC_PCR3_PWID_1 5016,354111
#define  FSMC_PCR3_ECCEN 5018,354203
#define  FSMC_PCR3_TCLR 5020,354322
#define  FSMC_PCR3_TCLR_0 5021,354439
#define  FSMC_PCR3_TCLR_1 5022,354529
#define  FSMC_PCR3_TCLR_2 5023,354619
#define  FSMC_PCR3_TCLR_3 5024,354709
#define  FSMC_PCR3_TAR 5026,354801
#define  FSMC_PCR3_TAR_0 5027,354917
#define  FSMC_PCR3_TAR_1 5028,355007
#define  FSMC_PCR3_TAR_2 5029,355097
#define  FSMC_PCR3_TAR_3 5030,355187
#define  FSMC_PCR3_ECCPS 5032,355279
#define  FSMC_PCR3_ECCPS_0 5033,355395
#define  FSMC_PCR3_ECCPS_1 5034,355485
#define  FSMC_PCR3_ECCPS_2 5035,355575
#define  FSMC_PCR4_PWAITEN 5038,355749
#define  FSMC_PCR4_PBKEN 5039,355857
#define  FSMC_PCR4_PTYP 5040,355983
#define  FSMC_PCR4_PWID 5042,356081
#define  FSMC_PCR4_PWID_0 5043,356207
#define  FSMC_PCR4_PWID_1 5044,356297
#define  FSMC_PCR4_ECCEN 5046,356389
#define  FSMC_PCR4_TCLR 5048,356508
#define  FSMC_PCR4_TCLR_0 5049,356625
#define  FSMC_PCR4_TCLR_1 5050,356715
#define  FSMC_PCR4_TCLR_2 5051,356805
#define  FSMC_PCR4_TCLR_3 5052,356895
#define  FSMC_PCR4_TAR 5054,356987
#define  FSMC_PCR4_TAR_0 5055,357103
#define  FSMC_PCR4_TAR_1 5056,357193
#define  FSMC_PCR4_TAR_2 5057,357283
#define  FSMC_PCR4_TAR_3 5058,357373
#define  FSMC_PCR4_ECCPS 5060,357465
#define  FSMC_PCR4_ECCPS_0 5061,357581
#define  FSMC_PCR4_ECCPS_1 5062,357671
#define  FSMC_PCR4_ECCPS_2 5063,357761
#define  FSMC_SR2_IRS 5066,357935
#define  FSMC_SR2_ILS 5067,358048
#define  FSMC_SR2_IFS 5068,358155
#define  FSMC_SR2_IREN 5069,358269
#define  FSMC_SR2_ILEN 5070,358396
#define  FSMC_SR2_IFEN 5071,358517
#define  FSMC_SR2_FEMPT 5072,358645
#define  FSMC_SR3_IRS 5075,358824
#define  FSMC_SR3_ILS 5076,358937
#define  FSMC_SR3_IFS 5077,359044
#define  FSMC_SR3_IREN 5078,359158
#define  FSMC_SR3_ILEN 5079,359285
#define  FSMC_SR3_IFEN 5080,359406
#define  FSMC_SR3_FEMPT 5081,359534
#define  FSMC_SR4_IRS 5084,359713
#define  FSMC_SR4_ILS 5085,359826
#define  FSMC_SR4_IFS 5086,359933
#define  FSMC_SR4_IREN 5087,360047
#define  FSMC_SR4_ILEN 5088,360174
#define  FSMC_SR4_IFEN 5089,360295
#define  FSMC_SR4_FEMPT 5090,360423
#define  FSMC_PMEM2_MEMSET2 5093,360602
#define  FSMC_PMEM2_MEMSET2_0 5094,360733
#define  FSMC_PMEM2_MEMSET2_1 5095,360823
#define  FSMC_PMEM2_MEMSET2_2 5096,360913
#define  FSMC_PMEM2_MEMSET2_3 5097,361003
#define  FSMC_PMEM2_MEMSET2_4 5098,361093
#define  FSMC_PMEM2_MEMSET2_5 5099,361183
#define  FSMC_PMEM2_MEMSET2_6 5100,361273
#define  FSMC_PMEM2_MEMSET2_7 5101,361363
#define  FSMC_PMEM2_MEMWAIT2 5103,361455
#define  FSMC_PMEM2_MEMWAIT2_0 5104,361586
#define  FSMC_PMEM2_MEMWAIT2_1 5105,361676
#define  FSMC_PMEM2_MEMWAIT2_2 5106,361766
#define  FSMC_PMEM2_MEMWAIT2_3 5107,361856
#define  FSMC_PMEM2_MEMWAIT2_4 5108,361946
#define  FSMC_PMEM2_MEMWAIT2_5 5109,362036
#define  FSMC_PMEM2_MEMWAIT2_6 5110,362126
#define  FSMC_PMEM2_MEMWAIT2_7 5111,362216
#define  FSMC_PMEM2_MEMHOLD2 5113,362308
#define  FSMC_PMEM2_MEMHOLD2_0 5114,362439
#define  FSMC_PMEM2_MEMHOLD2_1 5115,362529
#define  FSMC_PMEM2_MEMHOLD2_2 5116,362619
#define  FSMC_PMEM2_MEMHOLD2_3 5117,362709
#define  FSMC_PMEM2_MEMHOLD2_4 5118,362799
#define  FSMC_PMEM2_MEMHOLD2_5 5119,362889
#define  FSMC_PMEM2_MEMHOLD2_6 5120,362979
#define  FSMC_PMEM2_MEMHOLD2_7 5121,363069
#define  FSMC_PMEM2_MEMHIZ2 5123,363161
#define  FSMC_PMEM2_MEMHIZ2_0 5124,363298
#define  FSMC_PMEM2_MEMHIZ2_1 5125,363388
#define  FSMC_PMEM2_MEMHIZ2_2 5126,363478
#define  FSMC_PMEM2_MEMHIZ2_3 5127,363568
#define  FSMC_PMEM2_MEMHIZ2_4 5128,363658
#define  FSMC_PMEM2_MEMHIZ2_5 5129,363748
#define  FSMC_PMEM2_MEMHIZ2_6 5130,363838
#define  FSMC_PMEM2_MEMHIZ2_7 5131,363928
#define  FSMC_PMEM3_MEMSET3 5134,364102
#define  FSMC_PMEM3_MEMSET3_0 5135,364233
#define  FSMC_PMEM3_MEMSET3_1 5136,364323
#define  FSMC_PMEM3_MEMSET3_2 5137,364413
#define  FSMC_PMEM3_MEMSET3_3 5138,364503
#define  FSMC_PMEM3_MEMSET3_4 5139,364593
#define  FSMC_PMEM3_MEMSET3_5 5140,364683
#define  FSMC_PMEM3_MEMSET3_6 5141,364773
#define  FSMC_PMEM3_MEMSET3_7 5142,364863
#define  FSMC_PMEM3_MEMWAIT3 5144,364955
#define  FSMC_PMEM3_MEMWAIT3_0 5145,365086
#define  FSMC_PMEM3_MEMWAIT3_1 5146,365176
#define  FSMC_PMEM3_MEMWAIT3_2 5147,365266
#define  FSMC_PMEM3_MEMWAIT3_3 5148,365356
#define  FSMC_PMEM3_MEMWAIT3_4 5149,365446
#define  FSMC_PMEM3_MEMWAIT3_5 5150,365536
#define  FSMC_PMEM3_MEMWAIT3_6 5151,365626
#define  FSMC_PMEM3_MEMWAIT3_7 5152,365716
#define  FSMC_PMEM3_MEMHOLD3 5154,365808
#define  FSMC_PMEM3_MEMHOLD3_0 5155,365939
#define  FSMC_PMEM3_MEMHOLD3_1 5156,366029
#define  FSMC_PMEM3_MEMHOLD3_2 5157,366119
#define  FSMC_PMEM3_MEMHOLD3_3 5158,366209
#define  FSMC_PMEM3_MEMHOLD3_4 5159,366299
#define  FSMC_PMEM3_MEMHOLD3_5 5160,366389
#define  FSMC_PMEM3_MEMHOLD3_6 5161,366479
#define  FSMC_PMEM3_MEMHOLD3_7 5162,366569
#define  FSMC_PMEM3_MEMHIZ3 5164,366661
#define  FSMC_PMEM3_MEMHIZ3_0 5165,366798
#define  FSMC_PMEM3_MEMHIZ3_1 5166,366888
#define  FSMC_PMEM3_MEMHIZ3_2 5167,366978
#define  FSMC_PMEM3_MEMHIZ3_3 5168,367068
#define  FSMC_PMEM3_MEMHIZ3_4 5169,367158
#define  FSMC_PMEM3_MEMHIZ3_5 5170,367248
#define  FSMC_PMEM3_MEMHIZ3_6 5171,367338
#define  FSMC_PMEM3_MEMHIZ3_7 5172,367428
#define  FSMC_PMEM4_MEMSET4 5175,367602
#define  FSMC_PMEM4_MEMSET4_0 5176,367733
#define  FSMC_PMEM4_MEMSET4_1 5177,367823
#define  FSMC_PMEM4_MEMSET4_2 5178,367913
#define  FSMC_PMEM4_MEMSET4_3 5179,368003
#define  FSMC_PMEM4_MEMSET4_4 5180,368093
#define  FSMC_PMEM4_MEMSET4_5 5181,368183
#define  FSMC_PMEM4_MEMSET4_6 5182,368273
#define  FSMC_PMEM4_MEMSET4_7 5183,368363
#define  FSMC_PMEM4_MEMWAIT4 5185,368455
#define  FSMC_PMEM4_MEMWAIT4_0 5186,368586
#define  FSMC_PMEM4_MEMWAIT4_1 5187,368676
#define  FSMC_PMEM4_MEMWAIT4_2 5188,368766
#define  FSMC_PMEM4_MEMWAIT4_3 5189,368856
#define  FSMC_PMEM4_MEMWAIT4_4 5190,368946
#define  FSMC_PMEM4_MEMWAIT4_5 5191,369036
#define  FSMC_PMEM4_MEMWAIT4_6 5192,369126
#define  FSMC_PMEM4_MEMWAIT4_7 5193,369216
#define  FSMC_PMEM4_MEMHOLD4 5195,369308
#define  FSMC_PMEM4_MEMHOLD4_0 5196,369439
#define  FSMC_PMEM4_MEMHOLD4_1 5197,369529
#define  FSMC_PMEM4_MEMHOLD4_2 5198,369619
#define  FSMC_PMEM4_MEMHOLD4_3 5199,369709
#define  FSMC_PMEM4_MEMHOLD4_4 5200,369799
#define  FSMC_PMEM4_MEMHOLD4_5 5201,369889
#define  FSMC_PMEM4_MEMHOLD4_6 5202,369979
#define  FSMC_PMEM4_MEMHOLD4_7 5203,370069
#define  FSMC_PMEM4_MEMHIZ4 5205,370161
#define  FSMC_PMEM4_MEMHIZ4_0 5206,370298
#define  FSMC_PMEM4_MEMHIZ4_1 5207,370388
#define  FSMC_PMEM4_MEMHIZ4_2 5208,370478
#define  FSMC_PMEM4_MEMHIZ4_3 5209,370568
#define  FSMC_PMEM4_MEMHIZ4_4 5210,370658
#define  FSMC_PMEM4_MEMHIZ4_5 5211,370748
#define  FSMC_PMEM4_MEMHIZ4_6 5212,370838
#define  FSMC_PMEM4_MEMHIZ4_7 5213,370928
#define  FSMC_PATT2_ATTSET2 5216,371102
#define  FSMC_PATT2_ATTSET2_0 5217,371236
#define  FSMC_PATT2_ATTSET2_1 5218,371326
#define  FSMC_PATT2_ATTSET2_2 5219,371416
#define  FSMC_PATT2_ATTSET2_3 5220,371506
#define  FSMC_PATT2_ATTSET2_4 5221,371596
#define  FSMC_PATT2_ATTSET2_5 5222,371686
#define  FSMC_PATT2_ATTSET2_6 5223,371776
#define  FSMC_PATT2_ATTSET2_7 5224,371866
#define  FSMC_PATT2_ATTWAIT2 5226,371958
#define  FSMC_PATT2_ATTWAIT2_0 5227,372092
#define  FSMC_PATT2_ATTWAIT2_1 5228,372182
#define  FSMC_PATT2_ATTWAIT2_2 5229,372272
#define  FSMC_PATT2_ATTWAIT2_3 5230,372362
#define  FSMC_PATT2_ATTWAIT2_4 5231,372452
#define  FSMC_PATT2_ATTWAIT2_5 5232,372542
#define  FSMC_PATT2_ATTWAIT2_6 5233,372632
#define  FSMC_PATT2_ATTWAIT2_7 5234,372722
#define  FSMC_PATT2_ATTHOLD2 5236,372814
#define  FSMC_PATT2_ATTHOLD2_0 5237,372948
#define  FSMC_PATT2_ATTHOLD2_1 5238,373038
#define  FSMC_PATT2_ATTHOLD2_2 5239,373128
#define  FSMC_PATT2_ATTHOLD2_3 5240,373218
#define  FSMC_PATT2_ATTHOLD2_4 5241,373308
#define  FSMC_PATT2_ATTHOLD2_5 5242,373398
#define  FSMC_PATT2_ATTHOLD2_6 5243,373488
#define  FSMC_PATT2_ATTHOLD2_7 5244,373578
#define  FSMC_PATT2_ATTHIZ2 5246,373670
#define  FSMC_PATT2_ATTHIZ2_0 5247,373810
#define  FSMC_PATT2_ATTHIZ2_1 5248,373900
#define  FSMC_PATT2_ATTHIZ2_2 5249,373990
#define  FSMC_PATT2_ATTHIZ2_3 5250,374080
#define  FSMC_PATT2_ATTHIZ2_4 5251,374170
#define  FSMC_PATT2_ATTHIZ2_5 5252,374260
#define  FSMC_PATT2_ATTHIZ2_6 5253,374350
#define  FSMC_PATT2_ATTHIZ2_7 5254,374440
#define  FSMC_PATT3_ATTSET3 5257,374614
#define  FSMC_PATT3_ATTSET3_0 5258,374748
#define  FSMC_PATT3_ATTSET3_1 5259,374838
#define  FSMC_PATT3_ATTSET3_2 5260,374928
#define  FSMC_PATT3_ATTSET3_3 5261,375018
#define  FSMC_PATT3_ATTSET3_4 5262,375108
#define  FSMC_PATT3_ATTSET3_5 5263,375198
#define  FSMC_PATT3_ATTSET3_6 5264,375288
#define  FSMC_PATT3_ATTSET3_7 5265,375378
#define  FSMC_PATT3_ATTWAIT3 5267,375470
#define  FSMC_PATT3_ATTWAIT3_0 5268,375604
#define  FSMC_PATT3_ATTWAIT3_1 5269,375694
#define  FSMC_PATT3_ATTWAIT3_2 5270,375784
#define  FSMC_PATT3_ATTWAIT3_3 5271,375874
#define  FSMC_PATT3_ATTWAIT3_4 5272,375964
#define  FSMC_PATT3_ATTWAIT3_5 5273,376054
#define  FSMC_PATT3_ATTWAIT3_6 5274,376144
#define  FSMC_PATT3_ATTWAIT3_7 5275,376234
#define  FSMC_PATT3_ATTHOLD3 5277,376326
#define  FSMC_PATT3_ATTHOLD3_0 5278,376460
#define  FSMC_PATT3_ATTHOLD3_1 5279,376550
#define  FSMC_PATT3_ATTHOLD3_2 5280,376640
#define  FSMC_PATT3_ATTHOLD3_3 5281,376730
#define  FSMC_PATT3_ATTHOLD3_4 5282,376820
#define  FSMC_PATT3_ATTHOLD3_5 5283,376910
#define  FSMC_PATT3_ATTHOLD3_6 5284,377000
#define  FSMC_PATT3_ATTHOLD3_7 5285,377090
#define  FSMC_PATT3_ATTHIZ3 5287,377182
#define  FSMC_PATT3_ATTHIZ3_0 5288,377322
#define  FSMC_PATT3_ATTHIZ3_1 5289,377412
#define  FSMC_PATT3_ATTHIZ3_2 5290,377502
#define  FSMC_PATT3_ATTHIZ3_3 5291,377592
#define  FSMC_PATT3_ATTHIZ3_4 5292,377682
#define  FSMC_PATT3_ATTHIZ3_5 5293,377772
#define  FSMC_PATT3_ATTHIZ3_6 5294,377862
#define  FSMC_PATT3_ATTHIZ3_7 5295,377952
#define  FSMC_PATT4_ATTSET4 5298,378126
#define  FSMC_PATT4_ATTSET4_0 5299,378260
#define  FSMC_PATT4_ATTSET4_1 5300,378350
#define  FSMC_PATT4_ATTSET4_2 5301,378440
#define  FSMC_PATT4_ATTSET4_3 5302,378530
#define  FSMC_PATT4_ATTSET4_4 5303,378620
#define  FSMC_PATT4_ATTSET4_5 5304,378710
#define  FSMC_PATT4_ATTSET4_6 5305,378800
#define  FSMC_PATT4_ATTSET4_7 5306,378890
#define  FSMC_PATT4_ATTWAIT4 5308,378982
#define  FSMC_PATT4_ATTWAIT4_0 5309,379116
#define  FSMC_PATT4_ATTWAIT4_1 5310,379206
#define  FSMC_PATT4_ATTWAIT4_2 5311,379296
#define  FSMC_PATT4_ATTWAIT4_3 5312,379386
#define  FSMC_PATT4_ATTWAIT4_4 5313,379476
#define  FSMC_PATT4_ATTWAIT4_5 5314,379566
#define  FSMC_PATT4_ATTWAIT4_6 5315,379656
#define  FSMC_PATT4_ATTWAIT4_7 5316,379746
#define  FSMC_PATT4_ATTHOLD4 5318,379838
#define  FSMC_PATT4_ATTHOLD4_0 5319,379972
#define  FSMC_PATT4_ATTHOLD4_1 5320,380062
#define  FSMC_PATT4_ATTHOLD4_2 5321,380152
#define  FSMC_PATT4_ATTHOLD4_3 5322,380242
#define  FSMC_PATT4_ATTHOLD4_4 5323,380332
#define  FSMC_PATT4_ATTHOLD4_5 5324,380422
#define  FSMC_PATT4_ATTHOLD4_6 5325,380512
#define  FSMC_PATT4_ATTHOLD4_7 5326,380602
#define  FSMC_PATT4_ATTHIZ4 5328,380694
#define  FSMC_PATT4_ATTHIZ4_0 5329,380834
#define  FSMC_PATT4_ATTHIZ4_1 5330,380924
#define  FSMC_PATT4_ATTHIZ4_2 5331,381014
#define  FSMC_PATT4_ATTHIZ4_3 5332,381104
#define  FSMC_PATT4_ATTHIZ4_4 5333,381194
#define  FSMC_PATT4_ATTHIZ4_5 5334,381284
#define  FSMC_PATT4_ATTHIZ4_6 5335,381374
#define  FSMC_PATT4_ATTHIZ4_7 5336,381464
#define  FSMC_PIO4_IOSET4 5339,381638
#define  FSMC_PIO4_IOSET4_0 5340,381758
#define  FSMC_PIO4_IOSET4_1 5341,381848
#define  FSMC_PIO4_IOSET4_2 5342,381938
#define  FSMC_PIO4_IOSET4_3 5343,382028
#define  FSMC_PIO4_IOSET4_4 5344,382118
#define  FSMC_PIO4_IOSET4_5 5345,382208
#define  FSMC_PIO4_IOSET4_6 5346,382298
#define  FSMC_PIO4_IOSET4_7 5347,382388
#define  FSMC_PIO4_IOWAIT4 5349,382480
#define  FSMC_PIO4_IOWAIT4_0 5350,382600
#define  FSMC_PIO4_IOWAIT4_1 5351,382690
#define  FSMC_PIO4_IOWAIT4_2 5352,382780
#define  FSMC_PIO4_IOWAIT4_3 5353,382870
#define  FSMC_PIO4_IOWAIT4_4 5354,382960
#define  FSMC_PIO4_IOWAIT4_5 5355,383050
#define  FSMC_PIO4_IOWAIT4_6 5356,383140
#define  FSMC_PIO4_IOWAIT4_7 5357,383230
#define  FSMC_PIO4_IOHOLD4 5359,383322
#define  FSMC_PIO4_IOHOLD4_0 5360,383442
#define  FSMC_PIO4_IOHOLD4_1 5361,383532
#define  FSMC_PIO4_IOHOLD4_2 5362,383622
#define  FSMC_PIO4_IOHOLD4_3 5363,383712
#define  FSMC_PIO4_IOHOLD4_4 5364,383802
#define  FSMC_PIO4_IOHOLD4_5 5365,383892
#define  FSMC_PIO4_IOHOLD4_6 5366,383982
#define  FSMC_PIO4_IOHOLD4_7 5367,384072
#define  FSMC_PIO4_IOHIZ4 5369,384164
#define  FSMC_PIO4_IOHIZ4_0 5370,384290
#define  FSMC_PIO4_IOHIZ4_1 5371,384380
#define  FSMC_PIO4_IOHIZ4_2 5372,384470
#define  FSMC_PIO4_IOHIZ4_3 5373,384560
#define  FSMC_PIO4_IOHIZ4_4 5374,384650
#define  FSMC_PIO4_IOHIZ4_5 5375,384740
#define  FSMC_PIO4_IOHIZ4_6 5376,384830
#define  FSMC_PIO4_IOHIZ4_7 5377,384920
#define  FSMC_ECCR2_ECC2 5380,385094
#define  FSMC_ECCR3_ECC3 5383,385273
#define  SDIO_POWER_PWRCTRL 5392,385864
#define  SDIO_POWER_PWRCTRL_0 5393,385994
#define  SDIO_POWER_PWRCTRL_1 5394,386084
#define  SDIO_CLKCR_CLKDIV 5397,386258
#define  SDIO_CLKCR_CLKEN 5398,386362
#define  SDIO_CLKCR_PWRSAV 5399,386463
#define  SDIO_CLKCR_BYPASS 5400,386578
#define  SDIO_CLKCR_WIDBUS 5402,386696
#define  SDIO_CLKCR_WIDBUS_0 5403,386824
#define  SDIO_CLKCR_WIDBUS_1 5404,386914
#define  SDIO_CLKCR_NEGEDGE 5406,387006
#define  SDIO_CLKCR_HWFC_EN 5407,387122
#define  SDIO_ARG_CMDARG 5410,387313
#define  SDIO_CMD_CMDINDEX 5413,387502
#define  SDIO_CMD_WAITRESP 5415,387602
#define  SDIO_CMD_WAITRESP_0 5416,387730
#define  SDIO_CMD_WAITRESP_1 5417,387821
#define  SDIO_CMD_WAITINT 5419,387914
#define  SDIO_CMD_WAITPEND 5420,388031
#define  SDIO_CMD_CPSMEN 5421,388178
#define  SDIO_CMD_SDIOSUSPEND 5422,388307
#define  SDIO_CMD_ENCMDCOMPL 5423,388414
#define  SDIO_CMD_NIEN 5424,388520
#define  SDIO_CMD_CEATACMD 5425,388625
#define  SDIO_RESPCMD_RESPCMD 5428,388808
#define  SDIO_RESP0_CARDSTATUS0 5431,388999
#define  SDIO_RESP1_CARDSTATUS1 5434,389179
#define  SDIO_RESP2_CARDSTATUS2 5437,389359
#define  SDIO_RESP3_CARDSTATUS3 5440,389539
#define  SDIO_RESP4_CARDSTATUS4 5443,389719
#define  SDIO_DTIMER_DATATIME 5446,389899
#define  SDIO_DLEN_DATALENGTH 5449,390088
#define  SDIO_DCTRL_DTEN 5452,390274
#define  SDIO_DCTRL_DTDIR 5453,390384
#define  SDIO_DCTRL_DTMODE 5454,390502
#define  SDIO_DCTRL_DMAEN 5455,390615
#define  SDIO_DCTRL_DBLOCKSIZE 5457,390717
#define  SDIO_DCTRL_DBLOCKSIZE_0 5458,390840
#define  SDIO_DCTRL_DBLOCKSIZE_1 5459,390930
#define  SDIO_DCTRL_DBLOCKSIZE_2 5460,391020
#define  SDIO_DCTRL_DBLOCKSIZE_3 5461,391110
#define  SDIO_DCTRL_RWSTART 5463,391202
#define  SDIO_DCTRL_RWSTOP 5464,391302
#define  SDIO_DCTRL_RWMOD 5465,391401
#define  SDIO_DCTRL_SDIOEN 5466,391500
#define  SDIO_DCOUNT_DATACOUNT 5469,391692
#define  SDIO_STA_CCRCFAIL 5472,391877
#define  SDIO_STA_DCRCFAIL 5473,392006
#define  SDIO_STA_CTIMEOUT 5474,392134
#define  SDIO_STA_DTIMEOUT 5475,392243
#define  SDIO_STA_TXUNDERR 5476,392340
#define  SDIO_STA_RXOVERR 5477,392453
#define  SDIO_STA_CMDREND 5478,392565
#define  SDIO_STA_CMDSENT 5479,392694
#define  SDIO_STA_DATAEND 5480,392814
#define  SDIO_STA_STBITERR 5481,392942
#define  SDIO_STA_DBCKEND 5482,393086
#define  SDIO_STA_CMDACT 5483,393214
#define  SDIO_STA_TXACT 5484,393327
#define  SDIO_STA_RXACT 5485,393437
#define  SDIO_STA_TXFIFOHE 5486,393546
#define  SDIO_STA_RXFIFOHF 5487,393702
#define  SDIO_STA_TXFIFOF 5488,393849
#define  SDIO_STA_RXFIFOF 5489,393952
#define  SDIO_STA_TXFIFOE 5490,394054
#define  SDIO_STA_RXFIFOE 5491,394158
#define  SDIO_STA_TXDAVL 5492,394261
#define  SDIO_STA_RXDAVL 5493,394377
#define  SDIO_STA_SDIOIT 5494,394492
#define  SDIO_STA_CEATAEND 5495,394600
#define  SDIO_ICR_CCRCFAILC 5498,394820
#define  SDIO_ICR_DCRCFAILC 5499,394928
#define  SDIO_ICR_CTIMEOUTC 5500,395036
#define  SDIO_ICR_DTIMEOUTC 5501,395144
#define  SDIO_ICR_TXUNDERRC 5502,395252
#define  SDIO_ICR_RXOVERRC 5503,395360
#define  SDIO_ICR_CMDRENDC 5504,395467
#define  SDIO_ICR_CMDSENTC 5505,395574
#define  SDIO_ICR_DATAENDC 5506,395681
#define  SDIO_ICR_STBITERRC 5507,395788
#define  SDIO_ICR_DBCKENDC 5508,395896
#define  SDIO_ICR_SDIOITC 5509,396003
#define  SDIO_ICR_CEATAENDC 5510,396109
#define  SDIO_MASK_CCRCFAILIE 5513,396301
#define  SDIO_MASK_DCRCFAILIE 5514,396419
#define  SDIO_MASK_CTIMEOUTIE 5515,396534
#define  SDIO_MASK_DTIMEOUTIE 5516,396651
#define  SDIO_MASK_TXUNDERRIE 5517,396765
#define  SDIO_MASK_RXOVERRIE 5518,396889
#define  SDIO_MASK_CMDRENDIE 5519,397012
#define  SDIO_MASK_CMDSENTIE 5520,397139
#define  SDIO_MASK_DATAENDIE 5521,397253
#define  SDIO_MASK_STBITERRIE 5522,397363
#define  SDIO_MASK_DBCKENDIE 5523,397480
#define  SDIO_MASK_CMDACTIE 5524,397596
#define  SDIO_MASK_TXACTIE 5525,397712
#define  SDIO_MASK_RXACTIE 5526,397834
#define  SDIO_MASK_TXFIFOHEIE 5527,397956
#define  SDIO_MASK_RXFIFOHFIE 5528,398076
#define  SDIO_MASK_TXFIFOFIE 5529,398195
#define  SDIO_MASK_RXFIFOFIE 5530,398309
#define  SDIO_MASK_TXFIFOEIE 5531,398423
#define  SDIO_MASK_RXFIFOEIE 5532,398538
#define  SDIO_MASK_TXDAVLIE 5533,398653
#define  SDIO_MASK_RXDAVLIE 5534,398780
#define  SDIO_MASK_SDIOITIE 5535,398907
#define  SDIO_MASK_CEATAENDIE 5536,399037
#define  SDIO_FIFOCNT_FIFOCOUNT 5539,399264
#define  SDIO_FIFO_FIFODATA 5542,399497
#define  USB_EP0R_EA 5552,400145
#define  USB_EP0R_STAT_TX 5554,400248
#define  USB_EP0R_STAT_TX_0 5555,400392
#define  USB_EP0R_STAT_TX_1 5556,400482
#define  USB_EP0R_DTOG_TX 5558,400574
#define  USB_EP0R_CTR_TX 5559,400698
#define  USB_EP0R_EP_KIND 5560,400816
#define  USB_EP0R_EP_TYPE 5562,400916
#define  USB_EP0R_EP_TYPE_0 5563,401034
#define  USB_EP0R_EP_TYPE_1 5564,401124
#define  USB_EP0R_SETUP 5566,401216
#define  USB_EP0R_STAT_RX 5568,401330
#define  USB_EP0R_STAT_RX_0 5569,401471
#define  USB_EP0R_STAT_RX_1 5570,401561
#define  USB_EP0R_DTOG_RX 5572,401653
#define  USB_EP0R_CTR_RX 5573,401774
#define  USB_EP1R_EA 5576,401973
#define  USB_EP1R_STAT_TX 5578,402076
#define  USB_EP1R_STAT_TX_0 5579,402220
#define  USB_EP1R_STAT_TX_1 5580,402310
#define  USB_EP1R_DTOG_TX 5582,402402
#define  USB_EP1R_CTR_TX 5583,402526
#define  USB_EP1R_EP_KIND 5584,402644
#define  USB_EP1R_EP_TYPE 5586,402744
#define  USB_EP1R_EP_TYPE_0 5587,402862
#define  USB_EP1R_EP_TYPE_1 5588,402952
#define  USB_EP1R_SETUP 5590,403044
#define  USB_EP1R_STAT_RX 5592,403158
#define  USB_EP1R_STAT_RX_0 5593,403299
#define  USB_EP1R_STAT_RX_1 5594,403389
#define  USB_EP1R_DTOG_RX 5596,403481
#define  USB_EP1R_CTR_RX 5597,403602
#define  USB_EP2R_EA 5600,403801
#define  USB_EP2R_STAT_TX 5602,403904
#define  USB_EP2R_STAT_TX_0 5603,404048
#define  USB_EP2R_STAT_TX_1 5604,404138
#define  USB_EP2R_DTOG_TX 5606,404230
#define  USB_EP2R_CTR_TX 5607,404354
#define  USB_EP2R_EP_KIND 5608,404472
#define  USB_EP2R_EP_TYPE 5610,404572
#define  USB_EP2R_EP_TYPE_0 5611,404690
#define  USB_EP2R_EP_TYPE_1 5612,404780
#define  USB_EP2R_SETUP 5614,404872
#define  USB_EP2R_STAT_RX 5616,404986
#define  USB_EP2R_STAT_RX_0 5617,405127
#define  USB_EP2R_STAT_RX_1 5618,405217
#define  USB_EP2R_DTOG_RX 5620,405309
#define  USB_EP2R_CTR_RX 5621,405430
#define  USB_EP3R_EA 5624,405629
#define  USB_EP3R_STAT_TX 5626,405732
#define  USB_EP3R_STAT_TX_0 5627,405876
#define  USB_EP3R_STAT_TX_1 5628,405966
#define  USB_EP3R_DTOG_TX 5630,406058
#define  USB_EP3R_CTR_TX 5631,406182
#define  USB_EP3R_EP_KIND 5632,406300
#define  USB_EP3R_EP_TYPE 5634,406400
#define  USB_EP3R_EP_TYPE_0 5635,406518
#define  USB_EP3R_EP_TYPE_1 5636,406608
#define  USB_EP3R_SETUP 5638,406700
#define  USB_EP3R_STAT_RX 5640,406814
#define  USB_EP3R_STAT_RX_0 5641,406955
#define  USB_EP3R_STAT_RX_1 5642,407045
#define  USB_EP3R_DTOG_RX 5644,407137
#define  USB_EP3R_CTR_RX 5645,407258
#define  USB_EP4R_EA 5648,407457
#define  USB_EP4R_STAT_TX 5650,407560
#define  USB_EP4R_STAT_TX_0 5651,407704
#define  USB_EP4R_STAT_TX_1 5652,407794
#define  USB_EP4R_DTOG_TX 5654,407886
#define  USB_EP4R_CTR_TX 5655,408010
#define  USB_EP4R_EP_KIND 5656,408128
#define  USB_EP4R_EP_TYPE 5658,408228
#define  USB_EP4R_EP_TYPE_0 5659,408346
#define  USB_EP4R_EP_TYPE_1 5660,408436
#define  USB_EP4R_SETUP 5662,408528
#define  USB_EP4R_STAT_RX 5664,408642
#define  USB_EP4R_STAT_RX_0 5665,408783
#define  USB_EP4R_STAT_RX_1 5666,408873
#define  USB_EP4R_DTOG_RX 5668,408965
#define  USB_EP4R_CTR_RX 5669,409086
#define  USB_EP5R_EA 5672,409285
#define  USB_EP5R_STAT_TX 5674,409388
#define  USB_EP5R_STAT_TX_0 5675,409532
#define  USB_EP5R_STAT_TX_1 5676,409622
#define  USB_EP5R_DTOG_TX 5678,409714
#define  USB_EP5R_CTR_TX 5679,409838
#define  USB_EP5R_EP_KIND 5680,409956
#define  USB_EP5R_EP_TYPE 5682,410056
#define  USB_EP5R_EP_TYPE_0 5683,410174
#define  USB_EP5R_EP_TYPE_1 5684,410264
#define  USB_EP5R_SETUP 5686,410356
#define  USB_EP5R_STAT_RX 5688,410470
#define  USB_EP5R_STAT_RX_0 5689,410611
#define  USB_EP5R_STAT_RX_1 5690,410701
#define  USB_EP5R_DTOG_RX 5692,410793
#define  USB_EP5R_CTR_RX 5693,410914
#define  USB_EP6R_EA 5696,411113
#define  USB_EP6R_STAT_TX 5698,411216
#define  USB_EP6R_STAT_TX_0 5699,411360
#define  USB_EP6R_STAT_TX_1 5700,411450
#define  USB_EP6R_DTOG_TX 5702,411542
#define  USB_EP6R_CTR_TX 5703,411666
#define  USB_EP6R_EP_KIND 5704,411784
#define  USB_EP6R_EP_TYPE 5706,411884
#define  USB_EP6R_EP_TYPE_0 5707,412002
#define  USB_EP6R_EP_TYPE_1 5708,412092
#define  USB_EP6R_SETUP 5710,412184
#define  USB_EP6R_STAT_RX 5712,412298
#define  USB_EP6R_STAT_RX_0 5713,412439
#define  USB_EP6R_STAT_RX_1 5714,412529
#define  USB_EP6R_DTOG_RX 5716,412621
#define  USB_EP6R_CTR_RX 5717,412742
#define  USB_EP7R_EA 5720,412941
#define  USB_EP7R_STAT_TX 5722,413044
#define  USB_EP7R_STAT_TX_0 5723,413188
#define  USB_EP7R_STAT_TX_1 5724,413278
#define  USB_EP7R_DTOG_TX 5726,413370
#define  USB_EP7R_CTR_TX 5727,413494
#define  USB_EP7R_EP_KIND 5728,413612
#define  USB_EP7R_EP_TYPE 5730,413712
#define  USB_EP7R_EP_TYPE_0 5731,413830
#define  USB_EP7R_EP_TYPE_1 5732,413920
#define  USB_EP7R_SETUP 5734,414012
#define  USB_EP7R_STAT_RX 5736,414126
#define  USB_EP7R_STAT_RX_0 5737,414267
#define  USB_EP7R_STAT_RX_1 5738,414357
#define  USB_EP7R_DTOG_RX 5740,414449
#define  USB_EP7R_CTR_RX 5741,414570
#define  USB_CNTR_FRES 5745,414795
#define  USB_CNTR_PDWN 5746,414895
#define  USB_CNTR_LP_MODE 5747,414990
#define  USB_CNTR_FSUSP 5748,415089
#define  USB_CNTR_RESUME 5749,415187
#define  USB_CNTR_ESOFM 5750,415286
#define  USB_CNTR_SOFM 5751,415409
#define  USB_CNTR_RESETM 5752,415523
#define  USB_CNTR_SUSPM 5753,415628
#define  USB_CNTR_WKUPM 5754,415740
#define  USB_CNTR_ERRM 5755,415846
#define  USB_CNTR_PMAOVRM 5756,415951
#define  USB_CNTR_CTRM 5757,416085
#define  USB_ISTR_EP_ID 5760,416285
#define  USB_ISTR_DIR 5761,416389
#define  USB_ISTR_ESOF 5762,416498
#define  USB_ISTR_SOF 5763,416606
#define  USB_ISTR_RESET 5764,416705
#define  USB_ISTR_SUSP 5765,416807
#define  USB_ISTR_WKUP 5766,416912
#define  USB_ISTR_ERR 5767,417004
#define  USB_ISTR_PMAOVR 5768,417094
#define  USB_ISTR_CTR 5769,417213
#define  USB_FNR_FN 5772,417398
#define  USB_FNR_LSOF 5773,417495
#define  USB_FNR_LCK 5774,417588
#define  USB_FNR_RXDM 5775,417679
#define  USB_FNR_RXDP 5776,417790
#define  USB_DADDR_ADD 5779,417985
#define  USB_DADDR_ADD0 5780,418100
#define  USB_DADDR_ADD1 5781,418190
#define  USB_DADDR_ADD2 5782,418280
#define  USB_DADDR_ADD3 5783,418370
#define  USB_DADDR_ADD4 5784,418460
#define  USB_DADDR_ADD5 5785,418550
#define  USB_DADDR_ADD6 5786,418640
#define  USB_DADDR_EF 5788,418732
#define  USB_BTABLE_BTABLE 5791,418920
#define  USB_ADDR0_TX_ADDR0_TX 5795,419134
#define  USB_ADDR1_TX_ADDR1_TX 5798,419332
#define  USB_ADDR2_TX_ADDR2_TX 5801,419530
#define  USB_ADDR3_TX_ADDR3_TX 5804,419728
#define  USB_ADDR4_TX_ADDR4_TX 5807,419926
#define  USB_ADDR5_TX_ADDR5_TX 5810,420124
#define  USB_ADDR6_TX_ADDR6_TX 5813,420322
#define  USB_ADDR7_TX_ADDR7_TX 5816,420520
#define  USB_COUNT0_TX_COUNT0_TX 5821,420802
#define  USB_COUNT1_TX_COUNT1_TX 5824,420996
#define  USB_COUNT2_TX_COUNT2_TX 5827,421190
#define  USB_COUNT3_TX_COUNT3_TX 5830,421384
#define  USB_COUNT4_TX_COUNT4_TX 5833,421578
#define  USB_COUNT5_TX_COUNT5_TX 5836,421772
#define  USB_COUNT6_TX_COUNT6_TX 5839,421966
#define  USB_COUNT7_TX_COUNT7_TX 5842,422160
#define  USB_COUNT0_TX_0_COUNT0_TX_0 5847,422438
#define  USB_COUNT0_TX_1_COUNT0_TX_1 5850,422638
#define  USB_COUNT1_TX_0_COUNT1_TX_0 5853,422839
#define  USB_COUNT1_TX_1_COUNT1_TX_1 5856,423040
#define  USB_COUNT2_TX_0_COUNT2_TX_0 5859,423242
#define  USB_COUNT2_TX_1_COUNT2_TX_1 5862,423442
#define  USB_COUNT3_TX_0_COUNT3_TX_0 5865,423643
#define  USB_COUNT3_TX_1_COUNT3_TX_1 5868,423843
#define  USB_COUNT4_TX_0_COUNT4_TX_0 5871,424044
#define  USB_COUNT4_TX_1_COUNT4_TX_1 5874,424244
#define  USB_COUNT5_TX_0_COUNT5_TX_0 5877,424445
#define  USB_COUNT5_TX_1_COUNT5_TX_1 5880,424645
#define  USB_COUNT6_TX_0_COUNT6_TX_0 5883,424846
#define  USB_COUNT6_TX_1_COUNT6_TX_1 5886,425046
#define  USB_COUNT7_TX_0_COUNT7_TX_0 5889,425247
#define  USB_COUNT7_TX_1_COUNT7_TX_1 5892,425447
#define  USB_ADDR0_RX_ADDR0_RX 5897,425732
#define  USB_ADDR1_RX_ADDR1_RX 5900,425927
#define  USB_ADDR2_RX_ADDR2_RX 5903,426122
#define  USB_ADDR3_RX_ADDR3_RX 5906,426317
#define  USB_ADDR4_RX_ADDR4_RX 5909,426512
#define  USB_ADDR5_RX_ADDR5_RX 5912,426707
#define  USB_ADDR6_RX_ADDR6_RX 5915,426902
#define  USB_ADDR7_RX_ADDR7_RX 5918,427097
#define  USB_COUNT0_RX_COUNT0_RX 5923,427376
#define  USB_COUNT0_RX_NUM_BLOCK 5925,427483
#define  USB_COUNT0_RX_NUM_BLOCK_0 5926,427606
#define  USB_COUNT0_RX_NUM_BLOCK_1 5927,427696
#define  USB_COUNT0_RX_NUM_BLOCK_2 5928,427786
#define  USB_COUNT0_RX_NUM_BLOCK_3 5929,427876
#define  USB_COUNT0_RX_NUM_BLOCK_4 5930,427966
#define  USB_COUNT0_RX_BLSIZE 5932,428058
#define  USB_COUNT1_RX_COUNT1_RX 5935,428237
#define  USB_COUNT1_RX_NUM_BLOCK 5937,428344
#define  USB_COUNT1_RX_NUM_BLOCK_0 5938,428467
#define  USB_COUNT1_RX_NUM_BLOCK_1 5939,428557
#define  USB_COUNT1_RX_NUM_BLOCK_2 5940,428647
#define  USB_COUNT1_RX_NUM_BLOCK_3 5941,428737
#define  USB_COUNT1_RX_NUM_BLOCK_4 5942,428827
#define  USB_COUNT1_RX_BLSIZE 5944,428919
#define  USB_COUNT2_RX_COUNT2_RX 5947,429098
#define  USB_COUNT2_RX_NUM_BLOCK 5949,429205
#define  USB_COUNT2_RX_NUM_BLOCK_0 5950,429328
#define  USB_COUNT2_RX_NUM_BLOCK_1 5951,429418
#define  USB_COUNT2_RX_NUM_BLOCK_2 5952,429508
#define  USB_COUNT2_RX_NUM_BLOCK_3 5953,429598
#define  USB_COUNT2_RX_NUM_BLOCK_4 5954,429688
#define  USB_COUNT2_RX_BLSIZE 5956,429780
#define  USB_COUNT3_RX_COUNT3_RX 5959,429959
#define  USB_COUNT3_RX_NUM_BLOCK 5961,430066
#define  USB_COUNT3_RX_NUM_BLOCK_0 5962,430189
#define  USB_COUNT3_RX_NUM_BLOCK_1 5963,430279
#define  USB_COUNT3_RX_NUM_BLOCK_2 5964,430369
#define  USB_COUNT3_RX_NUM_BLOCK_3 5965,430459
#define  USB_COUNT3_RX_NUM_BLOCK_4 5966,430549
#define  USB_COUNT3_RX_BLSIZE 5968,430641
#define  USB_COUNT4_RX_COUNT4_RX 5971,430820
#define  USB_COUNT4_RX_NUM_BLOCK 5973,430927
#define  USB_COUNT4_RX_NUM_BLOCK_0 5974,431050
#define  USB_COUNT4_RX_NUM_BLOCK_1 5975,431140
#define  USB_COUNT4_RX_NUM_BLOCK_2 5976,431230
#define  USB_COUNT4_RX_NUM_BLOCK_3 5977,431320
#define  USB_COUNT4_RX_NUM_BLOCK_4 5978,431410
#define  USB_COUNT4_RX_BLSIZE 5980,431502
#define  USB_COUNT5_RX_COUNT5_RX 5983,431681
#define  USB_COUNT5_RX_NUM_BLOCK 5985,431788
#define  USB_COUNT5_RX_NUM_BLOCK_0 5986,431911
#define  USB_COUNT5_RX_NUM_BLOCK_1 5987,432001
#define  USB_COUNT5_RX_NUM_BLOCK_2 5988,432091
#define  USB_COUNT5_RX_NUM_BLOCK_3 5989,432181
#define  USB_COUNT5_RX_NUM_BLOCK_4 5990,432271
#define  USB_COUNT5_RX_BLSIZE 5992,432363
#define  USB_COUNT6_RX_COUNT6_RX 5995,432542
#define  USB_COUNT6_RX_NUM_BLOCK 5997,432649
#define  USB_COUNT6_RX_NUM_BLOCK_0 5998,432772
#define  USB_COUNT6_RX_NUM_BLOCK_1 5999,432862
#define  USB_COUNT6_RX_NUM_BLOCK_2 6000,432952
#define  USB_COUNT6_RX_NUM_BLOCK_3 6001,433042
#define  USB_COUNT6_RX_NUM_BLOCK_4 6002,433132
#define  USB_COUNT6_RX_BLSIZE 6004,433224
#define  USB_COUNT7_RX_COUNT7_RX 6007,433403
#define  USB_COUNT7_RX_NUM_BLOCK 6009,433510
#define  USB_COUNT7_RX_NUM_BLOCK_0 6010,433633
#define  USB_COUNT7_RX_NUM_BLOCK_1 6011,433723
#define  USB_COUNT7_RX_NUM_BLOCK_2 6012,433813
#define  USB_COUNT7_RX_NUM_BLOCK_3 6013,433903
#define  USB_COUNT7_RX_NUM_BLOCK_4 6014,433993
#define  USB_COUNT7_RX_BLSIZE 6016,434085
#define  USB_COUNT0_RX_0_COUNT0_RX_0 6021,434348
#define  USB_COUNT0_RX_0_NUM_BLOCK_0 6023,434461
#define  USB_COUNT0_RX_0_NUM_BLOCK_0_0 6024,434592
#define  USB_COUNT0_RX_0_NUM_BLOCK_0_1 6025,434682
#define  USB_COUNT0_RX_0_NUM_BLOCK_0_2 6026,434772
#define  USB_COUNT0_RX_0_NUM_BLOCK_0_3 6027,434862
#define  USB_COUNT0_RX_0_NUM_BLOCK_0_4 6028,434952
#define  USB_COUNT0_RX_0_BLSIZE_0 6030,435044
#define  USB_COUNT0_RX_1_COUNT0_RX_1 6033,435229
#define  USB_COUNT0_RX_1_NUM_BLOCK_1 6035,435343
#define  USB_COUNT0_RX_1_NUM_BLOCK_1_0 6036,435475
#define  USB_COUNT0_RX_1_NUM_BLOCK_1_1 6037,435565
#define  USB_COUNT0_RX_1_NUM_BLOCK_1_2 6038,435655
#define  USB_COUNT0_RX_1_NUM_BLOCK_1_3 6039,435745
#define  USB_COUNT0_RX_1_NUM_BLOCK_1_4 6040,435835
#define  USB_COUNT0_RX_1_BLSIZE_1 6042,435927
#define  USB_COUNT1_RX_0_COUNT1_RX_0 6045,436113
#define  USB_COUNT1_RX_0_NUM_BLOCK_0 6047,436226
#define  USB_COUNT1_RX_0_NUM_BLOCK_0_0 6048,436357
#define  USB_COUNT1_RX_0_NUM_BLOCK_0_1 6049,436447
#define  USB_COUNT1_RX_0_NUM_BLOCK_0_2 6050,436537
#define  USB_COUNT1_RX_0_NUM_BLOCK_0_3 6051,436627
#define  USB_COUNT1_RX_0_NUM_BLOCK_0_4 6052,436717
#define  USB_COUNT1_RX_0_BLSIZE_0 6054,436809
#define  USB_COUNT1_RX_1_COUNT1_RX_1 6057,436994
#define  USB_COUNT1_RX_1_NUM_BLOCK_1 6059,437108
#define  USB_COUNT1_RX_1_NUM_BLOCK_1_0 6060,437240
#define  USB_COUNT1_RX_1_NUM_BLOCK_1_1 6061,437330
#define  USB_COUNT1_RX_1_NUM_BLOCK_1_2 6062,437420
#define  USB_COUNT1_RX_1_NUM_BLOCK_1_3 6063,437510
#define  USB_COUNT1_RX_1_NUM_BLOCK_1_4 6064,437600
#define  USB_COUNT1_RX_1_BLSIZE_1 6066,437692
#define  USB_COUNT2_RX_0_COUNT2_RX_0 6069,437878
#define  USB_COUNT2_RX_0_NUM_BLOCK_0 6071,437991
#define  USB_COUNT2_RX_0_NUM_BLOCK_0_0 6072,438122
#define  USB_COUNT2_RX_0_NUM_BLOCK_0_1 6073,438212
#define  USB_COUNT2_RX_0_NUM_BLOCK_0_2 6074,438302
#define  USB_COUNT2_RX_0_NUM_BLOCK_0_3 6075,438392
#define  USB_COUNT2_RX_0_NUM_BLOCK_0_4 6076,438482
#define  USB_COUNT2_RX_0_BLSIZE_0 6078,438574
#define  USB_COUNT2_RX_1_COUNT2_RX_1 6081,438759
#define  USB_COUNT2_RX_1_NUM_BLOCK_1 6083,438873
#define  USB_COUNT2_RX_1_NUM_BLOCK_1_0 6084,439005
#define  USB_COUNT2_RX_1_NUM_BLOCK_1_1 6085,439095
#define  USB_COUNT2_RX_1_NUM_BLOCK_1_2 6086,439185
#define  USB_COUNT2_RX_1_NUM_BLOCK_1_3 6087,439275
#define  USB_COUNT2_RX_1_NUM_BLOCK_1_4 6088,439365
#define  USB_COUNT2_RX_1_BLSIZE_1 6090,439457
#define  USB_COUNT3_RX_0_COUNT3_RX_0 6093,439643
#define  USB_COUNT3_RX_0_NUM_BLOCK_0 6095,439756
#define  USB_COUNT3_RX_0_NUM_BLOCK_0_0 6096,439887
#define  USB_COUNT3_RX_0_NUM_BLOCK_0_1 6097,439977
#define  USB_COUNT3_RX_0_NUM_BLOCK_0_2 6098,440067
#define  USB_COUNT3_RX_0_NUM_BLOCK_0_3 6099,440157
#define  USB_COUNT3_RX_0_NUM_BLOCK_0_4 6100,440247
#define  USB_COUNT3_RX_0_BLSIZE_0 6102,440339
#define  USB_COUNT3_RX_1_COUNT3_RX_1 6105,440524
#define  USB_COUNT3_RX_1_NUM_BLOCK_1 6107,440638
#define  USB_COUNT3_RX_1_NUM_BLOCK_1_0 6108,440770
#define  USB_COUNT3_RX_1_NUM_BLOCK_1_1 6109,440860
#define  USB_COUNT3_RX_1_NUM_BLOCK_1_2 6110,440950
#define  USB_COUNT3_RX_1_NUM_BLOCK_1_3 6111,441040
#define  USB_COUNT3_RX_1_NUM_BLOCK_1_4 6112,441130
#define  USB_COUNT3_RX_1_BLSIZE_1 6114,441222
#define  USB_COUNT4_RX_0_COUNT4_RX_0 6117,441408
#define  USB_COUNT4_RX_0_NUM_BLOCK_0 6119,441521
#define  USB_COUNT4_RX_0_NUM_BLOCK_0_0 6120,441652
#define  USB_COUNT4_RX_0_NUM_BLOCK_0_1 6121,441741
#define  USB_COUNT4_RX_0_NUM_BLOCK_0_2 6122,441830
#define  USB_COUNT4_RX_0_NUM_BLOCK_0_3 6123,441919
#define  USB_COUNT4_RX_0_NUM_BLOCK_0_4 6124,442008
#define  USB_COUNT4_RX_0_BLSIZE_0 6126,442099
#define  USB_COUNT4_RX_1_COUNT4_RX_1 6129,442284
#define  USB_COUNT4_RX_1_NUM_BLOCK_1 6131,442398
#define  USB_COUNT4_RX_1_NUM_BLOCK_1_0 6132,442530
#define  USB_COUNT4_RX_1_NUM_BLOCK_1_1 6133,442620
#define  USB_COUNT4_RX_1_NUM_BLOCK_1_2 6134,442710
#define  USB_COUNT4_RX_1_NUM_BLOCK_1_3 6135,442800
#define  USB_COUNT4_RX_1_NUM_BLOCK_1_4 6136,442890
#define  USB_COUNT4_RX_1_BLSIZE_1 6138,442982
#define  USB_COUNT5_RX_0_COUNT5_RX_0 6141,443168
#define  USB_COUNT5_RX_0_NUM_BLOCK_0 6143,443281
#define  USB_COUNT5_RX_0_NUM_BLOCK_0_0 6144,443412
#define  USB_COUNT5_RX_0_NUM_BLOCK_0_1 6145,443502
#define  USB_COUNT5_RX_0_NUM_BLOCK_0_2 6146,443592
#define  USB_COUNT5_RX_0_NUM_BLOCK_0_3 6147,443682
#define  USB_COUNT5_RX_0_NUM_BLOCK_0_4 6148,443772
#define  USB_COUNT5_RX_0_BLSIZE_0 6150,443864
#define  USB_COUNT5_RX_1_COUNT5_RX_1 6153,444049
#define  USB_COUNT5_RX_1_NUM_BLOCK_1 6155,444163
#define  USB_COUNT5_RX_1_NUM_BLOCK_1_0 6156,444295
#define  USB_COUNT5_RX_1_NUM_BLOCK_1_1 6157,444385
#define  USB_COUNT5_RX_1_NUM_BLOCK_1_2 6158,444475
#define  USB_COUNT5_RX_1_NUM_BLOCK_1_3 6159,444565
#define  USB_COUNT5_RX_1_NUM_BLOCK_1_4 6160,444655
#define  USB_COUNT5_RX_1_BLSIZE_1 6162,444747
#define  USB_COUNT6_RX_0_COUNT6_RX_0 6165,444933
#define  USB_COUNT6_RX_0_NUM_BLOCK_0 6167,445046
#define  USB_COUNT6_RX_0_NUM_BLOCK_0_0 6168,445177
#define  USB_COUNT6_RX_0_NUM_BLOCK_0_1 6169,445267
#define  USB_COUNT6_RX_0_NUM_BLOCK_0_2 6170,445357
#define  USB_COUNT6_RX_0_NUM_BLOCK_0_3 6171,445447
#define  USB_COUNT6_RX_0_NUM_BLOCK_0_4 6172,445537
#define  USB_COUNT6_RX_0_BLSIZE_0 6174,445629
#define  USB_COUNT6_RX_1_COUNT6_RX_1 6177,445814
#define  USB_COUNT6_RX_1_NUM_BLOCK_1 6179,445928
#define  USB_COUNT6_RX_1_NUM_BLOCK_1_0 6180,446060
#define  USB_COUNT6_RX_1_NUM_BLOCK_1_1 6181,446150
#define  USB_COUNT6_RX_1_NUM_BLOCK_1_2 6182,446240
#define  USB_COUNT6_RX_1_NUM_BLOCK_1_3 6183,446330
#define  USB_COUNT6_RX_1_NUM_BLOCK_1_4 6184,446420
#define  USB_COUNT6_RX_1_BLSIZE_1 6186,446512
#define  USB_COUNT7_RX_0_COUNT7_RX_0 6189,446698
#define  USB_COUNT7_RX_0_NUM_BLOCK_0 6191,446811
#define  USB_COUNT7_RX_0_NUM_BLOCK_0_0 6192,446942
#define  USB_COUNT7_RX_0_NUM_BLOCK_0_1 6193,447032
#define  USB_COUNT7_RX_0_NUM_BLOCK_0_2 6194,447122
#define  USB_COUNT7_RX_0_NUM_BLOCK_0_3 6195,447212
#define  USB_COUNT7_RX_0_NUM_BLOCK_0_4 6196,447302
#define  USB_COUNT7_RX_0_BLSIZE_0 6198,447394
#define  USB_COUNT7_RX_1_COUNT7_RX_1 6201,447579
#define  USB_COUNT7_RX_1_NUM_BLOCK_1 6203,447693
#define  USB_COUNT7_RX_1_NUM_BLOCK_1_0 6204,447825
#define  USB_COUNT7_RX_1_NUM_BLOCK_1_1 6205,447915
#define  USB_COUNT7_RX_1_NUM_BLOCK_1_2 6206,448005
#define  USB_COUNT7_RX_1_NUM_BLOCK_1_3 6207,448095
#define  USB_COUNT7_RX_1_NUM_BLOCK_1_4 6208,448185
#define  USB_COUNT7_RX_1_BLSIZE_1 6210,448277
#define  CAN_MCR_INRQ 6220,448917
#define  CAN_MCR_SLEEP 6221,449024
#define  CAN_MCR_TXFP 6222,449127
#define  CAN_MCR_RFLM 6223,449234
#define  CAN_MCR_NART 6224,449343
#define  CAN_MCR_AWUM 6225,449455
#define  CAN_MCR_ABOM 6226,449561
#define  CAN_MCR_TTCM 6227,449674
#define  CAN_MCR_RESET 6228,449792
#define  CAN_MSR_INAK 6231,449986
#define  CAN_MSR_SLAK 6232,450097
#define  CAN_MSR_ERRI 6233,450199
#define  CAN_MSR_WKUI 6234,450299
#define  CAN_MSR_SLAKI 6235,450400
#define  CAN_MSR_TXM 6236,450512
#define  CAN_MSR_RXM 6237,450610
#define  CAN_MSR_SAMP 6238,450707
#define  CAN_MSR_RX 6239,450809
#define  CAN_TSR_RQCP0 6242,450991
#define  CAN_TSR_TXOK0 6243,451102
#define  CAN_TSR_ALST0 6244,451214
#define  CAN_TSR_TERR0 6245,451328
#define  CAN_TSR_ABRQ0 6246,451443
#define  CAN_TSR_RQCP1 6247,451554
#define  CAN_TSR_TXOK1 6248,451665
#define  CAN_TSR_ALST1 6249,451777
#define  CAN_TSR_TERR1 6250,451891
#define  CAN_TSR_ABRQ1 6251,452006
#define  CAN_TSR_RQCP2 6252,452118
#define  CAN_TSR_TXOK2 6253,452229
#define  CAN_TSR_ALST2 6254,452342
#define  CAN_TSR_TERR2 6255,452457
#define  CAN_TSR_ABRQ2 6256,452573
#define  CAN_TSR_CODE 6257,452685
#define  CAN_TSR_TME 6259,452784
#define  CAN_TSR_TME0 6260,452882
#define  CAN_TSR_TME1 6261,452991
#define  CAN_TSR_TME2 6262,453100
#define  CAN_TSR_LOW 6264,453211
#define  CAN_TSR_LOW0 6265,453309
#define  CAN_TSR_LOW1 6266,453428
#define  CAN_TSR_LOW2 6267,453547
#define  CAN_RF0R_FMP0 6270,453750
#define  CAN_RF0R_FULL0 6271,453857
#define  CAN_RF0R_FOVR0 6272,453953
#define  CAN_RF0R_RFOM0 6273,454052
#define  CAN_RF1R_FMP1 6276,454250
#define  CAN_RF1R_FULL1 6277,454357
#define  CAN_RF1R_FOVR1 6278,454453
#define  CAN_RF1R_RFOM1 6279,454552
#define  CAN_IER_TMEIE 6282,454750
#define  CAN_IER_FMPIE0 6283,454874
#define  CAN_IER_FFIE0 6284,454996
#define  CAN_IER_FOVIE0 6285,455107
#define  CAN_IER_FMPIE1 6286,455221
#define  CAN_IER_FFIE1 6287,455343
#define  CAN_IER_FOVIE1 6288,455454
#define  CAN_IER_EWGIE 6289,455568
#define  CAN_IER_EPVIE 6290,455683
#define  CAN_IER_BOFIE 6291,455798
#define  CAN_IER_LECIE 6292,455907
#define  CAN_IER_ERRIE 6293,456024
#define  CAN_IER_WKUIE 6294,456131
#define  CAN_IER_SLKIE 6295,456239
#define  CAN_ESR_EWGF 6298,456430
#define  CAN_ESR_EPVF 6299,456533
#define  CAN_ESR_BOFF 6300,456636
#define  CAN_ESR_LEC 6302,456735
#define  CAN_ESR_LEC_0 6303,456851
#define  CAN_ESR_LEC_1 6304,456941
#define  CAN_ESR_LEC_2 6305,457031
#define  CAN_ESR_TEC 6307,457123
#define  CAN_ESR_REC 6308,457266
#define  CAN_BTR_BRP 6311,457456
#define  CAN_BTR_TS1 6312,457560
#define  CAN_BTR_TS2 6313,457659
#define  CAN_BTR_SJW 6314,457758
#define  CAN_BTR_LBKM 6315,457871
#define  CAN_BTR_SILM 6316,457978
#define  CAN_TI0R_TXRQ 6320,458185
#define  CAN_TI0R_RTR 6321,458294
#define  CAN_TI0R_IDE 6322,458406
#define  CAN_TI0R_EXID 6323,458511
#define  CAN_TI0R_STID 6324,458615
#define  CAN_TDT0R_DLC 6327,458826
#define  CAN_TDT0R_TGT 6328,458927
#define  CAN_TDT0R_TIME 6329,459032
#define  CAN_TDL0R_DATA0 6332,459219
#define  CAN_TDL0R_DATA1 6333,459315
#define  CAN_TDL0R_DATA2 6334,459411
#define  CAN_TDL0R_DATA3 6335,459507
#define  CAN_TDH0R_DATA4 6338,459687
#define  CAN_TDH0R_DATA5 6339,459783
#define  CAN_TDH0R_DATA6 6340,459879
#define  CAN_TDH0R_DATA7 6341,459975
#define  CAN_TI1R_TXRQ 6344,460155
#define  CAN_TI1R_RTR 6345,460264
#define  CAN_TI1R_IDE 6346,460376
#define  CAN_TI1R_EXID 6347,460481
#define  CAN_TI1R_STID 6348,460585
#define  CAN_TDT1R_DLC 6351,460796
#define  CAN_TDT1R_TGT 6352,460897
#define  CAN_TDT1R_TIME 6353,461002
#define  CAN_TDL1R_DATA0 6356,461189
#define  CAN_TDL1R_DATA1 6357,461285
#define  CAN_TDL1R_DATA2 6358,461381
#define  CAN_TDL1R_DATA3 6359,461477
#define  CAN_TDH1R_DATA4 6362,461657
#define  CAN_TDH1R_DATA5 6363,461753
#define  CAN_TDH1R_DATA6 6364,461849
#define  CAN_TDH1R_DATA7 6365,461945
#define  CAN_TI2R_TXRQ 6368,462125
#define  CAN_TI2R_RTR 6369,462234
#define  CAN_TI2R_IDE 6370,462346
#define  CAN_TI2R_EXID 6371,462451
#define  CAN_TI2R_STID 6372,462555
#define  CAN_TDT2R_DLC 6375,462768
#define  CAN_TDT2R_TGT 6376,462869
#define  CAN_TDT2R_TIME 6377,462974
#define  CAN_TDL2R_DATA0 6380,463161
#define  CAN_TDL2R_DATA1 6381,463257
#define  CAN_TDL2R_DATA2 6382,463353
#define  CAN_TDL2R_DATA3 6383,463449
#define  CAN_TDH2R_DATA4 6386,463629
#define  CAN_TDH2R_DATA5 6387,463725
#define  CAN_TDH2R_DATA6 6388,463821
#define  CAN_TDH2R_DATA7 6389,463917
#define  CAN_RI0R_RTR 6392,464097
#define  CAN_RI0R_IDE 6393,464209
#define  CAN_RI0R_EXID 6394,464314
#define  CAN_RI0R_STID 6395,464418
#define  CAN_RDT0R_DLC 6398,464629
#define  CAN_RDT0R_FMI 6399,464730
#define  CAN_RDT0R_TIME 6400,464833
#define  CAN_RDL0R_DATA0 6403,465020
#define  CAN_RDL0R_DATA1 6404,465116
#define  CAN_RDL0R_DATA2 6405,465212
#define  CAN_RDL0R_DATA3 6406,465308
#define  CAN_RDH0R_DATA4 6409,465488
#define  CAN_RDH0R_DATA5 6410,465584
#define  CAN_RDH0R_DATA6 6411,465680
#define  CAN_RDH0R_DATA7 6412,465776
#define  CAN_RI1R_RTR 6415,465956
#define  CAN_RI1R_IDE 6416,466068
#define  CAN_RI1R_EXID 6417,466173
#define  CAN_RI1R_STID 6418,466277
#define  CAN_RDT1R_DLC 6421,466488
#define  CAN_RDT1R_FMI 6422,466589
#define  CAN_RDT1R_TIME 6423,466692
#define  CAN_RDL1R_DATA0 6426,466879
#define  CAN_RDL1R_DATA1 6427,466975
#define  CAN_RDL1R_DATA2 6428,467071
#define  CAN_RDL1R_DATA3 6429,467167
#define  CAN_RDH1R_DATA4 6432,467347
#define  CAN_RDH1R_DATA5 6433,467443
#define  CAN_RDH1R_DATA6 6434,467539
#define  CAN_RDH1R_DATA7 6435,467635
#define  CAN_FMR_FINIT 6439,467845
#define  CAN_FM1R_FBM 6442,468030
#define  CAN_FM1R_FBM0 6443,468126
#define  CAN_FM1R_FBM1 6444,468233
#define  CAN_FM1R_FBM2 6445,468340
#define  CAN_FM1R_FBM3 6446,468447
#define  CAN_FM1R_FBM4 6447,468554
#define  CAN_FM1R_FBM5 6448,468661
#define  CAN_FM1R_FBM6 6449,468768
#define  CAN_FM1R_FBM7 6450,468875
#define  CAN_FM1R_FBM8 6451,468982
#define  CAN_FM1R_FBM9 6452,469089
#define  CAN_FM1R_FBM10 6453,469196
#define  CAN_FM1R_FBM11 6454,469304
#define  CAN_FM1R_FBM12 6455,469412
#define  CAN_FM1R_FBM13 6456,469520
#define  CAN_FS1R_FSC 6459,469712
#define  CAN_FS1R_FSC0 6460,469823
#define  CAN_FS1R_FSC1 6461,469940
#define  CAN_FS1R_FSC2 6462,470057
#define  CAN_FS1R_FSC3 6463,470174
#define  CAN_FS1R_FSC4 6464,470291
#define  CAN_FS1R_FSC5 6465,470408
#define  CAN_FS1R_FSC6 6466,470525
#define  CAN_FS1R_FSC7 6467,470642
#define  CAN_FS1R_FSC8 6468,470759
#define  CAN_FS1R_FSC9 6469,470876
#define  CAN_FS1R_FSC10 6470,470993
#define  CAN_FS1R_FSC11 6471,471111
#define  CAN_FS1R_FSC12 6472,471229
#define  CAN_FS1R_FSC13 6473,471347
#define  CAN_FFA1R_FFA 6476,471549
#define  CAN_FFA1R_FFA0 6477,471656
#define  CAN_FFA1R_FFA1 6478,471776
#define  CAN_FFA1R_FFA2 6479,471896
#define  CAN_FFA1R_FFA3 6480,472016
#define  CAN_FFA1R_FFA4 6481,472136
#define  CAN_FFA1R_FFA5 6482,472256
#define  CAN_FFA1R_FFA6 6483,472376
#define  CAN_FFA1R_FFA7 6484,472496
#define  CAN_FFA1R_FFA8 6485,472616
#define  CAN_FFA1R_FFA9 6486,472736
#define  CAN_FFA1R_FFA10 6487,472856
#define  CAN_FFA1R_FFA11 6488,472977
#define  CAN_FFA1R_FFA12 6489,473098
#define  CAN_FFA1R_FFA13 6490,473219
#define  CAN_FA1R_FACT 6493,473424
#define  CAN_FA1R_FACT0 6494,473522
#define  CAN_FA1R_FACT1 6495,473622
#define  CAN_FA1R_FACT2 6496,473722
#define  CAN_FA1R_FACT3 6497,473822
#define  CAN_FA1R_FACT4 6498,473922
#define  CAN_FA1R_FACT5 6499,474022
#define  CAN_FA1R_FACT6 6500,474122
#define  CAN_FA1R_FACT7 6501,474222
#define  CAN_FA1R_FACT8 6502,474322
#define  CAN_FA1R_FACT9 6503,474422
#define  CAN_FA1R_FACT10 6504,474522
#define  CAN_FA1R_FACT11 6505,474623
#define  CAN_FA1R_FACT12 6506,474724
#define  CAN_FA1R_FACT13 6507,474825
#define  CAN_F0R1_FB0 6510,475010
#define  CAN_F0R1_FB1 6511,475107
#define  CAN_F0R1_FB2 6512,475204
#define  CAN_F0R1_FB3 6513,475301
#define  CAN_F0R1_FB4 6514,475398
#define  CAN_F0R1_FB5 6515,475495
#define  CAN_F0R1_FB6 6516,475592
#define  CAN_F0R1_FB7 6517,475689
#define  CAN_F0R1_FB8 6518,475786
#define  CAN_F0R1_FB9 6519,475883
#define  CAN_F0R1_FB10 6520,475980
#define  CAN_F0R1_FB11 6521,476078
#define  CAN_F0R1_FB12 6522,476176
#define  CAN_F0R1_FB13 6523,476274
#define  CAN_F0R1_FB14 6524,476372
#define  CAN_F0R1_FB15 6525,476470
#define  CAN_F0R1_FB16 6526,476568
#define  CAN_F0R1_FB17 6527,476666
#define  CAN_F0R1_FB18 6528,476764
#define  CAN_F0R1_FB19 6529,476862
#define  CAN_F0R1_FB20 6530,476960
#define  CAN_F0R1_FB21 6531,477058
#define  CAN_F0R1_FB22 6532,477156
#define  CAN_F0R1_FB23 6533,477254
#define  CAN_F0R1_FB24 6534,477352
#define  CAN_F0R1_FB25 6535,477450
#define  CAN_F0R1_FB26 6536,477548
#define  CAN_F0R1_FB27 6537,477646
#define  CAN_F0R1_FB28 6538,477744
#define  CAN_F0R1_FB29 6539,477842
#define  CAN_F0R1_FB30 6540,477940
#define  CAN_F0R1_FB31 6541,478038
#define  CAN_F1R1_FB0 6544,478220
#define  CAN_F1R1_FB1 6545,478317
#define  CAN_F1R1_FB2 6546,478414
#define  CAN_F1R1_FB3 6547,478511
#define  CAN_F1R1_FB4 6548,478608
#define  CAN_F1R1_FB5 6549,478705
#define  CAN_F1R1_FB6 6550,478802
#define  CAN_F1R1_FB7 6551,478899
#define  CAN_F1R1_FB8 6552,478996
#define  CAN_F1R1_FB9 6553,479093
#define  CAN_F1R1_FB10 6554,479190
#define  CAN_F1R1_FB11 6555,479288
#define  CAN_F1R1_FB12 6556,479386
#define  CAN_F1R1_FB13 6557,479484
#define  CAN_F1R1_FB14 6558,479582
#define  CAN_F1R1_FB15 6559,479680
#define  CAN_F1R1_FB16 6560,479778
#define  CAN_F1R1_FB17 6561,479876
#define  CAN_F1R1_FB18 6562,479974
#define  CAN_F1R1_FB19 6563,480072
#define  CAN_F1R1_FB20 6564,480170
#define  CAN_F1R1_FB21 6565,480268
#define  CAN_F1R1_FB22 6566,480366
#define  CAN_F1R1_FB23 6567,480464
#define  CAN_F1R1_FB24 6568,480562
#define  CAN_F1R1_FB25 6569,480660
#define  CAN_F1R1_FB26 6570,480758
#define  CAN_F1R1_FB27 6571,480856
#define  CAN_F1R1_FB28 6572,480954
#define  CAN_F1R1_FB29 6573,481052
#define  CAN_F1R1_FB30 6574,481150
#define  CAN_F1R1_FB31 6575,481248
#define  CAN_F2R1_FB0 6578,481430
#define  CAN_F2R1_FB1 6579,481527
#define  CAN_F2R1_FB2 6580,481624
#define  CAN_F2R1_FB3 6581,481721
#define  CAN_F2R1_FB4 6582,481818
#define  CAN_F2R1_FB5 6583,481915
#define  CAN_F2R1_FB6 6584,482012
#define  CAN_F2R1_FB7 6585,482109
#define  CAN_F2R1_FB8 6586,482206
#define  CAN_F2R1_FB9 6587,482303
#define  CAN_F2R1_FB10 6588,482400
#define  CAN_F2R1_FB11 6589,482498
#define  CAN_F2R1_FB12 6590,482596
#define  CAN_F2R1_FB13 6591,482694
#define  CAN_F2R1_FB14 6592,482792
#define  CAN_F2R1_FB15 6593,482890
#define  CAN_F2R1_FB16 6594,482988
#define  CAN_F2R1_FB17 6595,483086
#define  CAN_F2R1_FB18 6596,483184
#define  CAN_F2R1_FB19 6597,483282
#define  CAN_F2R1_FB20 6598,483380
#define  CAN_F2R1_FB21 6599,483478
#define  CAN_F2R1_FB22 6600,483576
#define  CAN_F2R1_FB23 6601,483674
#define  CAN_F2R1_FB24 6602,483772
#define  CAN_F2R1_FB25 6603,483870
#define  CAN_F2R1_FB26 6604,483968
#define  CAN_F2R1_FB27 6605,484066
#define  CAN_F2R1_FB28 6606,484164
#define  CAN_F2R1_FB29 6607,484262
#define  CAN_F2R1_FB30 6608,484360
#define  CAN_F2R1_FB31 6609,484458
#define  CAN_F3R1_FB0 6612,484640
#define  CAN_F3R1_FB1 6613,484737
#define  CAN_F3R1_FB2 6614,484834
#define  CAN_F3R1_FB3 6615,484931
#define  CAN_F3R1_FB4 6616,485028
#define  CAN_F3R1_FB5 6617,485125
#define  CAN_F3R1_FB6 6618,485222
#define  CAN_F3R1_FB7 6619,485319
#define  CAN_F3R1_FB8 6620,485416
#define  CAN_F3R1_FB9 6621,485513
#define  CAN_F3R1_FB10 6622,485610
#define  CAN_F3R1_FB11 6623,485708
#define  CAN_F3R1_FB12 6624,485806
#define  CAN_F3R1_FB13 6625,485904
#define  CAN_F3R1_FB14 6626,486002
#define  CAN_F3R1_FB15 6627,486100
#define  CAN_F3R1_FB16 6628,486198
#define  CAN_F3R1_FB17 6629,486296
#define  CAN_F3R1_FB18 6630,486394
#define  CAN_F3R1_FB19 6631,486492
#define  CAN_F3R1_FB20 6632,486590
#define  CAN_F3R1_FB21 6633,486688
#define  CAN_F3R1_FB22 6634,486786
#define  CAN_F3R1_FB23 6635,486884
#define  CAN_F3R1_FB24 6636,486982
#define  CAN_F3R1_FB25 6637,487080
#define  CAN_F3R1_FB26 6638,487178
#define  CAN_F3R1_FB27 6639,487276
#define  CAN_F3R1_FB28 6640,487374
#define  CAN_F3R1_FB29 6641,487472
#define  CAN_F3R1_FB30 6642,487570
#define  CAN_F3R1_FB31 6643,487668
#define  CAN_F4R1_FB0 6646,487850
#define  CAN_F4R1_FB1 6647,487947
#define  CAN_F4R1_FB2 6648,488044
#define  CAN_F4R1_FB3 6649,488141
#define  CAN_F4R1_FB4 6650,488238
#define  CAN_F4R1_FB5 6651,488335
#define  CAN_F4R1_FB6 6652,488432
#define  CAN_F4R1_FB7 6653,488529
#define  CAN_F4R1_FB8 6654,488626
#define  CAN_F4R1_FB9 6655,488723
#define  CAN_F4R1_FB10 6656,488820
#define  CAN_F4R1_FB11 6657,488918
#define  CAN_F4R1_FB12 6658,489016
#define  CAN_F4R1_FB13 6659,489114
#define  CAN_F4R1_FB14 6660,489212
#define  CAN_F4R1_FB15 6661,489310
#define  CAN_F4R1_FB16 6662,489408
#define  CAN_F4R1_FB17 6663,489506
#define  CAN_F4R1_FB18 6664,489604
#define  CAN_F4R1_FB19 6665,489702
#define  CAN_F4R1_FB20 6666,489800
#define  CAN_F4R1_FB21 6667,489898
#define  CAN_F4R1_FB22 6668,489996
#define  CAN_F4R1_FB23 6669,490094
#define  CAN_F4R1_FB24 6670,490192
#define  CAN_F4R1_FB25 6671,490290
#define  CAN_F4R1_FB26 6672,490388
#define  CAN_F4R1_FB27 6673,490486
#define  CAN_F4R1_FB28 6674,490584
#define  CAN_F4R1_FB29 6675,490682
#define  CAN_F4R1_FB30 6676,490780
#define  CAN_F4R1_FB31 6677,490878
#define  CAN_F5R1_FB0 6680,491060
#define  CAN_F5R1_FB1 6681,491157
#define  CAN_F5R1_FB2 6682,491254
#define  CAN_F5R1_FB3 6683,491351
#define  CAN_F5R1_FB4 6684,491448
#define  CAN_F5R1_FB5 6685,491545
#define  CAN_F5R1_FB6 6686,491642
#define  CAN_F5R1_FB7 6687,491739
#define  CAN_F5R1_FB8 6688,491836
#define  CAN_F5R1_FB9 6689,491933
#define  CAN_F5R1_FB10 6690,492030
#define  CAN_F5R1_FB11 6691,492128
#define  CAN_F5R1_FB12 6692,492226
#define  CAN_F5R1_FB13 6693,492324
#define  CAN_F5R1_FB14 6694,492422
#define  CAN_F5R1_FB15 6695,492520
#define  CAN_F5R1_FB16 6696,492618
#define  CAN_F5R1_FB17 6697,492716
#define  CAN_F5R1_FB18 6698,492814
#define  CAN_F5R1_FB19 6699,492912
#define  CAN_F5R1_FB20 6700,493010
#define  CAN_F5R1_FB21 6701,493108
#define  CAN_F5R1_FB22 6702,493206
#define  CAN_F5R1_FB23 6703,493304
#define  CAN_F5R1_FB24 6704,493402
#define  CAN_F5R1_FB25 6705,493500
#define  CAN_F5R1_FB26 6706,493598
#define  CAN_F5R1_FB27 6707,493696
#define  CAN_F5R1_FB28 6708,493794
#define  CAN_F5R1_FB29 6709,493892
#define  CAN_F5R1_FB30 6710,493990
#define  CAN_F5R1_FB31 6711,494088
#define  CAN_F6R1_FB0 6714,494270
#define  CAN_F6R1_FB1 6715,494367
#define  CAN_F6R1_FB2 6716,494464
#define  CAN_F6R1_FB3 6717,494561
#define  CAN_F6R1_FB4 6718,494658
#define  CAN_F6R1_FB5 6719,494755
#define  CAN_F6R1_FB6 6720,494852
#define  CAN_F6R1_FB7 6721,494949
#define  CAN_F6R1_FB8 6722,495046
#define  CAN_F6R1_FB9 6723,495143
#define  CAN_F6R1_FB10 6724,495240
#define  CAN_F6R1_FB11 6725,495338
#define  CAN_F6R1_FB12 6726,495436
#define  CAN_F6R1_FB13 6727,495534
#define  CAN_F6R1_FB14 6728,495632
#define  CAN_F6R1_FB15 6729,495730
#define  CAN_F6R1_FB16 6730,495828
#define  CAN_F6R1_FB17 6731,495926
#define  CAN_F6R1_FB18 6732,496024
#define  CAN_F6R1_FB19 6733,496122
#define  CAN_F6R1_FB20 6734,496220
#define  CAN_F6R1_FB21 6735,496318
#define  CAN_F6R1_FB22 6736,496416
#define  CAN_F6R1_FB23 6737,496514
#define  CAN_F6R1_FB24 6738,496612
#define  CAN_F6R1_FB25 6739,496710
#define  CAN_F6R1_FB26 6740,496808
#define  CAN_F6R1_FB27 6741,496906
#define  CAN_F6R1_FB28 6742,497004
#define  CAN_F6R1_FB29 6743,497102
#define  CAN_F6R1_FB30 6744,497200
#define  CAN_F6R1_FB31 6745,497298
#define  CAN_F7R1_FB0 6748,497480
#define  CAN_F7R1_FB1 6749,497577
#define  CAN_F7R1_FB2 6750,497674
#define  CAN_F7R1_FB3 6751,497771
#define  CAN_F7R1_FB4 6752,497868
#define  CAN_F7R1_FB5 6753,497965
#define  CAN_F7R1_FB6 6754,498062
#define  CAN_F7R1_FB7 6755,498159
#define  CAN_F7R1_FB8 6756,498256
#define  CAN_F7R1_FB9 6757,498353
#define  CAN_F7R1_FB10 6758,498450
#define  CAN_F7R1_FB11 6759,498548
#define  CAN_F7R1_FB12 6760,498646
#define  CAN_F7R1_FB13 6761,498744
#define  CAN_F7R1_FB14 6762,498842
#define  CAN_F7R1_FB15 6763,498940
#define  CAN_F7R1_FB16 6764,499038
#define  CAN_F7R1_FB17 6765,499136
#define  CAN_F7R1_FB18 6766,499234
#define  CAN_F7R1_FB19 6767,499332
#define  CAN_F7R1_FB20 6768,499430
#define  CAN_F7R1_FB21 6769,499528
#define  CAN_F7R1_FB22 6770,499626
#define  CAN_F7R1_FB23 6771,499724
#define  CAN_F7R1_FB24 6772,499822
#define  CAN_F7R1_FB25 6773,499920
#define  CAN_F7R1_FB26 6774,500018
#define  CAN_F7R1_FB27 6775,500116
#define  CAN_F7R1_FB28 6776,500214
#define  CAN_F7R1_FB29 6777,500312
#define  CAN_F7R1_FB30 6778,500410
#define  CAN_F7R1_FB31 6779,500508
#define  CAN_F8R1_FB0 6782,500690
#define  CAN_F8R1_FB1 6783,500787
#define  CAN_F8R1_FB2 6784,500884
#define  CAN_F8R1_FB3 6785,500981
#define  CAN_F8R1_FB4 6786,501078
#define  CAN_F8R1_FB5 6787,501175
#define  CAN_F8R1_FB6 6788,501272
#define  CAN_F8R1_FB7 6789,501369
#define  CAN_F8R1_FB8 6790,501466
#define  CAN_F8R1_FB9 6791,501563
#define  CAN_F8R1_FB10 6792,501660
#define  CAN_F8R1_FB11 6793,501758
#define  CAN_F8R1_FB12 6794,501856
#define  CAN_F8R1_FB13 6795,501954
#define  CAN_F8R1_FB14 6796,502052
#define  CAN_F8R1_FB15 6797,502150
#define  CAN_F8R1_FB16 6798,502248
#define  CAN_F8R1_FB17 6799,502346
#define  CAN_F8R1_FB18 6800,502444
#define  CAN_F8R1_FB19 6801,502542
#define  CAN_F8R1_FB20 6802,502640
#define  CAN_F8R1_FB21 6803,502738
#define  CAN_F8R1_FB22 6804,502836
#define  CAN_F8R1_FB23 6805,502934
#define  CAN_F8R1_FB24 6806,503032
#define  CAN_F8R1_FB25 6807,503130
#define  CAN_F8R1_FB26 6808,503228
#define  CAN_F8R1_FB27 6809,503326
#define  CAN_F8R1_FB28 6810,503424
#define  CAN_F8R1_FB29 6811,503522
#define  CAN_F8R1_FB30 6812,503620
#define  CAN_F8R1_FB31 6813,503718
#define  CAN_F9R1_FB0 6816,503900
#define  CAN_F9R1_FB1 6817,503997
#define  CAN_F9R1_FB2 6818,504094
#define  CAN_F9R1_FB3 6819,504191
#define  CAN_F9R1_FB4 6820,504288
#define  CAN_F9R1_FB5 6821,504385
#define  CAN_F9R1_FB6 6822,504482
#define  CAN_F9R1_FB7 6823,504579
#define  CAN_F9R1_FB8 6824,504676
#define  CAN_F9R1_FB9 6825,504773
#define  CAN_F9R1_FB10 6826,504870
#define  CAN_F9R1_FB11 6827,504968
#define  CAN_F9R1_FB12 6828,505066
#define  CAN_F9R1_FB13 6829,505164
#define  CAN_F9R1_FB14 6830,505262
#define  CAN_F9R1_FB15 6831,505360
#define  CAN_F9R1_FB16 6832,505458
#define  CAN_F9R1_FB17 6833,505556
#define  CAN_F9R1_FB18 6834,505654
#define  CAN_F9R1_FB19 6835,505752
#define  CAN_F9R1_FB20 6836,505850
#define  CAN_F9R1_FB21 6837,505948
#define  CAN_F9R1_FB22 6838,506046
#define  CAN_F9R1_FB23 6839,506144
#define  CAN_F9R1_FB24 6840,506242
#define  CAN_F9R1_FB25 6841,506340
#define  CAN_F9R1_FB26 6842,506438
#define  CAN_F9R1_FB27 6843,506536
#define  CAN_F9R1_FB28 6844,506634
#define  CAN_F9R1_FB29 6845,506732
#define  CAN_F9R1_FB30 6846,506830
#define  CAN_F9R1_FB31 6847,506928
#define  CAN_F10R1_FB0 6850,507110
#define  CAN_F10R1_FB1 6851,507207
#define  CAN_F10R1_FB2 6852,507304
#define  CAN_F10R1_FB3 6853,507401
#define  CAN_F10R1_FB4 6854,507498
#define  CAN_F10R1_FB5 6855,507595
#define  CAN_F10R1_FB6 6856,507692
#define  CAN_F10R1_FB7 6857,507789
#define  CAN_F10R1_FB8 6858,507886
#define  CAN_F10R1_FB9 6859,507983
#define  CAN_F10R1_FB10 6860,508080
#define  CAN_F10R1_FB11 6861,508178
#define  CAN_F10R1_FB12 6862,508276
#define  CAN_F10R1_FB13 6863,508374
#define  CAN_F10R1_FB14 6864,508472
#define  CAN_F10R1_FB15 6865,508570
#define  CAN_F10R1_FB16 6866,508668
#define  CAN_F10R1_FB17 6867,508766
#define  CAN_F10R1_FB18 6868,508864
#define  CAN_F10R1_FB19 6869,508962
#define  CAN_F10R1_FB20 6870,509060
#define  CAN_F10R1_FB21 6871,509158
#define  CAN_F10R1_FB22 6872,509256
#define  CAN_F10R1_FB23 6873,509354
#define  CAN_F10R1_FB24 6874,509452
#define  CAN_F10R1_FB25 6875,509550
#define  CAN_F10R1_FB26 6876,509648
#define  CAN_F10R1_FB27 6877,509746
#define  CAN_F10R1_FB28 6878,509844
#define  CAN_F10R1_FB29 6879,509942
#define  CAN_F10R1_FB30 6880,510040
#define  CAN_F10R1_FB31 6881,510138
#define  CAN_F11R1_FB0 6884,510320
#define  CAN_F11R1_FB1 6885,510417
#define  CAN_F11R1_FB2 6886,510514
#define  CAN_F11R1_FB3 6887,510611
#define  CAN_F11R1_FB4 6888,510708
#define  CAN_F11R1_FB5 6889,510805
#define  CAN_F11R1_FB6 6890,510902
#define  CAN_F11R1_FB7 6891,510999
#define  CAN_F11R1_FB8 6892,511096
#define  CAN_F11R1_FB9 6893,511193
#define  CAN_F11R1_FB10 6894,511290
#define  CAN_F11R1_FB11 6895,511388
#define  CAN_F11R1_FB12 6896,511486
#define  CAN_F11R1_FB13 6897,511584
#define  CAN_F11R1_FB14 6898,511682
#define  CAN_F11R1_FB15 6899,511780
#define  CAN_F11R1_FB16 6900,511878
#define  CAN_F11R1_FB17 6901,511976
#define  CAN_F11R1_FB18 6902,512074
#define  CAN_F11R1_FB19 6903,512172
#define  CAN_F11R1_FB20 6904,512270
#define  CAN_F11R1_FB21 6905,512368
#define  CAN_F11R1_FB22 6906,512466
#define  CAN_F11R1_FB23 6907,512564
#define  CAN_F11R1_FB24 6908,512662
#define  CAN_F11R1_FB25 6909,512760
#define  CAN_F11R1_FB26 6910,512858
#define  CAN_F11R1_FB27 6911,512956
#define  CAN_F11R1_FB28 6912,513054
#define  CAN_F11R1_FB29 6913,513152
#define  CAN_F11R1_FB30 6914,513250
#define  CAN_F11R1_FB31 6915,513348
#define  CAN_F12R1_FB0 6918,513530
#define  CAN_F12R1_FB1 6919,513627
#define  CAN_F12R1_FB2 6920,513724
#define  CAN_F12R1_FB3 6921,513821
#define  CAN_F12R1_FB4 6922,513918
#define  CAN_F12R1_FB5 6923,514015
#define  CAN_F12R1_FB6 6924,514112
#define  CAN_F12R1_FB7 6925,514209
#define  CAN_F12R1_FB8 6926,514306
#define  CAN_F12R1_FB9 6927,514403
#define  CAN_F12R1_FB10 6928,514500
#define  CAN_F12R1_FB11 6929,514598
#define  CAN_F12R1_FB12 6930,514696
#define  CAN_F12R1_FB13 6931,514794
#define  CAN_F12R1_FB14 6932,514892
#define  CAN_F12R1_FB15 6933,514990
#define  CAN_F12R1_FB16 6934,515088
#define  CAN_F12R1_FB17 6935,515186
#define  CAN_F12R1_FB18 6936,515284
#define  CAN_F12R1_FB19 6937,515382
#define  CAN_F12R1_FB20 6938,515480
#define  CAN_F12R1_FB21 6939,515578
#define  CAN_F12R1_FB22 6940,515676
#define  CAN_F12R1_FB23 6941,515774
#define  CAN_F12R1_FB24 6942,515872
#define  CAN_F12R1_FB25 6943,515970
#define  CAN_F12R1_FB26 6944,516068
#define  CAN_F12R1_FB27 6945,516166
#define  CAN_F12R1_FB28 6946,516264
#define  CAN_F12R1_FB29 6947,516362
#define  CAN_F12R1_FB30 6948,516460
#define  CAN_F12R1_FB31 6949,516558
#define  CAN_F13R1_FB0 6952,516740
#define  CAN_F13R1_FB1 6953,516837
#define  CAN_F13R1_FB2 6954,516934
#define  CAN_F13R1_FB3 6955,517031
#define  CAN_F13R1_FB4 6956,517128
#define  CAN_F13R1_FB5 6957,517225
#define  CAN_F13R1_FB6 6958,517322
#define  CAN_F13R1_FB7 6959,517419
#define  CAN_F13R1_FB8 6960,517516
#define  CAN_F13R1_FB9 6961,517613
#define  CAN_F13R1_FB10 6962,517710
#define  CAN_F13R1_FB11 6963,517808
#define  CAN_F13R1_FB12 6964,517906
#define  CAN_F13R1_FB13 6965,518004
#define  CAN_F13R1_FB14 6966,518102
#define  CAN_F13R1_FB15 6967,518200
#define  CAN_F13R1_FB16 6968,518298
#define  CAN_F13R1_FB17 6969,518396
#define  CAN_F13R1_FB18 6970,518494
#define  CAN_F13R1_FB19 6971,518592
#define  CAN_F13R1_FB20 6972,518690
#define  CAN_F13R1_FB21 6973,518788
#define  CAN_F13R1_FB22 6974,518886
#define  CAN_F13R1_FB23 6975,518984
#define  CAN_F13R1_FB24 6976,519082
#define  CAN_F13R1_FB25 6977,519180
#define  CAN_F13R1_FB26 6978,519278
#define  CAN_F13R1_FB27 6979,519376
#define  CAN_F13R1_FB28 6980,519474
#define  CAN_F13R1_FB29 6981,519572
#define  CAN_F13R1_FB30 6982,519670
#define  CAN_F13R1_FB31 6983,519768
#define  CAN_F0R2_FB0 6986,519950
#define  CAN_F0R2_FB1 6987,520047
#define  CAN_F0R2_FB2 6988,520144
#define  CAN_F0R2_FB3 6989,520241
#define  CAN_F0R2_FB4 6990,520338
#define  CAN_F0R2_FB5 6991,520435
#define  CAN_F0R2_FB6 6992,520532
#define  CAN_F0R2_FB7 6993,520629
#define  CAN_F0R2_FB8 6994,520726
#define  CAN_F0R2_FB9 6995,520823
#define  CAN_F0R2_FB10 6996,520920
#define  CAN_F0R2_FB11 6997,521018
#define  CAN_F0R2_FB12 6998,521116
#define  CAN_F0R2_FB13 6999,521214
#define  CAN_F0R2_FB14 7000,521312
#define  CAN_F0R2_FB15 7001,521410
#define  CAN_F0R2_FB16 7002,521508
#define  CAN_F0R2_FB17 7003,521606
#define  CAN_F0R2_FB18 7004,521704
#define  CAN_F0R2_FB19 7005,521802
#define  CAN_F0R2_FB20 7006,521900
#define  CAN_F0R2_FB21 7007,521998
#define  CAN_F0R2_FB22 7008,522096
#define  CAN_F0R2_FB23 7009,522194
#define  CAN_F0R2_FB24 7010,522292
#define  CAN_F0R2_FB25 7011,522390
#define  CAN_F0R2_FB26 7012,522488
#define  CAN_F0R2_FB27 7013,522586
#define  CAN_F0R2_FB28 7014,522684
#define  CAN_F0R2_FB29 7015,522782
#define  CAN_F0R2_FB30 7016,522880
#define  CAN_F0R2_FB31 7017,522978
#define  CAN_F1R2_FB0 7020,523160
#define  CAN_F1R2_FB1 7021,523257
#define  CAN_F1R2_FB2 7022,523354
#define  CAN_F1R2_FB3 7023,523451
#define  CAN_F1R2_FB4 7024,523548
#define  CAN_F1R2_FB5 7025,523645
#define  CAN_F1R2_FB6 7026,523742
#define  CAN_F1R2_FB7 7027,523839
#define  CAN_F1R2_FB8 7028,523936
#define  CAN_F1R2_FB9 7029,524033
#define  CAN_F1R2_FB10 7030,524130
#define  CAN_F1R2_FB11 7031,524228
#define  CAN_F1R2_FB12 7032,524326
#define  CAN_F1R2_FB13 7033,524424
#define  CAN_F1R2_FB14 7034,524522
#define  CAN_F1R2_FB15 7035,524620
#define  CAN_F1R2_FB16 7036,524718
#define  CAN_F1R2_FB17 7037,524816
#define  CAN_F1R2_FB18 7038,524914
#define  CAN_F1R2_FB19 7039,525012
#define  CAN_F1R2_FB20 7040,525110
#define  CAN_F1R2_FB21 7041,525208
#define  CAN_F1R2_FB22 7042,525306
#define  CAN_F1R2_FB23 7043,525404
#define  CAN_F1R2_FB24 7044,525502
#define  CAN_F1R2_FB25 7045,525600
#define  CAN_F1R2_FB26 7046,525698
#define  CAN_F1R2_FB27 7047,525796
#define  CAN_F1R2_FB28 7048,525894
#define  CAN_F1R2_FB29 7049,525992
#define  CAN_F1R2_FB30 7050,526090
#define  CAN_F1R2_FB31 7051,526188
#define  CAN_F2R2_FB0 7054,526370
#define  CAN_F2R2_FB1 7055,526467
#define  CAN_F2R2_FB2 7056,526564
#define  CAN_F2R2_FB3 7057,526661
#define  CAN_F2R2_FB4 7058,526758
#define  CAN_F2R2_FB5 7059,526855
#define  CAN_F2R2_FB6 7060,526952
#define  CAN_F2R2_FB7 7061,527049
#define  CAN_F2R2_FB8 7062,527146
#define  CAN_F2R2_FB9 7063,527243
#define  CAN_F2R2_FB10 7064,527340
#define  CAN_F2R2_FB11 7065,527438
#define  CAN_F2R2_FB12 7066,527536
#define  CAN_F2R2_FB13 7067,527634
#define  CAN_F2R2_FB14 7068,527732
#define  CAN_F2R2_FB15 7069,527830
#define  CAN_F2R2_FB16 7070,527928
#define  CAN_F2R2_FB17 7071,528026
#define  CAN_F2R2_FB18 7072,528124
#define  CAN_F2R2_FB19 7073,528222
#define  CAN_F2R2_FB20 7074,528320
#define  CAN_F2R2_FB21 7075,528418
#define  CAN_F2R2_FB22 7076,528516
#define  CAN_F2R2_FB23 7077,528614
#define  CAN_F2R2_FB24 7078,528712
#define  CAN_F2R2_FB25 7079,528810
#define  CAN_F2R2_FB26 7080,528908
#define  CAN_F2R2_FB27 7081,529006
#define  CAN_F2R2_FB28 7082,529104
#define  CAN_F2R2_FB29 7083,529202
#define  CAN_F2R2_FB30 7084,529300
#define  CAN_F2R2_FB31 7085,529398
#define  CAN_F3R2_FB0 7088,529580
#define  CAN_F3R2_FB1 7089,529677
#define  CAN_F3R2_FB2 7090,529774
#define  CAN_F3R2_FB3 7091,529871
#define  CAN_F3R2_FB4 7092,529968
#define  CAN_F3R2_FB5 7093,530065
#define  CAN_F3R2_FB6 7094,530162
#define  CAN_F3R2_FB7 7095,530259
#define  CAN_F3R2_FB8 7096,530356
#define  CAN_F3R2_FB9 7097,530453
#define  CAN_F3R2_FB10 7098,530550
#define  CAN_F3R2_FB11 7099,530648
#define  CAN_F3R2_FB12 7100,530746
#define  CAN_F3R2_FB13 7101,530844
#define  CAN_F3R2_FB14 7102,530942
#define  CAN_F3R2_FB15 7103,531040
#define  CAN_F3R2_FB16 7104,531138
#define  CAN_F3R2_FB17 7105,531236
#define  CAN_F3R2_FB18 7106,531334
#define  CAN_F3R2_FB19 7107,531432
#define  CAN_F3R2_FB20 7108,531530
#define  CAN_F3R2_FB21 7109,531628
#define  CAN_F3R2_FB22 7110,531726
#define  CAN_F3R2_FB23 7111,531824
#define  CAN_F3R2_FB24 7112,531922
#define  CAN_F3R2_FB25 7113,532020
#define  CAN_F3R2_FB26 7114,532118
#define  CAN_F3R2_FB27 7115,532216
#define  CAN_F3R2_FB28 7116,532314
#define  CAN_F3R2_FB29 7117,532412
#define  CAN_F3R2_FB30 7118,532510
#define  CAN_F3R2_FB31 7119,532608
#define  CAN_F4R2_FB0 7122,532790
#define  CAN_F4R2_FB1 7123,532887
#define  CAN_F4R2_FB2 7124,532984
#define  CAN_F4R2_FB3 7125,533081
#define  CAN_F4R2_FB4 7126,533178
#define  CAN_F4R2_FB5 7127,533275
#define  CAN_F4R2_FB6 7128,533372
#define  CAN_F4R2_FB7 7129,533469
#define  CAN_F4R2_FB8 7130,533566
#define  CAN_F4R2_FB9 7131,533663
#define  CAN_F4R2_FB10 7132,533760
#define  CAN_F4R2_FB11 7133,533858
#define  CAN_F4R2_FB12 7134,533956
#define  CAN_F4R2_FB13 7135,534054
#define  CAN_F4R2_FB14 7136,534152
#define  CAN_F4R2_FB15 7137,534250
#define  CAN_F4R2_FB16 7138,534348
#define  CAN_F4R2_FB17 7139,534446
#define  CAN_F4R2_FB18 7140,534544
#define  CAN_F4R2_FB19 7141,534642
#define  CAN_F4R2_FB20 7142,534740
#define  CAN_F4R2_FB21 7143,534838
#define  CAN_F4R2_FB22 7144,534936
#define  CAN_F4R2_FB23 7145,535034
#define  CAN_F4R2_FB24 7146,535132
#define  CAN_F4R2_FB25 7147,535230
#define  CAN_F4R2_FB26 7148,535328
#define  CAN_F4R2_FB27 7149,535426
#define  CAN_F4R2_FB28 7150,535524
#define  CAN_F4R2_FB29 7151,535622
#define  CAN_F4R2_FB30 7152,535720
#define  CAN_F4R2_FB31 7153,535818
#define  CAN_F5R2_FB0 7156,536000
#define  CAN_F5R2_FB1 7157,536097
#define  CAN_F5R2_FB2 7158,536194
#define  CAN_F5R2_FB3 7159,536291
#define  CAN_F5R2_FB4 7160,536388
#define  CAN_F5R2_FB5 7161,536485
#define  CAN_F5R2_FB6 7162,536582
#define  CAN_F5R2_FB7 7163,536679
#define  CAN_F5R2_FB8 7164,536776
#define  CAN_F5R2_FB9 7165,536873
#define  CAN_F5R2_FB10 7166,536970
#define  CAN_F5R2_FB11 7167,537068
#define  CAN_F5R2_FB12 7168,537166
#define  CAN_F5R2_FB13 7169,537264
#define  CAN_F5R2_FB14 7170,537362
#define  CAN_F5R2_FB15 7171,537460
#define  CAN_F5R2_FB16 7172,537558
#define  CAN_F5R2_FB17 7173,537656
#define  CAN_F5R2_FB18 7174,537754
#define  CAN_F5R2_FB19 7175,537852
#define  CAN_F5R2_FB20 7176,537950
#define  CAN_F5R2_FB21 7177,538048
#define  CAN_F5R2_FB22 7178,538146
#define  CAN_F5R2_FB23 7179,538244
#define  CAN_F5R2_FB24 7180,538342
#define  CAN_F5R2_FB25 7181,538440
#define  CAN_F5R2_FB26 7182,538538
#define  CAN_F5R2_FB27 7183,538636
#define  CAN_F5R2_FB28 7184,538734
#define  CAN_F5R2_FB29 7185,538832
#define  CAN_F5R2_FB30 7186,538930
#define  CAN_F5R2_FB31 7187,539028
#define  CAN_F6R2_FB0 7190,539210
#define  CAN_F6R2_FB1 7191,539307
#define  CAN_F6R2_FB2 7192,539404
#define  CAN_F6R2_FB3 7193,539501
#define  CAN_F6R2_FB4 7194,539598
#define  CAN_F6R2_FB5 7195,539695
#define  CAN_F6R2_FB6 7196,539792
#define  CAN_F6R2_FB7 7197,539889
#define  CAN_F6R2_FB8 7198,539986
#define  CAN_F6R2_FB9 7199,540083
#define  CAN_F6R2_FB10 7200,540180
#define  CAN_F6R2_FB11 7201,540278
#define  CAN_F6R2_FB12 7202,540376
#define  CAN_F6R2_FB13 7203,540474
#define  CAN_F6R2_FB14 7204,540572
#define  CAN_F6R2_FB15 7205,540670
#define  CAN_F6R2_FB16 7206,540768
#define  CAN_F6R2_FB17 7207,540866
#define  CAN_F6R2_FB18 7208,540964
#define  CAN_F6R2_FB19 7209,541062
#define  CAN_F6R2_FB20 7210,541160
#define  CAN_F6R2_FB21 7211,541258
#define  CAN_F6R2_FB22 7212,541356
#define  CAN_F6R2_FB23 7213,541454
#define  CAN_F6R2_FB24 7214,541552
#define  CAN_F6R2_FB25 7215,541650
#define  CAN_F6R2_FB26 7216,541748
#define  CAN_F6R2_FB27 7217,541846
#define  CAN_F6R2_FB28 7218,541944
#define  CAN_F6R2_FB29 7219,542042
#define  CAN_F6R2_FB30 7220,542140
#define  CAN_F6R2_FB31 7221,542238
#define  CAN_F7R2_FB0 7224,542420
#define  CAN_F7R2_FB1 7225,542517
#define  CAN_F7R2_FB2 7226,542614
#define  CAN_F7R2_FB3 7227,542711
#define  CAN_F7R2_FB4 7228,542808
#define  CAN_F7R2_FB5 7229,542905
#define  CAN_F7R2_FB6 7230,543002
#define  CAN_F7R2_FB7 7231,543099
#define  CAN_F7R2_FB8 7232,543196
#define  CAN_F7R2_FB9 7233,543293
#define  CAN_F7R2_FB10 7234,543390
#define  CAN_F7R2_FB11 7235,543488
#define  CAN_F7R2_FB12 7236,543586
#define  CAN_F7R2_FB13 7237,543684
#define  CAN_F7R2_FB14 7238,543782
#define  CAN_F7R2_FB15 7239,543880
#define  CAN_F7R2_FB16 7240,543978
#define  CAN_F7R2_FB17 7241,544076
#define  CAN_F7R2_FB18 7242,544174
#define  CAN_F7R2_FB19 7243,544272
#define  CAN_F7R2_FB20 7244,544370
#define  CAN_F7R2_FB21 7245,544468
#define  CAN_F7R2_FB22 7246,544566
#define  CAN_F7R2_FB23 7247,544664
#define  CAN_F7R2_FB24 7248,544762
#define  CAN_F7R2_FB25 7249,544860
#define  CAN_F7R2_FB26 7250,544958
#define  CAN_F7R2_FB27 7251,545056
#define  CAN_F7R2_FB28 7252,545154
#define  CAN_F7R2_FB29 7253,545252
#define  CAN_F7R2_FB30 7254,545350
#define  CAN_F7R2_FB31 7255,545448
#define  CAN_F8R2_FB0 7258,545630
#define  CAN_F8R2_FB1 7259,545727
#define  CAN_F8R2_FB2 7260,545824
#define  CAN_F8R2_FB3 7261,545921
#define  CAN_F8R2_FB4 7262,546018
#define  CAN_F8R2_FB5 7263,546115
#define  CAN_F8R2_FB6 7264,546212
#define  CAN_F8R2_FB7 7265,546309
#define  CAN_F8R2_FB8 7266,546406
#define  CAN_F8R2_FB9 7267,546503
#define  CAN_F8R2_FB10 7268,546600
#define  CAN_F8R2_FB11 7269,546698
#define  CAN_F8R2_FB12 7270,546796
#define  CAN_F8R2_FB13 7271,546894
#define  CAN_F8R2_FB14 7272,546992
#define  CAN_F8R2_FB15 7273,547090
#define  CAN_F8R2_FB16 7274,547188
#define  CAN_F8R2_FB17 7275,547286
#define  CAN_F8R2_FB18 7276,547384
#define  CAN_F8R2_FB19 7277,547482
#define  CAN_F8R2_FB20 7278,547580
#define  CAN_F8R2_FB21 7279,547678
#define  CAN_F8R2_FB22 7280,547776
#define  CAN_F8R2_FB23 7281,547874
#define  CAN_F8R2_FB24 7282,547972
#define  CAN_F8R2_FB25 7283,548070
#define  CAN_F8R2_FB26 7284,548168
#define  CAN_F8R2_FB27 7285,548266
#define  CAN_F8R2_FB28 7286,548364
#define  CAN_F8R2_FB29 7287,548462
#define  CAN_F8R2_FB30 7288,548560
#define  CAN_F8R2_FB31 7289,548658
#define  CAN_F9R2_FB0 7292,548840
#define  CAN_F9R2_FB1 7293,548937
#define  CAN_F9R2_FB2 7294,549034
#define  CAN_F9R2_FB3 7295,549131
#define  CAN_F9R2_FB4 7296,549228
#define  CAN_F9R2_FB5 7297,549325
#define  CAN_F9R2_FB6 7298,549422
#define  CAN_F9R2_FB7 7299,549519
#define  CAN_F9R2_FB8 7300,549616
#define  CAN_F9R2_FB9 7301,549713
#define  CAN_F9R2_FB10 7302,549810
#define  CAN_F9R2_FB11 7303,549908
#define  CAN_F9R2_FB12 7304,550006
#define  CAN_F9R2_FB13 7305,550104
#define  CAN_F9R2_FB14 7306,550202
#define  CAN_F9R2_FB15 7307,550300
#define  CAN_F9R2_FB16 7308,550398
#define  CAN_F9R2_FB17 7309,550496
#define  CAN_F9R2_FB18 7310,550594
#define  CAN_F9R2_FB19 7311,550692
#define  CAN_F9R2_FB20 7312,550790
#define  CAN_F9R2_FB21 7313,550888
#define  CAN_F9R2_FB22 7314,550986
#define  CAN_F9R2_FB23 7315,551084
#define  CAN_F9R2_FB24 7316,551182
#define  CAN_F9R2_FB25 7317,551280
#define  CAN_F9R2_FB26 7318,551378
#define  CAN_F9R2_FB27 7319,551476
#define  CAN_F9R2_FB28 7320,551574
#define  CAN_F9R2_FB29 7321,551672
#define  CAN_F9R2_FB30 7322,551770
#define  CAN_F9R2_FB31 7323,551868
#define  CAN_F10R2_FB0 7326,552050
#define  CAN_F10R2_FB1 7327,552147
#define  CAN_F10R2_FB2 7328,552244
#define  CAN_F10R2_FB3 7329,552341
#define  CAN_F10R2_FB4 7330,552438
#define  CAN_F10R2_FB5 7331,552535
#define  CAN_F10R2_FB6 7332,552632
#define  CAN_F10R2_FB7 7333,552729
#define  CAN_F10R2_FB8 7334,552826
#define  CAN_F10R2_FB9 7335,552923
#define  CAN_F10R2_FB10 7336,553020
#define  CAN_F10R2_FB11 7337,553118
#define  CAN_F10R2_FB12 7338,553216
#define  CAN_F10R2_FB13 7339,553314
#define  CAN_F10R2_FB14 7340,553412
#define  CAN_F10R2_FB15 7341,553510
#define  CAN_F10R2_FB16 7342,553608
#define  CAN_F10R2_FB17 7343,553706
#define  CAN_F10R2_FB18 7344,553804
#define  CAN_F10R2_FB19 7345,553902
#define  CAN_F10R2_FB20 7346,554000
#define  CAN_F10R2_FB21 7347,554098
#define  CAN_F10R2_FB22 7348,554196
#define  CAN_F10R2_FB23 7349,554294
#define  CAN_F10R2_FB24 7350,554392
#define  CAN_F10R2_FB25 7351,554490
#define  CAN_F10R2_FB26 7352,554588
#define  CAN_F10R2_FB27 7353,554686
#define  CAN_F10R2_FB28 7354,554784
#define  CAN_F10R2_FB29 7355,554882
#define  CAN_F10R2_FB30 7356,554980
#define  CAN_F10R2_FB31 7357,555078
#define  CAN_F11R2_FB0 7360,555260
#define  CAN_F11R2_FB1 7361,555357
#define  CAN_F11R2_FB2 7362,555454
#define  CAN_F11R2_FB3 7363,555551
#define  CAN_F11R2_FB4 7364,555648
#define  CAN_F11R2_FB5 7365,555745
#define  CAN_F11R2_FB6 7366,555842
#define  CAN_F11R2_FB7 7367,555939
#define  CAN_F11R2_FB8 7368,556036
#define  CAN_F11R2_FB9 7369,556133
#define  CAN_F11R2_FB10 7370,556230
#define  CAN_F11R2_FB11 7371,556328
#define  CAN_F11R2_FB12 7372,556426
#define  CAN_F11R2_FB13 7373,556524
#define  CAN_F11R2_FB14 7374,556622
#define  CAN_F11R2_FB15 7375,556720
#define  CAN_F11R2_FB16 7376,556818
#define  CAN_F11R2_FB17 7377,556916
#define  CAN_F11R2_FB18 7378,557014
#define  CAN_F11R2_FB19 7379,557112
#define  CAN_F11R2_FB20 7380,557210
#define  CAN_F11R2_FB21 7381,557308
#define  CAN_F11R2_FB22 7382,557406
#define  CAN_F11R2_FB23 7383,557504
#define  CAN_F11R2_FB24 7384,557602
#define  CAN_F11R2_FB25 7385,557700
#define  CAN_F11R2_FB26 7386,557798
#define  CAN_F11R2_FB27 7387,557896
#define  CAN_F11R2_FB28 7388,557994
#define  CAN_F11R2_FB29 7389,558092
#define  CAN_F11R2_FB30 7390,558190
#define  CAN_F11R2_FB31 7391,558288
#define  CAN_F12R2_FB0 7394,558470
#define  CAN_F12R2_FB1 7395,558567
#define  CAN_F12R2_FB2 7396,558664
#define  CAN_F12R2_FB3 7397,558761
#define  CAN_F12R2_FB4 7398,558858
#define  CAN_F12R2_FB5 7399,558955
#define  CAN_F12R2_FB6 7400,559052
#define  CAN_F12R2_FB7 7401,559149
#define  CAN_F12R2_FB8 7402,559246
#define  CAN_F12R2_FB9 7403,559343
#define  CAN_F12R2_FB10 7404,559440
#define  CAN_F12R2_FB11 7405,559538
#define  CAN_F12R2_FB12 7406,559636
#define  CAN_F12R2_FB13 7407,559734
#define  CAN_F12R2_FB14 7408,559832
#define  CAN_F12R2_FB15 7409,559930
#define  CAN_F12R2_FB16 7410,560028
#define  CAN_F12R2_FB17 7411,560126
#define  CAN_F12R2_FB18 7412,560224
#define  CAN_F12R2_FB19 7413,560322
#define  CAN_F12R2_FB20 7414,560420
#define  CAN_F12R2_FB21 7415,560518
#define  CAN_F12R2_FB22 7416,560616
#define  CAN_F12R2_FB23 7417,560714
#define  CAN_F12R2_FB24 7418,560812
#define  CAN_F12R2_FB25 7419,560910
#define  CAN_F12R2_FB26 7420,561008
#define  CAN_F12R2_FB27 7421,561106
#define  CAN_F12R2_FB28 7422,561204
#define  CAN_F12R2_FB29 7423,561302
#define  CAN_F12R2_FB30 7424,561400
#define  CAN_F12R2_FB31 7425,561498
#define  CAN_F13R2_FB0 7428,561680
#define  CAN_F13R2_FB1 7429,561777
#define  CAN_F13R2_FB2 7430,561874
#define  CAN_F13R2_FB3 7431,561971
#define  CAN_F13R2_FB4 7432,562068
#define  CAN_F13R2_FB5 7433,562165
#define  CAN_F13R2_FB6 7434,562262
#define  CAN_F13R2_FB7 7435,562359
#define  CAN_F13R2_FB8 7436,562456
#define  CAN_F13R2_FB9 7437,562553
#define  CAN_F13R2_FB10 7438,562650
#define  CAN_F13R2_FB11 7439,562748
#define  CAN_F13R2_FB12 7440,562846
#define  CAN_F13R2_FB13 7441,562944
#define  CAN_F13R2_FB14 7442,563042
#define  CAN_F13R2_FB15 7443,563140
#define  CAN_F13R2_FB16 7444,563238
#define  CAN_F13R2_FB17 7445,563336
#define  CAN_F13R2_FB18 7446,563434
#define  CAN_F13R2_FB19 7447,563532
#define  CAN_F13R2_FB20 7448,563630
#define  CAN_F13R2_FB21 7449,563728
#define  CAN_F13R2_FB22 7450,563826
#define  CAN_F13R2_FB23 7451,563924
#define  CAN_F13R2_FB24 7452,564022
#define  CAN_F13R2_FB25 7453,564120
#define  CAN_F13R2_FB26 7454,564218
#define  CAN_F13R2_FB27 7455,564316
#define  CAN_F13R2_FB28 7456,564414
#define  CAN_F13R2_FB29 7457,564512
#define  CAN_F13R2_FB30 7458,564610
#define  CAN_F13R2_FB31 7459,564708
#define  SPI_CR1_CPHA 7468,565302
#define  SPI_CR1_CPOL 7469,565398
#define  SPI_CR1_MSTR 7470,565497
#define  SPI_CR1_BR 7472,565600
#define  SPI_CR1_BR_0 7473,565717
#define  SPI_CR1_BR_1 7474,565807
#define  SPI_CR1_BR_2 7475,565897
#define  SPI_CR1_SPE 7477,565989
#define  SPI_CR1_LSBFIRST 7478,566084
#define  SPI_CR1_SSI 7479,566181
#define  SPI_CR1_SSM 7480,566287
#define  SPI_CR1_RXONLY 7481,566397
#define  SPI_CR1_DFF 7482,566494
#define  SPI_CR1_CRCNEXT 7483,566596
#define  SPI_CR1_CRCEN 7484,566698
#define  SPI_CR1_BIDIOE 7485,566814
#define  SPI_CR1_BIDIMODE 7486,566934
#define  SPI_CR2_RXDMAEN 7489,567133
#define  SPI_CR2_TXDMAEN 7490,567238
#define  SPI_CR2_SSOE 7491,567343
#define  SPI_CR2_ERRIE 7492,567444
#define  SPI_CR2_RXNEIE 7493,567551
#define  SPI_CR2_TXEIE 7494,567672
#define  SPI_SR_RXNE 7497,567873
#define  SPI_SR_TXE 7498,567982
#define  SPI_SR_CHSIDE 7499,568088
#define  SPI_SR_UDR 7500,568185
#define  SPI_SR_CRCERR 7501,568283
#define  SPI_SR_MODF 7502,568382
#define  SPI_SR_OVR 7503,568477
#define  SPI_SR_BSY 7504,568574
#define  SPI_DR_DR 7507,568752
#define  SPI_CRCPR_CRCPOLY 7510,568934
#define  SPI_RXCRCR_RXCRC 7513,569126
#define  SPI_TXCRCR_TXCRC 7516,569310
#define  SPI_I2SCFGR_CHLEN 7519,569494
#define  SPI_I2SCFGR_DATLEN 7521,569630
#define  SPI_I2SCFGR_DATLEN_0 7522,569763
#define  SPI_I2SCFGR_DATLEN_1 7523,569853
#define  SPI_I2SCFGR_CKPOL 7525,569945
#define  SPI_I2SCFGR_I2SSTD 7527,570059
#define  SPI_I2SCFGR_I2SSTD_0 7528,570185
#define  SPI_I2SCFGR_I2SSTD_1 7529,570275
#define  SPI_I2SCFGR_PCMSYNC 7531,570367
#define  SPI_I2SCFGR_I2SCFG 7533,570479
#define  SPI_I2SCFGR_I2SCFG_0 7534,570605
#define  SPI_I2SCFGR_I2SCFG_1 7535,570695
#define  SPI_I2SCFGR_I2SE 7537,570787
#define  SPI_I2SCFGR_I2SMOD 7538,570882
#define  SPI_I2SPR_I2SDIV 7541,571069
#define  SPI_I2SPR_ODD 7542,571174
#define  SPI_I2SPR_MCKOE 7543,571287
#define  I2C_CR1_PE 7552,571894
#define  I2C_CR1_SMBUS 7553,571996
#define  I2C_CR1_SMBTYPE 7554,572091
#define  I2C_CR1_ENARP 7555,572186
#define  I2C_CR1_ENPEC 7556,572281
#define  I2C_CR1_ENGC 7557,572376
#define  I2C_CR1_NOSTRETCH 7558,572480
#define  I2C_CR1_START 7559,572602
#define  I2C_CR1_STOP 7560,572703
#define  I2C_CR1_ACK 7561,572803
#define  I2C_CR1_POS 7562,572906
#define  I2C_CR1_PEC 7563,573036
#define  I2C_CR1_ALERT 7564,573142
#define  I2C_CR1_SWRST 7565,573238
#define  I2C_CR2_FREQ 7568,573421
#define  I2C_CR2_FREQ_0 7569,573549
#define  I2C_CR2_FREQ_1 7570,573639
#define  I2C_CR2_FREQ_2 7571,573729
#define  I2C_CR2_FREQ_3 7572,573819
#define  I2C_CR2_FREQ_4 7573,573909
#define  I2C_CR2_FREQ_5 7574,573999
#define  I2C_CR2_ITERREN 7576,574091
#define  I2C_CR2_ITEVTEN 7577,574198
#define  I2C_CR2_ITBUFEN 7578,574305
#define  I2C_CR2_DMAEN 7579,574413
#define  I2C_CR2_LAST 7580,574517
#define  I2C_OAR1_ADD1_7 7583,574703
#define  I2C_OAR1_ADD8_9 7584,574805
#define  I2C_OAR1_ADD0 7586,574909
#define  I2C_OAR1_ADD1 7587,574999
#define  I2C_OAR1_ADD2 7588,575089
#define  I2C_OAR1_ADD3 7589,575179
#define  I2C_OAR1_ADD4 7590,575269
#define  I2C_OAR1_ADD5 7591,575359
#define  I2C_OAR1_ADD6 7592,575449
#define  I2C_OAR1_ADD7 7593,575539
#define  I2C_OAR1_ADD8 7594,575629
#define  I2C_OAR1_ADD9 7595,575719
#define  I2C_OAR1_ADDMODE 7597,575811
#define  I2C_OAR2_ENDUAL 7600,576008
#define  I2C_OAR2_ADD2 7601,576120
#define  I2C_DR_DR 7604,576306
#define  I2C_SR1_SB 7607,576494
#define  I2C_SR1_ADDR 7608,576602
#define  I2C_SR1_BTF 7609,576734
#define  I2C_SR1_ADD10 7610,576841
#define  I2C_SR1_STOPF 7611,576958
#define  I2C_SR1_RXNE 7612,577070
#define  I2C_SR1_TXE 7613,577190
#define  I2C_SR1_BERR 7614,577309
#define  I2C_SR1_ARLO 7615,577403
#define  I2C_SR1_AF 7616,577518
#define  I2C_SR1_OVR 7617,577622
#define  I2C_SR1_PECERR 7618,577723
#define  I2C_SR1_TIMEOUT 7619,577830
#define  I2C_SR1_SMBALERT 7620,577936
#define  I2C_SR2_MSL 7623,578116
#define  I2C_SR2_BUSY 7624,578213
#define  I2C_SR2_TRA 7625,578306
#define  I2C_SR2_GENCALL 7626,578411
#define  I2C_SR2_SMBDEFAULT 7627,578529
#define  I2C_SR2_SMBHOST 7628,578655
#define  I2C_SR2_DUALF 7629,578770
#define  I2C_SR2_PEC 7630,578877
#define  I2C_CCR_CCR 7633,579076
#define  I2C_CCR_DUTY 7634,579219
#define  I2C_CCR_FS 7635,579324
#define  I2C_TRISE_TRISE 7638,579518
#define  USART_SR_PE 7647,580152
#define  USART_SR_FE 7648,580249
#define  USART_SR_NE 7649,580347
#define  USART_SR_ORE 7650,580448
#define  USART_SR_IDLE 7651,580546
#define  USART_SR_RXNE 7652,580649
#define  USART_SR_TC 7653,580762
#define  USART_SR_TXE 7654,580868
#define  USART_SR_LBD 7655,580981
#define  USART_SR_CTS 7656,581090
#define  USART_DR_DR 7659,581267
#define  USART_BRR_DIV_Fraction 7662,581446
#define  USART_BRR_DIV_Mantissa 7663,581551
#define  USART_CR1_SBK 7666,581740
#define  USART_CR1_RWU 7667,581835
#define  USART_CR1_RE 7668,581935
#define  USART_CR1_TE 7669,582035
#define  USART_CR1_IDLEIE 7670,582138
#define  USART_CR1_RXNEIE 7671,582244
#define  USART_CR1_TCIE 7672,582350
#define  USART_CR1_TXEIE 7673,582473
#define  USART_CR1_PEIE 7674,582577
#define  USART_CR1_PS 7675,582681
#define  USART_CR1_PCE 7676,582782
#define  USART_CR1_WAKE 7677,582888
#define  USART_CR1_M 7678,582986
#define  USART_CR1_UE 7679,583082
#define  USART_CR1_OVER8 7680,583179
#define  USART_CR2_ADD 7683,583373
#define  USART_CR2_LBDL 7684,583483
#define  USART_CR2_LBDIE 7685,583594
#define  USART_CR2_LBCL 7686,583715
#define  USART_CR2_CPHA 7687,583820
#define  USART_CR2_CPOL 7688,583916
#define  USART_CR2_CLKEN 7689,584015
#define  USART_CR2_STOP 7691,584114
#define  USART_CR2_STOP_0 7692,584225
#define  USART_CR2_STOP_1 7693,584315
#define  USART_CR2_LINEN 7695,584407
#define  USART_CR3_EIE 7698,584591
#define  USART_CR3_IREN 7699,584698
#define  USART_CR3_IRLP 7700,584799
#define  USART_CR3_HDSEL 7701,584898
#define  USART_CR3_NACK 7702,585004
#define  USART_CR3_SCEN 7703,585110
#define  USART_CR3_DMAR 7704,585216
#define  USART_CR3_DMAT 7705,585320
#define  USART_CR3_RTSE 7706,585427
#define  USART_CR3_CTSE 7707,585522
#define  USART_CR3_CTSIE 7708,585617
#define  USART_CR3_ONEBIT 7709,585722
#define  USART_GTPR_PSC 7712,585905
#define  USART_GTPR_PSC_0 7713,586021
#define  USART_GTPR_PSC_1 7714,586111
#define  USART_GTPR_PSC_2 7715,586201
#define  USART_GTPR_PSC_3 7716,586291
#define  USART_GTPR_PSC_4 7717,586381
#define  USART_GTPR_PSC_5 7718,586471
#define  USART_GTPR_PSC_6 7719,586561
#define  USART_GTPR_PSC_7 7720,586651
#define  USART_GTPR_GT 7722,586743
#define  DBGMCU_IDCODE_DEV_ID 7731,587340
#define  DBGMCU_IDCODE_REV_ID 7733,587444
#define  DBGMCU_IDCODE_REV_ID_0 7734,587568
#define  DBGMCU_IDCODE_REV_ID_1 7735,587658
#define  DBGMCU_IDCODE_REV_ID_2 7736,587748
#define  DBGMCU_IDCODE_REV_ID_3 7737,587838
#define  DBGMCU_IDCODE_REV_ID_4 7738,587928
#define  DBGMCU_IDCODE_REV_ID_5 7739,588018
#define  DBGMCU_IDCODE_REV_ID_6 7740,588108
#define  DBGMCU_IDCODE_REV_ID_7 7741,588198
#define  DBGMCU_IDCODE_REV_ID_8 7742,588288
#define  DBGMCU_IDCODE_REV_ID_9 7743,588378
#define  DBGMCU_IDCODE_REV_ID_10 7744,588468
#define  DBGMCU_IDCODE_REV_ID_11 7745,588559
#define  DBGMCU_IDCODE_REV_ID_12 7746,588650
#define  DBGMCU_IDCODE_REV_ID_13 7747,588741
#define  DBGMCU_IDCODE_REV_ID_14 7748,588832
#define  DBGMCU_IDCODE_REV_ID_15 7749,588923
#define  DBGMCU_CR_DBG_SLEEP 7752,589098
#define  DBGMCU_CR_DBG_STOP 7753,589199
#define  DBGMCU_CR_DBG_STANDBY 7754,589299
#define  DBGMCU_CR_TRACE_IOEN 7755,589402
#define  DBGMCU_CR_TRACE_MODE 7757,589517
#define  DBGMCU_CR_TRACE_MODE_0 7758,589653
#define  DBGMCU_CR_TRACE_MODE_1 7759,589743
#define  DBGMCU_CR_DBG_IWDG_STOP 7761,589835
#define  DBGMCU_CR_DBG_WWDG_STOP 7762,589974
#define  DBGMCU_CR_DBG_TIM1_STOP 7763,590108
#define  DBGMCU_CR_DBG_TIM2_STOP 7764,590233
#define  DBGMCU_CR_DBG_TIM3_STOP 7765,590358
#define  DBGMCU_CR_DBG_TIM4_STOP 7766,590483
#define  DBGMCU_CR_DBG_CAN1_STOP 7767,590608
#define  DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT 7768,590731
#define  DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT 7769,590862
#define  DBGMCU_CR_DBG_TIM8_STOP 7770,590993
#define  DBGMCU_CR_DBG_TIM5_STOP 7771,591118
#define  DBGMCU_CR_DBG_TIM6_STOP 7772,591243
#define  DBGMCU_CR_DBG_TIM7_STOP 7773,591368
#define  DBGMCU_CR_DBG_CAN2_STOP 7774,591493
#define  DBGMCU_CR_DBG_TIM15_STOP 7775,591616
#define  DBGMCU_CR_DBG_TIM16_STOP 7776,591740
#define  DBGMCU_CR_DBG_TIM17_STOP 7777,591864
#define  DBGMCU_CR_DBG_TIM12_STOP 7778,591988
#define  DBGMCU_CR_DBG_TIM13_STOP 7779,592112
#define  DBGMCU_CR_DBG_TIM14_STOP 7780,592236
#define  DBGMCU_CR_DBG_TIM9_STOP 7781,592360
#define  DBGMCU_CR_DBG_TIM10_STOP 7782,592483
#define  DBGMCU_CR_DBG_TIM11_STOP 7783,592607
#define  FLASH_ACR_LATENCY 7792,593227
#define  FLASH_ACR_LATENCY_0 7793,593339
#define  FLASH_ACR_LATENCY_1 7794,593429
#define  FLASH_ACR_LATENCY_2 7795,593519
#define  FLASH_ACR_HLFCYA 7797,593611
#define  FLASH_ACR_PRFTBE 7798,593726
#define  FLASH_ACR_PRFTBS 7799,593833
#define  FLASH_KEYR_FKEYR 7802,594024
#define  FLASH_OPTKEYR_OPTKEYR 7805,594201
#define  FLASH_SR_BSY 7808,594384
#define  FLASH_SR_PGERR 7809,594473
#define  FLASH_SR_WRPRTERR 7810,594575
#define  FLASH_SR_EOP 7811,594682
#define  FLASH_CR_PG 7814,594867
#define  FLASH_CR_PER 7815,594963
#define  FLASH_CR_MER 7816,595058
#define  FLASH_CR_OPTPG 7817,595153
#define  FLASH_CR_OPTER 7818,595261
#define  FLASH_CR_STRT 7819,595363
#define  FLASH_CR_LOCK 7820,595453
#define  FLASH_CR_OPTWRE 7821,595542
#define  FLASH_CR_ERRIE 7822,595652
#define  FLASH_CR_EOPIE 7823,595759
#define  FLASH_AR_FAR 7826,595961
#define  FLASH_OBR_OPTERR 7829,596143
#define  FLASH_OBR_RDPRT 7830,596245
#define  FLASH_OBR_USER 7832,596347
#define  FLASH_OBR_WDG_SW 7833,596449
#define  FLASH_OBR_nRST_STOP 7834,596540
#define  FLASH_OBR_nRST_STDBY 7835,596634
#define  FLASH_OBR_BFB2 7836,596729
#define  FLASH_WRPR_WRP 7839,596902
#define  FLASH_RDP_RDP 7844,597170
#define  FLASH_RDP_nRDP 7845,597282
#define  FLASH_USER_USER 7848,597491
#define  FLASH_USER_nUSER 7849,597592
#define  FLASH_Data0_Data0 7852,597790
#define  FLASH_Data0_nData0 7853,597904
#define  FLASH_Data1_Data1 7856,598115
#define  FLASH_Data1_nData1 7857,598229
#define  FLASH_WRP0_WRP0 7860,598440
#define  FLASH_WRP0_nWRP0 7861,598567
#define  FLASH_WRP1_WRP1 7864,598791
#define  FLASH_WRP1_nWRP1 7865,598918
#define  FLASH_WRP2_WRP2 7868,599142
#define  FLASH_WRP2_nWRP2 7869,599269
#define  FLASH_WRP3_WRP3 7872,599493
#define  FLASH_WRP3_nWRP3 7873,599620
#define ETH_MACCR_WD 7880,600094
#define ETH_MACCR_JD 7881,600168
#define ETH_MACCR_IFG 7882,600240
  #define ETH_MACCR_IFG_96Bit 7883,600313
  #define ETH_MACCR_IFG_88Bit 7884,600434
  #define ETH_MACCR_IFG_80Bit 7885,600555
  #define ETH_MACCR_IFG_72Bit 7886,600676
  #define ETH_MACCR_IFG_64Bit 7887,600797
  #define ETH_MACCR_IFG_56Bit 7888,600926
  #define ETH_MACCR_IFG_48Bit 7889,601047
  #define ETH_MACCR_IFG_40Bit 7890,601168
#define ETH_MACCR_CSD 7891,601303
#define ETH_MACCR_FES 7892,601404
#define ETH_MACCR_ROD 7893,601481
#define ETH_MACCR_LM 7894,601558
#define ETH_MACCR_DM 7895,601629
#define ETH_MACCR_IPCO 7896,601698
#define ETH_MACCR_RD 7897,601775
#define ETH_MACCR_APCS 7898,601846
#define ETH_MACCR_BL 7899,601931
  #define ETH_MACCR_BL_10 7901,602195
  #define ETH_MACCR_BL_8 7902,602271
  #define ETH_MACCR_BL_4 7903,602346
  #define ETH_MACCR_BL_1 7904,602421
#define ETH_MACCR_DC 7905,602497
#define ETH_MACCR_TE 7906,602569
#define ETH_MACCR_RE 7907,602645
#define ETH_MACFFR_RA 7910,602781
#define ETH_MACFFR_HPF 7911,602851
#define ETH_MACFFR_SAF 7912,602932
#define ETH_MACFFR_SAIF 7913,603019
#define ETH_MACFFR_PCF 7914,603098
  #define ETH_MACFFR_PCF_BlockAll 7915,603184
  #define ETH_MACFFR_PCF_ForwardAll 7916,603325
  #define ETH_MACFFR_PCF_ForwardPassedAddrFilter 7917,603489
#define ETH_MACFFR_BFD 7918,603628
#define ETH_MACFFR_PAM 7919,603710
#define ETH_MACFFR_DAIF 7920,603787
#define ETH_MACFFR_HM 7921,603866
#define ETH_MACFFR_HU 7922,603939
#define ETH_MACFFR_PM 7923,604009
#define ETH_MACHTHR_HTH 7926,604149
#define ETH_MACHTLR_HTL 7929,604287
#define ETH_MACMIIAR_PA 7932,604421
#define ETH_MACMIIAR_MR 7933,604502
#define ETH_MACMIIAR_CR 7934,604593
  #define ETH_MACMIIAR_CR_Div42 7935,604675
  #define ETH_MACMIIAR_CR_Div16 7936,604775
  #define ETH_MACMIIAR_CR_Div26 7937,604875
#define ETH_MACMIIAR_MW 7938,604975
#define ETH_MACMIIAR_MB 7939,605043
#define ETH_MACMIIDR_MD 7942,605171
#define ETH_MACFCR_PT 7945,605329
#define ETH_MACFCR_ZQPD 7946,605397
#define ETH_MACFCR_PLT 7947,605480
  #define ETH_MACFCR_PLT_Minus4 7948,605566
  #define ETH_MACFCR_PLT_Minus28 7949,605661
  #define ETH_MACFCR_PLT_Minus144 7950,605757
  #define ETH_MACFCR_PLT_Minus256 7951,605854
#define ETH_MACFCR_UPFD 7952,605957
#define ETH_MACFCR_RFCE 7953,606041
#define ETH_MACFCR_TFCE 7954,606126
#define ETH_MACFCR_FCBBPA 7955,606212
#define ETH_MACVLANTR_VLANTC 7958,606368
#define ETH_MACVLANTR_VLANTI 7959,606455
#define ETH_MACRWUFFR_D 7962,606634
#define ETH_MACPMTCSR_WFFRPR 7976,607591
#define ETH_MACPMTCSR_GU 7977,607695
#define ETH_MACPMTCSR_WFR 7978,607770
#define ETH_MACPMTCSR_MPR 7979,607853
#define ETH_MACPMTCSR_WFE 7980,607935
#define ETH_MACPMTCSR_MPE 7981,608016
#define ETH_MACPMTCSR_PD 7982,608096
#define ETH_MACSR_TSTS 7985,608224
#define ETH_MACSR_MMCTS 7986,608309
#define ETH_MACSR_MMMCRS 7987,608388
#define ETH_MACSR_MMCS 7988,608466
#define ETH_MACSR_PMTS 7989,608536
#define ETH_MACIMR_TSTIM 7992,608671
#define ETH_MACIMR_PMTIM 7993,608765
#define ETH_MACA0HR_MACA0H 7996,608908
#define ETH_MACA0LR_MACA0L 7999,609049
#define ETH_MACA1HR_AE 8002,609190
#define ETH_MACA1HR_SA 8003,609265
#define ETH_MACA1HR_MBC 8004,609340
  #define ETH_MACA1HR_MBC_HBits15_8 8005,609472
  #define ETH_MACA1HR_MBC_HBits7_0 8006,609580
  #define ETH_MACA1HR_MBC_LBits31_24 8007,609687
  #define ETH_MACA1HR_MBC_LBits23_16 8008,609795
  #define ETH_MACA1HR_MBC_LBits15_8 8009,609903
  #define ETH_MACA1HR_MBC_LBits7_0 8010,610010
#define ETH_MACA1HR_MACA1H 8011,610117
#define ETH_MACA1LR_MACA1L 8014,610258
#define ETH_MACA2HR_AE 8017,610399
#define ETH_MACA2HR_SA 8018,610474
#define ETH_MACA2HR_MBC 8019,610549
  #define ETH_MACA2HR_MBC_HBits15_8 8020,610627
  #define ETH_MACA2HR_MBC_HBits7_0 8021,610735
  #define ETH_MACA2HR_MBC_LBits31_24 8022,610842
  #define ETH_MACA2HR_MBC_LBits23_16 8023,610950
  #define ETH_MACA2HR_MBC_LBits15_8 8024,611058
  #define ETH_MACA2HR_MBC_LBits7_0 8025,611165
#define ETH_MACA2HR_MACA2H 8026,611270
#define ETH_MACA2LR_MACA2L 8029,611411
#define ETH_MACA3HR_AE 8032,611552
#define ETH_MACA3HR_SA 8033,611627
#define ETH_MACA3HR_MBC 8034,611702
  #define ETH_MACA3HR_MBC_HBits15_8 8035,611780
  #define ETH_MACA3HR_MBC_HBits7_0 8036,611888
  #define ETH_MACA3HR_MBC_LBits31_24 8037,611995
  #define ETH_MACA3HR_MBC_LBits23_16 8038,612103
  #define ETH_MACA3HR_MBC_LBits15_8 8039,612211
  #define ETH_MACA3HR_MBC_LBits7_0 8040,612318
#define ETH_MACA3HR_MACA3H 8041,612423
#define ETH_MACA3LR_MACA3L 8044,612564
#define ETH_MMCCR_MCF 8051,612946
#define ETH_MMCCR_ROR 8052,613025
#define ETH_MMCCR_CSR 8053,613099
#define ETH_MMCCR_CR 8054,613181
#define ETH_MMCRIR_RGUFS 8057,613324
#define ETH_MMCRIR_RFAES 8058,613455
#define ETH_MMCRIR_RFCES 8059,613582
#define ETH_MMCTIR_TGFS 8062,613772
#define ETH_MMCTIR_TGFMSCS 8063,613900
#define ETH_MMCTIR_TGFSCS 8064,614026
#define ETH_MMCRIMR_RGUFM 8067,614226
#define ETH_MMCRIMR_RFAEM 8068,614372
#define ETH_MMCRIMR_RFCEM 8069,614519
#define ETH_MMCTIMR_TGFM 8072,614729
#define ETH_MMCTIMR_TGFMSCM 8073,614872
#define ETH_MMCTIMR_TGFSCM 8074,615013
#define ETH_MMCTGFSCCR_TGFSCC 8077,615260
#define ETH_MMCTGFMSCCR_TGFMSCC 8080,615530
#define ETH_MMCTGFCR_TGFC 8083,615775
#define ETH_MMCRFCECR_RFCEC 8086,615959
#define ETH_MMCRFAECR_RFAEC 8089,616157
#define ETH_MMCRGUFCR_RGUFC 8092,616361
#define ETH_PTPTSCR_TSARU 8099,616777
#define ETH_PTPTSCR_TSITE 8100,616860
#define ETH_PTPTSCR_TSSTU 8101,616956
#define ETH_PTPTSCR_TSSTI 8102,617034
#define ETH_PTPTSCR_TSFCU 8103,617116
#define ETH_PTPTSCR_TSE 8104,617209
#define ETH_PTPSSIR_STSSI 8107,617358
#define ETH_PTPTSHR_STS 8110,617523
#define ETH_PTPTSLR_STPNS 8113,617667
#define ETH_PTPTSLR_STSS 8114,617765
#define ETH_PTPTSHUR_TSUS 8117,617922
#define ETH_PTPTSLUR_TSUPNS 8120,618080
#define ETH_PTPTSLUR_TSUSS 8121,618184
#define ETH_PTPTSAR_TSA 8124,618342
#define ETH_PTPTTHR_TTSH 8127,618487
#define ETH_PTPTTLR_TTSL 8130,618636
#define ETH_DMABMR_AAB 8137,619025
#define ETH_DMABMR_FPM 8138,619107
#define ETH_DMABMR_USP 8139,619179
#define ETH_DMABMR_RDP 8140,619256
  #define ETH_DMABMR_RDP_1Beat 8141,619326
  #define ETH_DMABMR_RDP_2Beat 8142,619463
  #define ETH_DMABMR_RDP_4Beat 8143,619600
  #define ETH_DMABMR_RDP_8Beat 8144,619737
  #define ETH_DMABMR_RDP_16Beat 8145,619874
  #define ETH_DMABMR_RDP_32Beat 8146,620012
  #define ETH_DMABMR_RDP_4xPBL_4Beat 8147,620166
  #define ETH_DMABMR_RDP_4xPBL_8Beat 8148,620308
  #define ETH_DMABMR_RDP_4xPBL_16Beat 8149,620450
  #define ETH_DMABMR_RDP_4xPBL_32Beat 8150,620593
  #define ETH_DMABMR_RDP_4xPBL_64Beat 8151,620736
  #define ETH_DMABMR_RDP_4xPBL_128Beat 8152,620879
#define ETH_DMABMR_FB 8153,621025
#define ETH_DMABMR_RTPR 8154,621097
  #define ETH_DMABMR_RTPR_1_1 8155,621178
  #define ETH_DMABMR_RTPR_2_1 8156,621264
  #define ETH_DMABMR_RTPR_3_1 8157,621350
  #define ETH_DMABMR_RTPR_4_1 8158,621436
#define ETH_DMABMR_PBL 8159,621524
  #define ETH_DMABMR_PBL_1Beat 8160,621607
  #define ETH_DMABMR_PBL_2Beat 8161,621754
  #define ETH_DMABMR_PBL_4Beat 8162,621901
  #define ETH_DMABMR_PBL_8Beat 8163,622048
  #define ETH_DMABMR_PBL_16Beat 8164,622195
  #define ETH_DMABMR_PBL_32Beat 8165,622343
  #define ETH_DMABMR_PBL_4xPBL_4Beat 8166,622507
  #define ETH_DMABMR_PBL_4xPBL_8Beat 8167,622659
  #define ETH_DMABMR_PBL_4xPBL_16Beat 8168,622811
  #define ETH_DMABMR_PBL_4xPBL_32Beat 8169,622964
  #define ETH_DMABMR_PBL_4xPBL_64Beat 8170,623117
  #define ETH_DMABMR_PBL_4xPBL_128Beat 8171,623270
#define ETH_DMABMR_DSL 8172,623424
#define ETH_DMABMR_DA 8173,623507
#define ETH_DMABMR_SR 8174,623590
#define ETH_DMATPDR_TPD 8177,623736
#define ETH_DMARPDR_RPD 8180,623887
#define ETH_DMARDLAR_SRL 8183,624050
#define ETH_DMATDLAR_STL 8186,624215
#define ETH_DMASR_TSTS 8189,624355
#define ETH_DMASR_PMTS 8190,624441
#define ETH_DMASR_MMCS 8191,624512
#define ETH_DMASR_EBS 8192,624583
  #define ETH_DMASR_EBS_DescAccess 8194,624723
  #define ETH_DMASR_EBS_ReadTransf 8195,624835
  #define ETH_DMASR_EBS_DataTransfTx 8196,624947
#define ETH_DMASR_TPS 8197,625048
  #define ETH_DMASR_TPS_Stopped 8198,625132
  #define ETH_DMASR_TPS_Fetching 8199,625246
  #define ETH_DMASR_TPS_Waiting 8200,625354
  #define ETH_DMASR_TPS_Reading 8201,625454
  #define ETH_DMASR_TPS_Suspended 8202,625569
  #define ETH_DMASR_TPS_Closing 8203,625677
#define ETH_DMASR_RPS 8204,625780
  #define ETH_DMASR_RPS_Stopped 8205,625863
  #define ETH_DMASR_RPS_Fetching 8206,625976
  #define ETH_DMASR_RPS_Waiting 8207,626084
  #define ETH_DMASR_RPS_Suspended 8208,626184
  #define ETH_DMASR_RPS_Closing 8209,626293
  #define ETH_DMASR_RPS_Queuing 8210,626393
#define ETH_DMASR_NIS 8211,626517
#define ETH_DMASR_AIS 8212,626602
#define ETH_DMASR_ERS 8213,626689
#define ETH_DMASR_FBES 8214,626770
#define ETH_DMASR_ETS 8215,626853
#define ETH_DMASR_RWTS 8216,626935
#define ETH_DMASR_RPSS 8217,627027
#define ETH_DMASR_RBUS 8218,627118
#define ETH_DMASR_RS 8219,627212
#define ETH_DMASR_TUS 8220,627287
#define ETH_DMASR_ROS 8221,627373
#define ETH_DMASR_TJTS 8222,627457
#define ETH_DMASR_TBUS 8223,627548
#define ETH_DMASR_TPSS 8224,627643
#define ETH_DMASR_TS 8225,627735
#define ETH_DMAOMR_DTCEFD 8228,627876
#define ETH_DMAOMR_RSF 8229,627985
#define ETH_DMAOMR_DFRF 8230,628071
#define ETH_DMAOMR_TSF 8231,628167
#define ETH_DMAOMR_FTF 8232,628254
#define ETH_DMAOMR_TTC 8233,628334
  #define ETH_DMAOMR_TTC_64Bytes 8234,628421
  #define ETH_DMAOMR_TTC_128Bytes 8235,628544
  #define ETH_DMAOMR_TTC_192Bytes 8236,628668
  #define ETH_DMAOMR_TTC_256Bytes 8237,628792
  #define ETH_DMAOMR_TTC_40Bytes 8238,628916
  #define ETH_DMAOMR_TTC_32Bytes 8239,629039
  #define ETH_DMAOMR_TTC_24Bytes 8240,629162
  #define ETH_DMAOMR_TTC_16Bytes 8241,629285
#define ETH_DMAOMR_ST 8242,629408
#define ETH_DMAOMR_FEF 8243,629500
#define ETH_DMAOMR_FUGF 8244,629581
#define ETH_DMAOMR_RTC 8245,629672
  #define ETH_DMAOMR_RTC_64Bytes 8246,629758
  #define ETH_DMAOMR_RTC_32Bytes 8247,629880
  #define ETH_DMAOMR_RTC_96Bytes 8248,630002
  #define ETH_DMAOMR_RTC_128Bytes 8249,630124
#define ETH_DMAOMR_OSF 8250,630247
#define ETH_DMAOMR_SR 8251,630331
#define ETH_DMAIER_NISE 8254,630477
#define ETH_DMAIER_AISE 8255,630569
#define ETH_DMAIER_ERIE 8256,630663
#define ETH_DMAIER_FBEIE 8257,630754
#define ETH_DMAIER_ETIE 8258,630847
#define ETH_DMAIER_RWTIE 8259,630939
#define ETH_DMAIER_RPSIE 8260,631041
#define ETH_DMAIER_RBUIE 8261,631142
#define ETH_DMAIER_RIE 8262,631246
#define ETH_DMAIER_TUIE 8263,631331
#define ETH_DMAIER_ROIE 8264,631427
#define ETH_DMAIER_TJTIE 8265,631521
#define ETH_DMAIER_TBUIE 8266,631622
#define ETH_DMAIER_TPSIE 8267,631727
#define ETH_DMAIER_TIE 8268,631829
#define ETH_DMAMFBOCR_OFOC 8271,632006
#define ETH_DMAMFBOCR_MFA 8272,632105
#define ETH_DMAMFBOCR_OMFC 8273,632208
#define ETH_DMAMFBOCR_MFC 8274,632306
#define ETH_DMACHTDR_HTDAP 8277,632491
#define ETH_DMACHRDR_HRDAP 8280,632674
#define ETH_DMACHTBAR_HTBAP 8283,632861
#define ETH_DMACHRBAR_HRBAP 8286,633044
#define SET_BIT(8305,633336
#define CLEAR_BIT(8307,633386
#define READ_BIT(8309,633437
#define CLEAR_REG(8311,633486
#define WRITE_REG(8313,633535
#define READ_REG(8315,633584
#define MODIFY_REG(8317,633625

src/main.c,16
int main(8,168
