	component sdram is
		port (
			clk_clk                   : in    std_logic                     := 'X';             -- clk
			reset_reset_n             : in    std_logic                     := 'X';             -- reset_n
			sdram_addr                : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_ba                  : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n               : out   std_logic;                                        -- cas_n
			sdram_cke                 : out   std_logic;                                        -- cke
			sdram_cs_n                : out   std_logic;                                        -- cs_n
			sdram_dq                  : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_dqm                 : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_ras_n               : out   std_logic;                                        -- ras_n
			sdram_we_n                : out   std_logic;                                        -- we_n
			sdram_slave_address       : in    std_logic_vector(21 downto 0) := (others => 'X'); -- address
			sdram_slave_byteenable_n  : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- byteenable_n
			sdram_slave_chipselect    : in    std_logic                     := 'X';             -- chipselect
			sdram_slave_writedata     : in    std_logic_vector(15 downto 0) := (others => 'X'); -- writedata
			sdram_slave_read_n        : in    std_logic                     := 'X';             -- read_n
			sdram_slave_write_n       : in    std_logic                     := 'X';             -- write_n
			sdram_slave_readdata      : out   std_logic_vector(15 downto 0);                    -- readdata
			sdram_slave_readdatavalid : out   std_logic;                                        -- readdatavalid
			sdram_slave_waitrequest   : out   std_logic                                         -- waitrequest
		);
	end component sdram;

