# Week 2 - My RISC-V SoC Tapeout Journey

**Author:** Goutham Badhrinath V  

---

## ğŸ“˜ Baby SoC Fundamentals & Functional Modeling (Research Based Learning)

After laying the foundation in **Week 1**, this week dives deeper into the world of **System-on-Chip (SoC)** design.  
The focus of Week 2 is on building a **solid understanding of SoC fundamentals** and practicing **functional modeling** using the Baby SoC.

---

## ğŸ“‚ Repository Structure
```bash
â”‚â”€â”€ Readme.md 
â”‚â”€â”€ Part1-Theory/ 
â”‚ â”œâ”€â”€ Readme.md/ 
â”‚ â”œâ”€â”€ Screenshots/
â”‚â”€â”€ Part2-Labs/ 
â”‚ â”œâ”€â”€ Readme.md/ 
â”‚ â”œâ”€â”€ Screenshots/
```
---

## ğŸ“‘ What This Week Covers

### Part 1 â€“ Conceptual Understanding (Theory)
**Introduction to System-on-Chip (SoC)**  

**Key components of a typical SoC:**
- **CPU** â€“ the processing unit  
- **Memory** â€“ instruction and data storage  
- **Peripherals** â€“ external interfaces  
- **Interconnect** â€“ the bus backbone connecting everything together  

**Why Baby SoC?**  
The Baby SoC is an ideal simplified model to learn SoC concepts without overwhelming complexity.

**Importance of Functional Modeling**  
Before jumping into RTL and physical design, functional modeling ensures the design is logically correct.

---

### Part 2 â€“ Hands-on Labs on BabySoC
- Simulating the Baby SoC using **Icarus Verilog**
- Observing SoC behavior through **GTKWave**
- Simulation logs
- Capturing waveform screenshots and explaining their significance
- Explaining the calculations involved and the execution steps for the VSDBabySoC design

---

## ğŸ¯ Research Goals
By the end of Week 2, the goals are to:
- Understand the building blocks of an SoC  
- Recognize the role of the Baby SoC in learning design fundamentals  
- Practice functional modeling to validate correctness early in the design cycle  
- Gain familiarity with simulation tools (**Icarus Verilog + GTKWave**)  

---

## âœ… Research Outcomes
- A clear explanation of SoC fundamentals  
- Successful functional simulation of the Baby SoC  
- GTKWave screenshots demonstrating correct SoC behavior  
- Concise explanations accompanying each result  

---

## ğŸ“ Conclusion
- An SoC is more than just a CPU â€“ it is the integration of CPU, memory, peripherals, and interconnect.  
- The Baby SoC provides a simplified way to understand and experiment with SoC design.  
- Functional modeling is essential before moving into RTL implementation and physical design.  
- Tools like **Icarus Verilog** and **GTKWave** are vital for early debugging and verification.

---
