{
  "Top": "make_patch_aligned_to_line_top",
  "RtlTop": "make_patch_aligned_to_line_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "make_patch_aligned_to_line_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu11p",
    "Package": "-flga2577",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "cover": {
      "index": "0",
      "direction": "in",
      "srcType": "&",
      "srcSize": "4199872",
      "hwRefs": [
        {
          "type": "port",
          "interface": "cover_address0",
          "name": "cover_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "cover_ce0",
          "name": "cover_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "cover_q0",
          "name": "cover_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "apexZ0": {
      "index": "1",
      "direction": "in",
      "srcType": "double",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "apexZ0",
          "name": "apexZ0",
          "usage": "data",
          "direction": "in"
        }]
    },
    "z_top": {
      "index": "2",
      "direction": "in",
      "srcType": "double",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "z_top",
          "name": "z_top",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ppl": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "ppl",
          "name": "ppl",
          "usage": "data",
          "direction": "in"
        }]
    },
    "leftRight": {
      "index": "4",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "leftRight",
          "name": "leftRight",
          "usage": "data",
          "direction": "in"
        }]
    },
    "double_middleLayers_ppl": {
      "index": "5",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "double_middleLayers_ppl",
          "name": "double_middleLayers_ppl",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top make_patch_aligned_to_line_top -name make_patch_aligned_to_line_top",
      "set_directive_top make_patch_aligned_to_line_top -name make_patch_aligned_to_line_top",
      "set_directive_top make_patch_aligned_to_line_top -name make_patch_aligned_to_line_top",
      "set_directive_top make_patch_aligned_to_line_top -name make_patch_aligned_to_line_top",
      "set_directive_top make_patch_aligned_to_line_top -name make_patch_aligned_to_line_top",
      "set_directive_top make_patch_aligned_to_line_top -name make_patch_aligned_to_line_top",
      "set_directive_top make_patch_aligned_to_line_top -name make_patch_aligned_to_line_top",
      "set_directive_top make_patch_aligned_to_line_top -name make_patch_aligned_to_line_top",
      "set_directive_top make_patch_aligned_to_line_top -name make_patch_aligned_to_line_top",
      "set_directive_top make_patch_aligned_to_line_top -name make_patch_aligned_to_line_top",
      "set_directive_top make_patch_aligned_to_line_top -name make_patch_aligned_to_line_top"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "make_patch_aligned_to_line_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "21785"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "make_patch_aligned_to_line_top",
    "Version": "1.0",
    "DisplayName": "Make_patch_aligned_to_line_top",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_make_patch_aligned_to_line_top_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/src\/cover.cxx",
      "..\/src\/dataset.cxx",
      "..\/src\/environment.cxx",
      "..\/src\/event.cxx",
      "..\/src\/file_reader.cxx",
      "..\/src\/makepatch_hls.cxx",
      "..\/src\/patch.cxx",
      "..\/src\/point.cxx",
      "..\/src\/sim_utils.cxx",
      "..\/src\/superpoint.cxx",
      "..\/src\/system.cxx"
    ],
    "Vhdl": [
      "impl\/vhdl\/make_patch_aligned_to_line_top_copy_row_data_from_points_arr.vhd",
      "impl\/vhdl\/make_patch_aligned_to_line_top_fifo_w65535_d2_S.vhd",
      "impl\/vhdl\/make_patch_aligned_to_line_top_load_data.vhd",
      "impl\/vhdl\/make_patch_aligned_to_line_top_load_data_points_arr_points_layer_num.vhd",
      "impl\/vhdl\/make_patch_aligned_to_line_top_load_data_points_arr_points_radius.vhd",
      "impl\/vhdl\/make_patch_aligned_to_line_top_make_patch_aligned_to_line.vhd",
      "impl\/vhdl\/make_patch_aligned_to_line_top_make_patch_aligned_to_line_agg_tmp_0_0.vhd",
      "impl\/vhdl\/make_patch_aligned_to_line_top_make_patch_aligned_to_line_agg_tmp_0_1.vhd",
      "impl\/vhdl\/make_patch_aligned_to_line_top_make_patch_aligned_to_line_row_data_0.vhd",
      "impl\/vhdl\/make_patch_aligned_to_line_top_make_patch_aligned_to_line_row_data_1.vhd",
      "impl\/vhdl\/make_patch_aligned_to_line_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/make_patch_aligned_to_line_top_copy_row_data_from_points_arr.v",
      "impl\/verilog\/make_patch_aligned_to_line_top_fifo_w65535_d2_S.v",
      "impl\/verilog\/make_patch_aligned_to_line_top_load_data.v",
      "impl\/verilog\/make_patch_aligned_to_line_top_load_data_points_arr_points_layer_num.v",
      "impl\/verilog\/make_patch_aligned_to_line_top_load_data_points_arr_points_radius.v",
      "impl\/verilog\/make_patch_aligned_to_line_top_make_patch_aligned_to_line.v",
      "impl\/verilog\/make_patch_aligned_to_line_top_make_patch_aligned_to_line_agg_tmp_0_0.v",
      "impl\/verilog\/make_patch_aligned_to_line_top_make_patch_aligned_to_line_agg_tmp_0_1.v",
      "impl\/verilog\/make_patch_aligned_to_line_top_make_patch_aligned_to_line_row_data_0.v",
      "impl\/verilog\/make_patch_aligned_to_line_top_make_patch_aligned_to_line_row_data_1.v",
      "impl\/verilog\/make_patch_aligned_to_line_top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/make_patch_aligned_to_line_top.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["C:\/Projects\/ParticleCoverHLS\/solution1\/.debug\/make_patch_aligned_to_line_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "apexZ0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"apexZ0": "DATA"},
      "ports": ["apexZ0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "apexZ0"
        }]
    },
    "cover_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "15",
      "portMap": {"cover_address0": "DATA"},
      "ports": ["cover_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "cover"
        }]
    },
    "cover_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"cover_q0": "DATA"},
      "ports": ["cover_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "cover"
        }]
    },
    "double_middleLayers_ppl": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"double_middleLayers_ppl": "DATA"},
      "ports": ["double_middleLayers_ppl"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "double_middleLayers_ppl"
        }]
    },
    "leftRight": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"leftRight": "DATA"},
      "ports": ["leftRight"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "leftRight"
        }]
    },
    "ppl": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"ppl": "DATA"},
      "ports": ["ppl"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ppl"
        }]
    },
    "z_top": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"z_top": "DATA"},
      "ports": ["z_top"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "z_top"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "cover_address0": {
      "dir": "out",
      "width": "15"
    },
    "cover_ce0": {
      "dir": "out",
      "width": "1"
    },
    "cover_q0": {
      "dir": "in",
      "width": "256"
    },
    "apexZ0": {
      "dir": "in",
      "width": "64"
    },
    "z_top": {
      "dir": "in",
      "width": "64"
    },
    "ppl": {
      "dir": "in",
      "width": "32"
    },
    "leftRight": {
      "dir": "in",
      "width": "1"
    },
    "double_middleLayers_ppl": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "make_patch_aligned_to_line_top",
      "Instances": [
        {
          "ModuleName": "make_patch_aligned_to_line",
          "InstanceName": "grp_make_patch_aligned_to_line_fu_63",
          "Instances": [{
              "ModuleName": "copy_row_data_from_points_arr",
              "InstanceName": "grp_copy_row_data_from_points_arr_fu_12911"
            }]
        },
        {
          "ModuleName": "load_data",
          "InstanceName": "grp_load_data_fu_68"
        }
      ]
    },
    "Info": {
      "load_data": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "copy_row_data_from_points_arr": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "make_patch_aligned_to_line": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "make_patch_aligned_to_line_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "load_data": {
        "Latency": {
          "LatencyBest": "20486",
          "LatencyAvg": "20486",
          "LatencyWorst": "20486",
          "PipelineII": "20486",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.372"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_22_1_VITIS_LOOP_26_2",
            "TripCount": "1280",
            "Latency": "20483",
            "PipelineII": "16",
            "PipelineDepth": "20"
          }],
        "Area": {
          "BRAM_18K": "224",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "5",
          "FF": "57532",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "2",
          "LUT": "5829",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "copy_row_data_from_points_arr": {
        "Latency": {
          "LatencyBest": "128",
          "LatencyAvg": "128",
          "LatencyWorst": "128",
          "PipelineII": "128",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.594"
        },
        "Area": {
          "FF": "129",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "11531",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "make_patch_aligned_to_line": {
        "Latency": {
          "LatencyBest": "1296",
          "LatencyAvg": "1296",
          "LatencyWorst": "1296",
          "PipelineII": "1296",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.122"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_94_1",
            "TripCount": "5",
            "Latency": "1295",
            "PipelineII": "",
            "PipelineDepth": "259"
          }],
        "Area": {
          "BRAM_18K": "28",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "57164",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "2",
          "LUT": "23266",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "make_patch_aligned_to_line_top": {
        "Latency": {
          "LatencyBest": "21785",
          "LatencyAvg": "21785",
          "LatencyWorst": "21785",
          "PipelineII": "21786",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.372"
        },
        "Area": {
          "BRAM_18K": "252",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "6",
          "FF": "114801",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "4",
          "LUT": "29206",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "2",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-03-03 15:52:11 -0500",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
