<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Multi Corner Report Max Delay Analysis
</title>
<text>SmartTime Version 2022.2.0.10</text>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)</text>
<text>Date: Tue Feb 28 17:06:04 2023
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>Top</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>IGLOO2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2GL005</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>256 VF</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 85 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Multi Corner Report Operating Conditions</cell>
 <cell>BEST,TYPICAL,WORST</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</cell>
 <cell>16.667</cell>
 <cell>59.999</cell>
 <cell>3.299</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1</cell>
 <cell>16.667</cell>
 <cell>59.999</cell>
 <cell>15.653</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell>33.334</cell>
 <cell>29.999</cell>
 <cell>10.872</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>WriteClk60MHz</cell>
 <cell>16.667</cell>
 <cell>59.999</cell>
 <cell>7.661</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>MainClockIn60MHz</cell>
 <cell>16.667</cell>
 <cell>59.999</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clk_30M</cell>
 <cell>33.334</cell>
 <cell>29.999</cell>
 <cell>13.783</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell>6.694</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>Clock Domain ClkCtrl_1/clk_1/Clock_Gen_0/GL0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MDTTop_1/FallingA[3]:CLK</cell>
 <cell>MDTTop_1/Edge[1]:D</cell>
 <cell>0.698</cell>
 <cell>7.315</cell>
 <cell>5.991</cell>
 <cell>13.306</cell>
 <cell>0.298</cell>
 <cell>2.038</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MDTTop_2/FallingA[3]:CLK</cell>
 <cell>MDTTop_2/Edge[1]:D</cell>
 <cell>0.705</cell>
 <cell>7.330</cell>
 <cell>5.988</cell>
 <cell>13.318</cell>
 <cell>0.298</cell>
 <cell>2.008</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MDTTop_2/PWMMagnetFaultLatch:CLK</cell>
 <cell>MDTTop_2/CounterOverFlowRetrigger:EN</cell>
 <cell>3.928</cell>
 <cell>12.339</cell>
 <cell>9.228</cell>
 <cell>21.567</cell>
 <cell>0.363</cell>
 <cell>4.328</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MDTTop_2/RisingACountEnableLatch:CLK</cell>
 <cell>MDTTop_2/CounterOverFlowRetrigger:EN</cell>
 <cell>3.737</cell>
 <cell>12.541</cell>
 <cell>9.026</cell>
 <cell>21.567</cell>
 <cell>0.363</cell>
 <cell>4.126</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>TickSync_1/LatchedTickSync60:CLK</cell>
 <cell>MDTTop_2/CounterOverFlowRetrigger:EN</cell>
 <cell>3.457</cell>
 <cell>12.863</cell>
 <cell>8.704</cell>
 <cell>21.567</cell>
 <cell>0.363</cell>
 <cell>3.804</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MDTTop_1/FallingA[3]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MDTTop_1/Edge[1]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.306</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.991</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.315</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.746</cell>
 <cell>3.746</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>3.959</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.204</cell>
 <cell>4.163</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB7:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.322</cell>
 <cell>4.485</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB7:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.214</cell>
 <cell>4.699</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDTTop_1/FallingA[3]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB7_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.594</cell>
 <cell>5.293</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_1/FallingA[3]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>5.395</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_1/Edge[1]:D</cell>
 <cell>net</cell>
 <cell>MDTTop_1/FallingA_Z[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.596</cell>
 <cell>5.991</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.991</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.334</cell>
 <cell>8.334</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.334</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.709</cell>
 <cell>12.043</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.189</cell>
 <cell>12.232</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.195</cell>
 <cell>12.427</cell>
 <cell>7</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB6:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.329</cell>
 <cell>12.756</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB6:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>13.051</cell>
 <cell>41</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_1/Edge[1]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB6_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.553</cell>
 <cell>13.604</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_1/Edge[1]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.298</cell>
 <cell>13.306</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.306</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>M_AX0_RET_DATA</cell>
 <cell>MDTTop_1/FallingA[1]:D</cell>
 <cell>1.417</cell>
 <cell>5.329</cell>
 <cell>1.417</cell>
 <cell>6.746</cell>
 <cell>0.238</cell>
 <cell>-1.329</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>M_AX1_RET_DATA</cell>
 <cell>MDTTop_2/FallingA[1]:D</cell>
 <cell>1.416</cell>
 <cell>5.330</cell>
 <cell>1.416</cell>
 <cell>6.746</cell>
 <cell>0.238</cell>
 <cell>-1.330</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CS_L</cell>
 <cell>SerMemInt_1/WriteLatch:D</cell>
 <cell>7.094</cell>
 <cell></cell>
 <cell>7.094</cell>
 <cell></cell>
 <cell>0.299</cell>
 <cell>2.298</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CS_L</cell>
 <cell>SerMemInt_1/ReadLatch:D</cell>
 <cell>7.093</cell>
 <cell></cell>
 <cell>7.093</cell>
 <cell></cell>
 <cell>0.299</cell>
 <cell>2.297</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CS_L</cell>
 <cell>MDTTop_1/MDTRead:D</cell>
 <cell>6.986</cell>
 <cell></cell>
 <cell>6.986</cell>
 <cell></cell>
 <cell>0.298</cell>
 <cell>2.154</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: M_AX0_RET_DATA</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MDTTop_1/FallingA[1]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.746</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.417</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.329</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>M_AX0_RET_DATA</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>M_AX0_RET_DATA_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>M_AX0_RET_DATA</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>M_AX0_RET_DATA_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.737</cell>
 <cell>0.737</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>M_AX0_RET_DATA_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>M_AX0_RET_DATA_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.131</cell>
 <cell>0.868</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>M_AX0_RET_DATA_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.095</cell>
 <cell>0.963</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_1/FallingA[1]:D</cell>
 <cell>net</cell>
 <cell>M_AX0_RET_DATA_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.454</cell>
 <cell>1.417</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.417</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</cell>
 <cell>Max Delay Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.100</cell>
 <cell>6.100</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>6.220</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.116</cell>
 <cell>6.336</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB8:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.184</cell>
 <cell>6.520</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB8:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.121</cell>
 <cell>6.641</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDTTop_1/FallingA[1]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB8_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.343</cell>
 <cell>6.984</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_1/FallingA[1]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.238</cell>
 <cell>6.746</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.746</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>SerMemInt_1/intModuleAddress[2]:CLK</cell>
 <cell>Exp0Data[5]</cell>
 <cell>11.193</cell>
 <cell></cell>
 <cell>16.443</cell>
 <cell></cell>
 <cell>16.443</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>SerMemInt_1/intModuleAddress[1]:CLK</cell>
 <cell>Exp0Data[5]</cell>
 <cell>11.120</cell>
 <cell></cell>
 <cell>16.370</cell>
 <cell></cell>
 <cell>16.370</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>SerMemInt_1/intModuleAddress[2]:CLK</cell>
 <cell>Exp3Data[1]</cell>
 <cell>11.106</cell>
 <cell></cell>
 <cell>16.356</cell>
 <cell></cell>
 <cell>16.356</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>SerMemInt_1/intModuleAddress[0]:CLK</cell>
 <cell>Exp0Data[5]</cell>
 <cell>11.078</cell>
 <cell></cell>
 <cell>16.324</cell>
 <cell></cell>
 <cell>16.324</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>SerMemInt_1/intModuleAddress[2]:CLK</cell>
 <cell>Exp2Data[1]</cell>
 <cell>10.813</cell>
 <cell></cell>
 <cell>16.063</cell>
 <cell></cell>
 <cell>16.063</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: SerMemInt_1/intModuleAddress[2]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Exp0Data[5]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>16.443</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.709</cell>
 <cell>3.709</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.189</cell>
 <cell>3.898</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.195</cell>
 <cell>4.093</cell>
 <cell>7</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB9:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.331</cell>
 <cell>4.424</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB9:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>4.719</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/intModuleAddress[2]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB9_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.531</cell>
 <cell>5.250</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/intModuleAddress[2]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>5.377</cell>
 <cell>10</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ExpSigRoute_1/un5_serialmemorydatain_0_a2_0:A</cell>
 <cell>net</cell>
 <cell>serialMemDataOut[24]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.411</cell>
 <cell>5.788</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ExpSigRoute_1/un5_serialmemorydatain_0_a2_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.261</cell>
 <cell>6.049</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpSigRoute_1/un76_expdata_i_a2:A</cell>
 <cell>net</cell>
 <cell>ExpSigRoute_1/N_1983</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.813</cell>
 <cell>6.862</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpSigRoute_1/un76_expdata_i_a2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.186</cell>
 <cell>7.048</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpSigRoute_1/un76_expdata_i:A</cell>
 <cell>net</cell>
 <cell>ExpSigRoute_1/N_1817</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.766</cell>
 <cell>7.814</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpSigRoute_1/un76_expdata_i:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.275</cell>
 <cell>8.089</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Exp0Data_obuft[5]/U0/U_IOENFF:A</cell>
 <cell>net</cell>
 <cell>N_865_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.552</cell>
 <cell>9.641</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Exp0Data_obuft[5]/U0/U_IOENFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOENFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.388</cell>
 <cell>10.029</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Exp0Data_obuft[5]/U0/U_IOPAD:E</cell>
 <cell>net</cell>
 <cell>Exp0Data_obuft[5]/U0/EOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.891</cell>
 <cell>10.920</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Exp0Data_obuft[5]/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>5.523</cell>
 <cell>16.443</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Exp0Data[5]</cell>
 <cell>net</cell>
 <cell>Exp0Data[5]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>16.443</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.443</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.709</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Exp0Data[5]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>External Recovery (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>LOOPTICK</cell>
 <cell>TickSync_1/TickSync60:ALn</cell>
 <cell>1.723</cell>
 <cell></cell>
 <cell>1.723</cell>
 <cell></cell>
 <cell>0.330</cell>
 <cell>-0.908</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: LOOPTICK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: TickSync_1/TickSync60:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.723</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>LOOPTICK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>LOOPTICK_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>LOOPTICK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>LOOPTICK_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.778</cell>
 <cell>0.778</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>LOOPTICK_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>LOOPTICK_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.038</cell>
 <cell>0.816</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>LOOPTICK_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.076</cell>
 <cell>0.892</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>TickSync_1/TickSync60:ALn</cell>
 <cell>net</cell>
 <cell>LOOPTICK_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.831</cell>
 <cell>1.723</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.723</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.087</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>N/C</cell>
 <cell>7</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.185</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>N/C</cell>
 <cell>33</cell>
 <cell>r</cell>
</row>
<row>
 <cell>TickSync_1/TickSync60:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.303</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>TickSync_1/TickSync60:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.330</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET WriteClk60MHz to ClkCtrl_1/clk_1/Clock_Gen_0/GL0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MDTTop_2/TransducerSelect_2[1]:CLK</cell>
 <cell>MDTTop_2/StartInterrogation:D</cell>
 <cell>3.171</cell>
 <cell>13.736</cell>
 <cell>7.887</cell>
 <cell>21.623</cell>
 <cell>0.298</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MDTTop_1/TransducerSelect_2[1]:CLK</cell>
 <cell>MDTTop_1/StartInterrogation:D</cell>
 <cell>3.105</cell>
 <cell>13.796</cell>
 <cell>7.832</cell>
 <cell>21.628</cell>
 <cell>0.298</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MDTTop_2/TransducerSelect_2[0]:CLK</cell>
 <cell>MDTTop_2/StartInterrogation:D</cell>
 <cell>3.089</cell>
 <cell>13.818</cell>
 <cell>7.805</cell>
 <cell>21.623</cell>
 <cell>0.298</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MDTTop_1/TransducerSelect_2[0]:CLK</cell>
 <cell>MDTTop_1/StartInterrogation:D</cell>
 <cell>2.980</cell>
 <cell>13.921</cell>
 <cell>7.707</cell>
 <cell>21.628</cell>
 <cell>0.298</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>MDTTop_1/TransducerSelect_2[1]:CLK</cell>
 <cell>MDTTop_1/TrailingCount[0]:D</cell>
 <cell>2.514</cell>
 <cell>14.398</cell>
 <cell>7.241</cell>
 <cell>21.639</cell>
 <cell>0.298</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MDTTop_2/TransducerSelect_2[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MDTTop_2/StartInterrogation:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>21.623</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.887</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.736</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>WriteClk60MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>H1_CLKWR</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>H1_CLKWR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.308</cell>
 <cell>1.308</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>1.605</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.167</cell>
 <cell>1.772</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.510</cell>
 <cell>3.282</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>3.541</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.306</cell>
 <cell>3.847</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB4:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>4.142</cell>
 <cell>32</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/TransducerSelect_2[1]:CLK</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB4_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.574</cell>
 <cell>4.716</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/TransducerSelect_2[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>4.824</cell>
 <cell>10</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/un7_mdtsimpdataout_1:B</cell>
 <cell>net</cell>
 <cell>MDTTop_2/TransducerSelect[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.167</cell>
 <cell>5.991</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/un7_mdtsimpdataout_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.186</cell>
 <cell>6.177</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/StateMachine.StartInterrogation_1:B</cell>
 <cell>net</cell>
 <cell>MDTTop_2/un7_mdtsimpdataout_1_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.717</cell>
 <cell>6.894</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/StateMachine.StartInterrogation_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.186</cell>
 <cell>7.080</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/StartInterrogation:D</cell>
 <cell>net</cell>
 <cell>MDTTop_2/StartInterrogation_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.807</cell>
 <cell>7.887</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.887</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.667</cell>
 <cell>16.667</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>16.667</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.709</cell>
 <cell>20.376</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.189</cell>
 <cell>20.565</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.194</cell>
 <cell>20.759</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB2:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.328</cell>
 <cell>21.087</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB2:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>21.382</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/StartInterrogation:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB2_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.539</cell>
 <cell>21.921</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/StartInterrogation:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.298</cell>
 <cell>21.623</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>21.623</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET ClkCtrl_1/clk_1/Clock_Gen_0/GL1 to ClkCtrl_1/clk_1/Clock_Gen_0/GL0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MDTTop_2/FallingB[3]:CLK</cell>
 <cell>MDTTop_2/Edge[0]:D</cell>
 <cell>0.547</cell>
 <cell>3.299</cell>
 <cell>10.010</cell>
 <cell>13.309</cell>
 <cell>0.298</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MDTTop_1/FallingB[3]:CLK</cell>
 <cell>MDTTop_1/Edge[0]:D</cell>
 <cell>0.547</cell>
 <cell>3.299</cell>
 <cell>10.007</cell>
 <cell>13.306</cell>
 <cell>0.298</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MDTTop_1/RisingB[3]:CLK</cell>
 <cell>MDTTop_1/Edge[2]:D</cell>
 <cell>0.943</cell>
 <cell>11.243</cell>
 <cell>10.408</cell>
 <cell>21.651</cell>
 <cell>0.298</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MDTTop_2/RisingB[3]:CLK</cell>
 <cell>MDTTop_2/Edge[2]:D</cell>
 <cell>0.928</cell>
 <cell>11.248</cell>
 <cell>10.394</cell>
 <cell>21.642</cell>
 <cell>0.298</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MDTTop_2/FallingB[3]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MDTTop_2/Edge[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.309</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>10.010</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.299</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>7.911</cell>
 <cell>7.911</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.218</cell>
 <cell>8.129</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.204</cell>
 <cell>8.333</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.316</cell>
 <cell>8.649</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.214</cell>
 <cell>8.863</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDTTop_2/FallingB[3]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.600</cell>
 <cell>9.463</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/FallingB[3]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>9.565</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/Edge[0]:D</cell>
 <cell>net</cell>
 <cell>MDTTop_2/FallingB_Z[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.445</cell>
 <cell>10.010</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.010</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.334</cell>
 <cell>8.334</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.334</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.709</cell>
 <cell>12.043</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.189</cell>
 <cell>12.232</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.195</cell>
 <cell>12.427</cell>
 <cell>7</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.329</cell>
 <cell>12.756</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB4:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>13.051</cell>
 <cell>52</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/Edge[0]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB4_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.556</cell>
 <cell>13.607</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/Edge[0]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.298</cell>
 <cell>13.309</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.309</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET ClkCtrl_1/clk_1/Clock_Gen_0/GL2 to ClkCtrl_1/clk_1/Clock_Gen_0/GL0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>TickSync_1/LatchedTickSync:CLK</cell>
 <cell>LatCnt_1/LatencyCounter[9]:EN</cell>
 <cell>1.830</cell>
 <cell>5.777</cell>
 <cell>7.485</cell>
 <cell>13.262</cell>
 <cell>0.363</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>TickSync_1/LatchedTickSync:CLK</cell>
 <cell>LatCnt_1/LatencyCounter[7]:EN</cell>
 <cell>1.830</cell>
 <cell>5.777</cell>
 <cell>7.485</cell>
 <cell>13.262</cell>
 <cell>0.363</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>TickSync_1/LatchedTickSync:CLK</cell>
 <cell>LatCnt_1/LatencyCounter[5]:EN</cell>
 <cell>1.830</cell>
 <cell>5.777</cell>
 <cell>7.485</cell>
 <cell>13.262</cell>
 <cell>0.363</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>TickSync_1/LatchedTickSync:CLK</cell>
 <cell>LatCnt_1/LatencyCounter[3]:EN</cell>
 <cell>1.830</cell>
 <cell>5.777</cell>
 <cell>7.485</cell>
 <cell>13.262</cell>
 <cell>0.363</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>TickSync_1/LatchedTickSync:CLK</cell>
 <cell>LatCnt_1/LatencyCounter[1]:EN</cell>
 <cell>1.830</cell>
 <cell>5.777</cell>
 <cell>7.485</cell>
 <cell>13.262</cell>
 <cell>0.363</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: TickSync_1/LatchedTickSync:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: LatCnt_1/LatencyCounter[9]:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.262</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.485</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.777</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.093</cell>
 <cell>4.093</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.190</cell>
 <cell>4.283</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.195</cell>
 <cell>4.478</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB8:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.339</cell>
 <cell>4.817</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB8:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>5.112</cell>
 <cell>27</cell>
 <cell>r</cell>
</row>
<row>
 <cell>TickSync_1/LatchedTickSync:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB8_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.543</cell>
 <cell>5.655</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>TickSync_1/LatchedTickSync:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>5.782</cell>
 <cell>661</cell>
 <cell>f</cell>
</row>
<row>
 <cell>LatCnt_1/LatencyCounter_or[0]:A</cell>
 <cell>net</cell>
 <cell>N_4074_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.641</cell>
 <cell>6.423</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>LatCnt_1/LatencyCounter_or[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>6.525</cell>
 <cell>32</cell>
 <cell>f</cell>
</row>
<row>
 <cell>LatCnt_1/LatencyCounter[9]:EN</cell>
 <cell>net</cell>
 <cell>LatCnt_1/LatencyCounter_or_Z[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.960</cell>
 <cell>7.485</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.485</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.333</cell>
 <cell>8.333</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.333</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.746</cell>
 <cell>12.079</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>12.292</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.204</cell>
 <cell>12.496</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB6:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.322</cell>
 <cell>12.818</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB6:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.214</cell>
 <cell>13.032</cell>
 <cell>41</cell>
 <cell>f</cell>
</row>
<row>
 <cell>LatCnt_1/LatencyCounter[9]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB6_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.593</cell>
 <cell>13.625</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>LatCnt_1/LatencyCounter[9]:EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.363</cell>
 <cell>13.262</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.262</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain ClkCtrl_1/clk_1/Clock_Gen_0/GL1</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MDTTop_1/FallingB[2]:CLK</cell>
 <cell>MDTTop_1/FallingB[3]:D</cell>
 <cell>0.708</cell>
 <cell>15.653</cell>
 <cell>10.158</cell>
 <cell>25.811</cell>
 <cell>0.298</cell>
 <cell>1.014</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MDTTop_2/FallingB[1]:CLK</cell>
 <cell>MDTTop_2/FallingB[2]:D</cell>
 <cell>0.561</cell>
 <cell>15.780</cell>
 <cell>10.024</cell>
 <cell>25.804</cell>
 <cell>0.298</cell>
 <cell>0.887</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MDTTop_1/FallingB[1]:CLK</cell>
 <cell>MDTTop_1/FallingB[2]:D</cell>
 <cell>0.558</cell>
 <cell>15.783</cell>
 <cell>10.018</cell>
 <cell>25.801</cell>
 <cell>0.298</cell>
 <cell>0.884</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MDTTop_2/FallingB[2]:CLK</cell>
 <cell>MDTTop_2/FallingB[3]:D</cell>
 <cell>0.567</cell>
 <cell>15.794</cell>
 <cell>10.020</cell>
 <cell>25.814</cell>
 <cell>0.298</cell>
 <cell>0.873</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>MDTTop_2/RisingB[1]:CLK</cell>
 <cell>MDTTop_2/RisingB[2]:D</cell>
 <cell>0.531</cell>
 <cell>15.808</cell>
 <cell>9.997</cell>
 <cell>25.805</cell>
 <cell>0.299</cell>
 <cell>0.859</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MDTTop_1/FallingB[2]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MDTTop_1/FallingB[3]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>25.811</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>10.158</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15.653</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>7.911</cell>
 <cell>7.911</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.218</cell>
 <cell>8.129</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.204</cell>
 <cell>8.333</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.315</cell>
 <cell>8.648</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_RGB0:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.214</cell>
 <cell>8.862</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDTTop_1/FallingB[2]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_RGB0_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.588</cell>
 <cell>9.450</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_1/FallingB[2]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>9.552</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_1/FallingB[3]:D</cell>
 <cell>net</cell>
 <cell>MDTTop_1/FallingB_Z[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.606</cell>
 <cell>10.158</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.158</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.667</cell>
 <cell>16.667</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>16.667</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>7.911</cell>
 <cell>24.578</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.218</cell>
 <cell>24.796</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.204</cell>
 <cell>25.000</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.315</cell>
 <cell>25.315</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_RGB0:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.214</cell>
 <cell>25.529</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDTTop_1/FallingB[3]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_RGB0_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.580</cell>
 <cell>26.109</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_1/FallingB[3]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.298</cell>
 <cell>25.811</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>25.811</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>M_AX1_RET_DATA</cell>
 <cell>MDTTop_2/FallingB[1]:D</cell>
 <cell>1.867</cell>
 <cell></cell>
 <cell>1.867</cell>
 <cell></cell>
 <cell>0.237</cell>
 <cell>-5.041</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>M_AX0_RET_DATA</cell>
 <cell>MDTTop_1/FallingB[1]:D</cell>
 <cell>1.563</cell>
 <cell></cell>
 <cell>1.563</cell>
 <cell></cell>
 <cell>0.237</cell>
 <cell>-5.343</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>M_AX0_RET_DATA</cell>
 <cell>MDTTop_1/RisingB[1]:D</cell>
 <cell>1.416</cell>
 <cell></cell>
 <cell>1.416</cell>
 <cell></cell>
 <cell>0.238</cell>
 <cell>-5.495</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>M_AX1_RET_DATA</cell>
 <cell>MDTTop_2/RisingB[1]:D</cell>
 <cell>1.416</cell>
 <cell></cell>
 <cell>1.416</cell>
 <cell></cell>
 <cell>0.238</cell>
 <cell>-5.502</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: M_AX1_RET_DATA</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MDTTop_2/FallingB[1]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.867</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>M_AX1_RET_DATA</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>M_AX1_RET_DATA_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>M_AX1_RET_DATA</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>M_AX1_RET_DATA_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.738</cell>
 <cell>0.738</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>M_AX1_RET_DATA_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>M_AX1_RET_DATA_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.145</cell>
 <cell>0.883</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>M_AX1_RET_DATA_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.093</cell>
 <cell>0.976</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/FallingB[1]:D</cell>
 <cell>net</cell>
 <cell>M_AX1_RET_DATA_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.891</cell>
 <cell>1.867</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.867</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>6.266</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.116</cell>
 <cell>N/C</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.180</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.121</cell>
 <cell>N/C</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDTTop_2/FallingB[1]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.339</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/FallingB[1]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.237</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain ClkCtrl_1/clk_1/Clock_Gen_0/GL2</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Quad_1/QuadXface_5/LatchedInc:CLK</cell>
 <cell>Quad_1/QuadXface_5/intAccumOverflow:EN</cell>
 <cell>4.045</cell>
 <cell>12.307</cell>
 <cell>9.682</cell>
 <cell>21.989</cell>
 <cell>0.363</cell>
 <cell>8.721</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Quad_1/QuadXface_5/LatchedDec:CLK</cell>
 <cell>Quad_1/QuadXface_5/intAccumOverflow:EN</cell>
 <cell>3.575</cell>
 <cell>12.765</cell>
 <cell>9.224</cell>
 <cell>21.989</cell>
 <cell>0.363</cell>
 <cell>7.806</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Quad_1/QuadXface_4/LatchedDec:CLK</cell>
 <cell>Quad_1/QuadXface_4/intAccumOverflow:EN</cell>
 <cell>3.543</cell>
 <cell>12.798</cell>
 <cell>9.183</cell>
 <cell>21.981</cell>
 <cell>0.363</cell>
 <cell>7.740</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Quad_1/QuadXface_4/LatchedInc:CLK</cell>
 <cell>Quad_1/QuadXface_4/intAccumOverflow:EN</cell>
 <cell>3.466</cell>
 <cell>12.886</cell>
 <cell>9.095</cell>
 <cell>21.981</cell>
 <cell>0.363</cell>
 <cell>7.564</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Quad_1/QuadXface_6/Direction:CLK</cell>
 <cell>Quad_1/QuadXface_6/intEdgeMode:EN</cell>
 <cell>3.261</cell>
 <cell>13.052</cell>
 <cell>8.911</cell>
 <cell>21.963</cell>
 <cell>0.363</cell>
 <cell>7.232</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Quad_1/QuadXface_5/LatchedInc:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Quad_1/QuadXface_5/intAccumOverflow:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>21.989</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>9.682</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.307</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.066</cell>
 <cell>4.066</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>4.279</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.204</cell>
 <cell>4.483</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB8:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.323</cell>
 <cell>4.806</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB8:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.215</cell>
 <cell>5.021</cell>
 <cell>94</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_5/LatchedInc:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB8_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.616</cell>
 <cell>5.637</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_5/LatchedInc:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>5.764</cell>
 <cell>20</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_14:C</cell>
 <cell>net</cell>
 <cell>Quad_1/QuadXface_5/LatchedInc_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.843</cell>
 <cell>6.607</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_14:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.193</cell>
 <cell>6.800</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_5/intAccumOverflow_RNO_0:B</cell>
 <cell>net</cell>
 <cell>Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_14_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.692</cell>
 <cell>7.492</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_5/intAccumOverflow_RNO_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.233</cell>
 <cell>7.725</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_5/intAccumOverflow_RNO:A</cell>
 <cell>net</cell>
 <cell>Quad_1/QuadXface_5/intAccumOverflow_RNO_0_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.128</cell>
 <cell>8.853</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_5/intAccumOverflow_RNO:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.193</cell>
 <cell>9.046</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_5/intAccumOverflow:EN</cell>
 <cell>net</cell>
 <cell>Quad_1/QuadXface_5/intAccumOverflow_RNO_0_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.636</cell>
 <cell>9.682</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.682</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.668</cell>
 <cell>16.668</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>16.668</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.093</cell>
 <cell>20.761</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.190</cell>
 <cell>20.951</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.195</cell>
 <cell>21.146</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB9:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.340</cell>
 <cell>21.486</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB9:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>21.781</cell>
 <cell>85</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_5/intAccumOverflow:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB9_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.571</cell>
 <cell>22.352</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_5/intAccumOverflow:EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.363</cell>
 <cell>21.989</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>21.989</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CS_L</cell>
 <cell>SerMemInt_1/intSerialMemoryDataControl:EN</cell>
 <cell>11.022</cell>
 <cell></cell>
 <cell>11.022</cell>
 <cell></cell>
 <cell>0.363</cell>
 <cell>5.901</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CS_L</cell>
 <cell>SerMemInt_1/ShiftEnable:EN</cell>
 <cell>10.686</cell>
 <cell></cell>
 <cell>10.686</cell>
 <cell></cell>
 <cell>0.363</cell>
 <cell>5.565</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>WR_L</cell>
 <cell>SerMemInt_1/intSerialMemoryDataControl:EN</cell>
 <cell>10.679</cell>
 <cell></cell>
 <cell>10.679</cell>
 <cell></cell>
 <cell>0.363</cell>
 <cell>5.558</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>ExtADDR[5]</cell>
 <cell>SerMemInt_1/intSerialMemoryDataControl:EN</cell>
 <cell>10.661</cell>
 <cell></cell>
 <cell>10.661</cell>
 <cell></cell>
 <cell>0.363</cell>
 <cell>5.540</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>ExtADDR[11]</cell>
 <cell>SerMemInt_1/intSerialMemoryDataControl:EN</cell>
 <cell>10.575</cell>
 <cell></cell>
 <cell>10.575</cell>
 <cell></cell>
 <cell>0.363</cell>
 <cell>5.454</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CS_L</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: SerMemInt_1/intSerialMemoryDataControl:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>11.022</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CS_L</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CS_L_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>CS_L</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CS_L_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.356</cell>
 <cell>1.356</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CS_L_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>CS_L_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>1.490</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CS_L_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.162</cell>
 <cell>1.652</cell>
 <cell>7</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Decode_1/un141_data_i_o2:A</cell>
 <cell>net</cell>
 <cell>CS_L_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.278</cell>
 <cell>2.930</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Decode_1/un141_data_i_o2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>3.032</cell>
 <cell>12</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Decode_1/un3_cpuledwrite_0_a2_0:B</cell>
 <cell>net</cell>
 <cell>N_1007</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.524</cell>
 <cell>3.556</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Decode_1/un3_cpuledwrite_0_a2_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.261</cell>
 <cell>3.817</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Decode_1/un3_serialmemxfacewrite_0_a2:C</cell>
 <cell>net</cell>
 <cell>N_1914</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.847</cell>
 <cell>4.664</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Decode_1/un3_serialmemxfacewrite_0_a2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>4.981</cell>
 <cell>23</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/intSerialMemoryDataControl_RNO_3:A</cell>
 <cell>net</cell>
 <cell>SerialMemXfaceWrite</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.435</cell>
 <cell>7.416</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/intSerialMemoryDataControl_RNO_3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>7.733</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/intSerialMemoryDataControl_RNO_2:D</cell>
 <cell>net</cell>
 <cell>SerMemInt_1/un1_serialmemxfacewrite_14_or_i_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.273</cell>
 <cell>8.006</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/intSerialMemoryDataControl_RNO_2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.237</cell>
 <cell>8.243</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/intSerialMemoryDataControl_RNO_1:D</cell>
 <cell>net</cell>
 <cell>SerMemInt_1/un1_serialmemxfacewrite_14_or_i_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.729</cell>
 <cell>8.972</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/intSerialMemoryDataControl_RNO_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>9.090</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>SerMemInt_1/intSerialMemoryDataControl_RNO_0:A</cell>
 <cell>net</cell>
 <cell>SerMemInt_1/N_765_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.496</cell>
 <cell>9.586</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SerMemInt_1/intSerialMemoryDataControl_RNO_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.193</cell>
 <cell>9.779</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>SerMemInt_1/intSerialMemoryDataControl:EN</cell>
 <cell>net</cell>
 <cell>SerMemInt_1/intSerialMemoryDataControl_RNO_0_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.243</cell>
 <cell>11.022</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.022</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.971</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.184</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.188</cell>
 <cell>N/C</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.329</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB0:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.286</cell>
 <cell>N/C</cell>
 <cell>13</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/intSerialMemoryDataControl:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB0_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.526</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/intSerialMemoryDataControl:EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.363</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>DiscID_1/DiscExpID_1/ExpansionID0_1_fast[12]:CLK</cell>
 <cell>Exp0Data[5]</cell>
 <cell>14.556</cell>
 <cell></cell>
 <cell>20.224</cell>
 <cell></cell>
 <cell>20.224</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>DiscID_1/DiscExpID_1/ExpansionID0_1_fast[9]:CLK</cell>
 <cell>Exp0Data[5]</cell>
 <cell>14.441</cell>
 <cell></cell>
 <cell>20.120</cell>
 <cell></cell>
 <cell>20.120</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>DiscID_1/DiscExpID_1/ExpansionID0_1_fast[14]:CLK</cell>
 <cell>Exp0Data[5]</cell>
 <cell>14.263</cell>
 <cell></cell>
 <cell>19.977</cell>
 <cell></cell>
 <cell>19.977</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>DiscID_1/DiscExpID_1/ExpansionID0_1_fast[8]:CLK</cell>
 <cell>Exp0Data[5]</cell>
 <cell>14.232</cell>
 <cell></cell>
 <cell>19.945</cell>
 <cell></cell>
 <cell>19.945</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>DiscID_1/DiscExpID_1/ExpansionID0_1_fast[11]:CLK</cell>
 <cell>Exp0Data[5]</cell>
 <cell>14.229</cell>
 <cell></cell>
 <cell>19.932</cell>
 <cell></cell>
 <cell>19.932</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: DiscID_1/DiscExpID_1/ExpansionID0_1_fast[12]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Exp0Data[5]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>20.224</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.093</cell>
 <cell>4.093</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.190</cell>
 <cell>4.283</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.195</cell>
 <cell>4.478</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB6:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.335</cell>
 <cell>4.813</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB6:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>5.108</cell>
 <cell>43</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DiscID_1/DiscExpID_1/ExpansionID0_1_fast[12]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB6_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.560</cell>
 <cell>5.668</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DiscID_1/DiscExpID_1/ExpansionID0_1_fast[12]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>5.795</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNII4FG[12]:B</cell>
 <cell>net</cell>
 <cell>DiscID_1/DiscExpID_1/ExpansionID0_1_fast_Z[12]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.727</cell>
 <cell>6.522</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNII4FG[12]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.275</cell>
 <cell>6.797</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNI6GG91[10]:D</cell>
 <cell>net</cell>
 <cell>DiscID_1/DiscExpID_1/m5_2_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.265</cell>
 <cell>7.062</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNI6GG91[10]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.085</cell>
 <cell>7.147</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNIAEQB2[10]:B</cell>
 <cell>net</cell>
 <cell>DiscID_1/DiscExpID_1/un10_intexp0mux_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.506</cell>
 <cell>7.653</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNIAEQB2[10]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.085</cell>
 <cell>7.738</cell>
 <cell>13</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Decode_1/exp0quadread_i_o2:A</cell>
 <cell>net</cell>
 <cell>Exp0Mux[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.236</cell>
 <cell>8.974</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Decode_1/exp0quadread_i_o2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>9.142</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ExpSigRoute_1/un76_expdata_i_a2:B</cell>
 <cell>net</cell>
 <cell>N_1080</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.426</cell>
 <cell>10.568</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ExpSigRoute_1/un76_expdata_i_a2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.261</cell>
 <cell>10.829</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpSigRoute_1/un76_expdata_i:A</cell>
 <cell>net</cell>
 <cell>ExpSigRoute_1/N_1817</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.766</cell>
 <cell>11.595</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpSigRoute_1/un76_expdata_i:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.275</cell>
 <cell>11.870</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Exp0Data_obuft[5]/U0/U_IOENFF:A</cell>
 <cell>net</cell>
 <cell>N_865_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.552</cell>
 <cell>13.422</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Exp0Data_obuft[5]/U0/U_IOENFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOENFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.388</cell>
 <cell>13.810</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Exp0Data_obuft[5]/U0/U_IOPAD:E</cell>
 <cell>net</cell>
 <cell>Exp0Data_obuft[5]/U0/EOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.891</cell>
 <cell>14.701</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Exp0Data_obuft[5]/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>5.523</cell>
 <cell>20.224</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Exp0Data[5]</cell>
 <cell>net</cell>
 <cell>Exp0Data[5]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>20.224</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20.224</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.093</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Exp0Data[5]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>ClkCtrl_1/SysRESET_rep:CLK</cell>
 <cell>WDT_1/WDTCounter[19]:ALn</cell>
 <cell>2.928</cell>
 <cell>29.998</cell>
 <cell>8.612</cell>
 <cell>38.610</cell>
 <cell>0.415</cell>
 <cell>3.336</cell>
 <cell>-0.007</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>ClkCtrl_1/SysRESET_rep:CLK</cell>
 <cell>WDT_1/WDTCounter[17]:ALn</cell>
 <cell>2.928</cell>
 <cell>29.998</cell>
 <cell>8.612</cell>
 <cell>38.610</cell>
 <cell>0.415</cell>
 <cell>3.336</cell>
 <cell>-0.007</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>ClkCtrl_1/SysRESET_rep:CLK</cell>
 <cell>WDT_1/WDTCounter[15]:ALn</cell>
 <cell>2.928</cell>
 <cell>29.998</cell>
 <cell>8.612</cell>
 <cell>38.610</cell>
 <cell>0.415</cell>
 <cell>3.336</cell>
 <cell>-0.007</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>ClkCtrl_1/SysRESET_rep:CLK</cell>
 <cell>WDT_1/WDTCounter[13]:ALn</cell>
 <cell>2.928</cell>
 <cell>29.998</cell>
 <cell>8.612</cell>
 <cell>38.610</cell>
 <cell>0.415</cell>
 <cell>3.336</cell>
 <cell>-0.007</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>ClkCtrl_1/SysRESET_rep:CLK</cell>
 <cell>WDT_1/WDTCounter[11]:ALn</cell>
 <cell>2.928</cell>
 <cell>29.998</cell>
 <cell>8.612</cell>
 <cell>38.610</cell>
 <cell>0.415</cell>
 <cell>3.336</cell>
 <cell>-0.007</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: ClkCtrl_1/SysRESET_rep:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: WDT_1/WDTCounter[19]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>38.610</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.612</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>29.998</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.093</cell>
 <cell>4.093</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.190</cell>
 <cell>4.283</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.195</cell>
 <cell>4.478</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB5:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.337</cell>
 <cell>4.815</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB5:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>5.110</cell>
 <cell>25</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/SysRESET_rep:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB5_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.574</cell>
 <cell>5.684</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/SysRESET_rep:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>5.811</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/SysRESET_rep_RNILTM6:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/SysRESET_rep_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.346</cell>
 <cell>7.157</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/SysRESET_rep_RNILTM6:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.263</cell>
 <cell>7.420</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/SysRESET_rep_RNILTM6/U0_RGB1_RGB2:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/SysRESET_rep_RNILTM6/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.300</cell>
 <cell>7.720</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/SysRESET_rep_RNILTM6/U0_RGB1_RGB2:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.215</cell>
 <cell>7.935</cell>
 <cell>22</cell>
 <cell>f</cell>
</row>
<row>
 <cell>WDT_1/WDTCounter[19]:ALn</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/SysRESET_rep_RNILTM6/U0_RGB1_RGB2_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.677</cell>
 <cell>8.612</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.612</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>33.334</cell>
 <cell>33.334</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>33.334</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.093</cell>
 <cell>37.427</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.190</cell>
 <cell>37.617</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.195</cell>
 <cell>37.812</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB6:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.335</cell>
 <cell>38.147</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB6:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>38.442</cell>
 <cell>84</cell>
 <cell>r</cell>
</row>
<row>
 <cell>WDT_1/WDTCounter[19]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB6_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.583</cell>
 <cell>39.025</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>WDT_1/WDTCounter[19]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.415</cell>
 <cell>38.610</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>38.610</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>External Recovery (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>RESET</cell>
 <cell>ClkCtrl_1/DLL_Rst_ShiftReg[0]:ALn</cell>
 <cell>2.899</cell>
 <cell></cell>
 <cell>2.899</cell>
 <cell></cell>
 <cell>0.330</cell>
 <cell>0.029</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>RESET</cell>
 <cell>ClkCtrl_1/DLL_Rst_ShiftReg[1]:ALn</cell>
 <cell>2.899</cell>
 <cell></cell>
 <cell>2.899</cell>
 <cell></cell>
 <cell>0.330</cell>
 <cell>0.024</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>RESET</cell>
 <cell>ClkCtrl_1/DLL_RST_sync:ALn</cell>
 <cell>2.899</cell>
 <cell></cell>
 <cell>2.899</cell>
 <cell></cell>
 <cell>0.330</cell>
 <cell>0.023</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>RESET</cell>
 <cell>ClkCtrl_1/DLL_Lock_ShiftReg[2]:ALn</cell>
 <cell>2.891</cell>
 <cell></cell>
 <cell>2.891</cell>
 <cell></cell>
 <cell>0.330</cell>
 <cell>0.009</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>RESET</cell>
 <cell>ClkCtrl_1/DLL_Lock_ShiftReg[1]:ALn</cell>
 <cell>2.891</cell>
 <cell></cell>
 <cell>2.891</cell>
 <cell></cell>
 <cell>0.330</cell>
 <cell>0.009</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: RESET</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: ClkCtrl_1/DLL_Rst_ShiftReg[0]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.899</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>RESET</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RESET_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>RESET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RESET_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.778</cell>
 <cell>0.778</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>RESET_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>RESET_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.068</cell>
 <cell>0.846</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RESET_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.096</cell>
 <cell>0.942</cell>
 <cell>17</cell>
 <cell>f</cell>
</row>
<row>
 <cell>RESET_ibuf_RNI8T16:An</cell>
 <cell>net</cell>
 <cell>RESET_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.123</cell>
 <cell>2.065</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>RESET_ibuf_RNI8T16:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.154</cell>
 <cell>2.219</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>RESET_ibuf_RNI8T16/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>RESET_ibuf_RNI8T16/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.175</cell>
 <cell>2.394</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>RESET_ibuf_RNI8T16/U0_RGB1_RGB3:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.125</cell>
 <cell>2.519</cell>
 <cell>19</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/DLL_Rst_ShiftReg[0]:ALn</cell>
 <cell>net</cell>
 <cell>RESET_ibuf_RNI8T16/U0_RGB1_RGB3_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.380</cell>
 <cell>2.899</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.899</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.306</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>N/C</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB13:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.193</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB13:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>N/C</cell>
 <cell>40</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/DLL_Rst_ShiftReg[0]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB13_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.315</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/DLL_Rst_ShiftReg[0]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.330</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET ClkCtrl_1/clk_1/Clock_Gen_0/GL0 to ClkCtrl_1/clk_1/Clock_Gen_0/GL2</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>SerMemInt_1/intModuleAddress[2]:CLK</cell>
 <cell>SerMemInt_1/IncOperationFaultCount:EN</cell>
 <cell>5.821</cell>
 <cell>10.872</cell>
 <cell>11.071</cell>
 <cell>21.943</cell>
 <cell>0.363</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>SerMemInt_1/intModuleAddress[2]:CLK</cell>
 <cell>SerMemInt_1/LoadMemAddr:EN</cell>
 <cell>5.643</cell>
 <cell>11.040</cell>
 <cell>10.893</cell>
 <cell>21.933</cell>
 <cell>0.363</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>SerMemInt_1/intModuleAddress[1]:CLK</cell>
 <cell>SerMemInt_1/IncOperationFaultCount:EN</cell>
 <cell>5.643</cell>
 <cell>11.050</cell>
 <cell>10.893</cell>
 <cell>21.943</cell>
 <cell>0.363</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>SerMemInt_1/intModuleAddress[1]:CLK</cell>
 <cell>SerMemInt_1/LoadMemAddr:EN</cell>
 <cell>5.456</cell>
 <cell>11.227</cell>
 <cell>10.706</cell>
 <cell>21.933</cell>
 <cell>0.363</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>SerMemInt_1/intModuleAddress[2]:CLK</cell>
 <cell>SerMemInt_1/ShiftEnable:EN</cell>
 <cell>5.429</cell>
 <cell>11.262</cell>
 <cell>10.679</cell>
 <cell>21.941</cell>
 <cell>0.363</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: SerMemInt_1/intModuleAddress[2]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: SerMemInt_1/IncOperationFaultCount:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>21.943</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>11.071</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.872</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.709</cell>
 <cell>3.709</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.189</cell>
 <cell>3.898</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.195</cell>
 <cell>4.093</cell>
 <cell>7</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB9:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.331</cell>
 <cell>4.424</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB9:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>4.719</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/intModuleAddress[2]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB9_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.531</cell>
 <cell>5.250</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/intModuleAddress[2]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>5.352</cell>
 <cell>10</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpSigRoute_1/g0:B</cell>
 <cell>net</cell>
 <cell>serialMemDataOut[24]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.827</cell>
 <cell>6.179</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpSigRoute_1/g0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>6.347</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ExpSigRoute_4/un5_serialmemorydatain_0_a2:C</cell>
 <cell>net</cell>
 <cell>N_1925</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.290</cell>
 <cell>6.637</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ExpSigRoute_4/un5_serialmemorydatain_0_a2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.246</cell>
 <cell>6.883</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ExpSigRoute_4/un5_serialmemorydatain_0_a2_RNIA9UG4:B</cell>
 <cell>net</cell>
 <cell>ExpSigRoute_4/un5_serialmemorydatain_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.264</cell>
 <cell>7.147</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ExpSigRoute_4/un5_serialmemorydatain_0_a2_RNIA9UG4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.246</cell>
 <cell>7.393</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>M_SPROM_DATA_iobuf_RNIQPJVH:C</cell>
 <cell>net</cell>
 <cell>N_17</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.718</cell>
 <cell>8.111</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>M_SPROM_DATA_iobuf_RNIQPJVH:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>8.213</cell>
 <cell>10</cell>
 <cell>f</cell>
</row>
<row>
 <cell>SerMemInt_1/IncOperationFaultCount_RNO_0:C</cell>
 <cell>net</cell>
 <cell>SerMemInt_1_intSerialMemoryDataIn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.506</cell>
 <cell>9.719</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SerMemInt_1/IncOperationFaultCount_RNO_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>9.821</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>SerMemInt_1/IncOperationFaultCount_RNO:A</cell>
 <cell>net</cell>
 <cell>SerMemInt_1/un1_serialmemxfacewrite_16_or</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.109</cell>
 <cell>9.930</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SerMemInt_1/IncOperationFaultCount_RNO:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>10.032</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>SerMemInt_1/IncOperationFaultCount:EN</cell>
 <cell>net</cell>
 <cell>SerMemInt_1/IncOperationFaultCount_RNO_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.039</cell>
 <cell>11.071</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.071</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.667</cell>
 <cell>16.667</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>16.667</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.093</cell>
 <cell>20.760</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.190</cell>
 <cell>20.950</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.194</cell>
 <cell>21.144</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.336</cell>
 <cell>21.480</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>21.775</cell>
 <cell>20</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/IncOperationFaultCount:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.531</cell>
 <cell>22.306</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/IncOperationFaultCount:EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.363</cell>
 <cell>21.943</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>21.943</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET WriteClk60MHz to ClkCtrl_1/clk_1/Clock_Gen_0/GL2</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>SSITop_1/DelayTerminalCount[0]:CLK</cell>
 <cell>SSITop_1/DelayCounter[8]:SLn</cell>
 <cell>4.512</cell>
 <cell>12.450</cell>
 <cell>9.268</cell>
 <cell>21.718</cell>
 <cell>0.644</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>SSITop_1/DelayTerminalCount[0]:CLK</cell>
 <cell>SSITop_1/DelayCounter[6]:SLn</cell>
 <cell>4.512</cell>
 <cell>12.450</cell>
 <cell>9.268</cell>
 <cell>21.718</cell>
 <cell>0.644</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>SSITop_1/DelayTerminalCount[0]:CLK</cell>
 <cell>SSITop_1/DelayCounter[4]:SLn</cell>
 <cell>4.512</cell>
 <cell>12.450</cell>
 <cell>9.268</cell>
 <cell>21.718</cell>
 <cell>0.644</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>SSITop_1/DelayTerminalCount[0]:CLK</cell>
 <cell>SSITop_1/DelayCounter[2]:SLn</cell>
 <cell>4.512</cell>
 <cell>12.450</cell>
 <cell>9.268</cell>
 <cell>21.718</cell>
 <cell>0.644</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>SSITop_1/DelayTerminalCount[0]:CLK</cell>
 <cell>SSITop_1/DelayCounter[10]:SLn</cell>
 <cell>4.512</cell>
 <cell>12.450</cell>
 <cell>9.268</cell>
 <cell>21.718</cell>
 <cell>0.644</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: SSITop_1/DelayTerminalCount[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: SSITop_1/DelayCounter[8]:SLn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>21.718</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>9.268</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.450</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>WriteClk60MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>H1_CLKWR</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>H1_CLKWR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.308</cell>
 <cell>1.308</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>1.605</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.167</cell>
 <cell>1.772</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.510</cell>
 <cell>3.282</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>3.541</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.305</cell>
 <cell>3.846</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>4.141</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SSITop_1/DelayTerminalCount[0]:CLK</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.615</cell>
 <cell>4.756</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SSITop_1/DelayTerminalCount[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>4.858</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SSITop_1/un11_delaycounter_0_I_1:D</cell>
 <cell>net</cell>
 <cell>SSITop_1/DelayTerminalCount_Z[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.808</cell>
 <cell>5.666</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SSITop_1/un11_delaycounter_0_I_1:P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.489</cell>
 <cell>6.155</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>SSITop_1/un11_delaycounter_0_I_1_CC_0:P[6]</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG1518</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.155</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SSITop_1/un11_delaycounter_0_I_1_CC_0:CO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.541</cell>
 <cell>6.696</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>SSITop_1/un11_delaycounter_0_I_1_CC_1:CI</cell>
 <cell>net</cell>
 <cell>CI_TO_CO1517</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.696</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SSITop_1/un11_delaycounter_0_I_1_CC_1:CC[2]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>6.993</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>SSITop_1/un11_delaycounter_0_I_21_FCINST1:CC</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG1544</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.993</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SSITop_1/un11_delaycounter_0_I_21_FCINST1:CO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:FCEND_BUFF_CC</cell>
 <cell>+</cell>
 <cell>0.086</cell>
 <cell>7.079</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>SSITop_1/un1_synchedtick:B</cell>
 <cell>net</cell>
 <cell>SSITop_1/un11_delaycounter_0_data_tmp[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.601</cell>
 <cell>7.680</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SSITop_1/un1_synchedtick:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.117</cell>
 <cell>7.797</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SSITop_1/DelayCounter[8]:SLn</cell>
 <cell>net</cell>
 <cell>SSITop_1/un1_synchedtick_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.471</cell>
 <cell>9.268</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.268</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.667</cell>
 <cell>16.667</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>16.667</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.093</cell>
 <cell>20.760</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.190</cell>
 <cell>20.950</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.194</cell>
 <cell>21.144</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.337</cell>
 <cell>21.481</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB4:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>21.776</cell>
 <cell>96</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SSITop_1/DelayCounter[8]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB4_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.586</cell>
 <cell>22.362</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SSITop_1/DelayCounter[8]:SLn</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.644</cell>
 <cell>21.718</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>21.718</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Clk_30M to ClkCtrl_1/clk_1/Clock_Gen_0/GL2</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[15]:CLK</cell>
 <cell>Quad_1/QuadXface_2/intAccumOverflow:EN</cell>
 <cell>3.996</cell>
 <cell>28.944</cell>
 <cell>9.685</cell>
 <cell>38.629</cell>
 <cell>0.363</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[14]:CLK</cell>
 <cell>Quad_1/QuadXface_2/intAccumOverflow:EN</cell>
 <cell>3.812</cell>
 <cell>29.139</cell>
 <cell>9.490</cell>
 <cell>38.629</cell>
 <cell>0.363</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[10]:CLK</cell>
 <cell>Quad_1/QuadXface_2/intAccumOverflow:EN</cell>
 <cell>3.686</cell>
 <cell>29.265</cell>
 <cell>9.364</cell>
 <cell>38.629</cell>
 <cell>0.363</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[1]:CLK</cell>
 <cell>Quad_1/QuadXface_2/intAccumOverflow:EN</cell>
 <cell>3.607</cell>
 <cell>29.330</cell>
 <cell>9.299</cell>
 <cell>38.629</cell>
 <cell>0.363</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[12]:CLK</cell>
 <cell>Quad_1/QuadXface_2/intAccumOverflow:EN</cell>
 <cell>3.620</cell>
 <cell>29.331</cell>
 <cell>9.298</cell>
 <cell>38.629</cell>
 <cell>0.363</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Quad_1/QuadXface_2/QuadCount[15]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Quad_1/QuadXface_2/intAccumOverflow:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>38.629</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>9.685</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>28.944</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clk_30M</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>5.112</cell>
 <cell>5.112</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount[15]:CLK</cell>
 <cell>net</cell>
 <cell>SysClk</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.577</cell>
 <cell>5.689</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount[15]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>5.791</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_11:A</cell>
 <cell>net</cell>
 <cell>Quad_1/QuadXface_2/QuadCount_Z[15]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.523</cell>
 <cell>6.314</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_11:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.383</cell>
 <cell>6.697</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_13:C</cell>
 <cell>net</cell>
 <cell>Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_11_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.932</cell>
 <cell>7.629</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_13:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.193</cell>
 <cell>7.822</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/intAccumOverflow_1_0_a3:A</cell>
 <cell>net</cell>
 <cell>Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_13_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.109</cell>
 <cell>7.931</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/intAccumOverflow_1_0_a3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>8.033</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/intAccumOverflow_RNO_0:B</cell>
 <cell>net</cell>
 <cell>Quad_1/QuadXface_2/N_44</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.260</cell>
 <cell>8.293</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/intAccumOverflow_RNO_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.246</cell>
 <cell>8.539</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/intAccumOverflow_RNO:A</cell>
 <cell>net</cell>
 <cell>Quad_1/QuadXface_2/intAccumOverflow_RNO_0_3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.264</cell>
 <cell>8.803</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/intAccumOverflow_RNO:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.246</cell>
 <cell>9.049</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/intAccumOverflow:EN</cell>
 <cell>net</cell>
 <cell>Quad_1/QuadXface_2/intAccumOverflow_RNO_3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.636</cell>
 <cell>9.685</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.685</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>33.334</cell>
 <cell>33.334</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>33.334</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.093</cell>
 <cell>37.427</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.190</cell>
 <cell>37.617</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.194</cell>
 <cell>37.811</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.339</cell>
 <cell>38.150</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>38.445</cell>
 <cell>52</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/intAccumOverflow:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.547</cell>
 <cell>38.992</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/intAccumOverflow:EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.363</cell>
 <cell>38.629</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>38.629</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain WriteClk60MHz</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>WDT_1/FirstKey:CLK</cell>
 <cell>WDT_1/WDTDelay[7]:EN</cell>
 <cell>3.712</cell>
 <cell>12.569</cell>
 <cell>8.433</cell>
 <cell>21.002</cell>
 <cell>0.363</cell>
 <cell>4.098</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>WDT_1/FirstKey:CLK</cell>
 <cell>WDT_1/WDTDelay[10]:EN</cell>
 <cell>3.712</cell>
 <cell>12.569</cell>
 <cell>8.433</cell>
 <cell>21.002</cell>
 <cell>0.363</cell>
 <cell>4.098</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>WDT_1/FirstKey:CLK</cell>
 <cell>WDT_1/WDTDelay[0]:EN</cell>
 <cell>3.712</cell>
 <cell>12.569</cell>
 <cell>8.433</cell>
 <cell>21.002</cell>
 <cell>0.363</cell>
 <cell>4.098</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>WDT_1/FirstKey:CLK</cell>
 <cell>WDT_1/WDTDelay[13]:EN</cell>
 <cell>3.712</cell>
 <cell>12.579</cell>
 <cell>8.433</cell>
 <cell>21.012</cell>
 <cell>0.363</cell>
 <cell>4.088</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>WDT_1/FirstKey:CLK</cell>
 <cell>WDT_1/WDTDelay[12]:EN</cell>
 <cell>3.712</cell>
 <cell>12.579</cell>
 <cell>8.433</cell>
 <cell>21.012</cell>
 <cell>0.363</cell>
 <cell>4.088</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: WDT_1/FirstKey:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: WDT_1/WDTDelay[7]:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>21.002</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.433</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.569</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>WriteClk60MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>H1_CLKWR</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>H1_CLKWR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.308</cell>
 <cell>1.308</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>1.605</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.167</cell>
 <cell>1.772</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.510</cell>
 <cell>3.282</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>3.541</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB10:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.308</cell>
 <cell>3.849</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB10:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>4.144</cell>
 <cell>43</cell>
 <cell>r</cell>
</row>
<row>
 <cell>WDT_1/FirstKey:CLK</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB10_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.577</cell>
 <cell>4.721</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>WDT_1/FirstKey:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>4.848</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>WDT_1/accesskey_0_a2_4:B</cell>
 <cell>net</cell>
 <cell>WDT_1/FirstKey_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.383</cell>
 <cell>5.231</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>WDT_1/accesskey_0_a2_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.246</cell>
 <cell>5.477</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>WDT_1/accesskey_0_a2:B</cell>
 <cell>net</cell>
 <cell>WDT_1/accesskey_i_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.405</cell>
 <cell>5.882</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>WDT_1/accesskey_0_a2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>5.984</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>WDT_1/FPGA_RstReq_0_sqmuxa:A</cell>
 <cell>net</cell>
 <cell>WDT_1/accesskey</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.758</cell>
 <cell>6.742</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>WDT_1/FPGA_RstReq_0_sqmuxa:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>6.844</cell>
 <cell>17</cell>
 <cell>f</cell>
</row>
<row>
 <cell>WDT_1/WDTDelay[7]:EN</cell>
 <cell>net</cell>
 <cell>WDT_1/FPGA_RstReq_0_sqmuxa_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.589</cell>
 <cell>8.433</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.433</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>WriteClk60MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.667</cell>
 <cell>16.667</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>H1_CLKWR</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>16.667</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>H1_CLKWR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>16.667</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.308</cell>
 <cell>17.975</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>18.272</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.167</cell>
 <cell>18.439</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.510</cell>
 <cell>19.949</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>20.208</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB2:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.304</cell>
 <cell>20.512</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB2:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>20.807</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>WDT_1/WDTDelay[7]:CLK</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB2_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.558</cell>
 <cell>21.365</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>WDT_1/WDTDelay[7]:EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.363</cell>
 <cell>21.002</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>21.002</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CS_L</cell>
 <cell>ExpModLED_1/intExpLEDSelect[3]:D</cell>
 <cell>8.912</cell>
 <cell></cell>
 <cell>8.912</cell>
 <cell></cell>
 <cell>0.298</cell>
 <cell>4.658</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CS_L</cell>
 <cell>ExpModLED_1/Exp3LED[0]:EN</cell>
 <cell>8.857</cell>
 <cell></cell>
 <cell>8.857</cell>
 <cell></cell>
 <cell>0.299</cell>
 <cell>4.594</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CS_L</cell>
 <cell>ExpModLED_1/Exp3LED[1]:EN</cell>
 <cell>8.856</cell>
 <cell></cell>
 <cell>8.856</cell>
 <cell></cell>
 <cell>0.299</cell>
 <cell>4.593</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CS_L</cell>
 <cell>ExpModLED_1/Exp2LED[1]:EN</cell>
 <cell>8.670</cell>
 <cell></cell>
 <cell>8.670</cell>
 <cell></cell>
 <cell>0.299</cell>
 <cell>4.418</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CS_L</cell>
 <cell>ExpModLED_1/Exp2LED[0]:EN</cell>
 <cell>8.670</cell>
 <cell></cell>
 <cell>8.670</cell>
 <cell></cell>
 <cell>0.299</cell>
 <cell>4.407</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CS_L</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: ExpModLED_1/intExpLEDSelect[3]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.912</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CS_L</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CS_L_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>CS_L</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CS_L_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.356</cell>
 <cell>1.356</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CS_L_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>CS_L_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>1.490</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CS_L_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.162</cell>
 <cell>1.652</cell>
 <cell>7</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Decode_1/un141_data_i_o2:A</cell>
 <cell>net</cell>
 <cell>CS_L_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.278</cell>
 <cell>2.930</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Decode_1/un141_data_i_o2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>3.032</cell>
 <cell>12</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Decode_1/un3_cpuledwrite_0_a2_0:B</cell>
 <cell>net</cell>
 <cell>N_1007</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.524</cell>
 <cell>3.556</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Decode_1/un3_cpuledwrite_0_a2_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.261</cell>
 <cell>3.817</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Decode_1/un4_exp3dio8configwrite_0_a2_1:A</cell>
 <cell>net</cell>
 <cell>N_1914</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.767</cell>
 <cell>4.584</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Decode_1/un4_exp3dio8configwrite_0_a2_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.225</cell>
 <cell>4.809</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Decode_1/un1_exp0quadledstatuswrite_0_a2_1:C</cell>
 <cell>net</cell>
 <cell>N_1934</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.768</cell>
 <cell>6.577</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Decode_1/un1_exp0quadledstatuswrite_0_a2_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.237</cell>
 <cell>6.814</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpModLED_1/un1_exp3led0write_0:A</cell>
 <cell>net</cell>
 <cell>N_1963</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.958</cell>
 <cell>7.772</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpModLED_1/un1_exp3led0write_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.237</cell>
 <cell>8.009</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpModLED_1/un28_intexpledselect_0_0:B</cell>
 <cell>net</cell>
 <cell>ExpModLED_1/un28_intexpledselect_0_0_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.112</cell>
 <cell>8.121</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpModLED_1/un28_intexpledselect_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>8.209</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpModLED_1/intExpLEDSelect_ns_0[3]:A</cell>
 <cell>net</cell>
 <cell>ExpModLED_1/un28_intexpledselect_i_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.528</cell>
 <cell>8.737</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpModLED_1/intExpLEDSelect_ns_0[3]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>8.825</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpModLED_1/intExpLEDSelect[3]:D</cell>
 <cell>net</cell>
 <cell>ExpModLED_1/intExpLEDSelect_ns[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>8.912</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.912</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>WriteClk60MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>H1_CLKWR</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>H1_CLKWR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.269</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.288</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.162</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.465</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.251</cell>
 <cell>N/C</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.286</cell>
 <cell>N/C</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpModLED_1/intExpLEDSelect[3]:CLK</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.536</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpModLED_1/intExpLEDSelect[3]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.298</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>ExpModLED_1/intExpLEDSelect[3]:CLK</cell>
 <cell>Exp3Data[1]</cell>
 <cell>11.055</cell>
 <cell></cell>
 <cell>15.748</cell>
 <cell></cell>
 <cell>15.748</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>ExpModLED_1/intExpLEDSelect[2]:CLK</cell>
 <cell>Exp2Data[1]</cell>
 <cell>10.758</cell>
 <cell></cell>
 <cell>15.451</cell>
 <cell></cell>
 <cell>15.451</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>ExpModLED_1/intExpLEDSelect[0]:CLK</cell>
 <cell>Exp0Data[5]</cell>
 <cell>10.643</cell>
 <cell></cell>
 <cell>15.324</cell>
 <cell></cell>
 <cell>15.324</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>ExpModLED_1/intExpLEDSelect[1]:CLK</cell>
 <cell>Exp1Data[5]</cell>
 <cell>10.332</cell>
 <cell></cell>
 <cell>15.025</cell>
 <cell></cell>
 <cell>15.025</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>ExpModLED_1/intExpLEDSelect[1]:CLK</cell>
 <cell>Exp1Data[1]</cell>
 <cell>10.315</cell>
 <cell></cell>
 <cell>15.008</cell>
 <cell></cell>
 <cell>15.008</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: ExpModLED_1/intExpLEDSelect[3]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Exp3Data[1]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>15.748</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>WriteClk60MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>H1_CLKWR</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>H1_CLKWR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.308</cell>
 <cell>1.308</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>1.605</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.167</cell>
 <cell>1.772</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.510</cell>
 <cell>3.282</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>3.541</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.304</cell>
 <cell>3.845</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>4.140</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpModLED_1/intExpLEDSelect[3]:CLK</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.553</cell>
 <cell>4.693</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpModLED_1/intExpLEDSelect[3]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>4.820</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ExpSigRoute_4/un25_expdata_i_o2:D</cell>
 <cell>net</cell>
 <cell>ExpLEDSelect[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.051</cell>
 <cell>5.871</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ExpSigRoute_4/un25_expdata_i_o2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.408</cell>
 <cell>6.279</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpSigRoute_4/un25_expdata_i_o2_RNIG1UB6:A</cell>
 <cell>net</cell>
 <cell>ExpSigRoute_4/N_1325</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.541</cell>
 <cell>6.820</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpSigRoute_4/un25_expdata_i_o2_RNIG1UB6:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.265</cell>
 <cell>7.085</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ExpSigRoute_4/un25_expdata_i_o2_RNIDP6CN:A</cell>
 <cell>net</cell>
 <cell>ExpSigRoute_4/N_835_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.359</cell>
 <cell>7.444</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ExpSigRoute_4/un25_expdata_i_o2_RNIDP6CN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.349</cell>
 <cell>7.793</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Exp3Data_iobuf[1]/U0/U_IOENFF:A</cell>
 <cell>net</cell>
 <cell>ExpSigRoute_4_un1_expdata_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.241</cell>
 <cell>9.034</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Exp3Data_iobuf[1]/U0/U_IOENFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOENFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.388</cell>
 <cell>9.422</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Exp3Data_iobuf[1]/U0/U_IOPAD:E</cell>
 <cell>net</cell>
 <cell>Exp3Data_iobuf[1]/U0/EOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.833</cell>
 <cell>10.255</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Exp3Data_iobuf[1]/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_BI</cell>
 <cell>+</cell>
 <cell>5.493</cell>
 <cell>15.748</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Exp3Data[1]</cell>
 <cell>net</cell>
 <cell>Exp3Data[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>15.748</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15.748</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>WriteClk60MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>H1_CLKWR</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Exp3Data[1]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>External Recovery (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>RESET</cell>
 <cell>WDT_1/AccessKeyReg1[3]:ALn</cell>
 <cell>4.989</cell>
 <cell></cell>
 <cell>4.989</cell>
 <cell></cell>
 <cell>0.415</cell>
 <cell>0.836</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>RESET</cell>
 <cell>WDT_1/AccessKeyReg1[1]:ALn</cell>
 <cell>4.989</cell>
 <cell></cell>
 <cell>4.989</cell>
 <cell></cell>
 <cell>0.415</cell>
 <cell>0.836</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>RESET</cell>
 <cell>CPUCnf_1/dll_rst_queue[0]:ALn</cell>
 <cell>4.989</cell>
 <cell></cell>
 <cell>4.989</cell>
 <cell></cell>
 <cell>0.415</cell>
 <cell>0.836</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>RESET</cell>
 <cell>CPUCnf_1/DLL_RST:ALn</cell>
 <cell>4.989</cell>
 <cell></cell>
 <cell>4.989</cell>
 <cell></cell>
 <cell>0.415</cell>
 <cell>0.836</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>RESET</cell>
 <cell>WDT_1/AccessKeyReg1[0]:ALn</cell>
 <cell>4.989</cell>
 <cell></cell>
 <cell>4.989</cell>
 <cell></cell>
 <cell>0.415</cell>
 <cell>0.824</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: RESET</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: WDT_1/AccessKeyReg1[3]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.989</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>RESET</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RESET_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>RESET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RESET_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.356</cell>
 <cell>1.356</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>RESET_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>RESET_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.117</cell>
 <cell>1.473</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RESET_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.164</cell>
 <cell>1.637</cell>
 <cell>17</cell>
 <cell>f</cell>
</row>
<row>
 <cell>RESET_ibuf_RNI8T16:An</cell>
 <cell>net</cell>
 <cell>RESET_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.925</cell>
 <cell>3.562</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>RESET_ibuf_RNI8T16:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.263</cell>
 <cell>3.825</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>RESET_ibuf_RNI8T16/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>RESET_ibuf_RNI8T16/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.298</cell>
 <cell>4.123</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>RESET_ibuf_RNI8T16/U0_RGB1_RGB3:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.215</cell>
 <cell>4.338</cell>
 <cell>19</cell>
 <cell>f</cell>
</row>
<row>
 <cell>WDT_1/AccessKeyReg1[3]:ALn</cell>
 <cell>net</cell>
 <cell>RESET_ibuf_RNI8T16/U0_RGB1_RGB3_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.651</cell>
 <cell>4.989</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.989</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>WriteClk60MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>H1_CLKWR</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>H1_CLKWR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.269</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.288</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.162</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.465</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.251</cell>
 <cell>N/C</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB10:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.299</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB10:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.286</cell>
 <cell>N/C</cell>
 <cell>43</cell>
 <cell>r</cell>
</row>
<row>
 <cell>WDT_1/AccessKeyReg1[3]:CLK</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB10_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.548</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>WDT_1/AccessKeyReg1[3]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.415</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET ClkCtrl_1/clk_1/Clock_Gen_0/GL0 to WriteClk60MHz</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>TickSync_1/LatchedTickSync60:CLK</cell>
 <cell>Analog_1/DataBuf_1/ReadPointer[2]:D</cell>
 <cell>0.921</cell>
 <cell>14.863</cell>
 <cell>6.168</cell>
 <cell>21.031</cell>
 <cell>0.298</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>TickSync_1/LatchedTickSync60:CLK</cell>
 <cell>Analog_1/DataBuf_1/ReadPointer[1]:D</cell>
 <cell>0.920</cell>
 <cell>14.864</cell>
 <cell>6.167</cell>
 <cell>21.031</cell>
 <cell>0.298</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>TickSync_1/LatchedTickSync60:CLK</cell>
 <cell>Analog_1/DataBuf_1/ReadPointer[0]:D</cell>
 <cell>0.919</cell>
 <cell>14.876</cell>
 <cell>6.166</cell>
 <cell>21.042</cell>
 <cell>0.298</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: TickSync_1/LatchedTickSync60:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Analog_1/DataBuf_1/ReadPointer[2]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>21.031</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>6.168</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14.863</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.709</cell>
 <cell>3.709</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.189</cell>
 <cell>3.898</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.195</cell>
 <cell>4.093</cell>
 <cell>7</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.327</cell>
 <cell>4.420</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>4.715</cell>
 <cell>33</cell>
 <cell>r</cell>
</row>
<row>
 <cell>TickSync_1/LatchedTickSync60:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.532</cell>
 <cell>5.247</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>TickSync_1/LatchedTickSync60:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>5.349</cell>
 <cell>20</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Analog_1/DataBuf_1/ReadPointer_0_0[2]:B</cell>
 <cell>net</cell>
 <cell>SynchedTick60</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.545</cell>
 <cell>5.894</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Analog_1/DataBuf_1/ReadPointer_0_0[2]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.186</cell>
 <cell>6.080</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Analog_1/DataBuf_1/ReadPointer[2]:D</cell>
 <cell>net</cell>
 <cell>Analog_1/DataBuf_1/ReadPointer_0_0_Z[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>6.168</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.168</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>WriteClk60MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.667</cell>
 <cell>16.667</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>H1_CLKWR</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>16.667</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>H1_CLKWR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>16.667</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.308</cell>
 <cell>17.975</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>18.272</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.167</cell>
 <cell>18.439</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.510</cell>
 <cell>19.949</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>20.208</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB2:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.304</cell>
 <cell>20.512</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB2:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>20.807</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Analog_1/DataBuf_1/ReadPointer[2]:CLK</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB2_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.522</cell>
 <cell>21.329</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Analog_1/DataBuf_1/ReadPointer[2]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.298</cell>
 <cell>21.031</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>21.031</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET ClkCtrl_1/clk_1/Clock_Gen_0/GL2 to WriteClk60MHz</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>DiscID_1/DiscExpID_1/ExpansionID2_1_fast[8]:CLK</cell>
 <cell>Quad_1/QuadXface_3/EdgeMode:EN</cell>
 <cell>7.639</cell>
 <cell>7.661</cell>
 <cell>13.332</cell>
 <cell>20.993</cell>
 <cell>0.363</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>DiscID_1/DiscExpID_1/ExpansionID2_1_fast[8]:CLK</cell>
 <cell>ExpModLED_1/Exp2LED[1]:EN</cell>
 <cell>6.990</cell>
 <cell>8.296</cell>
 <cell>12.683</cell>
 <cell>20.979</cell>
 <cell>0.363</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>DiscID_1/DiscExpID_1/ExpansionID2_1_fast[8]:CLK</cell>
 <cell>ExpModLED_1/Exp2LED[0]:EN</cell>
 <cell>6.990</cell>
 <cell>8.307</cell>
 <cell>12.683</cell>
 <cell>20.990</cell>
 <cell>0.363</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>DiscID_1/DiscExpID_1/ExpansionID2_1_fast[12]:CLK</cell>
 <cell>Quad_1/QuadXface_3/EdgeMode:EN</cell>
 <cell>6.827</cell>
 <cell>8.483</cell>
 <cell>12.510</cell>
 <cell>20.993</cell>
 <cell>0.363</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>DiscID_1/DiscExpID_1/ExpansionID0_1_fast[12]:CLK</cell>
 <cell>ExpModLED_1/Exp0LED[3]:D</cell>
 <cell>6.876</cell>
 <cell>8.500</cell>
 <cell>12.544</cell>
 <cell>21.044</cell>
 <cell>0.298</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: DiscID_1/DiscExpID_1/ExpansionID2_1_fast[8]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Quad_1/QuadXface_3/EdgeMode:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20.993</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>13.332</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.661</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.093</cell>
 <cell>4.093</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.190</cell>
 <cell>4.283</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.195</cell>
 <cell>4.478</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB5:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.337</cell>
 <cell>4.815</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB5:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>5.110</cell>
 <cell>25</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DiscID_1/DiscExpID_1/ExpansionID2_1_fast[8]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB5_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.583</cell>
 <cell>5.693</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DiscID_1/DiscExpID_1/ExpansionID2_1_fast[8]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>5.795</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIL17E[8]:B</cell>
 <cell>net</cell>
 <cell>DiscID_1/DiscExpID_1/ExpansionID2_1_fast_Z[8]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.388</cell>
 <cell>7.183</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIL17E[8]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>7.351</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIMSTV[10]:C</cell>
 <cell>net</cell>
 <cell>DiscID_1/DiscExpID_1/m7_0_1_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.260</cell>
 <cell>7.611</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIMSTV[10]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.246</cell>
 <cell>7.857</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DiscID_1/DiscExpID_1/ExpansionID2_1_RNIU0JQ2[12]:B</cell>
 <cell>net</cell>
 <cell>DiscID_1/DiscExpID_1/un8_intexp2mux_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.268</cell>
 <cell>8.125</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DiscID_1/DiscExpID_1/ExpansionID2_1_RNIU0JQ2[12]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.193</cell>
 <cell>8.318</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Decode_1/exp2quadread_i_o2:B</cell>
 <cell>net</cell>
 <cell>Exp2Mux[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.805</cell>
 <cell>9.123</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Decode_1/exp2quadread_i_o2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.173</cell>
 <cell>9.296</cell>
 <cell>10</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Decode_1/un1_exp2quadcountread_0_a2_0:A</cell>
 <cell>net</cell>
 <cell>N_1078</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.977</cell>
 <cell>10.273</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Decode_1/un1_exp2quadcountread_0_a2_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>10.391</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Decode_1/un1_exp2quadledstatuswrite_0_a2:D</cell>
 <cell>net</cell>
 <cell>N_1958</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.423</cell>
 <cell>10.814</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Decode_1/un1_exp2quadledstatuswrite_0_a2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>10.916</cell>
 <cell>19</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_3/un1_ledstatuswrite_0:A</cell>
 <cell>net</cell>
 <cell>Exp2LEDWrite</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.869</cell>
 <cell>11.785</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_3/un1_ledstatuswrite_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>11.887</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_3/EdgeMode:EN</cell>
 <cell>net</cell>
 <cell>Quad_1/QuadXface_3/un1_ledstatuswrite_0_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.445</cell>
 <cell>13.332</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.332</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>WriteClk60MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.667</cell>
 <cell>16.667</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>H1_CLKWR</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>16.667</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>H1_CLKWR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>16.667</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.308</cell>
 <cell>17.975</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>18.272</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.167</cell>
 <cell>18.439</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.510</cell>
 <cell>19.949</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>20.208</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.304</cell>
 <cell>20.512</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>20.807</cell>
 <cell>22</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_3/EdgeMode:CLK</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.549</cell>
 <cell>21.356</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_3/EdgeMode:EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.363</cell>
 <cell>20.993</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20.993</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain MainClockIn60MHz</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Clk_30M</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[4]:CLK</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[15]:D</cell>
 <cell>1.742</cell>
 <cell>31.287</cell>
 <cell>7.421</cell>
 <cell>38.708</cell>
 <cell>0.298</cell>
 <cell>2.047</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[4]:CLK</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[13]:D</cell>
 <cell>1.731</cell>
 <cell>31.300</cell>
 <cell>7.410</cell>
 <cell>38.710</cell>
 <cell>0.298</cell>
 <cell>2.034</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[3]:CLK</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[15]:D</cell>
 <cell>1.705</cell>
 <cell>31.313</cell>
 <cell>7.395</cell>
 <cell>38.708</cell>
 <cell>0.298</cell>
 <cell>2.021</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[2]:CLK</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[13]:D</cell>
 <cell>1.701</cell>
 <cell>31.330</cell>
 <cell>7.380</cell>
 <cell>38.710</cell>
 <cell>0.298</cell>
 <cell>2.004</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[4]:CLK</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[10]:D</cell>
 <cell>1.685</cell>
 <cell>31.333</cell>
 <cell>7.364</cell>
 <cell>38.697</cell>
 <cell>0.298</cell>
 <cell>2.001</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Quad_1/QuadXface_2/QuadCount[4]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Quad_1/QuadXface_2/QuadCount[15]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>38.708</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.421</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>31.287</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clk_30M</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>5.112</cell>
 <cell>5.112</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount[4]:CLK</cell>
 <cell>net</cell>
 <cell>SysClk</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.567</cell>
 <cell>5.679</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount[4]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>5.806</cell>
 <cell>7</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount_RNIR3B66[4]:A</cell>
 <cell>net</cell>
 <cell>Quad_1/QuadXface_2/QuadCount_Z[4]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.518</cell>
 <cell>6.324</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount_RNIR3B66[4]:P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.157</cell>
 <cell>6.481</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/LatchedDec_RNI73281_CC_0:P[8]</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG1378</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.481</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/LatchedDec_RNI73281_CC_0:CO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.429</cell>
 <cell>6.910</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/LatchedDec_RNI73281_CC_1:CI</cell>
 <cell>net</cell>
 <cell>CI_TO_CO1362</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.910</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/LatchedDec_RNI73281_CC_1:CC[7]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.344</cell>
 <cell>7.254</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount_RNO[15]:CC</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG1413</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>7.254</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount_RNO[15]:S</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>7.332</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount[15]:D</cell>
 <cell>net</cell>
 <cell>Quad_1/QuadXface_2/QuadCount_s[15]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.089</cell>
 <cell>7.421</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.421</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clk_30M</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>33.334</cell>
 <cell>33.334</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>33.334</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>5.112</cell>
 <cell>38.446</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount[15]:CLK</cell>
 <cell>net</cell>
 <cell>SysClk</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.560</cell>
 <cell>39.006</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount[15]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.298</cell>
 <cell>38.708</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>38.708</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET ClkCtrl_1/clk_1/Clock_Gen_0/GL2 to Clk_30M</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Quad_1/QuadXface_2/LatchedInc:CLK</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[15]:D</cell>
 <cell>2.635</cell>
 <cell>13.783</cell>
 <cell>8.259</cell>
 <cell>22.042</cell>
 <cell>0.298</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Quad_1/QuadXface_2/LatchedInc:CLK</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[13]:D</cell>
 <cell>2.604</cell>
 <cell>13.816</cell>
 <cell>8.228</cell>
 <cell>22.044</cell>
 <cell>0.298</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Quad_1/QuadXface_2/LatchedInc:CLK</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[14]:D</cell>
 <cell>2.546</cell>
 <cell>13.861</cell>
 <cell>8.170</cell>
 <cell>22.031</cell>
 <cell>0.298</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Quad_1/QuadXface_2/LatchedInc:CLK</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[12]:D</cell>
 <cell>2.536</cell>
 <cell>13.871</cell>
 <cell>8.160</cell>
 <cell>22.031</cell>
 <cell>0.298</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Quad_1/QuadXface_2/LatchedDec:CLK</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[15]:D</cell>
 <cell>2.491</cell>
 <cell>13.916</cell>
 <cell>8.126</cell>
 <cell>22.042</cell>
 <cell>0.298</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Quad_1/QuadXface_2/LatchedInc:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Quad_1/QuadXface_2/QuadCount[15]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>22.042</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.259</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.783</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.066</cell>
 <cell>4.066</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>4.279</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.204</cell>
 <cell>4.483</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.321</cell>
 <cell>4.804</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.215</cell>
 <cell>5.019</cell>
 <cell>84</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/LatchedInc:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB1_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.605</cell>
 <cell>5.624</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/LatchedInc:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>5.753</cell>
 <cell>20</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount_RNITMV4A[8]:C</cell>
 <cell>net</cell>
 <cell>Quad_1/QuadXface_2/LatchedInc_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.043</cell>
 <cell>6.796</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount_RNITMV4A[8]:UB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.352</cell>
 <cell>7.148</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/LatchedDec_RNI73281_CC_1:UB[0]</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG1391</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>7.148</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/LatchedDec_RNI73281_CC_1:CC[7]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.944</cell>
 <cell>8.092</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount_RNO[15]:CC</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG1413</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.092</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount_RNO[15]:S</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>8.170</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount[15]:D</cell>
 <cell>net</cell>
 <cell>Quad_1/QuadXface_2/QuadCount_s[15]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.089</cell>
 <cell>8.259</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.259</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clk_30M</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.668</cell>
 <cell>16.668</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>16.668</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>5.112</cell>
 <cell>21.780</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount[15]:CLK</cell>
 <cell>net</cell>
 <cell>SysClk</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.560</cell>
 <cell>22.340</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount[15]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.298</cell>
 <cell>22.042</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>22.042</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>RD_L</cell>
 <cell>DATA[22]</cell>
 <cell>23.306</cell>
 <cell>6.694</cell>
 <cell>23.306</cell>
 <cell>30.000</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CS_L</cell>
 <cell>DATA[22]</cell>
 <cell>23.287</cell>
 <cell>6.713</cell>
 <cell>23.287</cell>
 <cell>30.000</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>ExtADDR[7]</cell>
 <cell>DATA[22]</cell>
 <cell>23.105</cell>
 <cell>6.895</cell>
 <cell>23.105</cell>
 <cell>30.000</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>ExtADDR[8]</cell>
 <cell>DATA[22]</cell>
 <cell>23.061</cell>
 <cell>6.939</cell>
 <cell>23.061</cell>
 <cell>30.000</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>ExtADDR[5]</cell>
 <cell>DATA[22]</cell>
 <cell>22.900</cell>
 <cell>7.100</cell>
 <cell>22.900</cell>
 <cell>30.000</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: RD_L</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: DATA[22]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>30.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>23.306</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.694</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>RD_L</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RD_L_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>RD_L</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RD_L_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.356</cell>
 <cell>1.356</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>RD_L_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>RD_L_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.290</cell>
 <cell>1.646</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RD_L_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.218</cell>
 <cell>1.864</cell>
 <cell>19</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DiscID_1/discoverIdDataOut_1_ss3_i_i_o2:B</cell>
 <cell>net</cell>
 <cell>RD_L_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.601</cell>
 <cell>3.465</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DiscID_1/discoverIdDataOut_1_ss3_i_i_o2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>3.567</cell>
 <cell>7</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Decode_1/un7_data_2_0_a2:B</cell>
 <cell>net</cell>
 <cell>N_1144</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.277</cell>
 <cell>3.844</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Decode_1/un7_data_2_0_a2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.261</cell>
 <cell>4.105</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_1/un7_data_0_0:B</cell>
 <cell>net</cell>
 <cell>N_1544</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.271</cell>
 <cell>4.376</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_1/un7_data_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.186</cell>
 <cell>4.562</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_1/un7_data_0:B</cell>
 <cell>net</cell>
 <cell>MDTTop_1/un7_data_0_0_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.266</cell>
 <cell>4.828</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_1/un7_data_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.186</cell>
 <cell>5.014</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SSITop_1/un156_data:B</cell>
 <cell>net</cell>
 <cell>un7_data_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.778</cell>
 <cell>5.792</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SSITop_1/un156_data:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.186</cell>
 <cell>5.978</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SSITop_2/un171_data:A</cell>
 <cell>net</cell>
 <cell>un156_data</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.180</cell>
 <cell>7.158</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SSITop_2/un171_data:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.186</cell>
 <cell>7.344</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SSITop_2/un186_data:B</cell>
 <cell>net</cell>
 <cell>un171_data</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.293</cell>
 <cell>7.637</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SSITop_2/un186_data:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.237</cell>
 <cell>7.874</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Decode_1/un303_data_i_0_a2:A</cell>
 <cell>net</cell>
 <cell>un186_data</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.271</cell>
 <cell>8.145</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Decode_1/un303_data_i_0_a2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>8.263</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Decode_1/un360_data_i_0_a2:D</cell>
 <cell>net</cell>
 <cell>Decode_1/N_2211</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.282</cell>
 <cell>8.545</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Decode_1/un360_data_i_0_a2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>8.647</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Decode_1/un449_data_0_a2_0:A</cell>
 <cell>net</cell>
 <cell>Decode_1/N_2212</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.197</cell>
 <cell>9.844</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Decode_1/un449_data_0_a2_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.246</cell>
 <cell>10.090</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Decode_1/un475_data_i_a2:C</cell>
 <cell>net</cell>
 <cell>N_1951</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.765</cell>
 <cell>10.855</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Decode_1/un475_data_i_a2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.246</cell>
 <cell>11.101</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDTTop_1/un528_data_i_a2:B</cell>
 <cell>net</cell>
 <cell>N_1953</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.116</cell>
 <cell>11.217</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDTTop_1/un528_data_i_a2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>11.319</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDTTop_1/un584_data_0_a2_0:B</cell>
 <cell>net</cell>
 <cell>MDTTop_1/N_1971</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.172</cell>
 <cell>12.491</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDTTop_1/un584_data_0_a2_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>12.593</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DIO8_1/AnlgDATA_m_0[3]:C</cell>
 <cell>net</cell>
 <cell>N_2197</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.373</cell>
 <cell>12.966</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DIO8_1/AnlgDATA_m_0[3]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.338</cell>
 <cell>13.304</cell>
 <cell>16</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDTTop_1/AnlgDATA_m[15]:A</cell>
 <cell>net</cell>
 <cell>DIO8_1_AnlgDATA_m_0[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.757</cell>
 <cell>14.061</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDTTop_1/AnlgDATA_m[15]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>14.163</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDTTop_1/un1_discoverIdDataOut_0_iv_5[22]:D</cell>
 <cell>net</cell>
 <cell>AnlgDATA_m[15]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.251</cell>
 <cell>15.414</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDTTop_1/un1_discoverIdDataOut_0_iv_5[22]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.400</cell>
 <cell>15.814</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDTTop_1/un1_discoverIdDataOut_0_iv_9[22]:B</cell>
 <cell>net</cell>
 <cell>MDTTop_1/un1_discoverIdDataOut_0_iv_5_Z[22]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.101</cell>
 <cell>16.915</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDTTop_1/un1_discoverIdDataOut_0_iv_9[22]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.338</cell>
 <cell>17.253</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[22]:A</cell>
 <cell>net</cell>
 <cell>MDTTop_1/un1_discoverIdDataOut_0_iv_9_Z[22]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.719</cell>
 <cell>17.972</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[22]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.193</cell>
 <cell>18.165</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DATA_iobuf[22]/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>un1_discoverIdDataOut_0_iv[22]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.526</cell>
 <cell>19.691</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DATA_iobuf[22]/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.388</cell>
 <cell>20.079</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DATA_iobuf[22]/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>DATA_iobuf[22]/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.419</cell>
 <cell>20.498</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DATA_iobuf[22]/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_BI</cell>
 <cell>+</cell>
 <cell>2.808</cell>
 <cell>23.306</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DATA[22]</cell>
 <cell>net</cell>
 <cell>DATA[22]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>23.306</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>23.306</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>RD_L</cell>
 <cell>Max Delay Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>30.000</cell>
 <cell>30.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DATA[22]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>30.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>30.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
