library ieee;
use ieee.std_logic_1164.all;

entity ula is 
	generic( number_bits : positive := 16);
		port (a : in std_logic_vector(number_bits-1 downto 0);
				b : in std_logic_vector(number_bits-1 downto 0);
				operator : in std_logic_vector(1 downto 0);
				output_ula : out std_logic_vector(number_bits-1 downto 0) );
	
end entity;


architecture behavior of ula is 

begin


end architecture;