#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ce6ac0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cb4320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1cbbe70 .functor NOT 1, L_0x1d11f50, C4<0>, C4<0>, C4<0>;
L_0x1d11700 .functor XOR 2, L_0x1d11c40, L_0x1d11d00, C4<00>, C4<00>;
L_0x1d11e40 .functor XOR 2, L_0x1d11700, L_0x1d11da0, C4<00>, C4<00>;
v0x1d0e920_0 .net *"_ivl_10", 1 0, L_0x1d11da0;  1 drivers
v0x1d0ea20_0 .net *"_ivl_12", 1 0, L_0x1d11e40;  1 drivers
v0x1d0eb00_0 .net *"_ivl_2", 1 0, L_0x1d11ba0;  1 drivers
v0x1d0ebc0_0 .net *"_ivl_4", 1 0, L_0x1d11c40;  1 drivers
v0x1d0eca0_0 .net *"_ivl_6", 1 0, L_0x1d11d00;  1 drivers
v0x1d0edd0_0 .net *"_ivl_8", 1 0, L_0x1d11700;  1 drivers
v0x1d0eeb0_0 .net "a", 0 0, v0x1d0c980_0;  1 drivers
v0x1d0ef50_0 .net "b", 0 0, v0x1d0ca20_0;  1 drivers
v0x1d0eff0_0 .net "c", 0 0, v0x1d0cac0_0;  1 drivers
v0x1d0f090_0 .var "clk", 0 0;
v0x1d0f130_0 .net "d", 0 0, v0x1d0cc00_0;  1 drivers
v0x1d0f1d0_0 .net "out_pos_dut", 0 0, L_0x1d11a10;  1 drivers
v0x1d0f270_0 .net "out_pos_ref", 0 0, L_0x1d108b0;  1 drivers
v0x1d0f310_0 .net "out_sop_dut", 0 0, L_0x1d11120;  1 drivers
v0x1d0f3b0_0 .net "out_sop_ref", 0 0, L_0x1ce7fd0;  1 drivers
v0x1d0f450_0 .var/2u "stats1", 223 0;
v0x1d0f4f0_0 .var/2u "strobe", 0 0;
v0x1d0f6a0_0 .net "tb_match", 0 0, L_0x1d11f50;  1 drivers
v0x1d0f770_0 .net "tb_mismatch", 0 0, L_0x1cbbe70;  1 drivers
v0x1d0f810_0 .net "wavedrom_enable", 0 0, v0x1d0ced0_0;  1 drivers
v0x1d0f8e0_0 .net "wavedrom_title", 511 0, v0x1d0cf70_0;  1 drivers
L_0x1d11ba0 .concat [ 1 1 0 0], L_0x1d108b0, L_0x1ce7fd0;
L_0x1d11c40 .concat [ 1 1 0 0], L_0x1d108b0, L_0x1ce7fd0;
L_0x1d11d00 .concat [ 1 1 0 0], L_0x1d11a10, L_0x1d11120;
L_0x1d11da0 .concat [ 1 1 0 0], L_0x1d108b0, L_0x1ce7fd0;
L_0x1d11f50 .cmp/eeq 2, L_0x1d11ba0, L_0x1d11e40;
S_0x1cb8ba0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1cb4320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1cbc250 .functor AND 1, v0x1d0cac0_0, v0x1d0cc00_0, C4<1>, C4<1>;
L_0x1cbc630 .functor NOT 1, v0x1d0c980_0, C4<0>, C4<0>, C4<0>;
L_0x1cbca10 .functor NOT 1, v0x1d0ca20_0, C4<0>, C4<0>, C4<0>;
L_0x1cbcc90 .functor AND 1, L_0x1cbc630, L_0x1cbca10, C4<1>, C4<1>;
L_0x1cd4430 .functor AND 1, L_0x1cbcc90, v0x1d0cac0_0, C4<1>, C4<1>;
L_0x1ce7fd0 .functor OR 1, L_0x1cbc250, L_0x1cd4430, C4<0>, C4<0>;
L_0x1d0fd30 .functor NOT 1, v0x1d0ca20_0, C4<0>, C4<0>, C4<0>;
L_0x1d0fda0 .functor OR 1, L_0x1d0fd30, v0x1d0cc00_0, C4<0>, C4<0>;
L_0x1d0feb0 .functor AND 1, v0x1d0cac0_0, L_0x1d0fda0, C4<1>, C4<1>;
L_0x1d0ff70 .functor NOT 1, v0x1d0c980_0, C4<0>, C4<0>, C4<0>;
L_0x1d10040 .functor OR 1, L_0x1d0ff70, v0x1d0ca20_0, C4<0>, C4<0>;
L_0x1d100b0 .functor AND 1, L_0x1d0feb0, L_0x1d10040, C4<1>, C4<1>;
L_0x1d10230 .functor NOT 1, v0x1d0ca20_0, C4<0>, C4<0>, C4<0>;
L_0x1d102a0 .functor OR 1, L_0x1d10230, v0x1d0cc00_0, C4<0>, C4<0>;
L_0x1d101c0 .functor AND 1, v0x1d0cac0_0, L_0x1d102a0, C4<1>, C4<1>;
L_0x1d10430 .functor NOT 1, v0x1d0c980_0, C4<0>, C4<0>, C4<0>;
L_0x1d10530 .functor OR 1, L_0x1d10430, v0x1d0cc00_0, C4<0>, C4<0>;
L_0x1d105f0 .functor AND 1, L_0x1d101c0, L_0x1d10530, C4<1>, C4<1>;
L_0x1d107a0 .functor XNOR 1, L_0x1d100b0, L_0x1d105f0, C4<0>, C4<0>;
v0x1cbb7a0_0 .net *"_ivl_0", 0 0, L_0x1cbc250;  1 drivers
v0x1cbbba0_0 .net *"_ivl_12", 0 0, L_0x1d0fd30;  1 drivers
v0x1cbbf80_0 .net *"_ivl_14", 0 0, L_0x1d0fda0;  1 drivers
v0x1cbc360_0 .net *"_ivl_16", 0 0, L_0x1d0feb0;  1 drivers
v0x1cbc740_0 .net *"_ivl_18", 0 0, L_0x1d0ff70;  1 drivers
v0x1cbcb20_0 .net *"_ivl_2", 0 0, L_0x1cbc630;  1 drivers
v0x1cbcda0_0 .net *"_ivl_20", 0 0, L_0x1d10040;  1 drivers
v0x1d0aef0_0 .net *"_ivl_24", 0 0, L_0x1d10230;  1 drivers
v0x1d0afd0_0 .net *"_ivl_26", 0 0, L_0x1d102a0;  1 drivers
v0x1d0b0b0_0 .net *"_ivl_28", 0 0, L_0x1d101c0;  1 drivers
v0x1d0b190_0 .net *"_ivl_30", 0 0, L_0x1d10430;  1 drivers
v0x1d0b270_0 .net *"_ivl_32", 0 0, L_0x1d10530;  1 drivers
v0x1d0b350_0 .net *"_ivl_36", 0 0, L_0x1d107a0;  1 drivers
L_0x7f05f1a40018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d0b410_0 .net *"_ivl_38", 0 0, L_0x7f05f1a40018;  1 drivers
v0x1d0b4f0_0 .net *"_ivl_4", 0 0, L_0x1cbca10;  1 drivers
v0x1d0b5d0_0 .net *"_ivl_6", 0 0, L_0x1cbcc90;  1 drivers
v0x1d0b6b0_0 .net *"_ivl_8", 0 0, L_0x1cd4430;  1 drivers
v0x1d0b790_0 .net "a", 0 0, v0x1d0c980_0;  alias, 1 drivers
v0x1d0b850_0 .net "b", 0 0, v0x1d0ca20_0;  alias, 1 drivers
v0x1d0b910_0 .net "c", 0 0, v0x1d0cac0_0;  alias, 1 drivers
v0x1d0b9d0_0 .net "d", 0 0, v0x1d0cc00_0;  alias, 1 drivers
v0x1d0ba90_0 .net "out_pos", 0 0, L_0x1d108b0;  alias, 1 drivers
v0x1d0bb50_0 .net "out_sop", 0 0, L_0x1ce7fd0;  alias, 1 drivers
v0x1d0bc10_0 .net "pos0", 0 0, L_0x1d100b0;  1 drivers
v0x1d0bcd0_0 .net "pos1", 0 0, L_0x1d105f0;  1 drivers
L_0x1d108b0 .functor MUXZ 1, L_0x7f05f1a40018, L_0x1d100b0, L_0x1d107a0, C4<>;
S_0x1d0be50 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1cb4320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1d0c980_0 .var "a", 0 0;
v0x1d0ca20_0 .var "b", 0 0;
v0x1d0cac0_0 .var "c", 0 0;
v0x1d0cb60_0 .net "clk", 0 0, v0x1d0f090_0;  1 drivers
v0x1d0cc00_0 .var "d", 0 0;
v0x1d0ccf0_0 .var/2u "fail", 0 0;
v0x1d0cd90_0 .var/2u "fail1", 0 0;
v0x1d0ce30_0 .net "tb_match", 0 0, L_0x1d11f50;  alias, 1 drivers
v0x1d0ced0_0 .var "wavedrom_enable", 0 0;
v0x1d0cf70_0 .var "wavedrom_title", 511 0;
E_0x1cc7cf0/0 .event negedge, v0x1d0cb60_0;
E_0x1cc7cf0/1 .event posedge, v0x1d0cb60_0;
E_0x1cc7cf0 .event/or E_0x1cc7cf0/0, E_0x1cc7cf0/1;
S_0x1d0c180 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1d0be50;
 .timescale -12 -12;
v0x1d0c3c0_0 .var/2s "i", 31 0;
E_0x1cc7b90 .event posedge, v0x1d0cb60_0;
S_0x1d0c4c0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1d0be50;
 .timescale -12 -12;
v0x1d0c6c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d0c7a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1d0be50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d0d150 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1cb4320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d10a60 .functor NOT 1, v0x1d0c980_0, C4<0>, C4<0>, C4<0>;
L_0x1d10af0 .functor NOT 1, v0x1d0ca20_0, C4<0>, C4<0>, C4<0>;
L_0x1d10c90 .functor AND 1, v0x1d0cac0_0, v0x1d0cc00_0, C4<1>, C4<1>;
L_0x1d10f20 .functor AND 1, L_0x1d10a60, L_0x1d10af0, C4<1>, C4<1>;
L_0x1d11060 .functor AND 1, L_0x1d10f20, v0x1d0cac0_0, C4<1>, C4<1>;
L_0x1d11120 .functor OR 1, L_0x1d10c90, L_0x1d11060, C4<0>, C4<0>;
L_0x1d112c0 .functor OR 1, L_0x1d10af0, v0x1d0cc00_0, C4<0>, C4<0>;
L_0x1d11330 .functor AND 1, v0x1d0cac0_0, L_0x1d112c0, C4<1>, C4<1>;
L_0x1d11440 .functor OR 1, L_0x1d10a60, v0x1d0ca20_0, C4<0>, C4<0>;
L_0x1d114b0 .functor AND 1, L_0x1d11330, L_0x1d11440, C4<1>, C4<1>;
L_0x1d11620 .functor OR 1, L_0x1d10af0, v0x1d0cc00_0, C4<0>, C4<0>;
L_0x1d11690 .functor AND 1, v0x1d0cac0_0, L_0x1d11620, C4<1>, C4<1>;
L_0x1d11770 .functor OR 1, L_0x1d10a60, v0x1d0cc00_0, C4<0>, C4<0>;
L_0x1d117e0 .functor AND 1, L_0x1d11690, L_0x1d11770, C4<1>, C4<1>;
v0x1d0d310_0 .net *"_ivl_12", 0 0, L_0x1d112c0;  1 drivers
v0x1d0d3f0_0 .net *"_ivl_14", 0 0, L_0x1d11330;  1 drivers
v0x1d0d4d0_0 .net *"_ivl_16", 0 0, L_0x1d11440;  1 drivers
v0x1d0d5c0_0 .net *"_ivl_20", 0 0, L_0x1d11620;  1 drivers
v0x1d0d6a0_0 .net *"_ivl_22", 0 0, L_0x1d11690;  1 drivers
v0x1d0d7d0_0 .net *"_ivl_24", 0 0, L_0x1d11770;  1 drivers
v0x1d0d8b0_0 .net *"_ivl_28", 0 0, L_0x1d118d0;  1 drivers
L_0x7f05f1a40060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d0d970_0 .net *"_ivl_30", 0 0, L_0x7f05f1a40060;  1 drivers
v0x1d0da50_0 .net *"_ivl_6", 0 0, L_0x1d10f20;  1 drivers
v0x1d0dbc0_0 .net "a", 0 0, v0x1d0c980_0;  alias, 1 drivers
v0x1d0dc60_0 .net "b", 0 0, v0x1d0ca20_0;  alias, 1 drivers
v0x1d0dd50_0 .net "c", 0 0, v0x1d0cac0_0;  alias, 1 drivers
v0x1d0de40_0 .net "d", 0 0, v0x1d0cc00_0;  alias, 1 drivers
v0x1d0df30_0 .net "out_pos", 0 0, L_0x1d11a10;  alias, 1 drivers
v0x1d0dff0_0 .net "out_sop", 0 0, L_0x1d11120;  alias, 1 drivers
v0x1d0e0b0_0 .net "sop_a_not", 0 0, L_0x1d10a60;  1 drivers
v0x1d0e170_0 .net "sop_a_not_b_not_c_and", 0 0, L_0x1d11060;  1 drivers
v0x1d0e340_0 .net "sop_b_not", 0 0, L_0x1d10af0;  1 drivers
v0x1d0e400_0 .net "sop_c_and_d", 0 0, L_0x1d10c90;  1 drivers
v0x1d0e4c0_0 .net "sop_pos_0", 0 0, L_0x1d114b0;  1 drivers
v0x1d0e580_0 .net "sop_pos_1", 0 0, L_0x1d117e0;  1 drivers
L_0x1d118d0 .cmp/eeq 1, L_0x1d114b0, L_0x1d117e0;
L_0x1d11a10 .functor MUXZ 1, L_0x7f05f1a40060, L_0x1d114b0, L_0x1d118d0, C4<>;
S_0x1d0e700 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1cb4320;
 .timescale -12 -12;
E_0x1cb09f0 .event anyedge, v0x1d0f4f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d0f4f0_0;
    %nor/r;
    %assign/vec4 v0x1d0f4f0_0, 0;
    %wait E_0x1cb09f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d0be50;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d0ccf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d0cd90_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1d0be50;
T_4 ;
    %wait E_0x1cc7cf0;
    %load/vec4 v0x1d0ce30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d0ccf0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1d0be50;
T_5 ;
    %wait E_0x1cc7b90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0cc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0ca20_0, 0;
    %assign/vec4 v0x1d0c980_0, 0;
    %wait E_0x1cc7b90;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0cc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0ca20_0, 0;
    %assign/vec4 v0x1d0c980_0, 0;
    %wait E_0x1cc7b90;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0cc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0ca20_0, 0;
    %assign/vec4 v0x1d0c980_0, 0;
    %wait E_0x1cc7b90;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0cc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0ca20_0, 0;
    %assign/vec4 v0x1d0c980_0, 0;
    %wait E_0x1cc7b90;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0cc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0ca20_0, 0;
    %assign/vec4 v0x1d0c980_0, 0;
    %wait E_0x1cc7b90;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0cc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0ca20_0, 0;
    %assign/vec4 v0x1d0c980_0, 0;
    %wait E_0x1cc7b90;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0cc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0ca20_0, 0;
    %assign/vec4 v0x1d0c980_0, 0;
    %wait E_0x1cc7b90;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0cc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0ca20_0, 0;
    %assign/vec4 v0x1d0c980_0, 0;
    %wait E_0x1cc7b90;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0cc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0ca20_0, 0;
    %assign/vec4 v0x1d0c980_0, 0;
    %wait E_0x1cc7b90;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0cc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0ca20_0, 0;
    %assign/vec4 v0x1d0c980_0, 0;
    %wait E_0x1cc7b90;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0cc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0ca20_0, 0;
    %assign/vec4 v0x1d0c980_0, 0;
    %wait E_0x1cc7b90;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0cc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0ca20_0, 0;
    %assign/vec4 v0x1d0c980_0, 0;
    %wait E_0x1cc7b90;
    %load/vec4 v0x1d0ccf0_0;
    %store/vec4 v0x1d0cd90_0, 0, 1;
    %fork t_1, S_0x1d0c180;
    %jmp t_0;
    .scope S_0x1d0c180;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d0c3c0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1d0c3c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1cc7b90;
    %load/vec4 v0x1d0c3c0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0cc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0ca20_0, 0;
    %assign/vec4 v0x1d0c980_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d0c3c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d0c3c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1d0be50;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cc7cf0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0cc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0cac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0ca20_0, 0;
    %assign/vec4 v0x1d0c980_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1d0ccf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1d0cd90_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1cb4320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d0f090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d0f4f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1cb4320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d0f090_0;
    %inv;
    %store/vec4 v0x1d0f090_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1cb4320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d0cb60_0, v0x1d0f770_0, v0x1d0eeb0_0, v0x1d0ef50_0, v0x1d0eff0_0, v0x1d0f130_0, v0x1d0f3b0_0, v0x1d0f310_0, v0x1d0f270_0, v0x1d0f1d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1cb4320;
T_9 ;
    %load/vec4 v0x1d0f450_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1d0f450_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d0f450_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1d0f450_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1d0f450_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d0f450_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1d0f450_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d0f450_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d0f450_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d0f450_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1cb4320;
T_10 ;
    %wait E_0x1cc7cf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d0f450_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0f450_0, 4, 32;
    %load/vec4 v0x1d0f6a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1d0f450_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0f450_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d0f450_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0f450_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1d0f3b0_0;
    %load/vec4 v0x1d0f3b0_0;
    %load/vec4 v0x1d0f310_0;
    %xor;
    %load/vec4 v0x1d0f3b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1d0f450_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0f450_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1d0f450_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0f450_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1d0f270_0;
    %load/vec4 v0x1d0f270_0;
    %load/vec4 v0x1d0f1d0_0;
    %xor;
    %load/vec4 v0x1d0f270_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1d0f450_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0f450_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1d0f450_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0f450_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/ece241_2013_q2/iter0/response6/top_module.sv";
