
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9220 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 285.770 ; gain = 75.648
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/main.vhd:48]
INFO: [Synth 8-3491] module 'keypad' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/keypad.vhd:34' bound to instance 'keypad_component' of component 'keypad' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/main.vhd:110]
INFO: [Synth 8-638] synthesizing module 'keypad' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/keypad.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'keypad' (1#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/keypad.vhd:42]
INFO: [Synth 8-3491] module 'displ7seg' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/displ7seg.vhd:28' bound to instance 'seven_segment' of component 'displ7seg' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/main.vhd:115]
INFO: [Synth 8-638] synthesizing module 'displ7seg' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/displ7seg.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'displ7seg' (2#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/displ7seg.vhd:36]
INFO: [Synth 8-3491] module 'debounce' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/debounce.vhd:34' bound to instance 'debounce_exec_btn' of component 'debounce' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/main.vhd:118]
INFO: [Synth 8-638] synthesizing module 'debounce' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/debounce.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/debounce.vhd:41]
INFO: [Synth 8-3491] module 'debounce' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/debounce.vhd:34' bound to instance 'debounce_clear' of component 'debounce' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/main.vhd:121]
INFO: [Synth 8-3491] module 'debounce' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/debounce.vhd:34' bound to instance 'debounce_hit_btn' of component 'debounce' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/main.vhd:124]
INFO: [Synth 8-3491] module 'adder_substraction' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/adder_substraction.vhd:34' bound to instance 'adder_substraction_comp' of component 'adder_substraction' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/main.vhd:127]
INFO: [Synth 8-638] synthesizing module 'adder_substraction' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/adder_substraction.vhd:41]
INFO: [Synth 8-3491] module 'Special_cases' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd:6' bound to instance 'special_cases_component' of component 'Special_cases' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/adder_substraction.vhd:103]
INFO: [Synth 8-638] synthesizing module 'Special_cases' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd:14]
WARNING: [Synth 8-614] signal 'numberA' is read in the process but is not in the sensitivity list [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd:49]
WARNING: [Synth 8-614] signal 'numberB' is read in the process but is not in the sensitivity list [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Special_cases' (4#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd:14]
INFO: [Synth 8-3491] module 'preadder' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/preadder.vhd:34' bound to instance 'preadder_component' of component 'preadder' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/adder_substraction.vhd:107]
INFO: [Synth 8-638] synthesizing module 'preadder' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/preadder.vhd:46]
INFO: [Synth 8-3491] module 'selector' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/selector.vhd:34' bound to instance 'selector_port' of component 'selector' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/preadder.vhd:143]
INFO: [Synth 8-638] synthesizing module 'selector' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/selector.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'selector' (5#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/selector.vhd:45]
INFO: [Synth 8-3491] module 'demux_numbers_type' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/demux_numbers_type.vhd:34' bound to instance 'number_types' of component 'demux_numbers_type' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/preadder.vhd:146]
INFO: [Synth 8-638] synthesizing module 'demux_numbers_type' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/demux_numbers_type.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'demux_numbers_type' (6#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/demux_numbers_type.vhd:46]
INFO: [Synth 8-3491] module 'mixed' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd:34' bound to instance 'mixed_component' of component 'mixed' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/preadder.vhd:150]
INFO: [Synth 8-638] synthesizing module 'mixed' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd:42]
INFO: [Synth 8-3491] module 'comp' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp.vhd:34' bound to instance 'detect_subnormal_number' of component 'comp' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd:70]
INFO: [Synth 8-638] synthesizing module 'comp' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'comp' (7#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp.vhd:41]
INFO: [Synth 8-3491] module 'zero_counter' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/zero_counter.vhd:34' bound to instance 'count_zeros' of component 'zero_counter' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd:74]
INFO: [Synth 8-638] synthesizing module 'zero_counter' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/zero_counter.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'zero_counter' (8#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/zero_counter.vhd:39]
INFO: [Synth 8-3491] module 'shift_left' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:34' bound to instance 'shiftleft' of component 'shift_left' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd:78]
INFO: [Synth 8-638] synthesizing module 'shift_left' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:40]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter0_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:56]
INFO: [Synth 8-638] synthesizing module 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX' (9#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:41]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter1_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:63]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter2_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:69]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter3_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:75]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter4_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:81]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter0_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:59]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter1_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:63]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter2_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:69]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter3_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:75]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter4_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:81]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter0_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:59]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter1_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:66]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter2_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:69]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter3_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:75]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter4_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:81]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter0_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:59]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter1_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:66]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter2_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:69]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter3_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:75]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter4_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:81]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter0_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:59]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter1_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:66]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter2_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:72]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter3_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:75]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter4_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:81]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter0_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:59]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter1_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:66]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter2_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:72]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter3_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:75]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter4_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:81]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter0_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:59]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter1_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:66]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter2_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:72]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter3_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:75]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter4_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:81]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter0_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:59]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter1_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:66]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter2_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:72]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter3_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:75]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter4_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:81]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter0_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:59]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter1_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:66]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter2_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:72]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter3_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:78]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter4_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:81]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter0_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:59]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter1_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:66]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter2_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:72]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter3_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:78]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter4_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:81]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter0_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:59]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter1_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:66]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter2_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:72]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter3_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:78]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter4_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:81]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter0_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:59]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter1_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:66]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter2_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:72]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter3_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:78]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter4_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:81]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter0_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:59]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter1_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:66]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter2_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:72]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter3_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:78]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter4_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:81]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter0_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:59]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter1_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:66]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter2_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:72]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter3_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:78]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter4_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:81]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter0_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:59]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter1_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:66]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter2_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:72]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter3_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:78]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter4_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:81]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter0_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:59]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter1_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:66]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter2_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:72]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter3_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:78]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter4_0Mux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:81]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter0_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:59]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter1_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:66]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter2_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:72]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter3_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:78]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter4_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:84]
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd:34' bound to instance 'shifter0_iMux' of component 'MUX' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:59]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'shift_left' (10#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mixed' (11#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd:42]
INFO: [Synth 8-638] synthesizing module 'mux_mix_normal' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_mix_normal.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'mux_mix_normal' (12#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_mix_normal.vhd:44]
INFO: [Synth 8-638] synthesizing module 'subnormals' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/subnormals.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'subnormals' (13#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/subnormals.vhd:47]
INFO: [Synth 8-638] synthesizing module 'normals' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/normals.vhd:45]
INFO: [Synth 8-638] synthesizing module 'comp_exp' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp_exp.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'comp_exp' (14#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp_exp.vhd:48]
INFO: [Synth 8-638] synthesizing module 'shift_right' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_right.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'shift_right' (15#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_right.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'normals' (16#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/normals.vhd:45]
INFO: [Synth 8-638] synthesizing module 'mux_adder' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_adder.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'mux_adder' (17#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_adder.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'preadder' (18#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/preadder.vhd:46]
INFO: [Synth 8-638] synthesizing module 'Block_Adder' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_Adder.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Signout' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Signout.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Signout' (19#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Signout.vhd:17]
INFO: [Synth 8-638] synthesizing module 'Adder' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Adder.vhd:14]
INFO: [Synth 8-638] synthesizing module 'CLA' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/CLA.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'CLA' (20#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/CLA.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Adder' (21#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Adder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Block_Adder' (22#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_Adder.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Block_norm' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Round' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Round.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Round' (23#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Round.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Block_norm' (24#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Vector' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Vector.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Vector' (25#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Vector.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'adder_substraction' (26#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/adder_substraction.vhd:41]
WARNING: [Synth 8-614] signal 'Res' is read in the process but is not in the sensitivity list [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/main.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'main' (27#1) [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/main.vhd:48]
WARNING: [Synth 8-3331] design subnormals has unconnected port NumberB[35]
WARNING: [Synth 8-3331] design subnormals has unconnected port NumberB[34]
WARNING: [Synth 8-3331] design subnormals has unconnected port NumberB[33]
WARNING: [Synth 8-3331] design subnormals has unconnected port NumberB[32]
WARNING: [Synth 8-3331] design subnormals has unconnected port NumberB[31]
WARNING: [Synth 8-3331] design subnormals has unconnected port NumberB[30]
WARNING: [Synth 8-3331] design subnormals has unconnected port NumberB[29]
WARNING: [Synth 8-3331] design subnormals has unconnected port NumberB[28]
WARNING: [Synth 8-3331] design demux_numbers_type has unconnected port sel[1]
WARNING: [Synth 8-3331] design demux_numbers_type has unconnected port sel[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 323.313 ; gain = 113.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 323.313 ; gain = 113.191
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/constraints/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/constraints/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/constraints/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 642.422 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:44 . Memory (MB): peak = 642.422 ; gain = 432.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:44 . Memory (MB): peak = 642.422 ; gain = 432.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:44 . Memory (MB): peak = 642.422 ; gain = 432.301
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_col_reg' in module 'keypad'
INFO: [Synth 8-5544] ROM "CV4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CV3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CV2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CV1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_col" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp_exp.vhd:86]
INFO: [Synth 8-5545] ROM "digit_number" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                             1110
                 iSTATE0 |                             0010 |                             1101
                 iSTATE1 |                             0100 |                             1011
                 iSTATE2 |                             1000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_col_reg' using encoding 'one-hot' in module 'keypad'
WARNING: [Synth 8-327] inferring latch for variable 'mantS_reg' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd:55]
WARNING: [Synth 8-327] inferring latch for variable 'expS_reg' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'SS_reg' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'zeroResult_reg' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd:126]
WARNING: [Synth 8-327] inferring latch for variable 'E1_reg' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'Shift_reg' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'Result_reg' [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/main.vhd:133]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:46 . Memory (MB): peak = 642.422 ; gain = 432.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 90    
+---Registers : 
	               32 Bit    Registers := 4     
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     28 Bit        Muxes := 13    
	   2 Input     23 Bit        Muxes := 12    
	   2 Input     20 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 15    
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 452   
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module keypad 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module displ7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module Special_cases 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 11    
	   2 Input      8 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module selector 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module comp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_mix_normal 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module subnormals 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
Module comp_exp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_adder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Signout 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module CLA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module Adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 28    
Module Block_Adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module Round 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
Module Block_norm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module adder_substraction 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "seven_segment/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "digit_number" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 642.422 ; gain = 432.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 642.422 ; gain = 432.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:07 . Memory (MB): peak = 654.961 ; gain = 444.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:01:12 . Memory (MB): peak = 706.082 ; gain = 495.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:01:13 . Memory (MB): peak = 706.082 ; gain = 495.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:01:13 . Memory (MB): peak = 706.082 ; gain = 495.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:01:13 . Memory (MB): peak = 706.082 ; gain = 495.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:01:13 . Memory (MB): peak = 706.082 ; gain = 495.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:01:13 . Memory (MB): peak = 706.082 ; gain = 495.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:01:13 . Memory (MB): peak = 706.082 ; gain = 495.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    76|
|3     |LUT1   |   113|
|4     |LUT2   |   213|
|5     |LUT3   |   139|
|6     |LUT4   |   222|
|7     |LUT5   |   286|
|8     |LUT6   |   517|
|9     |MUXF7  |     2|
|10    |FDCE   |    96|
|11    |FDRE   |    97|
|12    |LD     |    61|
|13    |LDC    |     8|
|14    |LDCP   |     9|
|15    |IBUF   |    10|
|16    |OBUF   |    25|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------+-------------------+------+
|      |Instance                    |Module             |Cells |
+------+----------------------------+-------------------+------+
|1     |top                         |                   |  1876|
|2     |  adder_substraction_comp   |adder_substraction |  1296|
|3     |    normalize_component     |Block_norm         |   258|
|4     |    preadder_component      |preadder           |    28|
|5     |      normal_component      |normals            |    16|
|6     |        comparare_exponenti |comp_exp           |    16|
|7     |      subnormal_component   |subnormals         |    12|
|8     |    special_cases_component |Special_cases      |   978|
|9     |  debounce_clear            |debounce           |     7|
|10    |  debounce_exec_btn         |debounce_0         |     6|
|11    |  debounce_hit_btn          |debounce_1         |    20|
|12    |  keypad_component          |keypad             |    72|
|13    |  seven_segment             |displ7seg          |    77|
+------+----------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:01:13 . Memory (MB): peak = 706.082 ; gain = 495.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 706.082 ; gain = 176.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:01:13 . Memory (MB): peak = 706.082 ; gain = 495.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 78 instances were transformed.
  LD => LDCE: 61 instances
  LDC => LDCE: 8 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
205 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 706.082 ; gain = 495.961
INFO: [Common 17-1381] The checkpoint 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.runs/synth_1/main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.367 . Memory (MB): peak = 706.082 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 21 17:02:20 2017...
