{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 14 17:37:23 2021 " "Info: Processing started: Tue Dec 14 17:37:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off DENG -c DENG " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off DENG -c DENG" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "D:/数电/FPGA编程文件/基础部分/DENG.vwf " "Info: Using vector source file \"D:/数电/FPGA编程文件/基础部分/DENG.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISDB_OVERWRITE_WAVEFORM_INPUTS_WITH_SIMULATION_OUTPUTS" "" "Info: Overwriting simulation input file with simulation results" { { "Info" "ISDB_SOURCE_VECTOR_FILE_BACKUP" "DENG.vwf DENG.sim_ori.vwf " "Info: A backup of DENG.vwf called DENG.sim_ori.vwf has been created in the db folder" {  } {  } 0 0 "A backup of %1!s! called %2!s! has been created in the db folder" 0 0 "" 0 -1}  } {  } 0 0 "Overwriting simulation input file with simulation results" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "QH\[3\] " "Warning: Can't find node \"QH\[3\]\" for functional simulation. Ignored vector source file node." {  } { { "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "" { Waveform "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "QH\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "QH\[2\] " "Warning: Can't find node \"QH\[2\]\" for functional simulation. Ignored vector source file node." {  } { { "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "" { Waveform "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "QH\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "QH\[1\] " "Warning: Can't find node \"QH\[1\]\" for functional simulation. Ignored vector source file node." {  } { { "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "" { Waveform "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "QH\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "QH\[0\] " "Warning: Can't find node \"QH\[0\]\" for functional simulation. Ignored vector source file node." {  } { { "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "" { Waveform "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "QH\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "QHC\[3\] " "Warning: Can't find node \"QHC\[3\]\" for functional simulation. Ignored vector source file node." {  } { { "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "" { Waveform "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "QHC\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "QHC\[2\] " "Warning: Can't find node \"QHC\[2\]\" for functional simulation. Ignored vector source file node." {  } { { "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "" { Waveform "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "QHC\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "QHC\[1\] " "Warning: Can't find node \"QHC\[1\]\" for functional simulation. Ignored vector source file node." {  } { { "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "" { Waveform "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "QHC\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "QHC\[0\] " "Warning: Can't find node \"QHC\[0\]\" for functional simulation. Ignored vector source file node." {  } { { "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "" { Waveform "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "QHC\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "QL\[3\] " "Warning: Can't find node \"QL\[3\]\" for functional simulation. Ignored vector source file node." {  } { { "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "" { Waveform "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "QL\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "QL\[2\] " "Warning: Can't find node \"QL\[2\]\" for functional simulation. Ignored vector source file node." {  } { { "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "" { Waveform "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "QL\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "QL\[1\] " "Warning: Can't find node \"QL\[1\]\" for functional simulation. Ignored vector source file node." {  } { { "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "" { Waveform "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "QL\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "QL\[0\] " "Warning: Can't find node \"QL\[0\]\" for functional simulation. Ignored vector source file node." {  } { { "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "" { Waveform "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "QL\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "QLC\[3\] " "Warning: Can't find node \"QLC\[3\]\" for functional simulation. Ignored vector source file node." {  } { { "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "" { Waveform "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "QLC\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "QLC\[2\] " "Warning: Can't find node \"QLC\[2\]\" for functional simulation. Ignored vector source file node." {  } { { "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "" { Waveform "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "QLC\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "QLC\[1\] " "Warning: Can't find node \"QLC\[1\]\" for functional simulation. Ignored vector source file node." {  } { { "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "" { Waveform "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "QLC\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "QLC\[0\] " "Warning: Can't find node \"QLC\[0\]\" for functional simulation. Ignored vector source file node." {  } { { "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "" { Waveform "D:/数电/FPGA编程文件/基础部分/DENG.vwf" "QLC\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|control\|EN " "Warning: Can't find signal in vector source file for input pin \"\|control\|EN\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "      9.09 % " "Info: Simulation coverage is       9.09 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "204 " "Info: Number of transitions in simulation is 204" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "DENG.vwf " "Info: Vector file DENG.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 17 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "151 " "Info: Peak virtual memory: 151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 14 17:37:24 2021 " "Info: Processing ended: Tue Dec 14 17:37:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
