-- EASICS generated file
-- command : ariadne test.ari
-- input : test.ari
-- input : spi_master_ent.vhd
-- input : spi_slave_ent.vhd

library ieee;
use ieee.std_logic_1164.all;

entity test is
  port (
        --/ System
        clk : in std_logic;
        reset : in std_logic
       );
end test;
