Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar  8 20:53:20 2023
| Host         : 3304-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LedPosition_BASYS3_timing_summary_routed.rpt -pb LedPosition_BASYS3_timing_summary_routed.pb -rpx LedPosition_BASYS3_timing_summary_routed.rpx -warn_on_violation
| Design       : LedPosition_BASYS3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.106        0.000                      0                   81        0.134        0.000                      0                   81        4.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.106        0.000                      0                   81        0.134        0.000                      0                   81        4.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.964ns (24.903%)  route 2.907ns (75.097%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.552     5.073    DEBOUNCE_DEC/CLK
    SLICE_X35Y30         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDCE (Prop_fdce_C_Q)         0.419     5.492 r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]/Q
                         net (fo=2, routed)           0.820     6.313    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[8]
    SLICE_X35Y31         LUT4 (Prop_lut4_I3_O)        0.297     6.610 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[25]_i_5__0/O
                         net (fo=1, routed)           0.806     7.416    DEBOUNCE_DEC/PULSE_GENERATOR.count[25]_i_5__0_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.540 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[25]_i_2__0/O
                         net (fo=26, routed)          1.280     8.820    DEBOUNCE_DEC/PULSE_GENERATOR.count[25]_i_2__0_n_0
    SLICE_X35Y34         LUT2 (Prop_lut2_I0_O)        0.124     8.944 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[23]_i_1__0/O
                         net (fo=1, routed)           0.000     8.944    DEBOUNCE_DEC/count[23]
    SLICE_X35Y34         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.438    14.779    DEBOUNCE_DEC/CLK
    SLICE_X35Y34         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[23]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X35Y34         FDCE (Setup_fdce_C_D)        0.031    15.050    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.992ns (25.442%)  route 2.907ns (74.558%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.552     5.073    DEBOUNCE_DEC/CLK
    SLICE_X35Y30         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDCE (Prop_fdce_C_Q)         0.419     5.492 r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]/Q
                         net (fo=2, routed)           0.820     6.313    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[8]
    SLICE_X35Y31         LUT4 (Prop_lut4_I3_O)        0.297     6.610 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[25]_i_5__0/O
                         net (fo=1, routed)           0.806     7.416    DEBOUNCE_DEC/PULSE_GENERATOR.count[25]_i_5__0_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.540 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[25]_i_2__0/O
                         net (fo=26, routed)          1.280     8.820    DEBOUNCE_DEC/PULSE_GENERATOR.count[25]_i_2__0_n_0
    SLICE_X35Y34         LUT2 (Prop_lut2_I0_O)        0.152     8.972 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[24]_i_1__0/O
                         net (fo=1, routed)           0.000     8.972    DEBOUNCE_DEC/count[24]
    SLICE_X35Y34         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.438    14.779    DEBOUNCE_DEC/CLK
    SLICE_X35Y34         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[24]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X35Y34         FDCE (Setup_fdce_C_D)        0.075    15.094    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.274ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 2.102ns (56.099%)  route 1.645ns (43.901%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.552     5.073    DEBOUNCE_DEC/CLK
    SLICE_X35Y30         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDCE (Prop_fdce_C_Q)         0.419     5.492 r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]/Q
                         net (fo=2, routed)           0.704     6.196    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[8]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.673     6.869 r  DEBOUNCE_DEC/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.869    DEBOUNCE_DEC/count0_carry__0_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.986 r  DEBOUNCE_DEC/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.986    DEBOUNCE_DEC/count0_carry__1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  DEBOUNCE_DEC/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.103    DEBOUNCE_DEC/count0_carry__2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.220 r  DEBOUNCE_DEC/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.220    DEBOUNCE_DEC/count0_carry__3_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.337 r  DEBOUNCE_DEC/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.337    DEBOUNCE_DEC/count0_carry__4_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.556 r  DEBOUNCE_DEC/count0_carry__5/O[0]
                         net (fo=1, routed)           0.941     8.497    DEBOUNCE_DEC/count0_carry__5_n_7
    SLICE_X35Y34         LUT2 (Prop_lut2_I1_O)        0.323     8.820 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[25]_i_1__0/O
                         net (fo=1, routed)           0.000     8.820    DEBOUNCE_DEC/count[25]
    SLICE_X35Y34         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.438    14.779    DEBOUNCE_DEC/CLK
    SLICE_X35Y34         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[25]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X35Y34         FDCE (Setup_fdce_C_D)        0.075    15.094    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  6.274    

Slack (MET) :             6.274ns  (required time - arrival time)
  Source:                 DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.890ns (23.622%)  route 2.878ns (76.378%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.554     5.075    DEBOUNCE_INC/CLK
    SLICE_X30Y31         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 f  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/Q
                         net (fo=2, routed)           0.855     6.449    DEBOUNCE_INC/count[6]
    SLICE_X30Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.573 r  DEBOUNCE_INC/PULSE_GENERATOR.count[25]_i_5/O
                         net (fo=1, routed)           0.950     7.523    DEBOUNCE_INC/PULSE_GENERATOR.count[25]_i_5_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.647 r  DEBOUNCE_INC/PULSE_GENERATOR.count[25]_i_2/O
                         net (fo=26, routed)          1.072     8.719    DEBOUNCE_INC/PULSE_GENERATOR.count[25]_i_2_n_0
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.124     8.843 r  DEBOUNCE_INC/PULSE_GENERATOR.count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.843    DEBOUNCE_INC/count_0[6]
    SLICE_X30Y31         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.435    14.776    DEBOUNCE_INC/CLK
    SLICE_X30Y31         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/C
                         clock pessimism              0.299    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X30Y31         FDCE (Setup_fdce_C_D)        0.077    15.117    DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  6.274    

Slack (MET) :             6.281ns  (required time - arrival time)
  Source:                 DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/PULSE_GENERATOR.count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.890ns (23.641%)  route 2.875ns (76.359%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.554     5.075    DEBOUNCE_INC/CLK
    SLICE_X30Y31         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 f  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/Q
                         net (fo=2, routed)           0.855     6.449    DEBOUNCE_INC/count[6]
    SLICE_X30Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.573 r  DEBOUNCE_INC/PULSE_GENERATOR.count[25]_i_5/O
                         net (fo=1, routed)           0.950     7.523    DEBOUNCE_INC/PULSE_GENERATOR.count[25]_i_5_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.647 r  DEBOUNCE_INC/PULSE_GENERATOR.count[25]_i_2/O
                         net (fo=26, routed)          1.069     8.716    DEBOUNCE_INC/PULSE_GENERATOR.count[25]_i_2_n_0
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.124     8.840 r  DEBOUNCE_INC/PULSE_GENERATOR.count[7]_i_1/O
                         net (fo=1, routed)           0.000     8.840    DEBOUNCE_INC/count_0[7]
    SLICE_X30Y31         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.435    14.776    DEBOUNCE_INC/CLK
    SLICE_X30Y31         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[7]/C
                         clock pessimism              0.299    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X30Y31         FDCE (Setup_fdce_C_D)        0.081    15.121    DEBOUNCE_INC/PULSE_GENERATOR.count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  6.281    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/PULSE_GENERATOR.count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.916ns (24.146%)  route 2.878ns (75.854%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.554     5.075    DEBOUNCE_INC/CLK
    SLICE_X30Y31         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 f  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/Q
                         net (fo=2, routed)           0.855     6.449    DEBOUNCE_INC/count[6]
    SLICE_X30Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.573 r  DEBOUNCE_INC/PULSE_GENERATOR.count[25]_i_5/O
                         net (fo=1, routed)           0.950     7.523    DEBOUNCE_INC/PULSE_GENERATOR.count[25]_i_5_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.647 r  DEBOUNCE_INC/PULSE_GENERATOR.count[25]_i_2/O
                         net (fo=26, routed)          1.072     8.719    DEBOUNCE_INC/PULSE_GENERATOR.count[25]_i_2_n_0
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.150     8.869 r  DEBOUNCE_INC/PULSE_GENERATOR.count[9]_i_1/O
                         net (fo=1, routed)           0.000     8.869    DEBOUNCE_INC/count_0[9]
    SLICE_X30Y31         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.435    14.776    DEBOUNCE_INC/CLK
    SLICE_X30Y31         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[9]/C
                         clock pessimism              0.299    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X30Y31         FDCE (Setup_fdce_C_D)        0.118    15.158    DEBOUNCE_INC/PULSE_GENERATOR.count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.292ns  (required time - arrival time)
  Source:                 DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/PULSE_GENERATOR.count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.916ns (24.165%)  route 2.875ns (75.835%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.554     5.075    DEBOUNCE_INC/CLK
    SLICE_X30Y31         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 f  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/Q
                         net (fo=2, routed)           0.855     6.449    DEBOUNCE_INC/count[6]
    SLICE_X30Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.573 r  DEBOUNCE_INC/PULSE_GENERATOR.count[25]_i_5/O
                         net (fo=1, routed)           0.950     7.523    DEBOUNCE_INC/PULSE_GENERATOR.count[25]_i_5_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.647 r  DEBOUNCE_INC/PULSE_GENERATOR.count[25]_i_2/O
                         net (fo=26, routed)          1.069     8.716    DEBOUNCE_INC/PULSE_GENERATOR.count[25]_i_2_n_0
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.150     8.866 r  DEBOUNCE_INC/PULSE_GENERATOR.count[8]_i_1/O
                         net (fo=1, routed)           0.000     8.866    DEBOUNCE_INC/count_0[8]
    SLICE_X30Y31         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.435    14.776    DEBOUNCE_INC/CLK
    SLICE_X30Y31         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[8]/C
                         clock pessimism              0.299    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X30Y31         FDCE (Setup_fdce_C_D)        0.118    15.158    DEBOUNCE_INC/PULSE_GENERATOR.count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                  6.292    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/PULSE_GENERATOR.count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.890ns (24.045%)  route 2.811ns (75.955%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.554     5.075    DEBOUNCE_INC/CLK
    SLICE_X30Y31         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 f  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/Q
                         net (fo=2, routed)           0.855     6.449    DEBOUNCE_INC/count[6]
    SLICE_X30Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.573 r  DEBOUNCE_INC/PULSE_GENERATOR.count[25]_i_5/O
                         net (fo=1, routed)           0.950     7.523    DEBOUNCE_INC/PULSE_GENERATOR.count[25]_i_5_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.647 r  DEBOUNCE_INC/PULSE_GENERATOR.count[25]_i_2/O
                         net (fo=26, routed)          1.006     8.653    DEBOUNCE_INC/PULSE_GENERATOR.count[25]_i_2_n_0
    SLICE_X30Y30         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  DEBOUNCE_INC/PULSE_GENERATOR.count[2]_i_1/O
                         net (fo=1, routed)           0.000     8.777    DEBOUNCE_INC/count_0[2]
    SLICE_X30Y30         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.434    14.775    DEBOUNCE_INC/CLK
    SLICE_X30Y30         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[2]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X30Y30         FDCE (Setup_fdce_C_D)        0.081    15.096    DEBOUNCE_INC/PULSE_GENERATOR.count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/PULSE_GENERATOR.count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.918ns (24.616%)  route 2.811ns (75.384%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.554     5.075    DEBOUNCE_INC/CLK
    SLICE_X30Y31         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 f  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/Q
                         net (fo=2, routed)           0.855     6.449    DEBOUNCE_INC/count[6]
    SLICE_X30Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.573 r  DEBOUNCE_INC/PULSE_GENERATOR.count[25]_i_5/O
                         net (fo=1, routed)           0.950     7.523    DEBOUNCE_INC/PULSE_GENERATOR.count[25]_i_5_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.647 r  DEBOUNCE_INC/PULSE_GENERATOR.count[25]_i_2/O
                         net (fo=26, routed)          1.006     8.653    DEBOUNCE_INC/PULSE_GENERATOR.count[25]_i_2_n_0
    SLICE_X30Y30         LUT2 (Prop_lut2_I0_O)        0.152     8.805 r  DEBOUNCE_INC/PULSE_GENERATOR.count[3]_i_1/O
                         net (fo=1, routed)           0.000     8.805    DEBOUNCE_INC/count_0[3]
    SLICE_X30Y30         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.434    14.775    DEBOUNCE_INC/CLK
    SLICE_X30Y30         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[3]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X30Y30         FDCE (Setup_fdce_C_D)        0.118    15.133    DEBOUNCE_INC/PULSE_GENERATOR.count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.391ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 1.985ns (54.699%)  route 1.644ns (45.301%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.552     5.073    DEBOUNCE_DEC/CLK
    SLICE_X35Y30         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDCE (Prop_fdce_C_Q)         0.419     5.492 r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]/Q
                         net (fo=2, routed)           0.704     6.196    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[8]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.673     6.869 r  DEBOUNCE_DEC/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.869    DEBOUNCE_DEC/count0_carry__0_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.986 r  DEBOUNCE_DEC/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.986    DEBOUNCE_DEC/count0_carry__1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  DEBOUNCE_DEC/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.103    DEBOUNCE_DEC/count0_carry__2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.220 r  DEBOUNCE_DEC/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.220    DEBOUNCE_DEC/count0_carry__3_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.439 r  DEBOUNCE_DEC/count0_carry__4/O[0]
                         net (fo=1, routed)           0.940     8.379    DEBOUNCE_DEC/count0_carry__4_n_7
    SLICE_X35Y33         LUT2 (Prop_lut2_I1_O)        0.323     8.702 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[21]_i_1__0/O
                         net (fo=1, routed)           0.000     8.702    DEBOUNCE_DEC/count[21]
    SLICE_X35Y33         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.437    14.778    DEBOUNCE_DEC/CLK
    SLICE_X35Y33         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[21]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X35Y33         FDCE (Setup_fdce_C_D)        0.075    15.093    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  6.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 SYNC_BTNL/syncChain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/FSM_sequential_currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.187ns (37.025%)  route 0.318ns (62.975%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.555     1.438    SYNC_BTNL/CLK
    SLICE_X31Y30         FDCE                                         r  SYNC_BTNL/syncChain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  SYNC_BTNL/syncChain_reg[1]/Q
                         net (fo=2, routed)           0.318     1.897    DEBOUNCE_DEC/Q[0]
    SLICE_X37Y32         LUT4 (Prop_lut4_I2_O)        0.046     1.943 r  DEBOUNCE_DEC/FSM_sequential_currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.943    DEBOUNCE_DEC/nextState[1]
    SLICE_X37Y32         FDCE                                         r  DEBOUNCE_DEC/FSM_sequential_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.824     1.951    DEBOUNCE_DEC/CLK
    SLICE_X37Y32         FDCE                                         r  DEBOUNCE_DEC/FSM_sequential_currentState_reg[1]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X37Y32         FDCE (Hold_fdce_C_D)         0.107     1.809    DEBOUNCE_DEC/FSM_sequential_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 SYNC_BTNL/syncChain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/FSM_sequential_currentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.900%)  route 0.318ns (63.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.555     1.438    SYNC_BTNL/CLK
    SLICE_X31Y30         FDCE                                         r  SYNC_BTNL/syncChain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  SYNC_BTNL/syncChain_reg[1]/Q
                         net (fo=2, routed)           0.318     1.897    DEBOUNCE_DEC/Q[0]
    SLICE_X37Y32         LUT3 (Prop_lut3_I0_O)        0.045     1.942 r  DEBOUNCE_DEC/FSM_sequential_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.942    DEBOUNCE_DEC/nextState[0]
    SLICE_X37Y32         FDCE                                         r  DEBOUNCE_DEC/FSM_sequential_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.824     1.951    DEBOUNCE_DEC/CLK
    SLICE_X37Y32         FDCE                                         r  DEBOUNCE_DEC/FSM_sequential_currentState_reg[0]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X37Y32         FDCE (Hold_fdce_C_D)         0.091     1.793    DEBOUNCE_DEC/FSM_sequential_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DEBOUNCE_INC/enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/FSM_sequential_currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.134%)  route 0.097ns (33.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.558     1.441    DEBOUNCE_INC/CLK
    SLICE_X28Y33         FDRE                                         r  DEBOUNCE_INC/enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  DEBOUNCE_INC/enable_reg/Q
                         net (fo=2, routed)           0.097     1.679    DEBOUNCE_INC/enable_reg_n_0
    SLICE_X29Y33         LUT4 (Prop_lut4_I3_O)        0.048     1.727 r  DEBOUNCE_INC/FSM_sequential_currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.727    DEBOUNCE_INC/nextState[1]
    SLICE_X29Y33         FDCE                                         r  DEBOUNCE_INC/FSM_sequential_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.826     1.953    DEBOUNCE_INC/CLK
    SLICE_X29Y33         FDCE                                         r  DEBOUNCE_INC/FSM_sequential_currentState_reg[1]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X29Y33         FDCE (Hold_fdce_C_D)         0.107     1.561    DEBOUNCE_INC/FSM_sequential_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 SEVEN_SEG_DRIVER/digitSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG_DRIVER/digitSelect_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.745%)  route 0.159ns (43.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.593     1.476    SEVEN_SEG_DRIVER/CLK
    SLICE_X64Y38         FDCE                                         r  SEVEN_SEG_DRIVER/digitSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  SEVEN_SEG_DRIVER/digitSelect_reg[0]/Q
                         net (fo=4, routed)           0.159     1.799    SEVEN_SEG_DRIVER/digitSelect_reg_n_0_[0]
    SLICE_X64Y38         LUT5 (Prop_lut5_I4_O)        0.045     1.844 r  SEVEN_SEG_DRIVER/digitSelect[0]_i_1/O
                         net (fo=1, routed)           0.000     1.844    SEVEN_SEG_DRIVER/digitSelect[0]_i_1_n_0
    SLICE_X64Y38         FDCE                                         r  SEVEN_SEG_DRIVER/digitSelect_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.864     1.991    SEVEN_SEG_DRIVER/CLK
    SLICE_X64Y38         FDCE                                         r  SEVEN_SEG_DRIVER/digitSelect_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y38         FDCE (Hold_fdce_C_D)         0.121     1.597    SEVEN_SEG_DRIVER/digitSelect_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.593     1.476    SEVEN_SEG_DRIVER/CLK
    SLICE_X64Y38         FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDCE (Prop_fdce_C_Q)         0.164     1.640 f  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.815    SEVEN_SEG_DRIVER/SCAN_RATE.count_reg_n_0_[0]
    SLICE_X64Y38         LUT1 (Prop_lut1_I0_O)        0.043     1.858 r  SEVEN_SEG_DRIVER/SCAN_RATE.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.858    SEVEN_SEG_DRIVER/count[0]
    SLICE_X64Y38         FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.864     1.991    SEVEN_SEG_DRIVER/CLK
    SLICE_X64Y38         FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y38         FDCE (Hold_fdce_C_D)         0.133     1.609    SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SEVEN_SEG_DRIVER/digitSelect_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG_DRIVER/digitSelect_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.593     1.476    SEVEN_SEG_DRIVER/CLK
    SLICE_X65Y38         FDCE                                         r  SEVEN_SEG_DRIVER/digitSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  SEVEN_SEG_DRIVER/digitSelect_reg[1]/Q
                         net (fo=3, routed)           0.167     1.784    SEVEN_SEG_DRIVER/digitSelect_reg_n_0_[1]
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.829 r  SEVEN_SEG_DRIVER/digitSelect[1]_i_1/O
                         net (fo=1, routed)           0.000     1.829    SEVEN_SEG_DRIVER/digitSelect[1]_i_1_n_0
    SLICE_X65Y38         FDCE                                         r  SEVEN_SEG_DRIVER/digitSelect_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.864     1.991    SEVEN_SEG_DRIVER/CLK
    SLICE_X65Y38         FDCE                                         r  SEVEN_SEG_DRIVER/digitSelect_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y38         FDCE (Hold_fdce_C_D)         0.091     1.567    SEVEN_SEG_DRIVER/digitSelect_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.557     1.440    DEBOUNCE_DEC/CLK
    SLICE_X33Y32         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[0]/Q
                         net (fo=3, routed)           0.181     1.762    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[0]
    SLICE_X33Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.807 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.807    DEBOUNCE_DEC/count[0]
    SLICE_X33Y32         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.824     1.951    DEBOUNCE_DEC/CLK
    SLICE_X33Y32         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[0]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X33Y32         FDCE (Hold_fdce_C_D)         0.091     1.531    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 DEBOUNCE_INC/PULSE_GENERATOR.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/PULSE_GENERATOR.count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.596%)  route 0.188ns (47.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.559     1.442    DEBOUNCE_INC/CLK
    SLICE_X30Y35         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[0]/Q
                         net (fo=3, routed)           0.188     1.794    DEBOUNCE_INC/count[0]
    SLICE_X30Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.839 r  DEBOUNCE_INC/PULSE_GENERATOR.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.839    DEBOUNCE_INC/count_0[0]
    SLICE_X30Y35         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.827     1.954    DEBOUNCE_INC/CLK
    SLICE_X30Y35         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[0]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X30Y35         FDCE (Hold_fdce_C_D)         0.120     1.562    DEBOUNCE_INC/PULSE_GENERATOR.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 DEBOUNCE_DEC/enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.557     1.440    DEBOUNCE_DEC/CLK
    SLICE_X36Y32         FDRE                                         r  DEBOUNCE_DEC/enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  DEBOUNCE_DEC/enable_reg/Q
                         net (fo=2, routed)           0.184     1.765    DEBOUNCE_DEC/enable_reg_n_0
    SLICE_X36Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.810 r  DEBOUNCE_DEC/enable_i_1__0/O
                         net (fo=1, routed)           0.000     1.810    DEBOUNCE_DEC/enable_i_1__0_n_0
    SLICE_X36Y32         FDRE                                         r  DEBOUNCE_DEC/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.824     1.951    DEBOUNCE_DEC/CLK
    SLICE_X36Y32         FDRE                                         r  DEBOUNCE_DEC/enable_reg/C
                         clock pessimism             -0.511     1.440    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.091     1.531    DEBOUNCE_DEC/enable_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 DEBOUNCE_INC/enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.558     1.441    DEBOUNCE_INC/CLK
    SLICE_X28Y33         FDRE                                         r  DEBOUNCE_INC/enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  DEBOUNCE_INC/enable_reg/Q
                         net (fo=2, routed)           0.184     1.766    DEBOUNCE_INC/enable_reg_n_0
    SLICE_X28Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.811 r  DEBOUNCE_INC/enable_i_1/O
                         net (fo=1, routed)           0.000     1.811    DEBOUNCE_INC/enable_i_1_n_0
    SLICE_X28Y33         FDRE                                         r  DEBOUNCE_INC/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.826     1.953    DEBOUNCE_INC/CLK
    SLICE_X28Y33         FDRE                                         r  DEBOUNCE_INC/enable_reg/C
                         clock pessimism             -0.512     1.441    
    SLICE_X28Y33         FDRE (Hold_fdre_C_D)         0.091     1.532    DEBOUNCE_INC/enable_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y32   DEBOUNCE_DEC/FSM_sequential_currentState_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y32   DEBOUNCE_DEC/FSM_sequential_currentState_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y31   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y31   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y33   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y32   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y32   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y32   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y32   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y29   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y42   SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y42   SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y42   SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y42   SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y39   SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y38   SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y39   SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y39   SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y41   SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y32   DEBOUNCE_DEC/FSM_sequential_currentState_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y32   DEBOUNCE_DEC/FSM_sequential_currentState_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y33   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y33   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y33   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y33   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y33   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y34   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y34   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y34   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[24]/C



