Release 14.7 Map P.20131013 (nt)
Xilinx Map Application Log File for Design 'CNC2_FC_V2_EtherCAT'

Design Information
------------------
Command Line   : map -filter iseconfig/filter.filter -intstyle ise -p
xc6slx25-ftg256-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication
off -r 4 -global_opt off -mt off -detail -ir off -pr off -lc off -power off -o
CNC2_FC_V2_EtherCAT_map.ncd CNC2_FC_V2_EtherCAT.ngd CNC2_FC_V2_EtherCAT.pcf 
Target Device  : xc6slx25
Target Package : ftg256
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Fri Feb 15 17:05:47 2019

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 28 secs 
Total CPU  time at the beginning of Placer: 28 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:9cb560f3) REAL time: 31 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:9cb560f3) REAL time: 32 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9cb560f3) REAL time: 32 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:b98dc7d4) REAL time: 47 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:b98dc7d4) REAL time: 47 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:b98dc7d4) REAL time: 47 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:b98dc7d4) REAL time: 47 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:b98dc7d4) REAL time: 47 secs 

Phase 9.8  Global Placement
......................................
..............................................................................................
.................................................................................................................................................................................................................
........................................................................................................................................................................................................................
...................................................................................................
Phase 9.8  Global Placement (Checksum:b16aa153) REAL time: 2 mins 51 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:b16aa153) REAL time: 2 mins 52 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:384bdd24) REAL time: 3 mins 12 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:384bdd24) REAL time: 3 mins 13 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:ac174bcc) REAL time: 3 mins 14 secs 

Total REAL time to Placer completion: 3 mins 15 secs 
Total CPU  time to Placer completion: 3 mins 13 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFu
   ncManager_1/Modbus_ReadHoldingReg_1/m_State[1]_GND_582_o_Mux_62_o is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFu
   ncManager_1/Modbus_ReadHoldingReg_1/m_State[1]_GND_582_o_Mux_62_o is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/iSe
   rvoOn_GND_395_o_AND_289_o is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   LocalBusBridgeAleDec_inst/iLBALEDEC_ALE_iLBALEDEC_WRn_AND_4_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ProtocolReady_m_DataWrEN_OR_
   622_o is sourced by a combinatorial pin. This is not good design practice.
   Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ProtocolReady_m_DataWrEN_OR_
   622_o is sourced by a combinatorial pin. This is not good design practice.
   Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFu
   ncManager_1/Modbus_WrMultiReg_1/m_State[1]_GND_592_o_Mux_63_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFu
   ncManager_1/Modbus_WrMultiReg_1/m_State[1]_GND_592_o_Mux_63_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_1_5Tou
   tflag_G is sourced by a combinatorial pin. This is not good design practice.
   Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iEN_iTim
   eOut[31]_MUX_1763_o is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iEN_iTim
   eOut[31]_MUX_1763_o is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_1_5Tou
   tflag_G is sourced by a combinatorial pin. This is not good design practice.
   Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_CRCErr
   orFlag_G is sourced by a combinatorial pin. This is not good design practice.
   Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_CRCErr
   orFlag_G is sourced by a combinatorial pin. This is not good design practice.
   Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m18_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m26_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m27_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m25_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram26_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram12_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram20_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram17_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram1_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m19_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m20_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m23_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m3_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m28_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m31_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram8_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram29_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram32_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram13_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram16_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram24_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram18_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram4_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram3_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m10_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m24_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m8_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m6_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m29_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m30_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m32_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram4_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram6_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram27_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram30_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram28_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram15_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram19_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m21_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m17_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m1_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram1_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram3_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram31_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram25_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram11_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram10_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram22_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m13_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m14_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m22_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m38_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m34_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m36_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m35_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram14_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram9_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram36_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram23_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m12_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m16_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m9_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m4_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m40_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m39_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m37_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m33_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m6_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m8_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram37_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram21_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram40_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram6_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram8_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m15_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m11_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m6_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m4_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m35_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m37_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m38_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m3_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m4_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram39_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m36_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m33_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m1_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram24_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m34_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m24_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m17_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram35_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram38_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram23_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram20_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram17_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m10_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m11_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m8_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m3_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m39_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m40_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m26_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m19_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m20_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m18_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m9_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m11_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m12_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m10_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram40_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram35_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram38_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram36_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram39_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram33_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram34_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram32_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram30_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram18_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram22_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram16_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram10_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram21_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram19_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m13_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m15_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m40_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m38_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m36_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m25_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m28_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m29_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m30_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m21_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m22_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m16_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m14_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m13_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram33_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram34_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram37_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram25_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram29_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram28_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram27_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram9_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram15_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram12_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram14_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram13_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram11_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m14_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m16_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m22_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m23_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m21_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m32_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m29_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m31_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m37_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m39_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m34_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m35_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m31_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m23_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m15_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram26_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDA
   CmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_
   ram31_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m12_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m9_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m1_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m24_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m17_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m20_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m18_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m19_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m28_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m27_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m26_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m25_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m30_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m33_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m32_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACm
   dFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ra
   m27_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:  218
Slice Logic Utilization:
  Number of Slice Registers:                 4,846 out of  30,064   16%
    Number used as Flip Flops:               4,640
    Number used as Latches:                    206
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      7,970 out of  15,032   53%
    Number used as logic:                    7,014 out of  15,032   46%
      Number using O6 output only:           4,876
      Number using O5 output only:             304
      Number using O5 and O6:                1,834
      Number used as ROM:                        0
    Number used as Memory:                     904 out of   3,664   24%
      Number used as Dual Port RAM:            896
        Number using O6 output only:           896
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Single Port RAM:            0
      Number used as Shift Register:             8
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  4
    Number used exclusively as route-thrus:     52
      Number with same-slice register load:     37
      Number with same-slice carry load:        15
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,803 out of   3,758   74%
  Number of MUXCYs used:                     1,528 out of   7,516   20%
  Number of LUT Flip Flop pairs used:        8,676
    Number with an unused Flip Flop:         4,315 out of   8,676   49%
    Number with an unused LUT:                 706 out of   8,676    8%
    Number of fully used LUT-FF pairs:       3,655 out of   8,676   42%
    Number of unique control sets:             354
    Number of slice register sites lost
      to control set restrictions:           1,174 out of  30,064    3%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        76 out of     186   40%
    Number of LOCed IOBs:                       76 out of      76  100%
    IOB Latches:                                22

Specific Feature Utilization:
  Number of RAMB16BWERs:                         6 out of      52   11%
  Number of RAMB8BWERs:                          0 out of     104    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             3 out of      32    9%
    Number used as BUFIO2FBs:                    3
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       8 out of      16   50%
    Number used as BUFGs:                        8
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     3 out of       4   75%
    Number used as DCMs:                         3
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   6 out of     272    2%
    Number used as ILOGIC2s:                     6
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     272    0%
  Number of OLOGIC2/OSERDES2s:                  16 out of     272    5%
    Number used as OLOGIC2s:                    16
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     160    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      38    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

  Number of RPM macros:            4
Average Fanout of Non-Clock Nets:                4.75

Peak Memory Usage:  425 MB
Total REAL time to MAP completion:  3 mins 24 secs 
Total CPU time to MAP completion:   3 mins 23 secs 

Mapping completed.
See MAP report file "CNC2_FC_V2_EtherCAT_map.mrp" for details.
