
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home2/etudiants/master2/abdennour.guessoum/ip_repo/pwm_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home2/etudiants/master2/abdennour.guessoum/ip_repo/pwm_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home2/etudiants/master2/abdennour.guessoum/ip_repo/pwm_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home2/etudiants/master2/abdennour.guessoum/ip_repo/pwm_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home2/etudiants/master2/abdennour.guessoum/ip_repo/pwm_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home2/etudiants/master2/abdennour.guessoum/ip_repo/pwm_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home2/etudiants/master2/abdennour.guessoum/ip_repo/pwm_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home2/etudiants/master2/abdennour.guessoum/tp_pwm/tp_pwm.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home2/etudiants/master2/abdennour.guessoum/tp_pwm/tp_pwm.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_2/design_1_processing_system7_0_2.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home2/etudiants/master2/abdennour.guessoum/tp_pwm/tp_pwm.gen/sources_1/bd/design_1/ip/design_1_pwm_0_4/design_1_pwm_0_4.dcp' for cell 'design_1_i/pwm_0'
INFO: [Project 1-454] Reading design checkpoint '/home2/etudiants/master2/abdennour.guessoum/tp_pwm/tp_pwm.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1743.781 ; gain = 0.000 ; free physical = 23195 ; free virtual = 27627
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home2/etudiants/master2/abdennour.guessoum/tp_pwm/tp_pwm.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home2/etudiants/master2/abdennour.guessoum/tp_pwm/tp_pwm.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home2/etudiants/master2/abdennour.guessoum/tp_pwm/tp_pwm.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home2/etudiants/master2/abdennour.guessoum/tp_pwm/tp_pwm.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home2/etudiants/master2/abdennour.guessoum/tp_pwm/tp_pwm.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_2/design_1_processing_system7_0_2.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home2/etudiants/master2/abdennour.guessoum/tp_pwm/tp_pwm.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_2/design_1_processing_system7_0_2.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc]
WARNING: [Vivado 12-584] No ports matched 'AC_ADR0'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_ADR1'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO0'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO1'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO2'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO3'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_MCLK'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_SCK'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_SDA'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA1'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA10'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA2'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA3'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA4'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA7'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA8'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA9'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB1'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB10'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB2'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB3'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB4'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB7'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB8'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB9'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC1_N'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC1_P'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC2_N'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC2_P'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC3_N'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC3_P'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC4_N'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC4_P'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD1_N'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD1_P'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD2_N'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD2_P'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD3_N'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD3_P'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD4_N'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD4_P'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_DC'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_RES'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_SCLK'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_SDIN'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_VBAT'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_VDD'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_CLK'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D0'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D1'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D10'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D11'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D12'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D13'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D14'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HS_D15'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D2'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D3'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D4'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D5'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D6'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D7'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D8'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D9'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_DE'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_HSYNC'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_INT'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_SCL'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_SDA'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_SPDIF'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_SPDIFO'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_VSYNC'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD1'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD2'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD3'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD4'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD5'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD6'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD7'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B1'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B2'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B3'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B4'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G1'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G2'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:188]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:188]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G3'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G4'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_HS'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R1'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R2'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R3'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R4'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VS'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:202]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:202]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:203]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:204]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:204]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:205]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:205]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OTG_VBUSOC'. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:210]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc:210]
Finished Parsing XDC File [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/zedboard_master_XDC_RevC_D_v2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2077.297 ; gain = 0.000 ; free physical = 23100 ; free virtual = 27534
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 103 Warnings, 100 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2077.297 ; gain = 706.883 ; free physical = 23099 ; free virtual = 27533
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2077.297 ; gain = 0.000 ; free physical = 23070 ; free virtual = 27504

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 9aa61ddf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2538.887 ; gain = 461.590 ; free physical = 22597 ; free virtual = 27046

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 9aa61ddf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2842.723 ; gain = 0.000 ; free physical = 22299 ; free virtual = 26748

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 9aa61ddf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2842.723 ; gain = 0.000 ; free physical = 22299 ; free virtual = 26748
Phase 1 Initialization | Checksum: 9aa61ddf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2842.723 ; gain = 0.000 ; free physical = 22299 ; free virtual = 26748

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 9aa61ddf

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2842.723 ; gain = 0.000 ; free physical = 22299 ; free virtual = 26748

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 9aa61ddf

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2842.723 ; gain = 0.000 ; free physical = 22295 ; free virtual = 26744
Phase 2 Timer Update And Timing Data Collection | Checksum: 9aa61ddf

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2842.723 ; gain = 0.000 ; free physical = 22295 ; free virtual = 26744

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 155383e3c

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2842.723 ; gain = 0.000 ; free physical = 22294 ; free virtual = 26743
Retarget | Checksum: 155383e3c
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 29 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: fa447475

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2842.723 ; gain = 0.000 ; free physical = 22294 ; free virtual = 26743
Constant propagation | Checksum: fa447475
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 108b9a518

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2842.723 ; gain = 0.000 ; free physical = 22293 ; free virtual = 26742
Sweep | Checksum: 108b9a518
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 297 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 108b9a518

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2874.738 ; gain = 32.016 ; free physical = 22293 ; free virtual = 26742
BUFG optimization | Checksum: 108b9a518
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 108b9a518

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2874.738 ; gain = 32.016 ; free physical = 22293 ; free virtual = 26742
Shift Register Optimization | Checksum: 108b9a518
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b8df59b2

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2874.738 ; gain = 32.016 ; free physical = 22293 ; free virtual = 26742
Post Processing Netlist | Checksum: 1b8df59b2
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1128a7a20

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2874.738 ; gain = 32.016 ; free physical = 22293 ; free virtual = 26742

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.738 ; gain = 0.000 ; free physical = 22293 ; free virtual = 26742
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1128a7a20

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2874.738 ; gain = 32.016 ; free physical = 22293 ; free virtual = 26742
Phase 9 Finalization | Checksum: 1128a7a20

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2874.738 ; gain = 32.016 ; free physical = 22293 ; free virtual = 26742
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              29  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             297  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1128a7a20

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2874.738 ; gain = 32.016 ; free physical = 22293 ; free virtual = 26742
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.738 ; gain = 0.000 ; free physical = 22293 ; free virtual = 26742

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1128a7a20

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2874.738 ; gain = 0.000 ; free physical = 22293 ; free virtual = 26742

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1128a7a20

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.738 ; gain = 0.000 ; free physical = 22293 ; free virtual = 26742

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.738 ; gain = 0.000 ; free physical = 22293 ; free virtual = 26742
Ending Netlist Obfuscation Task | Checksum: 1128a7a20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2874.738 ; gain = 0.000 ; free physical = 22293 ; free virtual = 26742
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 166 Warnings, 100 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2874.738 ; gain = 797.441 ; free physical = 22293 ; free virtual = 26742
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home2/etudiants/master2/abdennour.guessoum/tp_pwm/tp_pwm.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22273 ; free virtual = 26724
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22272 ; free virtual = 26723
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22272 ; free virtual = 26723
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22271 ; free virtual = 26722
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22270 ; free virtual = 26721
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22269 ; free virtual = 26720
Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22267 ; free virtual = 26719
INFO: [Common 17-1381] The checkpoint '/home2/etudiants/master2/abdennour.guessoum/tp_pwm/tp_pwm.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22266 ; free virtual = 26718
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 32596728

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22266 ; free virtual = 26718
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22266 ; free virtual = 26718

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 701b7f1c

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22260 ; free virtual = 26715

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13d117ebe

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22258 ; free virtual = 26714

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13d117ebe

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22258 ; free virtual = 26714
Phase 1 Placer Initialization | Checksum: 13d117ebe

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22258 ; free virtual = 26714

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1967d19b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22228 ; free virtual = 26685

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13035ae1b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22228 ; free virtual = 26684

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13035ae1b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22242 ; free virtual = 26698

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1371dd420

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22253 ; free virtual = 26710

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 29 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 13 nets or LUTs. Breaked 0 LUT, combined 13 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22250 ; free virtual = 26710

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             13  |                    13  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             13  |                    13  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 147b9ee5e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22250 ; free virtual = 26710
Phase 2.4 Global Placement Core | Checksum: 1fdc576cd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22249 ; free virtual = 26709
Phase 2 Global Placement | Checksum: 1fdc576cd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22249 ; free virtual = 26709

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dc58e97c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22254 ; free virtual = 26714

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 261e2cd9c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22253 ; free virtual = 26713

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d9d09119

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22253 ; free virtual = 26713

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 246d9f7fd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22253 ; free virtual = 26713

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ec44c004

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22258 ; free virtual = 26718

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ace0e1e3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22258 ; free virtual = 26718

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 119d66847

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22258 ; free virtual = 26718
Phase 3 Detail Placement | Checksum: 119d66847

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22258 ; free virtual = 26718

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ba9a1612

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.412 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 19238bdda

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22253 ; free virtual = 26713
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 19238bdda

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22253 ; free virtual = 26713
Phase 4.1.1.1 BUFG Insertion | Checksum: ba9a1612

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22253 ; free virtual = 26713

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.412. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a63c972e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22253 ; free virtual = 26713

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22253 ; free virtual = 26713
Phase 4.1 Post Commit Optimization | Checksum: 1a63c972e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22253 ; free virtual = 26713

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a63c972e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22253 ; free virtual = 26713

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a63c972e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22253 ; free virtual = 26713
Phase 4.3 Placer Reporting | Checksum: 1a63c972e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22253 ; free virtual = 26713

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22253 ; free virtual = 26713

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22253 ; free virtual = 26713
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1620f1d4b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22253 ; free virtual = 26713
Ending Placer Task | Checksum: 6dda30ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22253 ; free virtual = 26713
72 Infos, 166 Warnings, 100 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22248 ; free virtual = 26709
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22254 ; free virtual = 26715
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22254 ; free virtual = 26715
Wrote PlaceDB: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22247 ; free virtual = 26709
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22251 ; free virtual = 26713
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22251 ; free virtual = 26713
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22251 ; free virtual = 26713
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22249 ; free virtual = 26712
Write Physdb Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22248 ; free virtual = 26711
INFO: [Common 17-1381] The checkpoint '/home2/etudiants/master2/abdennour.guessoum/tp_pwm/tp_pwm.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22239 ; free virtual = 26701
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 166 Warnings, 100 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22238 ; free virtual = 26701
Wrote PlaceDB: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22223 ; free virtual = 26686
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22218 ; free virtual = 26681
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22220 ; free virtual = 26683
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22225 ; free virtual = 26688
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22224 ; free virtual = 26688
Write Physdb Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2962.781 ; gain = 0.000 ; free physical = 22222 ; free virtual = 26687
INFO: [Common 17-1381] The checkpoint '/home2/etudiants/master2/abdennour.guessoum/tp_pwm/tp_pwm.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4cff47a9 ConstDB: 0 ShapeSum: 20dae956 RouteDB: 0
Post Restoration Checksum: NetGraph: df9d0153 | NumContArr: d4c0847b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 339af7b08

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3040.227 ; gain = 74.945 ; free physical = 20983 ; free virtual = 25708

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 339af7b08

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3040.227 ; gain = 74.945 ; free physical = 20981 ; free virtual = 25706

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 339af7b08

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3040.227 ; gain = 74.945 ; free physical = 20981 ; free virtual = 25706
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 20a6d69c3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3068.242 ; gain = 102.961 ; free physical = 20913 ; free virtual = 25641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.440  | TNS=0.000  | WHS=-0.183 | THS=-13.308|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1083
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1083
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 269142efe

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.094 ; gain = 110.812 ; free physical = 20911 ; free virtual = 25628

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 269142efe

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.094 ; gain = 110.812 ; free physical = 20911 ; free virtual = 25628

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1b53b914f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.094 ; gain = 110.812 ; free physical = 20904 ; free virtual = 25622
Phase 3 Initial Routing | Checksum: 1b53b914f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.094 ; gain = 110.812 ; free physical = 20904 ; free virtual = 25622

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.338  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2df88257a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.094 ; gain = 110.812 ; free physical = 20894 ; free virtual = 25614

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.338  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c3342db3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.094 ; gain = 110.812 ; free physical = 20892 ; free virtual = 25613
Phase 4 Rip-up And Reroute | Checksum: 1c3342db3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.094 ; gain = 110.812 ; free physical = 20892 ; free virtual = 25613

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c3342db3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.094 ; gain = 110.812 ; free physical = 20892 ; free virtual = 25613

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c3342db3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.094 ; gain = 110.812 ; free physical = 20892 ; free virtual = 25613
Phase 5 Delay and Skew Optimization | Checksum: 1c3342db3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.094 ; gain = 110.812 ; free physical = 20892 ; free virtual = 25613

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15c089d0a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.094 ; gain = 110.812 ; free physical = 20891 ; free virtual = 25611
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.453  | TNS=0.000  | WHS=0.042  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1545e8289

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.094 ; gain = 110.812 ; free physical = 20891 ; free virtual = 25611
Phase 6 Post Hold Fix | Checksum: 1545e8289

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.094 ; gain = 110.812 ; free physical = 20891 ; free virtual = 25611

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.149374 %
  Global Horizontal Routing Utilization  = 0.16878 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1545e8289

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.094 ; gain = 110.812 ; free physical = 20890 ; free virtual = 25611

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1545e8289

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.094 ; gain = 110.812 ; free physical = 20890 ; free virtual = 25610

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19b4ddd48

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.094 ; gain = 110.812 ; free physical = 20888 ; free virtual = 25609

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.453  | TNS=0.000  | WHS=0.042  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19b4ddd48

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3076.094 ; gain = 110.812 ; free physical = 20887 ; free virtual = 25608
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 36e46cb9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3076.094 ; gain = 110.812 ; free physical = 20886 ; free virtual = 25607
Ending Routing Task | Checksum: 36e46cb9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3076.094 ; gain = 110.812 ; free physical = 20881 ; free virtual = 25602

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 166 Warnings, 100 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3076.094 ; gain = 113.312 ; free physical = 20879 ; free virtual = 25600
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home2/etudiants/master2/abdennour.guessoum/tp_pwm/tp_pwm.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home2/etudiants/master2/abdennour.guessoum/tp_pwm/tp_pwm.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 166 Warnings, 100 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3171.074 ; gain = 0.000 ; free physical = 20705 ; free virtual = 25505
Wrote PlaceDB: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3171.074 ; gain = 0.000 ; free physical = 20702 ; free virtual = 25503
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3171.074 ; gain = 0.000 ; free physical = 20701 ; free virtual = 25502
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3171.074 ; gain = 0.000 ; free physical = 20700 ; free virtual = 25501
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3171.074 ; gain = 0.000 ; free physical = 20697 ; free virtual = 25500
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3171.074 ; gain = 0.000 ; free physical = 20695 ; free virtual = 25499
Write Physdb Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3171.074 ; gain = 0.000 ; free physical = 20694 ; free virtual = 25499
INFO: [Common 17-1381] The checkpoint '/home2/etudiants/master2/abdennour.guessoum/tp_pwm/tp_pwm.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 3410.828 ; gain = 239.754 ; free physical = 19653 ; free virtual = 24501
INFO: [Common 17-206] Exiting Vivado at Thu Nov 27 16:28:25 2025...
