URL: http://ftp.eecs.umich.edu/people/vchandra/thesis.ps
Refering-URL: http://ftp.eecs.umich.edu/people/vchandra/
Root-URL: http://www.eecs.umich.edu
Title: 187 Principles of CMOS VLSI Design: A Systems Perspective, Addison-Wesley, 1993. A Manangement Guide toPERT/CPM,
Author: [] N. H. E. Weste and K. Eshraghian, [] J. D. Wiest and F. K. Levy, ed, Wolfram Inc. [] D. H. Xie and M. Nakhla, . [] H. Yalcin, [] Q. Yu and E. S. Kuh, . [] X. Zhang, [] B. P. Ziegler, Multi-Facetted 
Date: 12-18, November, 1996.  
Address: Michigan, 1997.  
Affiliation: University of  
Note: Ph.D.,  Magazine, pp.  Academic Press, 1984.  
Abstract-found: 0
Intro-found: 1
Reference: [1] <author> PERT, </author> <title> Summary Phase Report, Special Projects Office, </title> <institution> Bureau of Naval Weapons, Dept. of the Navy, </institution> <month> July </month> <year> 1958. </year>
Reference: [2] <author> TACTIC Users and Reference Manual, </author> <title> Cascade Design Automation Corporation, </title> <year> 1994. </year>
Reference: [3] <author> TimeMill Users Manual 3.1, </author> <title> Epic Design Technology, </title> <publisher> Inc., </publisher> <year> 1994. </year>
Reference: [4] <author> J. Acken and J. D. Stauffer, </author> <title> Part 1: Logic Circuit Simulation, </title> <journal> in IEEE Circuits and Systems Magazine, </journal> <pages> pp. 9-13, </pages> <month> March, </month> <year> 1979. </year>
Reference: [5] <author> J. K. Abrokvah, et al, </author> <title> A Manufacturable Complimentary GaAs Process, </title> <booktitle> in Proc. IEEE Intl GaAs IC Symposium, </booktitle> <pages> pp. 127-130, </pages> <year> 1993. </year>
Reference: [6] <author> R. Alur and D. Dill, </author> <title> A Theory of Timed Automata, </title> <journal> Theoretical Computer Science, </journal> <volume> 126(2) </volume> <pages> 183-235, </pages> <year> 1994. </year>
Reference: [7] <author> D. Aurvegne, N. Azemard, D. Deschacht, and M. Robert, </author> <title> Input Waveform Slope Effects in CMOS Delays, </title> <journal> IEEE Journal of Solid State Circuits, </journal> <volume> 25(6) </volume> <pages> 1588-1590, </pages> <year> 1990. </year>
Reference: [8] <author> A. W. Ausdale, </author> <title> Use of the Boeing Computer Simulator for Logic Design Confirmation and Failure Diagnostic Programs, </title> <booktitle> in Proc. Intl Aerospace Conference, </booktitle> <year> 1971. </year>
Reference: [9] <author> G. A. Baker, </author> <title> Essentials of Pade Approximants, </title> <publisher> Academic Press, </publisher> <year> 1975. </year>
Reference: [10] <author> H. B. Bakoglu, </author> <title> Circuits, Interconnections and Packaging for VLSI, </title> <publisher> Addison-Wesley, </publisher> <year> 1990. </year>
Reference: [11] <author> J. Benkoski and A. J. Strojwas, </author> <title> A New Approach to Hiearchical and Statistical Timing Simulations, </title> <journal> IEEE Trans. on CAD of ICs and Systems, </journal> <volume> 6(6) </volume> <pages> 1039-1052, </pages> <year> 1987. </year>
Reference: [12] <author> J. Benkoski, et al, </author> <title> Timing Verification Using Statically Sensitizable Paths, </title> <journal> IEEE Trans. on CAD of ICs and Systems, </journal> <volume> 9(10) </volume> <pages> 1073-1084, </pages> <year> 1990. </year>
Reference: [13] <author> J. E. Bracken, V. Raghavan, and R. A. Rohrer, </author> <title> Interconnect Simulation with Asymptotic Waveform Evaluation (AWE), </title> <journal> IEEE Trans. on Circuits and Systems-1: Fundamental Theory and Applications, </journal> <volume> 39(11) </volume> <pages> 869-878, </pages> <year> 1992. </year>
Reference: [14] <author> D. Brand and V. Iyengar, </author> <title> Timing Analysis Using Functional Relationships, </title> <booktitle> in Proc. IEEE Int'l Conference on Computer-Aided Design, </booktitle> <pages> pp. 126-129, </pages> <year> 1986. </year>
Reference: [15] <author> R. B. Brashear, et al, </author> <title> ETA: Electrical Level Timing Analysis, </title> <booktitle> in Proc. IEEE Int'l Conference on Computer-Aided Design, </booktitle> <pages> pp. 258-262, </pages> <year> 1992. </year>
Reference: [16] <author> R. B. Brashear, et al, </author> <title> Predicting Circuit Performance Using Circuit-level Statistical Timing Analysis, </title> <booktitle> in Proc. European Design and Test Conference, </booktitle> <pages> pp. 332-337, </pages> <year> 1993. </year>

References-found: 16

