-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity system_top_module4_fine_cfo_apply_Pipeline_POLL_START is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    num_samples : IN STD_LOGIC_VECTOR (31 downto 0);
    m2_to_m4_data_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    m2_to_m4_data_empty_n : IN STD_LOGIC;
    m2_to_m4_data_read : OUT STD_LOGIC;
    m2_to_m4_data_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
    m2_to_m4_data_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
    m2_to_m4_startOffset_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    m2_to_m4_startOffset_empty_n : IN STD_LOGIC;
    m2_to_m4_startOffset_read : OUT STD_LOGIC;
    m2_to_m4_startOffset_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    m2_to_m4_startOffset_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    n_out : OUT STD_LOGIC_VECTOR (30 downto 0);
    n_out_ap_vld : OUT STD_LOGIC;
    n_2_out : OUT STD_LOGIC_VECTOR (30 downto 0);
    n_2_out_ap_vld : OUT STD_LOGIC;
    circ_buf_re_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    circ_buf_re_ce1 : OUT STD_LOGIC;
    circ_buf_re_we1 : OUT STD_LOGIC;
    circ_buf_re_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    circ_buf_im_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    circ_buf_im_ce1 : OUT STD_LOGIC;
    circ_buf_im_we1 : OUT STD_LOGIC;
    circ_buf_im_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of system_top_module4_fine_cfo_apply_Pipeline_POLL_START is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal m2_to_m4_data_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal icmp_ln89_reg_219 : STD_LOGIC_VECTOR (0 downto 0);
    signal n_1_reg_213 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state3_pp0_stage0_iter1_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln89_fu_160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal n_3_fu_165_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal n_3_reg_223 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_3_i_nbreadreq_fu_74_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_predicate_tran3to4_state2 : BOOLEAN;
    signal ap_condition_pp0_flush_enable : STD_LOGIC;
    signal ap_phi_mux_UnifiedRetVal_phi_fu_140_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal UnifiedRetVal_reg_136 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal zext_ln91_fu_195_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal n_fu_64 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal circ_buf_re_we1_local : STD_LOGIC;
    signal trunc_ln91_fu_179_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal circ_buf_re_ce1_local : STD_LOGIC;
    signal circ_buf_im_we1_local : STD_LOGIC;
    signal circ_buf_im_ce1_local : STD_LOGIC;
    signal zext_ln89_fu_156_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln89_fu_176_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_return_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_exit_tran_regpp0 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_pp0_flush_enable)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_return_preg <= ap_phi_mux_UnifiedRetVal_phi_fu_140_p4;
                end if; 
            end if;
        end if;
    end process;


    UnifiedRetVal_reg_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln89_reg_219 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                UnifiedRetVal_reg_136 <= ap_const_lv1_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                UnifiedRetVal_reg_136 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    ap_exit_tran_regpp0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                if ((icmp_ln89_fu_160_p2 = ap_const_lv1_0)) then 
                    ap_exit_tran_regpp0(0) <= '1';
                elsif ((ap_predicate_tran3to4_state2 = ap_const_boolean_1)) then 
                    ap_exit_tran_regpp0(0) <= '0';
                end if;
            end if; 
        end if;
    end process;

    n_fu_64_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                n_fu_64 <= ap_const_lv31_0;
            elsif (((tmp_3_i_nbreadreq_fu_74_p3 = ap_const_lv1_0) and (icmp_ln89_fu_160_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                n_fu_64 <= n_3_fu_165_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln89_reg_219 <= icmp_ln89_fu_160_p2;
                n_1_reg_213 <= n_fu_64;
                n_3_reg_223 <= n_3_fu_165_p2;
            end if;
        end if;
    end process;
    ap_exit_tran_regpp0(1) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_exit_tran_regpp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_exit_tran_regpp0 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_exit_tran_regpp0 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state4 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state3_pp0_stage0_iter1_grp1)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter1_grp1));
    end process;


    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state3_pp0_stage0_iter1_grp1)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter1_grp1));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state3_pp0_stage0_iter1_grp1)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter1_grp1));
    end process;


    ap_block_state3_pp0_stage0_iter1_grp1_assign_proc : process(m2_to_m4_data_empty_n, icmp_ln89_reg_219)
    begin
                ap_block_state3_pp0_stage0_iter1_grp1 <= ((icmp_ln89_reg_219 = ap_const_lv1_1) and (m2_to_m4_data_empty_n = ap_const_logic_0));
    end process;


    ap_condition_pp0_flush_enable_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln89_fu_160_p2, ap_block_pp0_stage0_subdone, ap_predicate_tran3to4_state2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((icmp_ln89_fu_160_p2 = ap_const_lv1_0) or (ap_predicate_tran3to4_state2 = ap_const_boolean_1)))) then 
            ap_condition_pp0_flush_enable <= ap_const_logic_1;
        else 
            ap_condition_pp0_flush_enable <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_UnifiedRetVal_phi_fu_140_p4_assign_proc : process(icmp_ln89_reg_219, UnifiedRetVal_reg_136, ap_CS_fsm_state4)
    begin
        if (((icmp_ln89_reg_219 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_phi_mux_UnifiedRetVal_phi_fu_140_p4 <= ap_const_lv1_0;
        else 
            ap_phi_mux_UnifiedRetVal_phi_fu_140_p4 <= UnifiedRetVal_reg_136;
        end if; 
    end process;


    ap_predicate_tran3to4_state2_assign_proc : process(icmp_ln89_fu_160_p2, tmp_3_i_nbreadreq_fu_74_p3)
    begin
                ap_predicate_tran3to4_state2 <= ((tmp_3_i_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (icmp_ln89_fu_160_p2 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(ap_phi_mux_UnifiedRetVal_phi_fu_140_p4, ap_CS_fsm_state4, ap_return_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            ap_return <= ap_phi_mux_UnifiedRetVal_phi_fu_140_p4;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;

    circ_buf_im_address1 <= zext_ln91_fu_195_p1(13 - 1 downto 0);
    circ_buf_im_ce1 <= circ_buf_im_ce1_local;

    circ_buf_im_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            circ_buf_im_ce1_local <= ap_const_logic_1;
        else 
            circ_buf_im_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    circ_buf_im_d1 <= m2_to_m4_data_dout(31 downto 16);
    circ_buf_im_we1 <= circ_buf_im_we1_local;

    circ_buf_im_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln89_reg_219, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((icmp_ln89_reg_219 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            circ_buf_im_we1_local <= ap_const_logic_1;
        else 
            circ_buf_im_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    circ_buf_re_address1 <= zext_ln91_fu_195_p1(13 - 1 downto 0);
    circ_buf_re_ce1 <= circ_buf_re_ce1_local;

    circ_buf_re_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            circ_buf_re_ce1_local <= ap_const_logic_1;
        else 
            circ_buf_re_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    circ_buf_re_d1 <= trunc_ln91_fu_179_p1;
    circ_buf_re_we1 <= circ_buf_re_we1_local;

    circ_buf_re_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln89_reg_219, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((icmp_ln89_reg_219 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            circ_buf_re_we1_local <= ap_const_logic_1;
        else 
            circ_buf_re_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln89_fu_160_p2 <= "1" when (signed(zext_ln89_fu_156_p1) < signed(num_samples)) else "0";

    m2_to_m4_data_blk_n_assign_proc : process(m2_to_m4_data_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_grp1, icmp_ln89_reg_219)
    begin
        if (((icmp_ln89_reg_219 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m2_to_m4_data_blk_n <= m2_to_m4_data_empty_n;
        else 
            m2_to_m4_data_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    m2_to_m4_data_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln89_reg_219, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((icmp_ln89_reg_219 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m2_to_m4_data_read <= ap_const_logic_1;
        else 
            m2_to_m4_data_read <= ap_const_logic_0;
        end if; 
    end process;

    m2_to_m4_startOffset_read <= ap_const_logic_0;
    n_2_out <= n_3_reg_223;

    n_2_out_ap_vld_assign_proc : process(icmp_ln89_reg_219, ap_CS_fsm_state5, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((icmp_ln89_reg_219 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            n_2_out_ap_vld <= ap_const_logic_1;
        else 
            n_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    n_3_fu_165_p2 <= std_logic_vector(unsigned(n_fu_64) + unsigned(ap_const_lv31_1));
    n_out <= n_1_reg_213;

    n_out_ap_vld_assign_proc : process(icmp_ln89_reg_219, ap_CS_fsm_state5, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((icmp_ln89_reg_219 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            n_out_ap_vld <= ap_const_logic_1;
        else 
            n_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_3_i_nbreadreq_fu_74_p3 <= (0=>(m2_to_m4_startOffset_empty_n), others=>'-');
    trunc_ln89_fu_176_p1 <= n_1_reg_213(13 - 1 downto 0);
    trunc_ln91_fu_179_p1 <= m2_to_m4_data_dout(16 - 1 downto 0);
    zext_ln89_fu_156_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_fu_64),32));
    zext_ln91_fu_195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln89_fu_176_p1),64));
end behav;
