=N:[UsageMeter (2025-07-16 22:20:24 +0300)] Using /etc/ssl/certs as location of CA certificates to verify license server.
=N:[UsageMeter (2025-07-16 22:20:25 +0300)] usage server initial connection
=N:[License] 
Licensed for Altair DSim Cloud.
=N:[License] New lease granted.
Analyzing...
Elaborating...
  Top-level modules:
    $unit
    dv_top
  Found 44 unique specialization(s) of 38 design element(s).
=W:[MultiBlockWrite]:
    The following variables are written by at least one    
    always_comb/latch/ff block, and some other block:      

    instr        /mnt/d/Ensar/Tez/RV32I/digital/modules/mem/src/mem_stage.sv:83:5                  
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/decode_stage/src/rv32i_decoder.sv:256:5    
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/execute/src/execute_stage.sv:115:5         
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/decode_stage/src/decode_stage.sv:129:5     
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/fetch_stage/src/fetch_stage.sv:84:5        
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/write_back/src/write_back_stage.sv:84:5    

    is_load      /mnt/d/Ensar/Tez/RV32I/digital/modules/mem/src/mem_stage.sv:83:5                  
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/decode_stage/src/rv32i_decoder.sv:256:5    
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/execute/src/execute_stage.sv:115:5         
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/decode_stage/src/decode_stage.sv:129:5     
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/fetch_stage/src/fetch_stage.sv:84:5        
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/write_back/src/write_back_stage.sv:84:5    

    is_store     /mnt/d/Ensar/Tez/RV32I/digital/modules/mem/src/mem_stage.sv:83:5                  
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/decode_stage/src/rv32i_decoder.sv:256:5    
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/execute/src/execute_stage.sv:115:5         
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/decode_stage/src/decode_stage.sv:129:5     
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/fetch_stage/src/fetch_stage.sv:84:5        
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/write_back/src/write_back_stage.sv:84:5    

    reg_addr     /mnt/d/Ensar/Tez/RV32I/digital/modules/mem/src/mem_stage.sv:83:5                  
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/decode_stage/src/rv32i_decoder.sv:256:5    
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/execute/src/execute_stage.sv:115:5         
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/decode_stage/src/decode_stage.sv:129:5     
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/fetch_stage/src/fetch_stage.sv:84:5        
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/write_back/src/write_back_stage.sv:84:5    

    fpu_flags    /mnt/d/Ensar/Tez/RV32I/digital/modules/mem/src/mem_stage.sv:83:5                  
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/decode_stage/src/rv32i_decoder.sv:256:5    
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/execute/src/execute_stage.sv:115:5         
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/decode_stage/src/decode_stage.sv:129:5     
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/fetch_stage/src/fetch_stage.sv:84:5        
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/write_back/src/write_back_stage.sv:84:5    

    mem_size     /mnt/d/Ensar/Tez/RV32I/digital/modules/mem/src/mem_stage.sv:83:5                  
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/decode_stage/src/rv32i_decoder.sv:256:5    
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/execute/src/execute_stage.sv:115:5         
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/decode_stage/src/decode_stage.sv:129:5     
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/fetch_stage/src/fetch_stage.sv:84:5        
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/write_back/src/write_back_stage.sv:84:5    

    reg_data     /mnt/d/Ensar/Tez/RV32I/digital/modules/mem/src/mem_stage.sv:83:5                  
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/decode_stage/src/rv32i_decoder.sv:256:5    
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/execute/src/execute_stage.sv:115:5         
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/decode_stage/src/decode_stage.sv:129:5     
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/fetch_stage/src/fetch_stage.sv:84:5        
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/write_back/src/write_back_stage.sv:84:5    

    mem_data     /mnt/d/Ensar/Tez/RV32I/digital/modules/mem/src/mem_stage.sv:83:5                  
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/decode_stage/src/rv32i_decoder.sv:256:5    
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/execute/src/execute_stage.sv:115:5         
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/decode_stage/src/decode_stage.sv:129:5     
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/fetch_stage/src/fetch_stage.sv:84:5        
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/write_back/src/write_back_stage.sv:84:5    

    pc           /mnt/d/Ensar/Tez/RV32I/digital/modules/mem/src/mem_stage.sv:83:5                  
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/decode_stage/src/rv32i_decoder.sv:256:5    
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/execute/src/execute_stage.sv:115:5         
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/decode_stage/src/decode_stage.sv:129:5     
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/fetch_stage/src/fetch_stage.sv:84:5        
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/write_back/src/write_back_stage.sv:84:5    

    valid        /mnt/d/Ensar/Tez/RV32I/digital/modules/mem/src/mem_stage.sv:83:5                  
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/decode_stage/src/rv32i_decoder.sv:256:5    
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/execute/src/execute_stage.sv:115:5         
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/decode_stage/src/decode_stage.sv:129:5     
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/fetch_stage/src/fetch_stage.sv:84:5        
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/write_back/src/write_back_stage.sv:84:5    

    is_float     /mnt/d/Ensar/Tez/RV32I/digital/modules/mem/src/mem_stage.sv:83:5                  
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/decode_stage/src/rv32i_decoder.sv:256:5    
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/execute/src/execute_stage.sv:115:5         
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/decode_stage/src/decode_stage.sv:129:5     
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/fetch_stage/src/fetch_stage.sv:84:5        
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/write_back/src/write_back_stage.sv:84:5    

    mem_addr     /mnt/d/Ensar/Tez/RV32I/digital/modules/mem/src/mem_stage.sv:83:5                  
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/decode_stage/src/rv32i_decoder.sv:256:5    
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/execute/src/execute_stage.sv:115:5         
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/decode_stage/src/decode_stage.sv:129:5     
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/fetch_stage/src/fetch_stage.sv:84:5        
                 /mnt/d/Ensar/Tez/RV32I/digital/modules/write_back/src/write_back_stage.sv:84:5    

Optimizing...
Building models...
PLI/VPI access: +rwb 
Simulation time precision is 1ns.
  [1/27] module $root: 134 functions, 315 basic blocks
  [2/27] module $pkgs: 1 functions, 2 basic blocks
  [3/27] CU scope $unit: 1 functions, 2 basic blocks
  [4/27] module dv_top#(10,1000000,32,32,65536,65536,4096,268435456): 51 functions, 230 basic blocks
  [5/27] package std: 23 functions, 64 basic blocks
  [6/27] interface tracer_interface: 1 functions, 2 basic blocks
  [7/27] module rv32i_core#(32): 37 functions, 147 basic blocks
  [8/27] module rv32i_inst_wb_adapter: 7 functions, 27 basic blocks
  [9/27] module rv32i_data_wb_adapter: 26 functions, 120 basic blocks
  [10/27] module memory_2rw_wb#(4,32,14,16384): 31 functions, 176 basic blocks
  [11/27] module rv32i_tracer: 3 functions, 29 basic blocks
  [12/27] module fetch_stage#(32): 14 functions, 64 basic blocks
  [13/27] module decode_stage#(32): 19 functions, 67 basic blocks
  [14/27] module execute_stage#(32): 24 functions, 95 basic blocks
  [15/27] module mem_stage#(32): 11 functions, 32 basic blocks
  [16/27] module write_back_stage#(32): 6 functions, 31 basic blocks
  [17/27] module Data_Forward: 15 functions, 170 basic blocks
  [18/27] module hazard_detection_unit: 6 functions, 12 basic blocks
  [19/27] module early_stage_immediate_decoder#(32): 14 functions, 45 basic blocks
  [20/27] module jump_controller#(32): 5 functions, 18 basic blocks
  [21/27] module program_counter_ctrl#(32): 23 functions, 94 basic blocks
  [22/27] module rv32i_decoder#(32): 10 functions, 124 basic blocks
  [23/27] module register_file#(32,32): 77 functions, 666 basic blocks
  [24/27] module parametric_mux#(32,2): 3 functions, 12 basic blocks
  [25/27] module parametric_mux#(32,4): 3 functions, 16 basic blocks
  [26/27] module function_unit_alu_shifter#(32): 920 functions, 4829 basic blocks
  [27/27] module Branch_Controller: 11 functions, 50 basic blocks
Linking image.so...
Using default typical min/typ/max.
=S:Begin run-time elaboration and static initialization...
=N:[dumpVCD] preparing VCD dump to 'waves.vcd'.
=N:[dump] Dump started at time 0
=N:Starting event scheduler...
RV32I Core RISC-V DV Testbench
Instruction base address: 0x00001000
Data base address: 0x10000000
Simulation started at time                    0
Loading default test program
=W:[ReadMemAddr] /mnt/d/Ensar/Tez/RV32I/digital/testbench/riscv_dv_tb/dv_top.sv:275:17: Read terminated at init.hex:32769
  Reason: Too many data items, ran off physical end of array.
Default test loaded from init.hex
Test program loaded at time                    1
Reset released at time                   50
Test execution started, max_cycles =      50000
Test timeout after      50000 cycles
TEST FAILED at time               500045
=== SIMULATION SUMMARY ===
Total cycles:       50014
Final PC: 0x8000b284
Test passed: 0
Test failed: 1
=T:Simulation terminated by $finish at time 500145 (/mnt/d/Ensar/Tez/RV32I/digital/testbench/riscv_dv_tb/dv_top.sv:346);
Run directory: /mnt/d/Ensar/Tez/RV32I/digital/sim/run/riscv_dv_test/test1/core_sim
  System timescale is 1ns / 1ns
  Altair DSim version: 2025.1.0 (b:R #c:449 h:df8da7d488 os:rocky_8.10)
  Random seed: (defaulted to 1)
