<profile>

<section name = "Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_6u_config8_s'" level="0">
<item name = "Date">Fri Jun 27 00:22:06 2025
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 6.174 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 171, 12.348 ns, 1.056 us, 2, 171, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config8_mult_0_0_0_0_0_0_0_fu_177">dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config8_mult_0_0_0_0_0_0_0, 166, 167, 1.025 us, 1.031 us, 162, 162, loop rewind(delay=0 initiation interval(s))</column>
<column name="call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config8_s_fu_239">shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config8_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 342, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">1, 1, 948, 1295, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 132, -</column>
<column name="Register">-, -, 891, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config8_mult_0_0_0_0_0_0_0_fu_177">dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config8_mult_0_0_0_0_0_0_0, 1, 1, 563, 1103, 0</column>
<column name="call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config8_s_fu_239">shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config8_s, 0, 0, 385, 192, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln311_fu_786_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln313_fu_797_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln316_fu_746_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln318_fu_757_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln284_1_fu_705_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_2_fu_711_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_fu_699_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_144">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_153">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op110">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln284_1_fu_653_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln284_2_fu_673_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln284_3_fu_693_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln284_fu_643_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln303_fu_741_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="icmp_ln307_fu_781_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="select_ln313_fu_802_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln318_fu_762_p3">select, 0, 0, 32, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_phi_mux_storemerge_phi_fu_170_p4">9, 2, 32, 64</column>
<column name="pX_7">9, 2, 32, 64</column>
<column name="pY_7">9, 2, 32, 64</column>
<column name="res_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="sX_7">9, 2, 32, 64</column>
<column name="storemerge_reg_166">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln284_2_reg_858">1, 0, 1, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config8_mult_0_0_0_0_0_0_0_fu_177_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln284_1_reg_841">1, 0, 1, 0</column>
<column name="icmp_ln284_reg_831">1, 0, 1, 0</column>
<column name="icmp_ln303_reg_892">1, 0, 1, 0</column>
<column name="icmp_ln307_reg_901">1, 0, 1, 0</column>
<column name="kernel_data_V_2_0">16, 0, 16, 0</column>
<column name="kernel_data_V_2_1">16, 0, 16, 0</column>
<column name="kernel_data_V_2_10">16, 0, 16, 0</column>
<column name="kernel_data_V_2_11">16, 0, 16, 0</column>
<column name="kernel_data_V_2_12">16, 0, 16, 0</column>
<column name="kernel_data_V_2_13">16, 0, 16, 0</column>
<column name="kernel_data_V_2_14">16, 0, 16, 0</column>
<column name="kernel_data_V_2_15">16, 0, 16, 0</column>
<column name="kernel_data_V_2_16">16, 0, 16, 0</column>
<column name="kernel_data_V_2_17">16, 0, 16, 0</column>
<column name="kernel_data_V_2_18">16, 0, 16, 0</column>
<column name="kernel_data_V_2_19">16, 0, 16, 0</column>
<column name="kernel_data_V_2_2">16, 0, 16, 0</column>
<column name="kernel_data_V_2_20">16, 0, 16, 0</column>
<column name="kernel_data_V_2_21">16, 0, 16, 0</column>
<column name="kernel_data_V_2_22">16, 0, 16, 0</column>
<column name="kernel_data_V_2_23">16, 0, 16, 0</column>
<column name="kernel_data_V_2_24">16, 0, 16, 0</column>
<column name="kernel_data_V_2_25">16, 0, 16, 0</column>
<column name="kernel_data_V_2_26">16, 0, 16, 0</column>
<column name="kernel_data_V_2_3">16, 0, 16, 0</column>
<column name="kernel_data_V_2_4">16, 0, 16, 0</column>
<column name="kernel_data_V_2_5">16, 0, 16, 0</column>
<column name="kernel_data_V_2_6">16, 0, 16, 0</column>
<column name="kernel_data_V_2_7">16, 0, 16, 0</column>
<column name="kernel_data_V_2_8">16, 0, 16, 0</column>
<column name="kernel_data_V_2_9">16, 0, 16, 0</column>
<column name="pX_7">32, 0, 32, 0</column>
<column name="pX_7_load_reg_852">32, 0, 32, 0</column>
<column name="pY_7">32, 0, 32, 0</column>
<column name="pY_7_load_reg_846">32, 0, 32, 0</column>
<column name="sX_7">32, 0, 32, 0</column>
<column name="sX_7_load_reg_826">32, 0, 32, 0</column>
<column name="sY_7">32, 0, 32, 0</column>
<column name="sY_7_load_reg_836">32, 0, 32, 0</column>
<column name="select_ln313_reg_905">32, 0, 32, 0</column>
<column name="select_ln318_reg_896">32, 0, 32, 0</column>
<column name="storemerge_reg_166">32, 0, 32, 0</column>
<column name="tmp_data_0_V_reg_862">16, 0, 16, 0</column>
<column name="tmp_data_1_V_reg_867">16, 0, 16, 0</column>
<column name="tmp_data_2_V_reg_872">16, 0, 16, 0</column>
<column name="tmp_data_3_V_reg_877">16, 0, 16, 0</column>
<column name="tmp_data_4_V_reg_882">16, 0, 16, 0</column>
<column name="tmp_data_5_V_reg_887">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,6u&gt;,config8&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,6u&gt;,config8&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,6u&gt;,config8&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,6u&gt;,config8&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,6u&gt;,config8&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,6u&gt;,config8&gt;, return value</column>
<column name="in_elem_data_0_V_read">in, 16, ap_none, in_elem_data_0_V_read, scalar</column>
<column name="in_elem_data_1_V_read">in, 16, ap_none, in_elem_data_1_V_read, scalar</column>
<column name="in_elem_data_2_V_read">in, 16, ap_none, in_elem_data_2_V_read, scalar</column>
<column name="res_stream_V_data_0_V_din">out, 16, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_full_n">in, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_write">out, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_1_V_din">out, 16, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_full_n">in, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_write">out, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_2_V_din">out, 16, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_full_n">in, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_write">out, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_3_V_din">out, 16, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_full_n">in, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_write">out, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_4_V_din">out, 16, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_full_n">in, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_write">out, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_5_V_din">out, 16, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_full_n">in, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_write">out, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
</table>
</item>
</section>
</profile>
