## Lab 3: The Case Statement, Adders and ALUs

#### Part 1: A 6-to-1 multiplexer using always block and case statements

![6-to-1 mux Verilog](/images/Verilog_Lab3_p1.png)


#### Part 2: 4-bit Ripple Carry Adder using Full Adder Circuits

![4-Bit Ripple Carry Adder](/images/Verilog_Lab3_p2.jpeg)


#### Part 3: Full ALU

![ALU](/images/Verilog_Lab3_p3.jpeg)
