{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 19:20:34 2018 " "Info: Processing started: Thu Oct 25 19:20:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ULA_project -c ULA_project " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ULA_project -c ULA_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ULA_project EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design ULA_project" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 80 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "39 39 " "Critical Warning: No exact pin location assignment(s) for 39 pins of 39 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[3\] " "Info: Pin OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUT[3] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 24 1584 1600 200 "OUT\[3..0\]" "" } { 952 1192 1592 968 "OUT\[3\]" "" } { 704 1192 1592 720 "OUT\[2\]" "" } { 456 1192 1592 472 "OUT\[1\]" "" } { 208 1192 1592 224 "OUT\[0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 17 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[2\] " "Info: Pin OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUT[2] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 24 1584 1600 200 "OUT\[3..0\]" "" } { 952 1192 1592 968 "OUT\[3\]" "" } { 704 1192 1592 720 "OUT\[2\]" "" } { 456 1192 1592 472 "OUT\[1\]" "" } { 208 1192 1592 224 "OUT\[0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 18 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[1\] " "Info: Pin OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUT[1] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 24 1584 1600 200 "OUT\[3..0\]" "" } { 952 1192 1592 968 "OUT\[3\]" "" } { 704 1192 1592 720 "OUT\[2\]" "" } { 456 1192 1592 472 "OUT\[1\]" "" } { 208 1192 1592 224 "OUT\[0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 19 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[0\] " "Info: Pin OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUT[0] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 24 1584 1600 200 "OUT\[3..0\]" "" } { 952 1192 1592 968 "OUT\[3\]" "" } { 704 1192 1592 720 "OUT\[2\]" "" } { 456 1192 1592 472 "OUT\[1\]" "" } { 208 1192 1592 224 "OUT\[0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 20 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN3\[3\] " "Info: Pin IN3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN3[3] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 416 432 176 "IN3\[3..0\]" "" } { 256 424 1064 272 "IN3\[0\]" "" } { 504 424 1064 520 "IN3\[1\]" "" } { 752 424 1064 768 "IN3\[2\]" "" } { 1000 424 1064 1016 "IN3\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2 " "Info: Pin S2 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { S2 } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 1232 1096 1112 1400 "S2" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN7\[3\] " "Info: Pin IN7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN7[3] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 704 720 176 "IN7\[3..0\]" "" } { 320 712 1064 336 "IN7\[0\]" "" } { 568 712 1064 584 "IN7\[1\]" "" } { 816 712 1064 832 "IN7\[2\]" "" } { 1064 712 1064 1080 "IN7\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0 " "Info: Pin S0 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { S0 } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 1232 1144 1160 1400 "S0" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1 " "Info: Pin S1 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { S1 } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 1232 1120 1136 1400 "S1" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN1\[3\] " "Info: Pin IN1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN1[3] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 272 288 176 "IN1\[3..0\]" "" } { 224 280 1064 240 "IN1\[0\]" "" } { 472 280 1064 488 "IN1\[1\]" "" } { 720 280 1064 736 "IN1\[2\]" "" } { 968 280 1064 984 "IN1\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 25 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN5\[3\] " "Info: Pin IN5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN5[3] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 560 576 176 "IN5\[3..0\]" "" } { 288 568 1064 304 "IN5\[0\]" "" } { 536 568 1064 552 "IN5\[1\]" "" } { 784 568 1064 800 "IN5\[2\]" "" } { 1032 568 1064 1048 "IN5\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN0\[3\] " "Info: Pin IN0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN0[3] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 200 216 176 "IN0\[3..0\]" "" } { 208 208 1064 224 "IN0\[0\]" "" } { 456 208 1064 472 "IN0\[1\]" "" } { 704 208 1064 720 "IN0\[2\]" "" } { 952 208 1064 968 "IN0\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 21 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN4\[3\] " "Info: Pin IN4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN4[3] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 488 504 176 "IN4\[3..0\]" "" } { 272 496 1064 288 "IN4\[0\]" "" } { 520 496 1064 536 "IN4\[1\]" "" } { 768 496 1064 784 "IN4\[2\]" "" } { 1016 496 1064 1032 "IN4\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN2\[3\] " "Info: Pin IN2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN2[3] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 344 360 176 "IN2\[3..0\]" "" } { 240 352 1064 256 "IN2\[0\]" "" } { 488 352 1064 504 "IN2\[1\]" "" } { 736 352 1064 752 "IN2\[2\]" "" } { 984 352 1064 1000 "IN2\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 29 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN6\[3\] " "Info: Pin IN6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN6[3] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 632 648 176 "IN6\[3..0\]" "" } { 304 640 1064 320 "IN6\[0\]" "" } { 552 640 1064 568 "IN6\[1\]" "" } { 800 640 1064 816 "IN6\[2\]" "" } { 1048 640 1064 1064 "IN6\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN3\[2\] " "Info: Pin IN3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN3[2] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 416 432 176 "IN3\[3..0\]" "" } { 256 424 1064 272 "IN3\[0\]" "" } { 504 424 1064 520 "IN3\[1\]" "" } { 752 424 1064 768 "IN3\[2\]" "" } { 1000 424 1064 1016 "IN3\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN7\[2\] " "Info: Pin IN7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN7[2] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 704 720 176 "IN7\[3..0\]" "" } { 320 712 1064 336 "IN7\[0\]" "" } { 568 712 1064 584 "IN7\[1\]" "" } { 816 712 1064 832 "IN7\[2\]" "" } { 1064 712 1064 1080 "IN7\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN1\[2\] " "Info: Pin IN1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN1[2] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 272 288 176 "IN1\[3..0\]" "" } { 224 280 1064 240 "IN1\[0\]" "" } { 472 280 1064 488 "IN1\[1\]" "" } { 720 280 1064 736 "IN1\[2\]" "" } { 968 280 1064 984 "IN1\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 26 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN5\[2\] " "Info: Pin IN5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN5[2] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 560 576 176 "IN5\[3..0\]" "" } { 288 568 1064 304 "IN5\[0\]" "" } { 536 568 1064 552 "IN5\[1\]" "" } { 784 568 1064 800 "IN5\[2\]" "" } { 1032 568 1064 1048 "IN5\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN0\[2\] " "Info: Pin IN0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN0[2] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 200 216 176 "IN0\[3..0\]" "" } { 208 208 1064 224 "IN0\[0\]" "" } { 456 208 1064 472 "IN0\[1\]" "" } { 704 208 1064 720 "IN0\[2\]" "" } { 952 208 1064 968 "IN0\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 22 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN4\[2\] " "Info: Pin IN4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN4[2] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 488 504 176 "IN4\[3..0\]" "" } { 272 496 1064 288 "IN4\[0\]" "" } { 520 496 1064 536 "IN4\[1\]" "" } { 768 496 1064 784 "IN4\[2\]" "" } { 1016 496 1064 1032 "IN4\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN2\[2\] " "Info: Pin IN2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN2[2] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 344 360 176 "IN2\[3..0\]" "" } { 240 352 1064 256 "IN2\[0\]" "" } { 488 352 1064 504 "IN2\[1\]" "" } { 736 352 1064 752 "IN2\[2\]" "" } { 984 352 1064 1000 "IN2\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 30 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN6\[2\] " "Info: Pin IN6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN6[2] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 632 648 176 "IN6\[3..0\]" "" } { 304 640 1064 320 "IN6\[0\]" "" } { 552 640 1064 568 "IN6\[1\]" "" } { 800 640 1064 816 "IN6\[2\]" "" } { 1048 640 1064 1064 "IN6\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN3\[1\] " "Info: Pin IN3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN3[1] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 416 432 176 "IN3\[3..0\]" "" } { 256 424 1064 272 "IN3\[0\]" "" } { 504 424 1064 520 "IN3\[1\]" "" } { 752 424 1064 768 "IN3\[2\]" "" } { 1000 424 1064 1016 "IN3\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN7\[1\] " "Info: Pin IN7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN7[1] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 704 720 176 "IN7\[3..0\]" "" } { 320 712 1064 336 "IN7\[0\]" "" } { 568 712 1064 584 "IN7\[1\]" "" } { 816 712 1064 832 "IN7\[2\]" "" } { 1064 712 1064 1080 "IN7\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN1\[1\] " "Info: Pin IN1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN1[1] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 272 288 176 "IN1\[3..0\]" "" } { 224 280 1064 240 "IN1\[0\]" "" } { 472 280 1064 488 "IN1\[1\]" "" } { 720 280 1064 736 "IN1\[2\]" "" } { 968 280 1064 984 "IN1\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 27 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN5\[1\] " "Info: Pin IN5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN5[1] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 560 576 176 "IN5\[3..0\]" "" } { 288 568 1064 304 "IN5\[0\]" "" } { 536 568 1064 552 "IN5\[1\]" "" } { 784 568 1064 800 "IN5\[2\]" "" } { 1032 568 1064 1048 "IN5\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN0\[1\] " "Info: Pin IN0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN0[1] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 200 216 176 "IN0\[3..0\]" "" } { 208 208 1064 224 "IN0\[0\]" "" } { 456 208 1064 472 "IN0\[1\]" "" } { 704 208 1064 720 "IN0\[2\]" "" } { 952 208 1064 968 "IN0\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 23 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN4\[1\] " "Info: Pin IN4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN4[1] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 488 504 176 "IN4\[3..0\]" "" } { 272 496 1064 288 "IN4\[0\]" "" } { 520 496 1064 536 "IN4\[1\]" "" } { 768 496 1064 784 "IN4\[2\]" "" } { 1016 496 1064 1032 "IN4\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN2\[1\] " "Info: Pin IN2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN2[1] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 344 360 176 "IN2\[3..0\]" "" } { 240 352 1064 256 "IN2\[0\]" "" } { 488 352 1064 504 "IN2\[1\]" "" } { 736 352 1064 752 "IN2\[2\]" "" } { 984 352 1064 1000 "IN2\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 31 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN6\[1\] " "Info: Pin IN6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN6[1] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 632 648 176 "IN6\[3..0\]" "" } { 304 640 1064 320 "IN6\[0\]" "" } { 552 640 1064 568 "IN6\[1\]" "" } { 800 640 1064 816 "IN6\[2\]" "" } { 1048 640 1064 1064 "IN6\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN3\[0\] " "Info: Pin IN3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN3[0] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 416 432 176 "IN3\[3..0\]" "" } { 256 424 1064 272 "IN3\[0\]" "" } { 504 424 1064 520 "IN3\[1\]" "" } { 752 424 1064 768 "IN3\[2\]" "" } { 1000 424 1064 1016 "IN3\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN7\[0\] " "Info: Pin IN7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN7[0] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 704 720 176 "IN7\[3..0\]" "" } { 320 712 1064 336 "IN7\[0\]" "" } { 568 712 1064 584 "IN7\[1\]" "" } { 816 712 1064 832 "IN7\[2\]" "" } { 1064 712 1064 1080 "IN7\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN1\[0\] " "Info: Pin IN1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN1[0] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 272 288 176 "IN1\[3..0\]" "" } { 224 280 1064 240 "IN1\[0\]" "" } { 472 280 1064 488 "IN1\[1\]" "" } { 720 280 1064 736 "IN1\[2\]" "" } { 968 280 1064 984 "IN1\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 28 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN5\[0\] " "Info: Pin IN5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN5[0] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 560 576 176 "IN5\[3..0\]" "" } { 288 568 1064 304 "IN5\[0\]" "" } { 536 568 1064 552 "IN5\[1\]" "" } { 784 568 1064 800 "IN5\[2\]" "" } { 1032 568 1064 1048 "IN5\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN0\[0\] " "Info: Pin IN0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN0[0] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 200 216 176 "IN0\[3..0\]" "" } { 208 208 1064 224 "IN0\[0\]" "" } { 456 208 1064 472 "IN0\[1\]" "" } { 704 208 1064 720 "IN0\[2\]" "" } { 952 208 1064 968 "IN0\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 24 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN4\[0\] " "Info: Pin IN4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN4[0] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 488 504 176 "IN4\[3..0\]" "" } { 272 496 1064 288 "IN4\[0\]" "" } { 520 496 1064 536 "IN4\[1\]" "" } { 768 496 1064 784 "IN4\[2\]" "" } { 1016 496 1064 1032 "IN4\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN2\[0\] " "Info: Pin IN2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN2[0] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 344 360 176 "IN2\[3..0\]" "" } { 240 352 1064 256 "IN2\[0\]" "" } { 488 352 1064 504 "IN2\[1\]" "" } { 736 352 1064 752 "IN2\[2\]" "" } { 984 352 1064 1000 "IN2\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 32 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN6\[0\] " "Info: Pin IN6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IN6[0] } } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 632 648 176 "IN6\[3..0\]" "" } { 304 640 1064 320 "IN6\[0\]" "" } { 552 640 1064 568 "IN6\[1\]" "" } { 800 640 1064 816 "IN6\[2\]" "" } { 1048 640 1064 1064 "IN6\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "39 unused 3.3V 35 4 0 " "Info: Number of I/O pins in group: 39 (unused VREF, 3.3V VCCIO, 35 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Warning: Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[3\] 0 " "Info: Pin \"OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[2\] 0 " "Info: Pin \"OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[1\] 0 " "Info: Pin \"OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[0\] 0 " "Info: Pin \"OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Info: Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 19:20:38 2018 " "Info: Processing ended: Thu Oct 25 19:20:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
