// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="app_conv_mult_1,hls_ip_2017_4_op,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.318000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=32,HLS_SYN_FF=4509,HLS_SYN_LUT=3529}" *)

module app_conv_mult_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        reset_app_conv_mult_1_V_dout,
        reset_app_conv_mult_1_V_empty_n,
        reset_app_conv_mult_1_V_read,
        app_conv_mult_1_param_V_idx_blk_dout,
        app_conv_mult_1_param_V_idx_blk_empty_n,
        app_conv_mult_1_param_V_idx_blk_read,
        app_conv_mult_1_param_V_idx_dim_0_dout,
        app_conv_mult_1_param_V_idx_dim_0_empty_n,
        app_conv_mult_1_param_V_idx_dim_0_read,
        app_conv_mult_1_param_V_idx_dim_1_dout,
        app_conv_mult_1_param_V_idx_dim_1_empty_n,
        app_conv_mult_1_param_V_idx_dim_1_read,
        app_conv_mult_1_param_V_val_dout,
        app_conv_mult_1_param_V_val_empty_n,
        app_conv_mult_1_param_V_val_read,
        app_conv_mult_2_param_V_idx_blk_din,
        app_conv_mult_2_param_V_idx_blk_full_n,
        app_conv_mult_2_param_V_idx_blk_write,
        app_conv_mult_2_param_V_idx_dim_0_din,
        app_conv_mult_2_param_V_idx_dim_0_full_n,
        app_conv_mult_2_param_V_idx_dim_0_write,
        app_conv_mult_2_param_V_idx_dim_1_din,
        app_conv_mult_2_param_V_idx_dim_1_full_n,
        app_conv_mult_2_param_V_idx_dim_1_write,
        app_conv_mult_2_param_V_val_din,
        app_conv_mult_2_param_V_val_full_n,
        app_conv_mult_2_param_V_val_write,
        app_conv_mult_1_input_data_V_data_V_dout,
        app_conv_mult_1_input_data_V_data_V_empty_n,
        app_conv_mult_1_input_data_V_data_V_read,
        app_conv_mult_1_input_data_V_eop_dout,
        app_conv_mult_1_input_data_V_eop_empty_n,
        app_conv_mult_1_input_data_V_eop_read,
        app_conv_mult_2_input_data_V_data_V_din,
        app_conv_mult_2_input_data_V_data_V_full_n,
        app_conv_mult_2_input_data_V_data_V_write,
        app_conv_mult_2_input_data_V_eop_din,
        app_conv_mult_2_input_data_V_eop_full_n,
        app_conv_mult_2_input_data_V_eop_write,
        app_conv_row_reduce_1_input_data_V_data_V_din,
        app_conv_row_reduce_1_input_data_V_data_V_full_n,
        app_conv_row_reduce_1_input_data_V_data_V_write,
        app_conv_row_reduce_1_input_data_V_id_din,
        app_conv_row_reduce_1_input_data_V_id_full_n,
        app_conv_row_reduce_1_input_data_V_id_write,
        app_conv_row_reduce_1_input_data_V_eop_din,
        app_conv_row_reduce_1_input_data_V_eop_full_n,
        app_conv_row_reduce_1_input_data_V_eop_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input   reset_app_conv_mult_1_V_dout;
input   reset_app_conv_mult_1_V_empty_n;
output   reset_app_conv_mult_1_V_read;
input  [7:0] app_conv_mult_1_param_V_idx_blk_dout;
input   app_conv_mult_1_param_V_idx_blk_empty_n;
output   app_conv_mult_1_param_V_idx_blk_read;
input  [7:0] app_conv_mult_1_param_V_idx_dim_0_dout;
input   app_conv_mult_1_param_V_idx_dim_0_empty_n;
output   app_conv_mult_1_param_V_idx_dim_0_read;
input  [7:0] app_conv_mult_1_param_V_idx_dim_1_dout;
input   app_conv_mult_1_param_V_idx_dim_1_empty_n;
output   app_conv_mult_1_param_V_idx_dim_1_read;
input  [7:0] app_conv_mult_1_param_V_val_dout;
input   app_conv_mult_1_param_V_val_empty_n;
output   app_conv_mult_1_param_V_val_read;
output  [7:0] app_conv_mult_2_param_V_idx_blk_din;
input   app_conv_mult_2_param_V_idx_blk_full_n;
output   app_conv_mult_2_param_V_idx_blk_write;
output  [7:0] app_conv_mult_2_param_V_idx_dim_0_din;
input   app_conv_mult_2_param_V_idx_dim_0_full_n;
output   app_conv_mult_2_param_V_idx_dim_0_write;
output  [7:0] app_conv_mult_2_param_V_idx_dim_1_din;
input   app_conv_mult_2_param_V_idx_dim_1_full_n;
output   app_conv_mult_2_param_V_idx_dim_1_write;
output  [7:0] app_conv_mult_2_param_V_val_din;
input   app_conv_mult_2_param_V_val_full_n;
output   app_conv_mult_2_param_V_val_write;
input  [511:0] app_conv_mult_1_input_data_V_data_V_dout;
input   app_conv_mult_1_input_data_V_data_V_empty_n;
output   app_conv_mult_1_input_data_V_data_V_read;
input   app_conv_mult_1_input_data_V_eop_dout;
input   app_conv_mult_1_input_data_V_eop_empty_n;
output   app_conv_mult_1_input_data_V_eop_read;
output  [511:0] app_conv_mult_2_input_data_V_data_V_din;
input   app_conv_mult_2_input_data_V_data_V_full_n;
output   app_conv_mult_2_input_data_V_data_V_write;
output   app_conv_mult_2_input_data_V_eop_din;
input   app_conv_mult_2_input_data_V_eop_full_n;
output   app_conv_mult_2_input_data_V_eop_write;
output  [31:0] app_conv_row_reduce_1_input_data_V_data_V_din;
input   app_conv_row_reduce_1_input_data_V_data_V_full_n;
output   app_conv_row_reduce_1_input_data_V_data_V_write;
output  [7:0] app_conv_row_reduce_1_input_data_V_id_din;
input   app_conv_row_reduce_1_input_data_V_id_full_n;
output   app_conv_row_reduce_1_input_data_V_id_write;
output   app_conv_row_reduce_1_input_data_V_eop_din;
input   app_conv_row_reduce_1_input_data_V_eop_full_n;
output   app_conv_row_reduce_1_input_data_V_eop_write;

reg ap_idle;
reg reset_app_conv_mult_1_V_read;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    app_conv_mult_2_param_V_idx_blk_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] empty_n_5_reg_5524;
reg   [0:0] param_ready_reg_1102;
reg   [0:0] empty_n_3_reg_5529;
reg    app_conv_mult_2_param_V_idx_dim_0_blk_n;
reg    app_conv_mult_2_param_V_idx_dim_1_blk_n;
reg    app_conv_mult_2_param_V_val_blk_n;
reg    app_conv_mult_2_input_data_V_data_V_blk_n;
reg   [0:0] reset_reg_1126;
reg   [0:0] tmp_1_reg_5591;
reg   [0:0] empty_n_4_reg_5595;
reg    app_conv_mult_2_input_data_V_eop_blk_n;
reg    app_conv_row_reduce_1_input_data_V_data_V_blk_n;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] ap_reg_pp0_iter3_reset_reg_1126;
reg   [0:0] ap_reg_pp0_iter3_empty_n_5_reg_5524;
reg   [0:0] ap_reg_pp0_iter3_param_ready_reg_1102;
reg   [0:0] tmp_2_reg_5599;
reg   [0:0] ap_reg_pp0_iter3_tmp_2_reg_5599;
reg   [0:0] tmp_9_reg_6049;
reg   [0:0] ap_reg_pp0_iter3_tmp_9_reg_6049;
reg    app_conv_row_reduce_1_input_data_V_id_blk_n;
reg    app_conv_row_reduce_1_input_data_V_eop_blk_n;
reg   [0:0] reg_input_data_1_reg_1066;
reg   [511:0] reg_input_data_reg_1078;
reg   [31:0] input_param_cnt_reg_1090;
reg   [0:0] ap_reg_pp0_iter1_param_ready_reg_1102;
wire    ap_block_state2_pp0_stage0_iter0;
wire    app_conv_mult_2_param_V_val1_status;
reg    ap_predicate_op424_write_state3;
wire    app_conv_mult_2_input_data_V_eop1_status;
reg    ap_predicate_op471_write_state3;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    app_conv_row_reduce_1_input_data_V_id1_status;
reg    ap_predicate_op1025_write_state6;
reg    ap_block_state6_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] ap_reg_pp0_iter2_param_ready_reg_1102;
reg   [7:0] phase_reg_1114;
reg   [0:0] ap_reg_pp0_iter1_reset_reg_1126;
reg   [0:0] ap_reg_pp0_iter2_reset_reg_1126;
reg   [0:0] data_out_eop_reg_1138;
reg   [0:0] ap_reg_pp0_iter2_data_out_eop_reg_1138;
reg   [0:0] ap_reg_pp0_iter3_data_out_eop_reg_1138;
wire   [0:0] empty_n_5_fu_1369_p1;
reg   [0:0] ap_phi_mux_reset_phi_fu_1130_p4;
reg   [0:0] ap_reg_pp0_iter1_empty_n_5_reg_5524;
reg   [0:0] ap_reg_pp0_iter2_empty_n_5_reg_5524;
wire   [0:0] empty_n_3_fu_1373_p1;
reg   [0:0] ap_phi_mux_param_ready_phi_fu_1106_p4;
reg   [7:0] tmp_idx_blk_reg_5533;
reg   [7:0] tmp_idx_dim_0_reg_5538;
reg   [7:0] tmp_idx_dim_1_reg_5543;
reg   [7:0] tmp_val_129_reg_5548;
wire   [0:0] tmp_6_fu_1393_p2;
reg   [0:0] tmp_6_reg_5573;
wire   [0:0] tmp_fu_1399_p1;
reg   [0:0] tmp_reg_5577;
wire   [5:0] tmp_5_fu_1403_p1;
reg   [5:0] tmp_5_reg_5581;
wire   [31:0] input_param_cnt_2_fu_1947_p2;
reg   [31:0] input_param_cnt_2_reg_5585;
wire   [0:0] tmp_1_fu_1953_p2;
wire   [0:0] tmp_2_fu_2077_p2;
reg   [0:0] ap_reg_pp0_iter2_tmp_2_reg_5599;
wire   [0:0] tmp_12_fu_2407_p1;
reg   [0:0] tmp_12_reg_5603;
reg   [0:0] ap_reg_pp0_iter2_tmp_12_reg_5603;
reg   [0:0] ap_reg_pp0_iter3_tmp_12_reg_5603;
wire   [15:0] tmp_11_fu_2431_p2;
reg   [15:0] tmp_11_reg_5619;
wire   [15:0] tmp_23_0_1_fu_2463_p2;
reg   [15:0] tmp_23_0_1_reg_5624;
reg  signed [7:0] p_Result_0_2_reg_5629;
wire   [15:0] tmp_23_0_3_fu_2505_p2;
reg   [15:0] tmp_23_0_3_reg_5634;
reg  signed [7:0] p_Result_0_4_reg_5639;
wire   [15:0] tmp_23_0_5_fu_2547_p2;
reg   [15:0] tmp_23_0_5_reg_5644;
reg  signed [7:0] p_Result_0_6_reg_5649;
wire   [7:0] kernels_load_0_6_phi_fu_2563_p3;
reg  signed [7:0] kernels_load_0_6_phi_reg_5654;
wire   [15:0] tmp_23_0_7_fu_2597_p2;
reg   [15:0] tmp_23_0_7_reg_5659;
reg  signed [7:0] p_Result_0_8_reg_5664;
wire   [7:0] kernels_load_0_8_phi_fu_2613_p3;
reg  signed [7:0] kernels_load_0_8_phi_reg_5669;
wire   [15:0] tmp_23_0_9_fu_2647_p2;
reg   [15:0] tmp_23_0_9_reg_5674;
reg  signed [7:0] p_Result_0_s_reg_5679;
wire   [15:0] tmp_23_0_10_fu_2689_p2;
reg   [15:0] tmp_23_0_10_reg_5684;
reg  signed [7:0] p_Result_0_11_reg_5689;
wire   [15:0] tmp_23_0_12_fu_2731_p2;
reg   [15:0] tmp_23_0_12_reg_5694;
reg  signed [7:0] p_Result_0_13_reg_5699;
wire   [7:0] kernels_load_0_14_phi_fu_2747_p3;
reg  signed [7:0] kernels_load_0_14_phi_reg_5704;
wire   [15:0] tmp_23_0_14_fu_2781_p2;
reg   [15:0] tmp_23_0_14_reg_5709;
reg  signed [7:0] p_Result_0_15_reg_5714;
wire   [7:0] kernels_load_0_16_phi_fu_2797_p3;
reg  signed [7:0] kernels_load_0_16_phi_reg_5719;
wire   [15:0] tmp_23_0_16_fu_2831_p2;
reg   [15:0] tmp_23_0_16_reg_5724;
reg  signed [7:0] p_Result_0_17_reg_5729;
wire   [7:0] kernels_load_0_18_phi_fu_2847_p3;
reg  signed [7:0] kernels_load_0_18_phi_reg_5734;
wire   [15:0] tmp_23_0_18_fu_2881_p2;
reg   [15:0] tmp_23_0_18_reg_5739;
reg  signed [7:0] p_Result_0_19_reg_5744;
wire   [7:0] kernels_load_0_20_phi_fu_2897_p3;
reg  signed [7:0] kernels_load_0_20_phi_reg_5749;
wire   [15:0] tmp_23_0_20_fu_2931_p2;
reg   [15:0] tmp_23_0_20_reg_5754;
reg  signed [7:0] p_Result_0_21_reg_5759;
wire   [7:0] kernels_load_0_22_phi_fu_2947_p3;
reg  signed [7:0] kernels_load_0_22_phi_reg_5764;
wire   [15:0] tmp_23_0_22_fu_2981_p2;
reg   [15:0] tmp_23_0_22_reg_5769;
reg  signed [7:0] p_Result_0_23_reg_5774;
wire   [7:0] kernels_load_0_24_phi_fu_2997_p3;
reg  signed [7:0] kernels_load_0_24_phi_reg_5779;
wire   [15:0] tmp_23_0_24_fu_3031_p2;
reg   [15:0] tmp_23_0_24_reg_5784;
reg  signed [7:0] p_Result_0_25_reg_5789;
wire   [15:0] tmp_23_0_26_fu_3073_p2;
reg   [15:0] tmp_23_0_26_reg_5794;
reg  signed [7:0] p_Result_0_27_reg_5799;
wire   [15:0] tmp_23_0_28_fu_3115_p2;
reg   [15:0] tmp_23_0_28_reg_5804;
reg  signed [7:0] p_Result_0_29_reg_5809;
wire   [7:0] kernels_load_0_30_phi_fu_3131_p3;
reg  signed [7:0] kernels_load_0_30_phi_reg_5814;
reg  signed [7:0] p_Result_0_30_reg_5819;
wire   [7:0] kernels_load_0_31_phi_fu_3149_p3;
reg  signed [7:0] kernels_load_0_31_phi_reg_5824;
wire   [15:0] tmp_23_0_31_fu_3183_p2;
reg   [15:0] tmp_23_0_31_reg_5829;
reg  signed [7:0] p_Result_0_32_reg_5834;
wire   [7:0] kernels_load_0_33_phi_fu_3199_p3;
reg  signed [7:0] kernels_load_0_33_phi_reg_5839;
wire   [15:0] tmp_23_0_33_fu_3233_p2;
reg   [15:0] tmp_23_0_33_reg_5844;
reg  signed [7:0] p_Result_0_34_reg_5849;
wire   [7:0] kernels_load_0_35_phi_fu_3249_p3;
reg  signed [7:0] kernels_load_0_35_phi_reg_5854;
wire   [15:0] tmp_23_0_35_fu_3283_p2;
reg   [15:0] tmp_23_0_35_reg_5859;
reg  signed [7:0] p_Result_0_36_reg_5864;
wire   [7:0] kernels_load_0_37_phi_fu_3299_p3;
reg  signed [7:0] kernels_load_0_37_phi_reg_5869;
wire   [15:0] tmp_23_0_37_fu_3333_p2;
reg   [15:0] tmp_23_0_37_reg_5874;
reg  signed [7:0] p_Result_0_38_reg_5879;
wire   [15:0] tmp_23_0_39_fu_3375_p2;
reg   [15:0] tmp_23_0_39_reg_5884;
reg  signed [7:0] p_Result_0_40_reg_5889;
wire   [15:0] tmp_23_0_41_fu_3417_p2;
reg   [15:0] tmp_23_0_41_reg_5894;
reg  signed [7:0] p_Result_0_42_reg_5899;
wire   [7:0] kernels_load_0_43_phi_fu_3433_p3;
reg  signed [7:0] kernels_load_0_43_phi_reg_5904;
wire   [15:0] tmp_23_0_43_fu_3467_p2;
reg   [15:0] tmp_23_0_43_reg_5909;
reg  signed [7:0] p_Result_0_44_reg_5914;
wire   [7:0] kernels_load_0_45_phi_fu_3483_p3;
reg  signed [7:0] kernels_load_0_45_phi_reg_5919;
wire   [15:0] tmp_23_0_45_fu_3517_p2;
reg   [15:0] tmp_23_0_45_reg_5924;
reg  signed [7:0] p_Result_0_46_reg_5929;
wire   [15:0] tmp_23_0_47_fu_3559_p2;
reg   [15:0] tmp_23_0_47_reg_5934;
reg  signed [7:0] p_Result_0_48_reg_5939;
wire   [15:0] tmp_23_0_49_fu_3601_p2;
reg   [15:0] tmp_23_0_49_reg_5944;
reg  signed [7:0] p_Result_0_50_reg_5949;
wire   [7:0] kernels_load_0_51_phi_fu_3617_p3;
reg  signed [7:0] kernels_load_0_51_phi_reg_5954;
wire   [15:0] tmp_23_0_51_fu_3651_p2;
reg   [15:0] tmp_23_0_51_reg_5959;
reg  signed [7:0] p_Result_0_52_reg_5964;
wire   [7:0] kernels_load_0_53_phi_fu_3667_p3;
reg  signed [7:0] kernels_load_0_53_phi_reg_5969;
wire   [15:0] tmp_23_0_53_fu_3701_p2;
reg   [15:0] tmp_23_0_53_reg_5974;
reg  signed [7:0] p_Result_0_54_reg_5979;
wire   [7:0] kernels_load_0_55_phi_fu_3717_p3;
reg  signed [7:0] kernels_load_0_55_phi_reg_5984;
wire   [15:0] tmp_23_0_55_fu_3751_p2;
reg   [15:0] tmp_23_0_55_reg_5989;
reg  signed [7:0] p_Result_0_56_reg_5994;
wire   [7:0] kernels_load_0_57_phi_fu_3767_p3;
reg  signed [7:0] kernels_load_0_57_phi_reg_5999;
wire   [15:0] tmp_23_0_57_fu_3801_p2;
reg   [15:0] tmp_23_0_57_reg_6004;
reg  signed [7:0] p_Result_0_58_reg_6009;
wire   [7:0] kernels_load_0_59_phi_fu_3817_p3;
reg  signed [7:0] kernels_load_0_59_phi_reg_6014;
wire   [15:0] tmp_23_0_59_fu_3851_p2;
reg   [15:0] tmp_23_0_59_reg_6019;
wire   [15:0] tmp_23_0_60_fu_3883_p2;
reg   [15:0] tmp_23_0_60_reg_6024;
reg  signed [7:0] p_Result_0_61_reg_6029;
wire   [7:0] kernels_load_0_62_phi_fu_3899_p3;
reg  signed [7:0] kernels_load_0_62_phi_reg_6034;
reg  signed [7:0] p_Result_0_62_reg_6039;
wire   [7:0] kernels_load_0_63_phi_fu_3917_p3;
reg  signed [7:0] kernels_load_0_63_phi_reg_6044;
wire   [0:0] tmp_9_fu_3925_p2;
reg   [0:0] ap_reg_pp0_iter2_tmp_9_reg_6049;
(* use_dsp48 = "no" *) wire   [15:0] tmp3_fu_4311_p2;
reg   [15:0] tmp3_reg_6053;
(* use_dsp48 = "no" *) wire   [15:0] tmp6_fu_4315_p2;
reg   [15:0] tmp6_reg_6058;
wire  signed [15:0] grp_fu_4667_p3;
reg  signed [15:0] tmp8_reg_6063;
reg    ap_enable_reg_pp0_iter2;
wire  signed [15:0] grp_fu_4674_p3;
reg  signed [15:0] tmp9_reg_6068;
(* use_dsp48 = "no" *) wire   [15:0] tmp13_fu_4319_p2;
reg   [15:0] tmp13_reg_6073;
(* use_dsp48 = "no" *) wire   [15:0] tmp18_fu_4323_p2;
reg   [15:0] tmp18_reg_6078;
(* use_dsp48 = "no" *) wire   [15:0] tmp21_fu_4327_p2;
reg   [15:0] tmp21_reg_6083;
wire  signed [15:0] grp_fu_4637_p3;
reg  signed [15:0] tmp23_reg_6088;
wire  signed [15:0] grp_fu_4644_p3;
reg  signed [15:0] tmp24_reg_6093;
(* use_dsp48 = "no" *) wire   [15:0] tmp28_fu_4331_p2;
reg   [15:0] tmp28_reg_6098;
wire  signed [15:0] grp_fu_4491_p3;
reg  signed [15:0] tmp32_reg_6103;
wire  signed [15:0] grp_fu_4498_p3;
reg  signed [15:0] tmp33_reg_6108;
(* use_dsp48 = "no" *) wire   [15:0] tmp37_fu_4335_p2;
reg   [15:0] tmp37_reg_6113;
wire  signed [15:0] grp_fu_4521_p3;
reg  signed [15:0] tmp39_reg_6118;
wire  signed [15:0] grp_fu_4528_p3;
reg  signed [15:0] tmp40_reg_6123;
(* use_dsp48 = "no" *) wire   [15:0] tmp44_fu_4339_p2;
reg   [15:0] tmp44_reg_6128;
(* use_dsp48 = "no" *) wire   [15:0] tmp49_fu_4343_p2;
reg   [15:0] tmp49_reg_6133;
(* use_dsp48 = "no" *) wire   [15:0] tmp52_fu_4347_p2;
reg   [15:0] tmp52_reg_6138;
wire  signed [15:0] grp_fu_4583_p3;
reg  signed [15:0] tmp54_reg_6143;
wire  signed [15:0] grp_fu_4590_p3;
reg  signed [15:0] tmp55_reg_6148;
(* use_dsp48 = "no" *) wire   [15:0] tmp59_fu_4351_p2;
reg   [15:0] tmp59_reg_6153;
wire   [15:0] results_0_fu_4448_p2;
reg   [15:0] results_0_reg_6158;
reg    ap_enable_reg_pp0_iter0;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter3;
wire   [511:0] grp_reg_APP_Mult_Data_s_fu_1971_ap_return_0;
wire   [0:0] grp_reg_APP_Mult_Data_s_fu_1971_ap_return_1;
reg    grp_reg_APP_Mult_Data_s_fu_1971_ap_ce;
reg    ap_predicate_op422_call_state2;
reg   [0:0] ap_phi_mux_reg_input_data_1_be_phi_fu_1291_p4;
reg   [0:0] ap_phi_mux_reg_input_data_1_phi_fu_1070_p4;
reg   [511:0] ap_phi_mux_reg_input_data_be_phi_fu_1304_p4;
reg   [511:0] ap_phi_mux_reg_input_data_phi_fu_1082_p4;
reg   [31:0] ap_phi_mux_input_param_cnt_phi_fu_1094_p4;
reg   [31:0] ap_phi_mux_input_param_cnt_be_phi_fu_1317_p4;
reg   [0:0] ap_phi_mux_param_ready_be_phi_fu_1330_p4;
reg   [7:0] ap_phi_mux_phase_phi_fu_1118_p4;
reg   [7:0] ap_phi_mux_phase_be_phi_fu_1343_p4;
reg   [0:0] ap_phi_mux_reset_be_phi_fu_1356_p4;
reg   [0:0] ap_phi_mux_data_out_eop_phi_fu_1142_p6;
reg   [0:0] ap_phi_reg_pp0_iter1_data_out_eop_reg_1138;
wire   [0:0] ap_phi_reg_pp0_iter0_data_out_eop_reg_1138;
reg   [511:0] ap_phi_mux_p_Val2_s_phi_fu_1156_p6;
reg   [511:0] ap_phi_reg_pp0_iter1_p_Val2_s_reg_1153;
wire   [511:0] ap_phi_reg_pp0_iter0_p_Val2_s_reg_1153;
reg   [7:0] ap_phi_mux_phase_1_phi_fu_1169_p6;
reg   [7:0] ap_phi_reg_pp0_iter1_phase_1_reg_1166;
wire   [7:0] ap_phi_reg_pp0_iter0_phase_1_reg_1166;
reg   [0:0] ap_phi_mux_reg_input_data_1_2_phi_fu_1183_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_reg_input_data_1_2_reg_1180;
reg   [511:0] ap_phi_mux_reg_input_data_0_2_phi_fu_1203_p10;
wire   [511:0] ap_phi_reg_pp0_iter1_reg_input_data_0_2_reg_1200;
reg   [31:0] ap_phi_mux_input_param_cnt_1_phi_fu_1223_p10;
wire   [31:0] ap_phi_reg_pp0_iter1_input_param_cnt_1_reg_1220;
reg   [0:0] ap_phi_mux_param_ready_2_phi_fu_1242_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_param_ready_2_reg_1239;
wire   [0:0] tmp_s_fu_2059_p2;
reg   [7:0] ap_phi_mux_phase_4_phi_fu_1261_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_phase_4_reg_1258;
wire   [7:0] tmp_7_fu_3931_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_reset_1_reg_1277;
reg   [0:0] ap_phi_reg_pp0_iter1_reset_1_reg_1277;
wire   [0:0] ap_phi_reg_pp0_iter1_reg_input_data_1_be_reg_1287;
wire   [511:0] ap_phi_reg_pp0_iter1_reg_input_data_be_reg_1300;
wire   [31:0] ap_phi_reg_pp0_iter1_input_param_cnt_be_reg_1313;
wire   [0:0] ap_phi_reg_pp0_iter1_param_ready_be_reg_1326;
wire   [7:0] ap_phi_reg_pp0_iter1_phase_be_reg_1339;
wire   [0:0] p_reset_1_fu_3959_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_reset_be_reg_1352;
reg    app_conv_mult_1_param_V_val0_update;
reg    ap_condition_669;
wire   [0:0] empty_n_nbread_fu_1006_p5_0;
reg    app_conv_mult_1_input_data_V_eop0_update;
wire   [0:0] empty_n_1_nbread_fu_1018_p3_0;
reg    app_conv_mult_2_param_V_val1_update;
reg    ap_block_pp0_stage0_01001;
reg    app_conv_mult_2_input_data_V_eop1_update;
reg    app_conv_row_reduce_1_input_data_V_id1_update;
reg   [7:0] tmp_val_fu_476;
reg   [7:0] tmp_val_1_fu_480;
reg   [7:0] tmp_val_2_fu_484;
reg   [7:0] tmp_val_3_fu_488;
reg   [7:0] tmp_val_4_fu_492;
reg   [7:0] tmp_val_5_fu_496;
reg   [7:0] tmp_val_6_fu_500;
reg   [7:0] tmp_val_7_fu_504;
reg   [7:0] tmp_val_8_fu_508;
reg   [7:0] tmp_val_9_fu_512;
reg   [7:0] tmp_val_10_fu_516;
reg   [7:0] tmp_val_11_fu_520;
reg   [7:0] tmp_val_12_fu_524;
reg   [7:0] tmp_val_13_fu_528;
reg   [7:0] tmp_val_14_fu_532;
reg   [7:0] tmp_val_15_fu_536;
reg   [7:0] tmp_val_16_fu_540;
reg   [7:0] tmp_val_17_fu_544;
reg   [7:0] tmp_val_18_fu_548;
reg   [7:0] tmp_val_19_fu_552;
reg   [7:0] tmp_val_20_fu_556;
reg   [7:0] tmp_val_21_fu_560;
reg   [7:0] tmp_val_22_fu_564;
reg   [7:0] tmp_val_23_fu_568;
reg   [7:0] tmp_val_24_fu_572;
reg   [7:0] tmp_val_25_fu_576;
reg   [7:0] tmp_val_26_fu_580;
reg   [7:0] tmp_val_27_fu_584;
reg   [7:0] tmp_val_28_fu_588;
reg   [7:0] tmp_val_29_fu_592;
reg   [7:0] tmp_val_30_fu_596;
reg   [7:0] tmp_val_31_fu_600;
reg   [7:0] tmp_val_32_fu_604;
reg   [7:0] tmp_val_33_fu_608;
reg   [7:0] tmp_val_34_fu_612;
reg   [7:0] tmp_val_35_fu_616;
reg   [7:0] tmp_val_36_fu_620;
reg   [7:0] tmp_val_37_fu_624;
reg   [7:0] tmp_val_38_fu_628;
reg   [7:0] tmp_val_39_fu_632;
reg   [7:0] tmp_val_40_fu_636;
reg   [7:0] tmp_val_41_fu_640;
reg   [7:0] tmp_val_42_fu_644;
reg   [7:0] tmp_val_43_fu_648;
reg   [7:0] tmp_val_44_fu_652;
reg   [7:0] tmp_val_45_fu_656;
reg   [7:0] tmp_val_46_fu_660;
reg   [7:0] tmp_val_47_fu_664;
reg   [7:0] tmp_val_48_fu_668;
reg   [7:0] tmp_val_49_fu_672;
reg   [7:0] tmp_val_50_fu_676;
reg   [7:0] tmp_val_51_fu_680;
reg   [7:0] tmp_val_52_fu_684;
reg   [7:0] tmp_val_53_fu_688;
reg   [7:0] tmp_val_54_fu_692;
reg   [7:0] tmp_val_55_fu_696;
reg   [7:0] tmp_val_56_fu_700;
reg   [7:0] tmp_val_57_fu_704;
reg   [7:0] tmp_val_58_fu_708;
reg   [7:0] tmp_val_59_fu_712;
reg   [7:0] tmp_val_60_fu_716;
reg   [7:0] tmp_val_61_fu_720;
reg   [7:0] tmp_val_62_fu_724;
reg   [7:0] tmp_val_63_fu_728;
reg   [7:0] tmp_val_64_fu_732;
reg   [7:0] tmp_val_65_fu_736;
reg   [7:0] tmp_val_66_fu_740;
reg   [7:0] tmp_val_67_fu_744;
reg   [7:0] tmp_val_68_fu_748;
reg   [7:0] tmp_val_69_fu_752;
reg   [7:0] tmp_val_70_fu_756;
reg   [7:0] tmp_val_71_fu_760;
reg   [7:0] tmp_val_72_fu_764;
reg   [7:0] tmp_val_73_fu_768;
reg   [7:0] tmp_val_74_fu_772;
reg   [7:0] tmp_val_75_fu_776;
reg   [7:0] tmp_val_76_fu_780;
reg   [7:0] tmp_val_77_fu_784;
reg   [7:0] tmp_val_78_fu_788;
reg   [7:0] tmp_val_79_fu_792;
reg   [7:0] tmp_val_80_fu_796;
reg   [7:0] tmp_val_81_fu_800;
reg   [7:0] tmp_val_82_fu_804;
reg   [7:0] tmp_val_83_fu_808;
reg   [7:0] tmp_val_84_fu_812;
reg   [7:0] tmp_val_85_fu_816;
reg   [7:0] tmp_val_86_fu_820;
reg   [7:0] tmp_val_87_fu_824;
reg   [7:0] tmp_val_88_fu_828;
reg   [7:0] tmp_val_89_fu_832;
reg   [7:0] tmp_val_90_fu_836;
reg   [7:0] tmp_val_91_fu_840;
reg   [7:0] tmp_val_92_fu_844;
reg   [7:0] tmp_val_93_fu_848;
reg   [7:0] tmp_val_94_fu_852;
reg   [7:0] tmp_val_95_fu_856;
reg   [7:0] tmp_val_96_fu_860;
reg   [7:0] tmp_val_97_fu_864;
reg   [7:0] tmp_val_98_fu_868;
reg   [7:0] tmp_val_99_fu_872;
reg   [7:0] tmp_val_100_fu_876;
reg   [7:0] tmp_val_101_fu_880;
reg   [7:0] tmp_val_102_fu_884;
reg   [7:0] tmp_val_103_fu_888;
reg   [7:0] tmp_val_104_fu_892;
reg   [7:0] tmp_val_105_fu_896;
reg   [7:0] tmp_val_106_fu_900;
reg   [7:0] tmp_val_107_fu_904;
reg   [7:0] tmp_val_108_fu_908;
reg   [7:0] tmp_val_109_fu_912;
reg   [7:0] tmp_val_110_fu_916;
reg   [7:0] tmp_val_111_fu_920;
reg   [7:0] tmp_val_112_fu_924;
reg   [7:0] tmp_val_113_fu_928;
reg   [7:0] tmp_val_114_fu_932;
reg   [7:0] tmp_val_115_fu_936;
reg   [7:0] tmp_val_116_fu_940;
reg   [7:0] tmp_val_117_fu_944;
reg   [7:0] tmp_val_118_fu_948;
reg   [7:0] tmp_val_119_fu_952;
reg   [7:0] tmp_val_120_fu_956;
reg   [7:0] tmp_val_121_fu_960;
reg   [7:0] tmp_val_122_fu_964;
reg   [7:0] tmp_val_123_fu_968;
reg   [7:0] tmp_val_124_fu_972;
reg   [7:0] tmp_val_125_fu_976;
reg   [7:0] tmp_val_126_fu_980;
reg   [7:0] tmp_val_127_fu_984;
reg   [15:0] results_1_fu_988;
wire   [15:0] results_1_2_fu_4466_p3;
reg   [15:0] results_1_3_fu_992;
wire   [15:0] results_1_1_fu_4460_p3;
reg   [31:0] reset_cnt_fu_996;
wire   [31:0] p_s_fu_3966_p3;
wire   [7:0] tmp_13_fu_2411_p1;
wire   [7:0] kernels_load_0_0_phi_fu_2419_p3;
wire  signed [7:0] tmp_11_fu_2431_p0;
wire  signed [7:0] tmp_11_fu_2431_p1;
wire   [7:0] p_Result_0_1_fu_2437_p4;
wire   [7:0] kernels_load_0_1_phi_fu_2451_p3;
wire  signed [7:0] tmp_23_0_1_fu_2463_p0;
wire  signed [7:0] tmp_23_0_1_fu_2463_p1;
wire   [7:0] p_Result_0_3_fu_2479_p4;
wire   [7:0] kernels_load_0_3_phi_fu_2493_p3;
wire  signed [7:0] tmp_23_0_3_fu_2505_p0;
wire  signed [7:0] tmp_23_0_3_fu_2505_p1;
wire   [7:0] p_Result_0_5_fu_2521_p4;
wire   [7:0] kernels_load_0_5_phi_fu_2535_p3;
wire  signed [7:0] tmp_23_0_5_fu_2547_p0;
wire  signed [7:0] tmp_23_0_5_fu_2547_p1;
wire   [7:0] p_Result_0_7_fu_2571_p4;
wire   [7:0] kernels_load_0_7_phi_fu_2585_p3;
wire  signed [7:0] tmp_23_0_7_fu_2597_p0;
wire  signed [7:0] tmp_23_0_7_fu_2597_p1;
wire   [7:0] p_Result_0_9_fu_2621_p4;
wire   [7:0] kernels_load_0_9_phi_fu_2635_p3;
wire  signed [7:0] tmp_23_0_9_fu_2647_p0;
wire  signed [7:0] tmp_23_0_9_fu_2647_p1;
wire   [7:0] p_Result_0_10_fu_2663_p4;
wire   [7:0] kernels_load_0_11_phi_fu_2677_p3;
wire  signed [7:0] tmp_23_0_10_fu_2689_p0;
wire  signed [7:0] tmp_23_0_10_fu_2689_p1;
wire   [7:0] p_Result_0_12_fu_2705_p4;
wire   [7:0] kernels_load_0_13_phi_fu_2719_p3;
wire  signed [7:0] tmp_23_0_12_fu_2731_p0;
wire  signed [7:0] tmp_23_0_12_fu_2731_p1;
wire   [7:0] p_Result_0_14_fu_2755_p4;
wire   [7:0] kernels_load_0_15_phi_fu_2769_p3;
wire  signed [7:0] tmp_23_0_14_fu_2781_p0;
wire  signed [7:0] tmp_23_0_14_fu_2781_p1;
wire   [7:0] p_Result_0_16_fu_2805_p4;
wire   [7:0] kernels_load_0_17_phi_fu_2819_p3;
wire  signed [7:0] tmp_23_0_16_fu_2831_p0;
wire  signed [7:0] tmp_23_0_16_fu_2831_p1;
wire   [7:0] p_Result_0_18_fu_2855_p4;
wire   [7:0] kernels_load_0_19_phi_fu_2869_p3;
wire  signed [7:0] tmp_23_0_18_fu_2881_p0;
wire  signed [7:0] tmp_23_0_18_fu_2881_p1;
wire   [7:0] p_Result_0_20_fu_2905_p4;
wire   [7:0] kernels_load_0_21_phi_fu_2919_p3;
wire  signed [7:0] tmp_23_0_20_fu_2931_p0;
wire  signed [7:0] tmp_23_0_20_fu_2931_p1;
wire   [7:0] p_Result_0_22_fu_2955_p4;
wire   [7:0] kernels_load_0_23_phi_fu_2969_p3;
wire  signed [7:0] tmp_23_0_22_fu_2981_p0;
wire  signed [7:0] tmp_23_0_22_fu_2981_p1;
wire   [7:0] p_Result_0_24_fu_3005_p4;
wire   [7:0] kernels_load_0_25_phi_fu_3019_p3;
wire  signed [7:0] tmp_23_0_24_fu_3031_p0;
wire  signed [7:0] tmp_23_0_24_fu_3031_p1;
wire   [7:0] p_Result_0_26_fu_3047_p4;
wire   [7:0] kernels_load_0_27_phi_fu_3061_p3;
wire  signed [7:0] tmp_23_0_26_fu_3073_p0;
wire  signed [7:0] tmp_23_0_26_fu_3073_p1;
wire   [7:0] p_Result_0_28_fu_3089_p4;
wire   [7:0] kernels_load_0_29_phi_fu_3103_p3;
wire  signed [7:0] tmp_23_0_28_fu_3115_p0;
wire  signed [7:0] tmp_23_0_28_fu_3115_p1;
wire   [7:0] p_Result_0_31_fu_3157_p4;
wire   [7:0] kernels_load_0_32_phi_fu_3171_p3;
wire  signed [7:0] tmp_23_0_31_fu_3183_p0;
wire  signed [7:0] tmp_23_0_31_fu_3183_p1;
wire   [7:0] p_Result_0_33_fu_3207_p4;
wire   [7:0] kernels_load_0_34_phi_fu_3221_p3;
wire  signed [7:0] tmp_23_0_33_fu_3233_p0;
wire  signed [7:0] tmp_23_0_33_fu_3233_p1;
wire   [7:0] p_Result_0_35_fu_3257_p4;
wire   [7:0] kernels_load_0_36_phi_fu_3271_p3;
wire  signed [7:0] tmp_23_0_35_fu_3283_p0;
wire  signed [7:0] tmp_23_0_35_fu_3283_p1;
wire   [7:0] p_Result_0_37_fu_3307_p4;
wire   [7:0] kernels_load_0_38_phi_fu_3321_p3;
wire  signed [7:0] tmp_23_0_37_fu_3333_p0;
wire  signed [7:0] tmp_23_0_37_fu_3333_p1;
wire   [7:0] p_Result_0_39_fu_3349_p4;
wire   [7:0] kernels_load_0_40_phi_fu_3363_p3;
wire  signed [7:0] tmp_23_0_39_fu_3375_p0;
wire  signed [7:0] tmp_23_0_39_fu_3375_p1;
wire   [7:0] p_Result_0_41_fu_3391_p4;
wire   [7:0] kernels_load_0_42_phi_fu_3405_p3;
wire  signed [7:0] tmp_23_0_41_fu_3417_p0;
wire  signed [7:0] tmp_23_0_41_fu_3417_p1;
wire   [7:0] p_Result_0_43_fu_3441_p4;
wire   [7:0] kernels_load_0_44_phi_fu_3455_p3;
wire  signed [7:0] tmp_23_0_43_fu_3467_p0;
wire  signed [7:0] tmp_23_0_43_fu_3467_p1;
wire   [7:0] p_Result_0_45_fu_3491_p4;
wire   [7:0] kernels_load_0_46_phi_fu_3505_p3;
wire  signed [7:0] tmp_23_0_45_fu_3517_p0;
wire  signed [7:0] tmp_23_0_45_fu_3517_p1;
wire   [7:0] p_Result_0_47_fu_3533_p4;
wire   [7:0] kernels_load_0_48_phi_fu_3547_p3;
wire  signed [7:0] tmp_23_0_47_fu_3559_p0;
wire  signed [7:0] tmp_23_0_47_fu_3559_p1;
wire   [7:0] p_Result_0_49_fu_3575_p4;
wire   [7:0] kernels_load_0_50_phi_fu_3589_p3;
wire  signed [7:0] tmp_23_0_49_fu_3601_p0;
wire  signed [7:0] tmp_23_0_49_fu_3601_p1;
wire   [7:0] p_Result_0_51_fu_3625_p4;
wire   [7:0] kernels_load_0_52_phi_fu_3639_p3;
wire  signed [7:0] tmp_23_0_51_fu_3651_p0;
wire  signed [7:0] tmp_23_0_51_fu_3651_p1;
wire   [7:0] p_Result_0_53_fu_3675_p4;
wire   [7:0] kernels_load_0_54_phi_fu_3689_p3;
wire  signed [7:0] tmp_23_0_53_fu_3701_p0;
wire  signed [7:0] tmp_23_0_53_fu_3701_p1;
wire   [7:0] p_Result_0_55_fu_3725_p4;
wire   [7:0] kernels_load_0_56_phi_fu_3739_p3;
wire  signed [7:0] tmp_23_0_55_fu_3751_p0;
wire  signed [7:0] tmp_23_0_55_fu_3751_p1;
wire   [7:0] p_Result_0_57_fu_3775_p4;
wire   [7:0] kernels_load_0_58_phi_fu_3789_p3;
wire  signed [7:0] tmp_23_0_57_fu_3801_p0;
wire  signed [7:0] tmp_23_0_57_fu_3801_p1;
wire   [7:0] p_Result_0_59_fu_3825_p4;
wire   [7:0] kernels_load_0_60_phi_fu_3839_p3;
wire  signed [7:0] tmp_23_0_59_fu_3851_p0;
wire  signed [7:0] tmp_23_0_59_fu_3851_p1;
wire   [7:0] p_Result_0_60_fu_3857_p4;
wire   [7:0] kernels_load_0_61_phi_fu_3871_p3;
wire  signed [7:0] tmp_23_0_60_fu_3883_p0;
wire  signed [7:0] tmp_23_0_60_fu_3883_p1;
wire   [31:0] reset_cnt_1_fu_3941_p2;
wire   [0:0] tmp_3_fu_3947_p2;
wire   [0:0] not_s_fu_3953_p2;
wire  signed [7:0] kernels_load_0_2_phi_fu_4042_p3;
wire  signed [7:0] kernels_load_0_4_phi_fu_4056_p3;
wire  signed [7:0] kernels_load_0_10_phi_fu_4082_p3;
wire  signed [7:0] kernels_load_0_12_phi_fu_4096_p3;
wire  signed [7:0] kernels_load_0_26_phi_fu_4146_p3;
wire  signed [7:0] kernels_load_0_28_phi_fu_4160_p3;
wire  signed [7:0] kernels_load_0_39_phi_fu_4204_p3;
wire  signed [7:0] kernels_load_0_41_phi_fu_4218_p3;
wire  signed [7:0] kernels_load_0_47_phi_fu_4244_p3;
wire  signed [7:0] kernels_load_0_49_phi_fu_4258_p3;
wire  signed [15:0] grp_fu_4713_p3;
wire  signed [15:0] grp_fu_4721_p3;
wire  signed [15:0] grp_fu_4705_p3;
wire  signed [15:0] grp_fu_4697_p3;
wire  signed [15:0] grp_fu_4689_p3;
wire  signed [15:0] grp_fu_4681_p3;
wire  signed [15:0] grp_fu_4613_p3;
wire  signed [15:0] grp_fu_4605_p3;
wire  signed [15:0] grp_fu_4629_p3;
wire  signed [15:0] grp_fu_4621_p3;
wire  signed [15:0] grp_fu_4659_p3;
wire  signed [15:0] grp_fu_4651_p3;
wire  signed [15:0] grp_fu_4513_p3;
wire  signed [15:0] grp_fu_4505_p3;
wire  signed [15:0] grp_fu_4543_p3;
wire  signed [15:0] grp_fu_4535_p3;
wire  signed [15:0] grp_fu_4559_p3;
wire  signed [15:0] grp_fu_4551_p3;
wire  signed [15:0] grp_fu_4575_p3;
wire  signed [15:0] grp_fu_4567_p3;
wire  signed [15:0] grp_fu_4729_p3;
wire  signed [15:0] grp_fu_4597_p3;
(* use_dsp48 = "no" *) wire   [15:0] tmp10_fu_4359_p2;
wire   [15:0] tmp14_fu_4363_p2;
wire   [15:0] tmp7_fu_4355_p2;
(* use_dsp48 = "no" *) wire   [15:0] tmp25_fu_4378_p2;
wire   [15:0] tmp29_fu_4382_p2;
wire   [15:0] tmp22_fu_4374_p2;
wire   [15:0] tmp30_fu_4387_p2;
wire   [15:0] tmp15_fu_4368_p2;
(* use_dsp48 = "no" *) wire   [15:0] tmp34_fu_4399_p2;
(* use_dsp48 = "no" *) wire   [15:0] tmp41_fu_4408_p2;
wire   [15:0] tmp45_fu_4412_p2;
wire   [15:0] tmp38_fu_4403_p2;
(* use_dsp48 = "no" *) wire   [15:0] tmp56_fu_4427_p2;
wire   [15:0] tmp60_fu_4431_p2;
wire   [15:0] tmp53_fu_4423_p2;
wire   [15:0] tmp61_fu_4436_p2;
wire   [15:0] tmp46_fu_4417_p2;
wire   [15:0] tmp62_fu_4442_p2;
wire   [15:0] tmp31_fu_4393_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_3238;
reg    ap_condition_99;
reg    ap_condition_578;
reg    ap_condition_574;
reg    ap_condition_125;
reg    ap_condition_568;
reg    ap_condition_549;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

reg_APP_Mult_Data_s grp_reg_APP_Mult_Data_s_fu_1971(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_data_V_write(app_conv_mult_1_input_data_V_data_V_dout),
    .agg_result_eop_write(app_conv_mult_1_input_data_V_eop_dout),
    .ap_return_0(grp_reg_APP_Mult_Data_s_fu_1971_ap_return_0),
    .ap_return_1(grp_reg_APP_Mult_Data_s_fu_1971_ap_return_1),
    .ap_ce(grp_reg_APP_Mult_Data_s_fu_1971_ap_ce)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U3(
    .din0(kernels_load_0_2_phi_fu_4042_p3),
    .din1(p_Result_0_2_reg_5629),
    .din2(tmp_23_0_1_reg_5624),
    .dout(grp_fu_4491_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U4(
    .din0(kernels_load_0_4_phi_fu_4056_p3),
    .din1(p_Result_0_4_reg_5639),
    .din2(tmp_11_reg_5619),
    .dout(grp_fu_4498_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U5(
    .din0(kernels_load_0_6_phi_reg_5654),
    .din1(p_Result_0_6_reg_5649),
    .din2(tmp_23_0_3_reg_5634),
    .dout(grp_fu_4505_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U6(
    .din0(kernels_load_0_8_phi_reg_5669),
    .din1(p_Result_0_8_reg_5664),
    .din2(tmp_23_0_5_reg_5644),
    .dout(grp_fu_4513_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U7(
    .din0(kernels_load_0_10_phi_fu_4082_p3),
    .din1(p_Result_0_s_reg_5679),
    .din2(tmp_23_0_7_reg_5659),
    .dout(grp_fu_4521_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U8(
    .din0(kernels_load_0_12_phi_fu_4096_p3),
    .din1(p_Result_0_11_reg_5689),
    .din2(tmp_23_0_9_reg_5674),
    .dout(grp_fu_4528_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U9(
    .din0(kernels_load_0_14_phi_reg_5704),
    .din1(p_Result_0_13_reg_5699),
    .din2(tmp_23_0_10_reg_5684),
    .dout(grp_fu_4535_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U10(
    .din0(kernels_load_0_16_phi_reg_5719),
    .din1(p_Result_0_15_reg_5714),
    .din2(tmp_23_0_12_reg_5694),
    .dout(grp_fu_4543_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U11(
    .din0(kernels_load_0_18_phi_reg_5734),
    .din1(p_Result_0_17_reg_5729),
    .din2(tmp_23_0_14_reg_5709),
    .dout(grp_fu_4551_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U12(
    .din0(kernels_load_0_20_phi_reg_5749),
    .din1(p_Result_0_19_reg_5744),
    .din2(tmp_23_0_16_reg_5724),
    .dout(grp_fu_4559_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U13(
    .din0(kernels_load_0_22_phi_reg_5764),
    .din1(p_Result_0_21_reg_5759),
    .din2(tmp_23_0_18_reg_5739),
    .dout(grp_fu_4567_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U14(
    .din0(kernels_load_0_24_phi_reg_5779),
    .din1(p_Result_0_23_reg_5774),
    .din2(tmp_23_0_20_reg_5754),
    .dout(grp_fu_4575_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U15(
    .din0(kernels_load_0_26_phi_fu_4146_p3),
    .din1(p_Result_0_25_reg_5789),
    .din2(tmp_23_0_22_reg_5769),
    .dout(grp_fu_4583_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U16(
    .din0(kernels_load_0_28_phi_fu_4160_p3),
    .din1(p_Result_0_27_reg_5799),
    .din2(tmp_23_0_24_reg_5784),
    .dout(grp_fu_4590_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U17(
    .din0(kernels_load_0_30_phi_reg_5814),
    .din1(p_Result_0_29_reg_5809),
    .din2(tmp_23_0_26_reg_5794),
    .dout(grp_fu_4597_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U18(
    .din0(kernels_load_0_31_phi_reg_5824),
    .din1(p_Result_0_30_reg_5819),
    .din2(tmp_23_0_31_reg_5829),
    .dout(grp_fu_4605_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U19(
    .din0(kernels_load_0_33_phi_reg_5839),
    .din1(p_Result_0_32_reg_5834),
    .din2(tmp_23_0_33_reg_5844),
    .dout(grp_fu_4613_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U20(
    .din0(kernels_load_0_35_phi_reg_5854),
    .din1(p_Result_0_34_reg_5849),
    .din2(tmp_23_0_35_reg_5859),
    .dout(grp_fu_4621_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U21(
    .din0(kernels_load_0_37_phi_reg_5869),
    .din1(p_Result_0_36_reg_5864),
    .din2(tmp_23_0_37_reg_5874),
    .dout(grp_fu_4629_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U22(
    .din0(kernels_load_0_39_phi_fu_4204_p3),
    .din1(p_Result_0_38_reg_5879),
    .din2(tmp_23_0_39_reg_5884),
    .dout(grp_fu_4637_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U23(
    .din0(kernels_load_0_41_phi_fu_4218_p3),
    .din1(p_Result_0_40_reg_5889),
    .din2(tmp_23_0_41_reg_5894),
    .dout(grp_fu_4644_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U24(
    .din0(kernels_load_0_43_phi_reg_5904),
    .din1(p_Result_0_42_reg_5899),
    .din2(tmp_23_0_43_reg_5909),
    .dout(grp_fu_4651_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U25(
    .din0(kernels_load_0_45_phi_reg_5919),
    .din1(p_Result_0_44_reg_5914),
    .din2(tmp_23_0_45_reg_5924),
    .dout(grp_fu_4659_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U26(
    .din0(kernels_load_0_47_phi_fu_4244_p3),
    .din1(p_Result_0_46_reg_5929),
    .din2(tmp_23_0_47_reg_5934),
    .dout(grp_fu_4667_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U27(
    .din0(kernels_load_0_49_phi_fu_4258_p3),
    .din1(p_Result_0_48_reg_5939),
    .din2(tmp_23_0_49_reg_5944),
    .dout(grp_fu_4674_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U28(
    .din0(kernels_load_0_51_phi_reg_5954),
    .din1(p_Result_0_50_reg_5949),
    .din2(tmp_23_0_51_reg_5959),
    .dout(grp_fu_4681_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U29(
    .din0(kernels_load_0_53_phi_reg_5969),
    .din1(p_Result_0_52_reg_5964),
    .din2(tmp_23_0_53_reg_5974),
    .dout(grp_fu_4689_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U30(
    .din0(kernels_load_0_55_phi_reg_5984),
    .din1(p_Result_0_54_reg_5979),
    .din2(tmp_23_0_55_reg_5989),
    .dout(grp_fu_4697_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U31(
    .din0(kernels_load_0_57_phi_reg_5999),
    .din1(p_Result_0_56_reg_5994),
    .din2(tmp_23_0_57_reg_6004),
    .dout(grp_fu_4705_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U32(
    .din0(kernels_load_0_59_phi_reg_6014),
    .din1(p_Result_0_58_reg_6009),
    .din2(tmp_23_0_59_reg_6019),
    .dout(grp_fu_4713_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U33(
    .din0(kernels_load_0_62_phi_reg_6034),
    .din1(p_Result_0_61_reg_6029),
    .din2(tmp_23_0_60_reg_6024),
    .dout(grp_fu_4721_p3)
);

app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_1_mac_muladd_8s_8s_16ns_16_1_1_U34(
    .din0(kernels_load_0_63_phi_reg_6044),
    .din1(p_Result_0_62_reg_6039),
    .din2(tmp_23_0_28_reg_5804),
    .dout(grp_fu_4729_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_574)) begin
        if ((1'b1 == ap_condition_578)) begin
            ap_phi_reg_pp0_iter1_data_out_eop_reg_1138 <= ap_phi_mux_reg_input_data_1_phi_fu_1070_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_out_eop_reg_1138 <= ap_phi_reg_pp0_iter0_data_out_eop_reg_1138;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_574)) begin
        if ((1'b1 == ap_condition_578)) begin
            ap_phi_reg_pp0_iter1_p_Val2_s_reg_1153 <= ap_phi_mux_reg_input_data_phi_fu_1082_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_Val2_s_reg_1153 <= ap_phi_reg_pp0_iter0_p_Val2_s_reg_1153;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_574)) begin
        if ((1'b1 == ap_condition_578)) begin
            ap_phi_reg_pp0_iter1_phase_1_reg_1166 <= ap_phi_mux_phase_phi_fu_1118_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phase_1_reg_1166 <= ap_phi_reg_pp0_iter0_phase_1_reg_1166;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_574)) begin
        if (((empty_n_5_fu_1369_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_1277 <= reset_app_conv_mult_1_V_empty_n;
        end else if ((ap_phi_mux_reset_phi_fu_1130_p4 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_1277 <= ap_phi_mux_reset_phi_fu_1130_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_1277 <= ap_phi_reg_pp0_iter0_reset_1_reg_1277;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_549)) begin
        if ((1'b1 == ap_condition_568)) begin
            data_out_eop_reg_1138 <= reg_input_data_1_reg_1066;
        end else if ((1'b1 == ap_condition_125)) begin
            data_out_eop_reg_1138 <= grp_reg_APP_Mult_Data_s_fu_1971_ap_return_1;
        end else if ((1'b1 == 1'b1)) begin
            data_out_eop_reg_1138 <= ap_phi_reg_pp0_iter1_data_out_eop_reg_1138;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_param_cnt_reg_1090 <= ap_phi_mux_input_param_cnt_be_phi_fu_1317_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        input_param_cnt_reg_1090 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        param_ready_reg_1102 <= ap_phi_mux_param_ready_be_phi_fu_1330_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        param_ready_reg_1102 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        phase_reg_1114 <= ap_phi_mux_phase_be_phi_fu_1343_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phase_reg_1114 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((reset_reg_1126 == 1'd1) | (empty_n_5_reg_5524 == 1'd1)))) begin
        reset_cnt_fu_996 <= p_s_fu_3966_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reset_cnt_fu_996 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reset_reg_1126 <= ap_phi_mux_reset_be_phi_fu_1356_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reset_reg_1126 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_reg_pp0_iter1_empty_n_5_reg_5524 <= empty_n_5_reg_5524;
        ap_reg_pp0_iter1_param_ready_reg_1102 <= param_ready_reg_1102;
        ap_reg_pp0_iter1_reset_reg_1126 <= reset_reg_1126;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_reg_pp0_iter2_data_out_eop_reg_1138 <= data_out_eop_reg_1138;
        ap_reg_pp0_iter2_empty_n_5_reg_5524 <= ap_reg_pp0_iter1_empty_n_5_reg_5524;
        ap_reg_pp0_iter2_param_ready_reg_1102 <= ap_reg_pp0_iter1_param_ready_reg_1102;
        ap_reg_pp0_iter2_reset_reg_1126 <= ap_reg_pp0_iter1_reset_reg_1126;
        ap_reg_pp0_iter2_tmp_12_reg_5603 <= tmp_12_reg_5603;
        ap_reg_pp0_iter2_tmp_2_reg_5599 <= tmp_2_reg_5599;
        ap_reg_pp0_iter2_tmp_9_reg_6049 <= tmp_9_reg_6049;
        ap_reg_pp0_iter3_data_out_eop_reg_1138 <= ap_reg_pp0_iter2_data_out_eop_reg_1138;
        ap_reg_pp0_iter3_empty_n_5_reg_5524 <= ap_reg_pp0_iter2_empty_n_5_reg_5524;
        ap_reg_pp0_iter3_param_ready_reg_1102 <= ap_reg_pp0_iter2_param_ready_reg_1102;
        ap_reg_pp0_iter3_reset_reg_1126 <= ap_reg_pp0_iter2_reset_reg_1126;
        ap_reg_pp0_iter3_tmp_12_reg_5603 <= ap_reg_pp0_iter2_tmp_12_reg_5603;
        ap_reg_pp0_iter3_tmp_2_reg_5599 <= ap_reg_pp0_iter2_tmp_2_reg_5599;
        ap_reg_pp0_iter3_tmp_9_reg_6049 <= ap_reg_pp0_iter2_tmp_9_reg_6049;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        empty_n_3_reg_5529 <= empty_n_nbread_fu_1006_p5_0;
        tmp_idx_blk_reg_5533 <= app_conv_mult_1_param_V_idx_blk_dout;
        tmp_idx_dim_0_reg_5538 <= app_conv_mult_1_param_V_idx_dim_0_dout;
        tmp_idx_dim_1_reg_5543 <= app_conv_mult_1_param_V_idx_dim_1_dout;
        tmp_val_129_reg_5548 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_1_fu_1953_p2 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        empty_n_4_reg_5595 <= empty_n_1_nbread_fu_1018_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0))) begin
        empty_n_5_reg_5524 <= reset_app_conv_mult_1_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        input_param_cnt_2_reg_5585 <= input_param_cnt_2_fu_1947_p2;
        tmp_6_reg_5573 <= tmp_6_fu_1393_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (param_ready_reg_1102 == 1'd1) & (tmp_2_fu_2077_p2 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        kernels_load_0_14_phi_reg_5704 <= kernels_load_0_14_phi_fu_2747_p3;
        kernels_load_0_16_phi_reg_5719 <= kernels_load_0_16_phi_fu_2797_p3;
        kernels_load_0_18_phi_reg_5734 <= kernels_load_0_18_phi_fu_2847_p3;
        kernels_load_0_20_phi_reg_5749 <= kernels_load_0_20_phi_fu_2897_p3;
        kernels_load_0_22_phi_reg_5764 <= kernels_load_0_22_phi_fu_2947_p3;
        kernels_load_0_24_phi_reg_5779 <= kernels_load_0_24_phi_fu_2997_p3;
        kernels_load_0_30_phi_reg_5814 <= kernels_load_0_30_phi_fu_3131_p3;
        kernels_load_0_31_phi_reg_5824 <= kernels_load_0_31_phi_fu_3149_p3;
        kernels_load_0_33_phi_reg_5839 <= kernels_load_0_33_phi_fu_3199_p3;
        kernels_load_0_35_phi_reg_5854 <= kernels_load_0_35_phi_fu_3249_p3;
        kernels_load_0_37_phi_reg_5869 <= kernels_load_0_37_phi_fu_3299_p3;
        kernels_load_0_43_phi_reg_5904 <= kernels_load_0_43_phi_fu_3433_p3;
        kernels_load_0_45_phi_reg_5919 <= kernels_load_0_45_phi_fu_3483_p3;
        kernels_load_0_51_phi_reg_5954 <= kernels_load_0_51_phi_fu_3617_p3;
        kernels_load_0_53_phi_reg_5969 <= kernels_load_0_53_phi_fu_3667_p3;
        kernels_load_0_55_phi_reg_5984 <= kernels_load_0_55_phi_fu_3717_p3;
        kernels_load_0_57_phi_reg_5999 <= kernels_load_0_57_phi_fu_3767_p3;
        kernels_load_0_59_phi_reg_6014 <= kernels_load_0_59_phi_fu_3817_p3;
        kernels_load_0_62_phi_reg_6034 <= kernels_load_0_62_phi_fu_3899_p3;
        kernels_load_0_63_phi_reg_6044 <= kernels_load_0_63_phi_fu_3917_p3;
        kernels_load_0_6_phi_reg_5654 <= kernels_load_0_6_phi_fu_2563_p3;
        kernels_load_0_8_phi_reg_5669 <= kernels_load_0_8_phi_fu_2613_p3;
        p_Result_0_11_reg_5689 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[103:96]}};
        p_Result_0_13_reg_5699 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[119:112]}};
        p_Result_0_15_reg_5714 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[135:128]}};
        p_Result_0_17_reg_5729 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[151:144]}};
        p_Result_0_19_reg_5744 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[167:160]}};
        p_Result_0_21_reg_5759 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[183:176]}};
        p_Result_0_23_reg_5774 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[199:192]}};
        p_Result_0_25_reg_5789 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[215:208]}};
        p_Result_0_27_reg_5799 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[231:224]}};
        p_Result_0_29_reg_5809 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[247:240]}};
        p_Result_0_2_reg_5629 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[23:16]}};
        p_Result_0_30_reg_5819 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[255:248]}};
        p_Result_0_32_reg_5834 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[271:264]}};
        p_Result_0_34_reg_5849 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[287:280]}};
        p_Result_0_36_reg_5864 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[303:296]}};
        p_Result_0_38_reg_5879 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[319:312]}};
        p_Result_0_40_reg_5889 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[335:328]}};
        p_Result_0_42_reg_5899 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[351:344]}};
        p_Result_0_44_reg_5914 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[367:360]}};
        p_Result_0_46_reg_5929 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[383:376]}};
        p_Result_0_48_reg_5939 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[399:392]}};
        p_Result_0_4_reg_5639 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[39:32]}};
        p_Result_0_50_reg_5949 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[415:408]}};
        p_Result_0_52_reg_5964 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[431:424]}};
        p_Result_0_54_reg_5979 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[447:440]}};
        p_Result_0_56_reg_5994 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[463:456]}};
        p_Result_0_58_reg_6009 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[479:472]}};
        p_Result_0_61_reg_6029 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[503:496]}};
        p_Result_0_62_reg_6039 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[511:504]}};
        p_Result_0_6_reg_5649 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[55:48]}};
        p_Result_0_8_reg_5664 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[71:64]}};
        p_Result_0_s_reg_5679 <= {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[87:80]}};
        tmp_11_reg_5619 <= tmp_11_fu_2431_p2;
        tmp_12_reg_5603 <= tmp_12_fu_2407_p1;
        tmp_23_0_10_reg_5684 <= tmp_23_0_10_fu_2689_p2;
        tmp_23_0_12_reg_5694 <= tmp_23_0_12_fu_2731_p2;
        tmp_23_0_14_reg_5709 <= tmp_23_0_14_fu_2781_p2;
        tmp_23_0_16_reg_5724 <= tmp_23_0_16_fu_2831_p2;
        tmp_23_0_18_reg_5739 <= tmp_23_0_18_fu_2881_p2;
        tmp_23_0_1_reg_5624 <= tmp_23_0_1_fu_2463_p2;
        tmp_23_0_20_reg_5754 <= tmp_23_0_20_fu_2931_p2;
        tmp_23_0_22_reg_5769 <= tmp_23_0_22_fu_2981_p2;
        tmp_23_0_24_reg_5784 <= tmp_23_0_24_fu_3031_p2;
        tmp_23_0_26_reg_5794 <= tmp_23_0_26_fu_3073_p2;
        tmp_23_0_28_reg_5804 <= tmp_23_0_28_fu_3115_p2;
        tmp_23_0_31_reg_5829 <= tmp_23_0_31_fu_3183_p2;
        tmp_23_0_33_reg_5844 <= tmp_23_0_33_fu_3233_p2;
        tmp_23_0_35_reg_5859 <= tmp_23_0_35_fu_3283_p2;
        tmp_23_0_37_reg_5874 <= tmp_23_0_37_fu_3333_p2;
        tmp_23_0_39_reg_5884 <= tmp_23_0_39_fu_3375_p2;
        tmp_23_0_3_reg_5634 <= tmp_23_0_3_fu_2505_p2;
        tmp_23_0_41_reg_5894 <= tmp_23_0_41_fu_3417_p2;
        tmp_23_0_43_reg_5909 <= tmp_23_0_43_fu_3467_p2;
        tmp_23_0_45_reg_5924 <= tmp_23_0_45_fu_3517_p2;
        tmp_23_0_47_reg_5934 <= tmp_23_0_47_fu_3559_p2;
        tmp_23_0_49_reg_5944 <= tmp_23_0_49_fu_3601_p2;
        tmp_23_0_51_reg_5959 <= tmp_23_0_51_fu_3651_p2;
        tmp_23_0_53_reg_5974 <= tmp_23_0_53_fu_3701_p2;
        tmp_23_0_55_reg_5989 <= tmp_23_0_55_fu_3751_p2;
        tmp_23_0_57_reg_6004 <= tmp_23_0_57_fu_3801_p2;
        tmp_23_0_59_reg_6019 <= tmp_23_0_59_fu_3851_p2;
        tmp_23_0_5_reg_5644 <= tmp_23_0_5_fu_2547_p2;
        tmp_23_0_60_reg_6024 <= tmp_23_0_60_fu_3883_p2;
        tmp_23_0_7_reg_5659 <= tmp_23_0_7_fu_2597_p2;
        tmp_23_0_9_reg_5674 <= tmp_23_0_9_fu_2647_p2;
        tmp_9_reg_6049 <= tmp_9_fu_3925_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reg_input_data_1_reg_1066 <= ap_phi_mux_reg_input_data_1_be_phi_fu_1291_p4;
        reg_input_data_reg_1078 <= ap_phi_mux_reg_input_data_be_phi_fu_1304_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter2_param_ready_reg_1102 == 1'd1) & (ap_reg_pp0_iter2_tmp_2_reg_5599 == 1'd0) & (ap_reg_pp0_iter2_empty_n_5_reg_5524 == 1'd0))) begin
        results_0_reg_6158 <= results_0_fu_4448_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter3_param_ready_reg_1102 == 1'd1) & (ap_reg_pp0_iter3_tmp_2_reg_5599 == 1'd0) & (ap_reg_pp0_iter3_empty_n_5_reg_5524 == 1'd0))) begin
        results_1_3_fu_992 <= results_1_1_fu_4460_p3;
        results_1_fu_988 <= results_1_2_fu_4466_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_param_ready_reg_1102 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_5524 == 1'd0) & (tmp_2_reg_5599 == 1'd0))) begin
        tmp13_reg_6073 <= tmp13_fu_4319_p2;
        tmp18_reg_6078 <= tmp18_fu_4323_p2;
        tmp21_reg_6083 <= tmp21_fu_4327_p2;
        tmp28_reg_6098 <= tmp28_fu_4331_p2;
        tmp37_reg_6113 <= tmp37_fu_4335_p2;
        tmp3_reg_6053 <= tmp3_fu_4311_p2;
        tmp44_reg_6128 <= tmp44_fu_4339_p2;
        tmp49_reg_6133 <= tmp49_fu_4343_p2;
        tmp52_reg_6138 <= tmp52_fu_4347_p2;
        tmp59_reg_6153 <= tmp59_fu_4351_p2;
        tmp6_reg_6058 <= tmp6_fu_4315_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_param_ready_reg_1102 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_5524 == 1'd0) & (tmp_2_reg_5599 == 1'd0))) begin
        tmp23_reg_6088 <= grp_fu_4637_p3;
        tmp24_reg_6093 <= grp_fu_4644_p3;
        tmp32_reg_6103 <= grp_fu_4491_p3;
        tmp33_reg_6108 <= grp_fu_4498_p3;
        tmp39_reg_6118 <= grp_fu_4521_p3;
        tmp40_reg_6123 <= grp_fu_4528_p3;
        tmp54_reg_6143 <= grp_fu_4583_p3;
        tmp55_reg_6148 <= grp_fu_4590_p3;
        tmp8_reg_6063 <= grp_fu_4667_p3;
        tmp9_reg_6068 <= grp_fu_4674_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_1_reg_5591 <= tmp_1_fu_1953_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (param_ready_reg_1102 == 1'd1) & (reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        tmp_2_reg_5599 <= tmp_2_fu_2077_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_5_reg_5581 <= tmp_5_fu_1403_p1;
        tmp_reg_5577 <= tmp_fu_1399_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd36) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_100_fu_876 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd37) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_101_fu_880 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd38) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_102_fu_884 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5581 == 6'd39) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_5577 == 1'd1) & (tmp_6_reg_5573 == 1'd1) & (empty_n_3_reg_5529 == 1'd1) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        tmp_val_103_fu_888 <= tmp_val_129_reg_5548;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd40) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_104_fu_892 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5581 == 6'd41) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_5577 == 1'd1) & (tmp_6_reg_5573 == 1'd1) & (empty_n_3_reg_5529 == 1'd1) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        tmp_val_105_fu_896 <= tmp_val_129_reg_5548;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd42) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_106_fu_900 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd43) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_107_fu_904 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd44) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_108_fu_908 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd45) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_109_fu_912 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5581 == 6'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_5573 == 1'd1) & (empty_n_3_reg_5529 == 1'd1) & (tmp_reg_5577 == 1'd0) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        tmp_val_10_fu_516 <= tmp_val_129_reg_5548;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd46) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_110_fu_916 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5581 == 6'd47) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_5577 == 1'd1) & (tmp_6_reg_5573 == 1'd1) & (empty_n_3_reg_5529 == 1'd1) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        tmp_val_111_fu_920 <= tmp_val_129_reg_5548;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd48) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_112_fu_924 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5581 == 6'd49) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_5577 == 1'd1) & (tmp_6_reg_5573 == 1'd1) & (empty_n_3_reg_5529 == 1'd1) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        tmp_val_113_fu_928 <= tmp_val_129_reg_5548;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd50) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_114_fu_932 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd51) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_115_fu_936 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd52) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_116_fu_940 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd53) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_117_fu_944 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd54) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_118_fu_948 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd55) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_119_fu_952 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_11_fu_520 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd56) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_120_fu_956 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd57) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_121_fu_960 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd58) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_122_fu_964 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd59) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_123_fu_968 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd60) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_124_fu_972 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd61) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_125_fu_976 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd62) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_126_fu_980 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd63) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_127_fu_984 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5581 == 6'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_5573 == 1'd1) & (empty_n_3_reg_5529 == 1'd1) & (tmp_reg_5577 == 1'd0) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        tmp_val_12_fu_524 <= tmp_val_129_reg_5548;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_13_fu_528 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_14_fu_532 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_15_fu_536 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_16_fu_540 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_17_fu_544 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_18_fu_548 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_19_fu_552 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_1_fu_480 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_20_fu_556 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_21_fu_560 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_22_fu_564 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_23_fu_568 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_24_fu_572 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_25_fu_576 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5581 == 6'd26) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_5573 == 1'd1) & (empty_n_3_reg_5529 == 1'd1) & (tmp_reg_5577 == 1'd0) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        tmp_val_26_fu_580 <= tmp_val_129_reg_5548;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_27_fu_584 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5581 == 6'd28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_5573 == 1'd1) & (empty_n_3_reg_5529 == 1'd1) & (tmp_reg_5577 == 1'd0) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        tmp_val_28_fu_588 <= tmp_val_129_reg_5548;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_29_fu_592 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5581 == 6'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_5573 == 1'd1) & (empty_n_3_reg_5529 == 1'd1) & (tmp_reg_5577 == 1'd0) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        tmp_val_2_fu_484 <= tmp_val_129_reg_5548;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_30_fu_596 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_31_fu_600 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd32) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_32_fu_604 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd33) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_33_fu_608 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd34) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_34_fu_612 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd35) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_35_fu_616 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd36) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_36_fu_620 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd37) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_37_fu_624 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd38) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_38_fu_628 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5581 == 6'd39) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_5573 == 1'd1) & (empty_n_3_reg_5529 == 1'd1) & (tmp_reg_5577 == 1'd0) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        tmp_val_39_fu_632 <= tmp_val_129_reg_5548;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_3_fu_488 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd40) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_40_fu_636 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5581 == 6'd41) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_5573 == 1'd1) & (empty_n_3_reg_5529 == 1'd1) & (tmp_reg_5577 == 1'd0) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        tmp_val_41_fu_640 <= tmp_val_129_reg_5548;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd42) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_42_fu_644 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd43) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_43_fu_648 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd44) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_44_fu_652 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd45) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_45_fu_656 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd46) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_46_fu_660 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5581 == 6'd47) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_5573 == 1'd1) & (empty_n_3_reg_5529 == 1'd1) & (tmp_reg_5577 == 1'd0) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        tmp_val_47_fu_664 <= tmp_val_129_reg_5548;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd48) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_48_fu_668 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5581 == 6'd49) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_5573 == 1'd1) & (empty_n_3_reg_5529 == 1'd1) & (tmp_reg_5577 == 1'd0) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        tmp_val_49_fu_672 <= tmp_val_129_reg_5548;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5581 == 6'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_5573 == 1'd1) & (empty_n_3_reg_5529 == 1'd1) & (tmp_reg_5577 == 1'd0) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        tmp_val_4_fu_492 <= tmp_val_129_reg_5548;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd50) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_50_fu_676 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd51) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_51_fu_680 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd52) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_52_fu_684 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd53) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_53_fu_688 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd54) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_54_fu_692 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd55) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_55_fu_696 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd56) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_56_fu_700 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd57) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_57_fu_704 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd58) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_58_fu_708 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd59) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_59_fu_712 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_5_fu_496 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd60) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_60_fu_716 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd61) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_61_fu_720 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd62) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_62_fu_724 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd63) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_63_fu_728 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_64_fu_732 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_65_fu_736 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5581 == 6'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_5577 == 1'd1) & (tmp_6_reg_5573 == 1'd1) & (empty_n_3_reg_5529 == 1'd1) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        tmp_val_66_fu_740 <= tmp_val_129_reg_5548;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_67_fu_744 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5581 == 6'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_5577 == 1'd1) & (tmp_6_reg_5573 == 1'd1) & (empty_n_3_reg_5529 == 1'd1) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        tmp_val_68_fu_748 <= tmp_val_129_reg_5548;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_69_fu_752 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_6_fu_500 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_70_fu_756 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_71_fu_760 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_72_fu_764 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_73_fu_768 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5581 == 6'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_5577 == 1'd1) & (tmp_6_reg_5573 == 1'd1) & (empty_n_3_reg_5529 == 1'd1) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        tmp_val_74_fu_772 <= tmp_val_129_reg_5548;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_75_fu_776 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5581 == 6'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_5577 == 1'd1) & (tmp_6_reg_5573 == 1'd1) & (empty_n_3_reg_5529 == 1'd1) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        tmp_val_76_fu_780 <= tmp_val_129_reg_5548;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_77_fu_784 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_78_fu_788 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_79_fu_792 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_7_fu_504 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_80_fu_796 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_81_fu_800 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_82_fu_804 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_83_fu_808 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_84_fu_812 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_85_fu_816 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_86_fu_820 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_87_fu_824 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_88_fu_828 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_89_fu_832 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_8_fu_508 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5581 == 6'd26) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_5577 == 1'd1) & (tmp_6_reg_5573 == 1'd1) & (empty_n_3_reg_5529 == 1'd1) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        tmp_val_90_fu_836 <= tmp_val_129_reg_5548;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_91_fu_840 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5581 == 6'd28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_5577 == 1'd1) & (tmp_6_reg_5573 == 1'd1) & (empty_n_3_reg_5529 == 1'd1) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        tmp_val_92_fu_844 <= tmp_val_129_reg_5548;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_93_fu_848 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_94_fu_852 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_95_fu_856 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd32) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_96_fu_860 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd33) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_97_fu_864 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd34) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_98_fu_868 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd35) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1399_p1 == 1'd1) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_99_fu_872 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_9_fu_512 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1403_p1 == 6'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1393_p2 == 1'd1) & (empty_n_3_fu_1373_p1 == 1'd1) & (tmp_fu_1399_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        tmp_val_fu_476 <= app_conv_mult_1_param_V_val_dout;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3238)) begin
        if ((empty_n_4_reg_5595 == 1'd0)) begin
            ap_phi_mux_data_out_eop_phi_fu_1142_p6 = reg_input_data_1_reg_1066;
        end else if ((empty_n_4_reg_5595 == 1'd1)) begin
            ap_phi_mux_data_out_eop_phi_fu_1142_p6 = grp_reg_APP_Mult_Data_s_fu_1971_ap_return_1;
        end else begin
            ap_phi_mux_data_out_eop_phi_fu_1142_p6 = ap_phi_reg_pp0_iter1_data_out_eop_reg_1138;
        end
    end else begin
        ap_phi_mux_data_out_eop_phi_fu_1142_p6 = ap_phi_reg_pp0_iter1_data_out_eop_reg_1138;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_5529 == 1'd1) & (reset_reg_1126 == 1'd0) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        ap_phi_mux_input_param_cnt_1_phi_fu_1223_p10 = input_param_cnt_2_reg_5585;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_2077_p2 == 1'd1) & (param_ready_reg_1102 == 1'd1) & (reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (param_ready_reg_1102 == 1'd1) & (tmp_9_fu_3925_p2 == 1'd0) & (tmp_2_fu_2077_p2 == 1'd0) & (reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_9_fu_3925_p2 == 1'd1) & (param_ready_reg_1102 == 1'd1) & (tmp_2_fu_2077_p2 == 1'd0) & (reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_1126 == 1'd0) & (empty_n_3_reg_5529 == 1'd0) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0)))) begin
        ap_phi_mux_input_param_cnt_1_phi_fu_1223_p10 = input_param_cnt_reg_1090;
    end else begin
        ap_phi_mux_input_param_cnt_1_phi_fu_1223_p10 = ap_phi_reg_pp0_iter1_input_param_cnt_1_reg_1220;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_99)) begin
        if (((reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
            ap_phi_mux_input_param_cnt_be_phi_fu_1317_p4 = ap_phi_mux_input_param_cnt_1_phi_fu_1223_p10;
        end else if (((reset_reg_1126 == 1'd1) | (empty_n_5_reg_5524 == 1'd1))) begin
            ap_phi_mux_input_param_cnt_be_phi_fu_1317_p4 = 32'd0;
        end else begin
            ap_phi_mux_input_param_cnt_be_phi_fu_1317_p4 = ap_phi_reg_pp0_iter1_input_param_cnt_be_reg_1313;
        end
    end else begin
        ap_phi_mux_input_param_cnt_be_phi_fu_1317_p4 = ap_phi_reg_pp0_iter1_input_param_cnt_be_reg_1313;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_input_param_cnt_phi_fu_1094_p4 = ap_phi_mux_input_param_cnt_be_phi_fu_1317_p4;
    end else begin
        ap_phi_mux_input_param_cnt_phi_fu_1094_p4 = input_param_cnt_reg_1090;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3238)) begin
        if ((empty_n_4_reg_5595 == 1'd0)) begin
            ap_phi_mux_p_Val2_s_phi_fu_1156_p6 = reg_input_data_reg_1078;
        end else if ((empty_n_4_reg_5595 == 1'd1)) begin
            ap_phi_mux_p_Val2_s_phi_fu_1156_p6 = grp_reg_APP_Mult_Data_s_fu_1971_ap_return_0;
        end else begin
            ap_phi_mux_p_Val2_s_phi_fu_1156_p6 = ap_phi_reg_pp0_iter1_p_Val2_s_reg_1153;
        end
    end else begin
        ap_phi_mux_p_Val2_s_phi_fu_1156_p6 = ap_phi_reg_pp0_iter1_p_Val2_s_reg_1153;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_1126 == 1'd0) & (empty_n_3_reg_5529 == 1'd0) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        ap_phi_mux_param_ready_2_phi_fu_1242_p10 = 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_5529 == 1'd1) & (reset_reg_1126 == 1'd0) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        ap_phi_mux_param_ready_2_phi_fu_1242_p10 = tmp_s_fu_2059_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_2077_p2 == 1'd1) & (param_ready_reg_1102 == 1'd1) & (reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (param_ready_reg_1102 == 1'd1) & (tmp_9_fu_3925_p2 == 1'd0) & (tmp_2_fu_2077_p2 == 1'd0) & (reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_9_fu_3925_p2 == 1'd1) & (param_ready_reg_1102 == 1'd1) & (tmp_2_fu_2077_p2 == 1'd0) & (reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0)))) begin
        ap_phi_mux_param_ready_2_phi_fu_1242_p10 = 1'd1;
    end else begin
        ap_phi_mux_param_ready_2_phi_fu_1242_p10 = ap_phi_reg_pp0_iter1_param_ready_2_reg_1239;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_99)) begin
        if (((reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
            ap_phi_mux_param_ready_be_phi_fu_1330_p4 = ap_phi_mux_param_ready_2_phi_fu_1242_p10;
        end else if (((reset_reg_1126 == 1'd1) | (empty_n_5_reg_5524 == 1'd1))) begin
            ap_phi_mux_param_ready_be_phi_fu_1330_p4 = 1'd0;
        end else begin
            ap_phi_mux_param_ready_be_phi_fu_1330_p4 = ap_phi_reg_pp0_iter1_param_ready_be_reg_1326;
        end
    end else begin
        ap_phi_mux_param_ready_be_phi_fu_1330_p4 = ap_phi_reg_pp0_iter1_param_ready_be_reg_1326;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_param_ready_phi_fu_1106_p4 = ap_phi_mux_param_ready_be_phi_fu_1330_p4;
    end else begin
        ap_phi_mux_param_ready_phi_fu_1106_p4 = param_ready_reg_1102;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3238)) begin
        if ((empty_n_4_reg_5595 == 1'd0)) begin
            ap_phi_mux_phase_1_phi_fu_1169_p6 = 8'd0;
        end else if ((empty_n_4_reg_5595 == 1'd1)) begin
            ap_phi_mux_phase_1_phi_fu_1169_p6 = 8'd1;
        end else begin
            ap_phi_mux_phase_1_phi_fu_1169_p6 = ap_phi_reg_pp0_iter1_phase_1_reg_1166;
        end
    end else begin
        ap_phi_mux_phase_1_phi_fu_1169_p6 = ap_phi_reg_pp0_iter1_phase_1_reg_1166;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_1126 == 1'd0) & (empty_n_3_reg_5529 == 1'd0) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_5529 == 1'd1) & (reset_reg_1126 == 1'd0) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0)))) begin
        ap_phi_mux_phase_4_phi_fu_1261_p10 = phase_reg_1114;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (param_ready_reg_1102 == 1'd1) & (tmp_9_fu_3925_p2 == 1'd0) & (tmp_2_fu_2077_p2 == 1'd0) & (reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        ap_phi_mux_phase_4_phi_fu_1261_p10 = tmp_7_fu_3931_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_9_fu_3925_p2 == 1'd1) & (param_ready_reg_1102 == 1'd1) & (tmp_2_fu_2077_p2 == 1'd0) & (reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        ap_phi_mux_phase_4_phi_fu_1261_p10 = 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_2077_p2 == 1'd1) & (param_ready_reg_1102 == 1'd1) & (reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        ap_phi_mux_phase_4_phi_fu_1261_p10 = ap_phi_mux_phase_1_phi_fu_1169_p6;
    end else begin
        ap_phi_mux_phase_4_phi_fu_1261_p10 = ap_phi_reg_pp0_iter1_phase_4_reg_1258;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_99)) begin
        if (((reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
            ap_phi_mux_phase_be_phi_fu_1343_p4 = ap_phi_mux_phase_4_phi_fu_1261_p10;
        end else if (((reset_reg_1126 == 1'd1) | (empty_n_5_reg_5524 == 1'd1))) begin
            ap_phi_mux_phase_be_phi_fu_1343_p4 = 8'd0;
        end else begin
            ap_phi_mux_phase_be_phi_fu_1343_p4 = ap_phi_reg_pp0_iter1_phase_be_reg_1339;
        end
    end else begin
        ap_phi_mux_phase_be_phi_fu_1343_p4 = ap_phi_reg_pp0_iter1_phase_be_reg_1339;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_phase_phi_fu_1118_p4 = ap_phi_mux_phase_be_phi_fu_1343_p4;
    end else begin
        ap_phi_mux_phase_phi_fu_1118_p4 = phase_reg_1114;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_1126 == 1'd0) & (empty_n_3_reg_5529 == 1'd0) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_5529 == 1'd1) & (reset_reg_1126 == 1'd0) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0)))) begin
        ap_phi_mux_reg_input_data_0_2_phi_fu_1203_p10 = reg_input_data_reg_1078;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_2077_p2 == 1'd1) & (param_ready_reg_1102 == 1'd1) & (reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (param_ready_reg_1102 == 1'd1) & (tmp_9_fu_3925_p2 == 1'd0) & (tmp_2_fu_2077_p2 == 1'd0) & (reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_9_fu_3925_p2 == 1'd1) & (param_ready_reg_1102 == 1'd1) & (tmp_2_fu_2077_p2 == 1'd0) & (reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0)))) begin
        ap_phi_mux_reg_input_data_0_2_phi_fu_1203_p10 = ap_phi_mux_p_Val2_s_phi_fu_1156_p6;
    end else begin
        ap_phi_mux_reg_input_data_0_2_phi_fu_1203_p10 = ap_phi_reg_pp0_iter1_reg_input_data_0_2_reg_1200;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_1126 == 1'd0) & (empty_n_3_reg_5529 == 1'd0) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_5529 == 1'd1) & (reset_reg_1126 == 1'd0) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0)))) begin
        ap_phi_mux_reg_input_data_1_2_phi_fu_1183_p10 = reg_input_data_1_reg_1066;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_2077_p2 == 1'd1) & (param_ready_reg_1102 == 1'd1) & (reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (param_ready_reg_1102 == 1'd1) & (tmp_9_fu_3925_p2 == 1'd0) & (tmp_2_fu_2077_p2 == 1'd0) & (reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_9_fu_3925_p2 == 1'd1) & (param_ready_reg_1102 == 1'd1) & (tmp_2_fu_2077_p2 == 1'd0) & (reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0)))) begin
        ap_phi_mux_reg_input_data_1_2_phi_fu_1183_p10 = ap_phi_mux_data_out_eop_phi_fu_1142_p6;
    end else begin
        ap_phi_mux_reg_input_data_1_2_phi_fu_1183_p10 = ap_phi_reg_pp0_iter1_reg_input_data_1_2_reg_1180;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        ap_phi_mux_reg_input_data_1_be_phi_fu_1291_p4 = ap_phi_mux_reg_input_data_1_2_phi_fu_1183_p10;
    end else begin
        ap_phi_mux_reg_input_data_1_be_phi_fu_1291_p4 = ap_phi_reg_pp0_iter1_reg_input_data_1_be_reg_1287;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_reg_input_data_1_phi_fu_1070_p4 = ap_phi_mux_reg_input_data_1_be_phi_fu_1291_p4;
    end else begin
        ap_phi_mux_reg_input_data_1_phi_fu_1070_p4 = reg_input_data_1_reg_1066;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_99)) begin
        if (((reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
            ap_phi_mux_reg_input_data_be_phi_fu_1304_p4 = ap_phi_mux_reg_input_data_0_2_phi_fu_1203_p10;
        end else if (((reset_reg_1126 == 1'd1) | (empty_n_5_reg_5524 == 1'd1))) begin
            ap_phi_mux_reg_input_data_be_phi_fu_1304_p4 = 512'd0;
        end else begin
            ap_phi_mux_reg_input_data_be_phi_fu_1304_p4 = ap_phi_reg_pp0_iter1_reg_input_data_be_reg_1300;
        end
    end else begin
        ap_phi_mux_reg_input_data_be_phi_fu_1304_p4 = ap_phi_reg_pp0_iter1_reg_input_data_be_reg_1300;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_reg_input_data_phi_fu_1082_p4 = ap_phi_mux_reg_input_data_be_phi_fu_1304_p4;
    end else begin
        ap_phi_mux_reg_input_data_phi_fu_1082_p4 = reg_input_data_reg_1078;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_99)) begin
        if (((reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
            ap_phi_mux_reset_be_phi_fu_1356_p4 = 1'd0;
        end else if (((reset_reg_1126 == 1'd1) | (empty_n_5_reg_5524 == 1'd1))) begin
            ap_phi_mux_reset_be_phi_fu_1356_p4 = p_reset_1_fu_3959_p2;
        end else begin
            ap_phi_mux_reset_be_phi_fu_1356_p4 = ap_phi_reg_pp0_iter1_reset_be_reg_1352;
        end
    end else begin
        ap_phi_mux_reset_be_phi_fu_1356_p4 = ap_phi_reg_pp0_iter1_reset_be_reg_1352;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_reset_phi_fu_1130_p4 = ap_phi_mux_reset_be_phi_fu_1356_p4;
    end else begin
        ap_phi_mux_reset_phi_fu_1130_p4 = reset_reg_1126;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ((app_conv_mult_1_input_data_V_eop_empty_n & app_conv_mult_1_input_data_V_data_V_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_1_fu_1953_p2 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        app_conv_mult_1_input_data_V_eop0_update = 1'b1;
    end else begin
        app_conv_mult_1_input_data_V_eop0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_669) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0))) begin
        app_conv_mult_1_param_V_val0_update = 1'b1;
    end else begin
        app_conv_mult_1_param_V_val0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_4_reg_5595 == 1'd1) & (tmp_1_reg_5591 == 1'd1) & (param_ready_reg_1102 == 1'd1) & (reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        app_conv_mult_2_input_data_V_data_V_blk_n = app_conv_mult_2_input_data_V_data_V_full_n;
    end else begin
        app_conv_mult_2_input_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op471_write_state3 == 1'b1))) begin
        app_conv_mult_2_input_data_V_eop1_update = 1'b1;
    end else begin
        app_conv_mult_2_input_data_V_eop1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_4_reg_5595 == 1'd1) & (tmp_1_reg_5591 == 1'd1) & (param_ready_reg_1102 == 1'd1) & (reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        app_conv_mult_2_input_data_V_eop_blk_n = app_conv_mult_2_input_data_V_eop_full_n;
    end else begin
        app_conv_mult_2_input_data_V_eop_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_5529 == 1'd1) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        app_conv_mult_2_param_V_idx_blk_blk_n = app_conv_mult_2_param_V_idx_blk_full_n;
    end else begin
        app_conv_mult_2_param_V_idx_blk_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_5529 == 1'd1) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        app_conv_mult_2_param_V_idx_dim_0_blk_n = app_conv_mult_2_param_V_idx_dim_0_full_n;
    end else begin
        app_conv_mult_2_param_V_idx_dim_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_5529 == 1'd1) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        app_conv_mult_2_param_V_idx_dim_1_blk_n = app_conv_mult_2_param_V_idx_dim_1_full_n;
    end else begin
        app_conv_mult_2_param_V_idx_dim_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op424_write_state3 == 1'b1))) begin
        app_conv_mult_2_param_V_val1_update = 1'b1;
    end else begin
        app_conv_mult_2_param_V_val1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_5529 == 1'd1) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0))) begin
        app_conv_mult_2_param_V_val_blk_n = app_conv_mult_2_param_V_val_full_n;
    end else begin
        app_conv_mult_2_param_V_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_tmp_9_reg_6049 == 1'd1) & (ap_reg_pp0_iter3_param_ready_reg_1102 == 1'd1) & (ap_reg_pp0_iter3_tmp_2_reg_5599 == 1'd0) & (ap_reg_pp0_iter3_empty_n_5_reg_5524 == 1'd0) & (ap_reg_pp0_iter3_reset_reg_1126 == 1'd0))) begin
        app_conv_row_reduce_1_input_data_V_data_V_blk_n = app_conv_row_reduce_1_input_data_V_data_V_full_n;
    end else begin
        app_conv_row_reduce_1_input_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_tmp_9_reg_6049 == 1'd1) & (ap_reg_pp0_iter3_param_ready_reg_1102 == 1'd1) & (ap_reg_pp0_iter3_tmp_2_reg_5599 == 1'd0) & (ap_reg_pp0_iter3_empty_n_5_reg_5524 == 1'd0) & (ap_reg_pp0_iter3_reset_reg_1126 == 1'd0))) begin
        app_conv_row_reduce_1_input_data_V_eop_blk_n = app_conv_row_reduce_1_input_data_V_eop_full_n;
    end else begin
        app_conv_row_reduce_1_input_data_V_eop_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op1025_write_state6 == 1'b1))) begin
        app_conv_row_reduce_1_input_data_V_id1_update = 1'b1;
    end else begin
        app_conv_row_reduce_1_input_data_V_id1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_tmp_9_reg_6049 == 1'd1) & (ap_reg_pp0_iter3_param_ready_reg_1102 == 1'd1) & (ap_reg_pp0_iter3_tmp_2_reg_5599 == 1'd0) & (ap_reg_pp0_iter3_empty_n_5_reg_5524 == 1'd0) & (ap_reg_pp0_iter3_reset_reg_1126 == 1'd0))) begin
        app_conv_row_reduce_1_input_data_V_id_blk_n = app_conv_row_reduce_1_input_data_V_id_full_n;
    end else begin
        app_conv_row_reduce_1_input_data_V_id_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_APP_Mult_Data_s_fu_1971_ap_ce = 1'b1;
    end else begin
        grp_reg_APP_Mult_Data_s_fu_1971_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (reset_app_conv_mult_1_V_empty_n == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0))) begin
        reset_app_conv_mult_1_V_read = 1'b1;
    end else begin
        reset_app_conv_mult_1_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((app_conv_mult_2_input_data_V_eop1_status == 1'b0) & (ap_predicate_op471_write_state3 == 1'b1)) | ((app_conv_mult_2_param_V_val1_status == 1'b0) & (ap_predicate_op424_write_state3 == 1'b1)))) | ((app_conv_row_reduce_1_input_data_V_id1_status == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op1025_write_state6 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((app_conv_mult_2_input_data_V_eop1_status == 1'b0) & (ap_predicate_op471_write_state3 == 1'b1)) | ((app_conv_mult_2_param_V_val1_status == 1'b0) & (ap_predicate_op424_write_state3 == 1'b1)))) | ((app_conv_row_reduce_1_input_data_V_id1_status == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op1025_write_state6 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((app_conv_mult_2_input_data_V_eop1_status == 1'b0) & (ap_predicate_op471_write_state3 == 1'b1)) | ((app_conv_mult_2_param_V_val1_status == 1'b0) & (ap_predicate_op424_write_state3 == 1'b1)))) | ((app_conv_row_reduce_1_input_data_V_id1_status == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op1025_write_state6 == 1'b1)));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((app_conv_mult_2_input_data_V_eop1_status == 1'b0) & (ap_predicate_op471_write_state3 == 1'b1)) | ((app_conv_mult_2_param_V_val1_status == 1'b0) & (ap_predicate_op424_write_state3 == 1'b1)));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter4 = ((app_conv_row_reduce_1_input_data_V_id1_status == 1'b0) & (ap_predicate_op1025_write_state6 == 1'b1));
end

always @ (*) begin
    ap_condition_125 = ((empty_n_4_reg_5595 == 1'd1) & (tmp_1_reg_5591 == 1'd1) & (param_ready_reg_1102 == 1'd1) & (reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0));
end

always @ (*) begin
    ap_condition_3238 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1_reg_5591 == 1'd1) & (param_ready_reg_1102 == 1'd1) & (reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0));
end

always @ (*) begin
    ap_condition_549 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_568 = ((tmp_1_reg_5591 == 1'd1) & (param_ready_reg_1102 == 1'd1) & (empty_n_4_reg_5595 == 1'd0) & (reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0));
end

always @ (*) begin
    ap_condition_574 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_578 = ((ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd1) & (tmp_1_fu_1953_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_669 = ((app_conv_mult_1_param_V_val_empty_n & app_conv_mult_1_param_V_idx_dim_1_empty_n & app_conv_mult_1_param_V_idx_dim_0_empty_n & app_conv_mult_1_param_V_idx_blk_empty_n) == 1'b1);
end

always @ (*) begin
    ap_condition_99 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_data_out_eop_reg_1138 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_s_reg_1153 = 'bx;

assign ap_phi_reg_pp0_iter0_phase_1_reg_1166 = 'bx;

assign ap_phi_reg_pp0_iter0_reset_1_reg_1277 = 'bx;

assign ap_phi_reg_pp0_iter1_input_param_cnt_1_reg_1220 = 'bx;

assign ap_phi_reg_pp0_iter1_input_param_cnt_be_reg_1313 = 'bx;

assign ap_phi_reg_pp0_iter1_param_ready_2_reg_1239 = 'bx;

assign ap_phi_reg_pp0_iter1_param_ready_be_reg_1326 = 'bx;

assign ap_phi_reg_pp0_iter1_phase_4_reg_1258 = 'bx;

assign ap_phi_reg_pp0_iter1_phase_be_reg_1339 = 'bx;

assign ap_phi_reg_pp0_iter1_reg_input_data_0_2_reg_1200 = 'bx;

assign ap_phi_reg_pp0_iter1_reg_input_data_1_2_reg_1180 = 'bx;

assign ap_phi_reg_pp0_iter1_reg_input_data_1_be_reg_1287 = 'bx;

assign ap_phi_reg_pp0_iter1_reg_input_data_be_reg_1300 = 'bx;

assign ap_phi_reg_pp0_iter1_reset_be_reg_1352 = 'bx;

always @ (*) begin
    ap_predicate_op1025_write_state6 = ((ap_reg_pp0_iter3_tmp_9_reg_6049 == 1'd1) & (ap_reg_pp0_iter3_param_ready_reg_1102 == 1'd1) & (ap_reg_pp0_iter3_tmp_2_reg_5599 == 1'd0) & (ap_reg_pp0_iter3_empty_n_5_reg_5524 == 1'd0) & (ap_reg_pp0_iter3_reset_reg_1126 == 1'd0));
end

always @ (*) begin
    ap_predicate_op422_call_state2 = ((empty_n_1_nbread_fu_1018_p3_0 == 1'd1) & (tmp_1_fu_1953_p2 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1106_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_1130_p4 == 1'd0) & (empty_n_5_fu_1369_p1 == 1'd0));
end

always @ (*) begin
    ap_predicate_op424_write_state3 = ((empty_n_3_reg_5529 == 1'd1) & (param_ready_reg_1102 == 1'd0) & (empty_n_5_reg_5524 == 1'd0));
end

always @ (*) begin
    ap_predicate_op471_write_state3 = ((empty_n_4_reg_5595 == 1'd1) & (tmp_1_reg_5591 == 1'd1) & (param_ready_reg_1102 == 1'd1) & (reset_reg_1126 == 1'd0) & (empty_n_5_reg_5524 == 1'd0));
end

assign ap_ready = 1'b0;

assign app_conv_mult_1_input_data_V_data_V_read = app_conv_mult_1_input_data_V_eop0_update;

assign app_conv_mult_1_input_data_V_eop_read = app_conv_mult_1_input_data_V_eop0_update;

assign app_conv_mult_1_param_V_idx_blk_read = app_conv_mult_1_param_V_val0_update;

assign app_conv_mult_1_param_V_idx_dim_0_read = app_conv_mult_1_param_V_val0_update;

assign app_conv_mult_1_param_V_idx_dim_1_read = app_conv_mult_1_param_V_val0_update;

assign app_conv_mult_1_param_V_val_read = app_conv_mult_1_param_V_val0_update;

assign app_conv_mult_2_input_data_V_data_V_din = grp_reg_APP_Mult_Data_s_fu_1971_ap_return_0;

assign app_conv_mult_2_input_data_V_data_V_write = app_conv_mult_2_input_data_V_eop1_update;

assign app_conv_mult_2_input_data_V_eop1_status = (app_conv_mult_2_input_data_V_eop_full_n & app_conv_mult_2_input_data_V_data_V_full_n);

assign app_conv_mult_2_input_data_V_eop_din = grp_reg_APP_Mult_Data_s_fu_1971_ap_return_1;

assign app_conv_mult_2_input_data_V_eop_write = app_conv_mult_2_input_data_V_eop1_update;

assign app_conv_mult_2_param_V_idx_blk_din = tmp_idx_blk_reg_5533;

assign app_conv_mult_2_param_V_idx_blk_write = app_conv_mult_2_param_V_val1_update;

assign app_conv_mult_2_param_V_idx_dim_0_din = tmp_idx_dim_0_reg_5538;

assign app_conv_mult_2_param_V_idx_dim_0_write = app_conv_mult_2_param_V_val1_update;

assign app_conv_mult_2_param_V_idx_dim_1_din = tmp_idx_dim_1_reg_5543;

assign app_conv_mult_2_param_V_idx_dim_1_write = app_conv_mult_2_param_V_val1_update;

assign app_conv_mult_2_param_V_val1_status = (app_conv_mult_2_param_V_val_full_n & app_conv_mult_2_param_V_idx_dim_1_full_n & app_conv_mult_2_param_V_idx_dim_0_full_n & app_conv_mult_2_param_V_idx_blk_full_n);

assign app_conv_mult_2_param_V_val_din = tmp_val_129_reg_5548;

assign app_conv_mult_2_param_V_val_write = app_conv_mult_2_param_V_val1_update;

assign app_conv_row_reduce_1_input_data_V_data_V_din = {{results_1_1_fu_4460_p3}, {results_1_2_fu_4466_p3}};

assign app_conv_row_reduce_1_input_data_V_data_V_write = app_conv_row_reduce_1_input_data_V_id1_update;

assign app_conv_row_reduce_1_input_data_V_eop_din = ap_reg_pp0_iter3_data_out_eop_reg_1138;

assign app_conv_row_reduce_1_input_data_V_eop_write = app_conv_row_reduce_1_input_data_V_id1_update;

assign app_conv_row_reduce_1_input_data_V_id1_status = (app_conv_row_reduce_1_input_data_V_id_full_n & app_conv_row_reduce_1_input_data_V_eop_full_n & app_conv_row_reduce_1_input_data_V_data_V_full_n);

assign app_conv_row_reduce_1_input_data_V_id_din = 8'd0;

assign app_conv_row_reduce_1_input_data_V_id_write = app_conv_row_reduce_1_input_data_V_id1_update;

assign empty_n_1_nbread_fu_1018_p3_0 = (app_conv_mult_1_input_data_V_eop_empty_n & app_conv_mult_1_input_data_V_data_V_empty_n);

assign empty_n_3_fu_1373_p1 = empty_n_nbread_fu_1006_p5_0;

assign empty_n_5_fu_1369_p1 = reset_app_conv_mult_1_V_empty_n;

assign empty_n_nbread_fu_1006_p5_0 = (app_conv_mult_1_param_V_val_empty_n & app_conv_mult_1_param_V_idx_dim_1_empty_n & app_conv_mult_1_param_V_idx_dim_0_empty_n & app_conv_mult_1_param_V_idx_blk_empty_n);

assign input_param_cnt_2_fu_1947_p2 = (ap_phi_mux_input_param_cnt_phi_fu_1094_p4 + 32'd1);

assign kernels_load_0_0_phi_fu_2419_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_fu_476 : tmp_val_64_fu_732);

assign kernels_load_0_10_phi_fu_4082_p3 = ((tmp_12_reg_5603[0:0] === 1'b1) ? tmp_val_10_fu_516 : tmp_val_74_fu_772);

assign kernels_load_0_11_phi_fu_2677_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_11_fu_520 : tmp_val_75_fu_776);

assign kernels_load_0_12_phi_fu_4096_p3 = ((tmp_12_reg_5603[0:0] === 1'b1) ? tmp_val_12_fu_524 : tmp_val_76_fu_780);

assign kernels_load_0_13_phi_fu_2719_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_13_fu_528 : tmp_val_77_fu_784);

assign kernels_load_0_14_phi_fu_2747_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_14_fu_532 : tmp_val_78_fu_788);

assign kernels_load_0_15_phi_fu_2769_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_15_fu_536 : tmp_val_79_fu_792);

assign kernels_load_0_16_phi_fu_2797_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_16_fu_540 : tmp_val_80_fu_796);

assign kernels_load_0_17_phi_fu_2819_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_17_fu_544 : tmp_val_81_fu_800);

assign kernels_load_0_18_phi_fu_2847_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_18_fu_548 : tmp_val_82_fu_804);

assign kernels_load_0_19_phi_fu_2869_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_19_fu_552 : tmp_val_83_fu_808);

assign kernels_load_0_1_phi_fu_2451_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_1_fu_480 : tmp_val_65_fu_736);

assign kernels_load_0_20_phi_fu_2897_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_20_fu_556 : tmp_val_84_fu_812);

assign kernels_load_0_21_phi_fu_2919_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_21_fu_560 : tmp_val_85_fu_816);

assign kernels_load_0_22_phi_fu_2947_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_22_fu_564 : tmp_val_86_fu_820);

assign kernels_load_0_23_phi_fu_2969_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_23_fu_568 : tmp_val_87_fu_824);

assign kernels_load_0_24_phi_fu_2997_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_24_fu_572 : tmp_val_88_fu_828);

assign kernels_load_0_25_phi_fu_3019_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_25_fu_576 : tmp_val_89_fu_832);

assign kernels_load_0_26_phi_fu_4146_p3 = ((tmp_12_reg_5603[0:0] === 1'b1) ? tmp_val_26_fu_580 : tmp_val_90_fu_836);

assign kernels_load_0_27_phi_fu_3061_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_27_fu_584 : tmp_val_91_fu_840);

assign kernels_load_0_28_phi_fu_4160_p3 = ((tmp_12_reg_5603[0:0] === 1'b1) ? tmp_val_28_fu_588 : tmp_val_92_fu_844);

assign kernels_load_0_29_phi_fu_3103_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_29_fu_592 : tmp_val_93_fu_848);

assign kernels_load_0_2_phi_fu_4042_p3 = ((tmp_12_reg_5603[0:0] === 1'b1) ? tmp_val_2_fu_484 : tmp_val_66_fu_740);

assign kernels_load_0_30_phi_fu_3131_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_30_fu_596 : tmp_val_94_fu_852);

assign kernels_load_0_31_phi_fu_3149_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_31_fu_600 : tmp_val_95_fu_856);

assign kernels_load_0_32_phi_fu_3171_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_32_fu_604 : tmp_val_96_fu_860);

assign kernels_load_0_33_phi_fu_3199_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_33_fu_608 : tmp_val_97_fu_864);

assign kernels_load_0_34_phi_fu_3221_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_34_fu_612 : tmp_val_98_fu_868);

assign kernels_load_0_35_phi_fu_3249_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_35_fu_616 : tmp_val_99_fu_872);

assign kernels_load_0_36_phi_fu_3271_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_36_fu_620 : tmp_val_100_fu_876);

assign kernels_load_0_37_phi_fu_3299_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_37_fu_624 : tmp_val_101_fu_880);

assign kernels_load_0_38_phi_fu_3321_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_38_fu_628 : tmp_val_102_fu_884);

assign kernels_load_0_39_phi_fu_4204_p3 = ((tmp_12_reg_5603[0:0] === 1'b1) ? tmp_val_39_fu_632 : tmp_val_103_fu_888);

assign kernels_load_0_3_phi_fu_2493_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_3_fu_488 : tmp_val_67_fu_744);

assign kernels_load_0_40_phi_fu_3363_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_40_fu_636 : tmp_val_104_fu_892);

assign kernels_load_0_41_phi_fu_4218_p3 = ((tmp_12_reg_5603[0:0] === 1'b1) ? tmp_val_41_fu_640 : tmp_val_105_fu_896);

assign kernels_load_0_42_phi_fu_3405_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_42_fu_644 : tmp_val_106_fu_900);

assign kernels_load_0_43_phi_fu_3433_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_43_fu_648 : tmp_val_107_fu_904);

assign kernels_load_0_44_phi_fu_3455_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_44_fu_652 : tmp_val_108_fu_908);

assign kernels_load_0_45_phi_fu_3483_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_45_fu_656 : tmp_val_109_fu_912);

assign kernels_load_0_46_phi_fu_3505_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_46_fu_660 : tmp_val_110_fu_916);

assign kernels_load_0_47_phi_fu_4244_p3 = ((tmp_12_reg_5603[0:0] === 1'b1) ? tmp_val_47_fu_664 : tmp_val_111_fu_920);

assign kernels_load_0_48_phi_fu_3547_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_48_fu_668 : tmp_val_112_fu_924);

assign kernels_load_0_49_phi_fu_4258_p3 = ((tmp_12_reg_5603[0:0] === 1'b1) ? tmp_val_49_fu_672 : tmp_val_113_fu_928);

assign kernels_load_0_4_phi_fu_4056_p3 = ((tmp_12_reg_5603[0:0] === 1'b1) ? tmp_val_4_fu_492 : tmp_val_68_fu_748);

assign kernels_load_0_50_phi_fu_3589_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_50_fu_676 : tmp_val_114_fu_932);

assign kernels_load_0_51_phi_fu_3617_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_51_fu_680 : tmp_val_115_fu_936);

assign kernels_load_0_52_phi_fu_3639_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_52_fu_684 : tmp_val_116_fu_940);

assign kernels_load_0_53_phi_fu_3667_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_53_fu_688 : tmp_val_117_fu_944);

assign kernels_load_0_54_phi_fu_3689_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_54_fu_692 : tmp_val_118_fu_948);

assign kernels_load_0_55_phi_fu_3717_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_55_fu_696 : tmp_val_119_fu_952);

assign kernels_load_0_56_phi_fu_3739_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_56_fu_700 : tmp_val_120_fu_956);

assign kernels_load_0_57_phi_fu_3767_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_57_fu_704 : tmp_val_121_fu_960);

assign kernels_load_0_58_phi_fu_3789_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_58_fu_708 : tmp_val_122_fu_964);

assign kernels_load_0_59_phi_fu_3817_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_59_fu_712 : tmp_val_123_fu_968);

assign kernels_load_0_5_phi_fu_2535_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_5_fu_496 : tmp_val_69_fu_752);

assign kernels_load_0_60_phi_fu_3839_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_60_fu_716 : tmp_val_124_fu_972);

assign kernels_load_0_61_phi_fu_3871_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_61_fu_720 : tmp_val_125_fu_976);

assign kernels_load_0_62_phi_fu_3899_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_62_fu_724 : tmp_val_126_fu_980);

assign kernels_load_0_63_phi_fu_3917_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_63_fu_728 : tmp_val_127_fu_984);

assign kernels_load_0_6_phi_fu_2563_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_6_fu_500 : tmp_val_70_fu_756);

assign kernels_load_0_7_phi_fu_2585_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_7_fu_504 : tmp_val_71_fu_760);

assign kernels_load_0_8_phi_fu_2613_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_8_fu_508 : tmp_val_72_fu_764);

assign kernels_load_0_9_phi_fu_2635_p3 = ((tmp_12_fu_2407_p1[0:0] === 1'b1) ? tmp_val_9_fu_512 : tmp_val_73_fu_768);

assign not_s_fu_3953_p2 = (tmp_3_fu_3947_p2 ^ 1'd1);

assign p_Result_0_10_fu_2663_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[95:88]}};

assign p_Result_0_12_fu_2705_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[111:104]}};

assign p_Result_0_14_fu_2755_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[127:120]}};

assign p_Result_0_16_fu_2805_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[143:136]}};

assign p_Result_0_18_fu_2855_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[159:152]}};

assign p_Result_0_1_fu_2437_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[15:8]}};

assign p_Result_0_20_fu_2905_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[175:168]}};

assign p_Result_0_22_fu_2955_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[191:184]}};

assign p_Result_0_24_fu_3005_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[207:200]}};

assign p_Result_0_26_fu_3047_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[223:216]}};

assign p_Result_0_28_fu_3089_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[239:232]}};

assign p_Result_0_31_fu_3157_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[263:256]}};

assign p_Result_0_33_fu_3207_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[279:272]}};

assign p_Result_0_35_fu_3257_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[295:288]}};

assign p_Result_0_37_fu_3307_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[311:304]}};

assign p_Result_0_39_fu_3349_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[327:320]}};

assign p_Result_0_3_fu_2479_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[31:24]}};

assign p_Result_0_41_fu_3391_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[343:336]}};

assign p_Result_0_43_fu_3441_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[359:352]}};

assign p_Result_0_45_fu_3491_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[375:368]}};

assign p_Result_0_47_fu_3533_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[391:384]}};

assign p_Result_0_49_fu_3575_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[407:400]}};

assign p_Result_0_51_fu_3625_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[423:416]}};

assign p_Result_0_53_fu_3675_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[439:432]}};

assign p_Result_0_55_fu_3725_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[455:448]}};

assign p_Result_0_57_fu_3775_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[471:464]}};

assign p_Result_0_59_fu_3825_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[487:480]}};

assign p_Result_0_5_fu_2521_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[47:40]}};

assign p_Result_0_60_fu_3857_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[495:488]}};

assign p_Result_0_7_fu_2571_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[63:56]}};

assign p_Result_0_9_fu_2621_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1156_p6[79:72]}};

assign p_reset_1_fu_3959_p2 = (not_s_fu_3953_p2 & ap_phi_reg_pp0_iter1_reset_1_reg_1277);

assign p_s_fu_3966_p3 = ((tmp_3_fu_3947_p2[0:0] === 1'b1) ? 32'd0 : reset_cnt_1_fu_3941_p2);

assign reset_cnt_1_fu_3941_p2 = (reset_cnt_fu_996 + 32'd1);

assign results_0_fu_4448_p2 = (tmp62_fu_4442_p2 + tmp31_fu_4393_p2);

assign results_1_1_fu_4460_p3 = ((ap_reg_pp0_iter3_tmp_12_reg_5603[0:0] === 1'b1) ? results_1_3_fu_992 : results_0_reg_6158);

assign results_1_2_fu_4466_p3 = ((ap_reg_pp0_iter3_tmp_12_reg_5603[0:0] === 1'b1) ? results_0_reg_6158 : results_1_fu_988);

assign tmp10_fu_4359_p2 = ($signed(tmp9_reg_6068) + $signed(tmp8_reg_6063));

assign tmp13_fu_4319_p2 = ($signed(grp_fu_4689_p3) + $signed(grp_fu_4681_p3));

assign tmp14_fu_4363_p2 = (tmp13_reg_6073 + tmp10_fu_4359_p2);

assign tmp15_fu_4368_p2 = (tmp14_fu_4363_p2 + tmp7_fu_4355_p2);

assign tmp18_fu_4323_p2 = ($signed(grp_fu_4613_p3) + $signed(grp_fu_4605_p3));

assign tmp21_fu_4327_p2 = ($signed(grp_fu_4629_p3) + $signed(grp_fu_4621_p3));

assign tmp22_fu_4374_p2 = (tmp21_reg_6083 + tmp18_reg_6078);

assign tmp25_fu_4378_p2 = ($signed(tmp24_reg_6093) + $signed(tmp23_reg_6088));

assign tmp28_fu_4331_p2 = ($signed(grp_fu_4659_p3) + $signed(grp_fu_4651_p3));

assign tmp29_fu_4382_p2 = (tmp28_reg_6098 + tmp25_fu_4378_p2);

assign tmp30_fu_4387_p2 = (tmp29_fu_4382_p2 + tmp22_fu_4374_p2);

assign tmp31_fu_4393_p2 = (tmp30_fu_4387_p2 + tmp15_fu_4368_p2);

assign tmp34_fu_4399_p2 = ($signed(tmp33_reg_6108) + $signed(tmp32_reg_6103));

assign tmp37_fu_4335_p2 = ($signed(grp_fu_4513_p3) + $signed(grp_fu_4505_p3));

assign tmp38_fu_4403_p2 = (tmp37_reg_6113 + tmp34_fu_4399_p2);

assign tmp3_fu_4311_p2 = ($signed(grp_fu_4713_p3) + $signed(grp_fu_4721_p3));

assign tmp41_fu_4408_p2 = ($signed(tmp40_reg_6123) + $signed(tmp39_reg_6118));

assign tmp44_fu_4339_p2 = ($signed(grp_fu_4543_p3) + $signed(grp_fu_4535_p3));

assign tmp45_fu_4412_p2 = (tmp44_reg_6128 + tmp41_fu_4408_p2);

assign tmp46_fu_4417_p2 = (tmp45_fu_4412_p2 + tmp38_fu_4403_p2);

assign tmp49_fu_4343_p2 = ($signed(grp_fu_4559_p3) + $signed(grp_fu_4551_p3));

assign tmp52_fu_4347_p2 = ($signed(grp_fu_4575_p3) + $signed(grp_fu_4567_p3));

assign tmp53_fu_4423_p2 = (tmp52_reg_6138 + tmp49_reg_6133);

assign tmp56_fu_4427_p2 = ($signed(tmp55_reg_6148) + $signed(tmp54_reg_6143));

assign tmp59_fu_4351_p2 = ($signed(grp_fu_4729_p3) + $signed(grp_fu_4597_p3));

assign tmp60_fu_4431_p2 = (tmp59_reg_6153 + tmp56_fu_4427_p2);

assign tmp61_fu_4436_p2 = (tmp60_fu_4431_p2 + tmp53_fu_4423_p2);

assign tmp62_fu_4442_p2 = (tmp61_fu_4436_p2 + tmp46_fu_4417_p2);

assign tmp6_fu_4315_p2 = ($signed(grp_fu_4705_p3) + $signed(grp_fu_4697_p3));

assign tmp7_fu_4355_p2 = (tmp6_reg_6058 + tmp3_reg_6053);

assign tmp_11_fu_2431_p0 = kernels_load_0_0_phi_fu_2419_p3;

assign tmp_11_fu_2431_p1 = tmp_13_fu_2411_p1;

assign tmp_11_fu_2431_p2 = ($signed(tmp_11_fu_2431_p0) * $signed(tmp_11_fu_2431_p1));

assign tmp_12_fu_2407_p1 = ap_phi_mux_phase_1_phi_fu_1169_p6[0:0];

assign tmp_13_fu_2411_p1 = ap_phi_mux_p_Val2_s_phi_fu_1156_p6[7:0];

assign tmp_1_fu_1953_p2 = ((ap_phi_mux_phase_phi_fu_1118_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_23_0_10_fu_2689_p0 = kernels_load_0_11_phi_fu_2677_p3;

assign tmp_23_0_10_fu_2689_p1 = p_Result_0_10_fu_2663_p4;

assign tmp_23_0_10_fu_2689_p2 = ($signed(tmp_23_0_10_fu_2689_p0) * $signed(tmp_23_0_10_fu_2689_p1));

assign tmp_23_0_12_fu_2731_p0 = kernels_load_0_13_phi_fu_2719_p3;

assign tmp_23_0_12_fu_2731_p1 = p_Result_0_12_fu_2705_p4;

assign tmp_23_0_12_fu_2731_p2 = ($signed(tmp_23_0_12_fu_2731_p0) * $signed(tmp_23_0_12_fu_2731_p1));

assign tmp_23_0_14_fu_2781_p0 = kernels_load_0_15_phi_fu_2769_p3;

assign tmp_23_0_14_fu_2781_p1 = p_Result_0_14_fu_2755_p4;

assign tmp_23_0_14_fu_2781_p2 = ($signed(tmp_23_0_14_fu_2781_p0) * $signed(tmp_23_0_14_fu_2781_p1));

assign tmp_23_0_16_fu_2831_p0 = kernels_load_0_17_phi_fu_2819_p3;

assign tmp_23_0_16_fu_2831_p1 = p_Result_0_16_fu_2805_p4;

assign tmp_23_0_16_fu_2831_p2 = ($signed(tmp_23_0_16_fu_2831_p0) * $signed(tmp_23_0_16_fu_2831_p1));

assign tmp_23_0_18_fu_2881_p0 = kernels_load_0_19_phi_fu_2869_p3;

assign tmp_23_0_18_fu_2881_p1 = p_Result_0_18_fu_2855_p4;

assign tmp_23_0_18_fu_2881_p2 = ($signed(tmp_23_0_18_fu_2881_p0) * $signed(tmp_23_0_18_fu_2881_p1));

assign tmp_23_0_1_fu_2463_p0 = kernels_load_0_1_phi_fu_2451_p3;

assign tmp_23_0_1_fu_2463_p1 = p_Result_0_1_fu_2437_p4;

assign tmp_23_0_1_fu_2463_p2 = ($signed(tmp_23_0_1_fu_2463_p0) * $signed(tmp_23_0_1_fu_2463_p1));

assign tmp_23_0_20_fu_2931_p0 = kernels_load_0_21_phi_fu_2919_p3;

assign tmp_23_0_20_fu_2931_p1 = p_Result_0_20_fu_2905_p4;

assign tmp_23_0_20_fu_2931_p2 = ($signed(tmp_23_0_20_fu_2931_p0) * $signed(tmp_23_0_20_fu_2931_p1));

assign tmp_23_0_22_fu_2981_p0 = kernels_load_0_23_phi_fu_2969_p3;

assign tmp_23_0_22_fu_2981_p1 = p_Result_0_22_fu_2955_p4;

assign tmp_23_0_22_fu_2981_p2 = ($signed(tmp_23_0_22_fu_2981_p0) * $signed(tmp_23_0_22_fu_2981_p1));

assign tmp_23_0_24_fu_3031_p0 = kernels_load_0_25_phi_fu_3019_p3;

assign tmp_23_0_24_fu_3031_p1 = p_Result_0_24_fu_3005_p4;

assign tmp_23_0_24_fu_3031_p2 = ($signed(tmp_23_0_24_fu_3031_p0) * $signed(tmp_23_0_24_fu_3031_p1));

assign tmp_23_0_26_fu_3073_p0 = kernels_load_0_27_phi_fu_3061_p3;

assign tmp_23_0_26_fu_3073_p1 = p_Result_0_26_fu_3047_p4;

assign tmp_23_0_26_fu_3073_p2 = ($signed(tmp_23_0_26_fu_3073_p0) * $signed(tmp_23_0_26_fu_3073_p1));

assign tmp_23_0_28_fu_3115_p0 = kernels_load_0_29_phi_fu_3103_p3;

assign tmp_23_0_28_fu_3115_p1 = p_Result_0_28_fu_3089_p4;

assign tmp_23_0_28_fu_3115_p2 = ($signed(tmp_23_0_28_fu_3115_p0) * $signed(tmp_23_0_28_fu_3115_p1));

assign tmp_23_0_31_fu_3183_p0 = kernels_load_0_32_phi_fu_3171_p3;

assign tmp_23_0_31_fu_3183_p1 = p_Result_0_31_fu_3157_p4;

assign tmp_23_0_31_fu_3183_p2 = ($signed(tmp_23_0_31_fu_3183_p0) * $signed(tmp_23_0_31_fu_3183_p1));

assign tmp_23_0_33_fu_3233_p0 = kernels_load_0_34_phi_fu_3221_p3;

assign tmp_23_0_33_fu_3233_p1 = p_Result_0_33_fu_3207_p4;

assign tmp_23_0_33_fu_3233_p2 = ($signed(tmp_23_0_33_fu_3233_p0) * $signed(tmp_23_0_33_fu_3233_p1));

assign tmp_23_0_35_fu_3283_p0 = kernels_load_0_36_phi_fu_3271_p3;

assign tmp_23_0_35_fu_3283_p1 = p_Result_0_35_fu_3257_p4;

assign tmp_23_0_35_fu_3283_p2 = ($signed(tmp_23_0_35_fu_3283_p0) * $signed(tmp_23_0_35_fu_3283_p1));

assign tmp_23_0_37_fu_3333_p0 = kernels_load_0_38_phi_fu_3321_p3;

assign tmp_23_0_37_fu_3333_p1 = p_Result_0_37_fu_3307_p4;

assign tmp_23_0_37_fu_3333_p2 = ($signed(tmp_23_0_37_fu_3333_p0) * $signed(tmp_23_0_37_fu_3333_p1));

assign tmp_23_0_39_fu_3375_p0 = kernels_load_0_40_phi_fu_3363_p3;

assign tmp_23_0_39_fu_3375_p1 = p_Result_0_39_fu_3349_p4;

assign tmp_23_0_39_fu_3375_p2 = ($signed(tmp_23_0_39_fu_3375_p0) * $signed(tmp_23_0_39_fu_3375_p1));

assign tmp_23_0_3_fu_2505_p0 = kernels_load_0_3_phi_fu_2493_p3;

assign tmp_23_0_3_fu_2505_p1 = p_Result_0_3_fu_2479_p4;

assign tmp_23_0_3_fu_2505_p2 = ($signed(tmp_23_0_3_fu_2505_p0) * $signed(tmp_23_0_3_fu_2505_p1));

assign tmp_23_0_41_fu_3417_p0 = kernels_load_0_42_phi_fu_3405_p3;

assign tmp_23_0_41_fu_3417_p1 = p_Result_0_41_fu_3391_p4;

assign tmp_23_0_41_fu_3417_p2 = ($signed(tmp_23_0_41_fu_3417_p0) * $signed(tmp_23_0_41_fu_3417_p1));

assign tmp_23_0_43_fu_3467_p0 = kernels_load_0_44_phi_fu_3455_p3;

assign tmp_23_0_43_fu_3467_p1 = p_Result_0_43_fu_3441_p4;

assign tmp_23_0_43_fu_3467_p2 = ($signed(tmp_23_0_43_fu_3467_p0) * $signed(tmp_23_0_43_fu_3467_p1));

assign tmp_23_0_45_fu_3517_p0 = kernels_load_0_46_phi_fu_3505_p3;

assign tmp_23_0_45_fu_3517_p1 = p_Result_0_45_fu_3491_p4;

assign tmp_23_0_45_fu_3517_p2 = ($signed(tmp_23_0_45_fu_3517_p0) * $signed(tmp_23_0_45_fu_3517_p1));

assign tmp_23_0_47_fu_3559_p0 = kernels_load_0_48_phi_fu_3547_p3;

assign tmp_23_0_47_fu_3559_p1 = p_Result_0_47_fu_3533_p4;

assign tmp_23_0_47_fu_3559_p2 = ($signed(tmp_23_0_47_fu_3559_p0) * $signed(tmp_23_0_47_fu_3559_p1));

assign tmp_23_0_49_fu_3601_p0 = kernels_load_0_50_phi_fu_3589_p3;

assign tmp_23_0_49_fu_3601_p1 = p_Result_0_49_fu_3575_p4;

assign tmp_23_0_49_fu_3601_p2 = ($signed(tmp_23_0_49_fu_3601_p0) * $signed(tmp_23_0_49_fu_3601_p1));

assign tmp_23_0_51_fu_3651_p0 = kernels_load_0_52_phi_fu_3639_p3;

assign tmp_23_0_51_fu_3651_p1 = p_Result_0_51_fu_3625_p4;

assign tmp_23_0_51_fu_3651_p2 = ($signed(tmp_23_0_51_fu_3651_p0) * $signed(tmp_23_0_51_fu_3651_p1));

assign tmp_23_0_53_fu_3701_p0 = kernels_load_0_54_phi_fu_3689_p3;

assign tmp_23_0_53_fu_3701_p1 = p_Result_0_53_fu_3675_p4;

assign tmp_23_0_53_fu_3701_p2 = ($signed(tmp_23_0_53_fu_3701_p0) * $signed(tmp_23_0_53_fu_3701_p1));

assign tmp_23_0_55_fu_3751_p0 = kernels_load_0_56_phi_fu_3739_p3;

assign tmp_23_0_55_fu_3751_p1 = p_Result_0_55_fu_3725_p4;

assign tmp_23_0_55_fu_3751_p2 = ($signed(tmp_23_0_55_fu_3751_p0) * $signed(tmp_23_0_55_fu_3751_p1));

assign tmp_23_0_57_fu_3801_p0 = kernels_load_0_58_phi_fu_3789_p3;

assign tmp_23_0_57_fu_3801_p1 = p_Result_0_57_fu_3775_p4;

assign tmp_23_0_57_fu_3801_p2 = ($signed(tmp_23_0_57_fu_3801_p0) * $signed(tmp_23_0_57_fu_3801_p1));

assign tmp_23_0_59_fu_3851_p0 = kernels_load_0_60_phi_fu_3839_p3;

assign tmp_23_0_59_fu_3851_p1 = p_Result_0_59_fu_3825_p4;

assign tmp_23_0_59_fu_3851_p2 = ($signed(tmp_23_0_59_fu_3851_p0) * $signed(tmp_23_0_59_fu_3851_p1));

assign tmp_23_0_5_fu_2547_p0 = kernels_load_0_5_phi_fu_2535_p3;

assign tmp_23_0_5_fu_2547_p1 = p_Result_0_5_fu_2521_p4;

assign tmp_23_0_5_fu_2547_p2 = ($signed(tmp_23_0_5_fu_2547_p0) * $signed(tmp_23_0_5_fu_2547_p1));

assign tmp_23_0_60_fu_3883_p0 = kernels_load_0_61_phi_fu_3871_p3;

assign tmp_23_0_60_fu_3883_p1 = p_Result_0_60_fu_3857_p4;

assign tmp_23_0_60_fu_3883_p2 = ($signed(tmp_23_0_60_fu_3883_p0) * $signed(tmp_23_0_60_fu_3883_p1));

assign tmp_23_0_7_fu_2597_p0 = kernels_load_0_7_phi_fu_2585_p3;

assign tmp_23_0_7_fu_2597_p1 = p_Result_0_7_fu_2571_p4;

assign tmp_23_0_7_fu_2597_p2 = ($signed(tmp_23_0_7_fu_2597_p0) * $signed(tmp_23_0_7_fu_2597_p1));

assign tmp_23_0_9_fu_2647_p0 = kernels_load_0_9_phi_fu_2635_p3;

assign tmp_23_0_9_fu_2647_p1 = p_Result_0_9_fu_2621_p4;

assign tmp_23_0_9_fu_2647_p2 = ($signed(tmp_23_0_9_fu_2647_p0) * $signed(tmp_23_0_9_fu_2647_p1));

assign tmp_2_fu_2077_p2 = ((ap_phi_mux_phase_1_phi_fu_1169_p6 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_3_fu_3947_p2 = ((reset_cnt_1_fu_3941_p2 == 32'd2048) ? 1'b1 : 1'b0);

assign tmp_5_fu_1403_p1 = app_conv_mult_1_param_V_idx_dim_1_dout[5:0];

assign tmp_6_fu_1393_p2 = ((app_conv_mult_1_param_V_idx_blk_dout == 8'd1) ? 1'b1 : 1'b0);

assign tmp_7_fu_3931_p2 = (ap_phi_mux_phase_1_phi_fu_1169_p6 + 8'd1);

assign tmp_9_fu_3925_p2 = ((ap_phi_mux_phase_1_phi_fu_1169_p6 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_fu_1399_p1 = app_conv_mult_1_param_V_idx_dim_0_dout[0:0];

assign tmp_s_fu_2059_p2 = ((input_param_cnt_2_reg_5585 == 32'd2048) ? 1'b1 : 1'b0);

endmodule //app_conv_mult_1
