// Seed: 3222200286
module module_0 (
    input uwire id_0,
    input tri id_1,
    output supply1 id_2,
    output supply1 id_3,
    output wand id_4,
    input uwire id_5,
    input uwire id_6,
    output tri0 id_7,
    input wire id_8,
    input tri1 id_9,
    input uwire id_10,
    output tri1 id_11,
    input supply0 id_12,
    input wire id_13
);
  wire id_15;
  id_16(
      &id_9, (1 ? id_10 : id_8)
  );
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    output wand id_2,
    output tri0 id_3,
    input tri id_4,
    output tri0 id_5,
    output tri1 id_6,
    input supply0 id_7,
    input wand id_8,
    output supply1 id_9,
    input uwire id_10,
    output tri1 id_11,
    output supply1 id_12,
    output wand id_13,
    input tri1 id_14,
    output uwire id_15,
    input tri0 id_16,
    input tri1 id_17,
    input tri0 id_18,
    output tri1 id_19,
    input wire id_20,
    output tri1 id_21
    , id_33,
    input tri0 id_22,
    output wand id_23,
    output supply1 id_24,
    input supply1 id_25,
    input supply1 id_26,
    input wand id_27,
    input wire id_28,
    output uwire id_29,
    input uwire id_30,
    output tri0 id_31
);
  assign id_29 = 1;
  wire id_34;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_1,
      id_21,
      id_31,
      id_28,
      id_16,
      id_23,
      id_14,
      id_17,
      id_8,
      id_23,
      id_20,
      id_0
  );
  assign modCall_1.type_22 = 0;
  wire id_35;
endmodule
