{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 78,
   "id": "1fe97df4",
   "metadata": {},
   "outputs": [],
   "source": [
    "# This code is response for generating the reg_map for the CIM_Core Module\n",
    "# the responsable xslx is in the “CVA6 SoC 集成” dir\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 79,
   "id": "63a56354",
   "metadata": {},
   "outputs": [],
   "source": [
    "import argparse\n",
    "from enum import Enum\n",
    "from math import ceil, log\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 80,
   "id": "643014bb",
   "metadata": {},
   "outputs": [],
   "source": [
    "class Access(Enum):\n",
    "  RO = 1\n",
    "  RW = 2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 81,
   "id": "591e6ede",
   "metadata": {},
   "outputs": [],
   "source": [
    "class AddrMapEntry(object):\n",
    "    def __init__(self, addr, name, description, access, width):\n",
    "        super(AddrMapEntry, self).__init__()\n",
    "        self.addr = addr\n",
    "        self.description = description\n",
    "        self.access = access\n",
    "        self.width = width\n",
    "        self.name = name\n",
    "\n",
    "    def __str__(self):\n",
    "        return '{} | {} | {} | {}'.format(hex(self.addr), self.width, self.access, self.description)\n",
    "\n",
    "    def get_list_elem(self):\n",
    "        return [hex(self.addr), self.width, self.access, self.description]\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 103,
   "id": "d9d95e59",
   "metadata": {},
   "outputs": [],
   "source": [
    "class AddrMap:\n",
    "    def __init__(self, name, description, access_width=32):\n",
    "        self.access_width = access_width\n",
    "        self.name = name\n",
    "        self.description = description\n",
    "        self.addrmap = []\n",
    "        self.ports = []\n",
    "\n",
    "    def addEntries(self, num, addr, name, description, access, width):\n",
    "        # register port\n",
    "        self.ports.append((name, num, width, access))\n",
    "        for i in range(0, num):\n",
    "            effect_addr = addr\n",
    "            # we need to split the entry into multiple aligned entries as otherwise we would\n",
    "            # violate the access_width constraints\n",
    "            if (width / self.access_width) > 1.0:\n",
    "                for i in range(0, int(ceil(width / self.access_width))):\n",
    "                    if (width - self.access_width * i < self.access_width):\n",
    "                        self.addrmap.append(AddrMapEntry(effect_addr + int(self.access_width/8) * i,  name, description.format(i), access, width - self.access_width * i))\n",
    "                    else:\n",
    "                        self.addrmap.append(AddrMapEntry(effect_addr + int(self.access_width/8) * i,  name, description.format(i), access, self.access_width))\n",
    "            else:\n",
    "                self.addrmap.append(AddrMapEntry(effect_addr, name, description.format(i), access, width))\n",
    "\n",
    "    def addEntry(self, addr, name, description, access, width):\n",
    "        self.addEntries(1, addr, name, description, access, width)\n",
    "        \n",
    "    \"\"\"Dump Verilog\"\"\"\n",
    "    def emit_verilog(self):\n",
    "        output = \"// Do not edit - auto-generated\\n\"\n",
    "        params =\",\\n\".join(map(lambda x: \"  \" + x, [\n",
    "            \"parameter type reg_req_t  = logic\",\n",
    "            \"parameter type reg_rsp_t  = logic\"]))\n",
    "        output += \"module {} {}(\\n\".format(self.name, \"#(\\n{}\\n)\".format(params))\n",
    "        for i in self.ports:\n",
    "            # self.ports.append((name, num, width, access))\n",
    "            if i[3] == str(Access.RO):\n",
    "                output += \"  input logic [{}:0][{}:0] {}_i,\\n\".format(i[1]-1, i[2]-1, i[0])\n",
    "                output += \"  output logic [{}:0] {}_re_o,\\n\".format(i[1]-1, i[0])\n",
    "            elif i[3] == str(Access.RW):\n",
    "                output += \"  input logic [{}:0][{}:0] {}_i,\\n\".format(i[1]-1, i[2]-1, i[0])\n",
    "                output += \"  output logic [{}:0][{}:0] {}_o,\\n\".format(i[1]-1, i[2]-1, i[0])\n",
    "                output += \"  output logic [{}:0] {}_we_o,\\n\".format(i[1]-1, i[0])\n",
    "                output += \"  output logic [{}:0] {}_re_o,\\n\".format(i[1]-1, i[0])\n",
    "            else:\n",
    "                output += \"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA,\\n\"\n",
    "                \n",
    "        output += \"  // Bus Interface\\n\"\n",
    "        output += \"  input  reg_req_t req_i,\\n\"\n",
    "        output += \"  output reg_rsp_t resp_o\\n\"\n",
    "        output += \");\\n\"\n",
    "        output += \"always_comb begin\\n\"\n",
    "        output += \"  resp_o.ready = 1'b1;\\n\"\n",
    "        output += \"  resp_o.rdata = '0;\\n\"\n",
    "        output += \"  resp_o.error = '0;\\n\"\n",
    "        for i in self.ports:\n",
    "            if i[3] != str(Access.RO):\n",
    "                output += \"  {}_o = '0;\\n\".format(i[0])\n",
    "                output += \"  {}_we_o = '0;\\n\".format(i[0])\n",
    "                output += \"  {}_re_o = '0;\\n\".format(i[0])\n",
    "        output += \"  if (req_i.valid) begin\\n\"\n",
    "        output += \"    if (req_i.write) begin\\n\"\n",
    "        output += \"      unique case(req_i.addr)\\n\"\n",
    "        j = 0\n",
    "        last_name = \"\"\n",
    "        for i in self.addrmap:\n",
    "            if i.access != str(Access.RO):\n",
    "                if last_name != i.name:\n",
    "                    j = 0\n",
    "                output += \"        {}'h{}: begin\\n\".format(self.access_width, hex(i.addr)[2:])\n",
    "                output += \"          {}_o[{}][{}:0] = req_i.wdata[{}:0];\\n\".format(i.name, j, i.width - 1, i.width - 1)\n",
    "                output += \"          {}_we_o[{}] = 1'b1;\\n\".format(i.name, j)\n",
    "                output += \"        end\\n\"\n",
    "                j += 1\n",
    "                last_name = i.name\n",
    "        output += \"        default: resp_o.error = 1'b1;\\n\"\n",
    "        output += \"      endcase\\n\"\n",
    "        output += \"    end else begin\\n\"\n",
    "        output += \"      unique case(req_i.addr)\\n\"\n",
    "        j = 0\n",
    "        last_name = \"\"\n",
    "        for i in self.addrmap:\n",
    "            if last_name != i.name:\n",
    "                j = 0\n",
    "            output += \"        {}'h{}: begin\\n\".format(self.access_width, hex(i.addr)[2:])\n",
    "            output += \"          resp_o.rdata[{}:0] = {}_i[{}][{}:0];\\n\".format(i.width - 1, i.name, j, i.width - 1)\n",
    "            output += \"          {}_re_o[{}] = 1'b1;\\n\".format(i.name, j)\n",
    "            output += \"        end\\n\"\n",
    "            j += 1\n",
    "            last_name = i.name\n",
    "        output += \"        default: resp_o.error = 1'b1;\\n\"\n",
    "        output += \"      endcase\\n\"\n",
    "        output += \"    end\\n\"\n",
    "        output += \"  end\\n\"\n",
    "        output += \"end\\n\"\n",
    "        output += \"endmodule\\n\"\n",
    "        return output"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 104,
   "id": "3d1c55bf",
   "metadata": {},
   "outputs": [],
   "source": [
    "from openpyxl import load_workbook\n",
    "def get_address_map_from_excel(file_name):\n",
    "    # 加载 Excel 文件\n",
    "    workbook = load_workbook(filename=file_name)\n",
    "\n",
    "    # 获取活动工作表（第一个工作表）\n",
    "    sheet = workbook.active\n",
    "\n",
    "    data = []  # 存储每一行的数据\n",
    "\n",
    "    # 获取列标题\n",
    "    header = [cell.value for cell in sheet[1]]\n",
    "\n",
    "    # 遍历除列标题外的每一行\n",
    "    for row in sheet.iter_rows(min_row=2, values_only=True):\n",
    "        # 将每一行的单元格值与列标题对应存入字典\n",
    "        row_data = {header[i]: value for i, value in enumerate(row)}\n",
    "        data.append(row_data)\n",
    "\n",
    "    return data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 105,
   "id": "14d6c339",
   "metadata": {},
   "outputs": [],
   "source": [
    "def generate_verilog_from_verilog():\n",
    "    # Parse the command line arguments.\n",
    "    # 我们需要提供的顶层参数包括：XXXXXX\n",
    "#     parser = argparse.ArgumentParser()\n",
    "#     parser.add_argument(\"-t\", \"--nr_targets\", metavar=\"NrTargets\", help=\"number of targets (default 2)\", default=2)\n",
    "#     parser.add_argument(\"-s\", \"--nr_sources\", metavar=\"NrSources\", help=\"number of sources (default 30)\", default=30)\n",
    "#     parser.add_argument(\"-p\", \"--max_priority\", metavar=\"MaxPriority\", help=\"maximum number of priority (default 7)\", default=7)\n",
    "#     args = parser.parse_args()\n",
    "    \n",
    "#     CIM_Core_base = 0x20000000\n",
    "    addrmap = AddrMap(\"CIM_Core_regs\", \"CIM_Core Address Map\")\n",
    "\n",
    "    reg_map_data = get_address_map_from_excel(r\"C:\\Users\\yiqi jing\\Desktop\\CVA6 SoC 集成\\CIM_Core_address_map.xlsx\")\n",
    "\n",
    "    for i in range(len(reg_map_data)):\n",
    "        reg_map_append_data = reg_map_data[i]\n",
    "        addrmap.addEntries(reg_map_append_data['num'], int(reg_map_append_data['addr'],16), reg_map_append_data['name'], \\\n",
    "                           reg_map_append_data['description'], reg_map_append_data['access'], reg_map_append_data['width'] )\n",
    "    \n",
    "    print(addrmap.emit_verilog())\n",
    "    return"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 106,
   "id": "10aaa09e",
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "// Do not edit - auto-generated\n",
      "module CIM_Core_regs #(\n",
      "  parameter type reg_req_t  = logic,\n",
      "  parameter type reg_rsp_t  = logic\n",
      ")(\n",
      "  input logic [0:0][3:0] test_1_i,\n",
      "  output logic [0:0][3:0] test_1_o,\n",
      "  output logic [0:0] test_1_we_o,\n",
      "  output logic [0:0] test_1_re_o,\n",
      "  input logic [0:0][15:0] test_2_i,\n",
      "  output logic [0:0][15:0] test_2_o,\n",
      "  output logic [0:0] test_2_we_o,\n",
      "  output logic [0:0] test_2_re_o,\n",
      "  input logic [0:0][3:0] test_3_i,\n",
      "  output logic [0:0][3:0] test_3_o,\n",
      "  output logic [0:0] test_3_we_o,\n",
      "  output logic [0:0] test_3_re_o,\n",
      "  input logic [0:0][23:0] test_4_i,\n",
      "  output logic [0:0][23:0] test_4_o,\n",
      "  output logic [0:0] test_4_we_o,\n",
      "  output logic [0:0] test_4_re_o,\n",
      "  // Bus Interface\n",
      "  input  reg_req_t req_i,\n",
      "  output reg_rsp_t resp_o\n",
      ");\n",
      "always_comb begin\n",
      "  resp_o.ready = 1'b1;\n",
      "  resp_o.rdata = '0;\n",
      "  resp_o.error = '0;\n",
      "  test_1_o = '0;\n",
      "  test_1_we_o = '0;\n",
      "  test_1_re_o = '0;\n",
      "  test_2_o = '0;\n",
      "  test_2_we_o = '0;\n",
      "  test_2_re_o = '0;\n",
      "  test_3_o = '0;\n",
      "  test_3_we_o = '0;\n",
      "  test_3_re_o = '0;\n",
      "  test_4_o = '0;\n",
      "  test_4_we_o = '0;\n",
      "  test_4_re_o = '0;\n",
      "  if (req_i.valid) begin\n",
      "    if (req_i.write) begin\n",
      "      unique case(req_i.addr)\n",
      "        32'h20000000: begin\n",
      "          test_1_o[0][3:0] = req_i.wdata[3:0];\n",
      "          test_1_we_o[0] = 1'b1;\n",
      "        end\n",
      "        32'h20000050: begin\n",
      "          test_2_o[0][15:0] = req_i.wdata[15:0];\n",
      "          test_2_we_o[0] = 1'b1;\n",
      "        end\n",
      "        32'h20000054: begin\n",
      "          test_3_o[0][3:0] = req_i.wdata[3:0];\n",
      "          test_3_we_o[0] = 1'b1;\n",
      "        end\n",
      "        32'h20000058: begin\n",
      "          test_4_o[0][23:0] = req_i.wdata[23:0];\n",
      "          test_4_we_o[0] = 1'b1;\n",
      "        end\n",
      "        default: resp_o.error = 1'b1;\n",
      "      endcase\n",
      "    end else begin\n",
      "      unique case(req_i.addr)\n",
      "        32'h20000000: begin\n",
      "          resp_o.rdata[3:0] = test_1_i[0][3:0];\n",
      "          test_1_re_o[0] = 1'b1;\n",
      "        end\n",
      "        32'h20000050: begin\n",
      "          resp_o.rdata[15:0] = test_2_i[0][15:0];\n",
      "          test_2_re_o[0] = 1'b1;\n",
      "        end\n",
      "        32'h20000054: begin\n",
      "          resp_o.rdata[3:0] = test_3_i[0][3:0];\n",
      "          test_3_re_o[0] = 1'b1;\n",
      "        end\n",
      "        32'h20000058: begin\n",
      "          resp_o.rdata[23:0] = test_4_i[0][23:0];\n",
      "          test_4_re_o[0] = 1'b1;\n",
      "        end\n",
      "        default: resp_o.error = 1'b1;\n",
      "      endcase\n",
      "    end\n",
      "  end\n",
      "end\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "generate_verilog_from_verilog()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 107,
   "id": "963dda37",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "当前路径： C:\\Users\\yiqi jing\\CVA6_python\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "\n",
    "current_path = os.getcwd()\n",
    "print(\"当前路径：\", current_path)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "2d9d9678",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
