
#### Chip Layout
```
CHIP NAME {
	IN /* inputs */;
	Out /* outputs */;

	PARTS:
	/* shit here */
}
```

#### Example Gate
```
And(a=a, b=b, out=temp);
```

#### Buses

Buses are right to left: 
7|6|5|4|3|2|1|0
-|-|-|-|-|-|-|-
0|0|1|0|1|1|0|1

```
IN in[8];
OUT out[8];

Not(in=[0], out=[0]);
Not(in=[0..7], out=[0..7]);
```

[[4. ALU]]