[dram_structure]
protocol = DDR4
bankgroups = 2
banks_per_group = 4
rows = 65536
columns = 1024
device_width = 16
BL = 8

[timing]
tCK = 1.25
AL = 0
CL = 10
CWL = 9
tRCD = 10
tRP = 10
tRAS = 28
tRFC = 288
tRFC2 = 208
tRFC4 = 128
tREFI = 6240
tRPRE = 1
tWPRE = 1
tRRD_S = 5
tRRD_L = 6
tWTR_S = 2
tWTR_L = 6
tFAW = 28
tWR = 12
tWR2 = 13
tRTP = 6
tCCD_S = 4
tCCD_L = 5
tCKE = 4
tCKESR = 5
tXS = 296
tXP = 5
tRTRS = 1

[power]
VDD = 1.2
IDD0 = 75
IPP0 = 4.0
IDD2P = 25
IDD2N = 33
IDD3P = 39
IDD3N = 49
IDD4W = 225
IDD4R = 225
IDD5AB = 250
IDD6x = 31

[system]
channel_size = 4096
channels = 1
bus_width = 64
address_mapping = rochrababgco
queue_structure = PER_BANK
refresh_policy = RANK_LEVEL_STAGGERED
row_buf_policy = OPEN_PAGE
cmd_queue_size = 8
trans_queue_size = 32

[other]
epoch_period = 1587301
output_level = 1

