0.7
2020.2
Sep 11 2025
21:29:11
D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/RTL/Register_File.v,1762064612,verilog,,D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/Simulation/Register_File_tb.v,,Register_File,,,../../../../../../../../../../Applications/Vivado_2025.1.1/2025.1.1/Vivado/data/rsb/busdef;../../../../../RTL;../../../../RISC-V-RV32I.ip_user_files/ipstatic,,,,,
D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/Simulation/Register_File_tb.v,1762065790,verilog,,,,Register_File_tb,,,../../../../../../../../../../Applications/Vivado_2025.1.1/2025.1.1/Vivado/data/rsb/busdef;../../../../../RTL;../../../../RISC-V-RV32I.ip_user_files/ipstatic,,,,,
D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/Vivado_Project/RISC-V-RV32I.sim/sim_1/behav/xsim/glbl.v,1748340170,verilog,,,,glbl,,,,,,,,
