/* Generated by Yosys 0.27+9 (git sha1 101d19bb6, gcc 11.2.0-7ubuntu2 -fPIC -Os) */


module \$paramod$05fcaba1de5cb36db1658db7b408110c3bb3b087\bsg_fpu_preprocess (a_i, zero_o, nan_o, sig_nan_o, infty_o, exp_zero_o, man_zero_o, denormal_o, sign_o, exp_o, man_o);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  
  input [15:0] a_i;
  wire [15:0] a_i;
  
  output denormal_o;
  wire denormal_o;
  
  output [4:0] exp_o;
  wire [4:0] exp_o;
  
  wire exp_zero;
  
  output exp_zero_o;
  wire exp_zero_o;
  
  output infty_o;
  wire infty_o;
  
  output [9:0] man_o;
  wire [9:0] man_o;
  
  output man_zero_o;
  wire man_zero_o;
  
  wire mantissa_zero;
  
  output nan_o;
  wire nan_o;
  
  output sig_nan_o;
  wire sig_nan_o;
  
  output sign_o;
  wire sign_o;
  
  output zero_o;
  wire zero_o;
  assign _00_ = ~(a_i[1] | a_i[0]);
  assign _01_ = a_i[3] | a_i[2];
  assign _02_ = _00_ & ~(_01_);
  assign _03_ = a_i[5] | a_i[4];
  assign _04_ = a_i[7] | a_i[6];
  assign _05_ = _04_ | _03_;
  assign _06_ = _02_ & ~(_05_);
  assign _07_ = a_i[9] | a_i[8];
  assign man_zero_o = _06_ & ~(_07_);
  assign _08_ = ~a_i[14];
  assign _09_ = a_i[11] | a_i[10];
  assign _10_ = a_i[13] | a_i[12];
  assign _11_ = _10_ | _09_;
  assign exp_zero_o = _08_ & ~(_11_);
  assign _12_ = ~exp_zero_o;
  assign zero_o = man_zero_o & ~(_12_);
  assign _13_ = ~(a_i[11] & a_i[10]);
  assign _14_ = ~(a_i[13] & a_i[12]);
  assign _15_ = _14_ | _13_;
  assign _16_ = _15_ | _08_;
  assign nan_o = ~(_16_ | man_zero_o);
  assign sig_nan_o = nan_o & ~(a_i[9]);
  assign infty_o = man_zero_o & ~(_16_);
  assign denormal_o = ~(_12_ | man_zero_o);
  assign exp_o = a_i[14:10];
  assign exp_zero = exp_zero_o;
  assign man_o = a_i[9:0];
  assign mantissa_zero = man_zero_o;
  assign sign_o = a_i[15];
endmodule

(* top =  1  *)

module bsg_fpu_classify(a_i, class_o);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  
  input [15:0] a_i;
  wire [15:0] a_i;
  
  output [15:0] class_o;
  wire [15:0] class_o;
  
  wire denormal;
  
  wire infty;
  
  wire nan;
  
  wire sig_nan;
  
  wire sign;
  
  wire zero;
  assign class_o[0] = sign & infty;
  assign _00_ = ~zero;
  assign _01_ = infty | ~(sign);
  assign _02_ = _01_ | denormal;
  assign _03_ = _02_ | nan;
  assign class_o[1] = _00_ & ~(_03_);
  assign class_o[2] = sign & denormal;
  assign class_o[3] = sign & zero;
  assign class_o[4] = zero & ~(sign);
  assign class_o[5] = denormal & ~(sign);
  assign _04_ = sign | infty;
  assign _05_ = _04_ | denormal;
  assign _06_ = _05_ | nan;
  assign class_o[6] = _00_ & ~(_06_);
  assign class_o[7] = infty & ~(sign);
  assign class_o[9] = nan & ~(sig_nan);
  (* module_not_derived = 32'd1 *)
  
  \$paramod$05fcaba1de5cb36db1658db7b408110c3bb3b087\bsg_fpu_preprocess  prep (
    .a_i(a_i),
    .denormal_o(denormal),
    .infty_o(infty),
    .nan_o(nan),
    .sig_nan_o(sig_nan),
    .sign_o(sign),
    .zero_o(zero)
  );
  assign { class_o[15:10], class_o[8] } = { 6'h00, sig_nan };
endmodule

