verilog xil_defaultlib --include "../../../../SAXI_MB_PR_01.gen/sources_1/bd/LED_PR/ipshared/ec67/hdl" --include "../../../../SAXI_MB_PR_01.gen/sources_1/bd/LED_PR/ipshared/30ef" \
"../../../bd/LED_PR/ip/LED_PR_lmb_bram_0/sim/LED_PR_lmb_bram_0.v" \
"../../../bd/LED_PR/ip/LED_PR_xbar_0/sim/LED_PR_xbar_0.v" \
"../../../bd/LED_PR/ip/LED_PR_microblaze_0_xlconcat_0/sim/LED_PR_microblaze_0_xlconcat_0.v" \
"../../../bd/LED_PR/ip/LED_PR_clk_wiz_1_0/LED_PR_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/LED_PR/ip/LED_PR_clk_wiz_1_0/LED_PR_clk_wiz_1_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
