Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date         : Wed Sep 30 22:48:04 2020
| Host         : caddy03 running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_timing_summary -max_paths 10 -file lab1_top_timing_summary_routed.rpt -pb lab1_top_timing_summary_routed.pb -rpx lab1_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 613 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.093        0.000                      0                 1049        0.021        0.000                      0                 1049        2.000        0.000                       0                   621  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 16.667}       33.333          30.000          
  clk_out2_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
sysclk                  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 16.667}       33.333          30.000          
  clk_out2_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       20.104        0.000                      0                 1007        0.178        0.000                      0                 1007       15.687        0.000                       0                   607  
  clk_out2_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                    10  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  
sysclk                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         20.093        0.000                      0                 1007        0.178        0.000                      0                 1007       15.687        0.000                       0                   607  
  clk_out2_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       20.093        0.000                      0                 1007        0.021        0.000                      0                 1007  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         20.093        0.000                      0                 1007        0.021        0.000                      0                 1007  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         30.935        0.000                      0                   42        0.341        0.000                      0                   42  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         30.935        0.000                      0                   42        0.184        0.000                      0                   42  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       30.935        0.000                      0                   42        0.184        0.000                      0                   42  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       30.946        0.000                      0                   42        0.341        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       20.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.104ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.998ns  (logic 1.696ns (13.048%)  route 11.302ns (86.952%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.082    10.971    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.095 r  interface/x_dff/U3_i_3/O
                         net (fo=4, routed)           1.229    12.324    U3/inst/srldly_0/data_i[18]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.146    32.446    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    32.428    U3/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         32.428    
                         arrival time                         -12.324    
  -------------------------------------------------------------------
                         slack                                 20.104    

Slack (MET) :             20.259ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.809ns  (logic 1.696ns (13.241%)  route 11.113ns (86.759%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.082    10.971    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.095 r  interface/x_dff/U3_i_3/O
                         net (fo=4, routed)           1.040    12.135    U3/inst/srldly_0/data_i[17]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.146    32.446    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    32.394    U3/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         32.394    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                 20.259    

Slack (MET) :             20.383ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[27].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.759ns  (logic 1.696ns (13.293%)  route 11.063ns (86.707%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.082    10.971    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.095 r  interface/x_dff/U3_i_3/O
                         net (fo=4, routed)           0.989    12.084    U3/inst/srldly_0/data_i[14]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/CLK
                         clock pessimism              0.625    32.632    
                         clock uncertainty           -0.146    32.486    
    SLICE_X108Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.467    U3/inst/srldly_0/srl[27].srl16_i
  -------------------------------------------------------------------
                         required time                         32.467    
                         arrival time                         -12.084    
  -------------------------------------------------------------------
                         slack                                 20.383    

Slack (MET) :             20.409ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.693ns  (logic 1.696ns (13.362%)  route 10.997ns (86.638%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.010    10.899    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.023 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.995    12.018    U3/inst/srldly_0/data_i[26]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.584    32.591    
                         clock uncertainty           -0.146    32.445    
    SLICE_X108Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    32.427    U3/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         32.427    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                 20.409    

Slack (MET) :             20.414ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.677ns  (logic 1.696ns (13.379%)  route 10.981ns (86.621%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.010    10.899    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.023 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.979    12.002    U3/inst/srldly_0/data_i[21]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/CLK
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.146    32.446    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    32.416    U3/inst/srldly_0/srl[34].srl16_i
  -------------------------------------------------------------------
                         required time                         32.416    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                 20.414    

Slack (MET) :             20.564ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.503ns  (logic 1.696ns (13.564%)  route 10.807ns (86.436%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.010    10.899    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.023 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.806    11.829    U3/inst/srldly_0/data_i[25]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.584    32.591    
                         clock uncertainty           -0.146    32.445    
    SLICE_X108Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    32.393    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         32.393    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                 20.564    

Slack (MET) :             20.614ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 1.696ns (13.582%)  route 10.791ns (86.418%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.010    10.899    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.023 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.790    11.813    U3/inst/srldly_0/data_i[22]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.146    32.446    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.427    U3/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         32.427    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                 20.614    

Slack (MET) :             20.634ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[26].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.496ns  (logic 1.696ns (13.572%)  route 10.800ns (86.428%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.082    10.971    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.095 r  interface/x_dff/U3_i_3/O
                         net (fo=4, routed)           0.727    11.822    U3/inst/srldly_0/data_i[13]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[26].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[26].srl16_i/CLK
                         clock pessimism              0.625    32.632    
                         clock uncertainty           -0.146    32.486    
    SLICE_X108Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    32.456    U3/inst/srldly_0/srl[26].srl16_i
  -------------------------------------------------------------------
                         required time                         32.456    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                 20.634    

Slack (MET) :             20.718ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.395ns  (logic 1.572ns (12.682%)  route 10.823ns (87.318%))
  Logic Levels:           9  (LUT4=2 LUT6=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          2.040     3.369    interface/x_dff/char_px20_in
    SLICE_X110Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.493 f  interface/x_dff/g0_b1_i_13/O
                         net (fo=20, routed)          1.034     4.526    interface/x_dff/usr_box/disp_char[3]
    SLICE_X108Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.650 r  interface/x_dff/g0_b1_i_8/O
                         net (fo=18, routed)          0.663     5.313    interface/x_dff/usr_box/rom_base_addr16_out
    SLICE_X110Y114       LUT6 (Prop_lut6_I4_O)        0.124     5.437 r  interface/x_dff/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.094     6.531    interface/y_dff/sel[0]
    SLICE_X107Y115       LUT6 (Prop_lut6_I3_O)        0.124     6.655 r  interface/y_dff/g2_b5/O
                         net (fo=2, routed)           0.869     7.524    interface/y_dff/q_reg[1]_9
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.648 r  interface/y_dff/U3_i_104/O
                         net (fo=1, routed)           0.640     8.288    interface/x_dff/U3_i_14_0
    SLICE_X107Y116       LUT6 (Prop_lut6_I0_O)        0.124     8.412 r  interface/x_dff/U3_i_45/O
                         net (fo=1, routed)           0.949     9.362    interface/x_dff/U3_i_45_n_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.124     9.486 r  interface/x_dff/U3_i_14/O
                         net (fo=3, routed)           1.055    10.541    interface/x_dff/U3_i_14_n_0
    SLICE_X105Y120       LUT6 (Prop_lut6_I0_O)        0.124    10.665 r  interface/x_dff/U3_i_2/O
                         net (fo=4, routed)           1.056    11.721    U3/inst/srldly_0/data_i[8]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.625    32.632    
                         clock uncertainty           -0.146    32.486    
    SLICE_X108Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    32.439    U3/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         32.439    
                         arrival time                         -11.721    
  -------------------------------------------------------------------
                         slack                                 20.718    

Slack (MET) :             20.793ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.288ns  (logic 1.572ns (12.793%)  route 10.716ns (87.207%))
  Logic Levels:           9  (LUT4=2 LUT6=7)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          2.040     3.369    interface/x_dff/char_px20_in
    SLICE_X110Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.493 f  interface/x_dff/g0_b1_i_13/O
                         net (fo=20, routed)          1.034     4.526    interface/x_dff/usr_box/disp_char[3]
    SLICE_X108Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.650 r  interface/x_dff/g0_b1_i_8/O
                         net (fo=18, routed)          0.663     5.313    interface/x_dff/usr_box/rom_base_addr16_out
    SLICE_X110Y114       LUT6 (Prop_lut6_I4_O)        0.124     5.437 r  interface/x_dff/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.094     6.531    interface/y_dff/sel[0]
    SLICE_X107Y115       LUT6 (Prop_lut6_I3_O)        0.124     6.655 r  interface/y_dff/g2_b5/O
                         net (fo=2, routed)           0.869     7.524    interface/y_dff/q_reg[1]_9
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.648 r  interface/y_dff/U3_i_104/O
                         net (fo=1, routed)           0.640     8.288    interface/x_dff/U3_i_14_0
    SLICE_X107Y116       LUT6 (Prop_lut6_I0_O)        0.124     8.412 r  interface/x_dff/U3_i_45/O
                         net (fo=1, routed)           0.949     9.362    interface/x_dff/U3_i_45_n_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.124     9.486 r  interface/x_dff/U3_i_14/O
                         net (fo=3, routed)           1.055    10.541    interface/x_dff/U3_i_14_n_0
    SLICE_X105Y120       LUT6 (Prop_lut6_I0_O)        0.124    10.665 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           0.949    11.614    U3/inst/srldly_0/data_i[19]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.146    32.446    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    32.407    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         32.407    
                         arrival time                         -11.614    
  -------------------------------------------------------------------
                         slack                                 20.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 interface/vga_control/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[2].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.518%)  route 0.162ns (53.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.704    -0.527    interface/vga_control/clk_out1
    SLICE_X107Y124       FDRE                                         r  interface/vga_control/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  interface/vga_control/VS_reg/Q
                         net (fo=1, routed)           0.162    -0.224    U3/inst/srldly_0/data_i[1]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[2].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[2].srl16_i/CLK
                         clock pessimism              0.251    -0.511    
    SLICE_X108Y122       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.402    U3/inst/srldly_0/srl[2].srl16_i
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X111Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.130    -0.252    U3/inst/encg/q_m_reg_reg_n_0_[4]
    SLICE_X112Y129       LUT5 (Prop_lut5_I4_O)        0.045    -0.207 r  U3/inst/encg/dout[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.207    U3/inst/encg/dout[4]_i_1__0_n_0
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.983    -0.757    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[4]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X112Y129       FDCE (Hold_fdce_C_D)         0.120    -0.388    U3/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 interface/vga_control/HS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[3].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.773%)  route 0.160ns (53.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.707    -0.524    interface/vga_control/clk_out1
    SLICE_X106Y122       FDRE                                         r  interface/vga_control/HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  interface/vga_control/HS_reg/Q
                         net (fo=1, routed)           0.160    -0.223    U3/inst/srldly_0/data_i[2]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[3].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[3].srl16_i/CLK
                         clock pessimism              0.251    -0.511    
    SLICE_X108Y122       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.417    U3/inst/srldly_0/srl[3].srl16_i
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U3/inst/encb/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.316%)  route 0.117ns (38.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.705    -0.526    U3/inst/encb/pix_clk
    SLICE_X107Y126       FDRE                                         r  U3/inst/encb/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  U3/inst/encb/n1d_reg[3]/Q
                         net (fo=4, routed)           0.117    -0.268    U3/inst/encb/n1d[3]
    SLICE_X109Y126       LUT6 (Prop_lut6_I3_O)        0.045    -0.223 r  U3/inst/encb/q_m_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    U3/inst/encb/q_m_1
    SLICE_X109Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.976    -0.764    U3/inst/encb/pix_clk
    SLICE_X109Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[1]/C
                         clock pessimism              0.251    -0.513    
    SLICE_X109Y126       FDRE (Hold_fdre_C_D)         0.092    -0.421    U3/inst/encb/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.555%)  route 0.111ns (40.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.688    -0.543    interface/pass_box/clk_out1
    SLICE_X98Y111        FDRE                                         r  interface/pass_box/value_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  interface/pass_box/value_reg[24]/Q
                         net (fo=4, routed)           0.111    -0.268    interface/password_tmp[24]
    SLICE_X100Y112       FDRE                                         r  interface/password_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.960    -0.780    interface/clk_out1
    SLICE_X100Y112       FDRE                                         r  interface/password_reg[24]/C
                         clock pessimism              0.251    -0.529    
    SLICE_X100Y112       FDRE (Hold_fdre_C_D)         0.059    -0.470    interface/password_reg[24]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.642%)  route 0.137ns (49.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.688    -0.543    interface/pass_box/clk_out1
    SLICE_X101Y111       FDRE                                         r  interface/pass_box/value_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  interface/pass_box/value_reg[51]/Q
                         net (fo=4, routed)           0.137    -0.265    interface/password_tmp[51]
    SLICE_X100Y113       FDRE                                         r  interface/password_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.959    -0.781    interface/clk_out1
    SLICE_X100Y113       FDRE                                         r  interface/password_reg[51]/C
                         clock pessimism              0.251    -0.530    
    SLICE_X100Y113       FDRE (Hold_fdre_C_D)         0.063    -0.467    interface/password_reg[51]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.689    -0.542    interface/pass_box/clk_out1
    SLICE_X100Y109       FDRE                                         r  interface/pass_box/value_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y109       FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  interface/pass_box/value_reg[27]/Q
                         net (fo=4, routed)           0.128    -0.250    interface/password_tmp[27]
    SLICE_X101Y109       FDRE                                         r  interface/password_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.963    -0.777    interface/clk_out1
    SLICE_X101Y109       FDRE                                         r  interface/password_reg[27]/C
                         clock pessimism              0.248    -0.529    
    SLICE_X101Y109       FDRE (Hold_fdre_C_D)         0.075    -0.454    interface/password_reg[27]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.982%)  route 0.134ns (45.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.687    -0.544    interface/pass_box/clk_out1
    SLICE_X98Y112        FDRE                                         r  interface/pass_box/value_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  interface/pass_box/value_reg[61]/Q
                         net (fo=4, routed)           0.134    -0.246    interface/password_tmp[61]
    SLICE_X101Y113       FDRE                                         r  interface/password_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.959    -0.781    interface/clk_out1
    SLICE_X101Y113       FDRE                                         r  interface/password_reg[61]/C
                         clock pessimism              0.251    -0.530    
    SLICE_X101Y113       FDRE (Hold_fdre_C_D)         0.075    -0.455    interface/password_reg[61]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.989%)  route 0.136ns (49.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.688    -0.543    interface/pass_box/clk_out1
    SLICE_X101Y111       FDRE                                         r  interface/pass_box/value_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  interface/pass_box/value_reg[49]/Q
                         net (fo=4, routed)           0.136    -0.266    interface/password_tmp[49]
    SLICE_X100Y113       FDRE                                         r  interface/password_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.959    -0.781    interface/clk_out1
    SLICE_X100Y113       FDRE                                         r  interface/password_reg[49]/C
                         clock pessimism              0.251    -0.530    
    SLICE_X100Y113       FDRE (Hold_fdre_C_D)         0.052    -0.478    interface/password_reg[49]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U3/inst/encg/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.003%)  route 0.179ns (48.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X111Y127       FDRE                                         r  U3/inst/encg/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/vdin_q_reg[0]/Q
                         net (fo=18, routed)          0.179    -0.203    U3/inst/encg/vdin_q_reg_n_0_[0]
    SLICE_X108Y128       LUT6 (Prop_lut6_I5_O)        0.045    -0.158 r  U3/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.158    U3/inst/encg/q_m_1
    SLICE_X108Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.979    -0.761    U3/inst/encg/pix_clk
    SLICE_X108Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.271    -0.490    
    SLICE_X108Y128       FDRE (Hold_fdre_C_D)         0.120    -0.370    U3/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y16   U2/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y123   U3/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y123   U3/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y123   U3/inst/srldly_0/srl[23].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y123   U3/inst/srldly_0/srl[24].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[1].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   U2/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         10.000      8.333      OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         10.000      8.333      OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         10.000      8.333      OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         10.000      8.333      OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         10.000      8.333      OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         10.000      8.333      OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         10.000      8.333      OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         10.000      8.333      OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   U2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.093ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.998ns  (logic 1.696ns (13.048%)  route 11.302ns (86.952%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.082    10.971    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.095 r  interface/x_dff/U3_i_3/O
                         net (fo=4, routed)           1.229    12.324    U3/inst/srldly_0/data_i[18]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.157    32.435    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    32.417    U3/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         32.417    
                         arrival time                         -12.324    
  -------------------------------------------------------------------
                         slack                                 20.093    

Slack (MET) :             20.248ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.809ns  (logic 1.696ns (13.241%)  route 11.113ns (86.759%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.082    10.971    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.095 r  interface/x_dff/U3_i_3/O
                         net (fo=4, routed)           1.040    12.135    U3/inst/srldly_0/data_i[17]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.157    32.435    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    32.383    U3/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         32.383    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                 20.248    

Slack (MET) :             20.372ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[27].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.759ns  (logic 1.696ns (13.293%)  route 11.063ns (86.707%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.082    10.971    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.095 r  interface/x_dff/U3_i_3/O
                         net (fo=4, routed)           0.989    12.084    U3/inst/srldly_0/data_i[14]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/CLK
                         clock pessimism              0.625    32.632    
                         clock uncertainty           -0.157    32.475    
    SLICE_X108Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.456    U3/inst/srldly_0/srl[27].srl16_i
  -------------------------------------------------------------------
                         required time                         32.456    
                         arrival time                         -12.084    
  -------------------------------------------------------------------
                         slack                                 20.372    

Slack (MET) :             20.398ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.693ns  (logic 1.696ns (13.362%)  route 10.997ns (86.638%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.010    10.899    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.023 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.995    12.018    U3/inst/srldly_0/data_i[26]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.584    32.591    
                         clock uncertainty           -0.157    32.434    
    SLICE_X108Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    32.416    U3/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         32.416    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                 20.398    

Slack (MET) :             20.403ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.677ns  (logic 1.696ns (13.379%)  route 10.981ns (86.621%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.010    10.899    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.023 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.979    12.002    U3/inst/srldly_0/data_i[21]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/CLK
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.157    32.435    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    32.405    U3/inst/srldly_0/srl[34].srl16_i
  -------------------------------------------------------------------
                         required time                         32.405    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                 20.403    

Slack (MET) :             20.553ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.503ns  (logic 1.696ns (13.564%)  route 10.807ns (86.436%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.010    10.899    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.023 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.806    11.829    U3/inst/srldly_0/data_i[25]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.584    32.591    
                         clock uncertainty           -0.157    32.434    
    SLICE_X108Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    32.382    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         32.382    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                 20.553    

Slack (MET) :             20.603ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 1.696ns (13.582%)  route 10.791ns (86.418%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.010    10.899    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.023 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.790    11.813    U3/inst/srldly_0/data_i[22]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.157    32.435    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.416    U3/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         32.416    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                 20.603    

Slack (MET) :             20.623ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[26].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.496ns  (logic 1.696ns (13.572%)  route 10.800ns (86.428%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.082    10.971    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.095 r  interface/x_dff/U3_i_3/O
                         net (fo=4, routed)           0.727    11.822    U3/inst/srldly_0/data_i[13]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[26].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[26].srl16_i/CLK
                         clock pessimism              0.625    32.632    
                         clock uncertainty           -0.157    32.475    
    SLICE_X108Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    32.445    U3/inst/srldly_0/srl[26].srl16_i
  -------------------------------------------------------------------
                         required time                         32.445    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                 20.623    

Slack (MET) :             20.707ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.395ns  (logic 1.572ns (12.682%)  route 10.823ns (87.318%))
  Logic Levels:           9  (LUT4=2 LUT6=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          2.040     3.369    interface/x_dff/char_px20_in
    SLICE_X110Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.493 f  interface/x_dff/g0_b1_i_13/O
                         net (fo=20, routed)          1.034     4.526    interface/x_dff/usr_box/disp_char[3]
    SLICE_X108Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.650 r  interface/x_dff/g0_b1_i_8/O
                         net (fo=18, routed)          0.663     5.313    interface/x_dff/usr_box/rom_base_addr16_out
    SLICE_X110Y114       LUT6 (Prop_lut6_I4_O)        0.124     5.437 r  interface/x_dff/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.094     6.531    interface/y_dff/sel[0]
    SLICE_X107Y115       LUT6 (Prop_lut6_I3_O)        0.124     6.655 r  interface/y_dff/g2_b5/O
                         net (fo=2, routed)           0.869     7.524    interface/y_dff/q_reg[1]_9
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.648 r  interface/y_dff/U3_i_104/O
                         net (fo=1, routed)           0.640     8.288    interface/x_dff/U3_i_14_0
    SLICE_X107Y116       LUT6 (Prop_lut6_I0_O)        0.124     8.412 r  interface/x_dff/U3_i_45/O
                         net (fo=1, routed)           0.949     9.362    interface/x_dff/U3_i_45_n_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.124     9.486 r  interface/x_dff/U3_i_14/O
                         net (fo=3, routed)           1.055    10.541    interface/x_dff/U3_i_14_n_0
    SLICE_X105Y120       LUT6 (Prop_lut6_I0_O)        0.124    10.665 r  interface/x_dff/U3_i_2/O
                         net (fo=4, routed)           1.056    11.721    U3/inst/srldly_0/data_i[8]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.625    32.632    
                         clock uncertainty           -0.157    32.475    
    SLICE_X108Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    32.428    U3/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         32.428    
                         arrival time                         -11.721    
  -------------------------------------------------------------------
                         slack                                 20.707    

Slack (MET) :             20.782ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.288ns  (logic 1.572ns (12.793%)  route 10.716ns (87.207%))
  Logic Levels:           9  (LUT4=2 LUT6=7)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          2.040     3.369    interface/x_dff/char_px20_in
    SLICE_X110Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.493 f  interface/x_dff/g0_b1_i_13/O
                         net (fo=20, routed)          1.034     4.526    interface/x_dff/usr_box/disp_char[3]
    SLICE_X108Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.650 r  interface/x_dff/g0_b1_i_8/O
                         net (fo=18, routed)          0.663     5.313    interface/x_dff/usr_box/rom_base_addr16_out
    SLICE_X110Y114       LUT6 (Prop_lut6_I4_O)        0.124     5.437 r  interface/x_dff/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.094     6.531    interface/y_dff/sel[0]
    SLICE_X107Y115       LUT6 (Prop_lut6_I3_O)        0.124     6.655 r  interface/y_dff/g2_b5/O
                         net (fo=2, routed)           0.869     7.524    interface/y_dff/q_reg[1]_9
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.648 r  interface/y_dff/U3_i_104/O
                         net (fo=1, routed)           0.640     8.288    interface/x_dff/U3_i_14_0
    SLICE_X107Y116       LUT6 (Prop_lut6_I0_O)        0.124     8.412 r  interface/x_dff/U3_i_45/O
                         net (fo=1, routed)           0.949     9.362    interface/x_dff/U3_i_45_n_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.124     9.486 r  interface/x_dff/U3_i_14/O
                         net (fo=3, routed)           1.055    10.541    interface/x_dff/U3_i_14_n_0
    SLICE_X105Y120       LUT6 (Prop_lut6_I0_O)        0.124    10.665 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           0.949    11.614    U3/inst/srldly_0/data_i[19]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.157    32.435    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    32.396    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         32.396    
                         arrival time                         -11.614    
  -------------------------------------------------------------------
                         slack                                 20.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 interface/vga_control/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[2].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.518%)  route 0.162ns (53.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.704    -0.527    interface/vga_control/clk_out1
    SLICE_X107Y124       FDRE                                         r  interface/vga_control/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  interface/vga_control/VS_reg/Q
                         net (fo=1, routed)           0.162    -0.224    U3/inst/srldly_0/data_i[1]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[2].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[2].srl16_i/CLK
                         clock pessimism              0.251    -0.511    
    SLICE_X108Y122       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.402    U3/inst/srldly_0/srl[2].srl16_i
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X111Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.130    -0.252    U3/inst/encg/q_m_reg_reg_n_0_[4]
    SLICE_X112Y129       LUT5 (Prop_lut5_I4_O)        0.045    -0.207 r  U3/inst/encg/dout[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.207    U3/inst/encg/dout[4]_i_1__0_n_0
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.983    -0.757    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[4]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X112Y129       FDCE (Hold_fdce_C_D)         0.120    -0.388    U3/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 interface/vga_control/HS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[3].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.773%)  route 0.160ns (53.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.707    -0.524    interface/vga_control/clk_out1
    SLICE_X106Y122       FDRE                                         r  interface/vga_control/HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  interface/vga_control/HS_reg/Q
                         net (fo=1, routed)           0.160    -0.223    U3/inst/srldly_0/data_i[2]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[3].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[3].srl16_i/CLK
                         clock pessimism              0.251    -0.511    
    SLICE_X108Y122       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.417    U3/inst/srldly_0/srl[3].srl16_i
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U3/inst/encb/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.316%)  route 0.117ns (38.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.705    -0.526    U3/inst/encb/pix_clk
    SLICE_X107Y126       FDRE                                         r  U3/inst/encb/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  U3/inst/encb/n1d_reg[3]/Q
                         net (fo=4, routed)           0.117    -0.268    U3/inst/encb/n1d[3]
    SLICE_X109Y126       LUT6 (Prop_lut6_I3_O)        0.045    -0.223 r  U3/inst/encb/q_m_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    U3/inst/encb/q_m_1
    SLICE_X109Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.976    -0.764    U3/inst/encb/pix_clk
    SLICE_X109Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[1]/C
                         clock pessimism              0.251    -0.513    
    SLICE_X109Y126       FDRE (Hold_fdre_C_D)         0.092    -0.421    U3/inst/encb/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.555%)  route 0.111ns (40.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.688    -0.543    interface/pass_box/clk_out1
    SLICE_X98Y111        FDRE                                         r  interface/pass_box/value_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  interface/pass_box/value_reg[24]/Q
                         net (fo=4, routed)           0.111    -0.268    interface/password_tmp[24]
    SLICE_X100Y112       FDRE                                         r  interface/password_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.960    -0.780    interface/clk_out1
    SLICE_X100Y112       FDRE                                         r  interface/password_reg[24]/C
                         clock pessimism              0.251    -0.529    
    SLICE_X100Y112       FDRE (Hold_fdre_C_D)         0.059    -0.470    interface/password_reg[24]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.642%)  route 0.137ns (49.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.688    -0.543    interface/pass_box/clk_out1
    SLICE_X101Y111       FDRE                                         r  interface/pass_box/value_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  interface/pass_box/value_reg[51]/Q
                         net (fo=4, routed)           0.137    -0.265    interface/password_tmp[51]
    SLICE_X100Y113       FDRE                                         r  interface/password_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.959    -0.781    interface/clk_out1
    SLICE_X100Y113       FDRE                                         r  interface/password_reg[51]/C
                         clock pessimism              0.251    -0.530    
    SLICE_X100Y113       FDRE (Hold_fdre_C_D)         0.063    -0.467    interface/password_reg[51]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.689    -0.542    interface/pass_box/clk_out1
    SLICE_X100Y109       FDRE                                         r  interface/pass_box/value_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y109       FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  interface/pass_box/value_reg[27]/Q
                         net (fo=4, routed)           0.128    -0.250    interface/password_tmp[27]
    SLICE_X101Y109       FDRE                                         r  interface/password_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.963    -0.777    interface/clk_out1
    SLICE_X101Y109       FDRE                                         r  interface/password_reg[27]/C
                         clock pessimism              0.248    -0.529    
    SLICE_X101Y109       FDRE (Hold_fdre_C_D)         0.075    -0.454    interface/password_reg[27]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.982%)  route 0.134ns (45.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.687    -0.544    interface/pass_box/clk_out1
    SLICE_X98Y112        FDRE                                         r  interface/pass_box/value_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  interface/pass_box/value_reg[61]/Q
                         net (fo=4, routed)           0.134    -0.246    interface/password_tmp[61]
    SLICE_X101Y113       FDRE                                         r  interface/password_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.959    -0.781    interface/clk_out1
    SLICE_X101Y113       FDRE                                         r  interface/password_reg[61]/C
                         clock pessimism              0.251    -0.530    
    SLICE_X101Y113       FDRE (Hold_fdre_C_D)         0.075    -0.455    interface/password_reg[61]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.989%)  route 0.136ns (49.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.688    -0.543    interface/pass_box/clk_out1
    SLICE_X101Y111       FDRE                                         r  interface/pass_box/value_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  interface/pass_box/value_reg[49]/Q
                         net (fo=4, routed)           0.136    -0.266    interface/password_tmp[49]
    SLICE_X100Y113       FDRE                                         r  interface/password_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.959    -0.781    interface/clk_out1
    SLICE_X100Y113       FDRE                                         r  interface/password_reg[49]/C
                         clock pessimism              0.251    -0.530    
    SLICE_X100Y113       FDRE (Hold_fdre_C_D)         0.052    -0.478    interface/password_reg[49]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U3/inst/encg/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.003%)  route 0.179ns (48.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X111Y127       FDRE                                         r  U3/inst/encg/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/vdin_q_reg[0]/Q
                         net (fo=18, routed)          0.179    -0.203    U3/inst/encg/vdin_q_reg_n_0_[0]
    SLICE_X108Y128       LUT6 (Prop_lut6_I5_O)        0.045    -0.158 r  U3/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.158    U3/inst/encg/q_m_1
    SLICE_X108Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.979    -0.761    U3/inst/encg/pix_clk
    SLICE_X108Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.271    -0.490    
    SLICE_X108Y128       FDRE (Hold_fdre_C_D)         0.120    -0.370    U3/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y16   U2/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y123   U3/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y123   U3/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y123   U3/inst/srldly_0/srl[23].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y123   U3/inst/srldly_0/srl[24].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[1].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   U2/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         10.000      8.333      OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         10.000      8.333      OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         10.000      8.333      OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         10.000      8.333      OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         10.000      8.333      OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         10.000      8.333      OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         10.000      8.333      OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         10.000      8.333      OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   U2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       20.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.093ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.998ns  (logic 1.696ns (13.048%)  route 11.302ns (86.952%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.082    10.971    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.095 r  interface/x_dff/U3_i_3/O
                         net (fo=4, routed)           1.229    12.324    U3/inst/srldly_0/data_i[18]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.157    32.435    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    32.417    U3/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         32.417    
                         arrival time                         -12.324    
  -------------------------------------------------------------------
                         slack                                 20.093    

Slack (MET) :             20.248ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.809ns  (logic 1.696ns (13.241%)  route 11.113ns (86.759%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.082    10.971    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.095 r  interface/x_dff/U3_i_3/O
                         net (fo=4, routed)           1.040    12.135    U3/inst/srldly_0/data_i[17]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.157    32.435    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    32.383    U3/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         32.383    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                 20.248    

Slack (MET) :             20.372ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[27].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.759ns  (logic 1.696ns (13.293%)  route 11.063ns (86.707%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.082    10.971    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.095 r  interface/x_dff/U3_i_3/O
                         net (fo=4, routed)           0.989    12.084    U3/inst/srldly_0/data_i[14]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/CLK
                         clock pessimism              0.625    32.632    
                         clock uncertainty           -0.157    32.475    
    SLICE_X108Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.456    U3/inst/srldly_0/srl[27].srl16_i
  -------------------------------------------------------------------
                         required time                         32.456    
                         arrival time                         -12.084    
  -------------------------------------------------------------------
                         slack                                 20.372    

Slack (MET) :             20.398ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.693ns  (logic 1.696ns (13.362%)  route 10.997ns (86.638%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.010    10.899    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.023 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.995    12.018    U3/inst/srldly_0/data_i[26]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.584    32.591    
                         clock uncertainty           -0.157    32.434    
    SLICE_X108Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    32.416    U3/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         32.416    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                 20.398    

Slack (MET) :             20.403ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.677ns  (logic 1.696ns (13.379%)  route 10.981ns (86.621%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.010    10.899    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.023 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.979    12.002    U3/inst/srldly_0/data_i[21]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/CLK
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.157    32.435    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    32.405    U3/inst/srldly_0/srl[34].srl16_i
  -------------------------------------------------------------------
                         required time                         32.405    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                 20.403    

Slack (MET) :             20.553ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.503ns  (logic 1.696ns (13.564%)  route 10.807ns (86.436%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.010    10.899    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.023 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.806    11.829    U3/inst/srldly_0/data_i[25]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.584    32.591    
                         clock uncertainty           -0.157    32.434    
    SLICE_X108Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    32.382    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         32.382    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                 20.553    

Slack (MET) :             20.603ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 1.696ns (13.582%)  route 10.791ns (86.418%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.010    10.899    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.023 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.790    11.813    U3/inst/srldly_0/data_i[22]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.157    32.435    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.416    U3/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         32.416    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                 20.603    

Slack (MET) :             20.623ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[26].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.496ns  (logic 1.696ns (13.572%)  route 10.800ns (86.428%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.082    10.971    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.095 r  interface/x_dff/U3_i_3/O
                         net (fo=4, routed)           0.727    11.822    U3/inst/srldly_0/data_i[13]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[26].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[26].srl16_i/CLK
                         clock pessimism              0.625    32.632    
                         clock uncertainty           -0.157    32.475    
    SLICE_X108Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    32.445    U3/inst/srldly_0/srl[26].srl16_i
  -------------------------------------------------------------------
                         required time                         32.445    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                 20.623    

Slack (MET) :             20.707ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.395ns  (logic 1.572ns (12.682%)  route 10.823ns (87.318%))
  Logic Levels:           9  (LUT4=2 LUT6=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          2.040     3.369    interface/x_dff/char_px20_in
    SLICE_X110Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.493 f  interface/x_dff/g0_b1_i_13/O
                         net (fo=20, routed)          1.034     4.526    interface/x_dff/usr_box/disp_char[3]
    SLICE_X108Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.650 r  interface/x_dff/g0_b1_i_8/O
                         net (fo=18, routed)          0.663     5.313    interface/x_dff/usr_box/rom_base_addr16_out
    SLICE_X110Y114       LUT6 (Prop_lut6_I4_O)        0.124     5.437 r  interface/x_dff/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.094     6.531    interface/y_dff/sel[0]
    SLICE_X107Y115       LUT6 (Prop_lut6_I3_O)        0.124     6.655 r  interface/y_dff/g2_b5/O
                         net (fo=2, routed)           0.869     7.524    interface/y_dff/q_reg[1]_9
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.648 r  interface/y_dff/U3_i_104/O
                         net (fo=1, routed)           0.640     8.288    interface/x_dff/U3_i_14_0
    SLICE_X107Y116       LUT6 (Prop_lut6_I0_O)        0.124     8.412 r  interface/x_dff/U3_i_45/O
                         net (fo=1, routed)           0.949     9.362    interface/x_dff/U3_i_45_n_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.124     9.486 r  interface/x_dff/U3_i_14/O
                         net (fo=3, routed)           1.055    10.541    interface/x_dff/U3_i_14_n_0
    SLICE_X105Y120       LUT6 (Prop_lut6_I0_O)        0.124    10.665 r  interface/x_dff/U3_i_2/O
                         net (fo=4, routed)           1.056    11.721    U3/inst/srldly_0/data_i[8]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.625    32.632    
                         clock uncertainty           -0.157    32.475    
    SLICE_X108Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    32.428    U3/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         32.428    
                         arrival time                         -11.721    
  -------------------------------------------------------------------
                         slack                                 20.707    

Slack (MET) :             20.782ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.288ns  (logic 1.572ns (12.793%)  route 10.716ns (87.207%))
  Logic Levels:           9  (LUT4=2 LUT6=7)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          2.040     3.369    interface/x_dff/char_px20_in
    SLICE_X110Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.493 f  interface/x_dff/g0_b1_i_13/O
                         net (fo=20, routed)          1.034     4.526    interface/x_dff/usr_box/disp_char[3]
    SLICE_X108Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.650 r  interface/x_dff/g0_b1_i_8/O
                         net (fo=18, routed)          0.663     5.313    interface/x_dff/usr_box/rom_base_addr16_out
    SLICE_X110Y114       LUT6 (Prop_lut6_I4_O)        0.124     5.437 r  interface/x_dff/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.094     6.531    interface/y_dff/sel[0]
    SLICE_X107Y115       LUT6 (Prop_lut6_I3_O)        0.124     6.655 r  interface/y_dff/g2_b5/O
                         net (fo=2, routed)           0.869     7.524    interface/y_dff/q_reg[1]_9
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.648 r  interface/y_dff/U3_i_104/O
                         net (fo=1, routed)           0.640     8.288    interface/x_dff/U3_i_14_0
    SLICE_X107Y116       LUT6 (Prop_lut6_I0_O)        0.124     8.412 r  interface/x_dff/U3_i_45/O
                         net (fo=1, routed)           0.949     9.362    interface/x_dff/U3_i_45_n_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.124     9.486 r  interface/x_dff/U3_i_14/O
                         net (fo=3, routed)           1.055    10.541    interface/x_dff/U3_i_14_n_0
    SLICE_X105Y120       LUT6 (Prop_lut6_I0_O)        0.124    10.665 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           0.949    11.614    U3/inst/srldly_0/data_i[19]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.157    32.435    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    32.396    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         32.396    
                         arrival time                         -11.614    
  -------------------------------------------------------------------
                         slack                                 20.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 interface/vga_control/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[2].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.518%)  route 0.162ns (53.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.704    -0.527    interface/vga_control/clk_out1
    SLICE_X107Y124       FDRE                                         r  interface/vga_control/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  interface/vga_control/VS_reg/Q
                         net (fo=1, routed)           0.162    -0.224    U3/inst/srldly_0/data_i[1]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[2].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[2].srl16_i/CLK
                         clock pessimism              0.251    -0.511    
                         clock uncertainty            0.157    -0.354    
    SLICE_X108Y122       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.245    U3/inst/srldly_0/srl[2].srl16_i
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X111Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.130    -0.252    U3/inst/encg/q_m_reg_reg_n_0_[4]
    SLICE_X112Y129       LUT5 (Prop_lut5_I4_O)        0.045    -0.207 r  U3/inst/encg/dout[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.207    U3/inst/encg/dout[4]_i_1__0_n_0
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.983    -0.757    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[4]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.157    -0.351    
    SLICE_X112Y129       FDCE (Hold_fdce_C_D)         0.120    -0.231    U3/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 interface/vga_control/HS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[3].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.773%)  route 0.160ns (53.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.707    -0.524    interface/vga_control/clk_out1
    SLICE_X106Y122       FDRE                                         r  interface/vga_control/HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  interface/vga_control/HS_reg/Q
                         net (fo=1, routed)           0.160    -0.223    U3/inst/srldly_0/data_i[2]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[3].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[3].srl16_i/CLK
                         clock pessimism              0.251    -0.511    
                         clock uncertainty            0.157    -0.354    
    SLICE_X108Y122       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.260    U3/inst/srldly_0/srl[3].srl16_i
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 U3/inst/encb/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.316%)  route 0.117ns (38.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.705    -0.526    U3/inst/encb/pix_clk
    SLICE_X107Y126       FDRE                                         r  U3/inst/encb/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  U3/inst/encb/n1d_reg[3]/Q
                         net (fo=4, routed)           0.117    -0.268    U3/inst/encb/n1d[3]
    SLICE_X109Y126       LUT6 (Prop_lut6_I3_O)        0.045    -0.223 r  U3/inst/encb/q_m_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    U3/inst/encb/q_m_1
    SLICE_X109Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.976    -0.764    U3/inst/encb/pix_clk
    SLICE_X109Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[1]/C
                         clock pessimism              0.251    -0.513    
                         clock uncertainty            0.157    -0.356    
    SLICE_X109Y126       FDRE (Hold_fdre_C_D)         0.092    -0.264    U3/inst/encb/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.555%)  route 0.111ns (40.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.688    -0.543    interface/pass_box/clk_out1
    SLICE_X98Y111        FDRE                                         r  interface/pass_box/value_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  interface/pass_box/value_reg[24]/Q
                         net (fo=4, routed)           0.111    -0.268    interface/password_tmp[24]
    SLICE_X100Y112       FDRE                                         r  interface/password_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.960    -0.780    interface/clk_out1
    SLICE_X100Y112       FDRE                                         r  interface/password_reg[24]/C
                         clock pessimism              0.251    -0.529    
                         clock uncertainty            0.157    -0.372    
    SLICE_X100Y112       FDRE (Hold_fdre_C_D)         0.059    -0.313    interface/password_reg[24]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.642%)  route 0.137ns (49.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.688    -0.543    interface/pass_box/clk_out1
    SLICE_X101Y111       FDRE                                         r  interface/pass_box/value_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  interface/pass_box/value_reg[51]/Q
                         net (fo=4, routed)           0.137    -0.265    interface/password_tmp[51]
    SLICE_X100Y113       FDRE                                         r  interface/password_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.959    -0.781    interface/clk_out1
    SLICE_X100Y113       FDRE                                         r  interface/password_reg[51]/C
                         clock pessimism              0.251    -0.530    
                         clock uncertainty            0.157    -0.373    
    SLICE_X100Y113       FDRE (Hold_fdre_C_D)         0.063    -0.310    interface/password_reg[51]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.689    -0.542    interface/pass_box/clk_out1
    SLICE_X100Y109       FDRE                                         r  interface/pass_box/value_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y109       FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  interface/pass_box/value_reg[27]/Q
                         net (fo=4, routed)           0.128    -0.250    interface/password_tmp[27]
    SLICE_X101Y109       FDRE                                         r  interface/password_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.963    -0.777    interface/clk_out1
    SLICE_X101Y109       FDRE                                         r  interface/password_reg[27]/C
                         clock pessimism              0.248    -0.529    
                         clock uncertainty            0.157    -0.372    
    SLICE_X101Y109       FDRE (Hold_fdre_C_D)         0.075    -0.297    interface/password_reg[27]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.982%)  route 0.134ns (45.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.687    -0.544    interface/pass_box/clk_out1
    SLICE_X98Y112        FDRE                                         r  interface/pass_box/value_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  interface/pass_box/value_reg[61]/Q
                         net (fo=4, routed)           0.134    -0.246    interface/password_tmp[61]
    SLICE_X101Y113       FDRE                                         r  interface/password_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.959    -0.781    interface/clk_out1
    SLICE_X101Y113       FDRE                                         r  interface/password_reg[61]/C
                         clock pessimism              0.251    -0.530    
                         clock uncertainty            0.157    -0.373    
    SLICE_X101Y113       FDRE (Hold_fdre_C_D)         0.075    -0.298    interface/password_reg[61]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.989%)  route 0.136ns (49.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.688    -0.543    interface/pass_box/clk_out1
    SLICE_X101Y111       FDRE                                         r  interface/pass_box/value_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  interface/pass_box/value_reg[49]/Q
                         net (fo=4, routed)           0.136    -0.266    interface/password_tmp[49]
    SLICE_X100Y113       FDRE                                         r  interface/password_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.959    -0.781    interface/clk_out1
    SLICE_X100Y113       FDRE                                         r  interface/password_reg[49]/C
                         clock pessimism              0.251    -0.530    
                         clock uncertainty            0.157    -0.373    
    SLICE_X100Y113       FDRE (Hold_fdre_C_D)         0.052    -0.321    interface/password_reg[49]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 U3/inst/encg/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.003%)  route 0.179ns (48.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X111Y127       FDRE                                         r  U3/inst/encg/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/vdin_q_reg[0]/Q
                         net (fo=18, routed)          0.179    -0.203    U3/inst/encg/vdin_q_reg_n_0_[0]
    SLICE_X108Y128       LUT6 (Prop_lut6_I5_O)        0.045    -0.158 r  U3/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.158    U3/inst/encg/q_m_1
    SLICE_X108Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.979    -0.761    U3/inst/encg/pix_clk
    SLICE_X108Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.271    -0.490    
                         clock uncertainty            0.157    -0.333    
    SLICE_X108Y128       FDRE (Hold_fdre_C_D)         0.120    -0.213    U3/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.093ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.998ns  (logic 1.696ns (13.048%)  route 11.302ns (86.952%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.082    10.971    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.095 r  interface/x_dff/U3_i_3/O
                         net (fo=4, routed)           1.229    12.324    U3/inst/srldly_0/data_i[18]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.157    32.435    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    32.417    U3/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         32.417    
                         arrival time                         -12.324    
  -------------------------------------------------------------------
                         slack                                 20.093    

Slack (MET) :             20.248ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.809ns  (logic 1.696ns (13.241%)  route 11.113ns (86.759%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.082    10.971    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.095 r  interface/x_dff/U3_i_3/O
                         net (fo=4, routed)           1.040    12.135    U3/inst/srldly_0/data_i[17]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.157    32.435    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    32.383    U3/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         32.383    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                 20.248    

Slack (MET) :             20.372ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[27].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.759ns  (logic 1.696ns (13.293%)  route 11.063ns (86.707%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.082    10.971    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.095 r  interface/x_dff/U3_i_3/O
                         net (fo=4, routed)           0.989    12.084    U3/inst/srldly_0/data_i[14]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/CLK
                         clock pessimism              0.625    32.632    
                         clock uncertainty           -0.157    32.475    
    SLICE_X108Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.456    U3/inst/srldly_0/srl[27].srl16_i
  -------------------------------------------------------------------
                         required time                         32.456    
                         arrival time                         -12.084    
  -------------------------------------------------------------------
                         slack                                 20.372    

Slack (MET) :             20.398ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.693ns  (logic 1.696ns (13.362%)  route 10.997ns (86.638%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.010    10.899    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.023 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.995    12.018    U3/inst/srldly_0/data_i[26]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.584    32.591    
                         clock uncertainty           -0.157    32.434    
    SLICE_X108Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    32.416    U3/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         32.416    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                 20.398    

Slack (MET) :             20.403ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.677ns  (logic 1.696ns (13.379%)  route 10.981ns (86.621%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.010    10.899    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.023 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.979    12.002    U3/inst/srldly_0/data_i[21]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/CLK
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.157    32.435    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    32.405    U3/inst/srldly_0/srl[34].srl16_i
  -------------------------------------------------------------------
                         required time                         32.405    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                 20.403    

Slack (MET) :             20.553ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.503ns  (logic 1.696ns (13.564%)  route 10.807ns (86.436%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.010    10.899    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.023 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.806    11.829    U3/inst/srldly_0/data_i[25]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.584    32.591    
                         clock uncertainty           -0.157    32.434    
    SLICE_X108Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    32.382    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         32.382    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                 20.553    

Slack (MET) :             20.603ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 1.696ns (13.582%)  route 10.791ns (86.418%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.010    10.899    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.023 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.790    11.813    U3/inst/srldly_0/data_i[22]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.157    32.435    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.416    U3/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         32.416    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                 20.603    

Slack (MET) :             20.623ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[26].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.496ns  (logic 1.696ns (13.572%)  route 10.800ns (86.428%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          1.813     3.142    interface/x_dff/char_px20_in
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.266 f  interface/x_dff/g0_b1_i_11/O
                         net (fo=6, routed)           1.028     4.293    interface/x_dff/usr_box/disp_char[2]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  interface/x_dff/g0_b1_i_6/O
                         net (fo=5, routed)           0.817     5.234    interface/x_dff/g0_b1_i_6_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  interface/x_dff/g0_b1_i_3__0/O
                         net (fo=56, routed)          1.279     6.637    interface/y_dff/sel[2]
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  interface/y_dff/g4_b5/O
                         net (fo=2, routed)           0.583     7.344    interface/x_dff/U3_i_75_5
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.124     7.468 r  interface/x_dff/U3_i_134/O
                         net (fo=1, routed)           0.815     8.283    interface/x_dff/U3_i_134_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  interface/x_dff/U3_i_75/O
                         net (fo=1, routed)           0.594     9.001    interface/x_dff/usr_box/rom_data[5]
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  interface/x_dff/U3_i_31/O
                         net (fo=1, routed)           0.640     9.765    interface/x_dff/U3_i_31_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  interface/x_dff/U3_i_9/O
                         net (fo=3, routed)           1.082    10.971    interface/x_dff/U3_i_9_n_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.124    11.095 r  interface/x_dff/U3_i_3/O
                         net (fo=4, routed)           0.727    11.822    U3/inst/srldly_0/data_i[13]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[26].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[26].srl16_i/CLK
                         clock pessimism              0.625    32.632    
                         clock uncertainty           -0.157    32.475    
    SLICE_X108Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    32.445    U3/inst/srldly_0/srl[26].srl16_i
  -------------------------------------------------------------------
                         required time                         32.445    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                 20.623    

Slack (MET) :             20.707ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.395ns  (logic 1.572ns (12.682%)  route 10.823ns (87.318%))
  Logic Levels:           9  (LUT4=2 LUT6=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          2.040     3.369    interface/x_dff/char_px20_in
    SLICE_X110Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.493 f  interface/x_dff/g0_b1_i_13/O
                         net (fo=20, routed)          1.034     4.526    interface/x_dff/usr_box/disp_char[3]
    SLICE_X108Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.650 r  interface/x_dff/g0_b1_i_8/O
                         net (fo=18, routed)          0.663     5.313    interface/x_dff/usr_box/rom_base_addr16_out
    SLICE_X110Y114       LUT6 (Prop_lut6_I4_O)        0.124     5.437 r  interface/x_dff/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.094     6.531    interface/y_dff/sel[0]
    SLICE_X107Y115       LUT6 (Prop_lut6_I3_O)        0.124     6.655 r  interface/y_dff/g2_b5/O
                         net (fo=2, routed)           0.869     7.524    interface/y_dff/q_reg[1]_9
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.648 r  interface/y_dff/U3_i_104/O
                         net (fo=1, routed)           0.640     8.288    interface/x_dff/U3_i_14_0
    SLICE_X107Y116       LUT6 (Prop_lut6_I0_O)        0.124     8.412 r  interface/x_dff/U3_i_45/O
                         net (fo=1, routed)           0.949     9.362    interface/x_dff/U3_i_45_n_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.124     9.486 r  interface/x_dff/U3_i_14/O
                         net (fo=3, routed)           1.055    10.541    interface/x_dff/U3_i_14_n_0
    SLICE_X105Y120       LUT6 (Prop_lut6_I0_O)        0.124    10.665 r  interface/x_dff/U3_i_2/O
                         net (fo=4, routed)           1.056    11.721    U3/inst/srldly_0/data_i[8]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.625    32.632    
                         clock uncertainty           -0.157    32.475    
    SLICE_X108Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    32.428    U3/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         32.428    
                         arrival time                         -11.721    
  -------------------------------------------------------------------
                         slack                                 20.707    

Slack (MET) :             20.782ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.288ns  (logic 1.572ns (12.793%)  route 10.716ns (87.207%))
  Logic Levels:           9  (LUT4=2 LUT6=7)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.042    -0.674    interface/x_dff/clk_out1
    SLICE_X106Y120       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  interface/x_dff/q_reg[10]/Q
                         net (fo=29, routed)          1.423     1.204    interface/x_dff/q_reg_n_0_[10]
    SLICE_X104Y119       LUT4 (Prop_lut4_I0_O)        0.124     1.328 f  interface/x_dff/U3_i_17/O
                         net (fo=29, routed)          2.040     3.369    interface/x_dff/char_px20_in
    SLICE_X110Y111       LUT4 (Prop_lut4_I0_O)        0.124     3.493 f  interface/x_dff/g0_b1_i_13/O
                         net (fo=20, routed)          1.034     4.526    interface/x_dff/usr_box/disp_char[3]
    SLICE_X108Y113       LUT6 (Prop_lut6_I4_O)        0.124     4.650 r  interface/x_dff/g0_b1_i_8/O
                         net (fo=18, routed)          0.663     5.313    interface/x_dff/usr_box/rom_base_addr16_out
    SLICE_X110Y114       LUT6 (Prop_lut6_I4_O)        0.124     5.437 r  interface/x_dff/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.094     6.531    interface/y_dff/sel[0]
    SLICE_X107Y115       LUT6 (Prop_lut6_I3_O)        0.124     6.655 r  interface/y_dff/g2_b5/O
                         net (fo=2, routed)           0.869     7.524    interface/y_dff/q_reg[1]_9
    SLICE_X108Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.648 r  interface/y_dff/U3_i_104/O
                         net (fo=1, routed)           0.640     8.288    interface/x_dff/U3_i_14_0
    SLICE_X107Y116       LUT6 (Prop_lut6_I0_O)        0.124     8.412 r  interface/x_dff/U3_i_45/O
                         net (fo=1, routed)           0.949     9.362    interface/x_dff/U3_i_45_n_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.124     9.486 r  interface/x_dff/U3_i_14/O
                         net (fo=3, routed)           1.055    10.541    interface/x_dff/U3_i_14_n_0
    SLICE_X105Y120       LUT6 (Prop_lut6_I0_O)        0.124    10.665 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           0.949    11.614    U3/inst/srldly_0/data_i[19]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.157    32.435    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    32.396    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         32.396    
                         arrival time                         -11.614    
  -------------------------------------------------------------------
                         slack                                 20.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 interface/vga_control/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[2].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.518%)  route 0.162ns (53.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.704    -0.527    interface/vga_control/clk_out1
    SLICE_X107Y124       FDRE                                         r  interface/vga_control/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  interface/vga_control/VS_reg/Q
                         net (fo=1, routed)           0.162    -0.224    U3/inst/srldly_0/data_i[1]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[2].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[2].srl16_i/CLK
                         clock pessimism              0.251    -0.511    
                         clock uncertainty            0.157    -0.354    
    SLICE_X108Y122       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.245    U3/inst/srldly_0/srl[2].srl16_i
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X111Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.130    -0.252    U3/inst/encg/q_m_reg_reg_n_0_[4]
    SLICE_X112Y129       LUT5 (Prop_lut5_I4_O)        0.045    -0.207 r  U3/inst/encg/dout[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.207    U3/inst/encg/dout[4]_i_1__0_n_0
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.983    -0.757    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[4]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.157    -0.351    
    SLICE_X112Y129       FDCE (Hold_fdce_C_D)         0.120    -0.231    U3/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 interface/vga_control/HS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[3].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.773%)  route 0.160ns (53.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.707    -0.524    interface/vga_control/clk_out1
    SLICE_X106Y122       FDRE                                         r  interface/vga_control/HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  interface/vga_control/HS_reg/Q
                         net (fo=1, routed)           0.160    -0.223    U3/inst/srldly_0/data_i[2]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[3].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[3].srl16_i/CLK
                         clock pessimism              0.251    -0.511    
                         clock uncertainty            0.157    -0.354    
    SLICE_X108Y122       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.260    U3/inst/srldly_0/srl[3].srl16_i
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 U3/inst/encb/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.316%)  route 0.117ns (38.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.705    -0.526    U3/inst/encb/pix_clk
    SLICE_X107Y126       FDRE                                         r  U3/inst/encb/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  U3/inst/encb/n1d_reg[3]/Q
                         net (fo=4, routed)           0.117    -0.268    U3/inst/encb/n1d[3]
    SLICE_X109Y126       LUT6 (Prop_lut6_I3_O)        0.045    -0.223 r  U3/inst/encb/q_m_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    U3/inst/encb/q_m_1
    SLICE_X109Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.976    -0.764    U3/inst/encb/pix_clk
    SLICE_X109Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[1]/C
                         clock pessimism              0.251    -0.513    
                         clock uncertainty            0.157    -0.356    
    SLICE_X109Y126       FDRE (Hold_fdre_C_D)         0.092    -0.264    U3/inst/encb/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.555%)  route 0.111ns (40.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.688    -0.543    interface/pass_box/clk_out1
    SLICE_X98Y111        FDRE                                         r  interface/pass_box/value_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  interface/pass_box/value_reg[24]/Q
                         net (fo=4, routed)           0.111    -0.268    interface/password_tmp[24]
    SLICE_X100Y112       FDRE                                         r  interface/password_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.960    -0.780    interface/clk_out1
    SLICE_X100Y112       FDRE                                         r  interface/password_reg[24]/C
                         clock pessimism              0.251    -0.529    
                         clock uncertainty            0.157    -0.372    
    SLICE_X100Y112       FDRE (Hold_fdre_C_D)         0.059    -0.313    interface/password_reg[24]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.642%)  route 0.137ns (49.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.688    -0.543    interface/pass_box/clk_out1
    SLICE_X101Y111       FDRE                                         r  interface/pass_box/value_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  interface/pass_box/value_reg[51]/Q
                         net (fo=4, routed)           0.137    -0.265    interface/password_tmp[51]
    SLICE_X100Y113       FDRE                                         r  interface/password_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.959    -0.781    interface/clk_out1
    SLICE_X100Y113       FDRE                                         r  interface/password_reg[51]/C
                         clock pessimism              0.251    -0.530    
                         clock uncertainty            0.157    -0.373    
    SLICE_X100Y113       FDRE (Hold_fdre_C_D)         0.063    -0.310    interface/password_reg[51]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.689    -0.542    interface/pass_box/clk_out1
    SLICE_X100Y109       FDRE                                         r  interface/pass_box/value_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y109       FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  interface/pass_box/value_reg[27]/Q
                         net (fo=4, routed)           0.128    -0.250    interface/password_tmp[27]
    SLICE_X101Y109       FDRE                                         r  interface/password_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.963    -0.777    interface/clk_out1
    SLICE_X101Y109       FDRE                                         r  interface/password_reg[27]/C
                         clock pessimism              0.248    -0.529    
                         clock uncertainty            0.157    -0.372    
    SLICE_X101Y109       FDRE (Hold_fdre_C_D)         0.075    -0.297    interface/password_reg[27]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.982%)  route 0.134ns (45.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.687    -0.544    interface/pass_box/clk_out1
    SLICE_X98Y112        FDRE                                         r  interface/pass_box/value_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  interface/pass_box/value_reg[61]/Q
                         net (fo=4, routed)           0.134    -0.246    interface/password_tmp[61]
    SLICE_X101Y113       FDRE                                         r  interface/password_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.959    -0.781    interface/clk_out1
    SLICE_X101Y113       FDRE                                         r  interface/password_reg[61]/C
                         clock pessimism              0.251    -0.530    
                         clock uncertainty            0.157    -0.373    
    SLICE_X101Y113       FDRE (Hold_fdre_C_D)         0.075    -0.298    interface/password_reg[61]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.989%)  route 0.136ns (49.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.688    -0.543    interface/pass_box/clk_out1
    SLICE_X101Y111       FDRE                                         r  interface/pass_box/value_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  interface/pass_box/value_reg[49]/Q
                         net (fo=4, routed)           0.136    -0.266    interface/password_tmp[49]
    SLICE_X100Y113       FDRE                                         r  interface/password_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.959    -0.781    interface/clk_out1
    SLICE_X100Y113       FDRE                                         r  interface/password_reg[49]/C
                         clock pessimism              0.251    -0.530    
                         clock uncertainty            0.157    -0.373    
    SLICE_X100Y113       FDRE (Hold_fdre_C_D)         0.052    -0.321    interface/password_reg[49]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 U3/inst/encg/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.003%)  route 0.179ns (48.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X111Y127       FDRE                                         r  U3/inst/encg/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/vdin_q_reg[0]/Q
                         net (fo=18, routed)          0.179    -0.203    U3/inst/encg/vdin_q_reg_n_0_[0]
    SLICE_X108Y128       LUT6 (Prop_lut6_I5_O)        0.045    -0.158 r  U3/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.158    U3/inst/encg/q_m_1
    SLICE_X108Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.979    -0.761    U3/inst/encg/pix_clk
    SLICE_X108Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.271    -0.490    
                         clock uncertainty            0.157    -0.333    
    SLICE_X108Y128       FDRE (Hold_fdre_C_D)         0.120    -0.213    U3/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.935ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.456ns (25.649%)  route 1.322ns (74.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.322     1.101    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X113Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 30.935    

Slack (MET) :             30.935ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.456ns (25.649%)  route 1.322ns (74.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.322     1.101    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[6]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X113Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 30.935    

Slack (MET) :             30.935ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.456ns (25.649%)  route 1.322ns (74.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.322     1.101    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[7]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X113Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 30.935    

Slack (MET) :             30.935ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.456ns (25.649%)  route 1.322ns (74.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.322     1.101    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[9]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X113Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 30.935    

Slack (MET) :             30.954ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.456ns (25.921%)  route 1.303ns (74.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.303     1.082    U3/inst/encg/AR[0]
    SLICE_X110Y130       FDCE                                         f  U3/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X110Y130       FDCE                                         r  U3/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X110Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                 30.954    

Slack (MET) :             30.954ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.456ns (25.921%)  route 1.303ns (74.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.303     1.082    U3/inst/encg/AR[0]
    SLICE_X110Y130       FDCE                                         f  U3/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X110Y130       FDCE                                         r  U3/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X110Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                 30.954    

Slack (MET) :             31.021ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.456ns (25.649%)  route 1.322ns (74.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.322     1.101    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[3]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X112Y130       FDCE (Recov_fdce_C_CLR)     -0.319    32.122    U3/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         32.122    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 31.021    

Slack (MET) :             31.081ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.456ns (27.940%)  route 1.176ns (72.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.176     0.955    U3/inst/encg/AR[0]
    SLICE_X113Y129       FDCE                                         f  U3/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y129       FDCE                                         r  U3/inst/encg/dout_reg[1]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X113Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 31.081    

Slack (MET) :             31.081ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.456ns (27.940%)  route 1.176ns (72.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.176     0.955    U3/inst/encg/AR[0]
    SLICE_X113Y129       FDCE                                         f  U3/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y129       FDCE                                         r  U3/inst/encg/dout_reg[8]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X113Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 31.081    

Slack (MET) :             31.092ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.456ns (28.134%)  route 1.165ns (71.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.165     0.943    U3/inst/encg/AR[0]
    SLICE_X110Y129       FDCE                                         f  U3/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X110Y129       FDCE                                         r  U3/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X110Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                 31.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[1]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.577    U3/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[4]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.577    U3/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[5]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.577    U3/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[6]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.577    U3/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X113Y122       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X113Y122       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X113Y122       FDCE                                         f  U3/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X113Y122       FDCE                                         f  U3/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDCE                                         r  U3/inst/encr/dout_reg[7]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    U3/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X113Y122       FDCE                                         f  U3/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDCE                                         r  U3/inst/encr/dout_reg[8]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    U3/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X113Y122       FDCE                                         f  U3/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDCE                                         r  U3/inst/encr/dout_reg[9]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    U3/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.366    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.935ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.456ns (25.649%)  route 1.322ns (74.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.322     1.101    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X113Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 30.935    

Slack (MET) :             30.935ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.456ns (25.649%)  route 1.322ns (74.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.322     1.101    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[6]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X113Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 30.935    

Slack (MET) :             30.935ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.456ns (25.649%)  route 1.322ns (74.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.322     1.101    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[7]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X113Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 30.935    

Slack (MET) :             30.935ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.456ns (25.649%)  route 1.322ns (74.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.322     1.101    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[9]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X113Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 30.935    

Slack (MET) :             30.954ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.456ns (25.921%)  route 1.303ns (74.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.303     1.082    U3/inst/encg/AR[0]
    SLICE_X110Y130       FDCE                                         f  U3/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X110Y130       FDCE                                         r  U3/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X110Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                 30.954    

Slack (MET) :             30.954ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.456ns (25.921%)  route 1.303ns (74.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.303     1.082    U3/inst/encg/AR[0]
    SLICE_X110Y130       FDCE                                         f  U3/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X110Y130       FDCE                                         r  U3/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X110Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                 30.954    

Slack (MET) :             31.021ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.456ns (25.649%)  route 1.322ns (74.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.322     1.101    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[3]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X112Y130       FDCE (Recov_fdce_C_CLR)     -0.319    32.122    U3/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         32.122    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 31.021    

Slack (MET) :             31.081ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.456ns (27.940%)  route 1.176ns (72.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.176     0.955    U3/inst/encg/AR[0]
    SLICE_X113Y129       FDCE                                         f  U3/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y129       FDCE                                         r  U3/inst/encg/dout_reg[1]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X113Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 31.081    

Slack (MET) :             31.081ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.456ns (27.940%)  route 1.176ns (72.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.176     0.955    U3/inst/encg/AR[0]
    SLICE_X113Y129       FDCE                                         f  U3/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y129       FDCE                                         r  U3/inst/encg/dout_reg[8]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X113Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 31.081    

Slack (MET) :             31.092ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.456ns (28.134%)  route 1.165ns (71.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.165     0.943    U3/inst/encg/AR[0]
    SLICE_X110Y129       FDCE                                         f  U3/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X110Y129       FDCE                                         r  U3/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X110Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                 31.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[1]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.157    -0.353    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.420    U3/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[4]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.157    -0.353    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.420    U3/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[5]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.157    -0.353    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.420    U3/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[6]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.157    -0.353    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.420    U3/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X113Y122       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.157    -0.353    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X113Y122       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.157    -0.353    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X113Y122       FDCE                                         f  U3/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.157    -0.353    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X113Y122       FDCE                                         f  U3/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDCE                                         r  U3/inst/encr/dout_reg[7]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.157    -0.353    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    U3/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X113Y122       FDCE                                         f  U3/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDCE                                         r  U3/inst/encr/dout_reg[8]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.157    -0.353    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    U3/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X113Y122       FDCE                                         f  U3/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDCE                                         r  U3/inst/encr/dout_reg[9]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.157    -0.353    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    U3/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.935ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.456ns (25.649%)  route 1.322ns (74.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.322     1.101    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X113Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 30.935    

Slack (MET) :             30.935ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.456ns (25.649%)  route 1.322ns (74.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.322     1.101    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[6]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X113Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 30.935    

Slack (MET) :             30.935ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.456ns (25.649%)  route 1.322ns (74.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.322     1.101    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[7]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X113Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 30.935    

Slack (MET) :             30.935ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.456ns (25.649%)  route 1.322ns (74.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.322     1.101    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[9]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X113Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 30.935    

Slack (MET) :             30.954ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.456ns (25.921%)  route 1.303ns (74.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.303     1.082    U3/inst/encg/AR[0]
    SLICE_X110Y130       FDCE                                         f  U3/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X110Y130       FDCE                                         r  U3/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X110Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                 30.954    

Slack (MET) :             30.954ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.456ns (25.921%)  route 1.303ns (74.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.303     1.082    U3/inst/encg/AR[0]
    SLICE_X110Y130       FDCE                                         f  U3/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X110Y130       FDCE                                         r  U3/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X110Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                 30.954    

Slack (MET) :             31.021ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.456ns (25.649%)  route 1.322ns (74.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.322     1.101    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[3]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X112Y130       FDCE (Recov_fdce_C_CLR)     -0.319    32.122    U3/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         32.122    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 31.021    

Slack (MET) :             31.081ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.456ns (27.940%)  route 1.176ns (72.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.176     0.955    U3/inst/encg/AR[0]
    SLICE_X113Y129       FDCE                                         f  U3/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y129       FDCE                                         r  U3/inst/encg/dout_reg[1]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X113Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 31.081    

Slack (MET) :             31.081ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.456ns (27.940%)  route 1.176ns (72.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.176     0.955    U3/inst/encg/AR[0]
    SLICE_X113Y129       FDCE                                         f  U3/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y129       FDCE                                         r  U3/inst/encg/dout_reg[8]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X113Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 31.081    

Slack (MET) :             31.092ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.456ns (28.134%)  route 1.165ns (71.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.165     0.943    U3/inst/encg/AR[0]
    SLICE_X110Y129       FDCE                                         f  U3/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X110Y129       FDCE                                         r  U3/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.157    32.441    
    SLICE_X110Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.036    U3/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         32.036    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                 31.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[1]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.157    -0.353    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.420    U3/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[4]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.157    -0.353    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.420    U3/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[5]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.157    -0.353    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.420    U3/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[6]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.157    -0.353    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.420    U3/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X113Y122       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.157    -0.353    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X113Y122       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.157    -0.353    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X113Y122       FDCE                                         f  U3/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.157    -0.353    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X113Y122       FDCE                                         f  U3/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDCE                                         r  U3/inst/encr/dout_reg[7]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.157    -0.353    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    U3/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X113Y122       FDCE                                         f  U3/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDCE                                         r  U3/inst/encr/dout_reg[8]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.157    -0.353    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    U3/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X113Y122       FDCE                                         f  U3/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDCE                                         r  U3/inst/encr/dout_reg[9]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.157    -0.353    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    U3/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.946ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.456ns (25.649%)  route 1.322ns (74.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.322     1.101    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.146    32.452    
    SLICE_X113Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.047    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.047    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 30.946    

Slack (MET) :             30.946ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.456ns (25.649%)  route 1.322ns (74.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.322     1.101    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[6]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.146    32.452    
    SLICE_X113Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.047    U3/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         32.047    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 30.946    

Slack (MET) :             30.946ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.456ns (25.649%)  route 1.322ns (74.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.322     1.101    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[7]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.146    32.452    
    SLICE_X113Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.047    U3/inst/encg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         32.047    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 30.946    

Slack (MET) :             30.946ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.456ns (25.649%)  route 1.322ns (74.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.322     1.101    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[9]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.146    32.452    
    SLICE_X113Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.047    U3/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         32.047    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 30.946    

Slack (MET) :             30.965ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.456ns (25.921%)  route 1.303ns (74.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.303     1.082    U3/inst/encg/AR[0]
    SLICE_X110Y130       FDCE                                         f  U3/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X110Y130       FDCE                                         r  U3/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.146    32.452    
    SLICE_X110Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.047    U3/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         32.047    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                 30.965    

Slack (MET) :             30.965ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.456ns (25.921%)  route 1.303ns (74.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.303     1.082    U3/inst/encg/AR[0]
    SLICE_X110Y130       FDCE                                         f  U3/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X110Y130       FDCE                                         r  U3/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.146    32.452    
    SLICE_X110Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.047    U3/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         32.047    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                 30.965    

Slack (MET) :             31.032ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.456ns (25.649%)  route 1.322ns (74.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.322     1.101    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[3]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.146    32.452    
    SLICE_X112Y130       FDCE (Recov_fdce_C_CLR)     -0.319    32.133    U3/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         32.133    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 31.032    

Slack (MET) :             31.092ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.456ns (27.940%)  route 1.176ns (72.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.176     0.955    U3/inst/encg/AR[0]
    SLICE_X113Y129       FDCE                                         f  U3/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y129       FDCE                                         r  U3/inst/encg/dout_reg[1]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.146    32.452    
    SLICE_X113Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.047    U3/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.047    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 31.092    

Slack (MET) :             31.092ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.456ns (27.940%)  route 1.176ns (72.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.176     0.955    U3/inst/encg/AR[0]
    SLICE_X113Y129       FDCE                                         f  U3/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y129       FDCE                                         r  U3/inst/encg/dout_reg[8]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.146    32.452    
    SLICE_X113Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.047    U3/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         32.047    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 31.092    

Slack (MET) :             31.104ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.456ns (28.134%)  route 1.165ns (71.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         2.039    -0.677    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.165     0.943    U3/inst/encg/AR[0]
    SLICE_X110Y129       FDCE                                         f  U3/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X110Y129       FDCE                                         r  U3/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.146    32.452    
    SLICE_X110Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.047    U3/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         32.047    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                 31.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[1]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.577    U3/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[4]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.577    U3/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[5]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.577    U3/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[6]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.577    U3/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X113Y122       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X113Y122       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X113Y122       FDCE                                         f  U3/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X113Y122       FDCE                                         f  U3/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDCE                                         r  U3/inst/encr/dout_reg[7]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    U3/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X113Y122       FDCE                                         f  U3/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDCE                                         r  U3/inst/encr/dout_reg[8]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    U3/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.740%)  route 0.148ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.706    -0.525    U3/inst/pix_clk
    SLICE_X113Y123       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.148    -0.236    U3/inst/encr/AR[0]
    SLICE_X113Y122       FDCE                                         f  U3/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=605, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDCE                                         r  U3/inst/encr/dout_reg[9]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    U3/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.366    





