// Seed: 899286684
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_4;
  assign id_2 = 1;
  wire id_5;
  assign id_4[1] = -1'b0;
  assign id_2 = id_3;
  wire id_6;
  wire id_7;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6
  );
endmodule
