
VRS_cv8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002868  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  080029f0  080029f0  000129f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a1c  08002a1c  00020008  2**0
                  CONTENTS
  4 .ARM          00000000  08002a1c  08002a1c  00020008  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002a1c  08002a1c  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a1c  08002a1c  00012a1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002a20  08002a20  00012a20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000008  20000000  08002a24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020008  2**0
                  CONTENTS
 10 .bss          00000020  20000008  20000008  00020008  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000028  20000028  00020008  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 13 .debug_info   00005b15  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001250  00000000  00000000  00025b4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000678  00000000  00000000  00026da0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000005e0  00000000  00000000  00027418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016620  00000000  00000000  000279f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00004ec3  00000000  00000000  0003e018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00077ef3  00000000  00000000  00042edb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  000badce  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001874  00000000  00000000  000bae24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000008 	.word	0x20000008
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080029d8 	.word	0x080029d8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000000c 	.word	0x2000000c
 80001c4:	080029d8 	.word	0x080029d8

080001c8 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	683a      	ldr	r2, [r7, #0]
 80001d6:	619a      	str	r2, [r3, #24]
}
 80001d8:	bf00      	nop
 80001da:	370c      	adds	r7, #12
 80001dc:	46bd      	mov	sp, r7
 80001de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001e2:	4770      	bx	lr

080001e4 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80001e4:	b480      	push	{r7}
 80001e6:	b083      	sub	sp, #12
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	6078      	str	r0, [r7, #4]
 80001ec:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	683a      	ldr	r2, [r7, #0]
 80001f2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80001f4:	bf00      	nop
 80001f6:	370c      	adds	r7, #12
 80001f8:	46bd      	mov	sp, r7
 80001fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fe:	4770      	bx	lr

08000200 <updateDisplay>:
#include "display.h"
uint8_t updateDigit = 1;
uint8_t displayTextPos = 0;
uint8_t direction = 0;

void updateDisplay(){
 8000200:	b5b0      	push	{r4, r5, r7, lr}
 8000202:	b086      	sub	sp, #24
 8000204:	af00      	add	r7, sp, #0
	char displayString[] = "MICHAL_MOLnAr_98352";
 8000206:	4b41      	ldr	r3, [pc, #260]	; (800030c <updateDisplay+0x10c>)
 8000208:	463c      	mov	r4, r7
 800020a:	461d      	mov	r5, r3
 800020c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800020e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000210:	682b      	ldr	r3, [r5, #0]
 8000212:	6023      	str	r3, [r4, #0]
	for(int i = 1; i<5; i++){
 8000214:	2301      	movs	r3, #1
 8000216:	617b      	str	r3, [r7, #20]
 8000218:	e06f      	b.n	80002fa <updateDisplay+0xfa>
		switch(updateDigit){
 800021a:	4b3d      	ldr	r3, [pc, #244]	; (8000310 <updateDisplay+0x110>)
 800021c:	781b      	ldrb	r3, [r3, #0]
 800021e:	3b01      	subs	r3, #1
 8000220:	2b03      	cmp	r3, #3
 8000222:	d856      	bhi.n	80002d2 <updateDisplay+0xd2>
 8000224:	a201      	add	r2, pc, #4	; (adr r2, 800022c <updateDisplay+0x2c>)
 8000226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800022a:	bf00      	nop
 800022c:	0800023d 	.word	0x0800023d
 8000230:	08000261 	.word	0x08000261
 8000234:	08000287 	.word	0x08000287
 8000238:	080002ad 	.word	0x080002ad
				case 1:
					DIGIT_1_ON;
 800023c:	2120      	movs	r1, #32
 800023e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000242:	f7ff ffc1 	bl	80001c8 <LL_GPIO_SetOutputPin>
					resetAllSegments();
 8000246:	f000 f9ff 	bl	8000648 <resetAllSegments>
					displayLetter(displayString[displayTextPos]);
 800024a:	4b32      	ldr	r3, [pc, #200]	; (8000314 <updateDisplay+0x114>)
 800024c:	781b      	ldrb	r3, [r3, #0]
 800024e:	f107 0218 	add.w	r2, r7, #24
 8000252:	4413      	add	r3, r2
 8000254:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8000258:	4618      	mov	r0, r3
 800025a:	f000 f8ab 	bl	80003b4 <displayLetter>
					break;
 800025e:	e038      	b.n	80002d2 <updateDisplay+0xd2>
				case 2:
					DIGIT_2_ON;
 8000260:	2110      	movs	r1, #16
 8000262:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000266:	f7ff ffaf 	bl	80001c8 <LL_GPIO_SetOutputPin>
					resetAllSegments();
 800026a:	f000 f9ed 	bl	8000648 <resetAllSegments>
					displayLetter(displayString[displayTextPos+1]);
 800026e:	4b29      	ldr	r3, [pc, #164]	; (8000314 <updateDisplay+0x114>)
 8000270:	781b      	ldrb	r3, [r3, #0]
 8000272:	3301      	adds	r3, #1
 8000274:	f107 0218 	add.w	r2, r7, #24
 8000278:	4413      	add	r3, r2
 800027a:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800027e:	4618      	mov	r0, r3
 8000280:	f000 f898 	bl	80003b4 <displayLetter>
					break;
 8000284:	e025      	b.n	80002d2 <updateDisplay+0xd2>
				case 3:
					DIGIT_3_ON;
 8000286:	2140      	movs	r1, #64	; 0x40
 8000288:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800028c:	f7ff ff9c 	bl	80001c8 <LL_GPIO_SetOutputPin>
					resetAllSegments();
 8000290:	f000 f9da 	bl	8000648 <resetAllSegments>
					displayLetter(displayString[displayTextPos+2]);
 8000294:	4b1f      	ldr	r3, [pc, #124]	; (8000314 <updateDisplay+0x114>)
 8000296:	781b      	ldrb	r3, [r3, #0]
 8000298:	3302      	adds	r3, #2
 800029a:	f107 0218 	add.w	r2, r7, #24
 800029e:	4413      	add	r3, r2
 80002a0:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80002a4:	4618      	mov	r0, r3
 80002a6:	f000 f885 	bl	80003b4 <displayLetter>
					break;
 80002aa:	e012      	b.n	80002d2 <updateDisplay+0xd2>
				case 4:
					DIGIT_4_ON;
 80002ac:	2104      	movs	r1, #4
 80002ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002b2:	f7ff ff89 	bl	80001c8 <LL_GPIO_SetOutputPin>
					resetAllSegments();
 80002b6:	f000 f9c7 	bl	8000648 <resetAllSegments>
					displayLetter(displayString[displayTextPos+3]);
 80002ba:	4b16      	ldr	r3, [pc, #88]	; (8000314 <updateDisplay+0x114>)
 80002bc:	781b      	ldrb	r3, [r3, #0]
 80002be:	3303      	adds	r3, #3
 80002c0:	f107 0218 	add.w	r2, r7, #24
 80002c4:	4413      	add	r3, r2
 80002c6:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80002ca:	4618      	mov	r0, r3
 80002cc:	f000 f872 	bl	80003b4 <displayLetter>
					break;
 80002d0:	bf00      	nop
			}
			updateDigit = (updateDigit < 4) ? updateDigit+1 : 1;
 80002d2:	4b0f      	ldr	r3, [pc, #60]	; (8000310 <updateDisplay+0x110>)
 80002d4:	781b      	ldrb	r3, [r3, #0]
 80002d6:	2b03      	cmp	r3, #3
 80002d8:	d804      	bhi.n	80002e4 <updateDisplay+0xe4>
 80002da:	4b0d      	ldr	r3, [pc, #52]	; (8000310 <updateDisplay+0x110>)
 80002dc:	781b      	ldrb	r3, [r3, #0]
 80002de:	3301      	adds	r3, #1
 80002e0:	b2db      	uxtb	r3, r3
 80002e2:	e000      	b.n	80002e6 <updateDisplay+0xe6>
 80002e4:	2301      	movs	r3, #1
 80002e6:	4a0a      	ldr	r2, [pc, #40]	; (8000310 <updateDisplay+0x110>)
 80002e8:	7013      	strb	r3, [r2, #0]
			LL_mDelay(2);
 80002ea:	2002      	movs	r0, #2
 80002ec:	f002 fb12 	bl	8002914 <LL_mDelay>
			resetAllDigits();
 80002f0:	f000 f9d8 	bl	80006a4 <resetAllDigits>
	for(int i = 1; i<5; i++){
 80002f4:	697b      	ldr	r3, [r7, #20]
 80002f6:	3301      	adds	r3, #1
 80002f8:	617b      	str	r3, [r7, #20]
 80002fa:	697b      	ldr	r3, [r7, #20]
 80002fc:	2b04      	cmp	r3, #4
 80002fe:	dd8c      	ble.n	800021a <updateDisplay+0x1a>
	}

}
 8000300:	bf00      	nop
 8000302:	bf00      	nop
 8000304:	3718      	adds	r7, #24
 8000306:	46bd      	mov	sp, r7
 8000308:	bdb0      	pop	{r4, r5, r7, pc}
 800030a:	bf00      	nop
 800030c:	080029f0 	.word	0x080029f0
 8000310:	20000000 	.word	0x20000000
 8000314:	20000024 	.word	0x20000024

08000318 <shiftDisplayText>:

void shiftDisplayText(){
 8000318:	b480      	push	{r7}
 800031a:	af00      	add	r7, sp, #0
	if(displayTextPos < (20-4-1) && direction == 0){
 800031c:	4b23      	ldr	r3, [pc, #140]	; (80003ac <shiftDisplayText+0x94>)
 800031e:	781b      	ldrb	r3, [r3, #0]
 8000320:	2b0e      	cmp	r3, #14
 8000322:	d80a      	bhi.n	800033a <shiftDisplayText+0x22>
 8000324:	4b22      	ldr	r3, [pc, #136]	; (80003b0 <shiftDisplayText+0x98>)
 8000326:	781b      	ldrb	r3, [r3, #0]
 8000328:	2b00      	cmp	r3, #0
 800032a:	d106      	bne.n	800033a <shiftDisplayText+0x22>
		displayTextPos = displayTextPos+1;
 800032c:	4b1f      	ldr	r3, [pc, #124]	; (80003ac <shiftDisplayText+0x94>)
 800032e:	781b      	ldrb	r3, [r3, #0]
 8000330:	3301      	adds	r3, #1
 8000332:	b2da      	uxtb	r2, r3
 8000334:	4b1d      	ldr	r3, [pc, #116]	; (80003ac <shiftDisplayText+0x94>)
 8000336:	701a      	strb	r2, [r3, #0]
 8000338:	e032      	b.n	80003a0 <shiftDisplayText+0x88>
	}
	else if(displayTextPos >= (20-4-1) && direction == 0){
 800033a:	4b1c      	ldr	r3, [pc, #112]	; (80003ac <shiftDisplayText+0x94>)
 800033c:	781b      	ldrb	r3, [r3, #0]
 800033e:	2b0e      	cmp	r3, #14
 8000340:	d90d      	bls.n	800035e <shiftDisplayText+0x46>
 8000342:	4b1b      	ldr	r3, [pc, #108]	; (80003b0 <shiftDisplayText+0x98>)
 8000344:	781b      	ldrb	r3, [r3, #0]
 8000346:	2b00      	cmp	r3, #0
 8000348:	d109      	bne.n	800035e <shiftDisplayText+0x46>
		direction = 1;
 800034a:	4b19      	ldr	r3, [pc, #100]	; (80003b0 <shiftDisplayText+0x98>)
 800034c:	2201      	movs	r2, #1
 800034e:	701a      	strb	r2, [r3, #0]
		displayTextPos = displayTextPos-1;
 8000350:	4b16      	ldr	r3, [pc, #88]	; (80003ac <shiftDisplayText+0x94>)
 8000352:	781b      	ldrb	r3, [r3, #0]
 8000354:	3b01      	subs	r3, #1
 8000356:	b2da      	uxtb	r2, r3
 8000358:	4b14      	ldr	r3, [pc, #80]	; (80003ac <shiftDisplayText+0x94>)
 800035a:	701a      	strb	r2, [r3, #0]
 800035c:	e020      	b.n	80003a0 <shiftDisplayText+0x88>
	}
	else if(displayTextPos <= 0 && direction == 1){
 800035e:	4b13      	ldr	r3, [pc, #76]	; (80003ac <shiftDisplayText+0x94>)
 8000360:	781b      	ldrb	r3, [r3, #0]
 8000362:	2b00      	cmp	r3, #0
 8000364:	d10d      	bne.n	8000382 <shiftDisplayText+0x6a>
 8000366:	4b12      	ldr	r3, [pc, #72]	; (80003b0 <shiftDisplayText+0x98>)
 8000368:	781b      	ldrb	r3, [r3, #0]
 800036a:	2b01      	cmp	r3, #1
 800036c:	d109      	bne.n	8000382 <shiftDisplayText+0x6a>
		direction = 0;
 800036e:	4b10      	ldr	r3, [pc, #64]	; (80003b0 <shiftDisplayText+0x98>)
 8000370:	2200      	movs	r2, #0
 8000372:	701a      	strb	r2, [r3, #0]
		displayTextPos = displayTextPos+1;
 8000374:	4b0d      	ldr	r3, [pc, #52]	; (80003ac <shiftDisplayText+0x94>)
 8000376:	781b      	ldrb	r3, [r3, #0]
 8000378:	3301      	adds	r3, #1
 800037a:	b2da      	uxtb	r2, r3
 800037c:	4b0b      	ldr	r3, [pc, #44]	; (80003ac <shiftDisplayText+0x94>)
 800037e:	701a      	strb	r2, [r3, #0]
 8000380:	e00e      	b.n	80003a0 <shiftDisplayText+0x88>
	}
	else if(displayTextPos > 0 && direction == 1){
 8000382:	4b0a      	ldr	r3, [pc, #40]	; (80003ac <shiftDisplayText+0x94>)
 8000384:	781b      	ldrb	r3, [r3, #0]
 8000386:	2b00      	cmp	r3, #0
 8000388:	d00a      	beq.n	80003a0 <shiftDisplayText+0x88>
 800038a:	4b09      	ldr	r3, [pc, #36]	; (80003b0 <shiftDisplayText+0x98>)
 800038c:	781b      	ldrb	r3, [r3, #0]
 800038e:	2b01      	cmp	r3, #1
 8000390:	d106      	bne.n	80003a0 <shiftDisplayText+0x88>
		displayTextPos = displayTextPos-1;
 8000392:	4b06      	ldr	r3, [pc, #24]	; (80003ac <shiftDisplayText+0x94>)
 8000394:	781b      	ldrb	r3, [r3, #0]
 8000396:	3b01      	subs	r3, #1
 8000398:	b2da      	uxtb	r2, r3
 800039a:	4b04      	ldr	r3, [pc, #16]	; (80003ac <shiftDisplayText+0x94>)
 800039c:	701a      	strb	r2, [r3, #0]
	}
}
 800039e:	e7ff      	b.n	80003a0 <shiftDisplayText+0x88>
 80003a0:	bf00      	nop
 80003a2:	46bd      	mov	sp, r7
 80003a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a8:	4770      	bx	lr
 80003aa:	bf00      	nop
 80003ac:	20000024 	.word	0x20000024
 80003b0:	20000025 	.word	0x20000025

080003b4 <displayLetter>:

void displayLetter(char letter){
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b082      	sub	sp, #8
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	4603      	mov	r3, r0
 80003bc:	71fb      	strb	r3, [r7, #7]
	switch(letter){
 80003be:	79fb      	ldrb	r3, [r7, #7]
 80003c0:	3b20      	subs	r3, #32
 80003c2:	2b59      	cmp	r3, #89	; 0x59
 80003c4:	f200 8139 	bhi.w	800063a <displayLetter+0x286>
 80003c8:	a201      	add	r2, pc, #4	; (adr r2, 80003d0 <displayLetter+0x1c>)
 80003ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003ce:	bf00      	nop
 80003d0:	080005f3 	.word	0x080005f3
 80003d4:	0800063b 	.word	0x0800063b
 80003d8:	0800063b 	.word	0x0800063b
 80003dc:	0800063b 	.word	0x0800063b
 80003e0:	0800063b 	.word	0x0800063b
 80003e4:	0800063b 	.word	0x0800063b
 80003e8:	0800063b 	.word	0x0800063b
 80003ec:	0800063b 	.word	0x0800063b
 80003f0:	0800063b 	.word	0x0800063b
 80003f4:	0800063b 	.word	0x0800063b
 80003f8:	0800063b 	.word	0x0800063b
 80003fc:	0800063b 	.word	0x0800063b
 8000400:	0800063b 	.word	0x0800063b
 8000404:	0800063b 	.word	0x0800063b
 8000408:	0800063b 	.word	0x0800063b
 800040c:	0800063b 	.word	0x0800063b
 8000410:	08000635 	.word	0x08000635
 8000414:	080005ff 	.word	0x080005ff
 8000418:	08000605 	.word	0x08000605
 800041c:	0800060b 	.word	0x0800060b
 8000420:	08000611 	.word	0x08000611
 8000424:	08000617 	.word	0x08000617
 8000428:	0800061d 	.word	0x0800061d
 800042c:	08000623 	.word	0x08000623
 8000430:	08000629 	.word	0x08000629
 8000434:	0800062f 	.word	0x0800062f
 8000438:	0800063b 	.word	0x0800063b
 800043c:	0800063b 	.word	0x0800063b
 8000440:	0800063b 	.word	0x0800063b
 8000444:	0800063b 	.word	0x0800063b
 8000448:	0800063b 	.word	0x0800063b
 800044c:	0800063b 	.word	0x0800063b
 8000450:	0800063b 	.word	0x0800063b
 8000454:	08000539 	.word	0x08000539
 8000458:	0800063b 	.word	0x0800063b
 800045c:	0800054b 	.word	0x0800054b
 8000460:	0800063b 	.word	0x0800063b
 8000464:	0800055d 	.word	0x0800055d
 8000468:	08000563 	.word	0x08000563
 800046c:	08000569 	.word	0x08000569
 8000470:	0800056f 	.word	0x0800056f
 8000474:	0800057b 	.word	0x0800057b
 8000478:	08000581 	.word	0x08000581
 800047c:	08000587 	.word	0x08000587
 8000480:	0800058d 	.word	0x0800058d
 8000484:	08000593 	.word	0x08000593
 8000488:	0800063b 	.word	0x0800063b
 800048c:	0800059f 	.word	0x0800059f
 8000490:	080005ab 	.word	0x080005ab
 8000494:	0800063b 	.word	0x0800063b
 8000498:	0800063b 	.word	0x0800063b
 800049c:	080005bd 	.word	0x080005bd
 80004a0:	0800063b 	.word	0x0800063b
 80004a4:	080005c9 	.word	0x080005c9
 80004a8:	080005d5 	.word	0x080005d5
 80004ac:	080005db 	.word	0x080005db
 80004b0:	080005e1 	.word	0x080005e1
 80004b4:	0800063b 	.word	0x0800063b
 80004b8:	080005ed 	.word	0x080005ed
 80004bc:	0800063b 	.word	0x0800063b
 80004c0:	0800063b 	.word	0x0800063b
 80004c4:	0800063b 	.word	0x0800063b
 80004c8:	0800063b 	.word	0x0800063b
 80004cc:	080005f9 	.word	0x080005f9
 80004d0:	0800063b 	.word	0x0800063b
 80004d4:	0800053f 	.word	0x0800053f
 80004d8:	08000545 	.word	0x08000545
 80004dc:	08000551 	.word	0x08000551
 80004e0:	08000557 	.word	0x08000557
 80004e4:	0800063b 	.word	0x0800063b
 80004e8:	0800063b 	.word	0x0800063b
 80004ec:	0800063b 	.word	0x0800063b
 80004f0:	08000575 	.word	0x08000575
 80004f4:	0800063b 	.word	0x0800063b
 80004f8:	0800063b 	.word	0x0800063b
 80004fc:	0800063b 	.word	0x0800063b
 8000500:	0800063b 	.word	0x0800063b
 8000504:	0800063b 	.word	0x0800063b
 8000508:	08000599 	.word	0x08000599
 800050c:	080005a5 	.word	0x080005a5
 8000510:	0800063b 	.word	0x0800063b
 8000514:	080005b1 	.word	0x080005b1
 8000518:	080005b7 	.word	0x080005b7
 800051c:	0800063b 	.word	0x0800063b
 8000520:	080005c3 	.word	0x080005c3
 8000524:	080005cf 	.word	0x080005cf
 8000528:	0800063b 	.word	0x0800063b
 800052c:	0800063b 	.word	0x0800063b
 8000530:	0800063b 	.word	0x0800063b
 8000534:	080005e7 	.word	0x080005e7
		case 'A':
			setA();
 8000538:	f000 f8d2 	bl	80006e0 <setA>
			break;
 800053c:	e080      	b.n	8000640 <displayLetter+0x28c>
		case 'a':
			seta();
 800053e:	f000 f8f9 	bl	8000734 <seta>
			break;
 8000542:	e07d      	b.n	8000640 <displayLetter+0x28c>
		case 'b':
			setb();
 8000544:	f000 f920 	bl	8000788 <setb>
			break;
 8000548:	e07a      	b.n	8000640 <displayLetter+0x28c>
		case 'C':
			setC();
 800054a:	f000 f947 	bl	80007dc <setC>
			break;
 800054e:	e077      	b.n	8000640 <displayLetter+0x28c>
		case 'c':
			setc();
 8000550:	f000 f96e 	bl	8000830 <setc>
			break;
 8000554:	e074      	b.n	8000640 <displayLetter+0x28c>
		case 'd':
			setd();
 8000556:	f000 f995 	bl	8000884 <setd>
			break;
 800055a:	e071      	b.n	8000640 <displayLetter+0x28c>
		case 'E':
			setE();
 800055c:	f000 f9bc 	bl	80008d8 <setE>
			break;
 8000560:	e06e      	b.n	8000640 <displayLetter+0x28c>
		case 'F':
			setF();
 8000562:	f000 f9e3 	bl	800092c <setF>
			break;
 8000566:	e06b      	b.n	8000640 <displayLetter+0x28c>
		case 'G':
			setG();
 8000568:	f000 fa0a 	bl	8000980 <setG>
			break;
 800056c:	e068      	b.n	8000640 <displayLetter+0x28c>
		case 'H':
			setH();
 800056e:	f000 fa31 	bl	80009d4 <setH>
			break;
 8000572:	e065      	b.n	8000640 <displayLetter+0x28c>
		case 'h':
			seth();
 8000574:	f000 fa58 	bl	8000a28 <seth>
			break;
 8000578:	e062      	b.n	8000640 <displayLetter+0x28c>
		case 'I':
			setI();
 800057a:	f000 fa7f 	bl	8000a7c <setI>
			break;
 800057e:	e05f      	b.n	8000640 <displayLetter+0x28c>
		case 'J':
			setJ();
 8000580:	f000 faa6 	bl	8000ad0 <setJ>
			break;
 8000584:	e05c      	b.n	8000640 <displayLetter+0x28c>
		case 'K':
			setK();
 8000586:	f000 fcc5 	bl	8000f14 <setK>
			break;
 800058a:	e059      	b.n	8000640 <displayLetter+0x28c>
		case 'L':
			setL();
 800058c:	f000 faca 	bl	8000b24 <setL>
			break;
 8000590:	e056      	b.n	8000640 <displayLetter+0x28c>
		case 'M':
			setM();
 8000592:	f000 fce9 	bl	8000f68 <setM>
			break;
 8000596:	e053      	b.n	8000640 <displayLetter+0x28c>
		case 'n':
			setn();
 8000598:	f000 faee 	bl	8000b78 <setn>
			break;
 800059c:	e050      	b.n	8000640 <displayLetter+0x28c>
		case 'O':
			setO();
 800059e:	f000 fb15 	bl	8000bcc <setO>
			break;
 80005a2:	e04d      	b.n	8000640 <displayLetter+0x28c>
		case 'o':
			seto();
 80005a4:	f000 fb3c 	bl	8000c20 <seto>
			break;
 80005a8:	e04a      	b.n	8000640 <displayLetter+0x28c>
		case 'P':
			setP();
 80005aa:	f000 fb63 	bl	8000c74 <setP>
			break;
 80005ae:	e047      	b.n	8000640 <displayLetter+0x28c>
		case 'q':
			setq();
 80005b0:	f000 fb8a 	bl	8000cc8 <setq>
			break;
 80005b4:	e044      	b.n	8000640 <displayLetter+0x28c>
		case 'r':
			setr();
 80005b6:	f000 fbb1 	bl	8000d1c <setr>
			break;
 80005ba:	e041      	b.n	8000640 <displayLetter+0x28c>
		case 'S':
			setS();
 80005bc:	f000 fbd8 	bl	8000d70 <setS>
			break;
 80005c0:	e03e      	b.n	8000640 <displayLetter+0x28c>
		case 't':
			sett();
 80005c2:	f000 fbff 	bl	8000dc4 <sett>
			break;
 80005c6:	e03b      	b.n	8000640 <displayLetter+0x28c>
		case 'U':
			setU();
 80005c8:	f000 fc26 	bl	8000e18 <setU>
			break;
 80005cc:	e038      	b.n	8000640 <displayLetter+0x28c>
		case 'u':
			setu();
 80005ce:	f000 fc4d 	bl	8000e6c <setu>
			break;
 80005d2:	e035      	b.n	8000640 <displayLetter+0x28c>
		case 'V':
			setV();
 80005d4:	f000 fcee 	bl	8000fb4 <setV>
			break;
 80005d8:	e032      	b.n	8000640 <displayLetter+0x28c>
		case 'W':
			setW();
 80005da:	f000 fd15 	bl	8001008 <setW>
			break;
 80005de:	e02f      	b.n	8000640 <displayLetter+0x28c>
		case 'X':
			setX();
 80005e0:	f000 fd3c 	bl	800105c <setX>
			break;
 80005e4:	e02c      	b.n	8000640 <displayLetter+0x28c>
		case 'y':
			sety();
 80005e6:	f000 fc6b 	bl	8000ec0 <sety>
			break;
 80005ea:	e029      	b.n	8000640 <displayLetter+0x28c>
		case 'Z':
			setZ();
 80005ec:	f000 fd60 	bl	80010b0 <setZ>
			break;
 80005f0:	e026      	b.n	8000640 <displayLetter+0x28c>
		case ' ':
			resetAllSegments();
 80005f2:	f000 f829 	bl	8000648 <resetAllSegments>
			break;
 80005f6:	e023      	b.n	8000640 <displayLetter+0x28c>
		case '_':
			setLine();
 80005f8:	f000 ff28 	bl	800144c <setLine>
			break;
 80005fc:	e020      	b.n	8000640 <displayLetter+0x28c>


		case '1':
			setOne();
 80005fe:	f000 fd81 	bl	8001104 <setOne>
			break;
 8000602:	e01d      	b.n	8000640 <displayLetter+0x28c>
		case '2':
			setTwo();
 8000604:	f000 fda8 	bl	8001158 <setTwo>
			break;
 8000608:	e01a      	b.n	8000640 <displayLetter+0x28c>
		case '3':
			setThree();
 800060a:	f000 fdcf 	bl	80011ac <setThree>
			break;
 800060e:	e017      	b.n	8000640 <displayLetter+0x28c>
		case '4':
			setFour();
 8000610:	f000 fdf6 	bl	8001200 <setFour>
			break;
 8000614:	e014      	b.n	8000640 <displayLetter+0x28c>
		case '5':
			setFive();
 8000616:	f000 fe1d 	bl	8001254 <setFive>
			break;
 800061a:	e011      	b.n	8000640 <displayLetter+0x28c>
		case '6':
			setSix();
 800061c:	f000 fe44 	bl	80012a8 <setSix>
			break;
 8000620:	e00e      	b.n	8000640 <displayLetter+0x28c>
		case '7':
			setSeven();
 8000622:	f000 fe6b 	bl	80012fc <setSeven>
			break;
 8000626:	e00b      	b.n	8000640 <displayLetter+0x28c>
		case '8':
			setEight();
 8000628:	f000 fe92 	bl	8001350 <setEight>
			break;
 800062c:	e008      	b.n	8000640 <displayLetter+0x28c>
		case '9':
			setNine();
 800062e:	f000 feb9 	bl	80013a4 <setNine>
			break;
 8000632:	e005      	b.n	8000640 <displayLetter+0x28c>
		case '0':
			setZero();
 8000634:	f000 fee0 	bl	80013f8 <setZero>
			break;
 8000638:	e002      	b.n	8000640 <displayLetter+0x28c>
		default:
			setDot();
 800063a:	f000 ff35 	bl	80014a8 <setDot>
			break;
 800063e:	bf00      	nop
	}
}
 8000640:	bf00      	nop
 8000642:	3708      	adds	r7, #8
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}

08000648 <resetAllSegments>:
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
	LL_GPIO_ResetOutputPin(GPIOB, segmentDP_Pin);
}

void resetAllSegments(void){
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 800064c:	2102      	movs	r1, #2
 800064e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000652:	f7ff fdb9 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8000656:	2101      	movs	r1, #1
 8000658:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800065c:	f7ff fdb4 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8000660:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000664:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000668:	f7ff fdae 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 800066c:	2120      	movs	r1, #32
 800066e:	480c      	ldr	r0, [pc, #48]	; (80006a0 <resetAllSegments+0x58>)
 8000670:	f7ff fdaa 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 8000674:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000678:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800067c:	f7ff fda4 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 8000680:	2108      	movs	r1, #8
 8000682:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000686:	f7ff fd9f 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 800068a:	2110      	movs	r1, #16
 800068c:	4804      	ldr	r0, [pc, #16]	; (80006a0 <resetAllSegments+0x58>)
 800068e:	f7ff fd9b 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentDP_Pin);
 8000692:	2102      	movs	r1, #2
 8000694:	4802      	ldr	r0, [pc, #8]	; (80006a0 <resetAllSegments+0x58>)
 8000696:	f7ff fd97 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 800069a:	bf00      	nop
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	48000400 	.word	0x48000400

080006a4 <resetAllDigits>:

void resetAllDigits(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_2);
 80006a8:	2104      	movs	r1, #4
 80006aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006ae:	f7ff fd99 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_5);
 80006b2:	2120      	movs	r1, #32
 80006b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006b8:	f7ff fd94 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_4);
 80006bc:	2110      	movs	r1, #16
 80006be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006c2:	f7ff fd8f 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_6);
 80006c6:	2140      	movs	r1, #64	; 0x40
 80006c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006cc:	f7ff fd8a 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_7);
 80006d0:	2180      	movs	r1, #128	; 0x80
 80006d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006d6:	f7ff fd85 	bl	80001e4 <LL_GPIO_ResetOutputPin>
}
 80006da:	bf00      	nop
 80006dc:	bd80      	pop	{r7, pc}
	...

080006e0 <setA>:

void setA(void){
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 80006e4:	2102      	movs	r1, #2
 80006e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006ea:	f7ff fd7b 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 80006ee:	2101      	movs	r1, #1
 80006f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006f4:	f7ff fd76 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 80006f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000700:	f7ff fd70 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8000704:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000708:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800070c:	f7ff fd6a 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8000710:	2108      	movs	r1, #8
 8000712:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000716:	f7ff fd65 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 800071a:	2110      	movs	r1, #16
 800071c:	4804      	ldr	r0, [pc, #16]	; (8000730 <setA+0x50>)
 800071e:	f7ff fd61 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	// reset D
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 8000722:	2120      	movs	r1, #32
 8000724:	4802      	ldr	r0, [pc, #8]	; (8000730 <setA+0x50>)
 8000726:	f7ff fd4f 	bl	80001c8 <LL_GPIO_SetOutputPin>

}
 800072a:	bf00      	nop
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	48000400 	.word	0x48000400

08000734 <seta>:
void seta(void){
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8000738:	2102      	movs	r1, #2
 800073a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800073e:	f7ff fd51 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8000742:	2101      	movs	r1, #1
 8000744:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000748:	f7ff fd4c 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 800074c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000750:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000754:	f7ff fd46 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8000758:	2120      	movs	r1, #32
 800075a:	480a      	ldr	r0, [pc, #40]	; (8000784 <seta+0x50>)
 800075c:	f7ff fd42 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8000760:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000764:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000768:	f7ff fd3c 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 800076c:	2110      	movs	r1, #16
 800076e:	4805      	ldr	r0, [pc, #20]	; (8000784 <seta+0x50>)
 8000770:	f7ff fd38 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	// reset f
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 8000774:	2108      	movs	r1, #8
 8000776:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800077a:	f7ff fd25 	bl	80001c8 <LL_GPIO_SetOutputPin>

}
 800077e:	bf00      	nop
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	48000400 	.word	0x48000400

08000788 <setb>:
void setb(void){
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 800078c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000790:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000794:	f7ff fd26 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8000798:	2120      	movs	r1, #32
 800079a:	480f      	ldr	r0, [pc, #60]	; (80007d8 <setb+0x50>)
 800079c:	f7ff fd22 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 80007a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007a8:	f7ff fd1c 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 80007ac:	2108      	movs	r1, #8
 80007ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007b2:	f7ff fd17 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 80007b6:	2110      	movs	r1, #16
 80007b8:	4807      	ldr	r0, [pc, #28]	; (80007d8 <setb+0x50>)
 80007ba:	f7ff fd13 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	// reset a,b
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 80007be:	2102      	movs	r1, #2
 80007c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007c4:	f7ff fd00 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 80007c8:	2101      	movs	r1, #1
 80007ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007ce:	f7ff fcfb 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 80007d2:	bf00      	nop
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	48000400 	.word	0x48000400

080007dc <setC>:
void setC(void){
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 80007e0:	2102      	movs	r1, #2
 80007e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007e6:	f7ff fcfd 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 80007ea:	2120      	movs	r1, #32
 80007ec:	480f      	ldr	r0, [pc, #60]	; (800082c <setC+0x50>)
 80007ee:	f7ff fcf9 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 80007f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007fa:	f7ff fcf3 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 80007fe:	2108      	movs	r1, #8
 8000800:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000804:	f7ff fcee 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	// reset B,C,G
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8000808:	2101      	movs	r1, #1
 800080a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800080e:	f7ff fcdb 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8000812:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000816:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800081a:	f7ff fcd5 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 800081e:	2110      	movs	r1, #16
 8000820:	4802      	ldr	r0, [pc, #8]	; (800082c <setC+0x50>)
 8000822:	f7ff fcd1 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 8000826:	bf00      	nop
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	48000400 	.word	0x48000400

08000830 <setc>:
void setc(void){
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8000834:	2120      	movs	r1, #32
 8000836:	4812      	ldr	r0, [pc, #72]	; (8000880 <setc+0x50>)
 8000838:	f7ff fcd4 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 800083c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000840:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000844:	f7ff fcce 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8000848:	2110      	movs	r1, #16
 800084a:	480d      	ldr	r0, [pc, #52]	; (8000880 <setc+0x50>)
 800084c:	f7ff fcca 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8000850:	2102      	movs	r1, #2
 8000852:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000856:	f7ff fcb7 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 800085a:	2101      	movs	r1, #1
 800085c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000860:	f7ff fcb2 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8000864:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000868:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800086c:	f7ff fcac 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 8000870:	2108      	movs	r1, #8
 8000872:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000876:	f7ff fca7 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 800087a:	bf00      	nop
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	48000400 	.word	0x48000400

08000884 <setd>:
void setd(void){
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8000888:	2101      	movs	r1, #1
 800088a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800088e:	f7ff fca9 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8000892:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000896:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800089a:	f7ff fca3 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 800089e:	2120      	movs	r1, #32
 80008a0:	480c      	ldr	r0, [pc, #48]	; (80008d4 <setd+0x50>)
 80008a2:	f7ff fc9f 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 80008a6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008ae:	f7ff fc99 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 80008b2:	2110      	movs	r1, #16
 80008b4:	4807      	ldr	r0, [pc, #28]	; (80008d4 <setd+0x50>)
 80008b6:	f7ff fc95 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 80008ba:	2102      	movs	r1, #2
 80008bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008c0:	f7ff fc82 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 80008c4:	2108      	movs	r1, #8
 80008c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008ca:	f7ff fc7d 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 80008ce:	bf00      	nop
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	48000400 	.word	0x48000400

080008d8 <setE>:
void setE(void){
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 80008dc:	2102      	movs	r1, #2
 80008de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008e2:	f7ff fc7f 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 80008e6:	2120      	movs	r1, #32
 80008e8:	480f      	ldr	r0, [pc, #60]	; (8000928 <setE+0x50>)
 80008ea:	f7ff fc7b 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 80008ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008f6:	f7ff fc75 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 80008fa:	2108      	movs	r1, #8
 80008fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000900:	f7ff fc70 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8000904:	2110      	movs	r1, #16
 8000906:	4808      	ldr	r0, [pc, #32]	; (8000928 <setE+0x50>)
 8000908:	f7ff fc6c 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 800090c:	2101      	movs	r1, #1
 800090e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000912:	f7ff fc59 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8000916:	f44f 7180 	mov.w	r1, #256	; 0x100
 800091a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800091e:	f7ff fc53 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 8000922:	bf00      	nop
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	48000400 	.word	0x48000400

0800092c <setF>:
void setF(void){
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8000930:	2102      	movs	r1, #2
 8000932:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000936:	f7ff fc55 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 800093a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800093e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000942:	f7ff fc4f 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8000946:	2108      	movs	r1, #8
 8000948:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800094c:	f7ff fc4a 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8000950:	2110      	movs	r1, #16
 8000952:	480a      	ldr	r0, [pc, #40]	; (800097c <setF+0x50>)
 8000954:	f7ff fc46 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8000958:	2101      	movs	r1, #1
 800095a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800095e:	f7ff fc33 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8000962:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000966:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800096a:	f7ff fc2d 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 800096e:	2120      	movs	r1, #32
 8000970:	4802      	ldr	r0, [pc, #8]	; (800097c <setF+0x50>)
 8000972:	f7ff fc29 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	48000400 	.word	0x48000400

08000980 <setG>:
void setG(void){
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8000984:	2102      	movs	r1, #2
 8000986:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800098a:	f7ff fc2b 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 800098e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000992:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000996:	f7ff fc25 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 800099a:	2120      	movs	r1, #32
 800099c:	480c      	ldr	r0, [pc, #48]	; (80009d0 <setG+0x50>)
 800099e:	f7ff fc21 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 80009a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009aa:	f7ff fc1b 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 80009ae:	2108      	movs	r1, #8
 80009b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009b4:	f7ff fc16 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 80009b8:	2101      	movs	r1, #1
 80009ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009be:	f7ff fc03 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 80009c2:	2110      	movs	r1, #16
 80009c4:	4802      	ldr	r0, [pc, #8]	; (80009d0 <setG+0x50>)
 80009c6:	f7ff fbff 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 80009ca:	bf00      	nop
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	48000400 	.word	0x48000400

080009d4 <setH>:
void setH(void){
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 80009d8:	2101      	movs	r1, #1
 80009da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009de:	f7ff fc01 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 80009e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009ea:	f7ff fbfb 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 80009ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009f6:	f7ff fbf5 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 80009fa:	2108      	movs	r1, #8
 80009fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a00:	f7ff fbf0 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8000a04:	2110      	movs	r1, #16
 8000a06:	4807      	ldr	r0, [pc, #28]	; (8000a24 <setH+0x50>)
 8000a08:	f7ff fbec 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8000a0c:	2102      	movs	r1, #2
 8000a0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a12:	f7ff fbd9 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 8000a16:	2120      	movs	r1, #32
 8000a18:	4802      	ldr	r0, [pc, #8]	; (8000a24 <setH+0x50>)
 8000a1a:	f7ff fbd5 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 8000a1e:	bf00      	nop
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	48000400 	.word	0x48000400

08000a28 <seth>:
void seth(void){
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8000a2c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a34:	f7ff fbd6 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8000a38:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a40:	f7ff fbd0 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8000a44:	2108      	movs	r1, #8
 8000a46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a4a:	f7ff fbcb 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8000a4e:	2110      	movs	r1, #16
 8000a50:	4809      	ldr	r0, [pc, #36]	; (8000a78 <seth+0x50>)
 8000a52:	f7ff fbc7 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8000a56:	2102      	movs	r1, #2
 8000a58:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a5c:	f7ff fbb4 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8000a60:	2101      	movs	r1, #1
 8000a62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a66:	f7ff fbaf 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 8000a6a:	2120      	movs	r1, #32
 8000a6c:	4802      	ldr	r0, [pc, #8]	; (8000a78 <seth+0x50>)
 8000a6e:	f7ff fbab 	bl	80001c8 <LL_GPIO_SetOutputPin>

}
 8000a72:	bf00      	nop
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	48000400 	.word	0x48000400

08000a7c <setI>:
void setI(void){
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8000a80:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a84:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a88:	f7ff fbac 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8000a8c:	2108      	movs	r1, #8
 8000a8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a92:	f7ff fba7 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8000a96:	2102      	movs	r1, #2
 8000a98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a9c:	f7ff fb94 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8000aa0:	2101      	movs	r1, #1
 8000aa2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000aa6:	f7ff fb8f 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8000aaa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000aae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ab2:	f7ff fb89 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 8000ab6:	2120      	movs	r1, #32
 8000ab8:	4804      	ldr	r0, [pc, #16]	; (8000acc <setI+0x50>)
 8000aba:	f7ff fb85 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 8000abe:	2110      	movs	r1, #16
 8000ac0:	4802      	ldr	r0, [pc, #8]	; (8000acc <setI+0x50>)
 8000ac2:	f7ff fb81 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 8000ac6:	bf00      	nop
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	48000400 	.word	0x48000400

08000ad0 <setJ>:
void setJ(void){
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8000ad4:	2101      	movs	r1, #1
 8000ad6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ada:	f7ff fb83 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8000ade:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ae2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ae6:	f7ff fb7d 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8000aea:	2120      	movs	r1, #32
 8000aec:	480c      	ldr	r0, [pc, #48]	; (8000b20 <setJ+0x50>)
 8000aee:	f7ff fb79 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8000af2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000af6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000afa:	f7ff fb73 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8000afe:	2102      	movs	r1, #2
 8000b00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b04:	f7ff fb60 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 8000b08:	2108      	movs	r1, #8
 8000b0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b0e:	f7ff fb5b 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 8000b12:	2110      	movs	r1, #16
 8000b14:	4802      	ldr	r0, [pc, #8]	; (8000b20 <setJ+0x50>)
 8000b16:	f7ff fb57 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 8000b1a:	bf00      	nop
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	48000400 	.word	0x48000400

08000b24 <setL>:
void setL(void){
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8000b28:	2120      	movs	r1, #32
 8000b2a:	4812      	ldr	r0, [pc, #72]	; (8000b74 <setL+0x50>)
 8000b2c:	f7ff fb5a 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8000b30:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b38:	f7ff fb54 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8000b3c:	2108      	movs	r1, #8
 8000b3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b42:	f7ff fb4f 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8000b46:	2102      	movs	r1, #2
 8000b48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b4c:	f7ff fb3c 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8000b50:	2101      	movs	r1, #1
 8000b52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b56:	f7ff fb37 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8000b5a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b62:	f7ff fb31 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 8000b66:	2110      	movs	r1, #16
 8000b68:	4802      	ldr	r0, [pc, #8]	; (8000b74 <setL+0x50>)
 8000b6a:	f7ff fb2d 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 8000b6e:	bf00      	nop
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	48000400 	.word	0x48000400

08000b78 <setn>:
void setn(void){
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8000b7c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b84:	f7ff fb2e 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8000b88:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b90:	f7ff fb28 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8000b94:	2110      	movs	r1, #16
 8000b96:	480c      	ldr	r0, [pc, #48]	; (8000bc8 <setn+0x50>)
 8000b98:	f7ff fb24 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8000b9c:	2102      	movs	r1, #2
 8000b9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ba2:	f7ff fb11 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8000ba6:	2101      	movs	r1, #1
 8000ba8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bac:	f7ff fb0c 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 8000bb0:	2120      	movs	r1, #32
 8000bb2:	4805      	ldr	r0, [pc, #20]	; (8000bc8 <setn+0x50>)
 8000bb4:	f7ff fb08 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 8000bb8:	2108      	movs	r1, #8
 8000bba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bbe:	f7ff fb03 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 8000bc2:	bf00      	nop
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	48000400 	.word	0x48000400

08000bcc <setO>:
void setO(void){
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8000bd0:	2102      	movs	r1, #2
 8000bd2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bd6:	f7ff fb05 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8000bda:	2101      	movs	r1, #1
 8000bdc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000be0:	f7ff fb00 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8000be4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000be8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bec:	f7ff fafa 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8000bf0:	2120      	movs	r1, #32
 8000bf2:	480a      	ldr	r0, [pc, #40]	; (8000c1c <setO+0x50>)
 8000bf4:	f7ff faf6 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8000bf8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c00:	f7ff faf0 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8000c04:	2108      	movs	r1, #8
 8000c06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c0a:	f7ff faeb 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 8000c0e:	2110      	movs	r1, #16
 8000c10:	4802      	ldr	r0, [pc, #8]	; (8000c1c <setO+0x50>)
 8000c12:	f7ff fad9 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 8000c16:	bf00      	nop
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	48000400 	.word	0x48000400

08000c20 <seto>:
void seto(void){
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8000c24:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c2c:	f7ff fada 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8000c30:	2120      	movs	r1, #32
 8000c32:	480f      	ldr	r0, [pc, #60]	; (8000c70 <seto+0x50>)
 8000c34:	f7ff fad6 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8000c38:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c40:	f7ff fad0 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8000c44:	2110      	movs	r1, #16
 8000c46:	480a      	ldr	r0, [pc, #40]	; (8000c70 <seto+0x50>)
 8000c48:	f7ff facc 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8000c4c:	2102      	movs	r1, #2
 8000c4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c52:	f7ff fab9 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8000c56:	2101      	movs	r1, #1
 8000c58:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c5c:	f7ff fab4 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 8000c60:	2108      	movs	r1, #8
 8000c62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c66:	f7ff faaf 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 8000c6a:	bf00      	nop
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	48000400 	.word	0x48000400

08000c74 <setP>:
void setP(void){
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8000c78:	2102      	movs	r1, #2
 8000c7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c7e:	f7ff fab1 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8000c82:	2101      	movs	r1, #1
 8000c84:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c88:	f7ff faac 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8000c8c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c94:	f7ff faa6 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8000c98:	2108      	movs	r1, #8
 8000c9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c9e:	f7ff faa1 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8000ca2:	2110      	movs	r1, #16
 8000ca4:	4807      	ldr	r0, [pc, #28]	; (8000cc4 <setP+0x50>)
 8000ca6:	f7ff fa9d 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8000caa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cb2:	f7ff fa89 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 8000cb6:	2120      	movs	r1, #32
 8000cb8:	4802      	ldr	r0, [pc, #8]	; (8000cc4 <setP+0x50>)
 8000cba:	f7ff fa85 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 8000cbe:	bf00      	nop
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	48000400 	.word	0x48000400

08000cc8 <setq>:
void setq(void){
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8000ccc:	2102      	movs	r1, #2
 8000cce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cd2:	f7ff fa87 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8000cd6:	2101      	movs	r1, #1
 8000cd8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cdc:	f7ff fa82 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8000ce0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ce4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ce8:	f7ff fa7c 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8000cec:	2108      	movs	r1, #8
 8000cee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cf2:	f7ff fa77 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8000cf6:	2110      	movs	r1, #16
 8000cf8:	4807      	ldr	r0, [pc, #28]	; (8000d18 <setq+0x50>)
 8000cfa:	f7ff fa73 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 8000cfe:	2120      	movs	r1, #32
 8000d00:	4805      	ldr	r0, [pc, #20]	; (8000d18 <setq+0x50>)
 8000d02:	f7ff fa61 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 8000d06:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d0e:	f7ff fa5b 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 8000d12:	bf00      	nop
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	48000400 	.word	0x48000400

08000d1c <setr>:
void setr(void){
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8000d20:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d24:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d28:	f7ff fa5c 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8000d2c:	2110      	movs	r1, #16
 8000d2e:	480f      	ldr	r0, [pc, #60]	; (8000d6c <setr+0x50>)
 8000d30:	f7ff fa58 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8000d34:	2102      	movs	r1, #2
 8000d36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d3a:	f7ff fa45 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8000d3e:	2101      	movs	r1, #1
 8000d40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d44:	f7ff fa40 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8000d48:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d50:	f7ff fa3a 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 8000d54:	2120      	movs	r1, #32
 8000d56:	4805      	ldr	r0, [pc, #20]	; (8000d6c <setr+0x50>)
 8000d58:	f7ff fa36 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 8000d5c:	2108      	movs	r1, #8
 8000d5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d62:	f7ff fa31 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 8000d66:	bf00      	nop
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	48000400 	.word	0x48000400

08000d70 <setS>:
void setS(void){
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8000d74:	2102      	movs	r1, #2
 8000d76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d7a:	f7ff fa33 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8000d7e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d86:	f7ff fa2d 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8000d8a:	2120      	movs	r1, #32
 8000d8c:	480c      	ldr	r0, [pc, #48]	; (8000dc0 <setS+0x50>)
 8000d8e:	f7ff fa29 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8000d92:	2108      	movs	r1, #8
 8000d94:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d98:	f7ff fa24 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8000d9c:	2110      	movs	r1, #16
 8000d9e:	4808      	ldr	r0, [pc, #32]	; (8000dc0 <setS+0x50>)
 8000da0:	f7ff fa20 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8000da4:	2101      	movs	r1, #1
 8000da6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000daa:	f7ff fa0d 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 8000dae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000db2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000db6:	f7ff fa07 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 8000dba:	bf00      	nop
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	48000400 	.word	0x48000400

08000dc4 <sett>:
void sett(void){
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8000dc8:	2120      	movs	r1, #32
 8000dca:	4812      	ldr	r0, [pc, #72]	; (8000e14 <sett+0x50>)
 8000dcc:	f7ff fa0a 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8000dd0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000dd4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dd8:	f7ff fa04 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8000ddc:	2108      	movs	r1, #8
 8000dde:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000de2:	f7ff f9ff 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8000de6:	2110      	movs	r1, #16
 8000de8:	480a      	ldr	r0, [pc, #40]	; (8000e14 <sett+0x50>)
 8000dea:	f7ff f9fb 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8000dee:	2102      	movs	r1, #2
 8000df0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000df4:	f7ff f9e8 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8000df8:	2101      	movs	r1, #1
 8000dfa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dfe:	f7ff f9e3 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8000e02:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e0a:	f7ff f9dd 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 8000e0e:	bf00      	nop
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	48000400 	.word	0x48000400

08000e18 <setU>:
void setU(void){
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e22:	f7ff f9df 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8000e26:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e2e:	f7ff f9d9 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8000e32:	2120      	movs	r1, #32
 8000e34:	480c      	ldr	r0, [pc, #48]	; (8000e68 <setU+0x50>)
 8000e36:	f7ff f9d5 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8000e3a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e42:	f7ff f9cf 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8000e46:	2108      	movs	r1, #8
 8000e48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e4c:	f7ff f9ca 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8000e50:	2102      	movs	r1, #2
 8000e52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e56:	f7ff f9b7 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 8000e5a:	2110      	movs	r1, #16
 8000e5c:	4802      	ldr	r0, [pc, #8]	; (8000e68 <setU+0x50>)
 8000e5e:	f7ff f9b3 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 8000e62:	bf00      	nop
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	48000400 	.word	0x48000400

08000e6c <setu>:
void setu(void){
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8000e70:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e78:	f7ff f9b4 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8000e7c:	2120      	movs	r1, #32
 8000e7e:	480f      	ldr	r0, [pc, #60]	; (8000ebc <setu+0x50>)
 8000e80:	f7ff f9b0 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8000e84:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e8c:	f7ff f9aa 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8000e90:	2102      	movs	r1, #2
 8000e92:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e96:	f7ff f997 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8000e9a:	2101      	movs	r1, #1
 8000e9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ea0:	f7ff f992 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 8000ea4:	2108      	movs	r1, #8
 8000ea6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eaa:	f7ff f98d 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 8000eae:	2110      	movs	r1, #16
 8000eb0:	4802      	ldr	r0, [pc, #8]	; (8000ebc <setu+0x50>)
 8000eb2:	f7ff f989 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 8000eb6:	bf00      	nop
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	48000400 	.word	0x48000400

08000ec0 <sety>:
void sety(void){
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8000ec4:	2101      	movs	r1, #1
 8000ec6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eca:	f7ff f98b 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8000ece:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ed2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ed6:	f7ff f985 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8000eda:	2120      	movs	r1, #32
 8000edc:	480c      	ldr	r0, [pc, #48]	; (8000f10 <sety+0x50>)
 8000ede:	f7ff f981 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8000ee2:	2108      	movs	r1, #8
 8000ee4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ee8:	f7ff f97c 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8000eec:	2110      	movs	r1, #16
 8000eee:	4808      	ldr	r0, [pc, #32]	; (8000f10 <sety+0x50>)
 8000ef0:	f7ff f978 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8000ef4:	2102      	movs	r1, #2
 8000ef6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000efa:	f7ff f965 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 8000efe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f06:	f7ff f95f 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 8000f0a:	bf00      	nop
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	48000400 	.word	0x48000400

08000f14 <setK>:


// Disgusting letters :D
void setK(void){
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8000f18:	2102      	movs	r1, #2
 8000f1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f1e:	f7ff f961 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8000f22:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f2a:	f7ff f95b 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8000f2e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f36:	f7ff f955 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8000f3a:	2108      	movs	r1, #8
 8000f3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f40:	f7ff f950 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8000f44:	2110      	movs	r1, #16
 8000f46:	4807      	ldr	r0, [pc, #28]	; (8000f64 <setK+0x50>)
 8000f48:	f7ff f94c 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8000f4c:	2101      	movs	r1, #1
 8000f4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f52:	f7ff f939 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 8000f56:	2120      	movs	r1, #32
 8000f58:	4802      	ldr	r0, [pc, #8]	; (8000f64 <setK+0x50>)
 8000f5a:	f7ff f935 	bl	80001c8 <LL_GPIO_SetOutputPin>

}
 8000f5e:	bf00      	nop
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	48000400 	.word	0x48000400

08000f68 <setM>:
void setM(void){
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8000f6c:	2102      	movs	r1, #2
 8000f6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f72:	f7ff f937 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8000f76:	2101      	movs	r1, #1
 8000f78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f7c:	f7ff f932 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8000f80:	2120      	movs	r1, #32
 8000f82:	480b      	ldr	r0, [pc, #44]	; (8000fb0 <setM+0x48>)
 8000f84:	f7ff f92e 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8000f88:	2108      	movs	r1, #8
 8000f8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f8e:	f7ff f929 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8000f92:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f9a:	f7ff f915 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 8000f9e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fa2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fa6:	f7ff f90f 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 8000faa:	bf00      	nop
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	48000400 	.word	0x48000400

08000fb4 <setV>:
void setV(void){
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8000fb8:	2101      	movs	r1, #1
 8000fba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fbe:	f7ff f911 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8000fc2:	2120      	movs	r1, #32
 8000fc4:	480f      	ldr	r0, [pc, #60]	; (8001004 <setV+0x50>)
 8000fc6:	f7ff f90d 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8000fca:	2108      	movs	r1, #8
 8000fcc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fd0:	f7ff f908 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8000fd4:	2102      	movs	r1, #2
 8000fd6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fda:	f7ff f8f5 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8000fde:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fe2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fe6:	f7ff f8ef 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 8000fea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ff2:	f7ff f8e9 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 8000ff6:	2110      	movs	r1, #16
 8000ff8:	4802      	ldr	r0, [pc, #8]	; (8001004 <setV+0x50>)
 8000ffa:	f7ff f8e5 	bl	80001c8 <LL_GPIO_SetOutputPin>

}
 8000ffe:	bf00      	nop
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	48000400 	.word	0x48000400

08001008 <setW>:
void setW(void){
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 800100c:	2101      	movs	r1, #1
 800100e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001012:	f7ff f8e7 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8001016:	f44f 7180 	mov.w	r1, #256	; 0x100
 800101a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800101e:	f7ff f8e1 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8001022:	2120      	movs	r1, #32
 8001024:	480c      	ldr	r0, [pc, #48]	; (8001058 <setW+0x50>)
 8001026:	f7ff f8dd 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 800102a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800102e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001032:	f7ff f8d7 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8001036:	2108      	movs	r1, #8
 8001038:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800103c:	f7ff f8d2 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8001040:	2110      	movs	r1, #16
 8001042:	4805      	ldr	r0, [pc, #20]	; (8001058 <setW+0x50>)
 8001044:	f7ff f8ce 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8001048:	2102      	movs	r1, #2
 800104a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800104e:	f7ff f8bb 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 8001052:	bf00      	nop
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	48000400 	.word	0x48000400

0800105c <setX>:
void setX(void){
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8001060:	2102      	movs	r1, #2
 8001062:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001066:	f7ff f8bd 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 800106a:	2120      	movs	r1, #32
 800106c:	480f      	ldr	r0, [pc, #60]	; (80010ac <setX+0x50>)
 800106e:	f7ff f8b9 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8001072:	2110      	movs	r1, #16
 8001074:	480d      	ldr	r0, [pc, #52]	; (80010ac <setX+0x50>)
 8001076:	f7ff f8b5 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 800107a:	2101      	movs	r1, #1
 800107c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001080:	f7ff f8a2 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8001084:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001088:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800108c:	f7ff f89c 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 8001090:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001094:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001098:	f7ff f896 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 800109c:	2108      	movs	r1, #8
 800109e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010a2:	f7ff f891 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 80010a6:	bf00      	nop
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	48000400 	.word	0x48000400

080010b0 <setZ>:
void setZ(void){
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 80010b4:	2102      	movs	r1, #2
 80010b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010ba:	f7ff f893 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 80010be:	2101      	movs	r1, #1
 80010c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010c4:	f7ff f88e 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 80010c8:	2120      	movs	r1, #32
 80010ca:	480d      	ldr	r0, [pc, #52]	; (8001100 <setZ+0x50>)
 80010cc:	f7ff f88a 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 80010d0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010d8:	f7ff f884 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 80010dc:	2110      	movs	r1, #16
 80010de:	4808      	ldr	r0, [pc, #32]	; (8001100 <setZ+0x50>)
 80010e0:	f7ff f880 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 80010e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010ec:	f7ff f86c 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 80010f0:	2108      	movs	r1, #8
 80010f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010f6:	f7ff f867 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 80010fa:	bf00      	nop
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	48000400 	.word	0x48000400

08001104 <setOne>:

// numbers
void setOne(void){
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8001108:	2101      	movs	r1, #1
 800110a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800110e:	f7ff f869 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8001112:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001116:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800111a:	f7ff f863 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 800111e:	2102      	movs	r1, #2
 8001120:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001124:	f7ff f850 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 8001128:	2120      	movs	r1, #32
 800112a:	480a      	ldr	r0, [pc, #40]	; (8001154 <setOne+0x50>)
 800112c:	f7ff f84c 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 8001130:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001134:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001138:	f7ff f846 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 800113c:	2108      	movs	r1, #8
 800113e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001142:	f7ff f841 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 8001146:	2110      	movs	r1, #16
 8001148:	4802      	ldr	r0, [pc, #8]	; (8001154 <setOne+0x50>)
 800114a:	f7ff f83d 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 800114e:	bf00      	nop
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	48000400 	.word	0x48000400

08001158 <setTwo>:
void setTwo(void){
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 800115c:	2102      	movs	r1, #2
 800115e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001162:	f7ff f83f 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8001166:	2101      	movs	r1, #1
 8001168:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800116c:	f7ff f83a 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8001170:	2120      	movs	r1, #32
 8001172:	480d      	ldr	r0, [pc, #52]	; (80011a8 <setTwo+0x50>)
 8001174:	f7ff f836 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8001178:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800117c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001180:	f7ff f830 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8001184:	2110      	movs	r1, #16
 8001186:	4808      	ldr	r0, [pc, #32]	; (80011a8 <setTwo+0x50>)
 8001188:	f7ff f82c 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 800118c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001190:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001194:	f7ff f818 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 8001198:	2108      	movs	r1, #8
 800119a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800119e:	f7ff f813 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	48000400 	.word	0x48000400

080011ac <setThree>:
void setThree(void){
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 80011b0:	2102      	movs	r1, #2
 80011b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011b6:	f7ff f815 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 80011ba:	2101      	movs	r1, #1
 80011bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011c0:	f7ff f810 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 80011c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011cc:	f7ff f80a 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 80011d0:	2120      	movs	r1, #32
 80011d2:	480a      	ldr	r0, [pc, #40]	; (80011fc <setThree+0x50>)
 80011d4:	f7ff f806 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 80011d8:	2110      	movs	r1, #16
 80011da:	4808      	ldr	r0, [pc, #32]	; (80011fc <setThree+0x50>)
 80011dc:	f7ff f802 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 80011e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011e8:	f7fe ffee 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 80011ec:	2108      	movs	r1, #8
 80011ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011f2:	f7fe ffe9 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 80011f6:	bf00      	nop
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	48000400 	.word	0x48000400

08001200 <setFour>:
void setFour(void){
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8001204:	2101      	movs	r1, #1
 8001206:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800120a:	f7fe ffeb 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 800120e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001212:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001216:	f7fe ffe5 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 800121a:	2108      	movs	r1, #8
 800121c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001220:	f7fe ffe0 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8001224:	2110      	movs	r1, #16
 8001226:	480a      	ldr	r0, [pc, #40]	; (8001250 <setFour+0x50>)
 8001228:	f7fe ffdc 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 800122c:	2102      	movs	r1, #2
 800122e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001232:	f7fe ffc9 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 8001236:	2120      	movs	r1, #32
 8001238:	4805      	ldr	r0, [pc, #20]	; (8001250 <setFour+0x50>)
 800123a:	f7fe ffc5 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 800123e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001242:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001246:	f7fe ffbf 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	48000400 	.word	0x48000400

08001254 <setFive>:
void setFive(void){
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8001258:	2102      	movs	r1, #2
 800125a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800125e:	f7fe ffc1 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8001262:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001266:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800126a:	f7fe ffbb 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 800126e:	2120      	movs	r1, #32
 8001270:	480c      	ldr	r0, [pc, #48]	; (80012a4 <setFive+0x50>)
 8001272:	f7fe ffb7 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8001276:	2108      	movs	r1, #8
 8001278:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800127c:	f7fe ffb2 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8001280:	2110      	movs	r1, #16
 8001282:	4808      	ldr	r0, [pc, #32]	; (80012a4 <setFive+0x50>)
 8001284:	f7fe ffae 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8001288:	2101      	movs	r1, #1
 800128a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800128e:	f7fe ff9b 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 8001292:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001296:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800129a:	f7fe ff95 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 800129e:	bf00      	nop
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	48000400 	.word	0x48000400

080012a8 <setSix>:
void setSix(void){
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 80012ac:	2102      	movs	r1, #2
 80012ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012b2:	f7fe ff97 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 80012b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012be:	f7fe ff91 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 80012c2:	2120      	movs	r1, #32
 80012c4:	480c      	ldr	r0, [pc, #48]	; (80012f8 <setSix+0x50>)
 80012c6:	f7fe ff8d 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 80012ca:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012d2:	f7fe ff87 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 80012d6:	2108      	movs	r1, #8
 80012d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012dc:	f7fe ff82 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 80012e0:	2110      	movs	r1, #16
 80012e2:	4805      	ldr	r0, [pc, #20]	; (80012f8 <setSix+0x50>)
 80012e4:	f7fe ff7e 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 80012e8:	2101      	movs	r1, #1
 80012ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012ee:	f7fe ff6b 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 80012f2:	bf00      	nop
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	48000400 	.word	0x48000400

080012fc <setSeven>:
void setSeven(void){
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8001300:	2102      	movs	r1, #2
 8001302:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001306:	f7fe ff6d 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 800130a:	2101      	movs	r1, #1
 800130c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001310:	f7fe ff68 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8001314:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001318:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800131c:	f7fe ff62 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 8001320:	2120      	movs	r1, #32
 8001322:	480a      	ldr	r0, [pc, #40]	; (800134c <setSeven+0x50>)
 8001324:	f7fe ff50 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 8001328:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800132c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001330:	f7fe ff4a 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 8001334:	2108      	movs	r1, #8
 8001336:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800133a:	f7fe ff45 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 800133e:	2110      	movs	r1, #16
 8001340:	4802      	ldr	r0, [pc, #8]	; (800134c <setSeven+0x50>)
 8001342:	f7fe ff41 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 8001346:	bf00      	nop
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	48000400 	.word	0x48000400

08001350 <setEight>:
void setEight(void){
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8001354:	2102      	movs	r1, #2
 8001356:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800135a:	f7fe ff43 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 800135e:	2101      	movs	r1, #1
 8001360:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001364:	f7fe ff3e 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8001368:	f44f 7180 	mov.w	r1, #256	; 0x100
 800136c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001370:	f7fe ff38 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8001374:	2120      	movs	r1, #32
 8001376:	480a      	ldr	r0, [pc, #40]	; (80013a0 <setEight+0x50>)
 8001378:	f7fe ff34 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 800137c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001380:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001384:	f7fe ff2e 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8001388:	2108      	movs	r1, #8
 800138a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800138e:	f7fe ff29 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8001392:	2110      	movs	r1, #16
 8001394:	4802      	ldr	r0, [pc, #8]	; (80013a0 <setEight+0x50>)
 8001396:	f7fe ff25 	bl	80001e4 <LL_GPIO_ResetOutputPin>
}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	48000400 	.word	0x48000400

080013a4 <setNine>:
void setNine(void){
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 80013a8:	2102      	movs	r1, #2
 80013aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013ae:	f7fe ff19 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 80013b2:	2101      	movs	r1, #1
 80013b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013b8:	f7fe ff14 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 80013bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013c4:	f7fe ff0e 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 80013c8:	2120      	movs	r1, #32
 80013ca:	480a      	ldr	r0, [pc, #40]	; (80013f4 <setNine+0x50>)
 80013cc:	f7fe ff0a 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 80013d0:	2108      	movs	r1, #8
 80013d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013d6:	f7fe ff05 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 80013da:	2110      	movs	r1, #16
 80013dc:	4805      	ldr	r0, [pc, #20]	; (80013f4 <setNine+0x50>)
 80013de:	f7fe ff01 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 80013e2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013ea:	f7fe feed 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 80013ee:	bf00      	nop
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	48000400 	.word	0x48000400

080013f8 <setZero>:
void setZero(void){
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 80013fc:	2102      	movs	r1, #2
 80013fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001402:	f7fe feef 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8001406:	2101      	movs	r1, #1
 8001408:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800140c:	f7fe feea 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8001410:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001414:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001418:	f7fe fee4 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 800141c:	2120      	movs	r1, #32
 800141e:	480a      	ldr	r0, [pc, #40]	; (8001448 <setZero+0x50>)
 8001420:	f7fe fee0 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8001424:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001428:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800142c:	f7fe feda 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8001430:	2108      	movs	r1, #8
 8001432:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001436:	f7fe fed5 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 800143a:	2110      	movs	r1, #16
 800143c:	4802      	ldr	r0, [pc, #8]	; (8001448 <setZero+0x50>)
 800143e:	f7fe fec3 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 8001442:	bf00      	nop
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	48000400 	.word	0x48000400

0800144c <setLine>:

void setLine(void){
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8001450:	2120      	movs	r1, #32
 8001452:	4814      	ldr	r0, [pc, #80]	; (80014a4 <setLine+0x58>)
 8001454:	f7fe fec6 	bl	80001e4 <LL_GPIO_ResetOutputPin>

	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8001458:	2102      	movs	r1, #2
 800145a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800145e:	f7fe feb3 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8001462:	2101      	movs	r1, #1
 8001464:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001468:	f7fe feae 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 800146c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001470:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001474:	f7fe fea8 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 8001478:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800147c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001480:	f7fe fea2 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 8001484:	2108      	movs	r1, #8
 8001486:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800148a:	f7fe fe9d 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 800148e:	2110      	movs	r1, #16
 8001490:	4804      	ldr	r0, [pc, #16]	; (80014a4 <setLine+0x58>)
 8001492:	f7fe fe99 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentDP_Pin);
 8001496:	2102      	movs	r1, #2
 8001498:	4802      	ldr	r0, [pc, #8]	; (80014a4 <setLine+0x58>)
 800149a:	f7fe fe95 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 800149e:	bf00      	nop
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	48000400 	.word	0x48000400

080014a8 <setDot>:
// and dot to end
void setDot(void){
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOB, segmentDP_Pin);
 80014ac:	2102      	movs	r1, #2
 80014ae:	4802      	ldr	r0, [pc, #8]	; (80014b8 <setDot+0x10>)
 80014b0:	f7fe fe98 	bl	80001e4 <LL_GPIO_ResetOutputPin>
}
 80014b4:	bf00      	nop
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	48000400 	.word	0x48000400

080014bc <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80014bc:	b480      	push	{r7}
 80014be:	b085      	sub	sp, #20
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 80014c4:	4b08      	ldr	r3, [pc, #32]	; (80014e8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80014c6:	695a      	ldr	r2, [r3, #20]
 80014c8:	4907      	ldr	r1, [pc, #28]	; (80014e8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4313      	orrs	r3, r2
 80014ce:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80014d0:	4b05      	ldr	r3, [pc, #20]	; (80014e8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80014d2:	695a      	ldr	r2, [r3, #20]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	4013      	ands	r3, r2
 80014d8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80014da:	68fb      	ldr	r3, [r7, #12]
}
 80014dc:	bf00      	nop
 80014de:	3714      	adds	r7, #20
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr
 80014e8:	40021000 	.word	0x40021000

080014ec <LL_GPIO_ResetOutputPin>:
{
 80014ec:	b480      	push	{r7}
 80014ee:	b083      	sub	sp, #12
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
 80014f4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	683a      	ldr	r2, [r7, #0]
 80014fa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80014fc:	bf00      	nop
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr

08001508 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b086      	sub	sp, #24
 800150c:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800150e:	463b      	mov	r3, r7
 8001510:	2200      	movs	r2, #0
 8001512:	601a      	str	r2, [r3, #0]
 8001514:	605a      	str	r2, [r3, #4]
 8001516:	609a      	str	r2, [r3, #8]
 8001518:	60da      	str	r2, [r3, #12]
 800151a:	611a      	str	r2, [r3, #16]
 800151c:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800151e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001522:	f7ff ffcb 	bl	80014bc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001526:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800152a:	f7ff ffc7 	bl	80014bc <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin|segmentA_Pin|digit4_Pin|segmentF_Pin
 800152e:	f640 11ff 	movw	r1, #2559	; 0x9ff
 8001532:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001536:	f7ff ffd9 	bl	80014ec <LL_GPIO_ResetOutputPin>
                          |digit2_Pin|digit1_Pin|digit3_Pin|digitTime_Pin
                          |segmentC_Pin|segmentE_Pin);

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, segmentDP_Pin|segmentG_Pin|segmentD_Pin);
 800153a:	2132      	movs	r1, #50	; 0x32
 800153c:	4813      	ldr	r0, [pc, #76]	; (800158c <MX_GPIO_Init+0x84>)
 800153e:	f7ff ffd5 	bl	80014ec <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = segmentB_Pin|segmentA_Pin|digit4_Pin|segmentF_Pin
 8001542:	f640 13ff 	movw	r3, #2559	; 0x9ff
 8001546:	603b      	str	r3, [r7, #0]
                          |digit2_Pin|digit1_Pin|digit3_Pin|digitTime_Pin
                          |segmentC_Pin|segmentE_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001548:	2301      	movs	r3, #1
 800154a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800154c:	2300      	movs	r3, #0
 800154e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001550:	2300      	movs	r3, #0
 8001552:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001554:	2300      	movs	r3, #0
 8001556:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001558:	463b      	mov	r3, r7
 800155a:	4619      	mov	r1, r3
 800155c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001560:	f000 fd46 	bl	8001ff0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = segmentDP_Pin|segmentG_Pin|segmentD_Pin;
 8001564:	2332      	movs	r3, #50	; 0x32
 8001566:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001568:	2301      	movs	r3, #1
 800156a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800156c:	2300      	movs	r3, #0
 800156e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001570:	2300      	movs	r3, #0
 8001572:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001574:	2300      	movs	r3, #0
 8001576:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001578:	463b      	mov	r3, r7
 800157a:	4619      	mov	r1, r3
 800157c:	4803      	ldr	r0, [pc, #12]	; (800158c <MX_GPIO_Init+0x84>)
 800157e:	f000 fd37 	bl	8001ff0 <LL_GPIO_Init>

}
 8001582:	bf00      	nop
 8001584:	3718      	adds	r7, #24
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	48000400 	.word	0x48000400

08001590 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001590:	b480      	push	{r7}
 8001592:	b085      	sub	sp, #20
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	f003 0307 	and.w	r3, r3, #7
 800159e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015a0:	4b0c      	ldr	r3, [pc, #48]	; (80015d4 <__NVIC_SetPriorityGrouping+0x44>)
 80015a2:	68db      	ldr	r3, [r3, #12]
 80015a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015a6:	68ba      	ldr	r2, [r7, #8]
 80015a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015ac:	4013      	ands	r3, r2
 80015ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015c2:	4a04      	ldr	r2, [pc, #16]	; (80015d4 <__NVIC_SetPriorityGrouping+0x44>)
 80015c4:	68bb      	ldr	r3, [r7, #8]
 80015c6:	60d3      	str	r3, [r2, #12]
}
 80015c8:	bf00      	nop
 80015ca:	3714      	adds	r7, #20
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr
 80015d4:	e000ed00 	.word	0xe000ed00

080015d8 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80015dc:	4b05      	ldr	r3, [pc, #20]	; (80015f4 <LL_RCC_HSI_Enable+0x1c>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a04      	ldr	r2, [pc, #16]	; (80015f4 <LL_RCC_HSI_Enable+0x1c>)
 80015e2:	f043 0301 	orr.w	r3, r3, #1
 80015e6:	6013      	str	r3, [r2, #0]
}
 80015e8:	bf00      	nop
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	40021000 	.word	0x40021000

080015f8 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80015fc:	4b06      	ldr	r3, [pc, #24]	; (8001618 <LL_RCC_HSI_IsReady+0x20>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f003 0302 	and.w	r3, r3, #2
 8001604:	2b02      	cmp	r3, #2
 8001606:	bf0c      	ite	eq
 8001608:	2301      	moveq	r3, #1
 800160a:	2300      	movne	r3, #0
 800160c:	b2db      	uxtb	r3, r3
}
 800160e:	4618      	mov	r0, r3
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr
 8001618:	40021000 	.word	0x40021000

0800161c <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8001624:	4b07      	ldr	r3, [pc, #28]	; (8001644 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	00db      	lsls	r3, r3, #3
 8001630:	4904      	ldr	r1, [pc, #16]	; (8001644 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001632:	4313      	orrs	r3, r2
 8001634:	600b      	str	r3, [r1, #0]
}
 8001636:	bf00      	nop
 8001638:	370c      	adds	r7, #12
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	40021000 	.word	0x40021000

08001648 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001650:	4b06      	ldr	r3, [pc, #24]	; (800166c <LL_RCC_SetSysClkSource+0x24>)
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	f023 0203 	bic.w	r2, r3, #3
 8001658:	4904      	ldr	r1, [pc, #16]	; (800166c <LL_RCC_SetSysClkSource+0x24>)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	4313      	orrs	r3, r2
 800165e:	604b      	str	r3, [r1, #4]
}
 8001660:	bf00      	nop
 8001662:	370c      	adds	r7, #12
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr
 800166c:	40021000 	.word	0x40021000

08001670 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001674:	4b04      	ldr	r3, [pc, #16]	; (8001688 <LL_RCC_GetSysClkSource+0x18>)
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	f003 030c 	and.w	r3, r3, #12
}
 800167c:	4618      	mov	r0, r3
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	40021000 	.word	0x40021000

0800168c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001694:	4b06      	ldr	r3, [pc, #24]	; (80016b0 <LL_RCC_SetAHBPrescaler+0x24>)
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800169c:	4904      	ldr	r1, [pc, #16]	; (80016b0 <LL_RCC_SetAHBPrescaler+0x24>)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	604b      	str	r3, [r1, #4]
}
 80016a4:	bf00      	nop
 80016a6:	370c      	adds	r7, #12
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr
 80016b0:	40021000 	.word	0x40021000

080016b4 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80016bc:	4b06      	ldr	r3, [pc, #24]	; (80016d8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80016c4:	4904      	ldr	r1, [pc, #16]	; (80016d8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4313      	orrs	r3, r2
 80016ca:	604b      	str	r3, [r1, #4]
}
 80016cc:	bf00      	nop
 80016ce:	370c      	adds	r7, #12
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr
 80016d8:	40021000 	.word	0x40021000

080016dc <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80016dc:	b480      	push	{r7}
 80016de:	b083      	sub	sp, #12
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80016e4:	4b06      	ldr	r3, [pc, #24]	; (8001700 <LL_RCC_SetAPB2Prescaler+0x24>)
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80016ec:	4904      	ldr	r1, [pc, #16]	; (8001700 <LL_RCC_SetAPB2Prescaler+0x24>)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	4313      	orrs	r3, r2
 80016f2:	604b      	str	r3, [r1, #4]
}
 80016f4:	bf00      	nop
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr
 8001700:	40021000 	.word	0x40021000

08001704 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001704:	b480      	push	{r7}
 8001706:	b085      	sub	sp, #20
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 800170c:	4b08      	ldr	r3, [pc, #32]	; (8001730 <LL_APB1_GRP1_EnableClock+0x2c>)
 800170e:	69da      	ldr	r2, [r3, #28]
 8001710:	4907      	ldr	r1, [pc, #28]	; (8001730 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	4313      	orrs	r3, r2
 8001716:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001718:	4b05      	ldr	r3, [pc, #20]	; (8001730 <LL_APB1_GRP1_EnableClock+0x2c>)
 800171a:	69da      	ldr	r2, [r3, #28]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	4013      	ands	r3, r2
 8001720:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001722:	68fb      	ldr	r3, [r7, #12]
}
 8001724:	bf00      	nop
 8001726:	3714      	adds	r7, #20
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr
 8001730:	40021000 	.word	0x40021000

08001734 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001734:	b480      	push	{r7}
 8001736:	b085      	sub	sp, #20
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800173c:	4b08      	ldr	r3, [pc, #32]	; (8001760 <LL_APB2_GRP1_EnableClock+0x2c>)
 800173e:	699a      	ldr	r2, [r3, #24]
 8001740:	4907      	ldr	r1, [pc, #28]	; (8001760 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	4313      	orrs	r3, r2
 8001746:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001748:	4b05      	ldr	r3, [pc, #20]	; (8001760 <LL_APB2_GRP1_EnableClock+0x2c>)
 800174a:	699a      	ldr	r2, [r3, #24]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	4013      	ands	r3, r2
 8001750:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001752:	68fb      	ldr	r3, [r7, #12]
}
 8001754:	bf00      	nop
 8001756:	3714      	adds	r7, #20
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr
 8001760:	40021000 	.word	0x40021000

08001764 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 800176c:	4b06      	ldr	r3, [pc, #24]	; (8001788 <LL_FLASH_SetLatency+0x24>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f023 0207 	bic.w	r2, r3, #7
 8001774:	4904      	ldr	r1, [pc, #16]	; (8001788 <LL_FLASH_SetLatency+0x24>)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	4313      	orrs	r3, r2
 800177a:	600b      	str	r3, [r1, #0]
}
 800177c:	bf00      	nop
 800177e:	370c      	adds	r7, #12
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr
 8001788:	40022000 	.word	0x40022000

0800178c <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001790:	4b04      	ldr	r3, [pc, #16]	; (80017a4 <LL_FLASH_GetLatency+0x18>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f003 0307 	and.w	r3, r3, #7
}
 8001798:	4618      	mov	r0, r3
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr
 80017a2:	bf00      	nop
 80017a4:	40022000 	.word	0x40022000

080017a8 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b083      	sub	sp, #12
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f043 0201 	orr.w	r2, r3, #1
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	601a      	str	r2, [r3, #0]
}
 80017bc:	bf00      	nop
 80017be:	370c      	adds	r7, #12
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr

080017c8 <LL_TIM_EnableIT_CC2>:
  * @rmtoll DIER         CC2IE         LL_TIM_EnableIT_CC2
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_CC2(TIM_TypeDef *TIMx)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_CC2IE);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	68db      	ldr	r3, [r3, #12]
 80017d4:	f043 0204 	orr.w	r2, r3, #4
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	60da      	str	r2, [r3, #12]
}
 80017dc:	bf00      	nop
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr

080017e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80017ec:	2001      	movs	r0, #1
 80017ee:	f7ff ffa1 	bl	8001734 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80017f2:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80017f6:	f7ff ff85 	bl	8001704 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017fa:	2003      	movs	r0, #3
 80017fc:	f7ff fec8 	bl	8001590 <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001800:	f000 f81a 	bl	8001838 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001804:	f7ff fe80 	bl	8001508 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001808:	f000 fa06 	bl	8001c18 <MX_TIM2_Init>
  MX_TIM3_Init();
 800180c:	f000 fa66 	bl	8001cdc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  LL_TIM_EnableIT_CC2(TIM2);
 8001810:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001814:	f7ff ffd8 	bl	80017c8 <LL_TIM_EnableIT_CC2>
  LL_TIM_EnableCounter(TIM2);
 8001818:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800181c:	f7ff ffc4 	bl	80017a8 <LL_TIM_EnableCounter>
  LL_TIM_EnableIT_CC2(TIM3);
 8001820:	4804      	ldr	r0, [pc, #16]	; (8001834 <main+0x4c>)
 8001822:	f7ff ffd1 	bl	80017c8 <LL_TIM_EnableIT_CC2>
  LL_TIM_EnableCounter(TIM3);
 8001826:	4803      	ldr	r0, [pc, #12]	; (8001834 <main+0x4c>)
 8001828:	f7ff ffbe 	bl	80017a8 <LL_TIM_EnableCounter>

  resetAllDigits();
 800182c:	f7fe ff3a 	bl	80006a4 <resetAllDigits>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001830:	e7fe      	b.n	8001830 <main+0x48>
 8001832:	bf00      	nop
 8001834:	40000400 	.word	0x40000400

08001838 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 800183c:	2000      	movs	r0, #0
 800183e:	f7ff ff91 	bl	8001764 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 8001842:	bf00      	nop
 8001844:	f7ff ffa2 	bl	800178c <LL_FLASH_GetLatency>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d1fa      	bne.n	8001844 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_Enable();
 800184e:	f7ff fec3 	bl	80015d8 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8001852:	bf00      	nop
 8001854:	f7ff fed0 	bl	80015f8 <LL_RCC_HSI_IsReady>
 8001858:	4603      	mov	r3, r0
 800185a:	2b01      	cmp	r3, #1
 800185c:	d1fa      	bne.n	8001854 <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 800185e:	2010      	movs	r0, #16
 8001860:	f7ff fedc 	bl	800161c <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001864:	2000      	movs	r0, #0
 8001866:	f7ff ff11 	bl	800168c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 800186a:	2000      	movs	r0, #0
 800186c:	f7ff ff22 	bl	80016b4 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8001870:	2000      	movs	r0, #0
 8001872:	f7ff ff33 	bl	80016dc <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8001876:	2000      	movs	r0, #0
 8001878:	f7ff fee6 	bl	8001648 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 800187c:	bf00      	nop
 800187e:	f7ff fef7 	bl	8001670 <LL_RCC_GetSysClkSource>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d1fa      	bne.n	800187e <SystemClock_Config+0x46>
  {

  }
  LL_Init1msTick(8000000);
 8001888:	4803      	ldr	r0, [pc, #12]	; (8001898 <SystemClock_Config+0x60>)
 800188a:	f001 f835 	bl	80028f8 <LL_Init1msTick>
  LL_SetSystemCoreClock(8000000);
 800188e:	4802      	ldr	r0, [pc, #8]	; (8001898 <SystemClock_Config+0x60>)
 8001890:	f001 f866 	bl	8002960 <LL_SetSystemCoreClock>
}
 8001894:	bf00      	nop
 8001896:	bd80      	pop	{r7, pc}
 8001898:	007a1200 	.word	0x007a1200

0800189c <LL_TIM_ClearFlag_UPDATE>:
{
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	f06f 0201 	mvn.w	r2, #1
 80018aa:	611a      	str	r2, [r3, #16]
}
 80018ac:	bf00      	nop
 80018ae:	370c      	adds	r7, #12
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr

080018b8 <LL_TIM_IsActiveFlag_UPDATE>:
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	691b      	ldr	r3, [r3, #16]
 80018c4:	f003 0301 	and.w	r3, r3, #1
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d101      	bne.n	80018d0 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 80018cc:	2301      	movs	r3, #1
 80018ce:	e000      	b.n	80018d2 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 80018d0:	2300      	movs	r3, #0
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	370c      	adds	r7, #12
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr

080018de <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018de:	b480      	push	{r7}
 80018e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018e2:	e7fe      	b.n	80018e2 <NMI_Handler+0x4>

080018e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018e8:	e7fe      	b.n	80018e8 <HardFault_Handler+0x4>

080018ea <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018ea:	b480      	push	{r7}
 80018ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018ee:	e7fe      	b.n	80018ee <MemManage_Handler+0x4>

080018f0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018f4:	e7fe      	b.n	80018f4 <BusFault_Handler+0x4>

080018f6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018f6:	b480      	push	{r7}
 80018f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018fa:	e7fe      	b.n	80018fa <UsageFault_Handler+0x4>

080018fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001900:	bf00      	nop
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr

0800190a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800190a:	b480      	push	{r7}
 800190c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800190e:	bf00      	nop
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr

08001918 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800191c:	bf00      	nop
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr

08001926 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001926:	b480      	push	{r7}
 8001928:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800192a:	bf00      	nop
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr

08001934 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	if(LL_TIM_IsActiveFlag_UPDATE(TIM2)){
 8001938:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800193c:	f7ff ffbc 	bl	80018b8 <LL_TIM_IsActiveFlag_UPDATE>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <TIM2_IRQHandler+0x16>
		shiftDisplayText();
 8001946:	f7fe fce7 	bl	8000318 <shiftDisplayText>
	}

	LL_TIM_ClearFlag_UPDATE(TIM2);
 800194a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800194e:	f7ff ffa5 	bl	800189c <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM2_IRQn 0 */
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001952:	bf00      	nop
 8001954:	bd80      	pop	{r7, pc}
	...

08001958 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	if(LL_TIM_IsActiveFlag_UPDATE(TIM3)){
 800195c:	4806      	ldr	r0, [pc, #24]	; (8001978 <TIM3_IRQHandler+0x20>)
 800195e:	f7ff ffab 	bl	80018b8 <LL_TIM_IsActiveFlag_UPDATE>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d001      	beq.n	800196c <TIM3_IRQHandler+0x14>
		updateDisplay();
 8001968:	f7fe fc4a 	bl	8000200 <updateDisplay>
	}

	LL_TIM_ClearFlag_UPDATE(TIM3);
 800196c:	4802      	ldr	r0, [pc, #8]	; (8001978 <TIM3_IRQHandler+0x20>)
 800196e:	f7ff ff95 	bl	800189c <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001972:	bf00      	nop
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	40000400 	.word	0x40000400

0800197c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001980:	4b06      	ldr	r3, [pc, #24]	; (800199c <SystemInit+0x20>)
 8001982:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001986:	4a05      	ldr	r2, [pc, #20]	; (800199c <SystemInit+0x20>)
 8001988:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800198c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001990:	bf00      	nop
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	e000ed00 	.word	0xe000ed00

080019a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019a4:	4b04      	ldr	r3, [pc, #16]	; (80019b8 <__NVIC_GetPriorityGrouping+0x18>)
 80019a6:	68db      	ldr	r3, [r3, #12]
 80019a8:	0a1b      	lsrs	r3, r3, #8
 80019aa:	f003 0307 	and.w	r3, r3, #7
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	e000ed00 	.word	0xe000ed00

080019bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	4603      	mov	r3, r0
 80019c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	db0b      	blt.n	80019e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019ce:	79fb      	ldrb	r3, [r7, #7]
 80019d0:	f003 021f 	and.w	r2, r3, #31
 80019d4:	4907      	ldr	r1, [pc, #28]	; (80019f4 <__NVIC_EnableIRQ+0x38>)
 80019d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019da:	095b      	lsrs	r3, r3, #5
 80019dc:	2001      	movs	r0, #1
 80019de:	fa00 f202 	lsl.w	r2, r0, r2
 80019e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80019e6:	bf00      	nop
 80019e8:	370c      	adds	r7, #12
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	e000e100 	.word	0xe000e100

080019f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b083      	sub	sp, #12
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	4603      	mov	r3, r0
 8001a00:	6039      	str	r1, [r7, #0]
 8001a02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	db0a      	blt.n	8001a22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	b2da      	uxtb	r2, r3
 8001a10:	490c      	ldr	r1, [pc, #48]	; (8001a44 <__NVIC_SetPriority+0x4c>)
 8001a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a16:	0112      	lsls	r2, r2, #4
 8001a18:	b2d2      	uxtb	r2, r2
 8001a1a:	440b      	add	r3, r1
 8001a1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a20:	e00a      	b.n	8001a38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	b2da      	uxtb	r2, r3
 8001a26:	4908      	ldr	r1, [pc, #32]	; (8001a48 <__NVIC_SetPriority+0x50>)
 8001a28:	79fb      	ldrb	r3, [r7, #7]
 8001a2a:	f003 030f 	and.w	r3, r3, #15
 8001a2e:	3b04      	subs	r3, #4
 8001a30:	0112      	lsls	r2, r2, #4
 8001a32:	b2d2      	uxtb	r2, r2
 8001a34:	440b      	add	r3, r1
 8001a36:	761a      	strb	r2, [r3, #24]
}
 8001a38:	bf00      	nop
 8001a3a:	370c      	adds	r7, #12
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr
 8001a44:	e000e100 	.word	0xe000e100
 8001a48:	e000ed00 	.word	0xe000ed00

08001a4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b089      	sub	sp, #36	; 0x24
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	60f8      	str	r0, [r7, #12]
 8001a54:	60b9      	str	r1, [r7, #8]
 8001a56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	f003 0307 	and.w	r3, r3, #7
 8001a5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a60:	69fb      	ldr	r3, [r7, #28]
 8001a62:	f1c3 0307 	rsb	r3, r3, #7
 8001a66:	2b04      	cmp	r3, #4
 8001a68:	bf28      	it	cs
 8001a6a:	2304      	movcs	r3, #4
 8001a6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a6e:	69fb      	ldr	r3, [r7, #28]
 8001a70:	3304      	adds	r3, #4
 8001a72:	2b06      	cmp	r3, #6
 8001a74:	d902      	bls.n	8001a7c <NVIC_EncodePriority+0x30>
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	3b03      	subs	r3, #3
 8001a7a:	e000      	b.n	8001a7e <NVIC_EncodePriority+0x32>
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a80:	f04f 32ff 	mov.w	r2, #4294967295
 8001a84:	69bb      	ldr	r3, [r7, #24]
 8001a86:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8a:	43da      	mvns	r2, r3
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	401a      	ands	r2, r3
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a94:	f04f 31ff 	mov.w	r1, #4294967295
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a9e:	43d9      	mvns	r1, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aa4:	4313      	orrs	r3, r2
         );
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3724      	adds	r7, #36	; 0x24
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
	...

08001ab4 <LL_APB1_GRP1_EnableClock>:
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b085      	sub	sp, #20
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001abc:	4b08      	ldr	r3, [pc, #32]	; (8001ae0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001abe:	69da      	ldr	r2, [r3, #28]
 8001ac0:	4907      	ldr	r1, [pc, #28]	; (8001ae0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001ac8:	4b05      	ldr	r3, [pc, #20]	; (8001ae0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001aca:	69da      	ldr	r2, [r3, #28]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	4013      	ands	r3, r2
 8001ad0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
}
 8001ad4:	bf00      	nop
 8001ad6:	3714      	adds	r7, #20
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ade:	4770      	bx	lr
 8001ae0:	40021000 	.word	0x40021000

08001ae4 <LL_TIM_DisableARRPreload>:
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	601a      	str	r2, [r3, #0]
}
 8001af8:	bf00      	nop
 8001afa:	370c      	adds	r7, #12
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr

08001b04 <LL_TIM_OC_DisableFast>:
{
 8001b04:	b480      	push	{r7}
 8001b06:	b085      	sub	sp, #20
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d028      	beq.n	8001b66 <LL_TIM_OC_DisableFast+0x62>
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	2b04      	cmp	r3, #4
 8001b18:	d023      	beq.n	8001b62 <LL_TIM_OC_DisableFast+0x5e>
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	2b10      	cmp	r3, #16
 8001b1e:	d01e      	beq.n	8001b5e <LL_TIM_OC_DisableFast+0x5a>
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	2b40      	cmp	r3, #64	; 0x40
 8001b24:	d019      	beq.n	8001b5a <LL_TIM_OC_DisableFast+0x56>
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001b2c:	d013      	beq.n	8001b56 <LL_TIM_OC_DisableFast+0x52>
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b34:	d00d      	beq.n	8001b52 <LL_TIM_OC_DisableFast+0x4e>
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b3c:	d007      	beq.n	8001b4e <LL_TIM_OC_DisableFast+0x4a>
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b44:	d101      	bne.n	8001b4a <LL_TIM_OC_DisableFast+0x46>
 8001b46:	2307      	movs	r3, #7
 8001b48:	e00e      	b.n	8001b68 <LL_TIM_OC_DisableFast+0x64>
 8001b4a:	2308      	movs	r3, #8
 8001b4c:	e00c      	b.n	8001b68 <LL_TIM_OC_DisableFast+0x64>
 8001b4e:	2306      	movs	r3, #6
 8001b50:	e00a      	b.n	8001b68 <LL_TIM_OC_DisableFast+0x64>
 8001b52:	2305      	movs	r3, #5
 8001b54:	e008      	b.n	8001b68 <LL_TIM_OC_DisableFast+0x64>
 8001b56:	2304      	movs	r3, #4
 8001b58:	e006      	b.n	8001b68 <LL_TIM_OC_DisableFast+0x64>
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	e004      	b.n	8001b68 <LL_TIM_OC_DisableFast+0x64>
 8001b5e:	2302      	movs	r3, #2
 8001b60:	e002      	b.n	8001b68 <LL_TIM_OC_DisableFast+0x64>
 8001b62:	2301      	movs	r3, #1
 8001b64:	e000      	b.n	8001b68 <LL_TIM_OC_DisableFast+0x64>
 8001b66:	2300      	movs	r3, #0
 8001b68:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	3318      	adds	r3, #24
 8001b6e:	4619      	mov	r1, r3
 8001b70:	7bfb      	ldrb	r3, [r7, #15]
 8001b72:	4a0b      	ldr	r2, [pc, #44]	; (8001ba0 <LL_TIM_OC_DisableFast+0x9c>)
 8001b74:	5cd3      	ldrb	r3, [r2, r3]
 8001b76:	440b      	add	r3, r1
 8001b78:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	7bfb      	ldrb	r3, [r7, #15]
 8001b80:	4908      	ldr	r1, [pc, #32]	; (8001ba4 <LL_TIM_OC_DisableFast+0xa0>)
 8001b82:	5ccb      	ldrb	r3, [r1, r3]
 8001b84:	4619      	mov	r1, r3
 8001b86:	2304      	movs	r3, #4
 8001b88:	408b      	lsls	r3, r1
 8001b8a:	43db      	mvns	r3, r3
 8001b8c:	401a      	ands	r2, r3
 8001b8e:	68bb      	ldr	r3, [r7, #8]
 8001b90:	601a      	str	r2, [r3, #0]
}
 8001b92:	bf00      	nop
 8001b94:	3714      	adds	r7, #20
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	08002a04 	.word	0x08002a04
 8001ba4:	08002a10 	.word	0x08002a10

08001ba8 <LL_TIM_SetClockSource>:
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
 8001bb0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8001bba:	f023 0307 	bic.w	r3, r3, #7
 8001bbe:	683a      	ldr	r2, [r7, #0]
 8001bc0:	431a      	orrs	r2, r3
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	609a      	str	r2, [r3, #8]
}
 8001bc6:	bf00      	nop
 8001bc8:	370c      	adds	r7, #12
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr

08001bd2 <LL_TIM_SetTriggerOutput>:
{
 8001bd2:	b480      	push	{r7}
 8001bd4:	b083      	sub	sp, #12
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	6078      	str	r0, [r7, #4]
 8001bda:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	431a      	orrs	r2, r3
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	605a      	str	r2, [r3, #4]
}
 8001bec:	bf00      	nop
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr

08001bf8 <LL_TIM_DisableMasterSlaveMode>:
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	609a      	str	r2, [r3, #8]
}
 8001c0c:	bf00      	nop
 8001c0e:	370c      	adds	r7, #12
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr

08001c18 <MX_TIM2_Init>:

/* USER CODE END 0 */

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b08e      	sub	sp, #56	; 0x38
 8001c1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001c1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c22:	2200      	movs	r2, #0
 8001c24:	601a      	str	r2, [r3, #0]
 8001c26:	605a      	str	r2, [r3, #4]
 8001c28:	609a      	str	r2, [r3, #8]
 8001c2a:	60da      	str	r2, [r3, #12]
 8001c2c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8001c2e:	1d3b      	adds	r3, r7, #4
 8001c30:	2220      	movs	r2, #32
 8001c32:	2100      	movs	r1, #0
 8001c34:	4618      	mov	r0, r3
 8001c36:	f000 fec7 	bl	80029c8 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8001c3a:	2001      	movs	r0, #1
 8001c3c:	f7ff ff3a 	bl	8001ab4 <LL_APB1_GRP1_EnableClock>

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001c40:	f7ff feae 	bl	80019a0 <__NVIC_GetPriorityGrouping>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2200      	movs	r2, #0
 8001c48:	2100      	movs	r1, #0
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7ff fefe 	bl	8001a4c <NVIC_EncodePriority>
 8001c50:	4603      	mov	r3, r0
 8001c52:	4619      	mov	r1, r3
 8001c54:	201c      	movs	r0, #28
 8001c56:	f7ff fecf 	bl	80019f8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 8001c5a:	201c      	movs	r0, #28
 8001c5c:	f7ff feae 	bl	80019bc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 799;
 8001c60:	f240 331f 	movw	r3, #799	; 0x31f
 8001c64:	84bb      	strh	r3, [r7, #36]	; 0x24
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001c66:	2300      	movs	r3, #0
 8001c68:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_InitStruct.Autoreload = 4999;
 8001c6a:	f241 3387 	movw	r3, #4999	; 0x1387
 8001c6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001c70:	2300      	movs	r3, #0
 8001c72:	633b      	str	r3, [r7, #48]	; 0x30
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8001c74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c78:	4619      	mov	r1, r3
 8001c7a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001c7e:	f000 fab7 	bl	80021f0 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 8001c82:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001c86:	f7ff ff2d 	bl	8001ae4 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001c8a:	2100      	movs	r1, #0
 8001c8c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001c90:	f7ff ff8a 	bl	8001ba8 <LL_TIM_SetClockSource>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_FROZEN;
 8001c94:	2300      	movs	r3, #0
 8001c96:	607b      	str	r3, [r7, #4]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	60bb      	str	r3, [r7, #8]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	60fb      	str	r3, [r7, #12]
  TIM_OC_InitStruct.CompareValue = 0;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	613b      	str	r3, [r7, #16]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	617b      	str	r3, [r7, #20]
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8001ca8:	1d3b      	adds	r3, r7, #4
 8001caa:	461a      	mov	r2, r3
 8001cac:	2101      	movs	r1, #1
 8001cae:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001cb2:	f000 fb0f 	bl	80022d4 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 8001cb6:	2101      	movs	r1, #1
 8001cb8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001cbc:	f7ff ff22 	bl	8001b04 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001cc6:	f7ff ff84 	bl	8001bd2 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8001cca:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001cce:	f7ff ff93 	bl	8001bf8 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001cd2:	bf00      	nop
 8001cd4:	3738      	adds	r7, #56	; 0x38
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
	...

08001cdc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b08e      	sub	sp, #56	; 0x38
 8001ce0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001ce2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	605a      	str	r2, [r3, #4]
 8001cec:	609a      	str	r2, [r3, #8]
 8001cee:	60da      	str	r2, [r3, #12]
 8001cf0:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8001cf2:	1d3b      	adds	r3, r7, #4
 8001cf4:	2220      	movs	r2, #32
 8001cf6:	2100      	movs	r1, #0
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f000 fe65 	bl	80029c8 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8001cfe:	2002      	movs	r0, #2
 8001d00:	f7ff fed8 	bl	8001ab4 <LL_APB1_GRP1_EnableClock>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001d04:	f7ff fe4c 	bl	80019a0 <__NVIC_GetPriorityGrouping>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	2100      	movs	r1, #0
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7ff fe9c 	bl	8001a4c <NVIC_EncodePriority>
 8001d14:	4603      	mov	r3, r0
 8001d16:	4619      	mov	r1, r3
 8001d18:	201d      	movs	r0, #29
 8001d1a:	f7ff fe6d 	bl	80019f8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 8001d1e:	201d      	movs	r0, #29
 8001d20:	f7ff fe4c 	bl	80019bc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 799;
 8001d24:	f240 331f 	movw	r3, #799	; 0x31f
 8001d28:	84bb      	strh	r3, [r7, #36]	; 0x24
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_InitStruct.Autoreload = 49;
 8001d2e:	2331      	movs	r3, #49	; 0x31
 8001d30:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001d32:	2300      	movs	r3, #0
 8001d34:	633b      	str	r3, [r7, #48]	; 0x30
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8001d36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	4814      	ldr	r0, [pc, #80]	; (8001d90 <MX_TIM3_Init+0xb4>)
 8001d3e:	f000 fa57 	bl	80021f0 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8001d42:	4813      	ldr	r0, [pc, #76]	; (8001d90 <MX_TIM3_Init+0xb4>)
 8001d44:	f7ff fece 	bl	8001ae4 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001d48:	2100      	movs	r1, #0
 8001d4a:	4811      	ldr	r0, [pc, #68]	; (8001d90 <MX_TIM3_Init+0xb4>)
 8001d4c:	f7ff ff2c 	bl	8001ba8 <LL_TIM_SetClockSource>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_FROZEN;
 8001d50:	2300      	movs	r3, #0
 8001d52:	607b      	str	r3, [r7, #4]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8001d54:	2300      	movs	r3, #0
 8001d56:	60bb      	str	r3, [r7, #8]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	60fb      	str	r3, [r7, #12]
  TIM_OC_InitStruct.CompareValue = 0;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	613b      	str	r3, [r7, #16]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8001d60:	2300      	movs	r3, #0
 8001d62:	617b      	str	r3, [r7, #20]
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8001d64:	1d3b      	adds	r3, r7, #4
 8001d66:	461a      	mov	r2, r3
 8001d68:	2101      	movs	r1, #1
 8001d6a:	4809      	ldr	r0, [pc, #36]	; (8001d90 <MX_TIM3_Init+0xb4>)
 8001d6c:	f000 fab2 	bl	80022d4 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH1);
 8001d70:	2101      	movs	r1, #1
 8001d72:	4807      	ldr	r0, [pc, #28]	; (8001d90 <MX_TIM3_Init+0xb4>)
 8001d74:	f7ff fec6 	bl	8001b04 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8001d78:	2100      	movs	r1, #0
 8001d7a:	4805      	ldr	r0, [pc, #20]	; (8001d90 <MX_TIM3_Init+0xb4>)
 8001d7c:	f7ff ff29 	bl	8001bd2 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8001d80:	4803      	ldr	r0, [pc, #12]	; (8001d90 <MX_TIM3_Init+0xb4>)
 8001d82:	f7ff ff39 	bl	8001bf8 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d86:	bf00      	nop
 8001d88:	3738      	adds	r7, #56	; 0x38
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	40000400 	.word	0x40000400

08001d94 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001d94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001dcc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d98:	480d      	ldr	r0, [pc, #52]	; (8001dd0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001d9a:	490e      	ldr	r1, [pc, #56]	; (8001dd4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d9c:	4a0e      	ldr	r2, [pc, #56]	; (8001dd8 <LoopForever+0xe>)
  movs r3, #0
 8001d9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001da0:	e002      	b.n	8001da8 <LoopCopyDataInit>

08001da2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001da2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001da4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001da6:	3304      	adds	r3, #4

08001da8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001da8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001daa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dac:	d3f9      	bcc.n	8001da2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dae:	4a0b      	ldr	r2, [pc, #44]	; (8001ddc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001db0:	4c0b      	ldr	r4, [pc, #44]	; (8001de0 <LoopForever+0x16>)
  movs r3, #0
 8001db2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001db4:	e001      	b.n	8001dba <LoopFillZerobss>

08001db6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001db6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001db8:	3204      	adds	r2, #4

08001dba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dbc:	d3fb      	bcc.n	8001db6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001dbe:	f7ff fddd 	bl	800197c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001dc2:	f000 fddd 	bl	8002980 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001dc6:	f7ff fd0f 	bl	80017e8 <main>

08001dca <LoopForever>:

LoopForever:
    b LoopForever
 8001dca:	e7fe      	b.n	8001dca <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001dcc:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001dd0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dd4:	20000008 	.word	0x20000008
  ldr r2, =_sidata
 8001dd8:	08002a24 	.word	0x08002a24
  ldr r2, =_sbss
 8001ddc:	20000008 	.word	0x20000008
  ldr r4, =_ebss
 8001de0:	20000028 	.word	0x20000028

08001de4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001de4:	e7fe      	b.n	8001de4 <ADC1_2_IRQHandler>

08001de6 <LL_GPIO_SetPinMode>:
{
 8001de6:	b480      	push	{r7}
 8001de8:	b089      	sub	sp, #36	; 0x24
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	60f8      	str	r0, [r7, #12]
 8001dee:	60b9      	str	r1, [r7, #8]
 8001df0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	fa93 f3a3 	rbit	r3, r3
 8001e00:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	fab3 f383 	clz	r3, r3
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	005b      	lsls	r3, r3, #1
 8001e0c:	2103      	movs	r1, #3
 8001e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e12:	43db      	mvns	r3, r3
 8001e14:	401a      	ands	r2, r3
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	fa93 f3a3 	rbit	r3, r3
 8001e20:	61bb      	str	r3, [r7, #24]
  return result;
 8001e22:	69bb      	ldr	r3, [r7, #24]
 8001e24:	fab3 f383 	clz	r3, r3
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	005b      	lsls	r3, r3, #1
 8001e2c:	6879      	ldr	r1, [r7, #4]
 8001e2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e32:	431a      	orrs	r2, r3
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	601a      	str	r2, [r3, #0]
}
 8001e38:	bf00      	nop
 8001e3a:	3724      	adds	r7, #36	; 0x24
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <LL_GPIO_SetPinOutputType>:
{
 8001e44:	b480      	push	{r7}
 8001e46:	b085      	sub	sp, #20
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	685a      	ldr	r2, [r3, #4]
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	43db      	mvns	r3, r3
 8001e58:	401a      	ands	r2, r3
 8001e5a:	68bb      	ldr	r3, [r7, #8]
 8001e5c:	6879      	ldr	r1, [r7, #4]
 8001e5e:	fb01 f303 	mul.w	r3, r1, r3
 8001e62:	431a      	orrs	r2, r3
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	605a      	str	r2, [r3, #4]
}
 8001e68:	bf00      	nop
 8001e6a:	3714      	adds	r7, #20
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <LL_GPIO_SetPinSpeed>:
{
 8001e74:	b480      	push	{r7}
 8001e76:	b089      	sub	sp, #36	; 0x24
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	60f8      	str	r0, [r7, #12]
 8001e7c:	60b9      	str	r1, [r7, #8]
 8001e7e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	689a      	ldr	r2, [r3, #8]
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	fa93 f3a3 	rbit	r3, r3
 8001e8e:	613b      	str	r3, [r7, #16]
  return result;
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	fab3 f383 	clz	r3, r3
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	005b      	lsls	r3, r3, #1
 8001e9a:	2103      	movs	r1, #3
 8001e9c:	fa01 f303 	lsl.w	r3, r1, r3
 8001ea0:	43db      	mvns	r3, r3
 8001ea2:	401a      	ands	r2, r3
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ea8:	69fb      	ldr	r3, [r7, #28]
 8001eaa:	fa93 f3a3 	rbit	r3, r3
 8001eae:	61bb      	str	r3, [r7, #24]
  return result;
 8001eb0:	69bb      	ldr	r3, [r7, #24]
 8001eb2:	fab3 f383 	clz	r3, r3
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	005b      	lsls	r3, r3, #1
 8001eba:	6879      	ldr	r1, [r7, #4]
 8001ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ec0:	431a      	orrs	r2, r3
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	609a      	str	r2, [r3, #8]
}
 8001ec6:	bf00      	nop
 8001ec8:	3724      	adds	r7, #36	; 0x24
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr

08001ed2 <LL_GPIO_SetPinPull>:
{
 8001ed2:	b480      	push	{r7}
 8001ed4:	b089      	sub	sp, #36	; 0x24
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	60f8      	str	r0, [r7, #12]
 8001eda:	60b9      	str	r1, [r7, #8]
 8001edc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	68da      	ldr	r2, [r3, #12]
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	fa93 f3a3 	rbit	r3, r3
 8001eec:	613b      	str	r3, [r7, #16]
  return result;
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	fab3 f383 	clz	r3, r3
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	005b      	lsls	r3, r3, #1
 8001ef8:	2103      	movs	r1, #3
 8001efa:	fa01 f303 	lsl.w	r3, r1, r3
 8001efe:	43db      	mvns	r3, r3
 8001f00:	401a      	ands	r2, r3
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	fa93 f3a3 	rbit	r3, r3
 8001f0c:	61bb      	str	r3, [r7, #24]
  return result;
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	fab3 f383 	clz	r3, r3
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	005b      	lsls	r3, r3, #1
 8001f18:	6879      	ldr	r1, [r7, #4]
 8001f1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f1e:	431a      	orrs	r2, r3
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	60da      	str	r2, [r3, #12]
}
 8001f24:	bf00      	nop
 8001f26:	3724      	adds	r7, #36	; 0x24
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr

08001f30 <LL_GPIO_SetAFPin_0_7>:
{
 8001f30:	b480      	push	{r7}
 8001f32:	b089      	sub	sp, #36	; 0x24
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	60f8      	str	r0, [r7, #12]
 8001f38:	60b9      	str	r1, [r7, #8]
 8001f3a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	6a1a      	ldr	r2, [r3, #32]
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	fa93 f3a3 	rbit	r3, r3
 8001f4a:	613b      	str	r3, [r7, #16]
  return result;
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	fab3 f383 	clz	r3, r3
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	009b      	lsls	r3, r3, #2
 8001f56:	210f      	movs	r1, #15
 8001f58:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5c:	43db      	mvns	r3, r3
 8001f5e:	401a      	ands	r2, r3
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f64:	69fb      	ldr	r3, [r7, #28]
 8001f66:	fa93 f3a3 	rbit	r3, r3
 8001f6a:	61bb      	str	r3, [r7, #24]
  return result;
 8001f6c:	69bb      	ldr	r3, [r7, #24]
 8001f6e:	fab3 f383 	clz	r3, r3
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	009b      	lsls	r3, r3, #2
 8001f76:	6879      	ldr	r1, [r7, #4]
 8001f78:	fa01 f303 	lsl.w	r3, r1, r3
 8001f7c:	431a      	orrs	r2, r3
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	621a      	str	r2, [r3, #32]
}
 8001f82:	bf00      	nop
 8001f84:	3724      	adds	r7, #36	; 0x24
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr

08001f8e <LL_GPIO_SetAFPin_8_15>:
{
 8001f8e:	b480      	push	{r7}
 8001f90:	b089      	sub	sp, #36	; 0x24
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	60f8      	str	r0, [r7, #12]
 8001f96:	60b9      	str	r1, [r7, #8]
 8001f98:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	0a1b      	lsrs	r3, r3, #8
 8001fa2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	fa93 f3a3 	rbit	r3, r3
 8001faa:	613b      	str	r3, [r7, #16]
  return result;
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	fab3 f383 	clz	r3, r3
 8001fb2:	b2db      	uxtb	r3, r3
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	210f      	movs	r1, #15
 8001fb8:	fa01 f303 	lsl.w	r3, r1, r3
 8001fbc:	43db      	mvns	r3, r3
 8001fbe:	401a      	ands	r2, r3
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	0a1b      	lsrs	r3, r3, #8
 8001fc4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fc6:	69fb      	ldr	r3, [r7, #28]
 8001fc8:	fa93 f3a3 	rbit	r3, r3
 8001fcc:	61bb      	str	r3, [r7, #24]
  return result;
 8001fce:	69bb      	ldr	r3, [r7, #24]
 8001fd0:	fab3 f383 	clz	r3, r3
 8001fd4:	b2db      	uxtb	r3, r3
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	6879      	ldr	r1, [r7, #4]
 8001fda:	fa01 f303 	lsl.w	r3, r1, r3
 8001fde:	431a      	orrs	r2, r3
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001fe4:	bf00      	nop
 8001fe6:	3724      	adds	r7, #36	; 0x24
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b088      	sub	sp, #32
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	fa93 f3a3 	rbit	r3, r3
 8002006:	613b      	str	r3, [r7, #16]
  return result;
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	fab3 f383 	clz	r3, r3
 800200e:	b2db      	uxtb	r3, r3
 8002010:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002012:	e051      	b.n	80020b8 <LL_GPIO_Init+0xc8>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	2101      	movs	r1, #1
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	fa01 f303 	lsl.w	r3, r1, r3
 8002020:	4013      	ands	r3, r2
 8002022:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8002024:	69bb      	ldr	r3, [r7, #24]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d043      	beq.n	80020b2 <LL_GPIO_Init+0xc2>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	2b01      	cmp	r3, #1
 8002030:	d003      	beq.n	800203a <LL_GPIO_Init+0x4a>
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	2b02      	cmp	r3, #2
 8002038:	d10e      	bne.n	8002058 <LL_GPIO_Init+0x68>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	461a      	mov	r2, r3
 8002040:	69b9      	ldr	r1, [r7, #24]
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f7ff ff16 	bl	8001e74 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	6819      	ldr	r1, [r3, #0]
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	461a      	mov	r2, r3
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f7ff fef6 	bl	8001e44 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	691b      	ldr	r3, [r3, #16]
 800205c:	461a      	mov	r2, r3
 800205e:	69b9      	ldr	r1, [r7, #24]
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	f7ff ff36 	bl	8001ed2 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	2b02      	cmp	r3, #2
 800206c:	d11a      	bne.n	80020a4 <LL_GPIO_Init+0xb4>
 800206e:	69bb      	ldr	r3, [r7, #24]
 8002070:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	fa93 f3a3 	rbit	r3, r3
 8002078:	60bb      	str	r3, [r7, #8]
  return result;
 800207a:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 800207c:	fab3 f383 	clz	r3, r3
 8002080:	b2db      	uxtb	r3, r3
 8002082:	2b07      	cmp	r3, #7
 8002084:	d807      	bhi.n	8002096 <LL_GPIO_Init+0xa6>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	695b      	ldr	r3, [r3, #20]
 800208a:	461a      	mov	r2, r3
 800208c:	69b9      	ldr	r1, [r7, #24]
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f7ff ff4e 	bl	8001f30 <LL_GPIO_SetAFPin_0_7>
 8002094:	e006      	b.n	80020a4 <LL_GPIO_Init+0xb4>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	695b      	ldr	r3, [r3, #20]
 800209a:	461a      	mov	r2, r3
 800209c:	69b9      	ldr	r1, [r7, #24]
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f7ff ff75 	bl	8001f8e <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	461a      	mov	r2, r3
 80020aa:	69b9      	ldr	r1, [r7, #24]
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f7ff fe9a 	bl	8001de6 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	3301      	adds	r3, #1
 80020b6:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	69fb      	ldr	r3, [r7, #28]
 80020be:	fa22 f303 	lsr.w	r3, r2, r3
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d1a6      	bne.n	8002014 <LL_GPIO_Init+0x24>
  }

  return (SUCCESS);
 80020c6:	2300      	movs	r3, #0
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	3720      	adds	r7, #32
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}

080020d0 <LL_TIM_SetPrescaler>:
{
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
 80020d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	683a      	ldr	r2, [r7, #0]
 80020de:	629a      	str	r2, [r3, #40]	; 0x28
}
 80020e0:	bf00      	nop
 80020e2:	370c      	adds	r7, #12
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr

080020ec <LL_TIM_SetAutoReload>:
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
 80020f4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	683a      	ldr	r2, [r7, #0]
 80020fa:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80020fc:	bf00      	nop
 80020fe:	370c      	adds	r7, #12
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr

08002108 <LL_TIM_SetRepetitionCounter>:
{
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	683a      	ldr	r2, [r7, #0]
 8002116:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002118:	bf00      	nop
 800211a:	370c      	adds	r7, #12
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr

08002124 <LL_TIM_OC_SetCompareCH1>:
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
 800212c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	683a      	ldr	r2, [r7, #0]
 8002132:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002134:	bf00      	nop
 8002136:	370c      	adds	r7, #12
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr

08002140 <LL_TIM_OC_SetCompareCH2>:
{
 8002140:	b480      	push	{r7}
 8002142:	b083      	sub	sp, #12
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
 8002148:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	683a      	ldr	r2, [r7, #0]
 800214e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002150:	bf00      	nop
 8002152:	370c      	adds	r7, #12
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr

0800215c <LL_TIM_OC_SetCompareCH3>:
{
 800215c:	b480      	push	{r7}
 800215e:	b083      	sub	sp, #12
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
 8002164:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	683a      	ldr	r2, [r7, #0]
 800216a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800216c:	bf00      	nop
 800216e:	370c      	adds	r7, #12
 8002170:	46bd      	mov	sp, r7
 8002172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002176:	4770      	bx	lr

08002178 <LL_TIM_OC_SetCompareCH4>:
{
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
 8002180:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	683a      	ldr	r2, [r7, #0]
 8002186:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002188:	bf00      	nop
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <LL_TIM_OC_SetCompareCH5>:
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
 800219c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	683a      	ldr	r2, [r7, #0]
 80021a6:	659a      	str	r2, [r3, #88]	; 0x58
}
 80021a8:	bf00      	nop
 80021aa:	370c      	adds	r7, #12
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr

080021b4 <LL_TIM_OC_SetCompareCH6>:
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	683a      	ldr	r2, [r7, #0]
 80021c2:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80021c4:	bf00      	nop
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	695b      	ldr	r3, [r3, #20]
 80021dc:	f043 0201 	orr.w	r2, r3, #1
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	615a      	str	r2, [r3, #20]
}
 80021e4:	bf00      	nop
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	4a2f      	ldr	r2, [pc, #188]	; (80022c0 <LL_TIM_Init+0xd0>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d007      	beq.n	8002218 <LL_TIM_Init+0x28>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800220e:	d003      	beq.n	8002218 <LL_TIM_Init+0x28>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	4a2c      	ldr	r2, [pc, #176]	; (80022c4 <LL_TIM_Init+0xd4>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d106      	bne.n	8002226 <LL_TIM_Init+0x36>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	4313      	orrs	r3, r2
 8002224:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a25      	ldr	r2, [pc, #148]	; (80022c0 <LL_TIM_Init+0xd0>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d013      	beq.n	8002256 <LL_TIM_Init+0x66>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002234:	d00f      	beq.n	8002256 <LL_TIM_Init+0x66>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a22      	ldr	r2, [pc, #136]	; (80022c4 <LL_TIM_Init+0xd4>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d00b      	beq.n	8002256 <LL_TIM_Init+0x66>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a21      	ldr	r2, [pc, #132]	; (80022c8 <LL_TIM_Init+0xd8>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d007      	beq.n	8002256 <LL_TIM_Init+0x66>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a20      	ldr	r2, [pc, #128]	; (80022cc <LL_TIM_Init+0xdc>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d003      	beq.n	8002256 <LL_TIM_Init+0x66>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a1f      	ldr	r2, [pc, #124]	; (80022d0 <LL_TIM_Init+0xe0>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d106      	bne.n	8002264 <LL_TIM_Init+0x74>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	4313      	orrs	r3, r2
 8002262:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	68fa      	ldr	r2, [r7, #12]
 8002268:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	4619      	mov	r1, r3
 8002270:	6878      	ldr	r0, [r7, #4]
 8002272:	f7ff ff3b 	bl	80020ec <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	881b      	ldrh	r3, [r3, #0]
 800227a:	4619      	mov	r1, r3
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	f7ff ff27 	bl	80020d0 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	4a0e      	ldr	r2, [pc, #56]	; (80022c0 <LL_TIM_Init+0xd0>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d00b      	beq.n	80022a2 <LL_TIM_Init+0xb2>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4a0e      	ldr	r2, [pc, #56]	; (80022c8 <LL_TIM_Init+0xd8>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d007      	beq.n	80022a2 <LL_TIM_Init+0xb2>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4a0d      	ldr	r2, [pc, #52]	; (80022cc <LL_TIM_Init+0xdc>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d003      	beq.n	80022a2 <LL_TIM_Init+0xb2>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4a0c      	ldr	r2, [pc, #48]	; (80022d0 <LL_TIM_Init+0xe0>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d105      	bne.n	80022ae <LL_TIM_Init+0xbe>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	691b      	ldr	r3, [r3, #16]
 80022a6:	4619      	mov	r1, r3
 80022a8:	6878      	ldr	r0, [r7, #4]
 80022aa:	f7ff ff2d 	bl	8002108 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f7ff ff8e 	bl	80021d0 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80022b4:	2300      	movs	r3, #0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3710      	adds	r7, #16
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	40012c00 	.word	0x40012c00
 80022c4:	40000400 	.word	0x40000400
 80022c8:	40014000 	.word	0x40014000
 80022cc:	40014400 	.word	0x40014400
 80022d0:	40014800 	.word	0x40014800

080022d4 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b086      	sub	sp, #24
 80022d8:	af00      	add	r7, sp, #0
 80022da:	60f8      	str	r0, [r7, #12]
 80022dc:	60b9      	str	r1, [r7, #8]
 80022de:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80022ea:	d045      	beq.n	8002378 <LL_TIM_OC_Init+0xa4>
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80022f2:	d848      	bhi.n	8002386 <LL_TIM_OC_Init+0xb2>
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022fa:	d036      	beq.n	800236a <LL_TIM_OC_Init+0x96>
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002302:	d840      	bhi.n	8002386 <LL_TIM_OC_Init+0xb2>
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800230a:	d027      	beq.n	800235c <LL_TIM_OC_Init+0x88>
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002312:	d838      	bhi.n	8002386 <LL_TIM_OC_Init+0xb2>
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800231a:	d018      	beq.n	800234e <LL_TIM_OC_Init+0x7a>
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002322:	d830      	bhi.n	8002386 <LL_TIM_OC_Init+0xb2>
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	2b01      	cmp	r3, #1
 8002328:	d003      	beq.n	8002332 <LL_TIM_OC_Init+0x5e>
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	2b10      	cmp	r3, #16
 800232e:	d007      	beq.n	8002340 <LL_TIM_OC_Init+0x6c>
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
#endif /* TIM_CCER_CC5E */
    default:
      break;
 8002330:	e029      	b.n	8002386 <LL_TIM_OC_Init+0xb2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8002332:	6879      	ldr	r1, [r7, #4]
 8002334:	68f8      	ldr	r0, [r7, #12]
 8002336:	f000 f82d 	bl	8002394 <OC1Config>
 800233a:	4603      	mov	r3, r0
 800233c:	75fb      	strb	r3, [r7, #23]
      break;
 800233e:	e023      	b.n	8002388 <LL_TIM_OC_Init+0xb4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8002340:	6879      	ldr	r1, [r7, #4]
 8002342:	68f8      	ldr	r0, [r7, #12]
 8002344:	f000 f8a0 	bl	8002488 <OC2Config>
 8002348:	4603      	mov	r3, r0
 800234a:	75fb      	strb	r3, [r7, #23]
      break;
 800234c:	e01c      	b.n	8002388 <LL_TIM_OC_Init+0xb4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800234e:	6879      	ldr	r1, [r7, #4]
 8002350:	68f8      	ldr	r0, [r7, #12]
 8002352:	f000 f917 	bl	8002584 <OC3Config>
 8002356:	4603      	mov	r3, r0
 8002358:	75fb      	strb	r3, [r7, #23]
      break;
 800235a:	e015      	b.n	8002388 <LL_TIM_OC_Init+0xb4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 800235c:	6879      	ldr	r1, [r7, #4]
 800235e:	68f8      	ldr	r0, [r7, #12]
 8002360:	f000 f98e 	bl	8002680 <OC4Config>
 8002364:	4603      	mov	r3, r0
 8002366:	75fb      	strb	r3, [r7, #23]
      break;
 8002368:	e00e      	b.n	8002388 <LL_TIM_OC_Init+0xb4>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 800236a:	6879      	ldr	r1, [r7, #4]
 800236c:	68f8      	ldr	r0, [r7, #12]
 800236e:	f000 f9ed 	bl	800274c <OC5Config>
 8002372:	4603      	mov	r3, r0
 8002374:	75fb      	strb	r3, [r7, #23]
      break;
 8002376:	e007      	b.n	8002388 <LL_TIM_OC_Init+0xb4>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 8002378:	6879      	ldr	r1, [r7, #4]
 800237a:	68f8      	ldr	r0, [r7, #12]
 800237c:	f000 fa44 	bl	8002808 <OC6Config>
 8002380:	4603      	mov	r3, r0
 8002382:	75fb      	strb	r3, [r7, #23]
      break;
 8002384:	e000      	b.n	8002388 <LL_TIM_OC_Init+0xb4>
      break;
 8002386:	bf00      	nop
  }

  return result;
 8002388:	7dfb      	ldrb	r3, [r7, #23]
}
 800238a:	4618      	mov	r0, r3
 800238c:	3718      	adds	r7, #24
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
	...

08002394 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b086      	sub	sp, #24
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6a1b      	ldr	r3, [r3, #32]
 80023a2:	f023 0201 	bic.w	r2, r3, #1
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6a1b      	ldr	r3, [r3, #32]
 80023ae:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	699b      	ldr	r3, [r3, #24]
 80023ba:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	f023 0303 	bic.w	r3, r3, #3
 80023c2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023ce:	683a      	ldr	r2, [r7, #0]
 80023d0:	6812      	ldr	r2, [r2, #0]
 80023d2:	4313      	orrs	r3, r2
 80023d4:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	f023 0202 	bic.w	r2, r3, #2
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	691b      	ldr	r3, [r3, #16]
 80023e0:	4313      	orrs	r3, r2
 80023e2:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	f023 0201 	bic.w	r2, r3, #1
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	4313      	orrs	r3, r2
 80023f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4a20      	ldr	r2, [pc, #128]	; (8002478 <OC1Config+0xe4>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d00b      	beq.n	8002412 <OC1Config+0x7e>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a1f      	ldr	r2, [pc, #124]	; (800247c <OC1Config+0xe8>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d007      	beq.n	8002412 <OC1Config+0x7e>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a1e      	ldr	r2, [pc, #120]	; (8002480 <OC1Config+0xec>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d003      	beq.n	8002412 <OC1Config+0x7e>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a1d      	ldr	r2, [pc, #116]	; (8002484 <OC1Config+0xf0>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d11e      	bne.n	8002450 <OC1Config+0xbc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	f023 0208 	bic.w	r2, r3, #8
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	695b      	ldr	r3, [r3, #20]
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	4313      	orrs	r3, r2
 8002420:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	f023 0204 	bic.w	r2, r3, #4
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	4313      	orrs	r3, r2
 8002430:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	699b      	ldr	r3, [r3, #24]
 800243c:	4313      	orrs	r3, r2
 800243e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	69db      	ldr	r3, [r3, #28]
 800244a:	005b      	lsls	r3, r3, #1
 800244c:	4313      	orrs	r3, r2
 800244e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	693a      	ldr	r2, [r7, #16]
 8002454:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	68fa      	ldr	r2, [r7, #12]
 800245a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	4619      	mov	r1, r3
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f7ff fe5e 	bl	8002124 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	697a      	ldr	r2, [r7, #20]
 800246c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800246e:	2300      	movs	r3, #0
}
 8002470:	4618      	mov	r0, r3
 8002472:	3718      	adds	r7, #24
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	40012c00 	.word	0x40012c00
 800247c:	40014000 	.word	0x40014000
 8002480:	40014400 	.word	0x40014400
 8002484:	40014800 	.word	0x40014800

08002488 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b086      	sub	sp, #24
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a1b      	ldr	r3, [r3, #32]
 8002496:	f023 0210 	bic.w	r2, r3, #16
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6a1b      	ldr	r3, [r3, #32]
 80024a2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	699b      	ldr	r3, [r3, #24]
 80024ae:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80024be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80024c2:	683a      	ldr	r2, [r7, #0]
 80024c4:	6812      	ldr	r2, [r2, #0]
 80024c6:	0212      	lsls	r2, r2, #8
 80024c8:	4313      	orrs	r3, r2
 80024ca:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	f023 0220 	bic.w	r2, r3, #32
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	691b      	ldr	r3, [r3, #16]
 80024d6:	011b      	lsls	r3, r3, #4
 80024d8:	4313      	orrs	r3, r2
 80024da:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	f023 0210 	bic.w	r2, r3, #16
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	011b      	lsls	r3, r3, #4
 80024e8:	4313      	orrs	r3, r2
 80024ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	4a21      	ldr	r2, [pc, #132]	; (8002574 <OC2Config+0xec>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d00b      	beq.n	800250c <OC2Config+0x84>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	4a20      	ldr	r2, [pc, #128]	; (8002578 <OC2Config+0xf0>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d007      	beq.n	800250c <OC2Config+0x84>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	4a1f      	ldr	r2, [pc, #124]	; (800257c <OC2Config+0xf4>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d003      	beq.n	800250c <OC2Config+0x84>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	4a1e      	ldr	r2, [pc, #120]	; (8002580 <OC2Config+0xf8>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d11f      	bne.n	800254c <OC2Config+0xc4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	695b      	ldr	r3, [r3, #20]
 8002516:	019b      	lsls	r3, r3, #6
 8002518:	4313      	orrs	r3, r2
 800251a:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	019b      	lsls	r3, r3, #6
 8002528:	4313      	orrs	r3, r2
 800252a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	699b      	ldr	r3, [r3, #24]
 8002536:	009b      	lsls	r3, r3, #2
 8002538:	4313      	orrs	r3, r2
 800253a:	613b      	str	r3, [r7, #16]

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	69db      	ldr	r3, [r3, #28]
 8002546:	00db      	lsls	r3, r3, #3
 8002548:	4313      	orrs	r3, r2
 800254a:	613b      	str	r3, [r7, #16]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	693a      	ldr	r2, [r7, #16]
 8002550:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	68fa      	ldr	r2, [r7, #12]
 8002556:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	4619      	mov	r1, r3
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f7ff fdee 	bl	8002140 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	697a      	ldr	r2, [r7, #20]
 8002568:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800256a:	2300      	movs	r3, #0
}
 800256c:	4618      	mov	r0, r3
 800256e:	3718      	adds	r7, #24
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}
 8002574:	40012c00 	.word	0x40012c00
 8002578:	40014000 	.word	0x40014000
 800257c:	40014400 	.word	0x40014400
 8002580:	40014800 	.word	0x40014800

08002584 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b086      	sub	sp, #24
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6a1b      	ldr	r3, [r3, #32]
 8002592:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6a1b      	ldr	r3, [r3, #32]
 800259e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	69db      	ldr	r3, [r3, #28]
 80025aa:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	f023 0303 	bic.w	r3, r3, #3
 80025b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025be:	683a      	ldr	r2, [r7, #0]
 80025c0:	6812      	ldr	r2, [r2, #0]
 80025c2:	4313      	orrs	r3, r2
 80025c4:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	691b      	ldr	r3, [r3, #16]
 80025d0:	021b      	lsls	r3, r3, #8
 80025d2:	4313      	orrs	r3, r2
 80025d4:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	021b      	lsls	r3, r3, #8
 80025e2:	4313      	orrs	r3, r2
 80025e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4a21      	ldr	r2, [pc, #132]	; (8002670 <OC3Config+0xec>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d00b      	beq.n	8002606 <OC3Config+0x82>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4a20      	ldr	r2, [pc, #128]	; (8002674 <OC3Config+0xf0>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d007      	beq.n	8002606 <OC3Config+0x82>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a1f      	ldr	r2, [pc, #124]	; (8002678 <OC3Config+0xf4>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d003      	beq.n	8002606 <OC3Config+0x82>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4a1e      	ldr	r2, [pc, #120]	; (800267c <OC3Config+0xf8>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d11f      	bne.n	8002646 <OC3Config+0xc2>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	695b      	ldr	r3, [r3, #20]
 8002610:	029b      	lsls	r3, r3, #10
 8002612:	4313      	orrs	r3, r2
 8002614:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	029b      	lsls	r3, r3, #10
 8002622:	4313      	orrs	r3, r2
 8002624:	617b      	str	r3, [r7, #20]

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	699b      	ldr	r3, [r3, #24]
 8002630:	011b      	lsls	r3, r3, #4
 8002632:	4313      	orrs	r3, r2
 8002634:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	69db      	ldr	r3, [r3, #28]
 8002640:	015b      	lsls	r3, r3, #5
 8002642:	4313      	orrs	r3, r2
 8002644:	613b      	str	r3, [r7, #16]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	693a      	ldr	r2, [r7, #16]
 800264a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	68fa      	ldr	r2, [r7, #12]
 8002650:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	68db      	ldr	r3, [r3, #12]
 8002656:	4619      	mov	r1, r3
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f7ff fd7f 	bl	800215c <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	697a      	ldr	r2, [r7, #20]
 8002662:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002664:	2300      	movs	r3, #0
}
 8002666:	4618      	mov	r0, r3
 8002668:	3718      	adds	r7, #24
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	40012c00 	.word	0x40012c00
 8002674:	40014000 	.word	0x40014000
 8002678:	40014400 	.word	0x40014400
 800267c:	40014800 	.word	0x40014800

08002680 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b086      	sub	sp, #24
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
 8002688:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6a1b      	ldr	r3, [r3, #32]
 800268e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6a1b      	ldr	r3, [r3, #32]
 800269a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	69db      	ldr	r3, [r3, #28]
 80026a6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80026b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80026ba:	683a      	ldr	r2, [r7, #0]
 80026bc:	6812      	ldr	r2, [r2, #0]
 80026be:	0212      	lsls	r2, r2, #8
 80026c0:	4313      	orrs	r3, r2
 80026c2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	691b      	ldr	r3, [r3, #16]
 80026ce:	031b      	lsls	r3, r3, #12
 80026d0:	4313      	orrs	r3, r2
 80026d2:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	031b      	lsls	r3, r3, #12
 80026e0:	4313      	orrs	r3, r2
 80026e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	4a15      	ldr	r2, [pc, #84]	; (800273c <OC4Config+0xbc>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d00b      	beq.n	8002704 <OC4Config+0x84>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	4a14      	ldr	r2, [pc, #80]	; (8002740 <OC4Config+0xc0>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d007      	beq.n	8002704 <OC4Config+0x84>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	4a13      	ldr	r2, [pc, #76]	; (8002744 <OC4Config+0xc4>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d003      	beq.n	8002704 <OC4Config+0x84>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	4a12      	ldr	r2, [pc, #72]	; (8002748 <OC4Config+0xc8>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d107      	bne.n	8002714 <OC4Config+0x94>
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	699b      	ldr	r3, [r3, #24]
 800270e:	019b      	lsls	r3, r3, #6
 8002710:	4313      	orrs	r3, r2
 8002712:	617b      	str	r3, [r7, #20]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	697a      	ldr	r2, [r7, #20]
 8002718:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	68fa      	ldr	r2, [r7, #12]
 800271e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	4619      	mov	r1, r3
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f7ff fd26 	bl	8002178 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	693a      	ldr	r2, [r7, #16]
 8002730:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002732:	2300      	movs	r3, #0
}
 8002734:	4618      	mov	r0, r3
 8002736:	3718      	adds	r7, #24
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}
 800273c:	40012c00 	.word	0x40012c00
 8002740:	40014000 	.word	0x40014000
 8002744:	40014400 	.word	0x40014400
 8002748:	40014800 	.word	0x40014800

0800274c <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b084      	sub	sp, #16
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a1b      	ldr	r3, [r3, #32]
 800275a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6a1b      	ldr	r3, [r3, #32]
 8002766:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800276c:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002774:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002778:	683a      	ldr	r2, [r7, #0]
 800277a:	6812      	ldr	r2, [r2, #0]
 800277c:	4313      	orrs	r3, r2
 800277e:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	691b      	ldr	r3, [r3, #16]
 800278a:	041b      	lsls	r3, r3, #16
 800278c:	4313      	orrs	r3, r2
 800278e:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	041b      	lsls	r3, r3, #16
 800279c:	4313      	orrs	r3, r2
 800279e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	4a15      	ldr	r2, [pc, #84]	; (80027f8 <OC5Config+0xac>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d00b      	beq.n	80027c0 <OC5Config+0x74>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	4a14      	ldr	r2, [pc, #80]	; (80027fc <OC5Config+0xb0>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d007      	beq.n	80027c0 <OC5Config+0x74>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	4a13      	ldr	r2, [pc, #76]	; (8002800 <OC5Config+0xb4>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d003      	beq.n	80027c0 <OC5Config+0x74>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	4a12      	ldr	r2, [pc, #72]	; (8002804 <OC5Config+0xb8>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d109      	bne.n	80027d4 <OC5Config+0x88>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	699b      	ldr	r3, [r3, #24]
 80027cc:	021b      	lsls	r3, r3, #8
 80027ce:	431a      	orrs	r2, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	68ba      	ldr	r2, [r7, #8]
 80027d8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	4619      	mov	r1, r3
 80027e0:	6878      	ldr	r0, [r7, #4]
 80027e2:	f7ff fcd7 	bl	8002194 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	68fa      	ldr	r2, [r7, #12]
 80027ea:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80027ec:	2300      	movs	r3, #0
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3710      	adds	r7, #16
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	40012c00 	.word	0x40012c00
 80027fc:	40014000 	.word	0x40014000
 8002800:	40014400 	.word	0x40014400
 8002804:	40014800 	.word	0x40014800

08002808 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6a1b      	ldr	r3, [r3, #32]
 8002816:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a1b      	ldr	r3, [r3, #32]
 8002822:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002828:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002830:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002834:	683a      	ldr	r2, [r7, #0]
 8002836:	6812      	ldr	r2, [r2, #0]
 8002838:	0212      	lsls	r2, r2, #8
 800283a:	4313      	orrs	r3, r2
 800283c:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	691b      	ldr	r3, [r3, #16]
 8002848:	051b      	lsls	r3, r3, #20
 800284a:	4313      	orrs	r3, r2
 800284c:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	051b      	lsls	r3, r3, #20
 800285a:	4313      	orrs	r3, r2
 800285c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a14      	ldr	r2, [pc, #80]	; (80028b4 <OC6Config+0xac>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d00b      	beq.n	800287e <OC6Config+0x76>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4a13      	ldr	r2, [pc, #76]	; (80028b8 <OC6Config+0xb0>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d007      	beq.n	800287e <OC6Config+0x76>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4a12      	ldr	r2, [pc, #72]	; (80028bc <OC6Config+0xb4>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d003      	beq.n	800287e <OC6Config+0x76>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4a11      	ldr	r2, [pc, #68]	; (80028c0 <OC6Config+0xb8>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d109      	bne.n	8002892 <OC6Config+0x8a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	699b      	ldr	r3, [r3, #24]
 800288a:	029b      	lsls	r3, r3, #10
 800288c:	431a      	orrs	r2, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	68ba      	ldr	r2, [r7, #8]
 8002896:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	68db      	ldr	r3, [r3, #12]
 800289c:	4619      	mov	r1, r3
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f7ff fc88 	bl	80021b4 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	68fa      	ldr	r2, [r7, #12]
 80028a8:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80028aa:	2300      	movs	r3, #0
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	3710      	adds	r7, #16
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	40012c00 	.word	0x40012c00
 80028b8:	40014000 	.word	0x40014000
 80028bc:	40014400 	.word	0x40014400
 80028c0:	40014800 	.word	0x40014800

080028c4 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
 80028cc:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80028d6:	4a07      	ldr	r2, [pc, #28]	; (80028f4 <LL_InitTick+0x30>)
 80028d8:	3b01      	subs	r3, #1
 80028da:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80028dc:	4b05      	ldr	r3, [pc, #20]	; (80028f4 <LL_InitTick+0x30>)
 80028de:	2200      	movs	r2, #0
 80028e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028e2:	4b04      	ldr	r3, [pc, #16]	; (80028f4 <LL_InitTick+0x30>)
 80028e4:	2205      	movs	r2, #5
 80028e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80028e8:	bf00      	nop
 80028ea:	370c      	adds	r7, #12
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr
 80028f4:	e000e010 	.word	0xe000e010

080028f8 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8002900:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	f7ff ffdd 	bl	80028c4 <LL_InitTick>
}
 800290a:	bf00      	nop
 800290c:	3708      	adds	r7, #8
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
	...

08002914 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8002914:	b480      	push	{r7}
 8002916:	b085      	sub	sp, #20
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 800291c:	4b0f      	ldr	r3, [pc, #60]	; (800295c <LL_mDelay+0x48>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8002922:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800292a:	d00c      	beq.n	8002946 <LL_mDelay+0x32>
  {
    Delay++;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	3301      	adds	r3, #1
 8002930:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8002932:	e008      	b.n	8002946 <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8002934:	4b09      	ldr	r3, [pc, #36]	; (800295c <LL_mDelay+0x48>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800293c:	2b00      	cmp	r3, #0
 800293e:	d002      	beq.n	8002946 <LL_mDelay+0x32>
    {
      Delay--;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	3b01      	subs	r3, #1
 8002944:	607b      	str	r3, [r7, #4]
  while (Delay)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d1f3      	bne.n	8002934 <LL_mDelay+0x20>
    }
  }
}
 800294c:	bf00      	nop
 800294e:	bf00      	nop
 8002950:	3714      	adds	r7, #20
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr
 800295a:	bf00      	nop
 800295c:	e000e010 	.word	0xe000e010

08002960 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002960:	b480      	push	{r7}
 8002962:	b083      	sub	sp, #12
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002968:	4a04      	ldr	r2, [pc, #16]	; (800297c <LL_SetSystemCoreClock+0x1c>)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6013      	str	r3, [r2, #0]
}
 800296e:	bf00      	nop
 8002970:	370c      	adds	r7, #12
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	20000004 	.word	0x20000004

08002980 <__libc_init_array>:
 8002980:	b570      	push	{r4, r5, r6, lr}
 8002982:	4d0d      	ldr	r5, [pc, #52]	; (80029b8 <__libc_init_array+0x38>)
 8002984:	4c0d      	ldr	r4, [pc, #52]	; (80029bc <__libc_init_array+0x3c>)
 8002986:	1b64      	subs	r4, r4, r5
 8002988:	10a4      	asrs	r4, r4, #2
 800298a:	2600      	movs	r6, #0
 800298c:	42a6      	cmp	r6, r4
 800298e:	d109      	bne.n	80029a4 <__libc_init_array+0x24>
 8002990:	4d0b      	ldr	r5, [pc, #44]	; (80029c0 <__libc_init_array+0x40>)
 8002992:	4c0c      	ldr	r4, [pc, #48]	; (80029c4 <__libc_init_array+0x44>)
 8002994:	f000 f820 	bl	80029d8 <_init>
 8002998:	1b64      	subs	r4, r4, r5
 800299a:	10a4      	asrs	r4, r4, #2
 800299c:	2600      	movs	r6, #0
 800299e:	42a6      	cmp	r6, r4
 80029a0:	d105      	bne.n	80029ae <__libc_init_array+0x2e>
 80029a2:	bd70      	pop	{r4, r5, r6, pc}
 80029a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80029a8:	4798      	blx	r3
 80029aa:	3601      	adds	r6, #1
 80029ac:	e7ee      	b.n	800298c <__libc_init_array+0xc>
 80029ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80029b2:	4798      	blx	r3
 80029b4:	3601      	adds	r6, #1
 80029b6:	e7f2      	b.n	800299e <__libc_init_array+0x1e>
 80029b8:	08002a1c 	.word	0x08002a1c
 80029bc:	08002a1c 	.word	0x08002a1c
 80029c0:	08002a1c 	.word	0x08002a1c
 80029c4:	08002a20 	.word	0x08002a20

080029c8 <memset>:
 80029c8:	4402      	add	r2, r0
 80029ca:	4603      	mov	r3, r0
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d100      	bne.n	80029d2 <memset+0xa>
 80029d0:	4770      	bx	lr
 80029d2:	f803 1b01 	strb.w	r1, [r3], #1
 80029d6:	e7f9      	b.n	80029cc <memset+0x4>

080029d8 <_init>:
 80029d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029da:	bf00      	nop
 80029dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029de:	bc08      	pop	{r3}
 80029e0:	469e      	mov	lr, r3
 80029e2:	4770      	bx	lr

080029e4 <_fini>:
 80029e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029e6:	bf00      	nop
 80029e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029ea:	bc08      	pop	{r3}
 80029ec:	469e      	mov	lr, r3
 80029ee:	4770      	bx	lr
