#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Oct 30 09:53:47 2024
# Process ID: 8520
# Current directory: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3620 D:\Downloads\vivado2014.4\PYNQ_acc\HW_IP\HW_IP.xpr
# Log file: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/vivado.log
# Journal file: D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP\vivado.jou
# Running On: XoiXoi, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 12766 MB
#-----------------------------------------------------------
start_gui
open_project D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.xpr
update_compile_order -fileset sources_1
reset_run synth_1
open_bd_design {D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd}
startgroup
set_property location {0.5 -1743 576} [get_bd_cells axis_switch_0]
set_property location {1 -1743 576} [get_bd_cells stream_mult_0]
set_property location {1 -1743 576} [get_bd_cells mult_constant_0]
set_property location {1 -1743 576} [get_bd_cells processing_system7_0]
set_property location {1 -1743 576} [get_bd_cells axi_dma_0]
set_property location {1 -1743 576} [get_bd_cells axi_dma_1]
set_property location {1 -1743 576} [get_bd_cells proc_sys_reset_0]
set_property location {1 -1743 576} [get_bd_cells CIFAR_10_wrapper_0]
set_property location {1 -1743 576} [get_bd_cells simple_sum_0]
set_property location {1 -1743 576} [get_bd_cells axi_interconnect_1]
set_property location {1 -1743 576} [get_bd_cells axi_interconnect_2]
endgroup
undo
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property location {2984 932} [get_bd_intf_ports FIXED_IO]
set_property location {2970 942} [get_bd_intf_ports FIXED_IO]
set_property location {2969 912} [get_bd_intf_ports DDR]
open_run synth_1 -name synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top accelerator_structure_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
open_bd_design {D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd}
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_param drc.disableLUTOverUtilError 1
report_utilization -name utilization_1
export_ip_user_files -of_objects  [get_files D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/hdl/CNN_BD_50mhz_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/hdl/CNN_BD_50mhz_wrapper.v
remove_files  D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/hdl/CNN_BD_50mhz_wrapper.v
file delete -force D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz/hdl/CNN_BD_50mhz_wrapper.v
export_ip_user_files -of_objects  [get_files D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/CNN_BD_50mhz/CNN_BD_50mhz.bd] -no_script -reset -force -quiet
remove_files  D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/CNN_BD_50mhz/CNN_BD_50mhz.bd
file delete -force D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/CNN_BD_50mhz
file delete -force d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/CNN_BD_50mhz
remove_files  D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/CNN_BD_50mhz/CNN_BD_50mhz.bd
open_bd_design {D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd}
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd]
refresh_design
report_utilization -name utilization_1
open_bd_design {D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd}
set_property  ip_repo_paths  {d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_1/SMM_CIF_0_1/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_1/maxPool_CIF_0_1/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_2/SCIG_CIF_0_2/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_3/SCIG_CIF_0_3/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_2/SMM_CIF_0_2/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_3/SMM_CIF_0_3/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_1/FC_CIF_0_1/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_2/maxpool_CIF_0_2/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_3/maxpool_CIF_0_3/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_mult/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_double/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/simple_sum/simple_sum/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/mult_constant/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/CIFAR_10_wrapper/CIFAR_10_wrapper/solution1 D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1} [current_project]
update_ip_catalog
delete_bd_objs [get_bd_intf_nets axis_switch_0_M02_AXIS] [get_bd_intf_nets CIFAR_10_wrapper_0_out_stream] [get_bd_cells CIFAR_10_wrapper_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:LeNet_wrapper:1.0 LeNet_wrapper_0
endgroup
set_property location {6 1869 59} [get_bd_cells LeNet_wrapper_0]
connect_bd_intf_net [get_bd_intf_pins LeNet_wrapper_0/in_stream] [get_bd_intf_pins axis_switch_0/M02_AXIS]
connect_bd_intf_net [get_bd_intf_pins LeNet_wrapper_0/out_stream] [get_bd_intf_pins axis_switch_0/S02_AXIS]
connect_bd_net [get_bd_pins LeNet_wrapper_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins LeNet_wrapper_0/ap_rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
save_bd_design
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_utilization -name utilization_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_bd_design {D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:LeNet_wrapper:1.0 [get_ips  accelerator_structure_LeNet_wrapper_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips accelerator_structure_LeNet_wrapper_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd]
catch { config_ip_cache -export [get_ips -all accelerator_structure_LeNet_wrapper_0_0] }
catch { config_ip_cache -export [get_ips -all accelerator_structure_auto_us_0] }
catch { config_ip_cache -export [get_ips -all accelerator_structure_auto_us_1] }
catch { config_ip_cache -export [get_ips -all accelerator_structure_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all accelerator_structure_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd]
launch_runs accelerator_structure_LeNet_wrapper_0_0_synth_1 -jobs 4
wait_on_run accelerator_structure_LeNet_wrapper_0_0_synth_1
export_simulation -of_objects [get_files D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd] -directory D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.ip_user_files/sim_scripts -ip_user_files_dir D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.ip_user_files -ipstatic_source_dir D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/compile_simlib/modelsim} {questa=D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/compile_simlib/questa} {riviera=D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/compile_simlib/riviera} {activehdl=D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
report_utilization -name utilization_2
wait_on_run accelerator_structure_LeNet_wrapper_0_0_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd]
refresh_design
report_utilization -name utilization_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_utilization -name utilization_1
open_bd_design {D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:LeNet_wrapper:1.0 [get_ips  accelerator_structure_LeNet_wrapper_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips accelerator_structure_LeNet_wrapper_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_utilization -name utilization_1
open_bd_design {D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd}
set_property  ip_repo_paths  {d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_1/SMM_CIF_0_1/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_1/maxPool_CIF_0_1/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_2/SCIG_CIF_0_2/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_3/SCIG_CIF_0_3/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_2/SMM_CIF_0_2/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_3/SMM_CIF_0_3/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_1/FC_CIF_0_1/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_2/maxpool_CIF_0_2/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_3/maxpool_CIF_0_3/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_mult/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_double/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/simple_sum/simple_sum/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/mult_constant/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/CIFAR_10_wrapper/CIFAR_10_wrapper/solution1} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_1/SMM_CIF_0_1/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_1/maxPool_CIF_0_1/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_2/SCIG_CIF_0_2/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_3/SCIG_CIF_0_3/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_2/SMM_CIF_0_2/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_3/SMM_CIF_0_3/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_1/FC_CIF_0_1/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_2/maxpool_CIF_0_2/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_3/maxpool_CIF_0_3/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_mult/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_double/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/simple_sum/simple_sum/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/mult_constant/solution1 d:/Downloads/vivado2014.4/PYNQ_acc/CIFAR_10_wrapper/CIFAR_10_wrapper/solution1 D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1} [current_project]
update_ip_catalog
open_bd_design {D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd}
upgrade_ip -vlnv xilinx.com:hls:LeNet_wrapper:1.0 [get_ips  accelerator_structure_LeNet_wrapper_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips accelerator_structure_LeNet_wrapper_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd]
catch { config_ip_cache -export [get_ips -all accelerator_structure_LeNet_wrapper_0_0] }
catch { config_ip_cache -export [get_ips -all accelerator_structure_auto_us_0] }
catch { config_ip_cache -export [get_ips -all accelerator_structure_auto_us_1] }
catch { config_ip_cache -export [get_ips -all accelerator_structure_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all accelerator_structure_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd]
launch_runs accelerator_structure_LeNet_wrapper_0_0_synth_1 -jobs 4
wait_on_run accelerator_structure_LeNet_wrapper_0_0_synth_1
export_simulation -of_objects [get_files D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.srcs/sources_1/bd/accelerator_structure/accelerator_structure.bd] -directory D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.ip_user_files/sim_scripts -ip_user_files_dir D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.ip_user_files -ipstatic_source_dir D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/compile_simlib/modelsim} {questa=D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/compile_simlib/questa} {riviera=D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/compile_simlib/riviera} {activehdl=D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:LeNet_wrapper:1.0 [get_ips  accelerator_structure_LeNet_wrapper_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips accelerator_structure_LeNet_wrapper_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_utilization -name utilization_1
