-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity alveo_hls4ml_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    layer12_out_dout : IN STD_LOGIC_VECTOR (143 downto 0);
    layer12_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    layer12_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    layer12_out_empty_n : IN STD_LOGIC;
    layer12_out_read : OUT STD_LOGIC;
    layer13_out_din : OUT STD_LOGIC_VECTOR (383 downto 0);
    layer13_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    layer13_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    layer13_out_full_n : IN STD_LOGIC;
    layer13_out_write : OUT STD_LOGIC );
end;


architecture behav of alveo_hls4ml_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_84 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000100";
    constant ap_const_lv32_89 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001001";
    constant ap_const_lv32_8A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001010";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_65 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100101";
    constant ap_const_lv32_66 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100110";
    constant ap_const_lv32_6B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101011";
    constant ap_const_lv32_6C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101100";
    constant ap_const_lv32_71 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110001";
    constant ap_const_lv32_72 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110010";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111101";
    constant ap_const_lv32_7E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111110";
    constant ap_const_lv32_83 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000011";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal sX : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pX : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer12_out_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln185_reg_2527 : STD_LOGIC_VECTOR (0 downto 0);
    signal layer13_out_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal and_ln145_reg_2684 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln185_fu_616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln145_1_fu_632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln145_1_reg_2531 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln165_fu_644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln165_reg_2536 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln187_fu_667_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln187_reg_2540 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln187_s_reg_2546 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln187_1_reg_2552 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln187_2_reg_2558 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln187_3_reg_2564 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln187_4_reg_2570 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln187_5_reg_2576 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln187_6_reg_2582 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln187_7_reg_2588 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln187_8_reg_2594 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln187_9_reg_2600 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln187_10_reg_2606 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln187_11_reg_2612 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln187_12_reg_2618 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln187_13_reg_2624 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln187_14_reg_2630 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln187_15_reg_2636 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln187_16_reg_2642 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln187_17_reg_2648 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln187_18_reg_2654 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln187_19_reg_2660 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln187_20_reg_2666 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln187_21_reg_2672 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln187_22_reg_2678 : STD_LOGIC_VECTOR (5 downto 0);
    signal and_ln145_fu_911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_phi_mux_storemerge_phi_fu_313_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_fu_924_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_storemerge_reg_309 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge_reg_309 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln165_fu_638_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_iw_fu_196 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_iw_2_fu_622_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_0_0_0_0_0183_fu_200 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0_1_0_0_0186_fu_204 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0_2_0_0_0189_fu_208 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0_3_0_0_0192_fu_212 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0_4_0_0_0195_fu_216 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0_5_0_0_0198_fu_220 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0_6_0_0_0201_fu_224 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0_7_0_0_0204_fu_228 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0_8_0_0_0207_fu_232 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0_9_0_0_0210_fu_236 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0_10_0_0_0213_fu_240 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0_11_0_0_0216_fu_244 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0_12_0_0_0219_fu_248 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0_13_0_0_0222_fu_252 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0_14_0_0_0225_fu_256 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0_15_0_0_0228_fu_260 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0_16_0_0_0231_fu_264 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0_17_0_0_0234_fu_268 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0_18_0_0_0237_fu_272 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0_19_0_0_0240_fu_276 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0_20_0_0_0243_fu_280 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0_21_0_0_0246_fu_284 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0_22_0_0_0249_fu_288 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0_23_0_0_0252_fu_292 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln145_fu_905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln172_fu_916_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_window_V_fu_937_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool_window_V_1_fu_945_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1651_fu_952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_fu_958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_fu_964_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal res_pack_data_fu_972_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_2_fu_984_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool_window_V_3_fu_992_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1651_1_fu_999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_1_fu_1005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_1_fu_1011_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal res_pack_data_1_fu_1019_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_4_fu_1031_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool_window_V_5_fu_1039_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1651_2_fu_1046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_2_fu_1052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_2_fu_1058_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal res_pack_data_2_fu_1066_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_6_fu_1078_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool_window_V_7_fu_1086_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1651_3_fu_1093_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_3_fu_1099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_3_fu_1105_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal res_pack_data_3_fu_1113_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_8_fu_1125_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool_window_V_9_fu_1133_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1651_4_fu_1140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_4_fu_1146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_4_fu_1152_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln_fu_1160_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_10_fu_1172_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool_window_V_11_fu_1180_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1651_5_fu_1187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_5_fu_1193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_5_fu_1199_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln841_1_fu_1207_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_12_fu_1219_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool_window_V_13_fu_1227_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1651_6_fu_1234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_6_fu_1240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_6_fu_1246_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln841_2_fu_1254_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_14_fu_1266_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool_window_V_15_fu_1274_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1651_7_fu_1281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_7_fu_1287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_7_fu_1293_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln841_3_fu_1301_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_16_fu_1313_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool_window_V_17_fu_1321_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1651_8_fu_1328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_8_fu_1334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_8_fu_1340_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln841_4_fu_1348_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_18_fu_1360_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool_window_V_19_fu_1368_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1651_9_fu_1375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_9_fu_1381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_9_fu_1387_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln841_5_fu_1395_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_20_fu_1407_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool_window_V_21_fu_1415_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1651_10_fu_1422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_10_fu_1428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_10_fu_1434_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln841_6_fu_1442_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_22_fu_1454_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool_window_V_23_fu_1462_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1651_11_fu_1469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_11_fu_1475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_11_fu_1481_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln841_7_fu_1489_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_24_fu_1501_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool_window_V_25_fu_1509_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1651_12_fu_1516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_12_fu_1522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_12_fu_1528_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln841_8_fu_1536_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_26_fu_1548_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool_window_V_27_fu_1556_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1651_13_fu_1563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_13_fu_1569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_13_fu_1575_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln841_9_fu_1583_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_28_fu_1595_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool_window_V_29_fu_1603_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1651_14_fu_1610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_14_fu_1616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_14_fu_1622_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln841_s_fu_1630_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_30_fu_1642_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool_window_V_31_fu_1650_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1651_15_fu_1657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_15_fu_1663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_15_fu_1669_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln841_10_fu_1677_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_32_fu_1689_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool_window_V_33_fu_1697_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1651_16_fu_1704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_16_fu_1710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_16_fu_1716_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln841_11_fu_1724_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_34_fu_1736_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool_window_V_35_fu_1744_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1651_17_fu_1751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_17_fu_1757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_17_fu_1763_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln841_12_fu_1771_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_36_fu_1783_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool_window_V_37_fu_1791_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1651_18_fu_1798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_18_fu_1804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_18_fu_1810_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln841_13_fu_1818_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_38_fu_1830_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool_window_V_39_fu_1838_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1651_19_fu_1845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_19_fu_1851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_19_fu_1857_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln841_14_fu_1865_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_40_fu_1877_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool_window_V_41_fu_1885_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1651_20_fu_1892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_20_fu_1898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_20_fu_1904_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln841_15_fu_1912_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_42_fu_1924_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool_window_V_43_fu_1932_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1651_21_fu_1939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_21_fu_1945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_21_fu_1951_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln841_16_fu_1959_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_44_fu_1971_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool_window_V_45_fu_1979_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1651_22_fu_1986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_22_fu_1992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_22_fu_1998_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln841_17_fu_2006_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_46_fu_2018_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool_window_V_47_fu_2026_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1651_23_fu_2033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_23_fu_2039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_23_fu_2045_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln837_18_fu_2014_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_17_fu_1967_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_16_fu_1920_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_15_fu_1873_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_14_fu_1826_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_13_fu_1779_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_12_fu_1732_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_11_fu_1685_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_10_fu_1638_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_9_fu_1591_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_8_fu_1544_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_7_fu_1497_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_6_fu_1450_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_5_fu_1403_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_4_fu_1356_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_3_fu_1309_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_2_fu_1262_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_1_fu_1215_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_fu_1168_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln137_3_fu_1121_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln137_2_fu_1074_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln137_1_fu_1027_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln137_fu_980_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln161_s_fu_2053_p26 : STD_LOGIC_VECTOR (377 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_211 : BOOLEAN;
    signal ap_condition_305 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_storemerge_reg_309_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_211)) then
                if (((icmp_ln165_fu_644_p2 = ap_const_lv1_1) and (icmp_ln185_fu_616_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_storemerge_reg_309 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_storemerge_reg_309 <= ap_phi_reg_pp0_iter0_storemerge_reg_309;
                end if;
            end if; 
        end if;
    end process;

    i_iw_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_iw_fu_196 <= ap_const_lv2_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln185_fu_616_p2 = ap_const_lv1_0))) then 
                i_iw_fu_196 <= i_iw_2_fu_622_p2;
            end if; 
        end if;
    end process;

    pX_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_305)) then
                if ((icmp_ln165_fu_644_p2 = ap_const_lv1_1)) then 
                    pX <= ap_const_lv32_0;
                elsif ((icmp_ln165_fu_644_p2 = ap_const_lv1_0)) then 
                    pX <= add_ln165_fu_638_p2;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0_0_0183_fu_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0_0_0_0_0183_fu_200 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0_0_0_0_0183_fu_200 <= trunc_ln187_reg_2540;
            end if; 
        end if;
    end process;

    p_0_10_0_0_0213_fu_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0_10_0_0_0213_fu_240 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0_10_0_0_0213_fu_240 <= trunc_ln187_11_reg_2612;
            end if; 
        end if;
    end process;

    p_0_11_0_0_0216_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0_11_0_0_0216_fu_244 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0_11_0_0_0216_fu_244 <= trunc_ln187_12_reg_2618;
            end if; 
        end if;
    end process;

    p_0_12_0_0_0219_fu_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0_12_0_0_0219_fu_248 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0_12_0_0_0219_fu_248 <= trunc_ln187_13_reg_2624;
            end if; 
        end if;
    end process;

    p_0_13_0_0_0222_fu_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0_13_0_0_0222_fu_252 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0_13_0_0_0222_fu_252 <= trunc_ln187_14_reg_2630;
            end if; 
        end if;
    end process;

    p_0_14_0_0_0225_fu_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0_14_0_0_0225_fu_256 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0_14_0_0_0225_fu_256 <= trunc_ln187_15_reg_2636;
            end if; 
        end if;
    end process;

    p_0_15_0_0_0228_fu_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0_15_0_0_0228_fu_260 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0_15_0_0_0228_fu_260 <= trunc_ln187_16_reg_2642;
            end if; 
        end if;
    end process;

    p_0_16_0_0_0231_fu_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0_16_0_0_0231_fu_264 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0_16_0_0_0231_fu_264 <= trunc_ln187_17_reg_2648;
            end if; 
        end if;
    end process;

    p_0_17_0_0_0234_fu_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0_17_0_0_0234_fu_268 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0_17_0_0_0234_fu_268 <= trunc_ln187_18_reg_2654;
            end if; 
        end if;
    end process;

    p_0_18_0_0_0237_fu_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0_18_0_0_0237_fu_272 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0_18_0_0_0237_fu_272 <= trunc_ln187_19_reg_2660;
            end if; 
        end if;
    end process;

    p_0_19_0_0_0240_fu_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0_19_0_0_0240_fu_276 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0_19_0_0_0240_fu_276 <= trunc_ln187_20_reg_2666;
            end if; 
        end if;
    end process;

    p_0_1_0_0_0186_fu_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0_1_0_0_0186_fu_204 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0_1_0_0_0186_fu_204 <= trunc_ln187_2_reg_2558;
            end if; 
        end if;
    end process;

    p_0_20_0_0_0243_fu_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0_20_0_0_0243_fu_280 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0_20_0_0_0243_fu_280 <= trunc_ln187_21_reg_2672;
            end if; 
        end if;
    end process;

    p_0_21_0_0_0246_fu_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0_21_0_0_0246_fu_284 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0_21_0_0_0246_fu_284 <= trunc_ln187_22_reg_2678;
            end if; 
        end if;
    end process;

    p_0_22_0_0_0249_fu_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0_22_0_0_0249_fu_288 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0_22_0_0_0249_fu_288 <= trunc_ln187_s_reg_2546;
            end if; 
        end if;
    end process;

    p_0_23_0_0_0252_fu_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0_23_0_0_0252_fu_292 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0_23_0_0_0252_fu_292 <= trunc_ln187_1_reg_2552;
            end if; 
        end if;
    end process;

    p_0_2_0_0_0189_fu_208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0_2_0_0_0189_fu_208 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0_2_0_0_0189_fu_208 <= trunc_ln187_3_reg_2564;
            end if; 
        end if;
    end process;

    p_0_3_0_0_0192_fu_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0_3_0_0_0192_fu_212 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0_3_0_0_0192_fu_212 <= trunc_ln187_4_reg_2570;
            end if; 
        end if;
    end process;

    p_0_4_0_0_0195_fu_216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0_4_0_0_0195_fu_216 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0_4_0_0_0195_fu_216 <= trunc_ln187_5_reg_2576;
            end if; 
        end if;
    end process;

    p_0_5_0_0_0198_fu_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0_5_0_0_0198_fu_220 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0_5_0_0_0198_fu_220 <= trunc_ln187_6_reg_2582;
            end if; 
        end if;
    end process;

    p_0_6_0_0_0201_fu_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0_6_0_0_0201_fu_224 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0_6_0_0_0201_fu_224 <= trunc_ln187_7_reg_2588;
            end if; 
        end if;
    end process;

    p_0_7_0_0_0204_fu_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0_7_0_0_0204_fu_228 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0_7_0_0_0204_fu_228 <= trunc_ln187_8_reg_2594;
            end if; 
        end if;
    end process;

    p_0_8_0_0_0207_fu_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0_8_0_0_0207_fu_232 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0_8_0_0_0207_fu_232 <= trunc_ln187_9_reg_2600;
            end if; 
        end if;
    end process;

    p_0_9_0_0_0210_fu_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0_9_0_0_0210_fu_236 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0_9_0_0_0210_fu_236 <= trunc_ln187_10_reg_2606;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln185_reg_2527 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln145_reg_2684 <= and_ln145_fu_911_p2;
                trunc_ln187_10_reg_2606 <= layer12_out_dout(59 downto 54);
                trunc_ln187_11_reg_2612 <= layer12_out_dout(65 downto 60);
                trunc_ln187_12_reg_2618 <= layer12_out_dout(71 downto 66);
                trunc_ln187_13_reg_2624 <= layer12_out_dout(77 downto 72);
                trunc_ln187_14_reg_2630 <= layer12_out_dout(83 downto 78);
                trunc_ln187_15_reg_2636 <= layer12_out_dout(89 downto 84);
                trunc_ln187_16_reg_2642 <= layer12_out_dout(95 downto 90);
                trunc_ln187_17_reg_2648 <= layer12_out_dout(101 downto 96);
                trunc_ln187_18_reg_2654 <= layer12_out_dout(107 downto 102);
                trunc_ln187_19_reg_2660 <= layer12_out_dout(113 downto 108);
                trunc_ln187_1_reg_2552 <= layer12_out_dout(143 downto 138);
                trunc_ln187_20_reg_2666 <= layer12_out_dout(119 downto 114);
                trunc_ln187_21_reg_2672 <= layer12_out_dout(125 downto 120);
                trunc_ln187_22_reg_2678 <= layer12_out_dout(131 downto 126);
                trunc_ln187_2_reg_2558 <= layer12_out_dout(11 downto 6);
                trunc_ln187_3_reg_2564 <= layer12_out_dout(17 downto 12);
                trunc_ln187_4_reg_2570 <= layer12_out_dout(23 downto 18);
                trunc_ln187_5_reg_2576 <= layer12_out_dout(29 downto 24);
                trunc_ln187_6_reg_2582 <= layer12_out_dout(35 downto 30);
                trunc_ln187_7_reg_2588 <= layer12_out_dout(41 downto 36);
                trunc_ln187_8_reg_2594 <= layer12_out_dout(47 downto 42);
                trunc_ln187_9_reg_2600 <= layer12_out_dout(53 downto 48);
                trunc_ln187_reg_2540 <= trunc_ln187_fu_667_p1;
                trunc_ln187_s_reg_2546 <= layer12_out_dout(137 downto 132);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln185_fu_616_p2 = ap_const_lv1_0))) then
                icmp_ln145_1_reg_2531 <= icmp_ln145_1_fu_632_p2;
                icmp_ln165_reg_2536 <= icmp_ln165_fu_644_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln185_reg_2527 <= icmp_ln185_fu_616_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap <= p_0_23_0_0_0252_fu_292;
                p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1 <= p_0_22_0_0_0249_fu_288;
                p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10 <= p_0_13_0_0_0222_fu_252;
                p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11 <= p_0_12_0_0_0219_fu_248;
                p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12 <= p_0_11_0_0_0216_fu_244;
                p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13 <= p_0_10_0_0_0213_fu_240;
                p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14 <= p_0_9_0_0_0210_fu_236;
                p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15 <= p_0_8_0_0_0207_fu_232;
                p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16 <= p_0_7_0_0_0204_fu_228;
                p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17 <= p_0_6_0_0_0201_fu_224;
                p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18 <= p_0_5_0_0_0198_fu_220;
                p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19 <= p_0_4_0_0_0195_fu_216;
                p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2 <= p_0_21_0_0_0246_fu_284;
                p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20 <= p_0_3_0_0_0192_fu_212;
                p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21 <= p_0_2_0_0_0189_fu_208;
                p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22 <= p_0_1_0_0_0186_fu_204;
                p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23 <= p_0_0_0_0_0183_fu_200;
                p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3 <= p_0_20_0_0_0243_fu_280;
                p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4 <= p_0_19_0_0_0240_fu_276;
                p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5 <= p_0_18_0_0_0237_fu_272;
                p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6 <= p_0_17_0_0_0234_fu_268;
                p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7 <= p_0_16_0_0_0231_fu_264;
                p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8 <= p_0_15_0_0_0228_fu_260;
                p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9 <= p_0_14_0_0_0225_fu_256;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                sX <= ap_phi_mux_storemerge_phi_fu_313_p4;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, icmp_ln185_fu_616_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln185_fu_616_p2 = ap_const_lv1_1))) and not(((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln185_fu_616_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln165_fu_638_p2 <= std_logic_vector(unsigned(pX) + unsigned(ap_const_lv32_1));
    add_ln172_fu_924_p2 <= std_logic_vector(unsigned(sX) + unsigned(select_ln172_fu_916_p3));
    and_ln145_fu_911_p2 <= (icmp_ln145_fu_905_p2 and icmp_ln145_1_reg_2531);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state5 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg)
    begin
        if (((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(layer12_out_empty_n, layer13_out_full_n, ap_enable_reg_pp0_iter1, icmp_ln185_reg_2527, ap_enable_reg_pp0_iter2, and_ln145_reg_2684)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (layer13_out_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln145_reg_2684)) or ((icmp_ln185_reg_2527 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (layer12_out_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(layer12_out_empty_n, layer13_out_full_n, ap_enable_reg_pp0_iter1, icmp_ln185_reg_2527, ap_enable_reg_pp0_iter2, and_ln145_reg_2684)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (layer13_out_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln145_reg_2684)) or ((icmp_ln185_reg_2527 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (layer12_out_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(layer12_out_empty_n, layer13_out_full_n, ap_enable_reg_pp0_iter1, icmp_ln185_reg_2527, ap_enable_reg_pp0_iter2, and_ln145_reg_2684)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (layer13_out_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln145_reg_2684)) or ((icmp_ln185_reg_2527 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (layer12_out_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(layer12_out_empty_n, icmp_ln185_reg_2527)
    begin
                ap_block_state3_pp0_stage0_iter1 <= ((icmp_ln185_reg_2527 = ap_const_lv1_0) and (layer12_out_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage0_iter2_assign_proc : process(layer13_out_full_n, and_ln145_reg_2684)
    begin
                ap_block_state4_pp0_stage0_iter2 <= ((layer13_out_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln145_reg_2684));
    end process;


    ap_condition_211_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
                ap_condition_211 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_305_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln185_fu_616_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
                ap_condition_305 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln185_fu_616_p2 = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln185_fu_616_p2)
    begin
        if ((icmp_ln185_fu_616_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_storemerge_phi_fu_313_p4_assign_proc : process(icmp_ln185_reg_2527, icmp_ln165_reg_2536, add_ln172_fu_924_p2, ap_phi_reg_pp0_iter1_storemerge_reg_309)
    begin
        if (((icmp_ln185_reg_2527 = ap_const_lv1_0) and (icmp_ln165_reg_2536 = ap_const_lv1_0))) then 
            ap_phi_mux_storemerge_phi_fu_313_p4 <= add_ln172_fu_924_p2;
        else 
            ap_phi_mux_storemerge_phi_fu_313_p4 <= ap_phi_reg_pp0_iter1_storemerge_reg_309;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_storemerge_reg_309 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_ready <= internal_ap_ready;
    i_iw_2_fu_622_p2 <= std_logic_vector(unsigned(i_iw_fu_196) + unsigned(ap_const_lv2_1));
    icmp_ln145_1_fu_632_p2 <= "1" when (signed(pX) > signed(ap_const_lv32_0)) else "0";
    icmp_ln145_fu_905_p2 <= "1" when (sX = ap_const_lv32_1) else "0";
    icmp_ln1651_10_fu_1422_p2 <= "1" when (unsigned(pool_window_V_20_fu_1407_p3) < unsigned(pool_window_V_21_fu_1415_p3)) else "0";
    icmp_ln1651_11_fu_1469_p2 <= "1" when (unsigned(pool_window_V_22_fu_1454_p3) < unsigned(pool_window_V_23_fu_1462_p3)) else "0";
    icmp_ln1651_12_fu_1516_p2 <= "1" when (unsigned(pool_window_V_24_fu_1501_p3) < unsigned(pool_window_V_25_fu_1509_p3)) else "0";
    icmp_ln1651_13_fu_1563_p2 <= "1" when (unsigned(pool_window_V_26_fu_1548_p3) < unsigned(pool_window_V_27_fu_1556_p3)) else "0";
    icmp_ln1651_14_fu_1610_p2 <= "1" when (unsigned(pool_window_V_28_fu_1595_p3) < unsigned(pool_window_V_29_fu_1603_p3)) else "0";
    icmp_ln1651_15_fu_1657_p2 <= "1" when (unsigned(pool_window_V_30_fu_1642_p3) < unsigned(pool_window_V_31_fu_1650_p3)) else "0";
    icmp_ln1651_16_fu_1704_p2 <= "1" when (unsigned(pool_window_V_32_fu_1689_p3) < unsigned(pool_window_V_33_fu_1697_p3)) else "0";
    icmp_ln1651_17_fu_1751_p2 <= "1" when (unsigned(pool_window_V_34_fu_1736_p3) < unsigned(pool_window_V_35_fu_1744_p3)) else "0";
    icmp_ln1651_18_fu_1798_p2 <= "1" when (unsigned(pool_window_V_36_fu_1783_p3) < unsigned(pool_window_V_37_fu_1791_p3)) else "0";
    icmp_ln1651_19_fu_1845_p2 <= "1" when (unsigned(pool_window_V_38_fu_1830_p3) < unsigned(pool_window_V_39_fu_1838_p3)) else "0";
    icmp_ln1651_1_fu_999_p2 <= "1" when (unsigned(pool_window_V_2_fu_984_p3) < unsigned(pool_window_V_3_fu_992_p3)) else "0";
    icmp_ln1651_20_fu_1892_p2 <= "1" when (unsigned(pool_window_V_40_fu_1877_p3) < unsigned(pool_window_V_41_fu_1885_p3)) else "0";
    icmp_ln1651_21_fu_1939_p2 <= "1" when (unsigned(pool_window_V_42_fu_1924_p3) < unsigned(pool_window_V_43_fu_1932_p3)) else "0";
    icmp_ln1651_22_fu_1986_p2 <= "1" when (unsigned(pool_window_V_44_fu_1971_p3) < unsigned(pool_window_V_45_fu_1979_p3)) else "0";
    icmp_ln1651_23_fu_2033_p2 <= "1" when (unsigned(pool_window_V_46_fu_2018_p3) < unsigned(pool_window_V_47_fu_2026_p3)) else "0";
    icmp_ln1651_2_fu_1046_p2 <= "1" when (unsigned(pool_window_V_4_fu_1031_p3) < unsigned(pool_window_V_5_fu_1039_p3)) else "0";
    icmp_ln1651_3_fu_1093_p2 <= "1" when (unsigned(pool_window_V_6_fu_1078_p3) < unsigned(pool_window_V_7_fu_1086_p3)) else "0";
    icmp_ln1651_4_fu_1140_p2 <= "1" when (unsigned(pool_window_V_8_fu_1125_p3) < unsigned(pool_window_V_9_fu_1133_p3)) else "0";
    icmp_ln1651_5_fu_1187_p2 <= "1" when (unsigned(pool_window_V_10_fu_1172_p3) < unsigned(pool_window_V_11_fu_1180_p3)) else "0";
    icmp_ln1651_6_fu_1234_p2 <= "1" when (unsigned(pool_window_V_12_fu_1219_p3) < unsigned(pool_window_V_13_fu_1227_p3)) else "0";
    icmp_ln1651_7_fu_1281_p2 <= "1" when (unsigned(pool_window_V_14_fu_1266_p3) < unsigned(pool_window_V_15_fu_1274_p3)) else "0";
    icmp_ln1651_8_fu_1328_p2 <= "1" when (unsigned(pool_window_V_16_fu_1313_p3) < unsigned(pool_window_V_17_fu_1321_p3)) else "0";
    icmp_ln1651_9_fu_1375_p2 <= "1" when (unsigned(pool_window_V_18_fu_1360_p3) < unsigned(pool_window_V_19_fu_1368_p3)) else "0";
    icmp_ln1651_fu_952_p2 <= "1" when (unsigned(pool_window_V_fu_937_p3) < unsigned(pool_window_V_1_fu_945_p3)) else "0";
    icmp_ln165_fu_644_p2 <= "1" when (add_ln165_fu_638_p2 = ap_const_lv32_2) else "0";
    icmp_ln185_fu_616_p2 <= "1" when (i_iw_fu_196 = ap_const_lv2_2) else "0";

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    layer12_out_blk_n_assign_proc : process(layer12_out_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln185_reg_2527)
    begin
        if (((icmp_ln185_reg_2527 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer12_out_blk_n <= layer12_out_empty_n;
        else 
            layer12_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    layer12_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln185_reg_2527, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln185_reg_2527 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer12_out_read <= ap_const_logic_1;
        else 
            layer12_out_read <= ap_const_logic_0;
        end if; 
    end process;


    layer13_out_blk_n_assign_proc : process(layer13_out_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, and_ln145_reg_2684)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_lv1_1 = and_ln145_reg_2684))) then 
            layer13_out_blk_n <= layer13_out_full_n;
        else 
            layer13_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer13_out_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln161_s_fu_2053_p26),384));

    layer13_out_write_assign_proc : process(ap_enable_reg_pp0_iter2, and_ln145_reg_2684, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln145_reg_2684))) then 
            layer13_out_write <= ap_const_logic_1;
        else 
            layer13_out_write <= ap_const_logic_0;
        end if; 
    end process;

    or_ln161_s_fu_2053_p26 <= ((((((((((((((((((((((((select_ln65_23_fu_2045_p3 & ap_const_lv1_0) & zext_ln837_18_fu_2014_p1) & zext_ln837_17_fu_1967_p1) & zext_ln837_16_fu_1920_p1) & zext_ln837_15_fu_1873_p1) & zext_ln837_14_fu_1826_p1) & zext_ln837_13_fu_1779_p1) & zext_ln837_12_fu_1732_p1) & zext_ln837_11_fu_1685_p1) & zext_ln837_10_fu_1638_p1) & zext_ln837_9_fu_1591_p1) & zext_ln837_8_fu_1544_p1) & zext_ln837_7_fu_1497_p1) & zext_ln837_6_fu_1450_p1) & zext_ln837_5_fu_1403_p1) & zext_ln837_4_fu_1356_p1) & zext_ln837_3_fu_1309_p1) & zext_ln837_2_fu_1262_p1) & zext_ln837_1_fu_1215_p1) & zext_ln837_fu_1168_p1) & zext_ln137_3_fu_1121_p1) & zext_ln137_2_fu_1074_p1) & zext_ln137_1_fu_1027_p1) & zext_ln137_fu_980_p1);
    pool_window_V_10_fu_1172_p3 <= (p_0_5_0_0_0198_fu_220 & ap_const_lv3_0);
    pool_window_V_11_fu_1180_p3 <= (trunc_ln187_6_reg_2582 & ap_const_lv3_0);
    pool_window_V_12_fu_1219_p3 <= (p_0_6_0_0_0201_fu_224 & ap_const_lv3_0);
    pool_window_V_13_fu_1227_p3 <= (trunc_ln187_7_reg_2588 & ap_const_lv3_0);
    pool_window_V_14_fu_1266_p3 <= (p_0_7_0_0_0204_fu_228 & ap_const_lv3_0);
    pool_window_V_15_fu_1274_p3 <= (trunc_ln187_8_reg_2594 & ap_const_lv3_0);
    pool_window_V_16_fu_1313_p3 <= (p_0_8_0_0_0207_fu_232 & ap_const_lv3_0);
    pool_window_V_17_fu_1321_p3 <= (trunc_ln187_9_reg_2600 & ap_const_lv3_0);
    pool_window_V_18_fu_1360_p3 <= (p_0_9_0_0_0210_fu_236 & ap_const_lv3_0);
    pool_window_V_19_fu_1368_p3 <= (trunc_ln187_10_reg_2606 & ap_const_lv3_0);
    pool_window_V_1_fu_945_p3 <= (trunc_ln187_reg_2540 & ap_const_lv3_0);
    pool_window_V_20_fu_1407_p3 <= (p_0_10_0_0_0213_fu_240 & ap_const_lv3_0);
    pool_window_V_21_fu_1415_p3 <= (trunc_ln187_11_reg_2612 & ap_const_lv3_0);
    pool_window_V_22_fu_1454_p3 <= (p_0_11_0_0_0216_fu_244 & ap_const_lv3_0);
    pool_window_V_23_fu_1462_p3 <= (trunc_ln187_12_reg_2618 & ap_const_lv3_0);
    pool_window_V_24_fu_1501_p3 <= (p_0_12_0_0_0219_fu_248 & ap_const_lv3_0);
    pool_window_V_25_fu_1509_p3 <= (trunc_ln187_13_reg_2624 & ap_const_lv3_0);
    pool_window_V_26_fu_1548_p3 <= (p_0_13_0_0_0222_fu_252 & ap_const_lv3_0);
    pool_window_V_27_fu_1556_p3 <= (trunc_ln187_14_reg_2630 & ap_const_lv3_0);
    pool_window_V_28_fu_1595_p3 <= (p_0_14_0_0_0225_fu_256 & ap_const_lv3_0);
    pool_window_V_29_fu_1603_p3 <= (trunc_ln187_15_reg_2636 & ap_const_lv3_0);
    pool_window_V_2_fu_984_p3 <= (p_0_1_0_0_0186_fu_204 & ap_const_lv3_0);
    pool_window_V_30_fu_1642_p3 <= (p_0_15_0_0_0228_fu_260 & ap_const_lv3_0);
    pool_window_V_31_fu_1650_p3 <= (trunc_ln187_16_reg_2642 & ap_const_lv3_0);
    pool_window_V_32_fu_1689_p3 <= (p_0_16_0_0_0231_fu_264 & ap_const_lv3_0);
    pool_window_V_33_fu_1697_p3 <= (trunc_ln187_17_reg_2648 & ap_const_lv3_0);
    pool_window_V_34_fu_1736_p3 <= (p_0_17_0_0_0234_fu_268 & ap_const_lv3_0);
    pool_window_V_35_fu_1744_p3 <= (trunc_ln187_18_reg_2654 & ap_const_lv3_0);
    pool_window_V_36_fu_1783_p3 <= (p_0_18_0_0_0237_fu_272 & ap_const_lv3_0);
    pool_window_V_37_fu_1791_p3 <= (trunc_ln187_19_reg_2660 & ap_const_lv3_0);
    pool_window_V_38_fu_1830_p3 <= (p_0_19_0_0_0240_fu_276 & ap_const_lv3_0);
    pool_window_V_39_fu_1838_p3 <= (trunc_ln187_20_reg_2666 & ap_const_lv3_0);
    pool_window_V_3_fu_992_p3 <= (trunc_ln187_2_reg_2558 & ap_const_lv3_0);
    pool_window_V_40_fu_1877_p3 <= (p_0_20_0_0_0243_fu_280 & ap_const_lv3_0);
    pool_window_V_41_fu_1885_p3 <= (trunc_ln187_21_reg_2672 & ap_const_lv3_0);
    pool_window_V_42_fu_1924_p3 <= (p_0_21_0_0_0246_fu_284 & ap_const_lv3_0);
    pool_window_V_43_fu_1932_p3 <= (trunc_ln187_22_reg_2678 & ap_const_lv3_0);
    pool_window_V_44_fu_1971_p3 <= (p_0_22_0_0_0249_fu_288 & ap_const_lv3_0);
    pool_window_V_45_fu_1979_p3 <= (trunc_ln187_s_reg_2546 & ap_const_lv3_0);
    pool_window_V_46_fu_2018_p3 <= (p_0_23_0_0_0252_fu_292 & ap_const_lv3_0);
    pool_window_V_47_fu_2026_p3 <= (trunc_ln187_1_reg_2552 & ap_const_lv3_0);
    pool_window_V_4_fu_1031_p3 <= (p_0_2_0_0_0189_fu_208 & ap_const_lv3_0);
    pool_window_V_5_fu_1039_p3 <= (trunc_ln187_3_reg_2564 & ap_const_lv3_0);
    pool_window_V_6_fu_1078_p3 <= (p_0_3_0_0_0192_fu_212 & ap_const_lv3_0);
    pool_window_V_7_fu_1086_p3 <= (trunc_ln187_4_reg_2570 & ap_const_lv3_0);
    pool_window_V_8_fu_1125_p3 <= (p_0_4_0_0_0195_fu_216 & ap_const_lv3_0);
    pool_window_V_9_fu_1133_p3 <= (trunc_ln187_5_reg_2576 & ap_const_lv3_0);
    pool_window_V_fu_937_p3 <= (p_0_0_0_0_0183_fu_200 & ap_const_lv3_0);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    res_pack_data_1_fu_1019_p3 <= (select_ln65_1_fu_1011_p3 & ap_const_lv1_0);
    res_pack_data_2_fu_1066_p3 <= (select_ln65_2_fu_1058_p3 & ap_const_lv1_0);
    res_pack_data_3_fu_1113_p3 <= (select_ln65_3_fu_1105_p3 & ap_const_lv1_0);
    res_pack_data_fu_972_p3 <= (select_ln65_fu_964_p3 & ap_const_lv1_0);
    select_ln172_fu_916_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln145_fu_905_p2(0) = '1') else 
        ap_const_lv32_1;
    select_ln65_10_fu_1434_p3 <= 
        pool_window_V_20_fu_1407_p3 when (xor_ln1651_10_fu_1428_p2(0) = '1') else 
        pool_window_V_21_fu_1415_p3;
    select_ln65_11_fu_1481_p3 <= 
        pool_window_V_22_fu_1454_p3 when (xor_ln1651_11_fu_1475_p2(0) = '1') else 
        pool_window_V_23_fu_1462_p3;
    select_ln65_12_fu_1528_p3 <= 
        pool_window_V_24_fu_1501_p3 when (xor_ln1651_12_fu_1522_p2(0) = '1') else 
        pool_window_V_25_fu_1509_p3;
    select_ln65_13_fu_1575_p3 <= 
        pool_window_V_26_fu_1548_p3 when (xor_ln1651_13_fu_1569_p2(0) = '1') else 
        pool_window_V_27_fu_1556_p3;
    select_ln65_14_fu_1622_p3 <= 
        pool_window_V_28_fu_1595_p3 when (xor_ln1651_14_fu_1616_p2(0) = '1') else 
        pool_window_V_29_fu_1603_p3;
    select_ln65_15_fu_1669_p3 <= 
        pool_window_V_30_fu_1642_p3 when (xor_ln1651_15_fu_1663_p2(0) = '1') else 
        pool_window_V_31_fu_1650_p3;
    select_ln65_16_fu_1716_p3 <= 
        pool_window_V_32_fu_1689_p3 when (xor_ln1651_16_fu_1710_p2(0) = '1') else 
        pool_window_V_33_fu_1697_p3;
    select_ln65_17_fu_1763_p3 <= 
        pool_window_V_34_fu_1736_p3 when (xor_ln1651_17_fu_1757_p2(0) = '1') else 
        pool_window_V_35_fu_1744_p3;
    select_ln65_18_fu_1810_p3 <= 
        pool_window_V_36_fu_1783_p3 when (xor_ln1651_18_fu_1804_p2(0) = '1') else 
        pool_window_V_37_fu_1791_p3;
    select_ln65_19_fu_1857_p3 <= 
        pool_window_V_38_fu_1830_p3 when (xor_ln1651_19_fu_1851_p2(0) = '1') else 
        pool_window_V_39_fu_1838_p3;
    select_ln65_1_fu_1011_p3 <= 
        pool_window_V_2_fu_984_p3 when (xor_ln1651_1_fu_1005_p2(0) = '1') else 
        pool_window_V_3_fu_992_p3;
    select_ln65_20_fu_1904_p3 <= 
        pool_window_V_40_fu_1877_p3 when (xor_ln1651_20_fu_1898_p2(0) = '1') else 
        pool_window_V_41_fu_1885_p3;
    select_ln65_21_fu_1951_p3 <= 
        pool_window_V_42_fu_1924_p3 when (xor_ln1651_21_fu_1945_p2(0) = '1') else 
        pool_window_V_43_fu_1932_p3;
    select_ln65_22_fu_1998_p3 <= 
        pool_window_V_44_fu_1971_p3 when (xor_ln1651_22_fu_1992_p2(0) = '1') else 
        pool_window_V_45_fu_1979_p3;
    select_ln65_23_fu_2045_p3 <= 
        pool_window_V_46_fu_2018_p3 when (xor_ln1651_23_fu_2039_p2(0) = '1') else 
        pool_window_V_47_fu_2026_p3;
    select_ln65_2_fu_1058_p3 <= 
        pool_window_V_4_fu_1031_p3 when (xor_ln1651_2_fu_1052_p2(0) = '1') else 
        pool_window_V_5_fu_1039_p3;
    select_ln65_3_fu_1105_p3 <= 
        pool_window_V_6_fu_1078_p3 when (xor_ln1651_3_fu_1099_p2(0) = '1') else 
        pool_window_V_7_fu_1086_p3;
    select_ln65_4_fu_1152_p3 <= 
        pool_window_V_8_fu_1125_p3 when (xor_ln1651_4_fu_1146_p2(0) = '1') else 
        pool_window_V_9_fu_1133_p3;
    select_ln65_5_fu_1199_p3 <= 
        pool_window_V_10_fu_1172_p3 when (xor_ln1651_5_fu_1193_p2(0) = '1') else 
        pool_window_V_11_fu_1180_p3;
    select_ln65_6_fu_1246_p3 <= 
        pool_window_V_12_fu_1219_p3 when (xor_ln1651_6_fu_1240_p2(0) = '1') else 
        pool_window_V_13_fu_1227_p3;
    select_ln65_7_fu_1293_p3 <= 
        pool_window_V_14_fu_1266_p3 when (xor_ln1651_7_fu_1287_p2(0) = '1') else 
        pool_window_V_15_fu_1274_p3;
    select_ln65_8_fu_1340_p3 <= 
        pool_window_V_16_fu_1313_p3 when (xor_ln1651_8_fu_1334_p2(0) = '1') else 
        pool_window_V_17_fu_1321_p3;
    select_ln65_9_fu_1387_p3 <= 
        pool_window_V_18_fu_1360_p3 when (xor_ln1651_9_fu_1381_p2(0) = '1') else 
        pool_window_V_19_fu_1368_p3;
    select_ln65_fu_964_p3 <= 
        pool_window_V_fu_937_p3 when (xor_ln1651_fu_958_p2(0) = '1') else 
        pool_window_V_1_fu_945_p3;
    shl_ln841_10_fu_1677_p3 <= (select_ln65_15_fu_1669_p3 & ap_const_lv1_0);
    shl_ln841_11_fu_1724_p3 <= (select_ln65_16_fu_1716_p3 & ap_const_lv1_0);
    shl_ln841_12_fu_1771_p3 <= (select_ln65_17_fu_1763_p3 & ap_const_lv1_0);
    shl_ln841_13_fu_1818_p3 <= (select_ln65_18_fu_1810_p3 & ap_const_lv1_0);
    shl_ln841_14_fu_1865_p3 <= (select_ln65_19_fu_1857_p3 & ap_const_lv1_0);
    shl_ln841_15_fu_1912_p3 <= (select_ln65_20_fu_1904_p3 & ap_const_lv1_0);
    shl_ln841_16_fu_1959_p3 <= (select_ln65_21_fu_1951_p3 & ap_const_lv1_0);
    shl_ln841_17_fu_2006_p3 <= (select_ln65_22_fu_1998_p3 & ap_const_lv1_0);
    shl_ln841_1_fu_1207_p3 <= (select_ln65_5_fu_1199_p3 & ap_const_lv1_0);
    shl_ln841_2_fu_1254_p3 <= (select_ln65_6_fu_1246_p3 & ap_const_lv1_0);
    shl_ln841_3_fu_1301_p3 <= (select_ln65_7_fu_1293_p3 & ap_const_lv1_0);
    shl_ln841_4_fu_1348_p3 <= (select_ln65_8_fu_1340_p3 & ap_const_lv1_0);
    shl_ln841_5_fu_1395_p3 <= (select_ln65_9_fu_1387_p3 & ap_const_lv1_0);
    shl_ln841_6_fu_1442_p3 <= (select_ln65_10_fu_1434_p3 & ap_const_lv1_0);
    shl_ln841_7_fu_1489_p3 <= (select_ln65_11_fu_1481_p3 & ap_const_lv1_0);
    shl_ln841_8_fu_1536_p3 <= (select_ln65_12_fu_1528_p3 & ap_const_lv1_0);
    shl_ln841_9_fu_1583_p3 <= (select_ln65_13_fu_1575_p3 & ap_const_lv1_0);
    shl_ln841_s_fu_1630_p3 <= (select_ln65_14_fu_1622_p3 & ap_const_lv1_0);
    shl_ln_fu_1160_p3 <= (select_ln65_4_fu_1152_p3 & ap_const_lv1_0);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln187_fu_667_p1 <= layer12_out_dout(6 - 1 downto 0);
    xor_ln1651_10_fu_1428_p2 <= (icmp_ln1651_10_fu_1422_p2 xor ap_const_lv1_1);
    xor_ln1651_11_fu_1475_p2 <= (icmp_ln1651_11_fu_1469_p2 xor ap_const_lv1_1);
    xor_ln1651_12_fu_1522_p2 <= (icmp_ln1651_12_fu_1516_p2 xor ap_const_lv1_1);
    xor_ln1651_13_fu_1569_p2 <= (icmp_ln1651_13_fu_1563_p2 xor ap_const_lv1_1);
    xor_ln1651_14_fu_1616_p2 <= (icmp_ln1651_14_fu_1610_p2 xor ap_const_lv1_1);
    xor_ln1651_15_fu_1663_p2 <= (icmp_ln1651_15_fu_1657_p2 xor ap_const_lv1_1);
    xor_ln1651_16_fu_1710_p2 <= (icmp_ln1651_16_fu_1704_p2 xor ap_const_lv1_1);
    xor_ln1651_17_fu_1757_p2 <= (icmp_ln1651_17_fu_1751_p2 xor ap_const_lv1_1);
    xor_ln1651_18_fu_1804_p2 <= (icmp_ln1651_18_fu_1798_p2 xor ap_const_lv1_1);
    xor_ln1651_19_fu_1851_p2 <= (icmp_ln1651_19_fu_1845_p2 xor ap_const_lv1_1);
    xor_ln1651_1_fu_1005_p2 <= (icmp_ln1651_1_fu_999_p2 xor ap_const_lv1_1);
    xor_ln1651_20_fu_1898_p2 <= (icmp_ln1651_20_fu_1892_p2 xor ap_const_lv1_1);
    xor_ln1651_21_fu_1945_p2 <= (icmp_ln1651_21_fu_1939_p2 xor ap_const_lv1_1);
    xor_ln1651_22_fu_1992_p2 <= (icmp_ln1651_22_fu_1986_p2 xor ap_const_lv1_1);
    xor_ln1651_23_fu_2039_p2 <= (icmp_ln1651_23_fu_2033_p2 xor ap_const_lv1_1);
    xor_ln1651_2_fu_1052_p2 <= (icmp_ln1651_2_fu_1046_p2 xor ap_const_lv1_1);
    xor_ln1651_3_fu_1099_p2 <= (icmp_ln1651_3_fu_1093_p2 xor ap_const_lv1_1);
    xor_ln1651_4_fu_1146_p2 <= (icmp_ln1651_4_fu_1140_p2 xor ap_const_lv1_1);
    xor_ln1651_5_fu_1193_p2 <= (icmp_ln1651_5_fu_1187_p2 xor ap_const_lv1_1);
    xor_ln1651_6_fu_1240_p2 <= (icmp_ln1651_6_fu_1234_p2 xor ap_const_lv1_1);
    xor_ln1651_7_fu_1287_p2 <= (icmp_ln1651_7_fu_1281_p2 xor ap_const_lv1_1);
    xor_ln1651_8_fu_1334_p2 <= (icmp_ln1651_8_fu_1328_p2 xor ap_const_lv1_1);
    xor_ln1651_9_fu_1381_p2 <= (icmp_ln1651_9_fu_1375_p2 xor ap_const_lv1_1);
    xor_ln1651_fu_958_p2 <= (icmp_ln1651_fu_952_p2 xor ap_const_lv1_1);
    zext_ln137_1_fu_1027_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_1_fu_1019_p3),16));
    zext_ln137_2_fu_1074_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_2_fu_1066_p3),16));
    zext_ln137_3_fu_1121_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_3_fu_1113_p3),16));
    zext_ln137_fu_980_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_fu_972_p3),16));
    zext_ln837_10_fu_1638_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_s_fu_1630_p3),16));
    zext_ln837_11_fu_1685_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_10_fu_1677_p3),16));
    zext_ln837_12_fu_1732_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_11_fu_1724_p3),16));
    zext_ln837_13_fu_1779_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_12_fu_1771_p3),16));
    zext_ln837_14_fu_1826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_13_fu_1818_p3),16));
    zext_ln837_15_fu_1873_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_14_fu_1865_p3),16));
    zext_ln837_16_fu_1920_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_15_fu_1912_p3),16));
    zext_ln837_17_fu_1967_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_16_fu_1959_p3),16));
    zext_ln837_18_fu_2014_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_17_fu_2006_p3),16));
    zext_ln837_1_fu_1215_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_1_fu_1207_p3),16));
    zext_ln837_2_fu_1262_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_2_fu_1254_p3),16));
    zext_ln837_3_fu_1309_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_3_fu_1301_p3),16));
    zext_ln837_4_fu_1356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_4_fu_1348_p3),16));
    zext_ln837_5_fu_1403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_5_fu_1395_p3),16));
    zext_ln837_6_fu_1450_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_6_fu_1442_p3),16));
    zext_ln837_7_fu_1497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_7_fu_1489_p3),16));
    zext_ln837_8_fu_1544_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_8_fu_1536_p3),16));
    zext_ln837_9_fu_1591_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_9_fu_1583_p3),16));
    zext_ln837_fu_1168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_1160_p3),16));
end behav;
