[
    {
        "title": "Update Frequency-Directed Subpage Management for Mitigating Garbage Collection and DRAM Overheads.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3049113",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Random access memory[]Flash memories[]Performance evaluation[]Time factors[]Solid state drives[]DRAM chips[]Programming"
    },
    {
        "title": "Synchronization of Continuous Time and Discrete Events Simulation in SystemC.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3019204",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Synchronization[]Computational modeling[]Data models[]Kernel[]Adaptation models[]Tools[]Integrated circuit modeling"
    },
    {
        "title": "Automatic Design of Droplet-Based Microfluidic Ring Networks.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2997000",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Payloads[]Network topology[]Switches[]Biology[]Hydrodynamics[]Topology[]Standards"
    },
    {
        "title": "Optimizing Vertical Link Placement and Congestion Aware Dynamic Elevator Assignment for Partially Connected 3D-NoCs.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3038338",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "levators[]Three-dimensional displays[]Through-silicon vias[]Optimization[]Genetic algorithms[]Routing[]Silicon"
    },
    {
        "title": "An All-MOSFET Voltage Reference-Based PUF Featuring Low BER Sensitivity to VT Variations and 163 fJ/Bit in 180-nm CMOS.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3024884",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "MOSFET[]Sensitivity[]Reliability[]Bit error rate[]Temperature sensors[]Semiconductor device measurement[]Temperature measurement"
    },
    {
        "title": "FUNCODE: Effective Device-to-System Analysis of Field-Coupled Nanocomputing Circuit Designs.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3001389",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Perpendicular magnetic anisotropy[]Magnetic domains[]Clocks[]Magnetic circuits[]Magnetic domain walls[]Layout"
    },
    {
        "title": "A Modeling Attack Resistant Deception Technique for Securing Lightweight-PUF-Based Authentication.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3036807",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Protocols[]Authentication[]Hardware[]Integrated circuit modeling[]Resistance[]Physical unclonable function"
    },
    {
        "title": "DLUX: A LUT-Based Near-Bank Accelerator for Data Center Deep Learning Training Workloads.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3021336",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Training[]Table lookup[]Random access memory[]Bandwidth[]Layout[]Three-dimensional displays"
    },
    {
        "title": "Toward Hardware-Efficient Optical Neural Networks: Beyond FFT Architecture via Joint Learnability.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3027649",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Computer architecture[]Transmission line matrix methods[]Optical computing[]Optical fiber networks[]Hardware[]Neural networks[]Matrix decomposition"
    },
    {
        "title": "Semi-Analytical Path Delay Variation Model With Adjacent Gates Decorrelation for Subthreshold Circuits.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3015443",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Delays[]Logic gates[]Load modeling[]Correlation[]Computational modeling[]SPICE[]Threshold voltage"
    },
    {
        "title": "Editorial.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2021.3077341",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "null"
    },
    {
        "title": "Layerwise Buffer Voltage Scaling for Energy-Efficient Convolutional Neural Network.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2992527",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Bit error rate[]Random access memory[]System-on-chip[]Resilience[]Voltage control[]Moon[]Computer architecture"
    },
    {
        "title": "Defect-Oriented Test: Effectiveness in High Volume Manufacturing.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3001259",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Bridge circuits[]Transistors[]Bridges[]US Department of Transportation[]Integrated circuit interconnections[]Mathematical model"
    },
    {
        "title": "AirNN: A Featherweight Framework for Dynamic Input-Dependent Approximation of CNNs.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3033750",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Hardware[]Clustering algorithms[]Approximation algorithms[]Neurons[]Degradation[]Neural networks[]Inference algorithms"
    },
    {
        "title": "Power-Efficient Mapping of Large Applications on Modern Heterogeneous FPGAs.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3047722",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Field programmable gate arrays[]Design methodology[]Power dissipation[]CADCAM[]Routing[]Wires[]Design automation"
    },
    {
        "title": "CHANCE: Capacitor Charging Management Scheme in Energy Harvesting Systems.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3003295",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Task analysis[]Nonvolatile memory[]Energy consumption[]Capacitors[]Energy harvesting[]Random access memory[]Energy storage"
    },
    {
        "title": "A Compile-Time Framework for Tolerating Read Disturbance in STT-RAM.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3023666",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Random access memory[]Magnetic tunneling[]Error analysis[]Error correction codes[]Registers[]Optimization[]Reliability"
    },
    {
        "title": "A DAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3002546",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Routing[]Pins[]Wires[]Topology[]Timing[]Clustering algorithms[]Sun"
    },
    {
        "title": "An Overview of Hardware Security and Trust: Threats, Countermeasures, and Design Tools.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3047976",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Security[]Hardware[]Random access memory[]Design tools[]Tools[]Cryptography[]Trojan horses"
    },
    {
        "title": "Practical Attacks on Deep Neural Networks by Memory Trojaning.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2995347",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Trojan horses[]Hardware[]Integrated circuit modeling[]Computational modeling[]Security[]Payloads"
    },
    {
        "title": "OpenTimer v2: A New Parallel Incremental Timing Analysis Engine.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3007319",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Timing[]Logic gates[]Task analysis[]Tools[]Parallel processing[]Optimization[]Pins"
    },
    {
        "title": "Cpp-Taskflow: A General-Purpose Parallel Task Programming System at Scale.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3025075",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Task analysis[]Timing[]C++ languages[]Programming[]Libraries[]Parallel processing[]Heuristic algorithms"
    },
    {
        "title": "Allocation of Multibit Retention Flip-Flops for Power Gated Circuits: Algorithm-Design Unified Approach.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3013243",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Resource management[]Delays[]Latches[]Hardware design languages[]Clocks[]Power demand[]Logic gates"
    },
    {
        "title": "RxNN: A Framework for Evaluating Deep Neural Networks on Resistive Crossbars.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3000185",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Computational modeling[]Integrated circuit modeling[]Hardware[]Virtual machine monitors[]Biological neural networks[]Resistance[]Sensors"
    },
    {
        "title": "Attack-Aware Detection and Defense to Resist Adversarial Examples.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3033746",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Perturbation methods[]Feature extraction[]Detectors[]Neural networks[]Resists[]Security[]Computational modeling"
    },
    {
        "title": "Manufacturability Enhancement With Dummy via Insertion for DSA-MP Lithography Using Multiple BCP Materials.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2999922",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Color[]Layout[]Lithography[]Optimization[]Self-assembly[]Shape[]Adaptive optics"
    },
    {
        "title": "Efficient Layout Hotspot Detection via Binarized Residual Neural Network Ensemble.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3015918",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Neural networks[]Layout[]Computer architecture[]Machine learning[]Detectors[]Convolution[]Computational modeling"
    },
    {
        "title": "Sparse Tucker Tensor Decomposition on a Hybrid FPGA-CPU Platform.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3032626",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Tensors[]Matrix decomposition[]Field programmable gate arrays[]Sparse matrices[]Central Processing Unit[]Magnetic resonance imaging[]Hardware"
    },
    {
        "title": "AccuReD: High Accuracy Training of CNNs on ReRAM/GPU Heterogeneous 3-D Architecture.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3013194",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Computer architecture[]Training[]Three-dimensional displays[]Graphics processing units[]Acceleration[]Computational modeling[]Hardware"
    },
    {
        "title": "A Compact Gated-Synapse Model for Neuromorphic Circuits.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3028534",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Logic gates[]Integrated circuit modeling[]Computational modeling[]Neuromorphics[]Synapses[]Threshold voltage[]Transient analysis"
    },
    {
        "title": "Synthesis of Hidden State Transitions for Sequential Logic Locking.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2994259",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "ntegrated circuit modeling[]Electronics packaging[]Security[]Circuit faults[]Benchmark testing[]Logic gates"
    },
    {
        "title": "Increased Output Corruption and Structural Attack Resilience for SAT Attack Secure Logic Locking.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2988629",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "ntegrated circuits[]Resilience[]Logic gates[]Electronics packaging[]Table lookup[]Security[]Resistance"
    },
    {
        "title": "TritonRoute: The Open-Source Detailed Router.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3003234",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Routing[]Pins[]Databases[]Standards[]Benchmark testing[]Metals[]Tools"
    },
    {
        "title": "2Deep: Enhancing Side-Channel Attacks on Lattice-Based Key-Exchange via 2-D Deep Learning.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3038701",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Resistance[]Performance evaluation[]Deep learning[]Protocols[]Power measurement[]Side-channel attacks[]NIST"
    },
    {
        "title": "Splitter-Aware Multiterminal Routing With Length-Matching Constraint for RSFQ Circuits.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3042159",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Routing[]Logic gates[]Clocks[]Delays[]Receivers[]Power transmission lines[]Layout"
    },
    {
        "title": "Defending Hardware-Based Malware Detectors Against Adversarial Attacks.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3026960",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Malware[]Resists[]Hardware[]Program processors[]Detectors[]Generators"
    },
    {
        "title": "GPU-Accelerated Adaptive PCBSO Mode-Based Hybrid RLA for Sparse LU Factorization in Circuit Simulation.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3046572",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Graphics processing units[]Parallel processing[]Sparse matrices[]Transmission line matrix methods[]Kernel[]SPICE[]Numerical stability"
    },
    {
        "title": "Constraint Solving for Synthesis and Verification of Threshold Logic Circuits.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3015441",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Neural networks[]Logic circuits[]Logic gates[]Benchmark testing[]Boolean functions[]Cognition[]Scalability"
    },
    {
        "title": "SP&amp;R: SMT-Based Simultaneous Place-and-Route for Standard Cell Synthesis of Advanced Nodes.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3037885",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Routing[]Standards[]Computer architecture[]Microprocessors[]Optimization[]Layout[]Metals"
    },
    {
        "title": "Predictive Guardbanding: Program-Driven Timing Margin Reduction for GPUs.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2992684",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Graphics processing units[]Parallel architectures[]Energy conservation[]Power demand[]Multicore processing"
    },
    {
        "title": "Erratum to &quot;Predictive Guardbanding: Program-Driven Timing Margin Reduction for GPUs&quot;.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2021.3058491",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Graphics processing units[]Energy conservation[]Parallel architectures[]Power demand[]Multicore processing"
    },
    {
        "title": "Analog and Mixed-Signal IC Security via Sizing Camouflaging.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3011662",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "ntegrated circuits[]Transistors[]Reverse engineering[]Layout[]Logic gates[]Security[]Contacts"
    },
    {
        "title": "Contention-Aware Routing for Thermal-Reliable Optical Networks-on-Chip.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2994261",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Routing[]Optical switches[]Reliability[]Optical transmitters[]Optical receivers[]Optical fiber networks[]Optical buffering"
    },
    {
        "title": "OpenMPL: An Open-Source Layout Decomposer.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3042175",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Layout[]Color[]Optimization[]Clustering algorithms[]Backtracking[]Redundancy[]Lithography"
    },
    {
        "title": "Deep Learning Analysis for Split-Manufactured Layouts With Routing Perturbation.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3037297",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Layout[]Routing[]Pins[]Manufacturing[]Computer architecture[]Foundries[]Deep learning"
    },
    {
        "title": "Efficient and Accuracy-Ensured Waveform Compression for Transient Circuit Simulation.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3020496",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Transient analysis[]Quantization (signal)[]Integrated circuit modeling[]Computational modeling[]Prediction methods[]Data models[]Circuit simulation"
    },
    {
        "title": "iTRIM: I/O-Aware TRIM for Improving User Experience on Mobile Devices.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3027656",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Mobile handsets[]Performance evaluation[]Computer science[]Portable document format[]Delays[]File systems[]Data structures"
    },
    {
        "title": "OMNI: A Framework for Integrating Hardware and Software Optimizations for Sparse CNNs.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3023903",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Hardware[]Field programmable gate arrays[]Integrated circuit modeling[]Kernel[]Optimization[]Biological neural networks"
    },
    {
        "title": "Diagonal Matrix Regression Layer: Training Neural Networks on Resistive Crossbars With Interconnect Resistance Effect.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3021309",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Resistance[]Integrated circuit interconnections[]Virtual machine monitors[]Switches[]Neuromorphics[]Mathematical model[]Neural networks"
    },
    {
        "title": "Pin Assignment Optimization for Multi-2.5D FPGA-Based Systems With Time-Multiplexed I/Os.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3001392",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Field programmable gate arrays[]Pins[]Routing[]Time division multiplexing[]Optimization[]Wires"
    },
    {
        "title": "An LDE-Aware gm/ID-Based Hybrid Sizing Method for Analog Integrated Circuits.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3025068",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Optimization[]MOSFET[]Layout[]Mathematical model[]Analog circuits[]Integrated circuit modeling[]Evolutionary computation"
    },
    {
        "title": "iCheck: Progressive Checkpointing for Intermittent Systems.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3046571",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Capacitors[]Checkpointing[]Performance evaluation[]Hardware[]Memory management[]Monitoring[]Central Processing Unit"
    },
    {
        "title": "Thwarting All Logic Locking Attacks: Dishonest Oracle With Truly Random Logic Locking.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3029133",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Testing[]Security[]Foundries[]Frequency locked loops[]Hardware[]Fabrication"
    },
    {
        "title": "Chaotic Weights: A Novel Approach to Protect Intellectual Property of Deep Neural Networks.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3018403",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "ncryption[]Watermarking[]IP networks[]Neural networks[]Integrated circuit modeling[]Perturbation methods"
    },
    {
        "title": "Novel Guiding Template and Mask Assignment for DSA-MP Hybrid Lithography Using Multiple BCP Materials.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3033745",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Lithography[]Two dimensional displays[]Layout[]Shape[]Iris[]Backtracking"
    },
    {
        "title": "DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3003843",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Deep learning[]Optimization[]Graphics processing units[]Acceleration[]Very large scale integration[]Degradation[]Casting"
    },
    {
        "title": "Hard-ODT: Hardware-Friendly Online Decision Tree Learning Algorithm and System.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3043328",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Decision trees[]Learning systems[]Field programmable gate arrays[]Heuristic algorithms[]Hardware[]Vegetation[]Training"
    },
    {
        "title": "Rescuing RRAM-Based Computing From Static and Dynamic Faults.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3037316",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Resistance[]Kernel[]Fault tolerant systems[]Fault tolerance[]Reliability[]Quantization (signal)[]Electrodes"
    },
    {
        "title": "DCSA: Distributed Channel-Storage Architecture for Flow-Based Microfluidic Biochips.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2994267",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Mixers[]Valves[]Transportation[]Schedules[]Sequential analysis"
    },
    {
        "title": "Training Data Poisoning in ML-CAD: Backdooring DL-Based Lithographic Hotspot Detectors.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3024780",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Training data[]Training[]Detectors[]Machine learning[]Robustness[]Biological neural networks[]Solid modeling"
    },
    {
        "title": "Bias Busters: Robustifying DL-Based Lithographic Hotspot Detectors Against Backdooring Attacks.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3033749",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Training[]Training data[]Layout[]Robustness[]Detectors[]Solid modeling[]Lithography"
    },
    {
        "title": "DEPS: Exploiting a Dynamic Error Prechecking Scheme to Improve the Read Performance of SSD.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2994266",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Decoding[]Three-dimensional displays[]Parity check codes[]Registers[]Reliability[]Solid modeling[]Error correction codes"
    },
    {
        "title": "Board-Level Functional Fault Identification Using Streaming Data.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3031865",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Circuit faults[]Manufacturing[]Maintenance engineering[]Prediction algorithms[]Fault diagnosis[]Training[]Data models"
    },
    {
        "title": "Scalable Activation of Rare Triggers in Hardware Trojans by Repeated Maximal Clique Sampling.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3019984",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Trojan horses[]Test pattern generators[]Hardware[]Payloads[]Benchmark testing[]Logic testing"
    },
    {
        "title": "On-Chip Trust Evaluation Utilizing TDC-Based Parameter-Adjustable Security Primitive.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3035346",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Field programmable gate arrays[]System-on-chip[]Security[]Monitoring[]IP networks[]Hardware"
    },
    {
        "title": "Security-Driven Placement and Routing Tools for Electromagnetic Side-Channel Protection.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3024938",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Tools[]Routing[]Security[]Integrated circuits[]Registers[]Clocks[]Solid modeling"
    },
    {
        "title": "RANC: Reconfigurable Architecture for Neuromorphic Computing.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3038151",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Neurons[]Computer architecture[]Axons[]Hardware[]Neuromorphic engineering[]Field programmable gate arrays[]Emulation"
    },
    {
        "title": "A VHDL-Based Modeling Approach for Rapid Functional Simulation and Verification of Adiabatic Circuits.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3022334",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Adiabatic[]Integrated circuit modeling[]Logic gates[]Computational modeling[]Hardware design languages[]Encoding[]SPICE"
    },
    {
        "title": "TSV-Cluster Defect Tolerance Using Tree-Based Redundancy for Yield Improvement of 3-D ICs.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3021341",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Through-silicon vias[]Maintenance engineering[]Redundancy[]Fault tolerant systems[]Circuit faults[]Delays"
    },
    {
        "title": "A Scalable Buffer Queue Sizing Algorithm for Latency Insensitive Systems.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3040244",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Throughput[]Relays[]Clocks[]Optimization[]Integrated circuit interconnections[]Timing[]System-on-chip"
    },
    {
        "title": "Three-Input Gates for Logic Synthesis.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3032625",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Logic gates[]Inverters[]Encoding[]Logic functions[]Licenses[]Benchmark testing"
    },
    {
        "title": "DESCNet: Developing Efficient Scratchpad Memories for Capsule Network Hardware.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3030610",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Memory management[]Hardware[]System-on-chip[]Two dimensional displays[]Memory architecture[]Routing"
    },
    {
        "title": "PROWAVES: Proactive Runtime Wavelength Selection for Energy-Efficient Photonic NoCs.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3037327",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Optical waveguides[]Waveguide lasers[]Bandwidth[]Optical resonators[]Optical modulation[]Optical sensors[]Optical device fabrication"
    },
    {
        "title": "RTL to Transistor Level Power Modeling and Estimation Techniques for FPGA and ASIC: A Survey.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3003276",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Field programmable gate arrays[]Transistors[]Computer architecture[]Power demand[]Estimation[]Random access memory"
    },
    {
        "title": "A Cost-Effective TSV Repair Architecture for Clustered Faults in 3-D IC.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3025169",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Through-silicon vias[]Maintenance engineering[]Computer architecture[]Circuit faults[]Time division multiple access[]Routing[]Registers"
    },
    {
        "title": "A Design Framework for Invertible Logic.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3003906",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "ntegrated circuit modeling[]Computational modeling[]Logic gates[]Probabilistic logic[]Logic circuits[]Libraries[]Linear programming"
    },
    {
        "title": "The Science of Guessing in Collision-Optimized Divide-and-Conquer Attacks.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3031243",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Fault tolerance[]Fault tolerant systems[]FCC[]Cryptography[]Collision avoidance[]Complexity theory[]Registers"
    },
    {
        "title": "SNR-Centric Power Trace Extractors for Side-Channel Attacks.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3003849",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Signal to noise ratio[]Power demand[]Correlation[]Side-channel attacks[]Hamming weight[]Complexity theory"
    },
    {
        "title": "Information Entropy-Based Leakage Profiling.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3036810",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "ntropy[]Probability density function[]Integrated circuit modeling[]Side-channel attacks[]Estimation error[]Information entropy"
    },
    {
        "title": "Freezer: A Specialized NVM Backup Controller for Intermittently Powered Systems.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3025063",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Nonvolatile memory[]Hardware[]Registers[]Computer architecture[]Software[]Random access memory[]Energy harvesting"
    },
    {
        "title": "A Novel Memristive Chaotic Neuron Circuit and Its Application in Chaotic Neural Networks for Associative Memory.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3002568",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Neurons[]Biological neural networks[]Mathematical model[]Memristors[]Chaos[]Associative memory[]Synapses"
    },
    {
        "title": "Black-Box Test-Cost Reduction Based on Bayesian Network Models.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2994257",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Testing[]Manufacturing[]Bayes methods[]Integrated circuit modeling[]Greedy algorithms[]Adaptation models"
    },
    {
        "title": "DNN+NeuroSim V2.0: An End-to-End Benchmarking Framework for Compute-in-Memory Accelerators for On-Chip Training.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3043731",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Training[]Common Information Model (computing)[]System-on-chip[]Computer architecture[]Hardware[]Benchmark testing[]Integrated circuit modeling"
    },
    {
        "title": "SPICE Compact BJT, MOSFET, and JFET Models for ICs Simulation in the Wide Temperature Range (From -200 \u00b0C to +300 \u00b0C).",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3006044",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "ntegrated circuit modeling[]Temperature distribution[]Temperature measurement[]Standards[]Mathematical model[]MOSFET"
    },
    {
        "title": "Maximal Independent Fault Set for Gate-Exhaustive Faults.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3003289",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Circuit faults[]Logic gates[]Compaction[]Test pattern generators[]Measurement[]Benchmark testing[]Layout"
    },
    {
        "title": "PRESERVE: Static Test Compaction that Preserves Individual Numbers of Tests.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3005371",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Circuit faults[]Compaction[]Benchmark testing[]Test pattern generators[]Computational modeling[]Integrated circuit modeling[]Indexes"
    },
    {
        "title": "Padding of LFSR Seeds for Reduced Input Test Data Volume.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3011665",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Circuit faults[]Benchmark testing[]Test data compression[]System-on-chip[]Compaction[]Runtime[]Hardware"
    },
    {
        "title": "Storage-Based Built-In Self-Test for Gate-Exhaustive Faults.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3035133",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Circuit faults[]Silicon[]System-on-chip[]Logic gates[]Test pattern generators[]Built-in self-test[]Multiplexing"
    },
    {
        "title": "Hybrid Pass/Fail and Full Fail Data for Reduced Fail Data Volume.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3025091",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Circuit faults[]Data collection[]Integrated circuit modeling[]Test pattern generators[]Benchmark testing[]Electronic mail[]Compaction"
    },
    {
        "title": "Dynamic Radial Placement and Routing in Paper Microfluidics.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3036836",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Layout[]Reservoirs[]Routing[]Physical design[]Substrates[]Geometry[]COVID-19"
    },
    {
        "title": "Automated Design Space Exploration for Optimized Deployment of DNN on Arm Cortex-A CPUs.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3046568",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Optimization[]Convolution[]Neural networks[]Quantization (signal)[]Memory management[]Software[]Space exploration"
    },
    {
        "title": "VoltJockey: A New Dynamic Voltage Scaling-Based Fault Injection Attack on Intel SGX.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3024853",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Hardware[]Circuit faults[]Security[]Clocks[]Kernel[]Timing"
    },
    {
        "title": "Cheetah: An Accurate Assessment Mechanism and a High-Throughput Acceleration Architecture Oriented Toward Resource Efficiency.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3011650",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Computer architecture[]Throughput[]Pipelines[]Field programmable gate arrays[]Power demand[]Optimization[]Acceleration"
    },
    {
        "title": "Modeling Multiple-Input Switching in Timing Analysis Using Machine Learning.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3009624",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Delays[]Logic gates[]Integrated circuit modeling[]Analytical models[]Load modeling[]Computational modeling"
    },
    {
        "title": "Memristor-Based Edge Computing of ShuffleNetV2 for Image Classification.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3022970",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Memristors[]Biological neural networks[]Power demand[]Machine learning[]Edge computing[]Neurons[]Integrated circuit modeling"
    },
    {
        "title": "Investigating Frequency Scaling, Nonvolatile, and Hybrid Memory Technologies for On-Chip Routers to Support the Era of Dark Silicon.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3007555",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Silicon[]Random access memory[]Logic gates[]Nonvolatile memory[]System-on-chip[]Computer architecture[]Proposals"
    },
    {
        "title": "Power-Aware Runtime Scheduler for Mixed-Criticality Systems on Multicore Platform.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3033374",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Task analysis[]Power demand[]Runtime[]Multicore processing[]Timing[]Scheduling[]Vehicle dynamics"
    },
    {
        "title": "On Improving Hotspot Detection Through Synthetic Pattern-Based Database Enhancement.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2021.3049285",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Databases[]Feature extraction[]Layout[]Transforms[]Lithography[]Design for manufacture[]Image edge detection[]Pattern formation"
    },
    {
        "title": "WiND: An Efficient Post-Silicon Debug Strategy for Network on Chip.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3044897",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Wireless communication[]Circuit faults[]Computer bugs[]Fault detection[]Payloads[]Observability[]Bandwidth"
    },
    {
        "title": "READY: Reliability- and Deadline-Aware Power-Budgeting for Heterogeneous Multicore Systems.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3003288",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Task analysis[]Multicore processing[]Processor scheduling[]Real-time systems[]Reliability engineering[]Power demand"
    },
    {
        "title": "Post-Silicon Heat-Source Identification and Machine-Learning-Based Thermal Modeling Using Infrared Thermal Imaging.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3007541",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Heating systems[]Temperature sensors[]Solid modeling[]Temperature measurement[]Program processors"
    },
    {
        "title": "ORACALL: An Oracle-Based Attack on Cellular Automata Guided Logic Locking.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2021.3050035",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Computer architecture[]Microprocessors[]Automata[]Sequential circuits[]Additives[]IP networks[]Logic gates[]Security"
    },
    {
        "title": "A Computationally Efficient Tensor Regression Network-Based Modeling Attack on XOR Arbiter PUF and Its Variants.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3032624",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Tensors[]Computational modeling[]Integrated circuit modeling[]Machine learning[]Mathematical model[]Data models[]Training data"
    },
    {
        "title": "Recurrence in Dense-Time AMS Assertions.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3040259",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Semantics[]Clocks[]Tools[]Integrated circuit modeling[]Computational modeling[]Syntactics[]Real-time systems"
    },
    {
        "title": "Methodology for Distributed-ROM-Based Implementation of Finite State Machines.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3039913",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Table lookup[]Read only memory[]Multiplexing[]Field programmable gate arrays[]Encoding[]Optimization[]Logic functions"
    },
    {
        "title": "CNN-on-AWS: Efficient Allocation of Multikernel Applications on Multi-FPGA Platforms.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2994256",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Field programmable gate arrays[]Kernel[]Pipelines[]Resource management[]Data transfer[]Throughput[]Task analysis"
    },
    {
        "title": "Physically Unclonable and Reconfigurable Computing System (PURCS) for Hardware Security Applications.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2999907",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Logic gates[]Physical unclonable function[]Integrated circuits[]Hardware[]Authentication[]Table lookup"
    },
    {
        "title": "From IC Layout to Die Photograph: A CNN-Based Data-Driven Approach.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3015469",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Layout[]Integrated circuit modeling[]Fabrication[]Shape[]Computational modeling[]Lithography"
    },
    {
        "title": "How Secure Are Checkpoint-Based Defenses in Digital Microfluidic Biochips?",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2988351",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "lectrodes[]Monitoring[]Drugs[]Software[]Computer security"
    },
    {
        "title": "Leveraging the Interplay of RAID and SSD for Lifetime Optimization of Flash-Based SSD RAID.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3020495",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Arrays[]Aerospace electronics[]Aging[]Flash memories[]Error analysis[]Logic arrays[]Computer science"
    },
    {
        "title": "Combining Static and Dynamic Load Balance in Parallel Routing for FPGAs.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3031259",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Routing[]Field programmable gate arrays[]Multicore processing[]Task analysis[]Runtime[]Parallel processing[]Video recording"
    },
    {
        "title": "Entropy Reduction Model for Pinpointing Differential Fault Analysis on SIMON and SIMECK Ciphers.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2021.3058322",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Ciphers[]Circuit faults[]Registers[]Entropy[]Analytical models[]Integrated circuit modeling[]Computational modeling"
    },
    {
        "title": "SeFAct2: Selective Feature Activation for Energy-Efficient CNNs Using Optimized Thresholds.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3016281",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Feature extraction[]Neurons[]Training[]Testing[]Hardware[]Biological neural networks[]Computer architecture"
    },
    {
        "title": "ITT-RNA: Imperfection Tolerable Training for RRAM-Crossbar-Based Deep Neural-Network Accelerator.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2989373",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Resistance[]Memristors[]Training[]Hardware[]Artificial neural networks[]Fabrication"
    },
    {
        "title": "RF Switched-Capacitor Power Amplifier Modeling.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3025207",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Switches[]Mathematical model[]Integrated circuit modeling[]MOS devices[]Radio frequency[]Capacitors[]Capacitance"
    },
    {
        "title": "Autonomous Application of Netlist Transformations Inside Lagrangian Relaxation-Based Optimization.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3025541",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Logic gates[]Delays[]Clocks[]Runtime[]Cost function"
    },
    {
        "title": "Toward Hardware-Based IP Vulnerability Detection and Post-Deployment Patching in Systems-on-Chip.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3019772",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "P networks[]Computer bugs[]Monitoring[]Hardware[]Software[]Encryption"
    },
    {
        "title": "Verifying Asymptotic Temporal Properties of Continuous-State Probabilistic Systems.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3027657",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Probabilistic logic[]Lyapunov methods[]Trajectory[]Model checking[]Convergence[]Tools[]Cognition"
    },
    {
        "title": "Low-Cost EVM Measurement of ZigBee Transmitters From 1-bit Undersampled Acquisition.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3043318",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Radio frequency[]Modulation[]Zigbee[]Testing[]Standards[]RF signals[]Hardware"
    },
    {
        "title": "Multilevel Dataflow-Driven Macro Placement Guided by RTL Structure and Analytical Methods.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3047724",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Design automation[]Integrated circuit modeling[]Layout[]Optimization[]Circuit synthesis[]Costs[]Timing"
    },
    {
        "title": "Enhanced Design Debugging With Assistance From Guidance-Based Model Checking.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3011039",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Model checking[]Computer bugs[]Regression tree analysis[]Debugging[]Bayes methods[]Computational modeling"
    },
    {
        "title": "Flux Controlled Floating Memristor Employing VDTA: Incremental or Decremental Operation.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2999919",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Memristors[]Transconductance[]Integrated circuit modeling[]Hysteresis[]Semiconductor device modeling[]Neuromorphics[]Mathematical model"
    },
    {
        "title": "Improving Multilevel Writes on Vertical 3-D Cross-Point Resistive Memory.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3006188",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Computer architecture[]Microprocessors[]Resistance[]Three-dimensional displays[]Electrodes[]Switches[]Integrated circuit interconnections"
    },
    {
        "title": "Tinker: A Middleware for Deploying Multiple NN-Based Applications on a Single Machine.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3019981",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Task analysis[]Graphics processing units[]Kernel[]System performance[]Runtime[]Machine learning[]Middleware"
    },
    {
        "title": "DUPRFloor: Dynamic Modeling and Floorplanning for Partially Reconfigurable FPGAs.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3022345",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Field programmable gate arrays[]Fabrics[]Heuristic algorithms[]Integrated circuit modeling[]Shape[]Partitioning algorithms[]Wires"
    },
    {
        "title": "STAR: Synthesis of Stateful Logic in RRAM Targeting High Area Utilization.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3015465",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Parallel processing[]Throughput[]Convolution[]Resistance[]Random access memory[]Imaging[]Switches"
    },
    {
        "title": "Fast Physics-Based Electromigration Analysis for Full-Chip Networks by Efficient Eigenfunction-Based Solution.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3001264",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Stress[]Wires[]Integrated circuit interconnections[]Metals[]Reliability[]Transient analysis[]Eigenvalues and eigenfunctions"
    },
    {
        "title": "Activity-Driven Task Allocation in Energy-Constrained Heterogeneous GPUs Systems.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3040254",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Program processors[]Optimization[]Task analysis[]Graphics processing units[]Energy consumption[]Memory management[]Power demand"
    },
    {
        "title": "An Edge 3D CNN Accelerator for Low-Power Activity Recognition.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3011042",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Three-dimensional displays[]Two dimensional displays[]Arrays[]Feature extraction[]System-on-chip[]Redundancy"
    },
    {
        "title": "Reduce Loss and Crosstalk in Integrated Silicon-Photonic Multistage Switching Fabrics Through Multichip Partition.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2993003",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Optical switches[]Fabrics[]Optical waveguides[]Crosstalk[]Data centers[]Optical crosstalk"
    },
    {
        "title": "Ant Colony Optimization-Based Thermal-Aware Adaptive Routing Mechanism for Optical NoCs.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3029132",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Routing[]Optical sensors[]System-on-chip[]Integrated optics[]Optical losses[]Optical crosstalk[]Adaptive optics"
    },
    {
        "title": "An Efficient Data Migration Scheme to Optimize Garbage Collection in SSDs.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3001262",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Resource management[]System performance[]Acceleration[]Parallel processing[]Flash memories[]Reliability[]Error correction codes"
    },
    {
        "title": "Multistage Multirate Transfer Function Automated Synthesis Using Hybrid Sampling Strategy-Based Differential Evolution.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2995342",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Transmitters[]Transfer functions[]Spread spectrum communication[]Tools[]Multiaccess communication[]Digital filters[]Wideband"
    },
    {
        "title": "CKFO: Convolution Kernel First Operated Algorithm With Applications in Memristor-Based Convolutional Neural Network.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3019993",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Convolution[]Kernel[]Memristors[]Microsoft Windows[]Convolutional neural networks[]Integrated circuit modeling"
    },
    {
        "title": "Integrating LSM Trees With Multichip Flash Translation Layer for Write-Efficient KVSSDs.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2987781",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Compaction[]Software[]Parallel processing[]Throughput[]Writing[]Resource management[]Integrated design"
    },
    {
        "title": "A Design Flow for Click-Based Asynchronous Circuits Design With Conventional EDA Tools.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3038337",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Delays[]Asynchronous circuits[]Tools[]Clocks[]Pipelines[]Hardware[]Delay lines"
    },
    {
        "title": "A Deflection-Based Deadlock Recovery Framework to Achieve High Throughput for Faulty NoCs.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3037310",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "System recovery[]Throughput[]Probes[]Circuit faults[]Routing[]Feedback loop[]Degradation"
    },
    {
        "title": "A Data-Driven Asynchronous Neural Network Accelerator.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3025508",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Clocks[]Computer architecture[]Power demand[]Biological neural networks[]Neurons[]Synchronization"
    },
    {
        "title": "Reducing SRAM Reading Power With Column Data Segment and Weights Correlation Enhancement for CNN Processing.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3041380",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Random access memory[]Correlation[]Program processors[]System-on-chip[]Training[]Arrays[]Writing"
    },
    {
        "title": "DiReCtX: Dynamic Resource-Aware CNN Reconfiguration Framework for Real-Time Mobile Applications.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2995813",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Computational modeling[]Optimization[]Neurons[]Adaptation models[]Real-time systems[]Integrated circuit modeling[]Dynamic scheduling"
    },
    {
        "title": "Pushing the Limit of PFA: Enhanced Persistent Fault Analysis on Block Ciphers.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3048280",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Circuit faults[]Ciphers[]Encryption[]Light emitting diodes[]Statistical analysis[]Transient analysis[]Analytical models"
    },
    {
        "title": "Length-Matching-Constrained Region Routing in Rapid Single-Flux-Quantum Circuits.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3013576",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Routing[]Logic gates[]Computer architecture[]Clocks[]Partitioning algorithms[]Layout[]Timing"
    },
    {
        "title": "Making Frequent-Pattern Mining Scalable, Efficient, and Compact on Nonvolatile Memories.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3015455",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Nonvolatile memory[]Data mining[]Vegetation[]Random access memory[]Computer architecture[]Scalability[]Phase change materials"
    },
    {
        "title": "An Efficient Analysis Method for LTCC Ridge Waveguide Bandpass Filters via Database Searching.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2996560",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Band-pass filters[]Databases[]Microwave filters[]Transmission line matrix methods[]Matched filters[]Filtering theory[]Optimization"
    },
    {
        "title": "Bridging the Gap Between Layout Pattern Sampling and Hotspot Detection via Batch Active Learning.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3015903",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Layout[]Training[]Lithography[]Machine learning[]Lenses[]Diffraction[]Detectors"
    },
    {
        "title": "Pin Accessibility Prediction and Optimization With Deep-Learning-Based Pin Pattern Recognition.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3040078",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Pins[]Predictive models[]Feature extraction[]Routing[]Training data[]Optimization[]Training"
    },
    {
        "title": "REIN the RobuTS: Robust DNN-Based Image Recognition in Autonomous Driving Systems.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3033498",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Autonomous vehicles[]Training[]Neural networks[]Task analysis[]Rain[]Data models"
    },
    {
        "title": "Energy-Aware Mixed-criticality Sporadic Task Scheduling Algorithm.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2992999",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Task analysis[]Scheduling[]Energy consumption[]Real-time systems[]Heuristic algorithms[]Processor scheduling[]Integrated circuit modeling"
    },
    {
        "title": "SAT-Based On-Track Bus Routing.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3007253",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Routing[]Wires[]Topology[]Optimization[]Pins[]Engines[]Law"
    },
    {
        "title": "Efficient and Robust RRAM-Based Convolutional Weight Mapping With Shifted and Duplicated Kernel.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2998728",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "nel[]Computer architecture[]Resistance[]Resource management[]Synchronization[]Energy consumption[]Pipelines"
    },
    {
        "title": "Efficient Federated Learning for Cloud-Based AIoT Applications.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3046665",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Computational modeling[]Servers[]Computer architecture[]Cloud computing[]Predictive models[]Data models[]Collaborative work"
    },
    {
        "title": "Bridging Mismatched Granularity Between Embedded File Systems and Flash Memory.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3036814",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Writing[]Middleware[]Performance evaluation[]Metadata[]Hardware[]Embedded systems[]File systems"
    },
    {
        "title": "Pearl: Performance-Aware Wear Leveling for Nonvolatile FPGAs.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2998779",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Field programmable gate arrays[]Nonvolatile memory[]Random access memory[]Routing[]Decoding[]Phase change materials[]Tools"
    },
    {
        "title": "hPRESS: A Hardware-Enhanced Proxy Re-Encryption Scheme Using Secure Enclave.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3022841",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "ncryption[]Public key[]Scalability[]Electronic mail[]Licenses"
    },
    {
        "title": "Efficient Comparison and Addition for FHE With Weighted Computational Complexity Model.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3031266",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "ntegrated circuit modeling[]Computational modeling[]Cryptography[]Optimization[]Computational complexity[]Adders[]Logic gates"
    },
    {
        "title": "Computational Restructuring: Rethinking Image Compression Using Resistive Crossbar Arrays.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3010714",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "mage coding[]Discrete cosine transforms[]Two dimensional displays[]Quantization (signal)[]Hardware[]Performance evaluation[]Image reconstruction"
    },
    {
        "title": "Multilabel Deep Learning-Based Side-Channel Attack.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3033495",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Deep learning[]Integrated circuit modeling[]Artificial neural networks[]Data models[]Power demand[]Support vector machines[]Predictive models"
    },
    {
        "title": "A Table-Free Approximate Q-Learning-Based Thermal-Aware Adaptive Routing for Optical NoCs.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2987775",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Routing[]Optical losses[]Optical waveguides[]Optical sensors[]Optical fiber networks[]System-on-chip[]Optical switches"
    },
    {
        "title": "Design and Evaluation of Fluctuating Power Logic to Mitigate Power Analysis at the Cell Level.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3023900",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "ntegrated circuit modeling[]Power dissipation[]Power demand[]Logic gates[]MOS devices[]Cryptography"
    },
    {
        "title": "A Persistent Fault-Based Collision Analysis Against the Advanced Encryption Standard.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2021.3049687",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Circuit faults[]Encryption[]Transient analysis[]Standards[]Tools[]Time complexity[]Telecommunications"
    },
    {
        "title": "Enhancing the Reliability of MEDA Biochips Using IJTAG and Wear Leveling.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3032629",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Biochips[]Microelectrodes[]Sensors[]Reliability[]Power demand[]Computer architecture"
    },
    {
        "title": "Access-Time Minimization for the IJTAG Network Using Data Broadcast and Hardware Parallelism.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2990832",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "ndustries[]Job shop scheduling[]Instruments[]Integrated circuit interconnections[]Parallel processing[]Minimization[]Open area test sites"
    },
    {
        "title": "Hardware Trojan Detection Using Backside Optical Imaging.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2991680",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "ntegrated circuits[]Optical imaging[]Logic gates[]Fabrication[]Hardware[]Integrated optics"
    },
    {
        "title": "Limited Busy Periods in Response Time Analysis for Tasks Under Global EDF Scheduling.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.2994265",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Task analysis[]Processor scheduling[]Job shop scheduling[]Real-time systems[]Interference[]Time factors[]Program processors"
    },
    {
        "title": "LiveSSD: A Low-Interference RAID Scheme for Hardware Virtualized SSDs.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3015908",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Virtualization[]Interference[]Hardware[]Random access memory[]Nonvolatile memory[]Task analysis[]Reliability"
    },
    {
        "title": "Trace Logic Locking: Improving the Parametric Space of Logic Locking.",
        "year": "2021",
        "url": "https://doi.org/10.1109/TCAD.2020.3025135",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Resilience[]Art[]Foundries[]Integrated circuit modeling[]Security[]Error analysis"
    },
    {
        "title": "Dynamic Memory Bandwidth Allocation for Real-Time GPU-Based SoC Platforms.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2020.3012210",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Graphics processing units[]Kernel[]Real-time systems[]Task analysis[]Bandwidth[]Central Processing Unit[]Regulation"
    },
    {
        "title": "Compiler-Based Techniques to Secure Cryptographic Embedded Software Against Side-Channel Attacks.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2912924",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Cryptography[]Computational modeling[]Pipelines[]Dynamic compiler[]Software[]Performance evaluation"
    },
    {
        "title": "SuperSlash: A Unified Design Space Exploration and Model Compression Methodology for Design of Deep Learning Accelerators With Reduced Off-Chip Memory Access Volume.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2020.3012865",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Solid modeling[]System-on-chip[]Memory management[]Space exploration[]Deep learning[]Computational modeling[]Integrated circuit modeling"
    },
    {
        "title": "X-CGRA: An Energy-Efficient Approximate Coarse-Grained Reconfigurable Architecture.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2937738",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "nergy efficiency[]Reconfigurable architectures[]Energy consumption[]Approximate computing[]Adders[]Program processors"
    },
    {
        "title": "Advance Interconnect Circuit Modeling Design Using Fractional-Order Elements.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2962779",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "ntegrated circuit interconnections[]Integrated circuit modeling[]Mathematical model[]Semiconductor device modeling[]Load modeling[]Delays[]RLC circuits"
    },
    {
        "title": "Temperature Dependence of the Taylor Series Coefficients and Intermodulation Distortion Characteristics of GaN HEMT.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2897696",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Temperature measurement[]HEMTs[]Distortion measurement[]Frequency measurement[]Taylor series[]Gallium nitride[]Nonlinear distortion"
    },
    {
        "title": "NPU Thermal Management.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2020.3012753",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Cooling[]Density measurement[]Power system measurements[]Artificial neural networks[]System-on-chip[]Throughput[]FinFETs"
    },
    {
        "title": "A Directed Test Generator for Shared-Memory Verification of Multicore Chip Designs.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2020.2974343",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "ngines[]Coherence[]Protocols[]Generators[]Multicore processing[]Test pattern generators[]Encoding"
    },
    {
        "title": "Chaining and Biasing: Test Generation Techniques for Shared-Memory Verification.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2894376",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "nstruction sets[]Test pattern generators[]Generators[]Coherence[]Protocols[]Runtime"
    },
    {
        "title": "MRIMA: An MRAM-Based In-Memory Accelerator.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2907886",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Computer architecture[]Nonvolatile memory[]Random access memory[]Acceleration[]Magnetic tunneling[]Data transfer[]Encryption"
    },
    {
        "title": "TraNNsformer: Clustered Pruning on Crossbar-Based Architectures for Energy-Efficient Neural Networks.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2946820",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Synapses[]Neurons[]Computer architecture[]Training[]Hardware[]Neural networks[]Acceleration"
    },
    {
        "title": "Peak-Power-Aware Energy Management for Periodic Real-Time Applications.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2901244",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Task analysis[]Power demand[]Real-time systems[]Embedded systems[]Multicore processing[]Fault tolerance"
    },
    {
        "title": "SCERPA: A Self-Consistent Algorithm for the Evaluation of the Information Propagation in Molecular Field-Coupled Nanocomputing.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2960360",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "ntegrated circuit modeling[]Computational modeling[]Wires[]Quantum dots[]Electrostatics[]Tools[]Analytical models"
    },
    {
        "title": "SaeCAS: Secure Authenticated Execution Using CAM-Based Vector Storage.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2020.3013075",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "ncryption[]Hardware[]Instruction sets[]Design automation"
    },
    {
        "title": "Power Delivery Exploration Methodology Based on Constrained Optimization.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2925397",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Optimization[]Integrated circuit modeling[]Measurement[]System-on-chip[]Integrated circuit interconnections[]Load modeling[]Impedance"
    },
    {
        "title": "CRIMSON: Compute-Intensive Loop Acceleration by Randomized Iterative Modulo Scheduling and Optimized Mapping on CGRAs.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2020.3022015",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Schedules[]Space exploration[]Routing[]Registers[]Processor scheduling[]Acceleration[]Computer architecture"
    },
    {
        "title": "Scramble Suit: A Profile Differentiation Countermeasure to Prevent Template Attacks.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2926389",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Side-channel attacks[]Performance evaluation[]Computational modeling[]Design automation[]Hardware"
    },
    {
        "title": "Mining Shape Expressions From Positive Examples.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2020.3012240",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Shape[]Data mining[]Learning automata[]Sensors[]Design automation[]Integrated circuits[]Noise measurement"
    },
    {
        "title": "Combinational Hybrid Signal Selection With Updated Reachability Lists for Post-Silicon Debug.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2018.2883969",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Logic gates[]Integrated circuit modeling[]Silicon[]Timing[]Runtime[]Radio frequency"
    },
    {
        "title": "Analyzing Deep Learning for Time-Series Data Through Adversarial Lens in Mobile and IoT Applications.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2020.3012171",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Sensors[]Data models[]Task analysis[]Internet of Things[]Robustness[]Analytical models[]Brain modeling"
    },
    {
        "title": "Maskara: Compilation of a Masking Countermeasure With Optimized Polynomial Interpolation.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2020.3012237",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "nterpolation[]Optimization[]Cryptography[]Correlation[]Computational modeling[]Embedded systems"
    },
    {
        "title": "UltraTrail: A Configurable Ultralow-Power TC-ResNet AI Accelerator for Efficient Keyword Spotting.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2020.3012320",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Neural networks[]Hardware[]Convolution[]Quantization (signal)[]Computer architecture[]Training[]Machine learning"
    },
    {
        "title": "Storage-Aware Algorithms for Dilution and Mixture Preparation With Flow-Based Lab-on-Chip.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2907911",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Mixers[]Valves[]Computer architecture[]System-on-chip[]Optimization[]Biochips[]Integrated circuit modeling"
    },
    {
        "title": "Optimizing Energy in Non-Preemptive Mixed-Criticality Scheduling by Exploiting Probabilistic Information.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2020.3012231",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Task analysis[]Probabilistic logic[]Energy consumption[]Processor scheduling[]Switches[]Real-time systems[]Dynamic scheduling"
    },
    {
        "title": "Reachability Analysis of Linear Hybrid Systems via Block Decomposition.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2020.3012859",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Reachability analysis[]Linear systems[]Heuristic algorithms[]Approximation algorithms[]Tools[]Design automation[]Integrated circuits"
    },
    {
        "title": "Estimation of Analog/RF Parametric Test Metrics Based on a Multivariate Extreme Value Model.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2907923",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Measurement[]Integrated circuit modeling[]Estimation[]Computational modeling[]Circuit faults[]Monte Carlo methods[]Probability density function"
    },
    {
        "title": "Scenario-Based Online Reachability Validation for CPS Fault Prediction.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2935062",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Model checking[]Automata[]Control systems[]Computational modeling[]Safety[]Rail transportation[]Proposals"
    },
    {
        "title": "Toward Model Checking-Driven Fair Comparison of Dynamic Thermal Management Techniques Under Multithreaded Workloads.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2921313",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Analytical models[]Computational modeling[]Integrated circuit modeling[]Task analysis[]Model checking[]Mathematical model[]Load modeling"
    },
    {
        "title": "Reducing Interpolant Circuit Size Through SAT-Based Weakening.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2915317",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Boolean functions[]Logic gates[]Data structures[]Model checking[]Compaction[]Interpolation[]Hardware"
    },
    {
        "title": "Long Live TIME: Improving Lifetime and Security for NVM-Based Training-in-Memory Systems.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2020.2977079",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Training[]Nonvolatile memory[]Artificial neural networks[]Security[]Computer architecture[]Task analysis"
    },
    {
        "title": "Low Bit-Width Convolutional Neural Network on RRAM.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2917852",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Pipelines[]Training[]Neural networks[]Resistance[]Convolution[]Performance evaluation[]Neurons"
    },
    {
        "title": "Wolfgang Rosenstiel.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2020.3026564",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Obituaries[]Rosenstiel, Wolfgang"
    },
    {
        "title": "FUZYE: A Fuzzy c-Means Analog IC Yield Optimization Using Evolutionary-Based Algorithms.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2018.2883978",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Optimization[]Integrated circuit modeling[]Yield estimation[]Sociology[]Statistics[]Analytical models"
    },
    {
        "title": "NeuADC: Neural Network-Inspired Synthesizable Analog-to-Digital Conversion.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2925391",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Quantization (signal)[]Artificial neural networks[]Virtual machine monitors[]Computer architecture[]Training[]Hardware[]SPICE"
    },
    {
        "title": "Exploring Renewable-Adaptive Computation Offloading for Hierarchical QoS Optimization in Fog Computing.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2957374",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Quality of service[]Edge computing[]Task analysis[]Servers[]Optimization[]Real-time systems[]Resource management"
    },
    {
        "title": "Keynote: A Disquisition on Logic Locking.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2944586",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "ntegrated circuits[]Security[]Foundries[]Hardware[]Supply chains[]Fabrication"
    },
    {
        "title": "Current-Aware Flash Scheduling for Current Capping in Solid State Disks.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2018.2887046",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Current measurement[]Parallel processing[]SDRAM[]Current supplies[]Throughput[]Aging[]Time factors"
    },
    {
        "title": "iClaire: A Fast and General Layout Pattern Classification Algorithm With Clip Shifting and Centroid Recreation.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2917849",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Layout[]Pattern classification[]Clustering algorithms[]Classification algorithms[]Runtime[]Topology[]Libraries"
    },
    {
        "title": "Real-Time Detection and Localization of Distributed DoS Attacks in NoC-Based SoCs.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2020.2972524",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Denial-of-service attack[]Real-time systems[]IP networks[]Monitoring[]Computer architecture[]Degradation"
    },
    {
        "title": "A Partial Page Cache Strategy for NVRAM-Based Storage Devices.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2018.2887045",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Random access memory[]Nonvolatile memory[]Memory management[]Performance evaluation[]Embedded systems[]Phase change materials"
    },
    {
        "title": "Generalized Fault-Tolerance Topology Generation for Application-Specific Network-on-Chips.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2952134",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Switches[]Topology[]Routing[]Fault tolerance[]Fault tolerant systems[]Circuit faults[]Network topology"
    },
    {
        "title": "Integrated Optimization of Partitioning, Scheduling, and Floorplanning for Partially Dynamically Reconfigurable Systems.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2018.2883982",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Task analysis[]Field programmable gate arrays[]Dynamic scheduling[]Hardware[]Schedules[]Computer architecture[]Optimization"
    },
    {
        "title": "Enabling Failure-Resilient Intermittent Systems Without Runtime Checkpointing.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2020.2977078",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Task analysis[]Nonvolatile memory[]Checkpointing[]Runtime[]Hardware[]Operating systems[]Registers"
    },
    {
        "title": "Learning-Based Quality Management for Approximate Communication in Network-on-Chips.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2020.3012235",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Annotations[]Approximation algorithms[]System-on-chip[]Feature extraction[]Quality control[]Approximate computing"
    },
    {
        "title": "Semisupervised Hotspot Detection With Self-Paced Multitask Learning.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2912948",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Training[]Layout[]Lithography[]Machine learning[]Feature extraction[]Labeling[]Training data"
    },
    {
        "title": "StereoEngine: An FPGA-Based Accelerator for Real-Time High-Quality Stereo Estimation With Binary Neural Network.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2020.3012864",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "timation[]Hardware[]Stereo vision[]Neural networks[]Real-time systems[]Field programmable gate arrays[]Optimization"
    },
    {
        "title": "Clock-Aware Placement for Large-Scale Heterogeneous FPGAs.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2020.2968892",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Field programmable gate arrays[]Clocks[]Routing[]Random access memory[]Table lookup[]Logic gates"
    },
    {
        "title": "Dr. CU: Detailed Routing by Sparse Grid Graph and Minimum-Area-Captured Path Search.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2927542",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Routing[]Wires[]Metals[]Pins[]Data structures[]Three-dimensional displays[]Indexes"
    },
    {
        "title": "Beyond Address Mapping: A User-Oriented Multiregional Space Management Design for 3-D NAND Flash Memory.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2912937",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Three-dimensional displays[]Random access memory[]Flash memories[]Market research[]Performance evaluation[]Memory management[]Next generation networking"
    },
    {
        "title": "Modeling and Analysis of Optical Modulators Based on Free-Carrier Plasma Dispersion Effect.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2907907",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Optical modulation[]Integrated optics[]Optical sensors[]Optical switches[]Optical interferometry[]Photonics"
    },
    {
        "title": "SALT: Provably Good Routing Topology by a Novel Steiner Shallow-Light Tree Algorithm.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2894653",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Routing[]Delays[]Steiner trees[]Topology[]Approximation algorithms"
    },
    {
        "title": "H\u2082O-Cloud: A Resource and Quality of Service-Aware Task Scheduling Framework for Warehouse-Scale Data Centers.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2930575",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Task analysis[]Servers[]Cloud computing[]Resource management[]Quality of service[]Integrated circuit modeling[]Scheduling"
    },
    {
        "title": "A 3-D Rotation-Based Through-Silicon via Redundancy Architecture for Clustering Faults.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2927485",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Databases[]Smart grids[]Zigbee[]Cloud computing[]Batteries[]Electric vehicles[]Base stations"
    },
    {
        "title": "Diagnosis of Intermittent Scan Chain Faults Through a Multistage Neural Network Reasoning Process.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2957356",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Circuit faults[]Artificial neural networks[]Training[]Neurons[]Integrated circuits[]Indexes[]Fault diagnosis"
    },
    {
        "title": "LOOPLock: Logic Optimization-Based Cyclic Logic Locking.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2960351",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Optimization[]Logic gates[]Security[]Electronics packaging[]Delays[]Integrated circuits[]Inverters"
    },
    {
        "title": "FLASH: Fast, Parallel, and Accurate Simulator for HLS.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2020.2970597",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Software[]Tools[]Field programmable gate arrays[]Force[]Semantics[]Acceleration[]Estimation"
    },
    {
        "title": "Optimization of Intercache Traffic Entanglement in Tagless Caches With Tiling Opportunities.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2020.3012789",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Metadata[]Indexes[]Shape[]Software[]Random access memory[]Nonvolatile memory[]Optimization"
    },
    {
        "title": "Advanced Functional Decomposition Using Majority and Its Applications.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2925392",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Boolean functions[]Table lookup[]Logic gates[]Benchmark testing[]Optimization[]Tools"
    },
    {
        "title": "Understanding Algebraic Rewriting for Arithmetic Circuit Verification: A Bit-Flow Model.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2912944",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "ntegrated circuit modeling[]Logic gates[]Computational modeling[]Mathematical model[]Algebra[]Adders[]Generators"
    },
    {
        "title": "BonnCell: Automatic Cell Layout in the 7-nm Era.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2962782",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Routing[]Layout[]Field effect transistors[]Logic gates[]Standards[]Integer programming"
    },
    {
        "title": "Flicker Noise Formulations in Compact Models.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2020.2966444",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "ntegrated circuit modeling[]Hardware design languages[]Resistors[]Computational modeling[]Analytical models[]Mathematical model[]Simulation"
    },
    {
        "title": "ECG-Based Authentication Using Timing-Aware Domain-Specific Architecture.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2020.3012169",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "lectrocardiography[]Authentication[]Biometrics (access control)[]Timing[]Feature extraction[]Computer architecture[]Side-channel attacks"
    },
    {
        "title": "Cross-Layer Co-Optimization of Network Design and Chiplet Placement in 2.5-D Systems.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2020.2970019",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Routing[]Network topology[]Manufacturing[]Optimization[]Silicon[]System performance[]Two dimensional displays"
    },
    {
        "title": "High-Dimensional Uncertainty Quantification of Electronic and Photonic IC With Non-Gaussian Correlated Process Variations.",
        "year": "2020",
        "url": "https://doi.org/10.1109/TCAD.2019.2925340",
        "journal_name": "IEEE Transactions on Computer-Aided Design of Integrated Circuits And System",
        "journal_shorter_form": "TCAD",
        "keywords": "Stochastic processes[]Uncertainty[]Integrated circuits[]Photonics[]Chaos[]Matrix decomposition"
    }
]