
# KASIRGA-TOPRAK RISC-V Processor | Teknofest 2024 Digital Chip Design Competition ğŸ† 3rd

## ğŸ“Œ Chip Overview

- **Instruction Set:** RV32IMAFB_Zicsr  
- **Pipeline:** 5-stage in-order  
- **Cache:** 4 KiB instruction + data cache  
- **Bus Interface:** Wishbone peripheral bus  
- **Peripheral Support:** UART module  
- **Performance:** 2.01 CoreMark/MHz on VCU108  
- **FPGA Frequencies:**  
  - VCU108: 75 MHz  
  - BASYS3: 35 MHz  
- **ASIC Synthesis:** 100 MHz (Synopsys 32nm)

---
<div align="center">
  <img src="gorseller/teknofest.jpg" width="800" alt="Synopsys layout output">
</div>

## ğŸ“ Git Directory Structure

```bash
gorseller/                  # GitHub presentation visuals  
misc/                       # FPGA constraints and memory test scripts  
rtl/                        # RTL source files for KASIRGA-TOPRAK core  
  â”œâ”€â”€ bellek/               # Cache controller and memory model code  
  â”œâ”€â”€ cekirdek/             # Core architecture modules  
  â”‚   â”œâ”€â”€ pkgs/             # Functions and data structures (SystemVerilog packages)  
  â”‚   â””â”€â”€ yurut/            # Execution stage submodules  
  â”‚       â”œâ”€â”€ cvfpu/        # CVFPU floating point unit  
  â”‚       â””â”€â”€ toplayici/    # Kogge-Stone adder module  
  â”œâ”€â”€ inc/                  # Parameter definitions  
  â”œâ”€â”€ ip/                   # Clock Wizard IP (Vivado 2023.2)  
  â”œâ”€â”€ teknofest/            # Teknofest wrapper modules  
  â”œâ”€â”€ uart/                 # UART peripheral implementation  
  â”œâ”€â”€ veriyolu/             # Wishbone bus and master controller  
  â”œâ”€â”€ cekirdek.sv           # Core top-level module  
  â””â”€â”€ yonga.sv              # Chip top-level module  
tests/                      # Demo applications and benchmarks  
  â”œâ”€â”€ coremark/             # CoreMark benchmark test  
  â”œâ”€â”€ dhrystone/            # Dhrystone benchmark test  
  â”œâ”€â”€ kasirga/              # UART-based demo app  
  â”œâ”€â”€ rx_test/              # UART RX testing  
  â”œâ”€â”€ uart_cikti/           # UART output tests  
  â”œâ”€â”€ whetstone/            # Whetstone benchmark test  
  â””â”€â”€ yardimci/             # Helper scripts for test benches  
```

---

## ğŸ§¬ Synopsys Chip Layout Output
<div align="center">
  <img src="gorseller/chip.jpg" width="500" alt="Synopsys layout output">
</div>
---

## â›“ï¸ Processor Pipeline Diagram
<div align="center">
  <img src="gorseller/pipeline.png" width="800" alt="5-stage pipeline">
</div>  
---
<div align="center">
  <img src="gorseller/logo.png" width="550" alt="KASIRGA-TOPRAK Logo">
</div>