
MotorController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f50  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000518  08007010  08007010  00008010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007528  08007528  00009068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007528  08007528  00008528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007530  08007530  00009068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007530  08007530  00008530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007534  08007534  00008534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08007538  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d4  20000068  080075a0  00009068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000033c  080075a0  0000933c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c65b  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f56  00000000  00000000  000156eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a98  00000000  00000000  00017648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000833  00000000  00000000  000180e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000127da  00000000  00000000  00018913  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eb6d  00000000  00000000  0002b0ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006afe4  00000000  00000000  00039c5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a4c3e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003284  00000000  00000000  000a4c84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  000a7f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006ff8 	.word	0x08006ff8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08006ff8 	.word	0x08006ff8

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <__aeabi_cdrcmple>:
 8000244:	4684      	mov	ip, r0
 8000246:	0010      	movs	r0, r2
 8000248:	4662      	mov	r2, ip
 800024a:	468c      	mov	ip, r1
 800024c:	0019      	movs	r1, r3
 800024e:	4663      	mov	r3, ip
 8000250:	e000      	b.n	8000254 <__aeabi_cdcmpeq>
 8000252:	46c0      	nop			@ (mov r8, r8)

08000254 <__aeabi_cdcmpeq>:
 8000254:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000256:	f001 fd89 	bl	8001d6c <__ledf2>
 800025a:	2800      	cmp	r0, #0
 800025c:	d401      	bmi.n	8000262 <__aeabi_cdcmpeq+0xe>
 800025e:	2100      	movs	r1, #0
 8000260:	42c8      	cmn	r0, r1
 8000262:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000264 <__aeabi_dcmpeq>:
 8000264:	b510      	push	{r4, lr}
 8000266:	f001 fccd 	bl	8001c04 <__eqdf2>
 800026a:	4240      	negs	r0, r0
 800026c:	3001      	adds	r0, #1
 800026e:	bd10      	pop	{r4, pc}

08000270 <__aeabi_dcmplt>:
 8000270:	b510      	push	{r4, lr}
 8000272:	f001 fd7b 	bl	8001d6c <__ledf2>
 8000276:	2800      	cmp	r0, #0
 8000278:	db01      	blt.n	800027e <__aeabi_dcmplt+0xe>
 800027a:	2000      	movs	r0, #0
 800027c:	bd10      	pop	{r4, pc}
 800027e:	2001      	movs	r0, #1
 8000280:	bd10      	pop	{r4, pc}
 8000282:	46c0      	nop			@ (mov r8, r8)

08000284 <__aeabi_dcmple>:
 8000284:	b510      	push	{r4, lr}
 8000286:	f001 fd71 	bl	8001d6c <__ledf2>
 800028a:	2800      	cmp	r0, #0
 800028c:	dd01      	ble.n	8000292 <__aeabi_dcmple+0xe>
 800028e:	2000      	movs	r0, #0
 8000290:	bd10      	pop	{r4, pc}
 8000292:	2001      	movs	r0, #1
 8000294:	bd10      	pop	{r4, pc}
 8000296:	46c0      	nop			@ (mov r8, r8)

08000298 <__aeabi_dcmpgt>:
 8000298:	b510      	push	{r4, lr}
 800029a:	f001 fcf7 	bl	8001c8c <__gedf2>
 800029e:	2800      	cmp	r0, #0
 80002a0:	dc01      	bgt.n	80002a6 <__aeabi_dcmpgt+0xe>
 80002a2:	2000      	movs	r0, #0
 80002a4:	bd10      	pop	{r4, pc}
 80002a6:	2001      	movs	r0, #1
 80002a8:	bd10      	pop	{r4, pc}
 80002aa:	46c0      	nop			@ (mov r8, r8)

080002ac <__aeabi_dcmpge>:
 80002ac:	b510      	push	{r4, lr}
 80002ae:	f001 fced 	bl	8001c8c <__gedf2>
 80002b2:	2800      	cmp	r0, #0
 80002b4:	da01      	bge.n	80002ba <__aeabi_dcmpge+0xe>
 80002b6:	2000      	movs	r0, #0
 80002b8:	bd10      	pop	{r4, pc}
 80002ba:	2001      	movs	r0, #1
 80002bc:	bd10      	pop	{r4, pc}
 80002be:	46c0      	nop			@ (mov r8, r8)

080002c0 <__aeabi_cfrcmple>:
 80002c0:	4684      	mov	ip, r0
 80002c2:	0008      	movs	r0, r1
 80002c4:	4661      	mov	r1, ip
 80002c6:	e7ff      	b.n	80002c8 <__aeabi_cfcmpeq>

080002c8 <__aeabi_cfcmpeq>:
 80002c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80002ca:	f000 fcaf 	bl	8000c2c <__lesf2>
 80002ce:	2800      	cmp	r0, #0
 80002d0:	d401      	bmi.n	80002d6 <__aeabi_cfcmpeq+0xe>
 80002d2:	2100      	movs	r1, #0
 80002d4:	42c8      	cmn	r0, r1
 80002d6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080002d8 <__aeabi_fcmpeq>:
 80002d8:	b510      	push	{r4, lr}
 80002da:	f000 fc37 	bl	8000b4c <__eqsf2>
 80002de:	4240      	negs	r0, r0
 80002e0:	3001      	adds	r0, #1
 80002e2:	bd10      	pop	{r4, pc}

080002e4 <__aeabi_fcmplt>:
 80002e4:	b510      	push	{r4, lr}
 80002e6:	f000 fca1 	bl	8000c2c <__lesf2>
 80002ea:	2800      	cmp	r0, #0
 80002ec:	db01      	blt.n	80002f2 <__aeabi_fcmplt+0xe>
 80002ee:	2000      	movs	r0, #0
 80002f0:	bd10      	pop	{r4, pc}
 80002f2:	2001      	movs	r0, #1
 80002f4:	bd10      	pop	{r4, pc}
 80002f6:	46c0      	nop			@ (mov r8, r8)

080002f8 <__aeabi_fcmple>:
 80002f8:	b510      	push	{r4, lr}
 80002fa:	f000 fc97 	bl	8000c2c <__lesf2>
 80002fe:	2800      	cmp	r0, #0
 8000300:	dd01      	ble.n	8000306 <__aeabi_fcmple+0xe>
 8000302:	2000      	movs	r0, #0
 8000304:	bd10      	pop	{r4, pc}
 8000306:	2001      	movs	r0, #1
 8000308:	bd10      	pop	{r4, pc}
 800030a:	46c0      	nop			@ (mov r8, r8)

0800030c <__aeabi_fcmpgt>:
 800030c:	b510      	push	{r4, lr}
 800030e:	f000 fc45 	bl	8000b9c <__gesf2>
 8000312:	2800      	cmp	r0, #0
 8000314:	dc01      	bgt.n	800031a <__aeabi_fcmpgt+0xe>
 8000316:	2000      	movs	r0, #0
 8000318:	bd10      	pop	{r4, pc}
 800031a:	2001      	movs	r0, #1
 800031c:	bd10      	pop	{r4, pc}
 800031e:	46c0      	nop			@ (mov r8, r8)

08000320 <__aeabi_fcmpge>:
 8000320:	b510      	push	{r4, lr}
 8000322:	f000 fc3b 	bl	8000b9c <__gesf2>
 8000326:	2800      	cmp	r0, #0
 8000328:	da01      	bge.n	800032e <__aeabi_fcmpge+0xe>
 800032a:	2000      	movs	r0, #0
 800032c:	bd10      	pop	{r4, pc}
 800032e:	2001      	movs	r0, #1
 8000330:	bd10      	pop	{r4, pc}
 8000332:	46c0      	nop			@ (mov r8, r8)

08000334 <__aeabi_uldivmod>:
 8000334:	2b00      	cmp	r3, #0
 8000336:	d111      	bne.n	800035c <__aeabi_uldivmod+0x28>
 8000338:	2a00      	cmp	r2, #0
 800033a:	d10f      	bne.n	800035c <__aeabi_uldivmod+0x28>
 800033c:	2900      	cmp	r1, #0
 800033e:	d100      	bne.n	8000342 <__aeabi_uldivmod+0xe>
 8000340:	2800      	cmp	r0, #0
 8000342:	d002      	beq.n	800034a <__aeabi_uldivmod+0x16>
 8000344:	2100      	movs	r1, #0
 8000346:	43c9      	mvns	r1, r1
 8000348:	0008      	movs	r0, r1
 800034a:	b407      	push	{r0, r1, r2}
 800034c:	4802      	ldr	r0, [pc, #8]	@ (8000358 <__aeabi_uldivmod+0x24>)
 800034e:	a102      	add	r1, pc, #8	@ (adr r1, 8000358 <__aeabi_uldivmod+0x24>)
 8000350:	1840      	adds	r0, r0, r1
 8000352:	9002      	str	r0, [sp, #8]
 8000354:	bd03      	pop	{r0, r1, pc}
 8000356:	46c0      	nop			@ (mov r8, r8)
 8000358:	fffffee9 	.word	0xfffffee9
 800035c:	b403      	push	{r0, r1}
 800035e:	4668      	mov	r0, sp
 8000360:	b501      	push	{r0, lr}
 8000362:	9802      	ldr	r0, [sp, #8]
 8000364:	f000 f81e 	bl	80003a4 <__udivmoddi4>
 8000368:	9b01      	ldr	r3, [sp, #4]
 800036a:	469e      	mov	lr, r3
 800036c:	b002      	add	sp, #8
 800036e:	bc0c      	pop	{r2, r3}
 8000370:	4770      	bx	lr
 8000372:	46c0      	nop			@ (mov r8, r8)

08000374 <__aeabi_f2uiz>:
 8000374:	219e      	movs	r1, #158	@ 0x9e
 8000376:	b510      	push	{r4, lr}
 8000378:	05c9      	lsls	r1, r1, #23
 800037a:	1c04      	adds	r4, r0, #0
 800037c:	f7ff ffd0 	bl	8000320 <__aeabi_fcmpge>
 8000380:	2800      	cmp	r0, #0
 8000382:	d103      	bne.n	800038c <__aeabi_f2uiz+0x18>
 8000384:	1c20      	adds	r0, r4, #0
 8000386:	f001 f857 	bl	8001438 <__aeabi_f2iz>
 800038a:	bd10      	pop	{r4, pc}
 800038c:	219e      	movs	r1, #158	@ 0x9e
 800038e:	1c20      	adds	r0, r4, #0
 8000390:	05c9      	lsls	r1, r1, #23
 8000392:	f000 fded 	bl	8000f70 <__aeabi_fsub>
 8000396:	f001 f84f 	bl	8001438 <__aeabi_f2iz>
 800039a:	2380      	movs	r3, #128	@ 0x80
 800039c:	061b      	lsls	r3, r3, #24
 800039e:	469c      	mov	ip, r3
 80003a0:	4460      	add	r0, ip
 80003a2:	e7f2      	b.n	800038a <__aeabi_f2uiz+0x16>

080003a4 <__udivmoddi4>:
 80003a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80003a6:	4657      	mov	r7, sl
 80003a8:	464e      	mov	r6, r9
 80003aa:	4645      	mov	r5, r8
 80003ac:	46de      	mov	lr, fp
 80003ae:	b5e0      	push	{r5, r6, r7, lr}
 80003b0:	0004      	movs	r4, r0
 80003b2:	000d      	movs	r5, r1
 80003b4:	4692      	mov	sl, r2
 80003b6:	4699      	mov	r9, r3
 80003b8:	b083      	sub	sp, #12
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d830      	bhi.n	8000420 <__udivmoddi4+0x7c>
 80003be:	d02d      	beq.n	800041c <__udivmoddi4+0x78>
 80003c0:	4649      	mov	r1, r9
 80003c2:	4650      	mov	r0, sl
 80003c4:	f001 fe28 	bl	8002018 <__clzdi2>
 80003c8:	0029      	movs	r1, r5
 80003ca:	0006      	movs	r6, r0
 80003cc:	0020      	movs	r0, r4
 80003ce:	f001 fe23 	bl	8002018 <__clzdi2>
 80003d2:	1a33      	subs	r3, r6, r0
 80003d4:	4698      	mov	r8, r3
 80003d6:	3b20      	subs	r3, #32
 80003d8:	d434      	bmi.n	8000444 <__udivmoddi4+0xa0>
 80003da:	469b      	mov	fp, r3
 80003dc:	4653      	mov	r3, sl
 80003de:	465a      	mov	r2, fp
 80003e0:	4093      	lsls	r3, r2
 80003e2:	4642      	mov	r2, r8
 80003e4:	001f      	movs	r7, r3
 80003e6:	4653      	mov	r3, sl
 80003e8:	4093      	lsls	r3, r2
 80003ea:	001e      	movs	r6, r3
 80003ec:	42af      	cmp	r7, r5
 80003ee:	d83b      	bhi.n	8000468 <__udivmoddi4+0xc4>
 80003f0:	42af      	cmp	r7, r5
 80003f2:	d100      	bne.n	80003f6 <__udivmoddi4+0x52>
 80003f4:	e079      	b.n	80004ea <__udivmoddi4+0x146>
 80003f6:	465b      	mov	r3, fp
 80003f8:	1ba4      	subs	r4, r4, r6
 80003fa:	41bd      	sbcs	r5, r7
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	da00      	bge.n	8000402 <__udivmoddi4+0x5e>
 8000400:	e076      	b.n	80004f0 <__udivmoddi4+0x14c>
 8000402:	2200      	movs	r2, #0
 8000404:	2300      	movs	r3, #0
 8000406:	9200      	str	r2, [sp, #0]
 8000408:	9301      	str	r3, [sp, #4]
 800040a:	2301      	movs	r3, #1
 800040c:	465a      	mov	r2, fp
 800040e:	4093      	lsls	r3, r2
 8000410:	9301      	str	r3, [sp, #4]
 8000412:	2301      	movs	r3, #1
 8000414:	4642      	mov	r2, r8
 8000416:	4093      	lsls	r3, r2
 8000418:	9300      	str	r3, [sp, #0]
 800041a:	e029      	b.n	8000470 <__udivmoddi4+0xcc>
 800041c:	4282      	cmp	r2, r0
 800041e:	d9cf      	bls.n	80003c0 <__udivmoddi4+0x1c>
 8000420:	2200      	movs	r2, #0
 8000422:	2300      	movs	r3, #0
 8000424:	9200      	str	r2, [sp, #0]
 8000426:	9301      	str	r3, [sp, #4]
 8000428:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800042a:	2b00      	cmp	r3, #0
 800042c:	d001      	beq.n	8000432 <__udivmoddi4+0x8e>
 800042e:	601c      	str	r4, [r3, #0]
 8000430:	605d      	str	r5, [r3, #4]
 8000432:	9800      	ldr	r0, [sp, #0]
 8000434:	9901      	ldr	r1, [sp, #4]
 8000436:	b003      	add	sp, #12
 8000438:	bcf0      	pop	{r4, r5, r6, r7}
 800043a:	46bb      	mov	fp, r7
 800043c:	46b2      	mov	sl, r6
 800043e:	46a9      	mov	r9, r5
 8000440:	46a0      	mov	r8, r4
 8000442:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000444:	4642      	mov	r2, r8
 8000446:	469b      	mov	fp, r3
 8000448:	2320      	movs	r3, #32
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	4652      	mov	r2, sl
 800044e:	40da      	lsrs	r2, r3
 8000450:	4641      	mov	r1, r8
 8000452:	0013      	movs	r3, r2
 8000454:	464a      	mov	r2, r9
 8000456:	408a      	lsls	r2, r1
 8000458:	0017      	movs	r7, r2
 800045a:	4642      	mov	r2, r8
 800045c:	431f      	orrs	r7, r3
 800045e:	4653      	mov	r3, sl
 8000460:	4093      	lsls	r3, r2
 8000462:	001e      	movs	r6, r3
 8000464:	42af      	cmp	r7, r5
 8000466:	d9c3      	bls.n	80003f0 <__udivmoddi4+0x4c>
 8000468:	2200      	movs	r2, #0
 800046a:	2300      	movs	r3, #0
 800046c:	9200      	str	r2, [sp, #0]
 800046e:	9301      	str	r3, [sp, #4]
 8000470:	4643      	mov	r3, r8
 8000472:	2b00      	cmp	r3, #0
 8000474:	d0d8      	beq.n	8000428 <__udivmoddi4+0x84>
 8000476:	07fb      	lsls	r3, r7, #31
 8000478:	0872      	lsrs	r2, r6, #1
 800047a:	431a      	orrs	r2, r3
 800047c:	4646      	mov	r6, r8
 800047e:	087b      	lsrs	r3, r7, #1
 8000480:	e00e      	b.n	80004a0 <__udivmoddi4+0xfc>
 8000482:	42ab      	cmp	r3, r5
 8000484:	d101      	bne.n	800048a <__udivmoddi4+0xe6>
 8000486:	42a2      	cmp	r2, r4
 8000488:	d80c      	bhi.n	80004a4 <__udivmoddi4+0x100>
 800048a:	1aa4      	subs	r4, r4, r2
 800048c:	419d      	sbcs	r5, r3
 800048e:	2001      	movs	r0, #1
 8000490:	1924      	adds	r4, r4, r4
 8000492:	416d      	adcs	r5, r5
 8000494:	2100      	movs	r1, #0
 8000496:	3e01      	subs	r6, #1
 8000498:	1824      	adds	r4, r4, r0
 800049a:	414d      	adcs	r5, r1
 800049c:	2e00      	cmp	r6, #0
 800049e:	d006      	beq.n	80004ae <__udivmoddi4+0x10a>
 80004a0:	42ab      	cmp	r3, r5
 80004a2:	d9ee      	bls.n	8000482 <__udivmoddi4+0xde>
 80004a4:	3e01      	subs	r6, #1
 80004a6:	1924      	adds	r4, r4, r4
 80004a8:	416d      	adcs	r5, r5
 80004aa:	2e00      	cmp	r6, #0
 80004ac:	d1f8      	bne.n	80004a0 <__udivmoddi4+0xfc>
 80004ae:	9800      	ldr	r0, [sp, #0]
 80004b0:	9901      	ldr	r1, [sp, #4]
 80004b2:	465b      	mov	r3, fp
 80004b4:	1900      	adds	r0, r0, r4
 80004b6:	4169      	adcs	r1, r5
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	db24      	blt.n	8000506 <__udivmoddi4+0x162>
 80004bc:	002b      	movs	r3, r5
 80004be:	465a      	mov	r2, fp
 80004c0:	4644      	mov	r4, r8
 80004c2:	40d3      	lsrs	r3, r2
 80004c4:	002a      	movs	r2, r5
 80004c6:	40e2      	lsrs	r2, r4
 80004c8:	001c      	movs	r4, r3
 80004ca:	465b      	mov	r3, fp
 80004cc:	0015      	movs	r5, r2
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	db2a      	blt.n	8000528 <__udivmoddi4+0x184>
 80004d2:	0026      	movs	r6, r4
 80004d4:	409e      	lsls	r6, r3
 80004d6:	0033      	movs	r3, r6
 80004d8:	0026      	movs	r6, r4
 80004da:	4647      	mov	r7, r8
 80004dc:	40be      	lsls	r6, r7
 80004de:	0032      	movs	r2, r6
 80004e0:	1a80      	subs	r0, r0, r2
 80004e2:	4199      	sbcs	r1, r3
 80004e4:	9000      	str	r0, [sp, #0]
 80004e6:	9101      	str	r1, [sp, #4]
 80004e8:	e79e      	b.n	8000428 <__udivmoddi4+0x84>
 80004ea:	42a3      	cmp	r3, r4
 80004ec:	d8bc      	bhi.n	8000468 <__udivmoddi4+0xc4>
 80004ee:	e782      	b.n	80003f6 <__udivmoddi4+0x52>
 80004f0:	4642      	mov	r2, r8
 80004f2:	2320      	movs	r3, #32
 80004f4:	2100      	movs	r1, #0
 80004f6:	1a9b      	subs	r3, r3, r2
 80004f8:	2200      	movs	r2, #0
 80004fa:	9100      	str	r1, [sp, #0]
 80004fc:	9201      	str	r2, [sp, #4]
 80004fe:	2201      	movs	r2, #1
 8000500:	40da      	lsrs	r2, r3
 8000502:	9201      	str	r2, [sp, #4]
 8000504:	e785      	b.n	8000412 <__udivmoddi4+0x6e>
 8000506:	4642      	mov	r2, r8
 8000508:	2320      	movs	r3, #32
 800050a:	1a9b      	subs	r3, r3, r2
 800050c:	002a      	movs	r2, r5
 800050e:	4646      	mov	r6, r8
 8000510:	409a      	lsls	r2, r3
 8000512:	0023      	movs	r3, r4
 8000514:	40f3      	lsrs	r3, r6
 8000516:	4644      	mov	r4, r8
 8000518:	4313      	orrs	r3, r2
 800051a:	002a      	movs	r2, r5
 800051c:	40e2      	lsrs	r2, r4
 800051e:	001c      	movs	r4, r3
 8000520:	465b      	mov	r3, fp
 8000522:	0015      	movs	r5, r2
 8000524:	2b00      	cmp	r3, #0
 8000526:	dad4      	bge.n	80004d2 <__udivmoddi4+0x12e>
 8000528:	4642      	mov	r2, r8
 800052a:	002f      	movs	r7, r5
 800052c:	2320      	movs	r3, #32
 800052e:	0026      	movs	r6, r4
 8000530:	4097      	lsls	r7, r2
 8000532:	1a9b      	subs	r3, r3, r2
 8000534:	40de      	lsrs	r6, r3
 8000536:	003b      	movs	r3, r7
 8000538:	4333      	orrs	r3, r6
 800053a:	e7cd      	b.n	80004d8 <__udivmoddi4+0x134>

0800053c <__aeabi_fadd>:
 800053c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800053e:	024b      	lsls	r3, r1, #9
 8000540:	0a5a      	lsrs	r2, r3, #9
 8000542:	4694      	mov	ip, r2
 8000544:	004a      	lsls	r2, r1, #1
 8000546:	0fc9      	lsrs	r1, r1, #31
 8000548:	46ce      	mov	lr, r9
 800054a:	4647      	mov	r7, r8
 800054c:	4689      	mov	r9, r1
 800054e:	0045      	lsls	r5, r0, #1
 8000550:	0246      	lsls	r6, r0, #9
 8000552:	0e2d      	lsrs	r5, r5, #24
 8000554:	0e12      	lsrs	r2, r2, #24
 8000556:	b580      	push	{r7, lr}
 8000558:	0999      	lsrs	r1, r3, #6
 800055a:	0a77      	lsrs	r7, r6, #9
 800055c:	0fc4      	lsrs	r4, r0, #31
 800055e:	09b6      	lsrs	r6, r6, #6
 8000560:	1aab      	subs	r3, r5, r2
 8000562:	454c      	cmp	r4, r9
 8000564:	d020      	beq.n	80005a8 <__aeabi_fadd+0x6c>
 8000566:	2b00      	cmp	r3, #0
 8000568:	dd0c      	ble.n	8000584 <__aeabi_fadd+0x48>
 800056a:	2a00      	cmp	r2, #0
 800056c:	d134      	bne.n	80005d8 <__aeabi_fadd+0x9c>
 800056e:	2900      	cmp	r1, #0
 8000570:	d02a      	beq.n	80005c8 <__aeabi_fadd+0x8c>
 8000572:	1e5a      	subs	r2, r3, #1
 8000574:	2b01      	cmp	r3, #1
 8000576:	d100      	bne.n	800057a <__aeabi_fadd+0x3e>
 8000578:	e08f      	b.n	800069a <__aeabi_fadd+0x15e>
 800057a:	2bff      	cmp	r3, #255	@ 0xff
 800057c:	d100      	bne.n	8000580 <__aeabi_fadd+0x44>
 800057e:	e0cd      	b.n	800071c <__aeabi_fadd+0x1e0>
 8000580:	0013      	movs	r3, r2
 8000582:	e02f      	b.n	80005e4 <__aeabi_fadd+0xa8>
 8000584:	2b00      	cmp	r3, #0
 8000586:	d060      	beq.n	800064a <__aeabi_fadd+0x10e>
 8000588:	1b53      	subs	r3, r2, r5
 800058a:	2d00      	cmp	r5, #0
 800058c:	d000      	beq.n	8000590 <__aeabi_fadd+0x54>
 800058e:	e0ee      	b.n	800076e <__aeabi_fadd+0x232>
 8000590:	2e00      	cmp	r6, #0
 8000592:	d100      	bne.n	8000596 <__aeabi_fadd+0x5a>
 8000594:	e13e      	b.n	8000814 <__aeabi_fadd+0x2d8>
 8000596:	1e5c      	subs	r4, r3, #1
 8000598:	2b01      	cmp	r3, #1
 800059a:	d100      	bne.n	800059e <__aeabi_fadd+0x62>
 800059c:	e16b      	b.n	8000876 <__aeabi_fadd+0x33a>
 800059e:	2bff      	cmp	r3, #255	@ 0xff
 80005a0:	d100      	bne.n	80005a4 <__aeabi_fadd+0x68>
 80005a2:	e0b9      	b.n	8000718 <__aeabi_fadd+0x1dc>
 80005a4:	0023      	movs	r3, r4
 80005a6:	e0e7      	b.n	8000778 <__aeabi_fadd+0x23c>
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	dc00      	bgt.n	80005ae <__aeabi_fadd+0x72>
 80005ac:	e0a4      	b.n	80006f8 <__aeabi_fadd+0x1bc>
 80005ae:	2a00      	cmp	r2, #0
 80005b0:	d069      	beq.n	8000686 <__aeabi_fadd+0x14a>
 80005b2:	2dff      	cmp	r5, #255	@ 0xff
 80005b4:	d100      	bne.n	80005b8 <__aeabi_fadd+0x7c>
 80005b6:	e0b1      	b.n	800071c <__aeabi_fadd+0x1e0>
 80005b8:	2280      	movs	r2, #128	@ 0x80
 80005ba:	04d2      	lsls	r2, r2, #19
 80005bc:	4311      	orrs	r1, r2
 80005be:	2b1b      	cmp	r3, #27
 80005c0:	dc00      	bgt.n	80005c4 <__aeabi_fadd+0x88>
 80005c2:	e0e9      	b.n	8000798 <__aeabi_fadd+0x25c>
 80005c4:	002b      	movs	r3, r5
 80005c6:	3605      	adds	r6, #5
 80005c8:	08f7      	lsrs	r7, r6, #3
 80005ca:	2bff      	cmp	r3, #255	@ 0xff
 80005cc:	d100      	bne.n	80005d0 <__aeabi_fadd+0x94>
 80005ce:	e0a5      	b.n	800071c <__aeabi_fadd+0x1e0>
 80005d0:	027a      	lsls	r2, r7, #9
 80005d2:	0a52      	lsrs	r2, r2, #9
 80005d4:	b2d8      	uxtb	r0, r3
 80005d6:	e030      	b.n	800063a <__aeabi_fadd+0xfe>
 80005d8:	2dff      	cmp	r5, #255	@ 0xff
 80005da:	d100      	bne.n	80005de <__aeabi_fadd+0xa2>
 80005dc:	e09e      	b.n	800071c <__aeabi_fadd+0x1e0>
 80005de:	2280      	movs	r2, #128	@ 0x80
 80005e0:	04d2      	lsls	r2, r2, #19
 80005e2:	4311      	orrs	r1, r2
 80005e4:	2001      	movs	r0, #1
 80005e6:	2b1b      	cmp	r3, #27
 80005e8:	dc08      	bgt.n	80005fc <__aeabi_fadd+0xc0>
 80005ea:	0008      	movs	r0, r1
 80005ec:	2220      	movs	r2, #32
 80005ee:	40d8      	lsrs	r0, r3
 80005f0:	1ad3      	subs	r3, r2, r3
 80005f2:	4099      	lsls	r1, r3
 80005f4:	000b      	movs	r3, r1
 80005f6:	1e5a      	subs	r2, r3, #1
 80005f8:	4193      	sbcs	r3, r2
 80005fa:	4318      	orrs	r0, r3
 80005fc:	1a36      	subs	r6, r6, r0
 80005fe:	0173      	lsls	r3, r6, #5
 8000600:	d400      	bmi.n	8000604 <__aeabi_fadd+0xc8>
 8000602:	e071      	b.n	80006e8 <__aeabi_fadd+0x1ac>
 8000604:	01b6      	lsls	r6, r6, #6
 8000606:	09b7      	lsrs	r7, r6, #6
 8000608:	0038      	movs	r0, r7
 800060a:	f001 fce7 	bl	8001fdc <__clzsi2>
 800060e:	003b      	movs	r3, r7
 8000610:	3805      	subs	r0, #5
 8000612:	4083      	lsls	r3, r0
 8000614:	4285      	cmp	r5, r0
 8000616:	dd4d      	ble.n	80006b4 <__aeabi_fadd+0x178>
 8000618:	4eb4      	ldr	r6, [pc, #720]	@ (80008ec <__aeabi_fadd+0x3b0>)
 800061a:	1a2d      	subs	r5, r5, r0
 800061c:	401e      	ands	r6, r3
 800061e:	075a      	lsls	r2, r3, #29
 8000620:	d068      	beq.n	80006f4 <__aeabi_fadd+0x1b8>
 8000622:	220f      	movs	r2, #15
 8000624:	4013      	ands	r3, r2
 8000626:	2b04      	cmp	r3, #4
 8000628:	d064      	beq.n	80006f4 <__aeabi_fadd+0x1b8>
 800062a:	3604      	adds	r6, #4
 800062c:	0173      	lsls	r3, r6, #5
 800062e:	d561      	bpl.n	80006f4 <__aeabi_fadd+0x1b8>
 8000630:	1c68      	adds	r0, r5, #1
 8000632:	2dfe      	cmp	r5, #254	@ 0xfe
 8000634:	d154      	bne.n	80006e0 <__aeabi_fadd+0x1a4>
 8000636:	20ff      	movs	r0, #255	@ 0xff
 8000638:	2200      	movs	r2, #0
 800063a:	05c0      	lsls	r0, r0, #23
 800063c:	4310      	orrs	r0, r2
 800063e:	07e4      	lsls	r4, r4, #31
 8000640:	4320      	orrs	r0, r4
 8000642:	bcc0      	pop	{r6, r7}
 8000644:	46b9      	mov	r9, r7
 8000646:	46b0      	mov	r8, r6
 8000648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800064a:	22fe      	movs	r2, #254	@ 0xfe
 800064c:	4690      	mov	r8, r2
 800064e:	1c68      	adds	r0, r5, #1
 8000650:	0002      	movs	r2, r0
 8000652:	4640      	mov	r0, r8
 8000654:	4210      	tst	r0, r2
 8000656:	d16b      	bne.n	8000730 <__aeabi_fadd+0x1f4>
 8000658:	2d00      	cmp	r5, #0
 800065a:	d000      	beq.n	800065e <__aeabi_fadd+0x122>
 800065c:	e0dd      	b.n	800081a <__aeabi_fadd+0x2de>
 800065e:	2e00      	cmp	r6, #0
 8000660:	d100      	bne.n	8000664 <__aeabi_fadd+0x128>
 8000662:	e102      	b.n	800086a <__aeabi_fadd+0x32e>
 8000664:	2900      	cmp	r1, #0
 8000666:	d0b3      	beq.n	80005d0 <__aeabi_fadd+0x94>
 8000668:	2280      	movs	r2, #128	@ 0x80
 800066a:	1a77      	subs	r7, r6, r1
 800066c:	04d2      	lsls	r2, r2, #19
 800066e:	4217      	tst	r7, r2
 8000670:	d100      	bne.n	8000674 <__aeabi_fadd+0x138>
 8000672:	e136      	b.n	80008e2 <__aeabi_fadd+0x3a6>
 8000674:	464c      	mov	r4, r9
 8000676:	1b8e      	subs	r6, r1, r6
 8000678:	d061      	beq.n	800073e <__aeabi_fadd+0x202>
 800067a:	2001      	movs	r0, #1
 800067c:	4216      	tst	r6, r2
 800067e:	d130      	bne.n	80006e2 <__aeabi_fadd+0x1a6>
 8000680:	2300      	movs	r3, #0
 8000682:	08f7      	lsrs	r7, r6, #3
 8000684:	e7a4      	b.n	80005d0 <__aeabi_fadd+0x94>
 8000686:	2900      	cmp	r1, #0
 8000688:	d09e      	beq.n	80005c8 <__aeabi_fadd+0x8c>
 800068a:	1e5a      	subs	r2, r3, #1
 800068c:	2b01      	cmp	r3, #1
 800068e:	d100      	bne.n	8000692 <__aeabi_fadd+0x156>
 8000690:	e0ca      	b.n	8000828 <__aeabi_fadd+0x2ec>
 8000692:	2bff      	cmp	r3, #255	@ 0xff
 8000694:	d042      	beq.n	800071c <__aeabi_fadd+0x1e0>
 8000696:	0013      	movs	r3, r2
 8000698:	e791      	b.n	80005be <__aeabi_fadd+0x82>
 800069a:	1a71      	subs	r1, r6, r1
 800069c:	014b      	lsls	r3, r1, #5
 800069e:	d400      	bmi.n	80006a2 <__aeabi_fadd+0x166>
 80006a0:	e0d1      	b.n	8000846 <__aeabi_fadd+0x30a>
 80006a2:	018f      	lsls	r7, r1, #6
 80006a4:	09bf      	lsrs	r7, r7, #6
 80006a6:	0038      	movs	r0, r7
 80006a8:	f001 fc98 	bl	8001fdc <__clzsi2>
 80006ac:	003b      	movs	r3, r7
 80006ae:	3805      	subs	r0, #5
 80006b0:	4083      	lsls	r3, r0
 80006b2:	2501      	movs	r5, #1
 80006b4:	2220      	movs	r2, #32
 80006b6:	1b40      	subs	r0, r0, r5
 80006b8:	3001      	adds	r0, #1
 80006ba:	1a12      	subs	r2, r2, r0
 80006bc:	001e      	movs	r6, r3
 80006be:	4093      	lsls	r3, r2
 80006c0:	40c6      	lsrs	r6, r0
 80006c2:	1e5a      	subs	r2, r3, #1
 80006c4:	4193      	sbcs	r3, r2
 80006c6:	431e      	orrs	r6, r3
 80006c8:	d039      	beq.n	800073e <__aeabi_fadd+0x202>
 80006ca:	0773      	lsls	r3, r6, #29
 80006cc:	d100      	bne.n	80006d0 <__aeabi_fadd+0x194>
 80006ce:	e11b      	b.n	8000908 <__aeabi_fadd+0x3cc>
 80006d0:	230f      	movs	r3, #15
 80006d2:	2500      	movs	r5, #0
 80006d4:	4033      	ands	r3, r6
 80006d6:	2b04      	cmp	r3, #4
 80006d8:	d1a7      	bne.n	800062a <__aeabi_fadd+0xee>
 80006da:	2001      	movs	r0, #1
 80006dc:	0172      	lsls	r2, r6, #5
 80006de:	d57c      	bpl.n	80007da <__aeabi_fadd+0x29e>
 80006e0:	b2c0      	uxtb	r0, r0
 80006e2:	01b2      	lsls	r2, r6, #6
 80006e4:	0a52      	lsrs	r2, r2, #9
 80006e6:	e7a8      	b.n	800063a <__aeabi_fadd+0xfe>
 80006e8:	0773      	lsls	r3, r6, #29
 80006ea:	d003      	beq.n	80006f4 <__aeabi_fadd+0x1b8>
 80006ec:	230f      	movs	r3, #15
 80006ee:	4033      	ands	r3, r6
 80006f0:	2b04      	cmp	r3, #4
 80006f2:	d19a      	bne.n	800062a <__aeabi_fadd+0xee>
 80006f4:	002b      	movs	r3, r5
 80006f6:	e767      	b.n	80005c8 <__aeabi_fadd+0x8c>
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d023      	beq.n	8000744 <__aeabi_fadd+0x208>
 80006fc:	1b53      	subs	r3, r2, r5
 80006fe:	2d00      	cmp	r5, #0
 8000700:	d17b      	bne.n	80007fa <__aeabi_fadd+0x2be>
 8000702:	2e00      	cmp	r6, #0
 8000704:	d100      	bne.n	8000708 <__aeabi_fadd+0x1cc>
 8000706:	e086      	b.n	8000816 <__aeabi_fadd+0x2da>
 8000708:	1e5d      	subs	r5, r3, #1
 800070a:	2b01      	cmp	r3, #1
 800070c:	d100      	bne.n	8000710 <__aeabi_fadd+0x1d4>
 800070e:	e08b      	b.n	8000828 <__aeabi_fadd+0x2ec>
 8000710:	2bff      	cmp	r3, #255	@ 0xff
 8000712:	d002      	beq.n	800071a <__aeabi_fadd+0x1de>
 8000714:	002b      	movs	r3, r5
 8000716:	e075      	b.n	8000804 <__aeabi_fadd+0x2c8>
 8000718:	464c      	mov	r4, r9
 800071a:	4667      	mov	r7, ip
 800071c:	2f00      	cmp	r7, #0
 800071e:	d100      	bne.n	8000722 <__aeabi_fadd+0x1e6>
 8000720:	e789      	b.n	8000636 <__aeabi_fadd+0xfa>
 8000722:	2280      	movs	r2, #128	@ 0x80
 8000724:	03d2      	lsls	r2, r2, #15
 8000726:	433a      	orrs	r2, r7
 8000728:	0252      	lsls	r2, r2, #9
 800072a:	20ff      	movs	r0, #255	@ 0xff
 800072c:	0a52      	lsrs	r2, r2, #9
 800072e:	e784      	b.n	800063a <__aeabi_fadd+0xfe>
 8000730:	1a77      	subs	r7, r6, r1
 8000732:	017b      	lsls	r3, r7, #5
 8000734:	d46b      	bmi.n	800080e <__aeabi_fadd+0x2d2>
 8000736:	2f00      	cmp	r7, #0
 8000738:	d000      	beq.n	800073c <__aeabi_fadd+0x200>
 800073a:	e765      	b.n	8000608 <__aeabi_fadd+0xcc>
 800073c:	2400      	movs	r4, #0
 800073e:	2000      	movs	r0, #0
 8000740:	2200      	movs	r2, #0
 8000742:	e77a      	b.n	800063a <__aeabi_fadd+0xfe>
 8000744:	22fe      	movs	r2, #254	@ 0xfe
 8000746:	1c6b      	adds	r3, r5, #1
 8000748:	421a      	tst	r2, r3
 800074a:	d149      	bne.n	80007e0 <__aeabi_fadd+0x2a4>
 800074c:	2d00      	cmp	r5, #0
 800074e:	d000      	beq.n	8000752 <__aeabi_fadd+0x216>
 8000750:	e09f      	b.n	8000892 <__aeabi_fadd+0x356>
 8000752:	2e00      	cmp	r6, #0
 8000754:	d100      	bne.n	8000758 <__aeabi_fadd+0x21c>
 8000756:	e0ba      	b.n	80008ce <__aeabi_fadd+0x392>
 8000758:	2900      	cmp	r1, #0
 800075a:	d100      	bne.n	800075e <__aeabi_fadd+0x222>
 800075c:	e0cf      	b.n	80008fe <__aeabi_fadd+0x3c2>
 800075e:	1872      	adds	r2, r6, r1
 8000760:	0153      	lsls	r3, r2, #5
 8000762:	d400      	bmi.n	8000766 <__aeabi_fadd+0x22a>
 8000764:	e0cd      	b.n	8000902 <__aeabi_fadd+0x3c6>
 8000766:	0192      	lsls	r2, r2, #6
 8000768:	2001      	movs	r0, #1
 800076a:	0a52      	lsrs	r2, r2, #9
 800076c:	e765      	b.n	800063a <__aeabi_fadd+0xfe>
 800076e:	2aff      	cmp	r2, #255	@ 0xff
 8000770:	d0d2      	beq.n	8000718 <__aeabi_fadd+0x1dc>
 8000772:	2080      	movs	r0, #128	@ 0x80
 8000774:	04c0      	lsls	r0, r0, #19
 8000776:	4306      	orrs	r6, r0
 8000778:	2001      	movs	r0, #1
 800077a:	2b1b      	cmp	r3, #27
 800077c:	dc08      	bgt.n	8000790 <__aeabi_fadd+0x254>
 800077e:	0030      	movs	r0, r6
 8000780:	2420      	movs	r4, #32
 8000782:	40d8      	lsrs	r0, r3
 8000784:	1ae3      	subs	r3, r4, r3
 8000786:	409e      	lsls	r6, r3
 8000788:	0033      	movs	r3, r6
 800078a:	1e5c      	subs	r4, r3, #1
 800078c:	41a3      	sbcs	r3, r4
 800078e:	4318      	orrs	r0, r3
 8000790:	464c      	mov	r4, r9
 8000792:	0015      	movs	r5, r2
 8000794:	1a0e      	subs	r6, r1, r0
 8000796:	e732      	b.n	80005fe <__aeabi_fadd+0xc2>
 8000798:	0008      	movs	r0, r1
 800079a:	2220      	movs	r2, #32
 800079c:	40d8      	lsrs	r0, r3
 800079e:	1ad3      	subs	r3, r2, r3
 80007a0:	4099      	lsls	r1, r3
 80007a2:	000b      	movs	r3, r1
 80007a4:	1e5a      	subs	r2, r3, #1
 80007a6:	4193      	sbcs	r3, r2
 80007a8:	4303      	orrs	r3, r0
 80007aa:	18f6      	adds	r6, r6, r3
 80007ac:	0173      	lsls	r3, r6, #5
 80007ae:	d59b      	bpl.n	80006e8 <__aeabi_fadd+0x1ac>
 80007b0:	3501      	adds	r5, #1
 80007b2:	2dff      	cmp	r5, #255	@ 0xff
 80007b4:	d100      	bne.n	80007b8 <__aeabi_fadd+0x27c>
 80007b6:	e73e      	b.n	8000636 <__aeabi_fadd+0xfa>
 80007b8:	2301      	movs	r3, #1
 80007ba:	494d      	ldr	r1, [pc, #308]	@ (80008f0 <__aeabi_fadd+0x3b4>)
 80007bc:	0872      	lsrs	r2, r6, #1
 80007be:	4033      	ands	r3, r6
 80007c0:	400a      	ands	r2, r1
 80007c2:	431a      	orrs	r2, r3
 80007c4:	0016      	movs	r6, r2
 80007c6:	0753      	lsls	r3, r2, #29
 80007c8:	d004      	beq.n	80007d4 <__aeabi_fadd+0x298>
 80007ca:	230f      	movs	r3, #15
 80007cc:	4013      	ands	r3, r2
 80007ce:	2b04      	cmp	r3, #4
 80007d0:	d000      	beq.n	80007d4 <__aeabi_fadd+0x298>
 80007d2:	e72a      	b.n	800062a <__aeabi_fadd+0xee>
 80007d4:	0173      	lsls	r3, r6, #5
 80007d6:	d500      	bpl.n	80007da <__aeabi_fadd+0x29e>
 80007d8:	e72a      	b.n	8000630 <__aeabi_fadd+0xf4>
 80007da:	002b      	movs	r3, r5
 80007dc:	08f7      	lsrs	r7, r6, #3
 80007de:	e6f7      	b.n	80005d0 <__aeabi_fadd+0x94>
 80007e0:	2bff      	cmp	r3, #255	@ 0xff
 80007e2:	d100      	bne.n	80007e6 <__aeabi_fadd+0x2aa>
 80007e4:	e727      	b.n	8000636 <__aeabi_fadd+0xfa>
 80007e6:	1871      	adds	r1, r6, r1
 80007e8:	0849      	lsrs	r1, r1, #1
 80007ea:	074a      	lsls	r2, r1, #29
 80007ec:	d02f      	beq.n	800084e <__aeabi_fadd+0x312>
 80007ee:	220f      	movs	r2, #15
 80007f0:	400a      	ands	r2, r1
 80007f2:	2a04      	cmp	r2, #4
 80007f4:	d02b      	beq.n	800084e <__aeabi_fadd+0x312>
 80007f6:	1d0e      	adds	r6, r1, #4
 80007f8:	e6e6      	b.n	80005c8 <__aeabi_fadd+0x8c>
 80007fa:	2aff      	cmp	r2, #255	@ 0xff
 80007fc:	d08d      	beq.n	800071a <__aeabi_fadd+0x1de>
 80007fe:	2080      	movs	r0, #128	@ 0x80
 8000800:	04c0      	lsls	r0, r0, #19
 8000802:	4306      	orrs	r6, r0
 8000804:	2b1b      	cmp	r3, #27
 8000806:	dd24      	ble.n	8000852 <__aeabi_fadd+0x316>
 8000808:	0013      	movs	r3, r2
 800080a:	1d4e      	adds	r6, r1, #5
 800080c:	e6dc      	b.n	80005c8 <__aeabi_fadd+0x8c>
 800080e:	464c      	mov	r4, r9
 8000810:	1b8f      	subs	r7, r1, r6
 8000812:	e6f9      	b.n	8000608 <__aeabi_fadd+0xcc>
 8000814:	464c      	mov	r4, r9
 8000816:	000e      	movs	r6, r1
 8000818:	e6d6      	b.n	80005c8 <__aeabi_fadd+0x8c>
 800081a:	2e00      	cmp	r6, #0
 800081c:	d149      	bne.n	80008b2 <__aeabi_fadd+0x376>
 800081e:	2900      	cmp	r1, #0
 8000820:	d068      	beq.n	80008f4 <__aeabi_fadd+0x3b8>
 8000822:	4667      	mov	r7, ip
 8000824:	464c      	mov	r4, r9
 8000826:	e77c      	b.n	8000722 <__aeabi_fadd+0x1e6>
 8000828:	1870      	adds	r0, r6, r1
 800082a:	0143      	lsls	r3, r0, #5
 800082c:	d574      	bpl.n	8000918 <__aeabi_fadd+0x3dc>
 800082e:	4930      	ldr	r1, [pc, #192]	@ (80008f0 <__aeabi_fadd+0x3b4>)
 8000830:	0840      	lsrs	r0, r0, #1
 8000832:	4001      	ands	r1, r0
 8000834:	0743      	lsls	r3, r0, #29
 8000836:	d009      	beq.n	800084c <__aeabi_fadd+0x310>
 8000838:	230f      	movs	r3, #15
 800083a:	4003      	ands	r3, r0
 800083c:	2b04      	cmp	r3, #4
 800083e:	d005      	beq.n	800084c <__aeabi_fadd+0x310>
 8000840:	2302      	movs	r3, #2
 8000842:	1d0e      	adds	r6, r1, #4
 8000844:	e6c0      	b.n	80005c8 <__aeabi_fadd+0x8c>
 8000846:	2301      	movs	r3, #1
 8000848:	08cf      	lsrs	r7, r1, #3
 800084a:	e6c1      	b.n	80005d0 <__aeabi_fadd+0x94>
 800084c:	2302      	movs	r3, #2
 800084e:	08cf      	lsrs	r7, r1, #3
 8000850:	e6be      	b.n	80005d0 <__aeabi_fadd+0x94>
 8000852:	2520      	movs	r5, #32
 8000854:	0030      	movs	r0, r6
 8000856:	40d8      	lsrs	r0, r3
 8000858:	1aeb      	subs	r3, r5, r3
 800085a:	409e      	lsls	r6, r3
 800085c:	0033      	movs	r3, r6
 800085e:	1e5d      	subs	r5, r3, #1
 8000860:	41ab      	sbcs	r3, r5
 8000862:	4303      	orrs	r3, r0
 8000864:	0015      	movs	r5, r2
 8000866:	185e      	adds	r6, r3, r1
 8000868:	e7a0      	b.n	80007ac <__aeabi_fadd+0x270>
 800086a:	2900      	cmp	r1, #0
 800086c:	d100      	bne.n	8000870 <__aeabi_fadd+0x334>
 800086e:	e765      	b.n	800073c <__aeabi_fadd+0x200>
 8000870:	464c      	mov	r4, r9
 8000872:	4667      	mov	r7, ip
 8000874:	e6ac      	b.n	80005d0 <__aeabi_fadd+0x94>
 8000876:	1b8f      	subs	r7, r1, r6
 8000878:	017b      	lsls	r3, r7, #5
 800087a:	d52e      	bpl.n	80008da <__aeabi_fadd+0x39e>
 800087c:	01bf      	lsls	r7, r7, #6
 800087e:	09bf      	lsrs	r7, r7, #6
 8000880:	0038      	movs	r0, r7
 8000882:	f001 fbab 	bl	8001fdc <__clzsi2>
 8000886:	003b      	movs	r3, r7
 8000888:	3805      	subs	r0, #5
 800088a:	4083      	lsls	r3, r0
 800088c:	464c      	mov	r4, r9
 800088e:	3501      	adds	r5, #1
 8000890:	e710      	b.n	80006b4 <__aeabi_fadd+0x178>
 8000892:	2e00      	cmp	r6, #0
 8000894:	d100      	bne.n	8000898 <__aeabi_fadd+0x35c>
 8000896:	e740      	b.n	800071a <__aeabi_fadd+0x1de>
 8000898:	2900      	cmp	r1, #0
 800089a:	d100      	bne.n	800089e <__aeabi_fadd+0x362>
 800089c:	e741      	b.n	8000722 <__aeabi_fadd+0x1e6>
 800089e:	2380      	movs	r3, #128	@ 0x80
 80008a0:	03db      	lsls	r3, r3, #15
 80008a2:	429f      	cmp	r7, r3
 80008a4:	d200      	bcs.n	80008a8 <__aeabi_fadd+0x36c>
 80008a6:	e73c      	b.n	8000722 <__aeabi_fadd+0x1e6>
 80008a8:	459c      	cmp	ip, r3
 80008aa:	d300      	bcc.n	80008ae <__aeabi_fadd+0x372>
 80008ac:	e739      	b.n	8000722 <__aeabi_fadd+0x1e6>
 80008ae:	4667      	mov	r7, ip
 80008b0:	e737      	b.n	8000722 <__aeabi_fadd+0x1e6>
 80008b2:	2900      	cmp	r1, #0
 80008b4:	d100      	bne.n	80008b8 <__aeabi_fadd+0x37c>
 80008b6:	e734      	b.n	8000722 <__aeabi_fadd+0x1e6>
 80008b8:	2380      	movs	r3, #128	@ 0x80
 80008ba:	03db      	lsls	r3, r3, #15
 80008bc:	429f      	cmp	r7, r3
 80008be:	d200      	bcs.n	80008c2 <__aeabi_fadd+0x386>
 80008c0:	e72f      	b.n	8000722 <__aeabi_fadd+0x1e6>
 80008c2:	459c      	cmp	ip, r3
 80008c4:	d300      	bcc.n	80008c8 <__aeabi_fadd+0x38c>
 80008c6:	e72c      	b.n	8000722 <__aeabi_fadd+0x1e6>
 80008c8:	464c      	mov	r4, r9
 80008ca:	4667      	mov	r7, ip
 80008cc:	e729      	b.n	8000722 <__aeabi_fadd+0x1e6>
 80008ce:	2900      	cmp	r1, #0
 80008d0:	d100      	bne.n	80008d4 <__aeabi_fadd+0x398>
 80008d2:	e734      	b.n	800073e <__aeabi_fadd+0x202>
 80008d4:	2300      	movs	r3, #0
 80008d6:	08cf      	lsrs	r7, r1, #3
 80008d8:	e67a      	b.n	80005d0 <__aeabi_fadd+0x94>
 80008da:	464c      	mov	r4, r9
 80008dc:	2301      	movs	r3, #1
 80008de:	08ff      	lsrs	r7, r7, #3
 80008e0:	e676      	b.n	80005d0 <__aeabi_fadd+0x94>
 80008e2:	2f00      	cmp	r7, #0
 80008e4:	d100      	bne.n	80008e8 <__aeabi_fadd+0x3ac>
 80008e6:	e729      	b.n	800073c <__aeabi_fadd+0x200>
 80008e8:	08ff      	lsrs	r7, r7, #3
 80008ea:	e671      	b.n	80005d0 <__aeabi_fadd+0x94>
 80008ec:	fbffffff 	.word	0xfbffffff
 80008f0:	7dffffff 	.word	0x7dffffff
 80008f4:	2280      	movs	r2, #128	@ 0x80
 80008f6:	2400      	movs	r4, #0
 80008f8:	20ff      	movs	r0, #255	@ 0xff
 80008fa:	03d2      	lsls	r2, r2, #15
 80008fc:	e69d      	b.n	800063a <__aeabi_fadd+0xfe>
 80008fe:	2300      	movs	r3, #0
 8000900:	e666      	b.n	80005d0 <__aeabi_fadd+0x94>
 8000902:	2300      	movs	r3, #0
 8000904:	08d7      	lsrs	r7, r2, #3
 8000906:	e663      	b.n	80005d0 <__aeabi_fadd+0x94>
 8000908:	2001      	movs	r0, #1
 800090a:	0172      	lsls	r2, r6, #5
 800090c:	d500      	bpl.n	8000910 <__aeabi_fadd+0x3d4>
 800090e:	e6e7      	b.n	80006e0 <__aeabi_fadd+0x1a4>
 8000910:	0031      	movs	r1, r6
 8000912:	2300      	movs	r3, #0
 8000914:	08cf      	lsrs	r7, r1, #3
 8000916:	e65b      	b.n	80005d0 <__aeabi_fadd+0x94>
 8000918:	2301      	movs	r3, #1
 800091a:	08c7      	lsrs	r7, r0, #3
 800091c:	e658      	b.n	80005d0 <__aeabi_fadd+0x94>
 800091e:	46c0      	nop			@ (mov r8, r8)

08000920 <__aeabi_fdiv>:
 8000920:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000922:	4646      	mov	r6, r8
 8000924:	464f      	mov	r7, r9
 8000926:	46d6      	mov	lr, sl
 8000928:	0245      	lsls	r5, r0, #9
 800092a:	b5c0      	push	{r6, r7, lr}
 800092c:	0fc3      	lsrs	r3, r0, #31
 800092e:	0047      	lsls	r7, r0, #1
 8000930:	4698      	mov	r8, r3
 8000932:	1c0e      	adds	r6, r1, #0
 8000934:	0a6d      	lsrs	r5, r5, #9
 8000936:	0e3f      	lsrs	r7, r7, #24
 8000938:	d05b      	beq.n	80009f2 <__aeabi_fdiv+0xd2>
 800093a:	2fff      	cmp	r7, #255	@ 0xff
 800093c:	d021      	beq.n	8000982 <__aeabi_fdiv+0x62>
 800093e:	2380      	movs	r3, #128	@ 0x80
 8000940:	00ed      	lsls	r5, r5, #3
 8000942:	04db      	lsls	r3, r3, #19
 8000944:	431d      	orrs	r5, r3
 8000946:	2300      	movs	r3, #0
 8000948:	4699      	mov	r9, r3
 800094a:	469a      	mov	sl, r3
 800094c:	3f7f      	subs	r7, #127	@ 0x7f
 800094e:	0274      	lsls	r4, r6, #9
 8000950:	0073      	lsls	r3, r6, #1
 8000952:	0a64      	lsrs	r4, r4, #9
 8000954:	0e1b      	lsrs	r3, r3, #24
 8000956:	0ff6      	lsrs	r6, r6, #31
 8000958:	2b00      	cmp	r3, #0
 800095a:	d020      	beq.n	800099e <__aeabi_fdiv+0x7e>
 800095c:	2bff      	cmp	r3, #255	@ 0xff
 800095e:	d043      	beq.n	80009e8 <__aeabi_fdiv+0xc8>
 8000960:	2280      	movs	r2, #128	@ 0x80
 8000962:	2000      	movs	r0, #0
 8000964:	00e4      	lsls	r4, r4, #3
 8000966:	04d2      	lsls	r2, r2, #19
 8000968:	4314      	orrs	r4, r2
 800096a:	3b7f      	subs	r3, #127	@ 0x7f
 800096c:	4642      	mov	r2, r8
 800096e:	1aff      	subs	r7, r7, r3
 8000970:	464b      	mov	r3, r9
 8000972:	4072      	eors	r2, r6
 8000974:	2b0f      	cmp	r3, #15
 8000976:	d900      	bls.n	800097a <__aeabi_fdiv+0x5a>
 8000978:	e09d      	b.n	8000ab6 <__aeabi_fdiv+0x196>
 800097a:	4971      	ldr	r1, [pc, #452]	@ (8000b40 <__aeabi_fdiv+0x220>)
 800097c:	009b      	lsls	r3, r3, #2
 800097e:	58cb      	ldr	r3, [r1, r3]
 8000980:	469f      	mov	pc, r3
 8000982:	2d00      	cmp	r5, #0
 8000984:	d15a      	bne.n	8000a3c <__aeabi_fdiv+0x11c>
 8000986:	2308      	movs	r3, #8
 8000988:	4699      	mov	r9, r3
 800098a:	3b06      	subs	r3, #6
 800098c:	0274      	lsls	r4, r6, #9
 800098e:	469a      	mov	sl, r3
 8000990:	0073      	lsls	r3, r6, #1
 8000992:	27ff      	movs	r7, #255	@ 0xff
 8000994:	0a64      	lsrs	r4, r4, #9
 8000996:	0e1b      	lsrs	r3, r3, #24
 8000998:	0ff6      	lsrs	r6, r6, #31
 800099a:	2b00      	cmp	r3, #0
 800099c:	d1de      	bne.n	800095c <__aeabi_fdiv+0x3c>
 800099e:	2c00      	cmp	r4, #0
 80009a0:	d13b      	bne.n	8000a1a <__aeabi_fdiv+0xfa>
 80009a2:	2301      	movs	r3, #1
 80009a4:	4642      	mov	r2, r8
 80009a6:	4649      	mov	r1, r9
 80009a8:	4072      	eors	r2, r6
 80009aa:	4319      	orrs	r1, r3
 80009ac:	290e      	cmp	r1, #14
 80009ae:	d818      	bhi.n	80009e2 <__aeabi_fdiv+0xc2>
 80009b0:	4864      	ldr	r0, [pc, #400]	@ (8000b44 <__aeabi_fdiv+0x224>)
 80009b2:	0089      	lsls	r1, r1, #2
 80009b4:	5841      	ldr	r1, [r0, r1]
 80009b6:	468f      	mov	pc, r1
 80009b8:	4653      	mov	r3, sl
 80009ba:	2b02      	cmp	r3, #2
 80009bc:	d100      	bne.n	80009c0 <__aeabi_fdiv+0xa0>
 80009be:	e0b8      	b.n	8000b32 <__aeabi_fdiv+0x212>
 80009c0:	2b03      	cmp	r3, #3
 80009c2:	d06e      	beq.n	8000aa2 <__aeabi_fdiv+0x182>
 80009c4:	4642      	mov	r2, r8
 80009c6:	002c      	movs	r4, r5
 80009c8:	2b01      	cmp	r3, #1
 80009ca:	d140      	bne.n	8000a4e <__aeabi_fdiv+0x12e>
 80009cc:	2000      	movs	r0, #0
 80009ce:	2400      	movs	r4, #0
 80009d0:	05c0      	lsls	r0, r0, #23
 80009d2:	4320      	orrs	r0, r4
 80009d4:	07d2      	lsls	r2, r2, #31
 80009d6:	4310      	orrs	r0, r2
 80009d8:	bce0      	pop	{r5, r6, r7}
 80009da:	46ba      	mov	sl, r7
 80009dc:	46b1      	mov	r9, r6
 80009de:	46a8      	mov	r8, r5
 80009e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009e2:	20ff      	movs	r0, #255	@ 0xff
 80009e4:	2400      	movs	r4, #0
 80009e6:	e7f3      	b.n	80009d0 <__aeabi_fdiv+0xb0>
 80009e8:	2c00      	cmp	r4, #0
 80009ea:	d120      	bne.n	8000a2e <__aeabi_fdiv+0x10e>
 80009ec:	2302      	movs	r3, #2
 80009ee:	3fff      	subs	r7, #255	@ 0xff
 80009f0:	e7d8      	b.n	80009a4 <__aeabi_fdiv+0x84>
 80009f2:	2d00      	cmp	r5, #0
 80009f4:	d105      	bne.n	8000a02 <__aeabi_fdiv+0xe2>
 80009f6:	2304      	movs	r3, #4
 80009f8:	4699      	mov	r9, r3
 80009fa:	3b03      	subs	r3, #3
 80009fc:	2700      	movs	r7, #0
 80009fe:	469a      	mov	sl, r3
 8000a00:	e7a5      	b.n	800094e <__aeabi_fdiv+0x2e>
 8000a02:	0028      	movs	r0, r5
 8000a04:	f001 faea 	bl	8001fdc <__clzsi2>
 8000a08:	2776      	movs	r7, #118	@ 0x76
 8000a0a:	1f43      	subs	r3, r0, #5
 8000a0c:	409d      	lsls	r5, r3
 8000a0e:	2300      	movs	r3, #0
 8000a10:	427f      	negs	r7, r7
 8000a12:	4699      	mov	r9, r3
 8000a14:	469a      	mov	sl, r3
 8000a16:	1a3f      	subs	r7, r7, r0
 8000a18:	e799      	b.n	800094e <__aeabi_fdiv+0x2e>
 8000a1a:	0020      	movs	r0, r4
 8000a1c:	f001 fade 	bl	8001fdc <__clzsi2>
 8000a20:	1f43      	subs	r3, r0, #5
 8000a22:	409c      	lsls	r4, r3
 8000a24:	2376      	movs	r3, #118	@ 0x76
 8000a26:	425b      	negs	r3, r3
 8000a28:	1a1b      	subs	r3, r3, r0
 8000a2a:	2000      	movs	r0, #0
 8000a2c:	e79e      	b.n	800096c <__aeabi_fdiv+0x4c>
 8000a2e:	2303      	movs	r3, #3
 8000a30:	464a      	mov	r2, r9
 8000a32:	431a      	orrs	r2, r3
 8000a34:	4691      	mov	r9, r2
 8000a36:	2003      	movs	r0, #3
 8000a38:	33fc      	adds	r3, #252	@ 0xfc
 8000a3a:	e797      	b.n	800096c <__aeabi_fdiv+0x4c>
 8000a3c:	230c      	movs	r3, #12
 8000a3e:	4699      	mov	r9, r3
 8000a40:	3b09      	subs	r3, #9
 8000a42:	27ff      	movs	r7, #255	@ 0xff
 8000a44:	469a      	mov	sl, r3
 8000a46:	e782      	b.n	800094e <__aeabi_fdiv+0x2e>
 8000a48:	2803      	cmp	r0, #3
 8000a4a:	d02c      	beq.n	8000aa6 <__aeabi_fdiv+0x186>
 8000a4c:	0032      	movs	r2, r6
 8000a4e:	0038      	movs	r0, r7
 8000a50:	307f      	adds	r0, #127	@ 0x7f
 8000a52:	2800      	cmp	r0, #0
 8000a54:	dd47      	ble.n	8000ae6 <__aeabi_fdiv+0x1c6>
 8000a56:	0763      	lsls	r3, r4, #29
 8000a58:	d004      	beq.n	8000a64 <__aeabi_fdiv+0x144>
 8000a5a:	230f      	movs	r3, #15
 8000a5c:	4023      	ands	r3, r4
 8000a5e:	2b04      	cmp	r3, #4
 8000a60:	d000      	beq.n	8000a64 <__aeabi_fdiv+0x144>
 8000a62:	3404      	adds	r4, #4
 8000a64:	0123      	lsls	r3, r4, #4
 8000a66:	d503      	bpl.n	8000a70 <__aeabi_fdiv+0x150>
 8000a68:	0038      	movs	r0, r7
 8000a6a:	4b37      	ldr	r3, [pc, #220]	@ (8000b48 <__aeabi_fdiv+0x228>)
 8000a6c:	3080      	adds	r0, #128	@ 0x80
 8000a6e:	401c      	ands	r4, r3
 8000a70:	28fe      	cmp	r0, #254	@ 0xfe
 8000a72:	dcb6      	bgt.n	80009e2 <__aeabi_fdiv+0xc2>
 8000a74:	01a4      	lsls	r4, r4, #6
 8000a76:	0a64      	lsrs	r4, r4, #9
 8000a78:	b2c0      	uxtb	r0, r0
 8000a7a:	e7a9      	b.n	80009d0 <__aeabi_fdiv+0xb0>
 8000a7c:	2480      	movs	r4, #128	@ 0x80
 8000a7e:	2200      	movs	r2, #0
 8000a80:	20ff      	movs	r0, #255	@ 0xff
 8000a82:	03e4      	lsls	r4, r4, #15
 8000a84:	e7a4      	b.n	80009d0 <__aeabi_fdiv+0xb0>
 8000a86:	2380      	movs	r3, #128	@ 0x80
 8000a88:	03db      	lsls	r3, r3, #15
 8000a8a:	421d      	tst	r5, r3
 8000a8c:	d001      	beq.n	8000a92 <__aeabi_fdiv+0x172>
 8000a8e:	421c      	tst	r4, r3
 8000a90:	d00b      	beq.n	8000aaa <__aeabi_fdiv+0x18a>
 8000a92:	2480      	movs	r4, #128	@ 0x80
 8000a94:	03e4      	lsls	r4, r4, #15
 8000a96:	432c      	orrs	r4, r5
 8000a98:	0264      	lsls	r4, r4, #9
 8000a9a:	4642      	mov	r2, r8
 8000a9c:	20ff      	movs	r0, #255	@ 0xff
 8000a9e:	0a64      	lsrs	r4, r4, #9
 8000aa0:	e796      	b.n	80009d0 <__aeabi_fdiv+0xb0>
 8000aa2:	4646      	mov	r6, r8
 8000aa4:	002c      	movs	r4, r5
 8000aa6:	2380      	movs	r3, #128	@ 0x80
 8000aa8:	03db      	lsls	r3, r3, #15
 8000aaa:	431c      	orrs	r4, r3
 8000aac:	0264      	lsls	r4, r4, #9
 8000aae:	0032      	movs	r2, r6
 8000ab0:	20ff      	movs	r0, #255	@ 0xff
 8000ab2:	0a64      	lsrs	r4, r4, #9
 8000ab4:	e78c      	b.n	80009d0 <__aeabi_fdiv+0xb0>
 8000ab6:	016d      	lsls	r5, r5, #5
 8000ab8:	0160      	lsls	r0, r4, #5
 8000aba:	4285      	cmp	r5, r0
 8000abc:	d22d      	bcs.n	8000b1a <__aeabi_fdiv+0x1fa>
 8000abe:	231b      	movs	r3, #27
 8000ac0:	2400      	movs	r4, #0
 8000ac2:	3f01      	subs	r7, #1
 8000ac4:	2601      	movs	r6, #1
 8000ac6:	0029      	movs	r1, r5
 8000ac8:	0064      	lsls	r4, r4, #1
 8000aca:	006d      	lsls	r5, r5, #1
 8000acc:	2900      	cmp	r1, #0
 8000ace:	db01      	blt.n	8000ad4 <__aeabi_fdiv+0x1b4>
 8000ad0:	4285      	cmp	r5, r0
 8000ad2:	d301      	bcc.n	8000ad8 <__aeabi_fdiv+0x1b8>
 8000ad4:	1a2d      	subs	r5, r5, r0
 8000ad6:	4334      	orrs	r4, r6
 8000ad8:	3b01      	subs	r3, #1
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d1f3      	bne.n	8000ac6 <__aeabi_fdiv+0x1a6>
 8000ade:	1e6b      	subs	r3, r5, #1
 8000ae0:	419d      	sbcs	r5, r3
 8000ae2:	432c      	orrs	r4, r5
 8000ae4:	e7b3      	b.n	8000a4e <__aeabi_fdiv+0x12e>
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	1a1b      	subs	r3, r3, r0
 8000aea:	2b1b      	cmp	r3, #27
 8000aec:	dd00      	ble.n	8000af0 <__aeabi_fdiv+0x1d0>
 8000aee:	e76d      	b.n	80009cc <__aeabi_fdiv+0xac>
 8000af0:	0021      	movs	r1, r4
 8000af2:	379e      	adds	r7, #158	@ 0x9e
 8000af4:	40d9      	lsrs	r1, r3
 8000af6:	40bc      	lsls	r4, r7
 8000af8:	000b      	movs	r3, r1
 8000afa:	1e61      	subs	r1, r4, #1
 8000afc:	418c      	sbcs	r4, r1
 8000afe:	4323      	orrs	r3, r4
 8000b00:	0759      	lsls	r1, r3, #29
 8000b02:	d004      	beq.n	8000b0e <__aeabi_fdiv+0x1ee>
 8000b04:	210f      	movs	r1, #15
 8000b06:	4019      	ands	r1, r3
 8000b08:	2904      	cmp	r1, #4
 8000b0a:	d000      	beq.n	8000b0e <__aeabi_fdiv+0x1ee>
 8000b0c:	3304      	adds	r3, #4
 8000b0e:	0159      	lsls	r1, r3, #5
 8000b10:	d413      	bmi.n	8000b3a <__aeabi_fdiv+0x21a>
 8000b12:	019b      	lsls	r3, r3, #6
 8000b14:	2000      	movs	r0, #0
 8000b16:	0a5c      	lsrs	r4, r3, #9
 8000b18:	e75a      	b.n	80009d0 <__aeabi_fdiv+0xb0>
 8000b1a:	231a      	movs	r3, #26
 8000b1c:	2401      	movs	r4, #1
 8000b1e:	1a2d      	subs	r5, r5, r0
 8000b20:	e7d0      	b.n	8000ac4 <__aeabi_fdiv+0x1a4>
 8000b22:	1e98      	subs	r0, r3, #2
 8000b24:	4243      	negs	r3, r0
 8000b26:	4158      	adcs	r0, r3
 8000b28:	4240      	negs	r0, r0
 8000b2a:	0032      	movs	r2, r6
 8000b2c:	2400      	movs	r4, #0
 8000b2e:	b2c0      	uxtb	r0, r0
 8000b30:	e74e      	b.n	80009d0 <__aeabi_fdiv+0xb0>
 8000b32:	4642      	mov	r2, r8
 8000b34:	20ff      	movs	r0, #255	@ 0xff
 8000b36:	2400      	movs	r4, #0
 8000b38:	e74a      	b.n	80009d0 <__aeabi_fdiv+0xb0>
 8000b3a:	2001      	movs	r0, #1
 8000b3c:	2400      	movs	r4, #0
 8000b3e:	e747      	b.n	80009d0 <__aeabi_fdiv+0xb0>
 8000b40:	08007164 	.word	0x08007164
 8000b44:	080071a4 	.word	0x080071a4
 8000b48:	f7ffffff 	.word	0xf7ffffff

08000b4c <__eqsf2>:
 8000b4c:	b570      	push	{r4, r5, r6, lr}
 8000b4e:	0042      	lsls	r2, r0, #1
 8000b50:	024e      	lsls	r6, r1, #9
 8000b52:	004c      	lsls	r4, r1, #1
 8000b54:	0245      	lsls	r5, r0, #9
 8000b56:	0a6d      	lsrs	r5, r5, #9
 8000b58:	0e12      	lsrs	r2, r2, #24
 8000b5a:	0fc3      	lsrs	r3, r0, #31
 8000b5c:	0a76      	lsrs	r6, r6, #9
 8000b5e:	0e24      	lsrs	r4, r4, #24
 8000b60:	0fc9      	lsrs	r1, r1, #31
 8000b62:	2aff      	cmp	r2, #255	@ 0xff
 8000b64:	d010      	beq.n	8000b88 <__eqsf2+0x3c>
 8000b66:	2cff      	cmp	r4, #255	@ 0xff
 8000b68:	d00c      	beq.n	8000b84 <__eqsf2+0x38>
 8000b6a:	2001      	movs	r0, #1
 8000b6c:	42a2      	cmp	r2, r4
 8000b6e:	d10a      	bne.n	8000b86 <__eqsf2+0x3a>
 8000b70:	42b5      	cmp	r5, r6
 8000b72:	d108      	bne.n	8000b86 <__eqsf2+0x3a>
 8000b74:	428b      	cmp	r3, r1
 8000b76:	d00f      	beq.n	8000b98 <__eqsf2+0x4c>
 8000b78:	2a00      	cmp	r2, #0
 8000b7a:	d104      	bne.n	8000b86 <__eqsf2+0x3a>
 8000b7c:	0028      	movs	r0, r5
 8000b7e:	1e43      	subs	r3, r0, #1
 8000b80:	4198      	sbcs	r0, r3
 8000b82:	e000      	b.n	8000b86 <__eqsf2+0x3a>
 8000b84:	2001      	movs	r0, #1
 8000b86:	bd70      	pop	{r4, r5, r6, pc}
 8000b88:	2001      	movs	r0, #1
 8000b8a:	2cff      	cmp	r4, #255	@ 0xff
 8000b8c:	d1fb      	bne.n	8000b86 <__eqsf2+0x3a>
 8000b8e:	4335      	orrs	r5, r6
 8000b90:	d1f9      	bne.n	8000b86 <__eqsf2+0x3a>
 8000b92:	404b      	eors	r3, r1
 8000b94:	0018      	movs	r0, r3
 8000b96:	e7f6      	b.n	8000b86 <__eqsf2+0x3a>
 8000b98:	2000      	movs	r0, #0
 8000b9a:	e7f4      	b.n	8000b86 <__eqsf2+0x3a>

08000b9c <__gesf2>:
 8000b9c:	b530      	push	{r4, r5, lr}
 8000b9e:	0042      	lsls	r2, r0, #1
 8000ba0:	0244      	lsls	r4, r0, #9
 8000ba2:	024d      	lsls	r5, r1, #9
 8000ba4:	0fc3      	lsrs	r3, r0, #31
 8000ba6:	0048      	lsls	r0, r1, #1
 8000ba8:	0a64      	lsrs	r4, r4, #9
 8000baa:	0e12      	lsrs	r2, r2, #24
 8000bac:	0a6d      	lsrs	r5, r5, #9
 8000bae:	0e00      	lsrs	r0, r0, #24
 8000bb0:	0fc9      	lsrs	r1, r1, #31
 8000bb2:	2aff      	cmp	r2, #255	@ 0xff
 8000bb4:	d018      	beq.n	8000be8 <__gesf2+0x4c>
 8000bb6:	28ff      	cmp	r0, #255	@ 0xff
 8000bb8:	d00a      	beq.n	8000bd0 <__gesf2+0x34>
 8000bba:	2a00      	cmp	r2, #0
 8000bbc:	d11e      	bne.n	8000bfc <__gesf2+0x60>
 8000bbe:	2800      	cmp	r0, #0
 8000bc0:	d10a      	bne.n	8000bd8 <__gesf2+0x3c>
 8000bc2:	2d00      	cmp	r5, #0
 8000bc4:	d029      	beq.n	8000c1a <__gesf2+0x7e>
 8000bc6:	2c00      	cmp	r4, #0
 8000bc8:	d12d      	bne.n	8000c26 <__gesf2+0x8a>
 8000bca:	0048      	lsls	r0, r1, #1
 8000bcc:	3801      	subs	r0, #1
 8000bce:	bd30      	pop	{r4, r5, pc}
 8000bd0:	2d00      	cmp	r5, #0
 8000bd2:	d125      	bne.n	8000c20 <__gesf2+0x84>
 8000bd4:	2a00      	cmp	r2, #0
 8000bd6:	d101      	bne.n	8000bdc <__gesf2+0x40>
 8000bd8:	2c00      	cmp	r4, #0
 8000bda:	d0f6      	beq.n	8000bca <__gesf2+0x2e>
 8000bdc:	428b      	cmp	r3, r1
 8000bde:	d019      	beq.n	8000c14 <__gesf2+0x78>
 8000be0:	2001      	movs	r0, #1
 8000be2:	425b      	negs	r3, r3
 8000be4:	4318      	orrs	r0, r3
 8000be6:	e7f2      	b.n	8000bce <__gesf2+0x32>
 8000be8:	2c00      	cmp	r4, #0
 8000bea:	d119      	bne.n	8000c20 <__gesf2+0x84>
 8000bec:	28ff      	cmp	r0, #255	@ 0xff
 8000bee:	d1f7      	bne.n	8000be0 <__gesf2+0x44>
 8000bf0:	2d00      	cmp	r5, #0
 8000bf2:	d115      	bne.n	8000c20 <__gesf2+0x84>
 8000bf4:	2000      	movs	r0, #0
 8000bf6:	428b      	cmp	r3, r1
 8000bf8:	d1f2      	bne.n	8000be0 <__gesf2+0x44>
 8000bfa:	e7e8      	b.n	8000bce <__gesf2+0x32>
 8000bfc:	2800      	cmp	r0, #0
 8000bfe:	d0ef      	beq.n	8000be0 <__gesf2+0x44>
 8000c00:	428b      	cmp	r3, r1
 8000c02:	d1ed      	bne.n	8000be0 <__gesf2+0x44>
 8000c04:	4282      	cmp	r2, r0
 8000c06:	dceb      	bgt.n	8000be0 <__gesf2+0x44>
 8000c08:	db04      	blt.n	8000c14 <__gesf2+0x78>
 8000c0a:	42ac      	cmp	r4, r5
 8000c0c:	d8e8      	bhi.n	8000be0 <__gesf2+0x44>
 8000c0e:	2000      	movs	r0, #0
 8000c10:	42ac      	cmp	r4, r5
 8000c12:	d2dc      	bcs.n	8000bce <__gesf2+0x32>
 8000c14:	0058      	lsls	r0, r3, #1
 8000c16:	3801      	subs	r0, #1
 8000c18:	e7d9      	b.n	8000bce <__gesf2+0x32>
 8000c1a:	2c00      	cmp	r4, #0
 8000c1c:	d0d7      	beq.n	8000bce <__gesf2+0x32>
 8000c1e:	e7df      	b.n	8000be0 <__gesf2+0x44>
 8000c20:	2002      	movs	r0, #2
 8000c22:	4240      	negs	r0, r0
 8000c24:	e7d3      	b.n	8000bce <__gesf2+0x32>
 8000c26:	428b      	cmp	r3, r1
 8000c28:	d1da      	bne.n	8000be0 <__gesf2+0x44>
 8000c2a:	e7ee      	b.n	8000c0a <__gesf2+0x6e>

08000c2c <__lesf2>:
 8000c2c:	b530      	push	{r4, r5, lr}
 8000c2e:	0042      	lsls	r2, r0, #1
 8000c30:	0244      	lsls	r4, r0, #9
 8000c32:	024d      	lsls	r5, r1, #9
 8000c34:	0fc3      	lsrs	r3, r0, #31
 8000c36:	0048      	lsls	r0, r1, #1
 8000c38:	0a64      	lsrs	r4, r4, #9
 8000c3a:	0e12      	lsrs	r2, r2, #24
 8000c3c:	0a6d      	lsrs	r5, r5, #9
 8000c3e:	0e00      	lsrs	r0, r0, #24
 8000c40:	0fc9      	lsrs	r1, r1, #31
 8000c42:	2aff      	cmp	r2, #255	@ 0xff
 8000c44:	d017      	beq.n	8000c76 <__lesf2+0x4a>
 8000c46:	28ff      	cmp	r0, #255	@ 0xff
 8000c48:	d00a      	beq.n	8000c60 <__lesf2+0x34>
 8000c4a:	2a00      	cmp	r2, #0
 8000c4c:	d11b      	bne.n	8000c86 <__lesf2+0x5a>
 8000c4e:	2800      	cmp	r0, #0
 8000c50:	d10a      	bne.n	8000c68 <__lesf2+0x3c>
 8000c52:	2d00      	cmp	r5, #0
 8000c54:	d01d      	beq.n	8000c92 <__lesf2+0x66>
 8000c56:	2c00      	cmp	r4, #0
 8000c58:	d12d      	bne.n	8000cb6 <__lesf2+0x8a>
 8000c5a:	0048      	lsls	r0, r1, #1
 8000c5c:	3801      	subs	r0, #1
 8000c5e:	e011      	b.n	8000c84 <__lesf2+0x58>
 8000c60:	2d00      	cmp	r5, #0
 8000c62:	d10e      	bne.n	8000c82 <__lesf2+0x56>
 8000c64:	2a00      	cmp	r2, #0
 8000c66:	d101      	bne.n	8000c6c <__lesf2+0x40>
 8000c68:	2c00      	cmp	r4, #0
 8000c6a:	d0f6      	beq.n	8000c5a <__lesf2+0x2e>
 8000c6c:	428b      	cmp	r3, r1
 8000c6e:	d10c      	bne.n	8000c8a <__lesf2+0x5e>
 8000c70:	0058      	lsls	r0, r3, #1
 8000c72:	3801      	subs	r0, #1
 8000c74:	e006      	b.n	8000c84 <__lesf2+0x58>
 8000c76:	2c00      	cmp	r4, #0
 8000c78:	d103      	bne.n	8000c82 <__lesf2+0x56>
 8000c7a:	28ff      	cmp	r0, #255	@ 0xff
 8000c7c:	d105      	bne.n	8000c8a <__lesf2+0x5e>
 8000c7e:	2d00      	cmp	r5, #0
 8000c80:	d015      	beq.n	8000cae <__lesf2+0x82>
 8000c82:	2002      	movs	r0, #2
 8000c84:	bd30      	pop	{r4, r5, pc}
 8000c86:	2800      	cmp	r0, #0
 8000c88:	d106      	bne.n	8000c98 <__lesf2+0x6c>
 8000c8a:	2001      	movs	r0, #1
 8000c8c:	425b      	negs	r3, r3
 8000c8e:	4318      	orrs	r0, r3
 8000c90:	e7f8      	b.n	8000c84 <__lesf2+0x58>
 8000c92:	2c00      	cmp	r4, #0
 8000c94:	d0f6      	beq.n	8000c84 <__lesf2+0x58>
 8000c96:	e7f8      	b.n	8000c8a <__lesf2+0x5e>
 8000c98:	428b      	cmp	r3, r1
 8000c9a:	d1f6      	bne.n	8000c8a <__lesf2+0x5e>
 8000c9c:	4282      	cmp	r2, r0
 8000c9e:	dcf4      	bgt.n	8000c8a <__lesf2+0x5e>
 8000ca0:	dbe6      	blt.n	8000c70 <__lesf2+0x44>
 8000ca2:	42ac      	cmp	r4, r5
 8000ca4:	d8f1      	bhi.n	8000c8a <__lesf2+0x5e>
 8000ca6:	2000      	movs	r0, #0
 8000ca8:	42ac      	cmp	r4, r5
 8000caa:	d2eb      	bcs.n	8000c84 <__lesf2+0x58>
 8000cac:	e7e0      	b.n	8000c70 <__lesf2+0x44>
 8000cae:	2000      	movs	r0, #0
 8000cb0:	428b      	cmp	r3, r1
 8000cb2:	d1ea      	bne.n	8000c8a <__lesf2+0x5e>
 8000cb4:	e7e6      	b.n	8000c84 <__lesf2+0x58>
 8000cb6:	428b      	cmp	r3, r1
 8000cb8:	d1e7      	bne.n	8000c8a <__lesf2+0x5e>
 8000cba:	e7f2      	b.n	8000ca2 <__lesf2+0x76>

08000cbc <__aeabi_fmul>:
 8000cbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cbe:	464f      	mov	r7, r9
 8000cc0:	4646      	mov	r6, r8
 8000cc2:	46d6      	mov	lr, sl
 8000cc4:	0044      	lsls	r4, r0, #1
 8000cc6:	b5c0      	push	{r6, r7, lr}
 8000cc8:	0246      	lsls	r6, r0, #9
 8000cca:	1c0f      	adds	r7, r1, #0
 8000ccc:	0a76      	lsrs	r6, r6, #9
 8000cce:	0e24      	lsrs	r4, r4, #24
 8000cd0:	0fc5      	lsrs	r5, r0, #31
 8000cd2:	2c00      	cmp	r4, #0
 8000cd4:	d100      	bne.n	8000cd8 <__aeabi_fmul+0x1c>
 8000cd6:	e0da      	b.n	8000e8e <__aeabi_fmul+0x1d2>
 8000cd8:	2cff      	cmp	r4, #255	@ 0xff
 8000cda:	d074      	beq.n	8000dc6 <__aeabi_fmul+0x10a>
 8000cdc:	2380      	movs	r3, #128	@ 0x80
 8000cde:	00f6      	lsls	r6, r6, #3
 8000ce0:	04db      	lsls	r3, r3, #19
 8000ce2:	431e      	orrs	r6, r3
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	4699      	mov	r9, r3
 8000ce8:	469a      	mov	sl, r3
 8000cea:	3c7f      	subs	r4, #127	@ 0x7f
 8000cec:	027b      	lsls	r3, r7, #9
 8000cee:	0a5b      	lsrs	r3, r3, #9
 8000cf0:	4698      	mov	r8, r3
 8000cf2:	007b      	lsls	r3, r7, #1
 8000cf4:	0e1b      	lsrs	r3, r3, #24
 8000cf6:	0fff      	lsrs	r7, r7, #31
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d074      	beq.n	8000de6 <__aeabi_fmul+0x12a>
 8000cfc:	2bff      	cmp	r3, #255	@ 0xff
 8000cfe:	d100      	bne.n	8000d02 <__aeabi_fmul+0x46>
 8000d00:	e08e      	b.n	8000e20 <__aeabi_fmul+0x164>
 8000d02:	4642      	mov	r2, r8
 8000d04:	2180      	movs	r1, #128	@ 0x80
 8000d06:	00d2      	lsls	r2, r2, #3
 8000d08:	04c9      	lsls	r1, r1, #19
 8000d0a:	4311      	orrs	r1, r2
 8000d0c:	3b7f      	subs	r3, #127	@ 0x7f
 8000d0e:	002a      	movs	r2, r5
 8000d10:	18e4      	adds	r4, r4, r3
 8000d12:	464b      	mov	r3, r9
 8000d14:	407a      	eors	r2, r7
 8000d16:	4688      	mov	r8, r1
 8000d18:	b2d2      	uxtb	r2, r2
 8000d1a:	2b0a      	cmp	r3, #10
 8000d1c:	dc75      	bgt.n	8000e0a <__aeabi_fmul+0x14e>
 8000d1e:	464b      	mov	r3, r9
 8000d20:	2000      	movs	r0, #0
 8000d22:	2b02      	cmp	r3, #2
 8000d24:	dd0f      	ble.n	8000d46 <__aeabi_fmul+0x8a>
 8000d26:	4649      	mov	r1, r9
 8000d28:	2301      	movs	r3, #1
 8000d2a:	408b      	lsls	r3, r1
 8000d2c:	21a6      	movs	r1, #166	@ 0xa6
 8000d2e:	00c9      	lsls	r1, r1, #3
 8000d30:	420b      	tst	r3, r1
 8000d32:	d169      	bne.n	8000e08 <__aeabi_fmul+0x14c>
 8000d34:	2190      	movs	r1, #144	@ 0x90
 8000d36:	0089      	lsls	r1, r1, #2
 8000d38:	420b      	tst	r3, r1
 8000d3a:	d000      	beq.n	8000d3e <__aeabi_fmul+0x82>
 8000d3c:	e100      	b.n	8000f40 <__aeabi_fmul+0x284>
 8000d3e:	2188      	movs	r1, #136	@ 0x88
 8000d40:	4219      	tst	r1, r3
 8000d42:	d000      	beq.n	8000d46 <__aeabi_fmul+0x8a>
 8000d44:	e0f5      	b.n	8000f32 <__aeabi_fmul+0x276>
 8000d46:	4641      	mov	r1, r8
 8000d48:	0409      	lsls	r1, r1, #16
 8000d4a:	0c09      	lsrs	r1, r1, #16
 8000d4c:	4643      	mov	r3, r8
 8000d4e:	0008      	movs	r0, r1
 8000d50:	0c35      	lsrs	r5, r6, #16
 8000d52:	0436      	lsls	r6, r6, #16
 8000d54:	0c1b      	lsrs	r3, r3, #16
 8000d56:	0c36      	lsrs	r6, r6, #16
 8000d58:	4370      	muls	r0, r6
 8000d5a:	4369      	muls	r1, r5
 8000d5c:	435e      	muls	r6, r3
 8000d5e:	435d      	muls	r5, r3
 8000d60:	1876      	adds	r6, r6, r1
 8000d62:	0c03      	lsrs	r3, r0, #16
 8000d64:	199b      	adds	r3, r3, r6
 8000d66:	4299      	cmp	r1, r3
 8000d68:	d903      	bls.n	8000d72 <__aeabi_fmul+0xb6>
 8000d6a:	2180      	movs	r1, #128	@ 0x80
 8000d6c:	0249      	lsls	r1, r1, #9
 8000d6e:	468c      	mov	ip, r1
 8000d70:	4465      	add	r5, ip
 8000d72:	0400      	lsls	r0, r0, #16
 8000d74:	0419      	lsls	r1, r3, #16
 8000d76:	0c00      	lsrs	r0, r0, #16
 8000d78:	1809      	adds	r1, r1, r0
 8000d7a:	018e      	lsls	r6, r1, #6
 8000d7c:	1e70      	subs	r0, r6, #1
 8000d7e:	4186      	sbcs	r6, r0
 8000d80:	0c1b      	lsrs	r3, r3, #16
 8000d82:	0e89      	lsrs	r1, r1, #26
 8000d84:	195b      	adds	r3, r3, r5
 8000d86:	430e      	orrs	r6, r1
 8000d88:	019b      	lsls	r3, r3, #6
 8000d8a:	431e      	orrs	r6, r3
 8000d8c:	011b      	lsls	r3, r3, #4
 8000d8e:	d46c      	bmi.n	8000e6a <__aeabi_fmul+0x1ae>
 8000d90:	0023      	movs	r3, r4
 8000d92:	337f      	adds	r3, #127	@ 0x7f
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	dc00      	bgt.n	8000d9a <__aeabi_fmul+0xde>
 8000d98:	e0b1      	b.n	8000efe <__aeabi_fmul+0x242>
 8000d9a:	0015      	movs	r5, r2
 8000d9c:	0771      	lsls	r1, r6, #29
 8000d9e:	d00b      	beq.n	8000db8 <__aeabi_fmul+0xfc>
 8000da0:	200f      	movs	r0, #15
 8000da2:	0021      	movs	r1, r4
 8000da4:	4030      	ands	r0, r6
 8000da6:	2804      	cmp	r0, #4
 8000da8:	d006      	beq.n	8000db8 <__aeabi_fmul+0xfc>
 8000daa:	3604      	adds	r6, #4
 8000dac:	0132      	lsls	r2, r6, #4
 8000dae:	d503      	bpl.n	8000db8 <__aeabi_fmul+0xfc>
 8000db0:	4b6e      	ldr	r3, [pc, #440]	@ (8000f6c <__aeabi_fmul+0x2b0>)
 8000db2:	401e      	ands	r6, r3
 8000db4:	000b      	movs	r3, r1
 8000db6:	3380      	adds	r3, #128	@ 0x80
 8000db8:	2bfe      	cmp	r3, #254	@ 0xfe
 8000dba:	dd00      	ble.n	8000dbe <__aeabi_fmul+0x102>
 8000dbc:	e0bd      	b.n	8000f3a <__aeabi_fmul+0x27e>
 8000dbe:	01b2      	lsls	r2, r6, #6
 8000dc0:	0a52      	lsrs	r2, r2, #9
 8000dc2:	b2db      	uxtb	r3, r3
 8000dc4:	e048      	b.n	8000e58 <__aeabi_fmul+0x19c>
 8000dc6:	2e00      	cmp	r6, #0
 8000dc8:	d000      	beq.n	8000dcc <__aeabi_fmul+0x110>
 8000dca:	e092      	b.n	8000ef2 <__aeabi_fmul+0x236>
 8000dcc:	2308      	movs	r3, #8
 8000dce:	4699      	mov	r9, r3
 8000dd0:	3b06      	subs	r3, #6
 8000dd2:	469a      	mov	sl, r3
 8000dd4:	027b      	lsls	r3, r7, #9
 8000dd6:	0a5b      	lsrs	r3, r3, #9
 8000dd8:	4698      	mov	r8, r3
 8000dda:	007b      	lsls	r3, r7, #1
 8000ddc:	24ff      	movs	r4, #255	@ 0xff
 8000dde:	0e1b      	lsrs	r3, r3, #24
 8000de0:	0fff      	lsrs	r7, r7, #31
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d18a      	bne.n	8000cfc <__aeabi_fmul+0x40>
 8000de6:	4642      	mov	r2, r8
 8000de8:	2a00      	cmp	r2, #0
 8000dea:	d164      	bne.n	8000eb6 <__aeabi_fmul+0x1fa>
 8000dec:	4649      	mov	r1, r9
 8000dee:	3201      	adds	r2, #1
 8000df0:	4311      	orrs	r1, r2
 8000df2:	4689      	mov	r9, r1
 8000df4:	290a      	cmp	r1, #10
 8000df6:	dc08      	bgt.n	8000e0a <__aeabi_fmul+0x14e>
 8000df8:	407d      	eors	r5, r7
 8000dfa:	2001      	movs	r0, #1
 8000dfc:	b2ea      	uxtb	r2, r5
 8000dfe:	2902      	cmp	r1, #2
 8000e00:	dc91      	bgt.n	8000d26 <__aeabi_fmul+0x6a>
 8000e02:	0015      	movs	r5, r2
 8000e04:	2200      	movs	r2, #0
 8000e06:	e027      	b.n	8000e58 <__aeabi_fmul+0x19c>
 8000e08:	0015      	movs	r5, r2
 8000e0a:	4653      	mov	r3, sl
 8000e0c:	2b02      	cmp	r3, #2
 8000e0e:	d100      	bne.n	8000e12 <__aeabi_fmul+0x156>
 8000e10:	e093      	b.n	8000f3a <__aeabi_fmul+0x27e>
 8000e12:	2b03      	cmp	r3, #3
 8000e14:	d01a      	beq.n	8000e4c <__aeabi_fmul+0x190>
 8000e16:	2b01      	cmp	r3, #1
 8000e18:	d12c      	bne.n	8000e74 <__aeabi_fmul+0x1b8>
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	e01b      	b.n	8000e58 <__aeabi_fmul+0x19c>
 8000e20:	4643      	mov	r3, r8
 8000e22:	34ff      	adds	r4, #255	@ 0xff
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d055      	beq.n	8000ed4 <__aeabi_fmul+0x218>
 8000e28:	2103      	movs	r1, #3
 8000e2a:	464b      	mov	r3, r9
 8000e2c:	430b      	orrs	r3, r1
 8000e2e:	0019      	movs	r1, r3
 8000e30:	2b0a      	cmp	r3, #10
 8000e32:	dc00      	bgt.n	8000e36 <__aeabi_fmul+0x17a>
 8000e34:	e092      	b.n	8000f5c <__aeabi_fmul+0x2a0>
 8000e36:	2b0f      	cmp	r3, #15
 8000e38:	d000      	beq.n	8000e3c <__aeabi_fmul+0x180>
 8000e3a:	e08c      	b.n	8000f56 <__aeabi_fmul+0x29a>
 8000e3c:	2280      	movs	r2, #128	@ 0x80
 8000e3e:	03d2      	lsls	r2, r2, #15
 8000e40:	4216      	tst	r6, r2
 8000e42:	d003      	beq.n	8000e4c <__aeabi_fmul+0x190>
 8000e44:	4643      	mov	r3, r8
 8000e46:	4213      	tst	r3, r2
 8000e48:	d100      	bne.n	8000e4c <__aeabi_fmul+0x190>
 8000e4a:	e07d      	b.n	8000f48 <__aeabi_fmul+0x28c>
 8000e4c:	2280      	movs	r2, #128	@ 0x80
 8000e4e:	03d2      	lsls	r2, r2, #15
 8000e50:	4332      	orrs	r2, r6
 8000e52:	0252      	lsls	r2, r2, #9
 8000e54:	0a52      	lsrs	r2, r2, #9
 8000e56:	23ff      	movs	r3, #255	@ 0xff
 8000e58:	05d8      	lsls	r0, r3, #23
 8000e5a:	07ed      	lsls	r5, r5, #31
 8000e5c:	4310      	orrs	r0, r2
 8000e5e:	4328      	orrs	r0, r5
 8000e60:	bce0      	pop	{r5, r6, r7}
 8000e62:	46ba      	mov	sl, r7
 8000e64:	46b1      	mov	r9, r6
 8000e66:	46a8      	mov	r8, r5
 8000e68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	0015      	movs	r5, r2
 8000e6e:	0871      	lsrs	r1, r6, #1
 8000e70:	401e      	ands	r6, r3
 8000e72:	430e      	orrs	r6, r1
 8000e74:	0023      	movs	r3, r4
 8000e76:	3380      	adds	r3, #128	@ 0x80
 8000e78:	1c61      	adds	r1, r4, #1
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	dd41      	ble.n	8000f02 <__aeabi_fmul+0x246>
 8000e7e:	0772      	lsls	r2, r6, #29
 8000e80:	d094      	beq.n	8000dac <__aeabi_fmul+0xf0>
 8000e82:	220f      	movs	r2, #15
 8000e84:	4032      	ands	r2, r6
 8000e86:	2a04      	cmp	r2, #4
 8000e88:	d000      	beq.n	8000e8c <__aeabi_fmul+0x1d0>
 8000e8a:	e78e      	b.n	8000daa <__aeabi_fmul+0xee>
 8000e8c:	e78e      	b.n	8000dac <__aeabi_fmul+0xf0>
 8000e8e:	2e00      	cmp	r6, #0
 8000e90:	d105      	bne.n	8000e9e <__aeabi_fmul+0x1e2>
 8000e92:	2304      	movs	r3, #4
 8000e94:	4699      	mov	r9, r3
 8000e96:	3b03      	subs	r3, #3
 8000e98:	2400      	movs	r4, #0
 8000e9a:	469a      	mov	sl, r3
 8000e9c:	e726      	b.n	8000cec <__aeabi_fmul+0x30>
 8000e9e:	0030      	movs	r0, r6
 8000ea0:	f001 f89c 	bl	8001fdc <__clzsi2>
 8000ea4:	2476      	movs	r4, #118	@ 0x76
 8000ea6:	1f43      	subs	r3, r0, #5
 8000ea8:	409e      	lsls	r6, r3
 8000eaa:	2300      	movs	r3, #0
 8000eac:	4264      	negs	r4, r4
 8000eae:	4699      	mov	r9, r3
 8000eb0:	469a      	mov	sl, r3
 8000eb2:	1a24      	subs	r4, r4, r0
 8000eb4:	e71a      	b.n	8000cec <__aeabi_fmul+0x30>
 8000eb6:	4640      	mov	r0, r8
 8000eb8:	f001 f890 	bl	8001fdc <__clzsi2>
 8000ebc:	464b      	mov	r3, r9
 8000ebe:	1a24      	subs	r4, r4, r0
 8000ec0:	3c76      	subs	r4, #118	@ 0x76
 8000ec2:	2b0a      	cmp	r3, #10
 8000ec4:	dca1      	bgt.n	8000e0a <__aeabi_fmul+0x14e>
 8000ec6:	4643      	mov	r3, r8
 8000ec8:	3805      	subs	r0, #5
 8000eca:	4083      	lsls	r3, r0
 8000ecc:	407d      	eors	r5, r7
 8000ece:	4698      	mov	r8, r3
 8000ed0:	b2ea      	uxtb	r2, r5
 8000ed2:	e724      	b.n	8000d1e <__aeabi_fmul+0x62>
 8000ed4:	464a      	mov	r2, r9
 8000ed6:	3302      	adds	r3, #2
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	002a      	movs	r2, r5
 8000edc:	407a      	eors	r2, r7
 8000ede:	b2d2      	uxtb	r2, r2
 8000ee0:	2b0a      	cmp	r3, #10
 8000ee2:	dc92      	bgt.n	8000e0a <__aeabi_fmul+0x14e>
 8000ee4:	4649      	mov	r1, r9
 8000ee6:	0015      	movs	r5, r2
 8000ee8:	2900      	cmp	r1, #0
 8000eea:	d026      	beq.n	8000f3a <__aeabi_fmul+0x27e>
 8000eec:	4699      	mov	r9, r3
 8000eee:	2002      	movs	r0, #2
 8000ef0:	e719      	b.n	8000d26 <__aeabi_fmul+0x6a>
 8000ef2:	230c      	movs	r3, #12
 8000ef4:	4699      	mov	r9, r3
 8000ef6:	3b09      	subs	r3, #9
 8000ef8:	24ff      	movs	r4, #255	@ 0xff
 8000efa:	469a      	mov	sl, r3
 8000efc:	e6f6      	b.n	8000cec <__aeabi_fmul+0x30>
 8000efe:	0015      	movs	r5, r2
 8000f00:	0021      	movs	r1, r4
 8000f02:	2201      	movs	r2, #1
 8000f04:	1ad3      	subs	r3, r2, r3
 8000f06:	2b1b      	cmp	r3, #27
 8000f08:	dd00      	ble.n	8000f0c <__aeabi_fmul+0x250>
 8000f0a:	e786      	b.n	8000e1a <__aeabi_fmul+0x15e>
 8000f0c:	319e      	adds	r1, #158	@ 0x9e
 8000f0e:	0032      	movs	r2, r6
 8000f10:	408e      	lsls	r6, r1
 8000f12:	40da      	lsrs	r2, r3
 8000f14:	1e73      	subs	r3, r6, #1
 8000f16:	419e      	sbcs	r6, r3
 8000f18:	4332      	orrs	r2, r6
 8000f1a:	0753      	lsls	r3, r2, #29
 8000f1c:	d004      	beq.n	8000f28 <__aeabi_fmul+0x26c>
 8000f1e:	230f      	movs	r3, #15
 8000f20:	4013      	ands	r3, r2
 8000f22:	2b04      	cmp	r3, #4
 8000f24:	d000      	beq.n	8000f28 <__aeabi_fmul+0x26c>
 8000f26:	3204      	adds	r2, #4
 8000f28:	0153      	lsls	r3, r2, #5
 8000f2a:	d510      	bpl.n	8000f4e <__aeabi_fmul+0x292>
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	2200      	movs	r2, #0
 8000f30:	e792      	b.n	8000e58 <__aeabi_fmul+0x19c>
 8000f32:	003d      	movs	r5, r7
 8000f34:	4646      	mov	r6, r8
 8000f36:	4682      	mov	sl, r0
 8000f38:	e767      	b.n	8000e0a <__aeabi_fmul+0x14e>
 8000f3a:	23ff      	movs	r3, #255	@ 0xff
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	e78b      	b.n	8000e58 <__aeabi_fmul+0x19c>
 8000f40:	2280      	movs	r2, #128	@ 0x80
 8000f42:	2500      	movs	r5, #0
 8000f44:	03d2      	lsls	r2, r2, #15
 8000f46:	e786      	b.n	8000e56 <__aeabi_fmul+0x19a>
 8000f48:	003d      	movs	r5, r7
 8000f4a:	431a      	orrs	r2, r3
 8000f4c:	e783      	b.n	8000e56 <__aeabi_fmul+0x19a>
 8000f4e:	0192      	lsls	r2, r2, #6
 8000f50:	2300      	movs	r3, #0
 8000f52:	0a52      	lsrs	r2, r2, #9
 8000f54:	e780      	b.n	8000e58 <__aeabi_fmul+0x19c>
 8000f56:	003d      	movs	r5, r7
 8000f58:	4646      	mov	r6, r8
 8000f5a:	e777      	b.n	8000e4c <__aeabi_fmul+0x190>
 8000f5c:	002a      	movs	r2, r5
 8000f5e:	2301      	movs	r3, #1
 8000f60:	407a      	eors	r2, r7
 8000f62:	408b      	lsls	r3, r1
 8000f64:	2003      	movs	r0, #3
 8000f66:	b2d2      	uxtb	r2, r2
 8000f68:	e6e9      	b.n	8000d3e <__aeabi_fmul+0x82>
 8000f6a:	46c0      	nop			@ (mov r8, r8)
 8000f6c:	f7ffffff 	.word	0xf7ffffff

08000f70 <__aeabi_fsub>:
 8000f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f72:	4647      	mov	r7, r8
 8000f74:	46ce      	mov	lr, r9
 8000f76:	0243      	lsls	r3, r0, #9
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	0a5f      	lsrs	r7, r3, #9
 8000f7c:	099b      	lsrs	r3, r3, #6
 8000f7e:	0045      	lsls	r5, r0, #1
 8000f80:	004a      	lsls	r2, r1, #1
 8000f82:	469c      	mov	ip, r3
 8000f84:	024b      	lsls	r3, r1, #9
 8000f86:	0fc4      	lsrs	r4, r0, #31
 8000f88:	0fce      	lsrs	r6, r1, #31
 8000f8a:	0e2d      	lsrs	r5, r5, #24
 8000f8c:	0a58      	lsrs	r0, r3, #9
 8000f8e:	0e12      	lsrs	r2, r2, #24
 8000f90:	0999      	lsrs	r1, r3, #6
 8000f92:	2aff      	cmp	r2, #255	@ 0xff
 8000f94:	d06b      	beq.n	800106e <__aeabi_fsub+0xfe>
 8000f96:	2301      	movs	r3, #1
 8000f98:	405e      	eors	r6, r3
 8000f9a:	1aab      	subs	r3, r5, r2
 8000f9c:	42b4      	cmp	r4, r6
 8000f9e:	d04b      	beq.n	8001038 <__aeabi_fsub+0xc8>
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	dc00      	bgt.n	8000fa6 <__aeabi_fsub+0x36>
 8000fa4:	e0ff      	b.n	80011a6 <__aeabi_fsub+0x236>
 8000fa6:	2a00      	cmp	r2, #0
 8000fa8:	d100      	bne.n	8000fac <__aeabi_fsub+0x3c>
 8000faa:	e088      	b.n	80010be <__aeabi_fsub+0x14e>
 8000fac:	2dff      	cmp	r5, #255	@ 0xff
 8000fae:	d100      	bne.n	8000fb2 <__aeabi_fsub+0x42>
 8000fb0:	e0ef      	b.n	8001192 <__aeabi_fsub+0x222>
 8000fb2:	2280      	movs	r2, #128	@ 0x80
 8000fb4:	04d2      	lsls	r2, r2, #19
 8000fb6:	4311      	orrs	r1, r2
 8000fb8:	2001      	movs	r0, #1
 8000fba:	2b1b      	cmp	r3, #27
 8000fbc:	dc08      	bgt.n	8000fd0 <__aeabi_fsub+0x60>
 8000fbe:	0008      	movs	r0, r1
 8000fc0:	2220      	movs	r2, #32
 8000fc2:	40d8      	lsrs	r0, r3
 8000fc4:	1ad3      	subs	r3, r2, r3
 8000fc6:	4099      	lsls	r1, r3
 8000fc8:	000b      	movs	r3, r1
 8000fca:	1e5a      	subs	r2, r3, #1
 8000fcc:	4193      	sbcs	r3, r2
 8000fce:	4318      	orrs	r0, r3
 8000fd0:	4663      	mov	r3, ip
 8000fd2:	1a1b      	subs	r3, r3, r0
 8000fd4:	469c      	mov	ip, r3
 8000fd6:	4663      	mov	r3, ip
 8000fd8:	015b      	lsls	r3, r3, #5
 8000fda:	d400      	bmi.n	8000fde <__aeabi_fsub+0x6e>
 8000fdc:	e0cd      	b.n	800117a <__aeabi_fsub+0x20a>
 8000fde:	4663      	mov	r3, ip
 8000fe0:	019f      	lsls	r7, r3, #6
 8000fe2:	09bf      	lsrs	r7, r7, #6
 8000fe4:	0038      	movs	r0, r7
 8000fe6:	f000 fff9 	bl	8001fdc <__clzsi2>
 8000fea:	003b      	movs	r3, r7
 8000fec:	3805      	subs	r0, #5
 8000fee:	4083      	lsls	r3, r0
 8000ff0:	4285      	cmp	r5, r0
 8000ff2:	dc00      	bgt.n	8000ff6 <__aeabi_fsub+0x86>
 8000ff4:	e0a2      	b.n	800113c <__aeabi_fsub+0x1cc>
 8000ff6:	4ab7      	ldr	r2, [pc, #732]	@ (80012d4 <__aeabi_fsub+0x364>)
 8000ff8:	1a2d      	subs	r5, r5, r0
 8000ffa:	401a      	ands	r2, r3
 8000ffc:	4694      	mov	ip, r2
 8000ffe:	075a      	lsls	r2, r3, #29
 8001000:	d100      	bne.n	8001004 <__aeabi_fsub+0x94>
 8001002:	e0c3      	b.n	800118c <__aeabi_fsub+0x21c>
 8001004:	220f      	movs	r2, #15
 8001006:	4013      	ands	r3, r2
 8001008:	2b04      	cmp	r3, #4
 800100a:	d100      	bne.n	800100e <__aeabi_fsub+0x9e>
 800100c:	e0be      	b.n	800118c <__aeabi_fsub+0x21c>
 800100e:	2304      	movs	r3, #4
 8001010:	4698      	mov	r8, r3
 8001012:	44c4      	add	ip, r8
 8001014:	4663      	mov	r3, ip
 8001016:	015b      	lsls	r3, r3, #5
 8001018:	d400      	bmi.n	800101c <__aeabi_fsub+0xac>
 800101a:	e0b7      	b.n	800118c <__aeabi_fsub+0x21c>
 800101c:	1c68      	adds	r0, r5, #1
 800101e:	2dfe      	cmp	r5, #254	@ 0xfe
 8001020:	d000      	beq.n	8001024 <__aeabi_fsub+0xb4>
 8001022:	e0a5      	b.n	8001170 <__aeabi_fsub+0x200>
 8001024:	20ff      	movs	r0, #255	@ 0xff
 8001026:	2200      	movs	r2, #0
 8001028:	05c0      	lsls	r0, r0, #23
 800102a:	4310      	orrs	r0, r2
 800102c:	07e4      	lsls	r4, r4, #31
 800102e:	4320      	orrs	r0, r4
 8001030:	bcc0      	pop	{r6, r7}
 8001032:	46b9      	mov	r9, r7
 8001034:	46b0      	mov	r8, r6
 8001036:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001038:	2b00      	cmp	r3, #0
 800103a:	dc00      	bgt.n	800103e <__aeabi_fsub+0xce>
 800103c:	e1eb      	b.n	8001416 <__aeabi_fsub+0x4a6>
 800103e:	2a00      	cmp	r2, #0
 8001040:	d046      	beq.n	80010d0 <__aeabi_fsub+0x160>
 8001042:	2dff      	cmp	r5, #255	@ 0xff
 8001044:	d100      	bne.n	8001048 <__aeabi_fsub+0xd8>
 8001046:	e0a4      	b.n	8001192 <__aeabi_fsub+0x222>
 8001048:	2280      	movs	r2, #128	@ 0x80
 800104a:	04d2      	lsls	r2, r2, #19
 800104c:	4311      	orrs	r1, r2
 800104e:	2b1b      	cmp	r3, #27
 8001050:	dc00      	bgt.n	8001054 <__aeabi_fsub+0xe4>
 8001052:	e0fb      	b.n	800124c <__aeabi_fsub+0x2dc>
 8001054:	2305      	movs	r3, #5
 8001056:	4698      	mov	r8, r3
 8001058:	002b      	movs	r3, r5
 800105a:	44c4      	add	ip, r8
 800105c:	4662      	mov	r2, ip
 800105e:	08d7      	lsrs	r7, r2, #3
 8001060:	2bff      	cmp	r3, #255	@ 0xff
 8001062:	d100      	bne.n	8001066 <__aeabi_fsub+0xf6>
 8001064:	e095      	b.n	8001192 <__aeabi_fsub+0x222>
 8001066:	027a      	lsls	r2, r7, #9
 8001068:	0a52      	lsrs	r2, r2, #9
 800106a:	b2d8      	uxtb	r0, r3
 800106c:	e7dc      	b.n	8001028 <__aeabi_fsub+0xb8>
 800106e:	002b      	movs	r3, r5
 8001070:	3bff      	subs	r3, #255	@ 0xff
 8001072:	4699      	mov	r9, r3
 8001074:	2900      	cmp	r1, #0
 8001076:	d118      	bne.n	80010aa <__aeabi_fsub+0x13a>
 8001078:	2301      	movs	r3, #1
 800107a:	405e      	eors	r6, r3
 800107c:	42b4      	cmp	r4, r6
 800107e:	d100      	bne.n	8001082 <__aeabi_fsub+0x112>
 8001080:	e0ca      	b.n	8001218 <__aeabi_fsub+0x2a8>
 8001082:	464b      	mov	r3, r9
 8001084:	2b00      	cmp	r3, #0
 8001086:	d02d      	beq.n	80010e4 <__aeabi_fsub+0x174>
 8001088:	2d00      	cmp	r5, #0
 800108a:	d000      	beq.n	800108e <__aeabi_fsub+0x11e>
 800108c:	e13c      	b.n	8001308 <__aeabi_fsub+0x398>
 800108e:	23ff      	movs	r3, #255	@ 0xff
 8001090:	4664      	mov	r4, ip
 8001092:	2c00      	cmp	r4, #0
 8001094:	d100      	bne.n	8001098 <__aeabi_fsub+0x128>
 8001096:	e15f      	b.n	8001358 <__aeabi_fsub+0x3e8>
 8001098:	1e5d      	subs	r5, r3, #1
 800109a:	2b01      	cmp	r3, #1
 800109c:	d100      	bne.n	80010a0 <__aeabi_fsub+0x130>
 800109e:	e174      	b.n	800138a <__aeabi_fsub+0x41a>
 80010a0:	0034      	movs	r4, r6
 80010a2:	2bff      	cmp	r3, #255	@ 0xff
 80010a4:	d074      	beq.n	8001190 <__aeabi_fsub+0x220>
 80010a6:	002b      	movs	r3, r5
 80010a8:	e103      	b.n	80012b2 <__aeabi_fsub+0x342>
 80010aa:	42b4      	cmp	r4, r6
 80010ac:	d100      	bne.n	80010b0 <__aeabi_fsub+0x140>
 80010ae:	e09c      	b.n	80011ea <__aeabi_fsub+0x27a>
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d017      	beq.n	80010e4 <__aeabi_fsub+0x174>
 80010b4:	2d00      	cmp	r5, #0
 80010b6:	d0ea      	beq.n	800108e <__aeabi_fsub+0x11e>
 80010b8:	0007      	movs	r7, r0
 80010ba:	0034      	movs	r4, r6
 80010bc:	e06c      	b.n	8001198 <__aeabi_fsub+0x228>
 80010be:	2900      	cmp	r1, #0
 80010c0:	d0cc      	beq.n	800105c <__aeabi_fsub+0xec>
 80010c2:	1e5a      	subs	r2, r3, #1
 80010c4:	2b01      	cmp	r3, #1
 80010c6:	d02b      	beq.n	8001120 <__aeabi_fsub+0x1b0>
 80010c8:	2bff      	cmp	r3, #255	@ 0xff
 80010ca:	d062      	beq.n	8001192 <__aeabi_fsub+0x222>
 80010cc:	0013      	movs	r3, r2
 80010ce:	e773      	b.n	8000fb8 <__aeabi_fsub+0x48>
 80010d0:	2900      	cmp	r1, #0
 80010d2:	d0c3      	beq.n	800105c <__aeabi_fsub+0xec>
 80010d4:	1e5a      	subs	r2, r3, #1
 80010d6:	2b01      	cmp	r3, #1
 80010d8:	d100      	bne.n	80010dc <__aeabi_fsub+0x16c>
 80010da:	e11e      	b.n	800131a <__aeabi_fsub+0x3aa>
 80010dc:	2bff      	cmp	r3, #255	@ 0xff
 80010de:	d058      	beq.n	8001192 <__aeabi_fsub+0x222>
 80010e0:	0013      	movs	r3, r2
 80010e2:	e7b4      	b.n	800104e <__aeabi_fsub+0xde>
 80010e4:	22fe      	movs	r2, #254	@ 0xfe
 80010e6:	1c6b      	adds	r3, r5, #1
 80010e8:	421a      	tst	r2, r3
 80010ea:	d10d      	bne.n	8001108 <__aeabi_fsub+0x198>
 80010ec:	2d00      	cmp	r5, #0
 80010ee:	d060      	beq.n	80011b2 <__aeabi_fsub+0x242>
 80010f0:	4663      	mov	r3, ip
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d000      	beq.n	80010f8 <__aeabi_fsub+0x188>
 80010f6:	e120      	b.n	800133a <__aeabi_fsub+0x3ca>
 80010f8:	2900      	cmp	r1, #0
 80010fa:	d000      	beq.n	80010fe <__aeabi_fsub+0x18e>
 80010fc:	e128      	b.n	8001350 <__aeabi_fsub+0x3e0>
 80010fe:	2280      	movs	r2, #128	@ 0x80
 8001100:	2400      	movs	r4, #0
 8001102:	20ff      	movs	r0, #255	@ 0xff
 8001104:	03d2      	lsls	r2, r2, #15
 8001106:	e78f      	b.n	8001028 <__aeabi_fsub+0xb8>
 8001108:	4663      	mov	r3, ip
 800110a:	1a5f      	subs	r7, r3, r1
 800110c:	017b      	lsls	r3, r7, #5
 800110e:	d500      	bpl.n	8001112 <__aeabi_fsub+0x1a2>
 8001110:	e0fe      	b.n	8001310 <__aeabi_fsub+0x3a0>
 8001112:	2f00      	cmp	r7, #0
 8001114:	d000      	beq.n	8001118 <__aeabi_fsub+0x1a8>
 8001116:	e765      	b.n	8000fe4 <__aeabi_fsub+0x74>
 8001118:	2400      	movs	r4, #0
 800111a:	2000      	movs	r0, #0
 800111c:	2200      	movs	r2, #0
 800111e:	e783      	b.n	8001028 <__aeabi_fsub+0xb8>
 8001120:	4663      	mov	r3, ip
 8001122:	1a59      	subs	r1, r3, r1
 8001124:	014b      	lsls	r3, r1, #5
 8001126:	d400      	bmi.n	800112a <__aeabi_fsub+0x1ba>
 8001128:	e119      	b.n	800135e <__aeabi_fsub+0x3ee>
 800112a:	018f      	lsls	r7, r1, #6
 800112c:	09bf      	lsrs	r7, r7, #6
 800112e:	0038      	movs	r0, r7
 8001130:	f000 ff54 	bl	8001fdc <__clzsi2>
 8001134:	003b      	movs	r3, r7
 8001136:	3805      	subs	r0, #5
 8001138:	4083      	lsls	r3, r0
 800113a:	2501      	movs	r5, #1
 800113c:	2220      	movs	r2, #32
 800113e:	1b40      	subs	r0, r0, r5
 8001140:	3001      	adds	r0, #1
 8001142:	1a12      	subs	r2, r2, r0
 8001144:	0019      	movs	r1, r3
 8001146:	4093      	lsls	r3, r2
 8001148:	40c1      	lsrs	r1, r0
 800114a:	1e5a      	subs	r2, r3, #1
 800114c:	4193      	sbcs	r3, r2
 800114e:	4319      	orrs	r1, r3
 8001150:	468c      	mov	ip, r1
 8001152:	1e0b      	subs	r3, r1, #0
 8001154:	d0e1      	beq.n	800111a <__aeabi_fsub+0x1aa>
 8001156:	075b      	lsls	r3, r3, #29
 8001158:	d100      	bne.n	800115c <__aeabi_fsub+0x1ec>
 800115a:	e152      	b.n	8001402 <__aeabi_fsub+0x492>
 800115c:	230f      	movs	r3, #15
 800115e:	2500      	movs	r5, #0
 8001160:	400b      	ands	r3, r1
 8001162:	2b04      	cmp	r3, #4
 8001164:	d000      	beq.n	8001168 <__aeabi_fsub+0x1f8>
 8001166:	e752      	b.n	800100e <__aeabi_fsub+0x9e>
 8001168:	2001      	movs	r0, #1
 800116a:	014a      	lsls	r2, r1, #5
 800116c:	d400      	bmi.n	8001170 <__aeabi_fsub+0x200>
 800116e:	e092      	b.n	8001296 <__aeabi_fsub+0x326>
 8001170:	b2c0      	uxtb	r0, r0
 8001172:	4663      	mov	r3, ip
 8001174:	019a      	lsls	r2, r3, #6
 8001176:	0a52      	lsrs	r2, r2, #9
 8001178:	e756      	b.n	8001028 <__aeabi_fsub+0xb8>
 800117a:	4663      	mov	r3, ip
 800117c:	075b      	lsls	r3, r3, #29
 800117e:	d005      	beq.n	800118c <__aeabi_fsub+0x21c>
 8001180:	230f      	movs	r3, #15
 8001182:	4662      	mov	r2, ip
 8001184:	4013      	ands	r3, r2
 8001186:	2b04      	cmp	r3, #4
 8001188:	d000      	beq.n	800118c <__aeabi_fsub+0x21c>
 800118a:	e740      	b.n	800100e <__aeabi_fsub+0x9e>
 800118c:	002b      	movs	r3, r5
 800118e:	e765      	b.n	800105c <__aeabi_fsub+0xec>
 8001190:	0007      	movs	r7, r0
 8001192:	2f00      	cmp	r7, #0
 8001194:	d100      	bne.n	8001198 <__aeabi_fsub+0x228>
 8001196:	e745      	b.n	8001024 <__aeabi_fsub+0xb4>
 8001198:	2280      	movs	r2, #128	@ 0x80
 800119a:	03d2      	lsls	r2, r2, #15
 800119c:	433a      	orrs	r2, r7
 800119e:	0252      	lsls	r2, r2, #9
 80011a0:	20ff      	movs	r0, #255	@ 0xff
 80011a2:	0a52      	lsrs	r2, r2, #9
 80011a4:	e740      	b.n	8001028 <__aeabi_fsub+0xb8>
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d179      	bne.n	800129e <__aeabi_fsub+0x32e>
 80011aa:	22fe      	movs	r2, #254	@ 0xfe
 80011ac:	1c6b      	adds	r3, r5, #1
 80011ae:	421a      	tst	r2, r3
 80011b0:	d1aa      	bne.n	8001108 <__aeabi_fsub+0x198>
 80011b2:	4663      	mov	r3, ip
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d100      	bne.n	80011ba <__aeabi_fsub+0x24a>
 80011b8:	e0f5      	b.n	80013a6 <__aeabi_fsub+0x436>
 80011ba:	2900      	cmp	r1, #0
 80011bc:	d100      	bne.n	80011c0 <__aeabi_fsub+0x250>
 80011be:	e0d1      	b.n	8001364 <__aeabi_fsub+0x3f4>
 80011c0:	1a5f      	subs	r7, r3, r1
 80011c2:	2380      	movs	r3, #128	@ 0x80
 80011c4:	04db      	lsls	r3, r3, #19
 80011c6:	421f      	tst	r7, r3
 80011c8:	d100      	bne.n	80011cc <__aeabi_fsub+0x25c>
 80011ca:	e10e      	b.n	80013ea <__aeabi_fsub+0x47a>
 80011cc:	4662      	mov	r2, ip
 80011ce:	2401      	movs	r4, #1
 80011d0:	1a8a      	subs	r2, r1, r2
 80011d2:	4694      	mov	ip, r2
 80011d4:	2000      	movs	r0, #0
 80011d6:	4034      	ands	r4, r6
 80011d8:	2a00      	cmp	r2, #0
 80011da:	d100      	bne.n	80011de <__aeabi_fsub+0x26e>
 80011dc:	e724      	b.n	8001028 <__aeabi_fsub+0xb8>
 80011de:	2001      	movs	r0, #1
 80011e0:	421a      	tst	r2, r3
 80011e2:	d1c6      	bne.n	8001172 <__aeabi_fsub+0x202>
 80011e4:	2300      	movs	r3, #0
 80011e6:	08d7      	lsrs	r7, r2, #3
 80011e8:	e73d      	b.n	8001066 <__aeabi_fsub+0xf6>
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d017      	beq.n	800121e <__aeabi_fsub+0x2ae>
 80011ee:	2d00      	cmp	r5, #0
 80011f0:	d000      	beq.n	80011f4 <__aeabi_fsub+0x284>
 80011f2:	e0af      	b.n	8001354 <__aeabi_fsub+0x3e4>
 80011f4:	23ff      	movs	r3, #255	@ 0xff
 80011f6:	4665      	mov	r5, ip
 80011f8:	2d00      	cmp	r5, #0
 80011fa:	d100      	bne.n	80011fe <__aeabi_fsub+0x28e>
 80011fc:	e0ad      	b.n	800135a <__aeabi_fsub+0x3ea>
 80011fe:	1e5e      	subs	r6, r3, #1
 8001200:	2b01      	cmp	r3, #1
 8001202:	d100      	bne.n	8001206 <__aeabi_fsub+0x296>
 8001204:	e089      	b.n	800131a <__aeabi_fsub+0x3aa>
 8001206:	2bff      	cmp	r3, #255	@ 0xff
 8001208:	d0c2      	beq.n	8001190 <__aeabi_fsub+0x220>
 800120a:	2e1b      	cmp	r6, #27
 800120c:	dc00      	bgt.n	8001210 <__aeabi_fsub+0x2a0>
 800120e:	e0ab      	b.n	8001368 <__aeabi_fsub+0x3f8>
 8001210:	1d4b      	adds	r3, r1, #5
 8001212:	469c      	mov	ip, r3
 8001214:	0013      	movs	r3, r2
 8001216:	e721      	b.n	800105c <__aeabi_fsub+0xec>
 8001218:	464b      	mov	r3, r9
 800121a:	2b00      	cmp	r3, #0
 800121c:	d170      	bne.n	8001300 <__aeabi_fsub+0x390>
 800121e:	22fe      	movs	r2, #254	@ 0xfe
 8001220:	1c6b      	adds	r3, r5, #1
 8001222:	421a      	tst	r2, r3
 8001224:	d15e      	bne.n	80012e4 <__aeabi_fsub+0x374>
 8001226:	2d00      	cmp	r5, #0
 8001228:	d000      	beq.n	800122c <__aeabi_fsub+0x2bc>
 800122a:	e0c3      	b.n	80013b4 <__aeabi_fsub+0x444>
 800122c:	4663      	mov	r3, ip
 800122e:	2b00      	cmp	r3, #0
 8001230:	d100      	bne.n	8001234 <__aeabi_fsub+0x2c4>
 8001232:	e0d0      	b.n	80013d6 <__aeabi_fsub+0x466>
 8001234:	2900      	cmp	r1, #0
 8001236:	d100      	bne.n	800123a <__aeabi_fsub+0x2ca>
 8001238:	e094      	b.n	8001364 <__aeabi_fsub+0x3f4>
 800123a:	000a      	movs	r2, r1
 800123c:	4462      	add	r2, ip
 800123e:	0153      	lsls	r3, r2, #5
 8001240:	d400      	bmi.n	8001244 <__aeabi_fsub+0x2d4>
 8001242:	e0d8      	b.n	80013f6 <__aeabi_fsub+0x486>
 8001244:	0192      	lsls	r2, r2, #6
 8001246:	2001      	movs	r0, #1
 8001248:	0a52      	lsrs	r2, r2, #9
 800124a:	e6ed      	b.n	8001028 <__aeabi_fsub+0xb8>
 800124c:	0008      	movs	r0, r1
 800124e:	2220      	movs	r2, #32
 8001250:	40d8      	lsrs	r0, r3
 8001252:	1ad3      	subs	r3, r2, r3
 8001254:	4099      	lsls	r1, r3
 8001256:	000b      	movs	r3, r1
 8001258:	1e5a      	subs	r2, r3, #1
 800125a:	4193      	sbcs	r3, r2
 800125c:	4303      	orrs	r3, r0
 800125e:	449c      	add	ip, r3
 8001260:	4663      	mov	r3, ip
 8001262:	015b      	lsls	r3, r3, #5
 8001264:	d589      	bpl.n	800117a <__aeabi_fsub+0x20a>
 8001266:	3501      	adds	r5, #1
 8001268:	2dff      	cmp	r5, #255	@ 0xff
 800126a:	d100      	bne.n	800126e <__aeabi_fsub+0x2fe>
 800126c:	e6da      	b.n	8001024 <__aeabi_fsub+0xb4>
 800126e:	4662      	mov	r2, ip
 8001270:	2301      	movs	r3, #1
 8001272:	4919      	ldr	r1, [pc, #100]	@ (80012d8 <__aeabi_fsub+0x368>)
 8001274:	4013      	ands	r3, r2
 8001276:	0852      	lsrs	r2, r2, #1
 8001278:	400a      	ands	r2, r1
 800127a:	431a      	orrs	r2, r3
 800127c:	0013      	movs	r3, r2
 800127e:	4694      	mov	ip, r2
 8001280:	075b      	lsls	r3, r3, #29
 8001282:	d004      	beq.n	800128e <__aeabi_fsub+0x31e>
 8001284:	230f      	movs	r3, #15
 8001286:	4013      	ands	r3, r2
 8001288:	2b04      	cmp	r3, #4
 800128a:	d000      	beq.n	800128e <__aeabi_fsub+0x31e>
 800128c:	e6bf      	b.n	800100e <__aeabi_fsub+0x9e>
 800128e:	4663      	mov	r3, ip
 8001290:	015b      	lsls	r3, r3, #5
 8001292:	d500      	bpl.n	8001296 <__aeabi_fsub+0x326>
 8001294:	e6c2      	b.n	800101c <__aeabi_fsub+0xac>
 8001296:	4663      	mov	r3, ip
 8001298:	08df      	lsrs	r7, r3, #3
 800129a:	002b      	movs	r3, r5
 800129c:	e6e3      	b.n	8001066 <__aeabi_fsub+0xf6>
 800129e:	1b53      	subs	r3, r2, r5
 80012a0:	2d00      	cmp	r5, #0
 80012a2:	d100      	bne.n	80012a6 <__aeabi_fsub+0x336>
 80012a4:	e6f4      	b.n	8001090 <__aeabi_fsub+0x120>
 80012a6:	2080      	movs	r0, #128	@ 0x80
 80012a8:	4664      	mov	r4, ip
 80012aa:	04c0      	lsls	r0, r0, #19
 80012ac:	4304      	orrs	r4, r0
 80012ae:	46a4      	mov	ip, r4
 80012b0:	0034      	movs	r4, r6
 80012b2:	2001      	movs	r0, #1
 80012b4:	2b1b      	cmp	r3, #27
 80012b6:	dc09      	bgt.n	80012cc <__aeabi_fsub+0x35c>
 80012b8:	2520      	movs	r5, #32
 80012ba:	4660      	mov	r0, ip
 80012bc:	40d8      	lsrs	r0, r3
 80012be:	1aeb      	subs	r3, r5, r3
 80012c0:	4665      	mov	r5, ip
 80012c2:	409d      	lsls	r5, r3
 80012c4:	002b      	movs	r3, r5
 80012c6:	1e5d      	subs	r5, r3, #1
 80012c8:	41ab      	sbcs	r3, r5
 80012ca:	4318      	orrs	r0, r3
 80012cc:	1a0b      	subs	r3, r1, r0
 80012ce:	469c      	mov	ip, r3
 80012d0:	0015      	movs	r5, r2
 80012d2:	e680      	b.n	8000fd6 <__aeabi_fsub+0x66>
 80012d4:	fbffffff 	.word	0xfbffffff
 80012d8:	7dffffff 	.word	0x7dffffff
 80012dc:	22fe      	movs	r2, #254	@ 0xfe
 80012de:	1c6b      	adds	r3, r5, #1
 80012e0:	4213      	tst	r3, r2
 80012e2:	d0a3      	beq.n	800122c <__aeabi_fsub+0x2bc>
 80012e4:	2bff      	cmp	r3, #255	@ 0xff
 80012e6:	d100      	bne.n	80012ea <__aeabi_fsub+0x37a>
 80012e8:	e69c      	b.n	8001024 <__aeabi_fsub+0xb4>
 80012ea:	4461      	add	r1, ip
 80012ec:	0849      	lsrs	r1, r1, #1
 80012ee:	074a      	lsls	r2, r1, #29
 80012f0:	d049      	beq.n	8001386 <__aeabi_fsub+0x416>
 80012f2:	220f      	movs	r2, #15
 80012f4:	400a      	ands	r2, r1
 80012f6:	2a04      	cmp	r2, #4
 80012f8:	d045      	beq.n	8001386 <__aeabi_fsub+0x416>
 80012fa:	1d0a      	adds	r2, r1, #4
 80012fc:	4694      	mov	ip, r2
 80012fe:	e6ad      	b.n	800105c <__aeabi_fsub+0xec>
 8001300:	2d00      	cmp	r5, #0
 8001302:	d100      	bne.n	8001306 <__aeabi_fsub+0x396>
 8001304:	e776      	b.n	80011f4 <__aeabi_fsub+0x284>
 8001306:	e68d      	b.n	8001024 <__aeabi_fsub+0xb4>
 8001308:	0034      	movs	r4, r6
 800130a:	20ff      	movs	r0, #255	@ 0xff
 800130c:	2200      	movs	r2, #0
 800130e:	e68b      	b.n	8001028 <__aeabi_fsub+0xb8>
 8001310:	4663      	mov	r3, ip
 8001312:	2401      	movs	r4, #1
 8001314:	1acf      	subs	r7, r1, r3
 8001316:	4034      	ands	r4, r6
 8001318:	e664      	b.n	8000fe4 <__aeabi_fsub+0x74>
 800131a:	4461      	add	r1, ip
 800131c:	014b      	lsls	r3, r1, #5
 800131e:	d56d      	bpl.n	80013fc <__aeabi_fsub+0x48c>
 8001320:	0848      	lsrs	r0, r1, #1
 8001322:	4944      	ldr	r1, [pc, #272]	@ (8001434 <__aeabi_fsub+0x4c4>)
 8001324:	4001      	ands	r1, r0
 8001326:	0743      	lsls	r3, r0, #29
 8001328:	d02c      	beq.n	8001384 <__aeabi_fsub+0x414>
 800132a:	230f      	movs	r3, #15
 800132c:	4003      	ands	r3, r0
 800132e:	2b04      	cmp	r3, #4
 8001330:	d028      	beq.n	8001384 <__aeabi_fsub+0x414>
 8001332:	1d0b      	adds	r3, r1, #4
 8001334:	469c      	mov	ip, r3
 8001336:	2302      	movs	r3, #2
 8001338:	e690      	b.n	800105c <__aeabi_fsub+0xec>
 800133a:	2900      	cmp	r1, #0
 800133c:	d100      	bne.n	8001340 <__aeabi_fsub+0x3d0>
 800133e:	e72b      	b.n	8001198 <__aeabi_fsub+0x228>
 8001340:	2380      	movs	r3, #128	@ 0x80
 8001342:	03db      	lsls	r3, r3, #15
 8001344:	429f      	cmp	r7, r3
 8001346:	d200      	bcs.n	800134a <__aeabi_fsub+0x3da>
 8001348:	e726      	b.n	8001198 <__aeabi_fsub+0x228>
 800134a:	4298      	cmp	r0, r3
 800134c:	d300      	bcc.n	8001350 <__aeabi_fsub+0x3e0>
 800134e:	e723      	b.n	8001198 <__aeabi_fsub+0x228>
 8001350:	2401      	movs	r4, #1
 8001352:	4034      	ands	r4, r6
 8001354:	0007      	movs	r7, r0
 8001356:	e71f      	b.n	8001198 <__aeabi_fsub+0x228>
 8001358:	0034      	movs	r4, r6
 800135a:	468c      	mov	ip, r1
 800135c:	e67e      	b.n	800105c <__aeabi_fsub+0xec>
 800135e:	2301      	movs	r3, #1
 8001360:	08cf      	lsrs	r7, r1, #3
 8001362:	e680      	b.n	8001066 <__aeabi_fsub+0xf6>
 8001364:	2300      	movs	r3, #0
 8001366:	e67e      	b.n	8001066 <__aeabi_fsub+0xf6>
 8001368:	2020      	movs	r0, #32
 800136a:	4665      	mov	r5, ip
 800136c:	1b80      	subs	r0, r0, r6
 800136e:	4085      	lsls	r5, r0
 8001370:	4663      	mov	r3, ip
 8001372:	0028      	movs	r0, r5
 8001374:	40f3      	lsrs	r3, r6
 8001376:	1e45      	subs	r5, r0, #1
 8001378:	41a8      	sbcs	r0, r5
 800137a:	4303      	orrs	r3, r0
 800137c:	469c      	mov	ip, r3
 800137e:	0015      	movs	r5, r2
 8001380:	448c      	add	ip, r1
 8001382:	e76d      	b.n	8001260 <__aeabi_fsub+0x2f0>
 8001384:	2302      	movs	r3, #2
 8001386:	08cf      	lsrs	r7, r1, #3
 8001388:	e66d      	b.n	8001066 <__aeabi_fsub+0xf6>
 800138a:	1b0f      	subs	r7, r1, r4
 800138c:	017b      	lsls	r3, r7, #5
 800138e:	d528      	bpl.n	80013e2 <__aeabi_fsub+0x472>
 8001390:	01bf      	lsls	r7, r7, #6
 8001392:	09bf      	lsrs	r7, r7, #6
 8001394:	0038      	movs	r0, r7
 8001396:	f000 fe21 	bl	8001fdc <__clzsi2>
 800139a:	003b      	movs	r3, r7
 800139c:	3805      	subs	r0, #5
 800139e:	4083      	lsls	r3, r0
 80013a0:	0034      	movs	r4, r6
 80013a2:	2501      	movs	r5, #1
 80013a4:	e6ca      	b.n	800113c <__aeabi_fsub+0x1cc>
 80013a6:	2900      	cmp	r1, #0
 80013a8:	d100      	bne.n	80013ac <__aeabi_fsub+0x43c>
 80013aa:	e6b5      	b.n	8001118 <__aeabi_fsub+0x1a8>
 80013ac:	2401      	movs	r4, #1
 80013ae:	0007      	movs	r7, r0
 80013b0:	4034      	ands	r4, r6
 80013b2:	e658      	b.n	8001066 <__aeabi_fsub+0xf6>
 80013b4:	4663      	mov	r3, ip
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d100      	bne.n	80013bc <__aeabi_fsub+0x44c>
 80013ba:	e6e9      	b.n	8001190 <__aeabi_fsub+0x220>
 80013bc:	2900      	cmp	r1, #0
 80013be:	d100      	bne.n	80013c2 <__aeabi_fsub+0x452>
 80013c0:	e6ea      	b.n	8001198 <__aeabi_fsub+0x228>
 80013c2:	2380      	movs	r3, #128	@ 0x80
 80013c4:	03db      	lsls	r3, r3, #15
 80013c6:	429f      	cmp	r7, r3
 80013c8:	d200      	bcs.n	80013cc <__aeabi_fsub+0x45c>
 80013ca:	e6e5      	b.n	8001198 <__aeabi_fsub+0x228>
 80013cc:	4298      	cmp	r0, r3
 80013ce:	d300      	bcc.n	80013d2 <__aeabi_fsub+0x462>
 80013d0:	e6e2      	b.n	8001198 <__aeabi_fsub+0x228>
 80013d2:	0007      	movs	r7, r0
 80013d4:	e6e0      	b.n	8001198 <__aeabi_fsub+0x228>
 80013d6:	2900      	cmp	r1, #0
 80013d8:	d100      	bne.n	80013dc <__aeabi_fsub+0x46c>
 80013da:	e69e      	b.n	800111a <__aeabi_fsub+0x1aa>
 80013dc:	2300      	movs	r3, #0
 80013de:	08cf      	lsrs	r7, r1, #3
 80013e0:	e641      	b.n	8001066 <__aeabi_fsub+0xf6>
 80013e2:	0034      	movs	r4, r6
 80013e4:	2301      	movs	r3, #1
 80013e6:	08ff      	lsrs	r7, r7, #3
 80013e8:	e63d      	b.n	8001066 <__aeabi_fsub+0xf6>
 80013ea:	2f00      	cmp	r7, #0
 80013ec:	d100      	bne.n	80013f0 <__aeabi_fsub+0x480>
 80013ee:	e693      	b.n	8001118 <__aeabi_fsub+0x1a8>
 80013f0:	2300      	movs	r3, #0
 80013f2:	08ff      	lsrs	r7, r7, #3
 80013f4:	e637      	b.n	8001066 <__aeabi_fsub+0xf6>
 80013f6:	2300      	movs	r3, #0
 80013f8:	08d7      	lsrs	r7, r2, #3
 80013fa:	e634      	b.n	8001066 <__aeabi_fsub+0xf6>
 80013fc:	2301      	movs	r3, #1
 80013fe:	08cf      	lsrs	r7, r1, #3
 8001400:	e631      	b.n	8001066 <__aeabi_fsub+0xf6>
 8001402:	2280      	movs	r2, #128	@ 0x80
 8001404:	000b      	movs	r3, r1
 8001406:	04d2      	lsls	r2, r2, #19
 8001408:	2001      	movs	r0, #1
 800140a:	4013      	ands	r3, r2
 800140c:	4211      	tst	r1, r2
 800140e:	d000      	beq.n	8001412 <__aeabi_fsub+0x4a2>
 8001410:	e6ae      	b.n	8001170 <__aeabi_fsub+0x200>
 8001412:	08cf      	lsrs	r7, r1, #3
 8001414:	e627      	b.n	8001066 <__aeabi_fsub+0xf6>
 8001416:	2b00      	cmp	r3, #0
 8001418:	d100      	bne.n	800141c <__aeabi_fsub+0x4ac>
 800141a:	e75f      	b.n	80012dc <__aeabi_fsub+0x36c>
 800141c:	1b56      	subs	r6, r2, r5
 800141e:	2d00      	cmp	r5, #0
 8001420:	d101      	bne.n	8001426 <__aeabi_fsub+0x4b6>
 8001422:	0033      	movs	r3, r6
 8001424:	e6e7      	b.n	80011f6 <__aeabi_fsub+0x286>
 8001426:	2380      	movs	r3, #128	@ 0x80
 8001428:	4660      	mov	r0, ip
 800142a:	04db      	lsls	r3, r3, #19
 800142c:	4318      	orrs	r0, r3
 800142e:	4684      	mov	ip, r0
 8001430:	e6eb      	b.n	800120a <__aeabi_fsub+0x29a>
 8001432:	46c0      	nop			@ (mov r8, r8)
 8001434:	7dffffff 	.word	0x7dffffff

08001438 <__aeabi_f2iz>:
 8001438:	0241      	lsls	r1, r0, #9
 800143a:	0042      	lsls	r2, r0, #1
 800143c:	0fc3      	lsrs	r3, r0, #31
 800143e:	0a49      	lsrs	r1, r1, #9
 8001440:	2000      	movs	r0, #0
 8001442:	0e12      	lsrs	r2, r2, #24
 8001444:	2a7e      	cmp	r2, #126	@ 0x7e
 8001446:	dd03      	ble.n	8001450 <__aeabi_f2iz+0x18>
 8001448:	2a9d      	cmp	r2, #157	@ 0x9d
 800144a:	dd02      	ble.n	8001452 <__aeabi_f2iz+0x1a>
 800144c:	4a09      	ldr	r2, [pc, #36]	@ (8001474 <__aeabi_f2iz+0x3c>)
 800144e:	1898      	adds	r0, r3, r2
 8001450:	4770      	bx	lr
 8001452:	2080      	movs	r0, #128	@ 0x80
 8001454:	0400      	lsls	r0, r0, #16
 8001456:	4301      	orrs	r1, r0
 8001458:	2a95      	cmp	r2, #149	@ 0x95
 800145a:	dc07      	bgt.n	800146c <__aeabi_f2iz+0x34>
 800145c:	2096      	movs	r0, #150	@ 0x96
 800145e:	1a82      	subs	r2, r0, r2
 8001460:	40d1      	lsrs	r1, r2
 8001462:	4248      	negs	r0, r1
 8001464:	2b00      	cmp	r3, #0
 8001466:	d1f3      	bne.n	8001450 <__aeabi_f2iz+0x18>
 8001468:	0008      	movs	r0, r1
 800146a:	e7f1      	b.n	8001450 <__aeabi_f2iz+0x18>
 800146c:	3a96      	subs	r2, #150	@ 0x96
 800146e:	4091      	lsls	r1, r2
 8001470:	e7f7      	b.n	8001462 <__aeabi_f2iz+0x2a>
 8001472:	46c0      	nop			@ (mov r8, r8)
 8001474:	7fffffff 	.word	0x7fffffff

08001478 <__aeabi_dadd>:
 8001478:	b5f0      	push	{r4, r5, r6, r7, lr}
 800147a:	464f      	mov	r7, r9
 800147c:	4646      	mov	r6, r8
 800147e:	46d6      	mov	lr, sl
 8001480:	b5c0      	push	{r6, r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	9000      	str	r0, [sp, #0]
 8001486:	9101      	str	r1, [sp, #4]
 8001488:	030e      	lsls	r6, r1, #12
 800148a:	004c      	lsls	r4, r1, #1
 800148c:	0fcd      	lsrs	r5, r1, #31
 800148e:	0a71      	lsrs	r1, r6, #9
 8001490:	9e00      	ldr	r6, [sp, #0]
 8001492:	005f      	lsls	r7, r3, #1
 8001494:	0f76      	lsrs	r6, r6, #29
 8001496:	430e      	orrs	r6, r1
 8001498:	9900      	ldr	r1, [sp, #0]
 800149a:	9200      	str	r2, [sp, #0]
 800149c:	9301      	str	r3, [sp, #4]
 800149e:	00c9      	lsls	r1, r1, #3
 80014a0:	4689      	mov	r9, r1
 80014a2:	0319      	lsls	r1, r3, #12
 80014a4:	0d7b      	lsrs	r3, r7, #21
 80014a6:	4698      	mov	r8, r3
 80014a8:	9b01      	ldr	r3, [sp, #4]
 80014aa:	0a49      	lsrs	r1, r1, #9
 80014ac:	0fdb      	lsrs	r3, r3, #31
 80014ae:	469c      	mov	ip, r3
 80014b0:	9b00      	ldr	r3, [sp, #0]
 80014b2:	9a00      	ldr	r2, [sp, #0]
 80014b4:	0f5b      	lsrs	r3, r3, #29
 80014b6:	430b      	orrs	r3, r1
 80014b8:	4641      	mov	r1, r8
 80014ba:	0d64      	lsrs	r4, r4, #21
 80014bc:	00d2      	lsls	r2, r2, #3
 80014be:	1a61      	subs	r1, r4, r1
 80014c0:	4565      	cmp	r5, ip
 80014c2:	d100      	bne.n	80014c6 <__aeabi_dadd+0x4e>
 80014c4:	e0a6      	b.n	8001614 <__aeabi_dadd+0x19c>
 80014c6:	2900      	cmp	r1, #0
 80014c8:	dd72      	ble.n	80015b0 <__aeabi_dadd+0x138>
 80014ca:	4647      	mov	r7, r8
 80014cc:	2f00      	cmp	r7, #0
 80014ce:	d100      	bne.n	80014d2 <__aeabi_dadd+0x5a>
 80014d0:	e0dd      	b.n	800168e <__aeabi_dadd+0x216>
 80014d2:	4fcc      	ldr	r7, [pc, #816]	@ (8001804 <__aeabi_dadd+0x38c>)
 80014d4:	42bc      	cmp	r4, r7
 80014d6:	d100      	bne.n	80014da <__aeabi_dadd+0x62>
 80014d8:	e19a      	b.n	8001810 <__aeabi_dadd+0x398>
 80014da:	2701      	movs	r7, #1
 80014dc:	2938      	cmp	r1, #56	@ 0x38
 80014de:	dc17      	bgt.n	8001510 <__aeabi_dadd+0x98>
 80014e0:	2780      	movs	r7, #128	@ 0x80
 80014e2:	043f      	lsls	r7, r7, #16
 80014e4:	433b      	orrs	r3, r7
 80014e6:	291f      	cmp	r1, #31
 80014e8:	dd00      	ble.n	80014ec <__aeabi_dadd+0x74>
 80014ea:	e1dd      	b.n	80018a8 <__aeabi_dadd+0x430>
 80014ec:	2720      	movs	r7, #32
 80014ee:	1a78      	subs	r0, r7, r1
 80014f0:	001f      	movs	r7, r3
 80014f2:	4087      	lsls	r7, r0
 80014f4:	46ba      	mov	sl, r7
 80014f6:	0017      	movs	r7, r2
 80014f8:	40cf      	lsrs	r7, r1
 80014fa:	4684      	mov	ip, r0
 80014fc:	0038      	movs	r0, r7
 80014fe:	4657      	mov	r7, sl
 8001500:	4307      	orrs	r7, r0
 8001502:	4660      	mov	r0, ip
 8001504:	4082      	lsls	r2, r0
 8001506:	40cb      	lsrs	r3, r1
 8001508:	1e50      	subs	r0, r2, #1
 800150a:	4182      	sbcs	r2, r0
 800150c:	1af6      	subs	r6, r6, r3
 800150e:	4317      	orrs	r7, r2
 8001510:	464b      	mov	r3, r9
 8001512:	1bdf      	subs	r7, r3, r7
 8001514:	45b9      	cmp	r9, r7
 8001516:	4180      	sbcs	r0, r0
 8001518:	4240      	negs	r0, r0
 800151a:	1a36      	subs	r6, r6, r0
 800151c:	0233      	lsls	r3, r6, #8
 800151e:	d400      	bmi.n	8001522 <__aeabi_dadd+0xaa>
 8001520:	e0ff      	b.n	8001722 <__aeabi_dadd+0x2aa>
 8001522:	0276      	lsls	r6, r6, #9
 8001524:	0a76      	lsrs	r6, r6, #9
 8001526:	2e00      	cmp	r6, #0
 8001528:	d100      	bne.n	800152c <__aeabi_dadd+0xb4>
 800152a:	e13c      	b.n	80017a6 <__aeabi_dadd+0x32e>
 800152c:	0030      	movs	r0, r6
 800152e:	f000 fd55 	bl	8001fdc <__clzsi2>
 8001532:	0003      	movs	r3, r0
 8001534:	3b08      	subs	r3, #8
 8001536:	2120      	movs	r1, #32
 8001538:	0038      	movs	r0, r7
 800153a:	1aca      	subs	r2, r1, r3
 800153c:	40d0      	lsrs	r0, r2
 800153e:	409e      	lsls	r6, r3
 8001540:	0002      	movs	r2, r0
 8001542:	409f      	lsls	r7, r3
 8001544:	4332      	orrs	r2, r6
 8001546:	429c      	cmp	r4, r3
 8001548:	dd00      	ble.n	800154c <__aeabi_dadd+0xd4>
 800154a:	e1a6      	b.n	800189a <__aeabi_dadd+0x422>
 800154c:	1b18      	subs	r0, r3, r4
 800154e:	3001      	adds	r0, #1
 8001550:	1a09      	subs	r1, r1, r0
 8001552:	003e      	movs	r6, r7
 8001554:	408f      	lsls	r7, r1
 8001556:	40c6      	lsrs	r6, r0
 8001558:	1e7b      	subs	r3, r7, #1
 800155a:	419f      	sbcs	r7, r3
 800155c:	0013      	movs	r3, r2
 800155e:	408b      	lsls	r3, r1
 8001560:	4337      	orrs	r7, r6
 8001562:	431f      	orrs	r7, r3
 8001564:	40c2      	lsrs	r2, r0
 8001566:	003b      	movs	r3, r7
 8001568:	0016      	movs	r6, r2
 800156a:	2400      	movs	r4, #0
 800156c:	4313      	orrs	r3, r2
 800156e:	d100      	bne.n	8001572 <__aeabi_dadd+0xfa>
 8001570:	e1df      	b.n	8001932 <__aeabi_dadd+0x4ba>
 8001572:	077b      	lsls	r3, r7, #29
 8001574:	d100      	bne.n	8001578 <__aeabi_dadd+0x100>
 8001576:	e332      	b.n	8001bde <__aeabi_dadd+0x766>
 8001578:	230f      	movs	r3, #15
 800157a:	003a      	movs	r2, r7
 800157c:	403b      	ands	r3, r7
 800157e:	2b04      	cmp	r3, #4
 8001580:	d004      	beq.n	800158c <__aeabi_dadd+0x114>
 8001582:	1d3a      	adds	r2, r7, #4
 8001584:	42ba      	cmp	r2, r7
 8001586:	41bf      	sbcs	r7, r7
 8001588:	427f      	negs	r7, r7
 800158a:	19f6      	adds	r6, r6, r7
 800158c:	0233      	lsls	r3, r6, #8
 800158e:	d400      	bmi.n	8001592 <__aeabi_dadd+0x11a>
 8001590:	e323      	b.n	8001bda <__aeabi_dadd+0x762>
 8001592:	4b9c      	ldr	r3, [pc, #624]	@ (8001804 <__aeabi_dadd+0x38c>)
 8001594:	3401      	adds	r4, #1
 8001596:	429c      	cmp	r4, r3
 8001598:	d100      	bne.n	800159c <__aeabi_dadd+0x124>
 800159a:	e0b4      	b.n	8001706 <__aeabi_dadd+0x28e>
 800159c:	4b9a      	ldr	r3, [pc, #616]	@ (8001808 <__aeabi_dadd+0x390>)
 800159e:	0564      	lsls	r4, r4, #21
 80015a0:	401e      	ands	r6, r3
 80015a2:	0d64      	lsrs	r4, r4, #21
 80015a4:	0777      	lsls	r7, r6, #29
 80015a6:	08d2      	lsrs	r2, r2, #3
 80015a8:	0276      	lsls	r6, r6, #9
 80015aa:	4317      	orrs	r7, r2
 80015ac:	0b36      	lsrs	r6, r6, #12
 80015ae:	e0ac      	b.n	800170a <__aeabi_dadd+0x292>
 80015b0:	2900      	cmp	r1, #0
 80015b2:	d100      	bne.n	80015b6 <__aeabi_dadd+0x13e>
 80015b4:	e07e      	b.n	80016b4 <__aeabi_dadd+0x23c>
 80015b6:	4641      	mov	r1, r8
 80015b8:	1b09      	subs	r1, r1, r4
 80015ba:	2c00      	cmp	r4, #0
 80015bc:	d000      	beq.n	80015c0 <__aeabi_dadd+0x148>
 80015be:	e160      	b.n	8001882 <__aeabi_dadd+0x40a>
 80015c0:	0034      	movs	r4, r6
 80015c2:	4648      	mov	r0, r9
 80015c4:	4304      	orrs	r4, r0
 80015c6:	d100      	bne.n	80015ca <__aeabi_dadd+0x152>
 80015c8:	e1c9      	b.n	800195e <__aeabi_dadd+0x4e6>
 80015ca:	1e4c      	subs	r4, r1, #1
 80015cc:	2901      	cmp	r1, #1
 80015ce:	d100      	bne.n	80015d2 <__aeabi_dadd+0x15a>
 80015d0:	e22e      	b.n	8001a30 <__aeabi_dadd+0x5b8>
 80015d2:	4d8c      	ldr	r5, [pc, #560]	@ (8001804 <__aeabi_dadd+0x38c>)
 80015d4:	42a9      	cmp	r1, r5
 80015d6:	d100      	bne.n	80015da <__aeabi_dadd+0x162>
 80015d8:	e224      	b.n	8001a24 <__aeabi_dadd+0x5ac>
 80015da:	2701      	movs	r7, #1
 80015dc:	2c38      	cmp	r4, #56	@ 0x38
 80015de:	dc11      	bgt.n	8001604 <__aeabi_dadd+0x18c>
 80015e0:	0021      	movs	r1, r4
 80015e2:	291f      	cmp	r1, #31
 80015e4:	dd00      	ble.n	80015e8 <__aeabi_dadd+0x170>
 80015e6:	e20b      	b.n	8001a00 <__aeabi_dadd+0x588>
 80015e8:	2420      	movs	r4, #32
 80015ea:	0037      	movs	r7, r6
 80015ec:	4648      	mov	r0, r9
 80015ee:	1a64      	subs	r4, r4, r1
 80015f0:	40a7      	lsls	r7, r4
 80015f2:	40c8      	lsrs	r0, r1
 80015f4:	4307      	orrs	r7, r0
 80015f6:	4648      	mov	r0, r9
 80015f8:	40a0      	lsls	r0, r4
 80015fa:	40ce      	lsrs	r6, r1
 80015fc:	1e44      	subs	r4, r0, #1
 80015fe:	41a0      	sbcs	r0, r4
 8001600:	1b9b      	subs	r3, r3, r6
 8001602:	4307      	orrs	r7, r0
 8001604:	1bd7      	subs	r7, r2, r7
 8001606:	42ba      	cmp	r2, r7
 8001608:	4192      	sbcs	r2, r2
 800160a:	4252      	negs	r2, r2
 800160c:	4665      	mov	r5, ip
 800160e:	4644      	mov	r4, r8
 8001610:	1a9e      	subs	r6, r3, r2
 8001612:	e783      	b.n	800151c <__aeabi_dadd+0xa4>
 8001614:	2900      	cmp	r1, #0
 8001616:	dc00      	bgt.n	800161a <__aeabi_dadd+0x1a2>
 8001618:	e09c      	b.n	8001754 <__aeabi_dadd+0x2dc>
 800161a:	4647      	mov	r7, r8
 800161c:	2f00      	cmp	r7, #0
 800161e:	d167      	bne.n	80016f0 <__aeabi_dadd+0x278>
 8001620:	001f      	movs	r7, r3
 8001622:	4317      	orrs	r7, r2
 8001624:	d100      	bne.n	8001628 <__aeabi_dadd+0x1b0>
 8001626:	e0e4      	b.n	80017f2 <__aeabi_dadd+0x37a>
 8001628:	1e48      	subs	r0, r1, #1
 800162a:	2901      	cmp	r1, #1
 800162c:	d100      	bne.n	8001630 <__aeabi_dadd+0x1b8>
 800162e:	e19b      	b.n	8001968 <__aeabi_dadd+0x4f0>
 8001630:	4f74      	ldr	r7, [pc, #464]	@ (8001804 <__aeabi_dadd+0x38c>)
 8001632:	42b9      	cmp	r1, r7
 8001634:	d100      	bne.n	8001638 <__aeabi_dadd+0x1c0>
 8001636:	e0eb      	b.n	8001810 <__aeabi_dadd+0x398>
 8001638:	2701      	movs	r7, #1
 800163a:	0001      	movs	r1, r0
 800163c:	2838      	cmp	r0, #56	@ 0x38
 800163e:	dc11      	bgt.n	8001664 <__aeabi_dadd+0x1ec>
 8001640:	291f      	cmp	r1, #31
 8001642:	dd00      	ble.n	8001646 <__aeabi_dadd+0x1ce>
 8001644:	e1c7      	b.n	80019d6 <__aeabi_dadd+0x55e>
 8001646:	2720      	movs	r7, #32
 8001648:	1a78      	subs	r0, r7, r1
 800164a:	001f      	movs	r7, r3
 800164c:	4684      	mov	ip, r0
 800164e:	4087      	lsls	r7, r0
 8001650:	0010      	movs	r0, r2
 8001652:	40c8      	lsrs	r0, r1
 8001654:	4307      	orrs	r7, r0
 8001656:	4660      	mov	r0, ip
 8001658:	4082      	lsls	r2, r0
 800165a:	40cb      	lsrs	r3, r1
 800165c:	1e50      	subs	r0, r2, #1
 800165e:	4182      	sbcs	r2, r0
 8001660:	18f6      	adds	r6, r6, r3
 8001662:	4317      	orrs	r7, r2
 8001664:	444f      	add	r7, r9
 8001666:	454f      	cmp	r7, r9
 8001668:	4180      	sbcs	r0, r0
 800166a:	4240      	negs	r0, r0
 800166c:	1836      	adds	r6, r6, r0
 800166e:	0233      	lsls	r3, r6, #8
 8001670:	d557      	bpl.n	8001722 <__aeabi_dadd+0x2aa>
 8001672:	4b64      	ldr	r3, [pc, #400]	@ (8001804 <__aeabi_dadd+0x38c>)
 8001674:	3401      	adds	r4, #1
 8001676:	429c      	cmp	r4, r3
 8001678:	d045      	beq.n	8001706 <__aeabi_dadd+0x28e>
 800167a:	2101      	movs	r1, #1
 800167c:	4b62      	ldr	r3, [pc, #392]	@ (8001808 <__aeabi_dadd+0x390>)
 800167e:	087a      	lsrs	r2, r7, #1
 8001680:	401e      	ands	r6, r3
 8001682:	4039      	ands	r1, r7
 8001684:	430a      	orrs	r2, r1
 8001686:	07f7      	lsls	r7, r6, #31
 8001688:	4317      	orrs	r7, r2
 800168a:	0876      	lsrs	r6, r6, #1
 800168c:	e771      	b.n	8001572 <__aeabi_dadd+0xfa>
 800168e:	001f      	movs	r7, r3
 8001690:	4317      	orrs	r7, r2
 8001692:	d100      	bne.n	8001696 <__aeabi_dadd+0x21e>
 8001694:	e0ad      	b.n	80017f2 <__aeabi_dadd+0x37a>
 8001696:	1e4f      	subs	r7, r1, #1
 8001698:	46bc      	mov	ip, r7
 800169a:	2901      	cmp	r1, #1
 800169c:	d100      	bne.n	80016a0 <__aeabi_dadd+0x228>
 800169e:	e182      	b.n	80019a6 <__aeabi_dadd+0x52e>
 80016a0:	4f58      	ldr	r7, [pc, #352]	@ (8001804 <__aeabi_dadd+0x38c>)
 80016a2:	42b9      	cmp	r1, r7
 80016a4:	d100      	bne.n	80016a8 <__aeabi_dadd+0x230>
 80016a6:	e190      	b.n	80019ca <__aeabi_dadd+0x552>
 80016a8:	4661      	mov	r1, ip
 80016aa:	2701      	movs	r7, #1
 80016ac:	2938      	cmp	r1, #56	@ 0x38
 80016ae:	dd00      	ble.n	80016b2 <__aeabi_dadd+0x23a>
 80016b0:	e72e      	b.n	8001510 <__aeabi_dadd+0x98>
 80016b2:	e718      	b.n	80014e6 <__aeabi_dadd+0x6e>
 80016b4:	4f55      	ldr	r7, [pc, #340]	@ (800180c <__aeabi_dadd+0x394>)
 80016b6:	1c61      	adds	r1, r4, #1
 80016b8:	4239      	tst	r1, r7
 80016ba:	d000      	beq.n	80016be <__aeabi_dadd+0x246>
 80016bc:	e0d0      	b.n	8001860 <__aeabi_dadd+0x3e8>
 80016be:	0031      	movs	r1, r6
 80016c0:	4648      	mov	r0, r9
 80016c2:	001f      	movs	r7, r3
 80016c4:	4301      	orrs	r1, r0
 80016c6:	4317      	orrs	r7, r2
 80016c8:	2c00      	cmp	r4, #0
 80016ca:	d000      	beq.n	80016ce <__aeabi_dadd+0x256>
 80016cc:	e13d      	b.n	800194a <__aeabi_dadd+0x4d2>
 80016ce:	2900      	cmp	r1, #0
 80016d0:	d100      	bne.n	80016d4 <__aeabi_dadd+0x25c>
 80016d2:	e1bc      	b.n	8001a4e <__aeabi_dadd+0x5d6>
 80016d4:	2f00      	cmp	r7, #0
 80016d6:	d000      	beq.n	80016da <__aeabi_dadd+0x262>
 80016d8:	e1bf      	b.n	8001a5a <__aeabi_dadd+0x5e2>
 80016da:	464b      	mov	r3, r9
 80016dc:	2100      	movs	r1, #0
 80016de:	08d8      	lsrs	r0, r3, #3
 80016e0:	0777      	lsls	r7, r6, #29
 80016e2:	4307      	orrs	r7, r0
 80016e4:	08f0      	lsrs	r0, r6, #3
 80016e6:	0306      	lsls	r6, r0, #12
 80016e8:	054c      	lsls	r4, r1, #21
 80016ea:	0b36      	lsrs	r6, r6, #12
 80016ec:	0d64      	lsrs	r4, r4, #21
 80016ee:	e00c      	b.n	800170a <__aeabi_dadd+0x292>
 80016f0:	4f44      	ldr	r7, [pc, #272]	@ (8001804 <__aeabi_dadd+0x38c>)
 80016f2:	42bc      	cmp	r4, r7
 80016f4:	d100      	bne.n	80016f8 <__aeabi_dadd+0x280>
 80016f6:	e08b      	b.n	8001810 <__aeabi_dadd+0x398>
 80016f8:	2701      	movs	r7, #1
 80016fa:	2938      	cmp	r1, #56	@ 0x38
 80016fc:	dcb2      	bgt.n	8001664 <__aeabi_dadd+0x1ec>
 80016fe:	2780      	movs	r7, #128	@ 0x80
 8001700:	043f      	lsls	r7, r7, #16
 8001702:	433b      	orrs	r3, r7
 8001704:	e79c      	b.n	8001640 <__aeabi_dadd+0x1c8>
 8001706:	2600      	movs	r6, #0
 8001708:	2700      	movs	r7, #0
 800170a:	0524      	lsls	r4, r4, #20
 800170c:	4334      	orrs	r4, r6
 800170e:	07ed      	lsls	r5, r5, #31
 8001710:	432c      	orrs	r4, r5
 8001712:	0038      	movs	r0, r7
 8001714:	0021      	movs	r1, r4
 8001716:	b002      	add	sp, #8
 8001718:	bce0      	pop	{r5, r6, r7}
 800171a:	46ba      	mov	sl, r7
 800171c:	46b1      	mov	r9, r6
 800171e:	46a8      	mov	r8, r5
 8001720:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001722:	077b      	lsls	r3, r7, #29
 8001724:	d004      	beq.n	8001730 <__aeabi_dadd+0x2b8>
 8001726:	230f      	movs	r3, #15
 8001728:	403b      	ands	r3, r7
 800172a:	2b04      	cmp	r3, #4
 800172c:	d000      	beq.n	8001730 <__aeabi_dadd+0x2b8>
 800172e:	e728      	b.n	8001582 <__aeabi_dadd+0x10a>
 8001730:	08f8      	lsrs	r0, r7, #3
 8001732:	4b34      	ldr	r3, [pc, #208]	@ (8001804 <__aeabi_dadd+0x38c>)
 8001734:	0777      	lsls	r7, r6, #29
 8001736:	4307      	orrs	r7, r0
 8001738:	08f0      	lsrs	r0, r6, #3
 800173a:	429c      	cmp	r4, r3
 800173c:	d000      	beq.n	8001740 <__aeabi_dadd+0x2c8>
 800173e:	e24a      	b.n	8001bd6 <__aeabi_dadd+0x75e>
 8001740:	003b      	movs	r3, r7
 8001742:	4303      	orrs	r3, r0
 8001744:	d059      	beq.n	80017fa <__aeabi_dadd+0x382>
 8001746:	2680      	movs	r6, #128	@ 0x80
 8001748:	0336      	lsls	r6, r6, #12
 800174a:	4306      	orrs	r6, r0
 800174c:	0336      	lsls	r6, r6, #12
 800174e:	4c2d      	ldr	r4, [pc, #180]	@ (8001804 <__aeabi_dadd+0x38c>)
 8001750:	0b36      	lsrs	r6, r6, #12
 8001752:	e7da      	b.n	800170a <__aeabi_dadd+0x292>
 8001754:	2900      	cmp	r1, #0
 8001756:	d061      	beq.n	800181c <__aeabi_dadd+0x3a4>
 8001758:	4641      	mov	r1, r8
 800175a:	1b09      	subs	r1, r1, r4
 800175c:	2c00      	cmp	r4, #0
 800175e:	d100      	bne.n	8001762 <__aeabi_dadd+0x2ea>
 8001760:	e0b9      	b.n	80018d6 <__aeabi_dadd+0x45e>
 8001762:	4c28      	ldr	r4, [pc, #160]	@ (8001804 <__aeabi_dadd+0x38c>)
 8001764:	45a0      	cmp	r8, r4
 8001766:	d100      	bne.n	800176a <__aeabi_dadd+0x2f2>
 8001768:	e1a5      	b.n	8001ab6 <__aeabi_dadd+0x63e>
 800176a:	2701      	movs	r7, #1
 800176c:	2938      	cmp	r1, #56	@ 0x38
 800176e:	dc13      	bgt.n	8001798 <__aeabi_dadd+0x320>
 8001770:	2480      	movs	r4, #128	@ 0x80
 8001772:	0424      	lsls	r4, r4, #16
 8001774:	4326      	orrs	r6, r4
 8001776:	291f      	cmp	r1, #31
 8001778:	dd00      	ble.n	800177c <__aeabi_dadd+0x304>
 800177a:	e1c8      	b.n	8001b0e <__aeabi_dadd+0x696>
 800177c:	2420      	movs	r4, #32
 800177e:	0037      	movs	r7, r6
 8001780:	4648      	mov	r0, r9
 8001782:	1a64      	subs	r4, r4, r1
 8001784:	40a7      	lsls	r7, r4
 8001786:	40c8      	lsrs	r0, r1
 8001788:	4307      	orrs	r7, r0
 800178a:	4648      	mov	r0, r9
 800178c:	40a0      	lsls	r0, r4
 800178e:	40ce      	lsrs	r6, r1
 8001790:	1e44      	subs	r4, r0, #1
 8001792:	41a0      	sbcs	r0, r4
 8001794:	199b      	adds	r3, r3, r6
 8001796:	4307      	orrs	r7, r0
 8001798:	18bf      	adds	r7, r7, r2
 800179a:	4297      	cmp	r7, r2
 800179c:	4192      	sbcs	r2, r2
 800179e:	4252      	negs	r2, r2
 80017a0:	4644      	mov	r4, r8
 80017a2:	18d6      	adds	r6, r2, r3
 80017a4:	e763      	b.n	800166e <__aeabi_dadd+0x1f6>
 80017a6:	0038      	movs	r0, r7
 80017a8:	f000 fc18 	bl	8001fdc <__clzsi2>
 80017ac:	0003      	movs	r3, r0
 80017ae:	3318      	adds	r3, #24
 80017b0:	2b1f      	cmp	r3, #31
 80017b2:	dc00      	bgt.n	80017b6 <__aeabi_dadd+0x33e>
 80017b4:	e6bf      	b.n	8001536 <__aeabi_dadd+0xbe>
 80017b6:	003a      	movs	r2, r7
 80017b8:	3808      	subs	r0, #8
 80017ba:	4082      	lsls	r2, r0
 80017bc:	429c      	cmp	r4, r3
 80017be:	dd00      	ble.n	80017c2 <__aeabi_dadd+0x34a>
 80017c0:	e083      	b.n	80018ca <__aeabi_dadd+0x452>
 80017c2:	1b1b      	subs	r3, r3, r4
 80017c4:	1c58      	adds	r0, r3, #1
 80017c6:	281f      	cmp	r0, #31
 80017c8:	dc00      	bgt.n	80017cc <__aeabi_dadd+0x354>
 80017ca:	e1b4      	b.n	8001b36 <__aeabi_dadd+0x6be>
 80017cc:	0017      	movs	r7, r2
 80017ce:	3b1f      	subs	r3, #31
 80017d0:	40df      	lsrs	r7, r3
 80017d2:	2820      	cmp	r0, #32
 80017d4:	d005      	beq.n	80017e2 <__aeabi_dadd+0x36a>
 80017d6:	2340      	movs	r3, #64	@ 0x40
 80017d8:	1a1b      	subs	r3, r3, r0
 80017da:	409a      	lsls	r2, r3
 80017dc:	1e53      	subs	r3, r2, #1
 80017de:	419a      	sbcs	r2, r3
 80017e0:	4317      	orrs	r7, r2
 80017e2:	2400      	movs	r4, #0
 80017e4:	2f00      	cmp	r7, #0
 80017e6:	d00a      	beq.n	80017fe <__aeabi_dadd+0x386>
 80017e8:	077b      	lsls	r3, r7, #29
 80017ea:	d000      	beq.n	80017ee <__aeabi_dadd+0x376>
 80017ec:	e6c4      	b.n	8001578 <__aeabi_dadd+0x100>
 80017ee:	0026      	movs	r6, r4
 80017f0:	e79e      	b.n	8001730 <__aeabi_dadd+0x2b8>
 80017f2:	464b      	mov	r3, r9
 80017f4:	000c      	movs	r4, r1
 80017f6:	08d8      	lsrs	r0, r3, #3
 80017f8:	e79b      	b.n	8001732 <__aeabi_dadd+0x2ba>
 80017fa:	2700      	movs	r7, #0
 80017fc:	4c01      	ldr	r4, [pc, #4]	@ (8001804 <__aeabi_dadd+0x38c>)
 80017fe:	2600      	movs	r6, #0
 8001800:	e783      	b.n	800170a <__aeabi_dadd+0x292>
 8001802:	46c0      	nop			@ (mov r8, r8)
 8001804:	000007ff 	.word	0x000007ff
 8001808:	ff7fffff 	.word	0xff7fffff
 800180c:	000007fe 	.word	0x000007fe
 8001810:	464b      	mov	r3, r9
 8001812:	0777      	lsls	r7, r6, #29
 8001814:	08d8      	lsrs	r0, r3, #3
 8001816:	4307      	orrs	r7, r0
 8001818:	08f0      	lsrs	r0, r6, #3
 800181a:	e791      	b.n	8001740 <__aeabi_dadd+0x2c8>
 800181c:	4fcd      	ldr	r7, [pc, #820]	@ (8001b54 <__aeabi_dadd+0x6dc>)
 800181e:	1c61      	adds	r1, r4, #1
 8001820:	4239      	tst	r1, r7
 8001822:	d16b      	bne.n	80018fc <__aeabi_dadd+0x484>
 8001824:	0031      	movs	r1, r6
 8001826:	4648      	mov	r0, r9
 8001828:	4301      	orrs	r1, r0
 800182a:	2c00      	cmp	r4, #0
 800182c:	d000      	beq.n	8001830 <__aeabi_dadd+0x3b8>
 800182e:	e14b      	b.n	8001ac8 <__aeabi_dadd+0x650>
 8001830:	001f      	movs	r7, r3
 8001832:	4317      	orrs	r7, r2
 8001834:	2900      	cmp	r1, #0
 8001836:	d100      	bne.n	800183a <__aeabi_dadd+0x3c2>
 8001838:	e181      	b.n	8001b3e <__aeabi_dadd+0x6c6>
 800183a:	2f00      	cmp	r7, #0
 800183c:	d100      	bne.n	8001840 <__aeabi_dadd+0x3c8>
 800183e:	e74c      	b.n	80016da <__aeabi_dadd+0x262>
 8001840:	444a      	add	r2, r9
 8001842:	454a      	cmp	r2, r9
 8001844:	4180      	sbcs	r0, r0
 8001846:	18f6      	adds	r6, r6, r3
 8001848:	4240      	negs	r0, r0
 800184a:	1836      	adds	r6, r6, r0
 800184c:	0233      	lsls	r3, r6, #8
 800184e:	d500      	bpl.n	8001852 <__aeabi_dadd+0x3da>
 8001850:	e1b0      	b.n	8001bb4 <__aeabi_dadd+0x73c>
 8001852:	0017      	movs	r7, r2
 8001854:	4691      	mov	r9, r2
 8001856:	4337      	orrs	r7, r6
 8001858:	d000      	beq.n	800185c <__aeabi_dadd+0x3e4>
 800185a:	e73e      	b.n	80016da <__aeabi_dadd+0x262>
 800185c:	2600      	movs	r6, #0
 800185e:	e754      	b.n	800170a <__aeabi_dadd+0x292>
 8001860:	4649      	mov	r1, r9
 8001862:	1a89      	subs	r1, r1, r2
 8001864:	4688      	mov	r8, r1
 8001866:	45c1      	cmp	r9, r8
 8001868:	41bf      	sbcs	r7, r7
 800186a:	1af1      	subs	r1, r6, r3
 800186c:	427f      	negs	r7, r7
 800186e:	1bc9      	subs	r1, r1, r7
 8001870:	020f      	lsls	r7, r1, #8
 8001872:	d461      	bmi.n	8001938 <__aeabi_dadd+0x4c0>
 8001874:	4647      	mov	r7, r8
 8001876:	430f      	orrs	r7, r1
 8001878:	d100      	bne.n	800187c <__aeabi_dadd+0x404>
 800187a:	e0bd      	b.n	80019f8 <__aeabi_dadd+0x580>
 800187c:	000e      	movs	r6, r1
 800187e:	4647      	mov	r7, r8
 8001880:	e651      	b.n	8001526 <__aeabi_dadd+0xae>
 8001882:	4cb5      	ldr	r4, [pc, #724]	@ (8001b58 <__aeabi_dadd+0x6e0>)
 8001884:	45a0      	cmp	r8, r4
 8001886:	d100      	bne.n	800188a <__aeabi_dadd+0x412>
 8001888:	e100      	b.n	8001a8c <__aeabi_dadd+0x614>
 800188a:	2701      	movs	r7, #1
 800188c:	2938      	cmp	r1, #56	@ 0x38
 800188e:	dd00      	ble.n	8001892 <__aeabi_dadd+0x41a>
 8001890:	e6b8      	b.n	8001604 <__aeabi_dadd+0x18c>
 8001892:	2480      	movs	r4, #128	@ 0x80
 8001894:	0424      	lsls	r4, r4, #16
 8001896:	4326      	orrs	r6, r4
 8001898:	e6a3      	b.n	80015e2 <__aeabi_dadd+0x16a>
 800189a:	4eb0      	ldr	r6, [pc, #704]	@ (8001b5c <__aeabi_dadd+0x6e4>)
 800189c:	1ae4      	subs	r4, r4, r3
 800189e:	4016      	ands	r6, r2
 80018a0:	077b      	lsls	r3, r7, #29
 80018a2:	d000      	beq.n	80018a6 <__aeabi_dadd+0x42e>
 80018a4:	e73f      	b.n	8001726 <__aeabi_dadd+0x2ae>
 80018a6:	e743      	b.n	8001730 <__aeabi_dadd+0x2b8>
 80018a8:	000f      	movs	r7, r1
 80018aa:	0018      	movs	r0, r3
 80018ac:	3f20      	subs	r7, #32
 80018ae:	40f8      	lsrs	r0, r7
 80018b0:	4684      	mov	ip, r0
 80018b2:	2920      	cmp	r1, #32
 80018b4:	d003      	beq.n	80018be <__aeabi_dadd+0x446>
 80018b6:	2740      	movs	r7, #64	@ 0x40
 80018b8:	1a79      	subs	r1, r7, r1
 80018ba:	408b      	lsls	r3, r1
 80018bc:	431a      	orrs	r2, r3
 80018be:	1e53      	subs	r3, r2, #1
 80018c0:	419a      	sbcs	r2, r3
 80018c2:	4663      	mov	r3, ip
 80018c4:	0017      	movs	r7, r2
 80018c6:	431f      	orrs	r7, r3
 80018c8:	e622      	b.n	8001510 <__aeabi_dadd+0x98>
 80018ca:	48a4      	ldr	r0, [pc, #656]	@ (8001b5c <__aeabi_dadd+0x6e4>)
 80018cc:	1ae1      	subs	r1, r4, r3
 80018ce:	4010      	ands	r0, r2
 80018d0:	0747      	lsls	r7, r0, #29
 80018d2:	08c0      	lsrs	r0, r0, #3
 80018d4:	e707      	b.n	80016e6 <__aeabi_dadd+0x26e>
 80018d6:	0034      	movs	r4, r6
 80018d8:	4648      	mov	r0, r9
 80018da:	4304      	orrs	r4, r0
 80018dc:	d100      	bne.n	80018e0 <__aeabi_dadd+0x468>
 80018de:	e0fa      	b.n	8001ad6 <__aeabi_dadd+0x65e>
 80018e0:	1e4c      	subs	r4, r1, #1
 80018e2:	2901      	cmp	r1, #1
 80018e4:	d100      	bne.n	80018e8 <__aeabi_dadd+0x470>
 80018e6:	e0d7      	b.n	8001a98 <__aeabi_dadd+0x620>
 80018e8:	4f9b      	ldr	r7, [pc, #620]	@ (8001b58 <__aeabi_dadd+0x6e0>)
 80018ea:	42b9      	cmp	r1, r7
 80018ec:	d100      	bne.n	80018f0 <__aeabi_dadd+0x478>
 80018ee:	e0e2      	b.n	8001ab6 <__aeabi_dadd+0x63e>
 80018f0:	2701      	movs	r7, #1
 80018f2:	2c38      	cmp	r4, #56	@ 0x38
 80018f4:	dd00      	ble.n	80018f8 <__aeabi_dadd+0x480>
 80018f6:	e74f      	b.n	8001798 <__aeabi_dadd+0x320>
 80018f8:	0021      	movs	r1, r4
 80018fa:	e73c      	b.n	8001776 <__aeabi_dadd+0x2fe>
 80018fc:	4c96      	ldr	r4, [pc, #600]	@ (8001b58 <__aeabi_dadd+0x6e0>)
 80018fe:	42a1      	cmp	r1, r4
 8001900:	d100      	bne.n	8001904 <__aeabi_dadd+0x48c>
 8001902:	e0dd      	b.n	8001ac0 <__aeabi_dadd+0x648>
 8001904:	444a      	add	r2, r9
 8001906:	454a      	cmp	r2, r9
 8001908:	4180      	sbcs	r0, r0
 800190a:	18f3      	adds	r3, r6, r3
 800190c:	4240      	negs	r0, r0
 800190e:	1818      	adds	r0, r3, r0
 8001910:	07c7      	lsls	r7, r0, #31
 8001912:	0852      	lsrs	r2, r2, #1
 8001914:	4317      	orrs	r7, r2
 8001916:	0846      	lsrs	r6, r0, #1
 8001918:	0752      	lsls	r2, r2, #29
 800191a:	d005      	beq.n	8001928 <__aeabi_dadd+0x4b0>
 800191c:	220f      	movs	r2, #15
 800191e:	000c      	movs	r4, r1
 8001920:	403a      	ands	r2, r7
 8001922:	2a04      	cmp	r2, #4
 8001924:	d000      	beq.n	8001928 <__aeabi_dadd+0x4b0>
 8001926:	e62c      	b.n	8001582 <__aeabi_dadd+0x10a>
 8001928:	0776      	lsls	r6, r6, #29
 800192a:	08ff      	lsrs	r7, r7, #3
 800192c:	4337      	orrs	r7, r6
 800192e:	0900      	lsrs	r0, r0, #4
 8001930:	e6d9      	b.n	80016e6 <__aeabi_dadd+0x26e>
 8001932:	2700      	movs	r7, #0
 8001934:	2600      	movs	r6, #0
 8001936:	e6e8      	b.n	800170a <__aeabi_dadd+0x292>
 8001938:	4649      	mov	r1, r9
 800193a:	1a57      	subs	r7, r2, r1
 800193c:	42ba      	cmp	r2, r7
 800193e:	4192      	sbcs	r2, r2
 8001940:	1b9e      	subs	r6, r3, r6
 8001942:	4252      	negs	r2, r2
 8001944:	4665      	mov	r5, ip
 8001946:	1ab6      	subs	r6, r6, r2
 8001948:	e5ed      	b.n	8001526 <__aeabi_dadd+0xae>
 800194a:	2900      	cmp	r1, #0
 800194c:	d000      	beq.n	8001950 <__aeabi_dadd+0x4d8>
 800194e:	e0c6      	b.n	8001ade <__aeabi_dadd+0x666>
 8001950:	2f00      	cmp	r7, #0
 8001952:	d167      	bne.n	8001a24 <__aeabi_dadd+0x5ac>
 8001954:	2680      	movs	r6, #128	@ 0x80
 8001956:	2500      	movs	r5, #0
 8001958:	4c7f      	ldr	r4, [pc, #508]	@ (8001b58 <__aeabi_dadd+0x6e0>)
 800195a:	0336      	lsls	r6, r6, #12
 800195c:	e6d5      	b.n	800170a <__aeabi_dadd+0x292>
 800195e:	4665      	mov	r5, ip
 8001960:	000c      	movs	r4, r1
 8001962:	001e      	movs	r6, r3
 8001964:	08d0      	lsrs	r0, r2, #3
 8001966:	e6e4      	b.n	8001732 <__aeabi_dadd+0x2ba>
 8001968:	444a      	add	r2, r9
 800196a:	454a      	cmp	r2, r9
 800196c:	4180      	sbcs	r0, r0
 800196e:	18f3      	adds	r3, r6, r3
 8001970:	4240      	negs	r0, r0
 8001972:	1818      	adds	r0, r3, r0
 8001974:	0011      	movs	r1, r2
 8001976:	0203      	lsls	r3, r0, #8
 8001978:	d400      	bmi.n	800197c <__aeabi_dadd+0x504>
 800197a:	e096      	b.n	8001aaa <__aeabi_dadd+0x632>
 800197c:	4b77      	ldr	r3, [pc, #476]	@ (8001b5c <__aeabi_dadd+0x6e4>)
 800197e:	0849      	lsrs	r1, r1, #1
 8001980:	4018      	ands	r0, r3
 8001982:	07c3      	lsls	r3, r0, #31
 8001984:	430b      	orrs	r3, r1
 8001986:	0844      	lsrs	r4, r0, #1
 8001988:	0749      	lsls	r1, r1, #29
 800198a:	d100      	bne.n	800198e <__aeabi_dadd+0x516>
 800198c:	e129      	b.n	8001be2 <__aeabi_dadd+0x76a>
 800198e:	220f      	movs	r2, #15
 8001990:	401a      	ands	r2, r3
 8001992:	2a04      	cmp	r2, #4
 8001994:	d100      	bne.n	8001998 <__aeabi_dadd+0x520>
 8001996:	e0ea      	b.n	8001b6e <__aeabi_dadd+0x6f6>
 8001998:	1d1f      	adds	r7, r3, #4
 800199a:	429f      	cmp	r7, r3
 800199c:	41b6      	sbcs	r6, r6
 800199e:	4276      	negs	r6, r6
 80019a0:	1936      	adds	r6, r6, r4
 80019a2:	2402      	movs	r4, #2
 80019a4:	e6c4      	b.n	8001730 <__aeabi_dadd+0x2b8>
 80019a6:	4649      	mov	r1, r9
 80019a8:	1a8f      	subs	r7, r1, r2
 80019aa:	45b9      	cmp	r9, r7
 80019ac:	4180      	sbcs	r0, r0
 80019ae:	1af6      	subs	r6, r6, r3
 80019b0:	4240      	negs	r0, r0
 80019b2:	1a36      	subs	r6, r6, r0
 80019b4:	0233      	lsls	r3, r6, #8
 80019b6:	d406      	bmi.n	80019c6 <__aeabi_dadd+0x54e>
 80019b8:	0773      	lsls	r3, r6, #29
 80019ba:	08ff      	lsrs	r7, r7, #3
 80019bc:	2101      	movs	r1, #1
 80019be:	431f      	orrs	r7, r3
 80019c0:	08f0      	lsrs	r0, r6, #3
 80019c2:	e690      	b.n	80016e6 <__aeabi_dadd+0x26e>
 80019c4:	4665      	mov	r5, ip
 80019c6:	2401      	movs	r4, #1
 80019c8:	e5ab      	b.n	8001522 <__aeabi_dadd+0xaa>
 80019ca:	464b      	mov	r3, r9
 80019cc:	0777      	lsls	r7, r6, #29
 80019ce:	08d8      	lsrs	r0, r3, #3
 80019d0:	4307      	orrs	r7, r0
 80019d2:	08f0      	lsrs	r0, r6, #3
 80019d4:	e6b4      	b.n	8001740 <__aeabi_dadd+0x2c8>
 80019d6:	000f      	movs	r7, r1
 80019d8:	0018      	movs	r0, r3
 80019da:	3f20      	subs	r7, #32
 80019dc:	40f8      	lsrs	r0, r7
 80019de:	4684      	mov	ip, r0
 80019e0:	2920      	cmp	r1, #32
 80019e2:	d003      	beq.n	80019ec <__aeabi_dadd+0x574>
 80019e4:	2740      	movs	r7, #64	@ 0x40
 80019e6:	1a79      	subs	r1, r7, r1
 80019e8:	408b      	lsls	r3, r1
 80019ea:	431a      	orrs	r2, r3
 80019ec:	1e53      	subs	r3, r2, #1
 80019ee:	419a      	sbcs	r2, r3
 80019f0:	4663      	mov	r3, ip
 80019f2:	0017      	movs	r7, r2
 80019f4:	431f      	orrs	r7, r3
 80019f6:	e635      	b.n	8001664 <__aeabi_dadd+0x1ec>
 80019f8:	2500      	movs	r5, #0
 80019fa:	2400      	movs	r4, #0
 80019fc:	2600      	movs	r6, #0
 80019fe:	e684      	b.n	800170a <__aeabi_dadd+0x292>
 8001a00:	000c      	movs	r4, r1
 8001a02:	0035      	movs	r5, r6
 8001a04:	3c20      	subs	r4, #32
 8001a06:	40e5      	lsrs	r5, r4
 8001a08:	2920      	cmp	r1, #32
 8001a0a:	d005      	beq.n	8001a18 <__aeabi_dadd+0x5a0>
 8001a0c:	2440      	movs	r4, #64	@ 0x40
 8001a0e:	1a61      	subs	r1, r4, r1
 8001a10:	408e      	lsls	r6, r1
 8001a12:	4649      	mov	r1, r9
 8001a14:	4331      	orrs	r1, r6
 8001a16:	4689      	mov	r9, r1
 8001a18:	4648      	mov	r0, r9
 8001a1a:	1e41      	subs	r1, r0, #1
 8001a1c:	4188      	sbcs	r0, r1
 8001a1e:	0007      	movs	r7, r0
 8001a20:	432f      	orrs	r7, r5
 8001a22:	e5ef      	b.n	8001604 <__aeabi_dadd+0x18c>
 8001a24:	08d2      	lsrs	r2, r2, #3
 8001a26:	075f      	lsls	r7, r3, #29
 8001a28:	4665      	mov	r5, ip
 8001a2a:	4317      	orrs	r7, r2
 8001a2c:	08d8      	lsrs	r0, r3, #3
 8001a2e:	e687      	b.n	8001740 <__aeabi_dadd+0x2c8>
 8001a30:	1a17      	subs	r7, r2, r0
 8001a32:	42ba      	cmp	r2, r7
 8001a34:	4192      	sbcs	r2, r2
 8001a36:	1b9e      	subs	r6, r3, r6
 8001a38:	4252      	negs	r2, r2
 8001a3a:	1ab6      	subs	r6, r6, r2
 8001a3c:	0233      	lsls	r3, r6, #8
 8001a3e:	d4c1      	bmi.n	80019c4 <__aeabi_dadd+0x54c>
 8001a40:	0773      	lsls	r3, r6, #29
 8001a42:	08ff      	lsrs	r7, r7, #3
 8001a44:	4665      	mov	r5, ip
 8001a46:	2101      	movs	r1, #1
 8001a48:	431f      	orrs	r7, r3
 8001a4a:	08f0      	lsrs	r0, r6, #3
 8001a4c:	e64b      	b.n	80016e6 <__aeabi_dadd+0x26e>
 8001a4e:	2f00      	cmp	r7, #0
 8001a50:	d07b      	beq.n	8001b4a <__aeabi_dadd+0x6d2>
 8001a52:	4665      	mov	r5, ip
 8001a54:	001e      	movs	r6, r3
 8001a56:	4691      	mov	r9, r2
 8001a58:	e63f      	b.n	80016da <__aeabi_dadd+0x262>
 8001a5a:	1a81      	subs	r1, r0, r2
 8001a5c:	4688      	mov	r8, r1
 8001a5e:	45c1      	cmp	r9, r8
 8001a60:	41a4      	sbcs	r4, r4
 8001a62:	1af1      	subs	r1, r6, r3
 8001a64:	4264      	negs	r4, r4
 8001a66:	1b09      	subs	r1, r1, r4
 8001a68:	2480      	movs	r4, #128	@ 0x80
 8001a6a:	0424      	lsls	r4, r4, #16
 8001a6c:	4221      	tst	r1, r4
 8001a6e:	d077      	beq.n	8001b60 <__aeabi_dadd+0x6e8>
 8001a70:	1a10      	subs	r0, r2, r0
 8001a72:	4282      	cmp	r2, r0
 8001a74:	4192      	sbcs	r2, r2
 8001a76:	0007      	movs	r7, r0
 8001a78:	1b9e      	subs	r6, r3, r6
 8001a7a:	4252      	negs	r2, r2
 8001a7c:	1ab6      	subs	r6, r6, r2
 8001a7e:	4337      	orrs	r7, r6
 8001a80:	d000      	beq.n	8001a84 <__aeabi_dadd+0x60c>
 8001a82:	e0a0      	b.n	8001bc6 <__aeabi_dadd+0x74e>
 8001a84:	4665      	mov	r5, ip
 8001a86:	2400      	movs	r4, #0
 8001a88:	2600      	movs	r6, #0
 8001a8a:	e63e      	b.n	800170a <__aeabi_dadd+0x292>
 8001a8c:	075f      	lsls	r7, r3, #29
 8001a8e:	08d2      	lsrs	r2, r2, #3
 8001a90:	4665      	mov	r5, ip
 8001a92:	4317      	orrs	r7, r2
 8001a94:	08d8      	lsrs	r0, r3, #3
 8001a96:	e653      	b.n	8001740 <__aeabi_dadd+0x2c8>
 8001a98:	1881      	adds	r1, r0, r2
 8001a9a:	4291      	cmp	r1, r2
 8001a9c:	4192      	sbcs	r2, r2
 8001a9e:	18f0      	adds	r0, r6, r3
 8001aa0:	4252      	negs	r2, r2
 8001aa2:	1880      	adds	r0, r0, r2
 8001aa4:	0203      	lsls	r3, r0, #8
 8001aa6:	d500      	bpl.n	8001aaa <__aeabi_dadd+0x632>
 8001aa8:	e768      	b.n	800197c <__aeabi_dadd+0x504>
 8001aaa:	0747      	lsls	r7, r0, #29
 8001aac:	08c9      	lsrs	r1, r1, #3
 8001aae:	430f      	orrs	r7, r1
 8001ab0:	08c0      	lsrs	r0, r0, #3
 8001ab2:	2101      	movs	r1, #1
 8001ab4:	e617      	b.n	80016e6 <__aeabi_dadd+0x26e>
 8001ab6:	08d2      	lsrs	r2, r2, #3
 8001ab8:	075f      	lsls	r7, r3, #29
 8001aba:	4317      	orrs	r7, r2
 8001abc:	08d8      	lsrs	r0, r3, #3
 8001abe:	e63f      	b.n	8001740 <__aeabi_dadd+0x2c8>
 8001ac0:	000c      	movs	r4, r1
 8001ac2:	2600      	movs	r6, #0
 8001ac4:	2700      	movs	r7, #0
 8001ac6:	e620      	b.n	800170a <__aeabi_dadd+0x292>
 8001ac8:	2900      	cmp	r1, #0
 8001aca:	d156      	bne.n	8001b7a <__aeabi_dadd+0x702>
 8001acc:	075f      	lsls	r7, r3, #29
 8001ace:	08d2      	lsrs	r2, r2, #3
 8001ad0:	4317      	orrs	r7, r2
 8001ad2:	08d8      	lsrs	r0, r3, #3
 8001ad4:	e634      	b.n	8001740 <__aeabi_dadd+0x2c8>
 8001ad6:	000c      	movs	r4, r1
 8001ad8:	001e      	movs	r6, r3
 8001ada:	08d0      	lsrs	r0, r2, #3
 8001adc:	e629      	b.n	8001732 <__aeabi_dadd+0x2ba>
 8001ade:	08c1      	lsrs	r1, r0, #3
 8001ae0:	0770      	lsls	r0, r6, #29
 8001ae2:	4301      	orrs	r1, r0
 8001ae4:	08f0      	lsrs	r0, r6, #3
 8001ae6:	2f00      	cmp	r7, #0
 8001ae8:	d062      	beq.n	8001bb0 <__aeabi_dadd+0x738>
 8001aea:	2480      	movs	r4, #128	@ 0x80
 8001aec:	0324      	lsls	r4, r4, #12
 8001aee:	4220      	tst	r0, r4
 8001af0:	d007      	beq.n	8001b02 <__aeabi_dadd+0x68a>
 8001af2:	08de      	lsrs	r6, r3, #3
 8001af4:	4226      	tst	r6, r4
 8001af6:	d104      	bne.n	8001b02 <__aeabi_dadd+0x68a>
 8001af8:	4665      	mov	r5, ip
 8001afa:	0030      	movs	r0, r6
 8001afc:	08d1      	lsrs	r1, r2, #3
 8001afe:	075b      	lsls	r3, r3, #29
 8001b00:	4319      	orrs	r1, r3
 8001b02:	0f4f      	lsrs	r7, r1, #29
 8001b04:	00c9      	lsls	r1, r1, #3
 8001b06:	08c9      	lsrs	r1, r1, #3
 8001b08:	077f      	lsls	r7, r7, #29
 8001b0a:	430f      	orrs	r7, r1
 8001b0c:	e618      	b.n	8001740 <__aeabi_dadd+0x2c8>
 8001b0e:	000c      	movs	r4, r1
 8001b10:	0030      	movs	r0, r6
 8001b12:	3c20      	subs	r4, #32
 8001b14:	40e0      	lsrs	r0, r4
 8001b16:	4684      	mov	ip, r0
 8001b18:	2920      	cmp	r1, #32
 8001b1a:	d005      	beq.n	8001b28 <__aeabi_dadd+0x6b0>
 8001b1c:	2440      	movs	r4, #64	@ 0x40
 8001b1e:	1a61      	subs	r1, r4, r1
 8001b20:	408e      	lsls	r6, r1
 8001b22:	4649      	mov	r1, r9
 8001b24:	4331      	orrs	r1, r6
 8001b26:	4689      	mov	r9, r1
 8001b28:	4648      	mov	r0, r9
 8001b2a:	1e41      	subs	r1, r0, #1
 8001b2c:	4188      	sbcs	r0, r1
 8001b2e:	4661      	mov	r1, ip
 8001b30:	0007      	movs	r7, r0
 8001b32:	430f      	orrs	r7, r1
 8001b34:	e630      	b.n	8001798 <__aeabi_dadd+0x320>
 8001b36:	2120      	movs	r1, #32
 8001b38:	2700      	movs	r7, #0
 8001b3a:	1a09      	subs	r1, r1, r0
 8001b3c:	e50e      	b.n	800155c <__aeabi_dadd+0xe4>
 8001b3e:	001e      	movs	r6, r3
 8001b40:	2f00      	cmp	r7, #0
 8001b42:	d000      	beq.n	8001b46 <__aeabi_dadd+0x6ce>
 8001b44:	e522      	b.n	800158c <__aeabi_dadd+0x114>
 8001b46:	2400      	movs	r4, #0
 8001b48:	e758      	b.n	80019fc <__aeabi_dadd+0x584>
 8001b4a:	2500      	movs	r5, #0
 8001b4c:	2400      	movs	r4, #0
 8001b4e:	2600      	movs	r6, #0
 8001b50:	e5db      	b.n	800170a <__aeabi_dadd+0x292>
 8001b52:	46c0      	nop			@ (mov r8, r8)
 8001b54:	000007fe 	.word	0x000007fe
 8001b58:	000007ff 	.word	0x000007ff
 8001b5c:	ff7fffff 	.word	0xff7fffff
 8001b60:	4647      	mov	r7, r8
 8001b62:	430f      	orrs	r7, r1
 8001b64:	d100      	bne.n	8001b68 <__aeabi_dadd+0x6f0>
 8001b66:	e747      	b.n	80019f8 <__aeabi_dadd+0x580>
 8001b68:	000e      	movs	r6, r1
 8001b6a:	46c1      	mov	r9, r8
 8001b6c:	e5b5      	b.n	80016da <__aeabi_dadd+0x262>
 8001b6e:	08df      	lsrs	r7, r3, #3
 8001b70:	0764      	lsls	r4, r4, #29
 8001b72:	2102      	movs	r1, #2
 8001b74:	4327      	orrs	r7, r4
 8001b76:	0900      	lsrs	r0, r0, #4
 8001b78:	e5b5      	b.n	80016e6 <__aeabi_dadd+0x26e>
 8001b7a:	0019      	movs	r1, r3
 8001b7c:	08c0      	lsrs	r0, r0, #3
 8001b7e:	0777      	lsls	r7, r6, #29
 8001b80:	4307      	orrs	r7, r0
 8001b82:	4311      	orrs	r1, r2
 8001b84:	08f0      	lsrs	r0, r6, #3
 8001b86:	2900      	cmp	r1, #0
 8001b88:	d100      	bne.n	8001b8c <__aeabi_dadd+0x714>
 8001b8a:	e5d9      	b.n	8001740 <__aeabi_dadd+0x2c8>
 8001b8c:	2180      	movs	r1, #128	@ 0x80
 8001b8e:	0309      	lsls	r1, r1, #12
 8001b90:	4208      	tst	r0, r1
 8001b92:	d007      	beq.n	8001ba4 <__aeabi_dadd+0x72c>
 8001b94:	08dc      	lsrs	r4, r3, #3
 8001b96:	420c      	tst	r4, r1
 8001b98:	d104      	bne.n	8001ba4 <__aeabi_dadd+0x72c>
 8001b9a:	08d2      	lsrs	r2, r2, #3
 8001b9c:	075b      	lsls	r3, r3, #29
 8001b9e:	431a      	orrs	r2, r3
 8001ba0:	0017      	movs	r7, r2
 8001ba2:	0020      	movs	r0, r4
 8001ba4:	0f7b      	lsrs	r3, r7, #29
 8001ba6:	00ff      	lsls	r7, r7, #3
 8001ba8:	08ff      	lsrs	r7, r7, #3
 8001baa:	075b      	lsls	r3, r3, #29
 8001bac:	431f      	orrs	r7, r3
 8001bae:	e5c7      	b.n	8001740 <__aeabi_dadd+0x2c8>
 8001bb0:	000f      	movs	r7, r1
 8001bb2:	e5c5      	b.n	8001740 <__aeabi_dadd+0x2c8>
 8001bb4:	4b12      	ldr	r3, [pc, #72]	@ (8001c00 <__aeabi_dadd+0x788>)
 8001bb6:	08d2      	lsrs	r2, r2, #3
 8001bb8:	4033      	ands	r3, r6
 8001bba:	075f      	lsls	r7, r3, #29
 8001bbc:	025b      	lsls	r3, r3, #9
 8001bbe:	2401      	movs	r4, #1
 8001bc0:	4317      	orrs	r7, r2
 8001bc2:	0b1e      	lsrs	r6, r3, #12
 8001bc4:	e5a1      	b.n	800170a <__aeabi_dadd+0x292>
 8001bc6:	4226      	tst	r6, r4
 8001bc8:	d012      	beq.n	8001bf0 <__aeabi_dadd+0x778>
 8001bca:	4b0d      	ldr	r3, [pc, #52]	@ (8001c00 <__aeabi_dadd+0x788>)
 8001bcc:	4665      	mov	r5, ip
 8001bce:	0002      	movs	r2, r0
 8001bd0:	2401      	movs	r4, #1
 8001bd2:	401e      	ands	r6, r3
 8001bd4:	e4e6      	b.n	80015a4 <__aeabi_dadd+0x12c>
 8001bd6:	0021      	movs	r1, r4
 8001bd8:	e585      	b.n	80016e6 <__aeabi_dadd+0x26e>
 8001bda:	0017      	movs	r7, r2
 8001bdc:	e5a8      	b.n	8001730 <__aeabi_dadd+0x2b8>
 8001bde:	003a      	movs	r2, r7
 8001be0:	e4d4      	b.n	800158c <__aeabi_dadd+0x114>
 8001be2:	08db      	lsrs	r3, r3, #3
 8001be4:	0764      	lsls	r4, r4, #29
 8001be6:	431c      	orrs	r4, r3
 8001be8:	0027      	movs	r7, r4
 8001bea:	2102      	movs	r1, #2
 8001bec:	0900      	lsrs	r0, r0, #4
 8001bee:	e57a      	b.n	80016e6 <__aeabi_dadd+0x26e>
 8001bf0:	08c0      	lsrs	r0, r0, #3
 8001bf2:	0777      	lsls	r7, r6, #29
 8001bf4:	4307      	orrs	r7, r0
 8001bf6:	4665      	mov	r5, ip
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	08f0      	lsrs	r0, r6, #3
 8001bfc:	e573      	b.n	80016e6 <__aeabi_dadd+0x26e>
 8001bfe:	46c0      	nop			@ (mov r8, r8)
 8001c00:	ff7fffff 	.word	0xff7fffff

08001c04 <__eqdf2>:
 8001c04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c06:	4657      	mov	r7, sl
 8001c08:	46de      	mov	lr, fp
 8001c0a:	464e      	mov	r6, r9
 8001c0c:	4645      	mov	r5, r8
 8001c0e:	b5e0      	push	{r5, r6, r7, lr}
 8001c10:	000d      	movs	r5, r1
 8001c12:	0004      	movs	r4, r0
 8001c14:	0fe8      	lsrs	r0, r5, #31
 8001c16:	4683      	mov	fp, r0
 8001c18:	0309      	lsls	r1, r1, #12
 8001c1a:	0fd8      	lsrs	r0, r3, #31
 8001c1c:	0b09      	lsrs	r1, r1, #12
 8001c1e:	4682      	mov	sl, r0
 8001c20:	4819      	ldr	r0, [pc, #100]	@ (8001c88 <__eqdf2+0x84>)
 8001c22:	468c      	mov	ip, r1
 8001c24:	031f      	lsls	r7, r3, #12
 8001c26:	0069      	lsls	r1, r5, #1
 8001c28:	005e      	lsls	r6, r3, #1
 8001c2a:	0d49      	lsrs	r1, r1, #21
 8001c2c:	0b3f      	lsrs	r7, r7, #12
 8001c2e:	0d76      	lsrs	r6, r6, #21
 8001c30:	4281      	cmp	r1, r0
 8001c32:	d018      	beq.n	8001c66 <__eqdf2+0x62>
 8001c34:	4286      	cmp	r6, r0
 8001c36:	d00f      	beq.n	8001c58 <__eqdf2+0x54>
 8001c38:	2001      	movs	r0, #1
 8001c3a:	42b1      	cmp	r1, r6
 8001c3c:	d10d      	bne.n	8001c5a <__eqdf2+0x56>
 8001c3e:	45bc      	cmp	ip, r7
 8001c40:	d10b      	bne.n	8001c5a <__eqdf2+0x56>
 8001c42:	4294      	cmp	r4, r2
 8001c44:	d109      	bne.n	8001c5a <__eqdf2+0x56>
 8001c46:	45d3      	cmp	fp, sl
 8001c48:	d01c      	beq.n	8001c84 <__eqdf2+0x80>
 8001c4a:	2900      	cmp	r1, #0
 8001c4c:	d105      	bne.n	8001c5a <__eqdf2+0x56>
 8001c4e:	4660      	mov	r0, ip
 8001c50:	4320      	orrs	r0, r4
 8001c52:	1e43      	subs	r3, r0, #1
 8001c54:	4198      	sbcs	r0, r3
 8001c56:	e000      	b.n	8001c5a <__eqdf2+0x56>
 8001c58:	2001      	movs	r0, #1
 8001c5a:	bcf0      	pop	{r4, r5, r6, r7}
 8001c5c:	46bb      	mov	fp, r7
 8001c5e:	46b2      	mov	sl, r6
 8001c60:	46a9      	mov	r9, r5
 8001c62:	46a0      	mov	r8, r4
 8001c64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c66:	2001      	movs	r0, #1
 8001c68:	428e      	cmp	r6, r1
 8001c6a:	d1f6      	bne.n	8001c5a <__eqdf2+0x56>
 8001c6c:	4661      	mov	r1, ip
 8001c6e:	4339      	orrs	r1, r7
 8001c70:	000f      	movs	r7, r1
 8001c72:	4317      	orrs	r7, r2
 8001c74:	4327      	orrs	r7, r4
 8001c76:	d1f0      	bne.n	8001c5a <__eqdf2+0x56>
 8001c78:	465b      	mov	r3, fp
 8001c7a:	4652      	mov	r2, sl
 8001c7c:	1a98      	subs	r0, r3, r2
 8001c7e:	1e43      	subs	r3, r0, #1
 8001c80:	4198      	sbcs	r0, r3
 8001c82:	e7ea      	b.n	8001c5a <__eqdf2+0x56>
 8001c84:	2000      	movs	r0, #0
 8001c86:	e7e8      	b.n	8001c5a <__eqdf2+0x56>
 8001c88:	000007ff 	.word	0x000007ff

08001c8c <__gedf2>:
 8001c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c8e:	4657      	mov	r7, sl
 8001c90:	464e      	mov	r6, r9
 8001c92:	4645      	mov	r5, r8
 8001c94:	46de      	mov	lr, fp
 8001c96:	b5e0      	push	{r5, r6, r7, lr}
 8001c98:	000d      	movs	r5, r1
 8001c9a:	030e      	lsls	r6, r1, #12
 8001c9c:	0049      	lsls	r1, r1, #1
 8001c9e:	0d49      	lsrs	r1, r1, #21
 8001ca0:	468a      	mov	sl, r1
 8001ca2:	0fdf      	lsrs	r7, r3, #31
 8001ca4:	0fe9      	lsrs	r1, r5, #31
 8001ca6:	46bc      	mov	ip, r7
 8001ca8:	b083      	sub	sp, #12
 8001caa:	4f2f      	ldr	r7, [pc, #188]	@ (8001d68 <__gedf2+0xdc>)
 8001cac:	0004      	movs	r4, r0
 8001cae:	4680      	mov	r8, r0
 8001cb0:	9101      	str	r1, [sp, #4]
 8001cb2:	0058      	lsls	r0, r3, #1
 8001cb4:	0319      	lsls	r1, r3, #12
 8001cb6:	4691      	mov	r9, r2
 8001cb8:	0b36      	lsrs	r6, r6, #12
 8001cba:	0b09      	lsrs	r1, r1, #12
 8001cbc:	0d40      	lsrs	r0, r0, #21
 8001cbe:	45ba      	cmp	sl, r7
 8001cc0:	d01d      	beq.n	8001cfe <__gedf2+0x72>
 8001cc2:	42b8      	cmp	r0, r7
 8001cc4:	d00d      	beq.n	8001ce2 <__gedf2+0x56>
 8001cc6:	4657      	mov	r7, sl
 8001cc8:	2f00      	cmp	r7, #0
 8001cca:	d12a      	bne.n	8001d22 <__gedf2+0x96>
 8001ccc:	4334      	orrs	r4, r6
 8001cce:	2800      	cmp	r0, #0
 8001cd0:	d124      	bne.n	8001d1c <__gedf2+0x90>
 8001cd2:	430a      	orrs	r2, r1
 8001cd4:	d036      	beq.n	8001d44 <__gedf2+0xb8>
 8001cd6:	2c00      	cmp	r4, #0
 8001cd8:	d141      	bne.n	8001d5e <__gedf2+0xd2>
 8001cda:	4663      	mov	r3, ip
 8001cdc:	0058      	lsls	r0, r3, #1
 8001cde:	3801      	subs	r0, #1
 8001ce0:	e015      	b.n	8001d0e <__gedf2+0x82>
 8001ce2:	4311      	orrs	r1, r2
 8001ce4:	d138      	bne.n	8001d58 <__gedf2+0xcc>
 8001ce6:	4653      	mov	r3, sl
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d101      	bne.n	8001cf0 <__gedf2+0x64>
 8001cec:	4326      	orrs	r6, r4
 8001cee:	d0f4      	beq.n	8001cda <__gedf2+0x4e>
 8001cf0:	9b01      	ldr	r3, [sp, #4]
 8001cf2:	4563      	cmp	r3, ip
 8001cf4:	d107      	bne.n	8001d06 <__gedf2+0x7a>
 8001cf6:	9b01      	ldr	r3, [sp, #4]
 8001cf8:	0058      	lsls	r0, r3, #1
 8001cfa:	3801      	subs	r0, #1
 8001cfc:	e007      	b.n	8001d0e <__gedf2+0x82>
 8001cfe:	4326      	orrs	r6, r4
 8001d00:	d12a      	bne.n	8001d58 <__gedf2+0xcc>
 8001d02:	4550      	cmp	r0, sl
 8001d04:	d021      	beq.n	8001d4a <__gedf2+0xbe>
 8001d06:	2001      	movs	r0, #1
 8001d08:	9b01      	ldr	r3, [sp, #4]
 8001d0a:	425f      	negs	r7, r3
 8001d0c:	4338      	orrs	r0, r7
 8001d0e:	b003      	add	sp, #12
 8001d10:	bcf0      	pop	{r4, r5, r6, r7}
 8001d12:	46bb      	mov	fp, r7
 8001d14:	46b2      	mov	sl, r6
 8001d16:	46a9      	mov	r9, r5
 8001d18:	46a0      	mov	r8, r4
 8001d1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d1c:	2c00      	cmp	r4, #0
 8001d1e:	d0dc      	beq.n	8001cda <__gedf2+0x4e>
 8001d20:	e7e6      	b.n	8001cf0 <__gedf2+0x64>
 8001d22:	2800      	cmp	r0, #0
 8001d24:	d0ef      	beq.n	8001d06 <__gedf2+0x7a>
 8001d26:	9b01      	ldr	r3, [sp, #4]
 8001d28:	4563      	cmp	r3, ip
 8001d2a:	d1ec      	bne.n	8001d06 <__gedf2+0x7a>
 8001d2c:	4582      	cmp	sl, r0
 8001d2e:	dcea      	bgt.n	8001d06 <__gedf2+0x7a>
 8001d30:	dbe1      	blt.n	8001cf6 <__gedf2+0x6a>
 8001d32:	428e      	cmp	r6, r1
 8001d34:	d8e7      	bhi.n	8001d06 <__gedf2+0x7a>
 8001d36:	d1de      	bne.n	8001cf6 <__gedf2+0x6a>
 8001d38:	45c8      	cmp	r8, r9
 8001d3a:	d8e4      	bhi.n	8001d06 <__gedf2+0x7a>
 8001d3c:	2000      	movs	r0, #0
 8001d3e:	45c8      	cmp	r8, r9
 8001d40:	d2e5      	bcs.n	8001d0e <__gedf2+0x82>
 8001d42:	e7d8      	b.n	8001cf6 <__gedf2+0x6a>
 8001d44:	2c00      	cmp	r4, #0
 8001d46:	d0e2      	beq.n	8001d0e <__gedf2+0x82>
 8001d48:	e7dd      	b.n	8001d06 <__gedf2+0x7a>
 8001d4a:	4311      	orrs	r1, r2
 8001d4c:	d104      	bne.n	8001d58 <__gedf2+0xcc>
 8001d4e:	9b01      	ldr	r3, [sp, #4]
 8001d50:	4563      	cmp	r3, ip
 8001d52:	d1d8      	bne.n	8001d06 <__gedf2+0x7a>
 8001d54:	2000      	movs	r0, #0
 8001d56:	e7da      	b.n	8001d0e <__gedf2+0x82>
 8001d58:	2002      	movs	r0, #2
 8001d5a:	4240      	negs	r0, r0
 8001d5c:	e7d7      	b.n	8001d0e <__gedf2+0x82>
 8001d5e:	9b01      	ldr	r3, [sp, #4]
 8001d60:	4563      	cmp	r3, ip
 8001d62:	d0e6      	beq.n	8001d32 <__gedf2+0xa6>
 8001d64:	e7cf      	b.n	8001d06 <__gedf2+0x7a>
 8001d66:	46c0      	nop			@ (mov r8, r8)
 8001d68:	000007ff 	.word	0x000007ff

08001d6c <__ledf2>:
 8001d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d6e:	4657      	mov	r7, sl
 8001d70:	464e      	mov	r6, r9
 8001d72:	4645      	mov	r5, r8
 8001d74:	46de      	mov	lr, fp
 8001d76:	b5e0      	push	{r5, r6, r7, lr}
 8001d78:	000d      	movs	r5, r1
 8001d7a:	030e      	lsls	r6, r1, #12
 8001d7c:	0049      	lsls	r1, r1, #1
 8001d7e:	0d49      	lsrs	r1, r1, #21
 8001d80:	468a      	mov	sl, r1
 8001d82:	0fdf      	lsrs	r7, r3, #31
 8001d84:	0fe9      	lsrs	r1, r5, #31
 8001d86:	46bc      	mov	ip, r7
 8001d88:	b083      	sub	sp, #12
 8001d8a:	4f2e      	ldr	r7, [pc, #184]	@ (8001e44 <__ledf2+0xd8>)
 8001d8c:	0004      	movs	r4, r0
 8001d8e:	4680      	mov	r8, r0
 8001d90:	9101      	str	r1, [sp, #4]
 8001d92:	0058      	lsls	r0, r3, #1
 8001d94:	0319      	lsls	r1, r3, #12
 8001d96:	4691      	mov	r9, r2
 8001d98:	0b36      	lsrs	r6, r6, #12
 8001d9a:	0b09      	lsrs	r1, r1, #12
 8001d9c:	0d40      	lsrs	r0, r0, #21
 8001d9e:	45ba      	cmp	sl, r7
 8001da0:	d01e      	beq.n	8001de0 <__ledf2+0x74>
 8001da2:	42b8      	cmp	r0, r7
 8001da4:	d00d      	beq.n	8001dc2 <__ledf2+0x56>
 8001da6:	4657      	mov	r7, sl
 8001da8:	2f00      	cmp	r7, #0
 8001daa:	d127      	bne.n	8001dfc <__ledf2+0x90>
 8001dac:	4334      	orrs	r4, r6
 8001dae:	2800      	cmp	r0, #0
 8001db0:	d133      	bne.n	8001e1a <__ledf2+0xae>
 8001db2:	430a      	orrs	r2, r1
 8001db4:	d034      	beq.n	8001e20 <__ledf2+0xb4>
 8001db6:	2c00      	cmp	r4, #0
 8001db8:	d140      	bne.n	8001e3c <__ledf2+0xd0>
 8001dba:	4663      	mov	r3, ip
 8001dbc:	0058      	lsls	r0, r3, #1
 8001dbe:	3801      	subs	r0, #1
 8001dc0:	e015      	b.n	8001dee <__ledf2+0x82>
 8001dc2:	4311      	orrs	r1, r2
 8001dc4:	d112      	bne.n	8001dec <__ledf2+0x80>
 8001dc6:	4653      	mov	r3, sl
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d101      	bne.n	8001dd0 <__ledf2+0x64>
 8001dcc:	4326      	orrs	r6, r4
 8001dce:	d0f4      	beq.n	8001dba <__ledf2+0x4e>
 8001dd0:	9b01      	ldr	r3, [sp, #4]
 8001dd2:	4563      	cmp	r3, ip
 8001dd4:	d01d      	beq.n	8001e12 <__ledf2+0xa6>
 8001dd6:	2001      	movs	r0, #1
 8001dd8:	9b01      	ldr	r3, [sp, #4]
 8001dda:	425f      	negs	r7, r3
 8001ddc:	4338      	orrs	r0, r7
 8001dde:	e006      	b.n	8001dee <__ledf2+0x82>
 8001de0:	4326      	orrs	r6, r4
 8001de2:	d103      	bne.n	8001dec <__ledf2+0x80>
 8001de4:	4550      	cmp	r0, sl
 8001de6:	d1f6      	bne.n	8001dd6 <__ledf2+0x6a>
 8001de8:	4311      	orrs	r1, r2
 8001dea:	d01c      	beq.n	8001e26 <__ledf2+0xba>
 8001dec:	2002      	movs	r0, #2
 8001dee:	b003      	add	sp, #12
 8001df0:	bcf0      	pop	{r4, r5, r6, r7}
 8001df2:	46bb      	mov	fp, r7
 8001df4:	46b2      	mov	sl, r6
 8001df6:	46a9      	mov	r9, r5
 8001df8:	46a0      	mov	r8, r4
 8001dfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001dfc:	2800      	cmp	r0, #0
 8001dfe:	d0ea      	beq.n	8001dd6 <__ledf2+0x6a>
 8001e00:	9b01      	ldr	r3, [sp, #4]
 8001e02:	4563      	cmp	r3, ip
 8001e04:	d1e7      	bne.n	8001dd6 <__ledf2+0x6a>
 8001e06:	4582      	cmp	sl, r0
 8001e08:	dce5      	bgt.n	8001dd6 <__ledf2+0x6a>
 8001e0a:	db02      	blt.n	8001e12 <__ledf2+0xa6>
 8001e0c:	428e      	cmp	r6, r1
 8001e0e:	d8e2      	bhi.n	8001dd6 <__ledf2+0x6a>
 8001e10:	d00e      	beq.n	8001e30 <__ledf2+0xc4>
 8001e12:	9b01      	ldr	r3, [sp, #4]
 8001e14:	0058      	lsls	r0, r3, #1
 8001e16:	3801      	subs	r0, #1
 8001e18:	e7e9      	b.n	8001dee <__ledf2+0x82>
 8001e1a:	2c00      	cmp	r4, #0
 8001e1c:	d0cd      	beq.n	8001dba <__ledf2+0x4e>
 8001e1e:	e7d7      	b.n	8001dd0 <__ledf2+0x64>
 8001e20:	2c00      	cmp	r4, #0
 8001e22:	d0e4      	beq.n	8001dee <__ledf2+0x82>
 8001e24:	e7d7      	b.n	8001dd6 <__ledf2+0x6a>
 8001e26:	9b01      	ldr	r3, [sp, #4]
 8001e28:	2000      	movs	r0, #0
 8001e2a:	4563      	cmp	r3, ip
 8001e2c:	d0df      	beq.n	8001dee <__ledf2+0x82>
 8001e2e:	e7d2      	b.n	8001dd6 <__ledf2+0x6a>
 8001e30:	45c8      	cmp	r8, r9
 8001e32:	d8d0      	bhi.n	8001dd6 <__ledf2+0x6a>
 8001e34:	2000      	movs	r0, #0
 8001e36:	45c8      	cmp	r8, r9
 8001e38:	d2d9      	bcs.n	8001dee <__ledf2+0x82>
 8001e3a:	e7ea      	b.n	8001e12 <__ledf2+0xa6>
 8001e3c:	9b01      	ldr	r3, [sp, #4]
 8001e3e:	4563      	cmp	r3, ip
 8001e40:	d0e4      	beq.n	8001e0c <__ledf2+0xa0>
 8001e42:	e7c8      	b.n	8001dd6 <__ledf2+0x6a>
 8001e44:	000007ff 	.word	0x000007ff

08001e48 <__aeabi_f2d>:
 8001e48:	b570      	push	{r4, r5, r6, lr}
 8001e4a:	0242      	lsls	r2, r0, #9
 8001e4c:	0043      	lsls	r3, r0, #1
 8001e4e:	0fc4      	lsrs	r4, r0, #31
 8001e50:	20fe      	movs	r0, #254	@ 0xfe
 8001e52:	0e1b      	lsrs	r3, r3, #24
 8001e54:	1c59      	adds	r1, r3, #1
 8001e56:	0a55      	lsrs	r5, r2, #9
 8001e58:	4208      	tst	r0, r1
 8001e5a:	d00c      	beq.n	8001e76 <__aeabi_f2d+0x2e>
 8001e5c:	21e0      	movs	r1, #224	@ 0xe0
 8001e5e:	0089      	lsls	r1, r1, #2
 8001e60:	468c      	mov	ip, r1
 8001e62:	076d      	lsls	r5, r5, #29
 8001e64:	0b12      	lsrs	r2, r2, #12
 8001e66:	4463      	add	r3, ip
 8001e68:	051b      	lsls	r3, r3, #20
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	07e4      	lsls	r4, r4, #31
 8001e6e:	4323      	orrs	r3, r4
 8001e70:	0028      	movs	r0, r5
 8001e72:	0019      	movs	r1, r3
 8001e74:	bd70      	pop	{r4, r5, r6, pc}
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d114      	bne.n	8001ea4 <__aeabi_f2d+0x5c>
 8001e7a:	2d00      	cmp	r5, #0
 8001e7c:	d01b      	beq.n	8001eb6 <__aeabi_f2d+0x6e>
 8001e7e:	0028      	movs	r0, r5
 8001e80:	f000 f8ac 	bl	8001fdc <__clzsi2>
 8001e84:	280a      	cmp	r0, #10
 8001e86:	dc1c      	bgt.n	8001ec2 <__aeabi_f2d+0x7a>
 8001e88:	230b      	movs	r3, #11
 8001e8a:	002a      	movs	r2, r5
 8001e8c:	1a1b      	subs	r3, r3, r0
 8001e8e:	40da      	lsrs	r2, r3
 8001e90:	0003      	movs	r3, r0
 8001e92:	3315      	adds	r3, #21
 8001e94:	409d      	lsls	r5, r3
 8001e96:	4b0e      	ldr	r3, [pc, #56]	@ (8001ed0 <__aeabi_f2d+0x88>)
 8001e98:	0312      	lsls	r2, r2, #12
 8001e9a:	1a1b      	subs	r3, r3, r0
 8001e9c:	055b      	lsls	r3, r3, #21
 8001e9e:	0b12      	lsrs	r2, r2, #12
 8001ea0:	0d5b      	lsrs	r3, r3, #21
 8001ea2:	e7e1      	b.n	8001e68 <__aeabi_f2d+0x20>
 8001ea4:	2d00      	cmp	r5, #0
 8001ea6:	d009      	beq.n	8001ebc <__aeabi_f2d+0x74>
 8001ea8:	0b13      	lsrs	r3, r2, #12
 8001eaa:	2280      	movs	r2, #128	@ 0x80
 8001eac:	0312      	lsls	r2, r2, #12
 8001eae:	431a      	orrs	r2, r3
 8001eb0:	076d      	lsls	r5, r5, #29
 8001eb2:	4b08      	ldr	r3, [pc, #32]	@ (8001ed4 <__aeabi_f2d+0x8c>)
 8001eb4:	e7d8      	b.n	8001e68 <__aeabi_f2d+0x20>
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	2200      	movs	r2, #0
 8001eba:	e7d5      	b.n	8001e68 <__aeabi_f2d+0x20>
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	4b05      	ldr	r3, [pc, #20]	@ (8001ed4 <__aeabi_f2d+0x8c>)
 8001ec0:	e7d2      	b.n	8001e68 <__aeabi_f2d+0x20>
 8001ec2:	0003      	movs	r3, r0
 8001ec4:	002a      	movs	r2, r5
 8001ec6:	3b0b      	subs	r3, #11
 8001ec8:	409a      	lsls	r2, r3
 8001eca:	2500      	movs	r5, #0
 8001ecc:	e7e3      	b.n	8001e96 <__aeabi_f2d+0x4e>
 8001ece:	46c0      	nop			@ (mov r8, r8)
 8001ed0:	00000389 	.word	0x00000389
 8001ed4:	000007ff 	.word	0x000007ff

08001ed8 <__aeabi_d2f>:
 8001ed8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001eda:	004b      	lsls	r3, r1, #1
 8001edc:	030f      	lsls	r7, r1, #12
 8001ede:	0d5b      	lsrs	r3, r3, #21
 8001ee0:	4c3a      	ldr	r4, [pc, #232]	@ (8001fcc <__aeabi_d2f+0xf4>)
 8001ee2:	0f45      	lsrs	r5, r0, #29
 8001ee4:	b083      	sub	sp, #12
 8001ee6:	0a7f      	lsrs	r7, r7, #9
 8001ee8:	1c5e      	adds	r6, r3, #1
 8001eea:	432f      	orrs	r7, r5
 8001eec:	9000      	str	r0, [sp, #0]
 8001eee:	9101      	str	r1, [sp, #4]
 8001ef0:	0fca      	lsrs	r2, r1, #31
 8001ef2:	00c5      	lsls	r5, r0, #3
 8001ef4:	4226      	tst	r6, r4
 8001ef6:	d00b      	beq.n	8001f10 <__aeabi_d2f+0x38>
 8001ef8:	4935      	ldr	r1, [pc, #212]	@ (8001fd0 <__aeabi_d2f+0xf8>)
 8001efa:	185c      	adds	r4, r3, r1
 8001efc:	2cfe      	cmp	r4, #254	@ 0xfe
 8001efe:	dd13      	ble.n	8001f28 <__aeabi_d2f+0x50>
 8001f00:	20ff      	movs	r0, #255	@ 0xff
 8001f02:	2300      	movs	r3, #0
 8001f04:	05c0      	lsls	r0, r0, #23
 8001f06:	4318      	orrs	r0, r3
 8001f08:	07d2      	lsls	r2, r2, #31
 8001f0a:	4310      	orrs	r0, r2
 8001f0c:	b003      	add	sp, #12
 8001f0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f10:	433d      	orrs	r5, r7
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d101      	bne.n	8001f1a <__aeabi_d2f+0x42>
 8001f16:	2000      	movs	r0, #0
 8001f18:	e7f4      	b.n	8001f04 <__aeabi_d2f+0x2c>
 8001f1a:	2d00      	cmp	r5, #0
 8001f1c:	d0f0      	beq.n	8001f00 <__aeabi_d2f+0x28>
 8001f1e:	2380      	movs	r3, #128	@ 0x80
 8001f20:	03db      	lsls	r3, r3, #15
 8001f22:	20ff      	movs	r0, #255	@ 0xff
 8001f24:	433b      	orrs	r3, r7
 8001f26:	e7ed      	b.n	8001f04 <__aeabi_d2f+0x2c>
 8001f28:	2c00      	cmp	r4, #0
 8001f2a:	dd0c      	ble.n	8001f46 <__aeabi_d2f+0x6e>
 8001f2c:	9b00      	ldr	r3, [sp, #0]
 8001f2e:	00ff      	lsls	r7, r7, #3
 8001f30:	019b      	lsls	r3, r3, #6
 8001f32:	1e58      	subs	r0, r3, #1
 8001f34:	4183      	sbcs	r3, r0
 8001f36:	0f69      	lsrs	r1, r5, #29
 8001f38:	433b      	orrs	r3, r7
 8001f3a:	430b      	orrs	r3, r1
 8001f3c:	0759      	lsls	r1, r3, #29
 8001f3e:	d127      	bne.n	8001f90 <__aeabi_d2f+0xb8>
 8001f40:	08db      	lsrs	r3, r3, #3
 8001f42:	b2e0      	uxtb	r0, r4
 8001f44:	e7de      	b.n	8001f04 <__aeabi_d2f+0x2c>
 8001f46:	0021      	movs	r1, r4
 8001f48:	3117      	adds	r1, #23
 8001f4a:	db31      	blt.n	8001fb0 <__aeabi_d2f+0xd8>
 8001f4c:	2180      	movs	r1, #128	@ 0x80
 8001f4e:	201e      	movs	r0, #30
 8001f50:	0409      	lsls	r1, r1, #16
 8001f52:	4339      	orrs	r1, r7
 8001f54:	1b00      	subs	r0, r0, r4
 8001f56:	281f      	cmp	r0, #31
 8001f58:	dd2d      	ble.n	8001fb6 <__aeabi_d2f+0xde>
 8001f5a:	2602      	movs	r6, #2
 8001f5c:	4276      	negs	r6, r6
 8001f5e:	1b34      	subs	r4, r6, r4
 8001f60:	000e      	movs	r6, r1
 8001f62:	40e6      	lsrs	r6, r4
 8001f64:	0034      	movs	r4, r6
 8001f66:	2820      	cmp	r0, #32
 8001f68:	d004      	beq.n	8001f74 <__aeabi_d2f+0x9c>
 8001f6a:	481a      	ldr	r0, [pc, #104]	@ (8001fd4 <__aeabi_d2f+0xfc>)
 8001f6c:	4684      	mov	ip, r0
 8001f6e:	4463      	add	r3, ip
 8001f70:	4099      	lsls	r1, r3
 8001f72:	430d      	orrs	r5, r1
 8001f74:	002b      	movs	r3, r5
 8001f76:	1e59      	subs	r1, r3, #1
 8001f78:	418b      	sbcs	r3, r1
 8001f7a:	4323      	orrs	r3, r4
 8001f7c:	0759      	lsls	r1, r3, #29
 8001f7e:	d003      	beq.n	8001f88 <__aeabi_d2f+0xb0>
 8001f80:	210f      	movs	r1, #15
 8001f82:	4019      	ands	r1, r3
 8001f84:	2904      	cmp	r1, #4
 8001f86:	d10b      	bne.n	8001fa0 <__aeabi_d2f+0xc8>
 8001f88:	019b      	lsls	r3, r3, #6
 8001f8a:	2000      	movs	r0, #0
 8001f8c:	0a5b      	lsrs	r3, r3, #9
 8001f8e:	e7b9      	b.n	8001f04 <__aeabi_d2f+0x2c>
 8001f90:	210f      	movs	r1, #15
 8001f92:	4019      	ands	r1, r3
 8001f94:	2904      	cmp	r1, #4
 8001f96:	d104      	bne.n	8001fa2 <__aeabi_d2f+0xca>
 8001f98:	019b      	lsls	r3, r3, #6
 8001f9a:	0a5b      	lsrs	r3, r3, #9
 8001f9c:	b2e0      	uxtb	r0, r4
 8001f9e:	e7b1      	b.n	8001f04 <__aeabi_d2f+0x2c>
 8001fa0:	2400      	movs	r4, #0
 8001fa2:	3304      	adds	r3, #4
 8001fa4:	0159      	lsls	r1, r3, #5
 8001fa6:	d5f7      	bpl.n	8001f98 <__aeabi_d2f+0xc0>
 8001fa8:	3401      	adds	r4, #1
 8001faa:	2300      	movs	r3, #0
 8001fac:	b2e0      	uxtb	r0, r4
 8001fae:	e7a9      	b.n	8001f04 <__aeabi_d2f+0x2c>
 8001fb0:	2000      	movs	r0, #0
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	e7a6      	b.n	8001f04 <__aeabi_d2f+0x2c>
 8001fb6:	4c08      	ldr	r4, [pc, #32]	@ (8001fd8 <__aeabi_d2f+0x100>)
 8001fb8:	191c      	adds	r4, r3, r4
 8001fba:	002b      	movs	r3, r5
 8001fbc:	40a5      	lsls	r5, r4
 8001fbe:	40c3      	lsrs	r3, r0
 8001fc0:	40a1      	lsls	r1, r4
 8001fc2:	1e68      	subs	r0, r5, #1
 8001fc4:	4185      	sbcs	r5, r0
 8001fc6:	4329      	orrs	r1, r5
 8001fc8:	430b      	orrs	r3, r1
 8001fca:	e7d7      	b.n	8001f7c <__aeabi_d2f+0xa4>
 8001fcc:	000007fe 	.word	0x000007fe
 8001fd0:	fffffc80 	.word	0xfffffc80
 8001fd4:	fffffca2 	.word	0xfffffca2
 8001fd8:	fffffc82 	.word	0xfffffc82

08001fdc <__clzsi2>:
 8001fdc:	211c      	movs	r1, #28
 8001fde:	2301      	movs	r3, #1
 8001fe0:	041b      	lsls	r3, r3, #16
 8001fe2:	4298      	cmp	r0, r3
 8001fe4:	d301      	bcc.n	8001fea <__clzsi2+0xe>
 8001fe6:	0c00      	lsrs	r0, r0, #16
 8001fe8:	3910      	subs	r1, #16
 8001fea:	0a1b      	lsrs	r3, r3, #8
 8001fec:	4298      	cmp	r0, r3
 8001fee:	d301      	bcc.n	8001ff4 <__clzsi2+0x18>
 8001ff0:	0a00      	lsrs	r0, r0, #8
 8001ff2:	3908      	subs	r1, #8
 8001ff4:	091b      	lsrs	r3, r3, #4
 8001ff6:	4298      	cmp	r0, r3
 8001ff8:	d301      	bcc.n	8001ffe <__clzsi2+0x22>
 8001ffa:	0900      	lsrs	r0, r0, #4
 8001ffc:	3904      	subs	r1, #4
 8001ffe:	a202      	add	r2, pc, #8	@ (adr r2, 8002008 <__clzsi2+0x2c>)
 8002000:	5c10      	ldrb	r0, [r2, r0]
 8002002:	1840      	adds	r0, r0, r1
 8002004:	4770      	bx	lr
 8002006:	46c0      	nop			@ (mov r8, r8)
 8002008:	02020304 	.word	0x02020304
 800200c:	01010101 	.word	0x01010101
	...

08002018 <__clzdi2>:
 8002018:	b510      	push	{r4, lr}
 800201a:	2900      	cmp	r1, #0
 800201c:	d103      	bne.n	8002026 <__clzdi2+0xe>
 800201e:	f7ff ffdd 	bl	8001fdc <__clzsi2>
 8002022:	3020      	adds	r0, #32
 8002024:	e002      	b.n	800202c <__clzdi2+0x14>
 8002026:	0008      	movs	r0, r1
 8002028:	f7ff ffd8 	bl	8001fdc <__clzsi2>
 800202c:	bd10      	pop	{r4, pc}
 800202e:	46c0      	nop			@ (mov r8, r8)

08002030 <Nora_startup>:


#include "Nora.h"
#include "main.h"

void Nora_startup(){
 8002030:	b5b0      	push	{r4, r5, r7, lr}
 8002032:	4c2b      	ldr	r4, [pc, #172]	@ (80020e0 <Nora_startup+0xb0>)
 8002034:	44a5      	add	sp, r4
 8002036:	af00      	add	r7, sp, #0

//	  HAL_GPIO_WritePin(GPIO_J9_GPIO_Port, GPIO_J9_Pin, GPIO_PIN_RESET);

	  // Boot into AT mode
//	  HAL_GPIO_WritePin(GPIO_J9_GPIO_Port, GPIO_J9_Pin, GPIO_PIN_RESET);
	  HAL_GPIO_WritePin(NReset_GPIO_Port, NReset_Pin, GPIO_PIN_RESET);
 8002038:	23a0      	movs	r3, #160	@ 0xa0
 800203a:	05db      	lsls	r3, r3, #23
 800203c:	2200      	movs	r2, #0
 800203e:	2180      	movs	r1, #128	@ 0x80
 8002040:	0018      	movs	r0, r3
 8002042:	f001 fab1 	bl	80035a8 <HAL_GPIO_WritePin>
	  HAL_Delay(10);
 8002046:	200a      	movs	r0, #10
 8002048:	f001 f868 	bl	800311c <HAL_Delay>
	  HAL_GPIO_WritePin(NReset_GPIO_Port, NReset_Pin, GPIO_PIN_SET);
 800204c:	23a0      	movs	r3, #160	@ 0xa0
 800204e:	05db      	lsls	r3, r3, #23
 8002050:	2201      	movs	r2, #1
 8002052:	2180      	movs	r1, #128	@ 0x80
 8002054:	0018      	movs	r0, r3
 8002056:	f001 faa7 	bl	80035a8 <HAL_GPIO_WritePin>
	//  HAL_Delay(10);
	//  HAL_GPIO_WritePin(NReset_GPIO_Port, NReset_Pin, GPIO_PIN_SET);
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800205a:	4b22      	ldr	r3, [pc, #136]	@ (80020e4 <Nora_startup+0xb4>)
 800205c:	2201      	movs	r2, #1
 800205e:	2102      	movs	r1, #2
 8002060:	0018      	movs	r0, r3
 8002062:	f001 faa1 	bl	80035a8 <HAL_GPIO_WritePin>
	  HAL_Delay(2000);
 8002066:	23fa      	movs	r3, #250	@ 0xfa
 8002068:	00db      	lsls	r3, r3, #3
 800206a:	0018      	movs	r0, r3
 800206c:	f001 f856 	bl	800311c <HAL_Delay>
	//  HAL_GPIO_WritePin(GPIO_J9_GPIO_Port, GPIO_J9_Pin, GPIO_PIN_SET);

	  HAL_UART_Receive(getNoraPort(), rx, sizeof(rx), 1000);
 8002070:	f000 f898 	bl	80021a4 <getNoraPort>
 8002074:	0003      	movs	r3, r0
 8002076:	0018      	movs	r0, r3
 8002078:	23fa      	movs	r3, #250	@ 0xfa
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	25fc      	movs	r5, #252	@ 0xfc
 800207e:	006d      	lsls	r5, r5, #1
 8002080:	1979      	adds	r1, r7, r5
 8002082:	221e      	movs	r2, #30
 8002084:	f003 f892 	bl	80051ac <HAL_UART_Receive>
	  HAL_UART_Transmit(getDebugPort(), rx, strlen((char*)rx), 500);
 8002088:	f000 f894 	bl	80021b4 <getDebugPort>
 800208c:	0003      	movs	r3, r0
 800208e:	001c      	movs	r4, r3
 8002090:	197b      	adds	r3, r7, r5
 8002092:	0018      	movs	r0, r3
 8002094:	f7fe f838 	bl	8000108 <strlen>
 8002098:	0003      	movs	r3, r0
 800209a:	b29a      	uxth	r2, r3
 800209c:	23fa      	movs	r3, #250	@ 0xfa
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	1979      	adds	r1, r7, r5
 80020a2:	0020      	movs	r0, r4
 80020a4:	f002 ffe2 	bl	800506c <HAL_UART_Transmit>
	  char str_buffer3[500];
	  sprintf(str_buffer3,"\r\n _______________________ \r\n NEW RUN \r\n _______________________ \r\n\0");
 80020a8:	4a0f      	ldr	r2, [pc, #60]	@ (80020e8 <Nora_startup+0xb8>)
 80020aa:	1d3b      	adds	r3, r7, #4
 80020ac:	0011      	movs	r1, r2
 80020ae:	0018      	movs	r0, r3
 80020b0:	f003 fece 	bl	8005e50 <siprintf>
	  HAL_UART_Transmit(getDebugPort(),(uint8_t*)str_buffer3,strlen(str_buffer3),5000);
 80020b4:	f000 f87e 	bl	80021b4 <getDebugPort>
 80020b8:	0003      	movs	r3, r0
 80020ba:	001c      	movs	r4, r3
 80020bc:	1d3b      	adds	r3, r7, #4
 80020be:	0018      	movs	r0, r3
 80020c0:	f7fe f822 	bl	8000108 <strlen>
 80020c4:	0003      	movs	r3, r0
 80020c6:	b29a      	uxth	r2, r3
 80020c8:	4b08      	ldr	r3, [pc, #32]	@ (80020ec <Nora_startup+0xbc>)
 80020ca:	1d39      	adds	r1, r7, #4
 80020cc:	0020      	movs	r0, r4
 80020ce:	f002 ffcd 	bl	800506c <HAL_UART_Transmit>
}
 80020d2:	46c0      	nop			@ (mov r8, r8)
 80020d4:	46bd      	mov	sp, r7
 80020d6:	2386      	movs	r3, #134	@ 0x86
 80020d8:	009b      	lsls	r3, r3, #2
 80020da:	449d      	add	sp, r3
 80020dc:	bdb0      	pop	{r4, r5, r7, pc}
 80020de:	46c0      	nop			@ (mov r8, r8)
 80020e0:	fffffde8 	.word	0xfffffde8
 80020e4:	50000400 	.word	0x50000400
 80020e8:	08007010 	.word	0x08007010
 80020ec:	00001388 	.word	0x00001388

080020f0 <Nora_command>:

void Nora_command(const char *cmd) {
 80020f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020f2:	4c2a      	ldr	r4, [pc, #168]	@ (800219c <Nora_command+0xac>)
 80020f4:	44a5      	add	sp, r4
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
	  uint8_t rx[30];
	  HAL_UART_Transmit(getNoraPort(), (uint8_t*)cmd, strlen(cmd), 50);
 80020fa:	f000 f853 	bl	80021a4 <getNoraPort>
 80020fe:	0003      	movs	r3, r0
 8002100:	001c      	movs	r4, r3
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	0018      	movs	r0, r3
 8002106:	f7fd ffff 	bl	8000108 <strlen>
 800210a:	0003      	movs	r3, r0
 800210c:	b29a      	uxth	r2, r3
 800210e:	6879      	ldr	r1, [r7, #4]
 8002110:	2332      	movs	r3, #50	@ 0x32
 8002112:	0020      	movs	r0, r4
 8002114:	f002 ffaa 	bl	800506c <HAL_UART_Transmit>
	  HAL_Delay(300);
 8002118:	2396      	movs	r3, #150	@ 0x96
 800211a:	005b      	lsls	r3, r3, #1
 800211c:	0018      	movs	r0, r3
 800211e:	f000 fffd 	bl	800311c <HAL_Delay>
	  // Receive response
	  int rec = HAL_UART_Receive(getNoraPort(), rx, sizeof(rx), 50);
 8002122:	f000 f83f 	bl	80021a4 <getNoraPort>
 8002126:	0003      	movs	r3, r0
 8002128:	0018      	movs	r0, r3
 800212a:	23fe      	movs	r3, #254	@ 0xfe
 800212c:	005b      	lsls	r3, r3, #1
 800212e:	18f9      	adds	r1, r7, r3
 8002130:	2332      	movs	r3, #50	@ 0x32
 8002132:	221e      	movs	r2, #30
 8002134:	f003 f83a 	bl	80051ac <HAL_UART_Receive>
 8002138:	0003      	movs	r3, r0
 800213a:	2587      	movs	r5, #135	@ 0x87
 800213c:	00ad      	lsls	r5, r5, #2
 800213e:	197a      	adds	r2, r7, r5
 8002140:	6013      	str	r3, [r2, #0]
	  char str_buffer2[500];
	  sprintf(str_buffer2,"\nRead Out from %s %d characters: \r\n\0",cmd,rec);
 8002142:	197a      	adds	r2, r7, r5
 8002144:	6813      	ldr	r3, [r2, #0]
 8002146:	687a      	ldr	r2, [r7, #4]
 8002148:	4915      	ldr	r1, [pc, #84]	@ (80021a0 <Nora_command+0xb0>)
 800214a:	2608      	movs	r6, #8
 800214c:	19b8      	adds	r0, r7, r6
 800214e:	f003 fe7f 	bl	8005e50 <siprintf>
	  HAL_UART_Transmit(getDebugPort(), str_buffer2, strlen(str_buffer2), 500);
 8002152:	f000 f82f 	bl	80021b4 <getDebugPort>
 8002156:	0003      	movs	r3, r0
 8002158:	001c      	movs	r4, r3
 800215a:	19bb      	adds	r3, r7, r6
 800215c:	0018      	movs	r0, r3
 800215e:	f7fd ffd3 	bl	8000108 <strlen>
 8002162:	0003      	movs	r3, r0
 8002164:	b29a      	uxth	r2, r3
 8002166:	23fa      	movs	r3, #250	@ 0xfa
 8002168:	005b      	lsls	r3, r3, #1
 800216a:	19b9      	adds	r1, r7, r6
 800216c:	0020      	movs	r0, r4
 800216e:	f002 ff7d 	bl	800506c <HAL_UART_Transmit>
	  HAL_UART_Transmit(getDebugPort(), rx, rec, 500);
 8002172:	f000 f81f 	bl	80021b4 <getDebugPort>
 8002176:	0003      	movs	r3, r0
 8002178:	0018      	movs	r0, r3
 800217a:	197a      	adds	r2, r7, r5
 800217c:	6813      	ldr	r3, [r2, #0]
 800217e:	b29a      	uxth	r2, r3
 8002180:	23fa      	movs	r3, #250	@ 0xfa
 8002182:	005b      	lsls	r3, r3, #1
 8002184:	21fe      	movs	r1, #254	@ 0xfe
 8002186:	0049      	lsls	r1, r1, #1
 8002188:	1879      	adds	r1, r7, r1
 800218a:	f002 ff6f 	bl	800506c <HAL_UART_Transmit>

}
 800218e:	46c0      	nop			@ (mov r8, r8)
 8002190:	46bd      	mov	sp, r7
 8002192:	2389      	movs	r3, #137	@ 0x89
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	449d      	add	sp, r3
 8002198:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800219a:	46c0      	nop			@ (mov r8, r8)
 800219c:	fffffddc 	.word	0xfffffddc
 80021a0:	08007058 	.word	0x08007058

080021a4 <getNoraPort>:
static void MX_GPIO_Init(void);
static void MX_I2C1_Init(void);
static void MX_LPUART1_UART_Init(void);
static void MX_USART2_UART_Init(void);
/* USER CODE BEGIN PFP */
UART_HandleTypeDef* getNoraPort(){
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
	return &hlpuart1;
 80021a8:	4b01      	ldr	r3, [pc, #4]	@ (80021b0 <getNoraPort+0xc>)
}
 80021aa:	0018      	movs	r0, r3
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	200000d8 	.word	0x200000d8

080021b4 <getDebugPort>:
UART_HandleTypeDef* getDebugPort(){
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
	return &huart2;
 80021b8:	4b01      	ldr	r3, [pc, #4]	@ (80021c0 <getDebugPort+0xc>)
}
 80021ba:	0018      	movs	r0, r3
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	20000160 	.word	0x20000160

080021c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021c4:	b5b1      	push	{r0, r4, r5, r7, lr}
 80021c6:	b0ff      	sub	sp, #508	@ 0x1fc
 80021c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021ca:	f000 ff37 	bl	800303c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021ce:	f000 f899 	bl	8002304 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021d2:	f000 f9a7 	bl	8002524 <MX_GPIO_Init>
  MX_I2C1_Init();
 80021d6:	f000 f907 	bl	80023e8 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 80021da:	f000 f945 	bl	8002468 <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 80021de:	f000 f971 	bl	80024c4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  pca9685_handle_t handle = {
 80021e2:	24fa      	movs	r4, #250	@ 0xfa
 80021e4:	0064      	lsls	r4, r4, #1
 80021e6:	193b      	adds	r3, r7, r4
 80021e8:	4a3b      	ldr	r2, [pc, #236]	@ (80022d8 <main+0x114>)
 80021ea:	ca03      	ldmia	r2!, {r0, r1}
 80021ec:	c303      	stmia	r3!, {r0, r1}
      .device_address = PCA9865_I2C_DEFAULT_DEVICE_ADDRESS,
      .inverted = false
  };

  // Initialize driver (performs basic setup).
  pca9685_init(&handle);
 80021ee:	193b      	adds	r3, r7, r4
 80021f0:	0018      	movs	r0, r3
 80021f2:	f000 fa7f 	bl	80026f4 <pca9685_init>
//  Nora_startup();
  // Set PWM frequency.
  // The frequency must be between 24Hz and 1526Hz.
  pca9685_set_pwm_frequency(&handle, 50.0f);
 80021f6:	4a39      	ldr	r2, [pc, #228]	@ (80022dc <main+0x118>)
 80021f8:	193b      	adds	r3, r7, r4
 80021fa:	1c11      	adds	r1, r2, #0
 80021fc:	0018      	movs	r0, r3
 80021fe:	f000 fbcb 	bl	8002998 <pca9685_set_pwm_frequency>
  //pca9685_set_channel_duty_cycle(&handle, 0, 0.2f, false);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  float val = .05;
 8002202:	4b37      	ldr	r3, [pc, #220]	@ (80022e0 <main+0x11c>)
 8002204:	22fe      	movs	r2, #254	@ 0xfe
 8002206:	0052      	lsls	r2, r2, #1
 8002208:	18ba      	adds	r2, r7, r2
 800220a:	6013      	str	r3, [r2, #0]
  Nora_startup();
 800220c:	f7ff ff10 	bl	8002030 <Nora_startup>

  while (1)
  {
	  if(val > .10)
 8002210:	24fe      	movs	r4, #254	@ 0xfe
 8002212:	0064      	lsls	r4, r4, #1
 8002214:	193b      	adds	r3, r7, r4
 8002216:	6818      	ldr	r0, [r3, #0]
 8002218:	f7ff fe16 	bl	8001e48 <__aeabi_f2d>
 800221c:	4a31      	ldr	r2, [pc, #196]	@ (80022e4 <main+0x120>)
 800221e:	4b32      	ldr	r3, [pc, #200]	@ (80022e8 <main+0x124>)
 8002220:	f7fe f83a 	bl	8000298 <__aeabi_dcmpgt>
 8002224:	1e03      	subs	r3, r0, #0
 8002226:	d002      	beq.n	800222e <main+0x6a>
		  val = .05;
 8002228:	4b2d      	ldr	r3, [pc, #180]	@ (80022e0 <main+0x11c>)
 800222a:	193a      	adds	r2, r7, r4
 800222c:	6013      	str	r3, [r2, #0]
	  Nora_command("AT\r\n");
 800222e:	4b2f      	ldr	r3, [pc, #188]	@ (80022ec <main+0x128>)
 8002230:	0018      	movs	r0, r3
 8002232:	f7ff ff5d 	bl	80020f0 <Nora_command>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  char str_buffer[500];
	  sprintf(str_buffer,"\n\nSetting duty cycle to %lu\r\n\0",val);
 8002236:	24fe      	movs	r4, #254	@ 0xfe
 8002238:	0064      	lsls	r4, r4, #1
 800223a:	193b      	adds	r3, r7, r4
 800223c:	6818      	ldr	r0, [r3, #0]
 800223e:	f7ff fe03 	bl	8001e48 <__aeabi_f2d>
 8002242:	0002      	movs	r2, r0
 8002244:	000b      	movs	r3, r1
 8002246:	492a      	ldr	r1, [pc, #168]	@ (80022f0 <main+0x12c>)
 8002248:	0038      	movs	r0, r7
 800224a:	f003 fe01 	bl	8005e50 <siprintf>
	  HAL_UART_Transmit(&huart2,str_buffer,strlen(str_buffer),5000);
 800224e:	003b      	movs	r3, r7
 8002250:	0018      	movs	r0, r3
 8002252:	f7fd ff59 	bl	8000108 <strlen>
 8002256:	0003      	movs	r3, r0
 8002258:	b29a      	uxth	r2, r3
 800225a:	4b26      	ldr	r3, [pc, #152]	@ (80022f4 <main+0x130>)
 800225c:	0039      	movs	r1, r7
 800225e:	4826      	ldr	r0, [pc, #152]	@ (80022f8 <main+0x134>)
 8002260:	f002 ff04 	bl	800506c <HAL_UART_Transmit>
	  pca9685_set_channel_duty_cycle(&handle, 0, val, false);
 8002264:	193b      	adds	r3, r7, r4
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	25fa      	movs	r5, #250	@ 0xfa
 800226a:	006d      	lsls	r5, r5, #1
 800226c:	1978      	adds	r0, r7, r5
 800226e:	2300      	movs	r3, #0
 8002270:	2100      	movs	r1, #0
 8002272:	f000 fc7f 	bl	8002b74 <pca9685_set_channel_duty_cycle>
	  pca9685_set_channel_duty_cycle(&handle, 1, val, false);
 8002276:	193b      	adds	r3, r7, r4
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	1978      	adds	r0, r7, r5
 800227c:	2300      	movs	r3, #0
 800227e:	2101      	movs	r1, #1
 8002280:	f000 fc78 	bl	8002b74 <pca9685_set_channel_duty_cycle>
	  pca9685_set_channel_duty_cycle(&handle, 2, val, false);
 8002284:	193b      	adds	r3, r7, r4
 8002286:	681a      	ldr	r2, [r3, #0]
 8002288:	1978      	adds	r0, r7, r5
 800228a:	2300      	movs	r3, #0
 800228c:	2102      	movs	r1, #2
 800228e:	f000 fc71 	bl	8002b74 <pca9685_set_channel_duty_cycle>
	  pca9685_set_channel_duty_cycle(&handle, 3, val, false);
 8002292:	193b      	adds	r3, r7, r4
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	1978      	adds	r0, r7, r5
 8002298:	2300      	movs	r3, #0
 800229a:	2103      	movs	r1, #3
 800229c:	f000 fc6a 	bl	8002b74 <pca9685_set_channel_duty_cycle>
	  pca9685_set_channel_duty_cycle(&handle, 4, val, false);
 80022a0:	193b      	adds	r3, r7, r4
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	1978      	adds	r0, r7, r5
 80022a6:	2300      	movs	r3, #0
 80022a8:	2104      	movs	r1, #4
 80022aa:	f000 fc63 	bl	8002b74 <pca9685_set_channel_duty_cycle>
	  val = val + .01;
 80022ae:	193b      	adds	r3, r7, r4
 80022b0:	6818      	ldr	r0, [r3, #0]
 80022b2:	f7ff fdc9 	bl	8001e48 <__aeabi_f2d>
 80022b6:	4a11      	ldr	r2, [pc, #68]	@ (80022fc <main+0x138>)
 80022b8:	4b11      	ldr	r3, [pc, #68]	@ (8002300 <main+0x13c>)
 80022ba:	f7ff f8dd 	bl	8001478 <__aeabi_dadd>
 80022be:	0002      	movs	r2, r0
 80022c0:	000b      	movs	r3, r1
 80022c2:	0010      	movs	r0, r2
 80022c4:	0019      	movs	r1, r3
 80022c6:	f7ff fe07 	bl	8001ed8 <__aeabi_d2f>
 80022ca:	1c03      	adds	r3, r0, #0
 80022cc:	193a      	adds	r2, r7, r4
 80022ce:	6013      	str	r3, [r2, #0]
	  HAL_Delay(100);
 80022d0:	2064      	movs	r0, #100	@ 0x64
 80022d2:	f000 ff23 	bl	800311c <HAL_Delay>
  {
 80022d6:	e79b      	b.n	8002210 <main+0x4c>
 80022d8:	080070a8 	.word	0x080070a8
 80022dc:	42480000 	.word	0x42480000
 80022e0:	3d4ccccd 	.word	0x3d4ccccd
 80022e4:	9999999a 	.word	0x9999999a
 80022e8:	3fb99999 	.word	0x3fb99999
 80022ec:	08007080 	.word	0x08007080
 80022f0:	08007088 	.word	0x08007088
 80022f4:	00001388 	.word	0x00001388
 80022f8:	20000160 	.word	0x20000160
 80022fc:	47ae147b 	.word	0x47ae147b
 8002300:	3f847ae1 	.word	0x3f847ae1

08002304 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002304:	b590      	push	{r4, r7, lr}
 8002306:	b099      	sub	sp, #100	@ 0x64
 8002308:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800230a:	242c      	movs	r4, #44	@ 0x2c
 800230c:	193b      	adds	r3, r7, r4
 800230e:	0018      	movs	r0, r3
 8002310:	2334      	movs	r3, #52	@ 0x34
 8002312:	001a      	movs	r2, r3
 8002314:	2100      	movs	r1, #0
 8002316:	f003 fe09 	bl	8005f2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800231a:	2318      	movs	r3, #24
 800231c:	18fb      	adds	r3, r7, r3
 800231e:	0018      	movs	r0, r3
 8002320:	2314      	movs	r3, #20
 8002322:	001a      	movs	r2, r3
 8002324:	2100      	movs	r1, #0
 8002326:	f003 fe01 	bl	8005f2c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800232a:	003b      	movs	r3, r7
 800232c:	0018      	movs	r0, r3
 800232e:	2318      	movs	r3, #24
 8002330:	001a      	movs	r2, r3
 8002332:	2100      	movs	r1, #0
 8002334:	f003 fdfa 	bl	8005f2c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002338:	4b29      	ldr	r3, [pc, #164]	@ (80023e0 <SystemClock_Config+0xdc>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a29      	ldr	r2, [pc, #164]	@ (80023e4 <SystemClock_Config+0xe0>)
 800233e:	401a      	ands	r2, r3
 8002340:	4b27      	ldr	r3, [pc, #156]	@ (80023e0 <SystemClock_Config+0xdc>)
 8002342:	2180      	movs	r1, #128	@ 0x80
 8002344:	0109      	lsls	r1, r1, #4
 8002346:	430a      	orrs	r2, r1
 8002348:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800234a:	0021      	movs	r1, r4
 800234c:	187b      	adds	r3, r7, r1
 800234e:	2210      	movs	r2, #16
 8002350:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002352:	187b      	adds	r3, r7, r1
 8002354:	2201      	movs	r2, #1
 8002356:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002358:	187b      	adds	r3, r7, r1
 800235a:	2200      	movs	r2, #0
 800235c:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800235e:	187b      	adds	r3, r7, r1
 8002360:	22a0      	movs	r2, #160	@ 0xa0
 8002362:	0212      	lsls	r2, r2, #8
 8002364:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002366:	187b      	adds	r3, r7, r1
 8002368:	2200      	movs	r2, #0
 800236a:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800236c:	187b      	adds	r3, r7, r1
 800236e:	0018      	movs	r0, r3
 8002370:	f001 ff7c 	bl	800426c <HAL_RCC_OscConfig>
 8002374:	1e03      	subs	r3, r0, #0
 8002376:	d001      	beq.n	800237c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8002378:	f000 f932 	bl	80025e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800237c:	2118      	movs	r1, #24
 800237e:	187b      	adds	r3, r7, r1
 8002380:	220f      	movs	r2, #15
 8002382:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8002384:	187b      	adds	r3, r7, r1
 8002386:	2200      	movs	r2, #0
 8002388:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800238a:	187b      	adds	r3, r7, r1
 800238c:	2200      	movs	r2, #0
 800238e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002390:	187b      	adds	r3, r7, r1
 8002392:	2200      	movs	r2, #0
 8002394:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002396:	187b      	adds	r3, r7, r1
 8002398:	2200      	movs	r2, #0
 800239a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800239c:	187b      	adds	r3, r7, r1
 800239e:	2100      	movs	r1, #0
 80023a0:	0018      	movs	r0, r3
 80023a2:	f002 fadf 	bl	8004964 <HAL_RCC_ClockConfig>
 80023a6:	1e03      	subs	r3, r0, #0
 80023a8:	d001      	beq.n	80023ae <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80023aa:	f000 f919 	bl	80025e0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_LPUART1
 80023ae:	003b      	movs	r3, r7
 80023b0:	220e      	movs	r2, #14
 80023b2:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_I2C1;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80023b4:	003b      	movs	r3, r7
 80023b6:	2200      	movs	r2, #0
 80023b8:	609a      	str	r2, [r3, #8]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80023ba:	003b      	movs	r3, r7
 80023bc:	2200      	movs	r2, #0
 80023be:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80023c0:	003b      	movs	r3, r7
 80023c2:	2200      	movs	r2, #0
 80023c4:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80023c6:	003b      	movs	r3, r7
 80023c8:	0018      	movs	r0, r3
 80023ca:	f002 fccf 	bl	8004d6c <HAL_RCCEx_PeriphCLKConfig>
 80023ce:	1e03      	subs	r3, r0, #0
 80023d0:	d001      	beq.n	80023d6 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80023d2:	f000 f905 	bl	80025e0 <Error_Handler>
  }
}
 80023d6:	46c0      	nop			@ (mov r8, r8)
 80023d8:	46bd      	mov	sp, r7
 80023da:	b019      	add	sp, #100	@ 0x64
 80023dc:	bd90      	pop	{r4, r7, pc}
 80023de:	46c0      	nop			@ (mov r8, r8)
 80023e0:	40007000 	.word	0x40007000
 80023e4:	ffffe7ff 	.word	0xffffe7ff

080023e8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80023ec:	4b1c      	ldr	r3, [pc, #112]	@ (8002460 <MX_I2C1_Init+0x78>)
 80023ee:	4a1d      	ldr	r2, [pc, #116]	@ (8002464 <MX_I2C1_Init+0x7c>)
 80023f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000608;
 80023f2:	4b1b      	ldr	r3, [pc, #108]	@ (8002460 <MX_I2C1_Init+0x78>)
 80023f4:	22c1      	movs	r2, #193	@ 0xc1
 80023f6:	00d2      	lsls	r2, r2, #3
 80023f8:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80023fa:	4b19      	ldr	r3, [pc, #100]	@ (8002460 <MX_I2C1_Init+0x78>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002400:	4b17      	ldr	r3, [pc, #92]	@ (8002460 <MX_I2C1_Init+0x78>)
 8002402:	2201      	movs	r2, #1
 8002404:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002406:	4b16      	ldr	r3, [pc, #88]	@ (8002460 <MX_I2C1_Init+0x78>)
 8002408:	2200      	movs	r2, #0
 800240a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800240c:	4b14      	ldr	r3, [pc, #80]	@ (8002460 <MX_I2C1_Init+0x78>)
 800240e:	2200      	movs	r2, #0
 8002410:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002412:	4b13      	ldr	r3, [pc, #76]	@ (8002460 <MX_I2C1_Init+0x78>)
 8002414:	2200      	movs	r2, #0
 8002416:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002418:	4b11      	ldr	r3, [pc, #68]	@ (8002460 <MX_I2C1_Init+0x78>)
 800241a:	2200      	movs	r2, #0
 800241c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800241e:	4b10      	ldr	r3, [pc, #64]	@ (8002460 <MX_I2C1_Init+0x78>)
 8002420:	2200      	movs	r2, #0
 8002422:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002424:	4b0e      	ldr	r3, [pc, #56]	@ (8002460 <MX_I2C1_Init+0x78>)
 8002426:	0018      	movs	r0, r3
 8002428:	f001 f8dc 	bl	80035e4 <HAL_I2C_Init>
 800242c:	1e03      	subs	r3, r0, #0
 800242e:	d001      	beq.n	8002434 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002430:	f000 f8d6 	bl	80025e0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002434:	4b0a      	ldr	r3, [pc, #40]	@ (8002460 <MX_I2C1_Init+0x78>)
 8002436:	2100      	movs	r1, #0
 8002438:	0018      	movs	r0, r3
 800243a:	f001 fe7f 	bl	800413c <HAL_I2CEx_ConfigAnalogFilter>
 800243e:	1e03      	subs	r3, r0, #0
 8002440:	d001      	beq.n	8002446 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8002442:	f000 f8cd 	bl	80025e0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002446:	4b06      	ldr	r3, [pc, #24]	@ (8002460 <MX_I2C1_Init+0x78>)
 8002448:	2100      	movs	r1, #0
 800244a:	0018      	movs	r0, r3
 800244c:	f001 fec2 	bl	80041d4 <HAL_I2CEx_ConfigDigitalFilter>
 8002450:	1e03      	subs	r3, r0, #0
 8002452:	d001      	beq.n	8002458 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8002454:	f000 f8c4 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002458:	46c0      	nop			@ (mov r8, r8)
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	46c0      	nop			@ (mov r8, r8)
 8002460:	20000084 	.word	0x20000084
 8002464:	40005400 	.word	0x40005400

08002468 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800246c:	4b13      	ldr	r3, [pc, #76]	@ (80024bc <MX_LPUART1_UART_Init+0x54>)
 800246e:	4a14      	ldr	r2, [pc, #80]	@ (80024c0 <MX_LPUART1_UART_Init+0x58>)
 8002470:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002472:	4b12      	ldr	r3, [pc, #72]	@ (80024bc <MX_LPUART1_UART_Init+0x54>)
 8002474:	22e1      	movs	r2, #225	@ 0xe1
 8002476:	0252      	lsls	r2, r2, #9
 8002478:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800247a:	4b10      	ldr	r3, [pc, #64]	@ (80024bc <MX_LPUART1_UART_Init+0x54>)
 800247c:	2200      	movs	r2, #0
 800247e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002480:	4b0e      	ldr	r3, [pc, #56]	@ (80024bc <MX_LPUART1_UART_Init+0x54>)
 8002482:	2200      	movs	r2, #0
 8002484:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002486:	4b0d      	ldr	r3, [pc, #52]	@ (80024bc <MX_LPUART1_UART_Init+0x54>)
 8002488:	2200      	movs	r2, #0
 800248a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800248c:	4b0b      	ldr	r3, [pc, #44]	@ (80024bc <MX_LPUART1_UART_Init+0x54>)
 800248e:	220c      	movs	r2, #12
 8002490:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002492:	4b0a      	ldr	r3, [pc, #40]	@ (80024bc <MX_LPUART1_UART_Init+0x54>)
 8002494:	2200      	movs	r2, #0
 8002496:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002498:	4b08      	ldr	r3, [pc, #32]	@ (80024bc <MX_LPUART1_UART_Init+0x54>)
 800249a:	2200      	movs	r2, #0
 800249c:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800249e:	4b07      	ldr	r3, [pc, #28]	@ (80024bc <MX_LPUART1_UART_Init+0x54>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80024a4:	4b05      	ldr	r3, [pc, #20]	@ (80024bc <MX_LPUART1_UART_Init+0x54>)
 80024a6:	0018      	movs	r0, r3
 80024a8:	f002 fd8c 	bl	8004fc4 <HAL_UART_Init>
 80024ac:	1e03      	subs	r3, r0, #0
 80024ae:	d001      	beq.n	80024b4 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 80024b0:	f000 f896 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80024b4:	46c0      	nop			@ (mov r8, r8)
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	46c0      	nop			@ (mov r8, r8)
 80024bc:	200000d8 	.word	0x200000d8
 80024c0:	40004800 	.word	0x40004800

080024c4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80024c8:	4b14      	ldr	r3, [pc, #80]	@ (800251c <MX_USART2_UART_Init+0x58>)
 80024ca:	4a15      	ldr	r2, [pc, #84]	@ (8002520 <MX_USART2_UART_Init+0x5c>)
 80024cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80024ce:	4b13      	ldr	r3, [pc, #76]	@ (800251c <MX_USART2_UART_Init+0x58>)
 80024d0:	22e1      	movs	r2, #225	@ 0xe1
 80024d2:	0252      	lsls	r2, r2, #9
 80024d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80024d6:	4b11      	ldr	r3, [pc, #68]	@ (800251c <MX_USART2_UART_Init+0x58>)
 80024d8:	2200      	movs	r2, #0
 80024da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80024dc:	4b0f      	ldr	r3, [pc, #60]	@ (800251c <MX_USART2_UART_Init+0x58>)
 80024de:	2200      	movs	r2, #0
 80024e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80024e2:	4b0e      	ldr	r3, [pc, #56]	@ (800251c <MX_USART2_UART_Init+0x58>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80024e8:	4b0c      	ldr	r3, [pc, #48]	@ (800251c <MX_USART2_UART_Init+0x58>)
 80024ea:	220c      	movs	r2, #12
 80024ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024ee:	4b0b      	ldr	r3, [pc, #44]	@ (800251c <MX_USART2_UART_Init+0x58>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80024f4:	4b09      	ldr	r3, [pc, #36]	@ (800251c <MX_USART2_UART_Init+0x58>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024fa:	4b08      	ldr	r3, [pc, #32]	@ (800251c <MX_USART2_UART_Init+0x58>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002500:	4b06      	ldr	r3, [pc, #24]	@ (800251c <MX_USART2_UART_Init+0x58>)
 8002502:	2200      	movs	r2, #0
 8002504:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002506:	4b05      	ldr	r3, [pc, #20]	@ (800251c <MX_USART2_UART_Init+0x58>)
 8002508:	0018      	movs	r0, r3
 800250a:	f002 fd5b 	bl	8004fc4 <HAL_UART_Init>
 800250e:	1e03      	subs	r3, r0, #0
 8002510:	d001      	beq.n	8002516 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002512:	f000 f865 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002516:	46c0      	nop			@ (mov r8, r8)
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}
 800251c:	20000160 	.word	0x20000160
 8002520:	40004400 	.word	0x40004400

08002524 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002524:	b590      	push	{r4, r7, lr}
 8002526:	b089      	sub	sp, #36	@ 0x24
 8002528:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800252a:	240c      	movs	r4, #12
 800252c:	193b      	adds	r3, r7, r4
 800252e:	0018      	movs	r0, r3
 8002530:	2314      	movs	r3, #20
 8002532:	001a      	movs	r2, r3
 8002534:	2100      	movs	r1, #0
 8002536:	f003 fcf9 	bl	8005f2c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800253a:	4b27      	ldr	r3, [pc, #156]	@ (80025d8 <MX_GPIO_Init+0xb4>)
 800253c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800253e:	4b26      	ldr	r3, [pc, #152]	@ (80025d8 <MX_GPIO_Init+0xb4>)
 8002540:	2101      	movs	r1, #1
 8002542:	430a      	orrs	r2, r1
 8002544:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002546:	4b24      	ldr	r3, [pc, #144]	@ (80025d8 <MX_GPIO_Init+0xb4>)
 8002548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800254a:	2201      	movs	r2, #1
 800254c:	4013      	ands	r3, r2
 800254e:	60bb      	str	r3, [r7, #8]
 8002550:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002552:	4b21      	ldr	r3, [pc, #132]	@ (80025d8 <MX_GPIO_Init+0xb4>)
 8002554:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002556:	4b20      	ldr	r3, [pc, #128]	@ (80025d8 <MX_GPIO_Init+0xb4>)
 8002558:	2102      	movs	r1, #2
 800255a:	430a      	orrs	r2, r1
 800255c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800255e:	4b1e      	ldr	r3, [pc, #120]	@ (80025d8 <MX_GPIO_Init+0xb4>)
 8002560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002562:	2202      	movs	r2, #2
 8002564:	4013      	ands	r3, r2
 8002566:	607b      	str	r3, [r7, #4]
 8002568:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NReset_GPIO_Port, NReset_Pin, GPIO_PIN_RESET);
 800256a:	23a0      	movs	r3, #160	@ 0xa0
 800256c:	05db      	lsls	r3, r3, #23
 800256e:	2200      	movs	r2, #0
 8002570:	2180      	movs	r1, #128	@ 0x80
 8002572:	0018      	movs	r0, r3
 8002574:	f001 f818 	bl	80035a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Pin|GPIO_J9_Pin|Switch1_Pin|Switch2_Pin, GPIO_PIN_RESET);
 8002578:	4b18      	ldr	r3, [pc, #96]	@ (80025dc <MX_GPIO_Init+0xb8>)
 800257a:	2200      	movs	r2, #0
 800257c:	213a      	movs	r1, #58	@ 0x3a
 800257e:	0018      	movs	r0, r3
 8002580:	f001 f812 	bl	80035a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : NReset_Pin */
  GPIO_InitStruct.Pin = NReset_Pin;
 8002584:	193b      	adds	r3, r7, r4
 8002586:	2280      	movs	r2, #128	@ 0x80
 8002588:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800258a:	193b      	adds	r3, r7, r4
 800258c:	2201      	movs	r2, #1
 800258e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002590:	193b      	adds	r3, r7, r4
 8002592:	2200      	movs	r2, #0
 8002594:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002596:	193b      	adds	r3, r7, r4
 8002598:	2200      	movs	r2, #0
 800259a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(NReset_GPIO_Port, &GPIO_InitStruct);
 800259c:	193a      	adds	r2, r7, r4
 800259e:	23a0      	movs	r3, #160	@ 0xa0
 80025a0:	05db      	lsls	r3, r3, #23
 80025a2:	0011      	movs	r1, r2
 80025a4:	0018      	movs	r0, r3
 80025a6:	f000 fe91 	bl	80032cc <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin GPIO_J9_Pin Switch1_Pin Switch2_Pin */
  GPIO_InitStruct.Pin = LED_Pin|GPIO_J9_Pin|Switch1_Pin|Switch2_Pin;
 80025aa:	0021      	movs	r1, r4
 80025ac:	187b      	adds	r3, r7, r1
 80025ae:	223a      	movs	r2, #58	@ 0x3a
 80025b0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025b2:	187b      	adds	r3, r7, r1
 80025b4:	2201      	movs	r2, #1
 80025b6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b8:	187b      	adds	r3, r7, r1
 80025ba:	2200      	movs	r2, #0
 80025bc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025be:	187b      	adds	r3, r7, r1
 80025c0:	2200      	movs	r2, #0
 80025c2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025c4:	187b      	adds	r3, r7, r1
 80025c6:	4a05      	ldr	r2, [pc, #20]	@ (80025dc <MX_GPIO_Init+0xb8>)
 80025c8:	0019      	movs	r1, r3
 80025ca:	0010      	movs	r0, r2
 80025cc:	f000 fe7e 	bl	80032cc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80025d0:	46c0      	nop			@ (mov r8, r8)
 80025d2:	46bd      	mov	sp, r7
 80025d4:	b009      	add	sp, #36	@ 0x24
 80025d6:	bd90      	pop	{r4, r7, pc}
 80025d8:	40021000 	.word	0x40021000
 80025dc:	50000400 	.word	0x50000400

080025e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025e4:	b672      	cpsid	i
}
 80025e6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025e8:	46c0      	nop			@ (mov r8, r8)
 80025ea:	e7fd      	b.n	80025e8 <Error_Handler+0x8>

080025ec <pca9685_write_u8>:
		3248, 3284, 3320, 3356, 3393, 3430, 3467, 3504, 3542, 3579, 3617, 3656, 3694, 3733, 3773, 3812, 3852, 3892,
		3932, 3973, 4013, 4055, 4095
};

static bool pca9685_write_u8(pca9685_handle_t *handle, uint8_t address, uint8_t value)
{
 80025ec:	b590      	push	{r4, r7, lr}
 80025ee:	b087      	sub	sp, #28
 80025f0:	af02      	add	r7, sp, #8
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	0008      	movs	r0, r1
 80025f6:	0011      	movs	r1, r2
 80025f8:	1cfb      	adds	r3, r7, #3
 80025fa:	1c02      	adds	r2, r0, #0
 80025fc:	701a      	strb	r2, [r3, #0]
 80025fe:	1cbb      	adds	r3, r7, #2
 8002600:	1c0a      	adds	r2, r1, #0
 8002602:	701a      	strb	r2, [r3, #0]
	uint8_t data[] = {address, value};
 8002604:	240c      	movs	r4, #12
 8002606:	193b      	adds	r3, r7, r4
 8002608:	1cfa      	adds	r2, r7, #3
 800260a:	7812      	ldrb	r2, [r2, #0]
 800260c:	701a      	strb	r2, [r3, #0]
 800260e:	193b      	adds	r3, r7, r4
 8002610:	1cba      	adds	r2, r7, #2
 8002612:	7812      	ldrb	r2, [r2, #0]
 8002614:	705a      	strb	r2, [r3, #1]
	return HAL_I2C_Master_Transmit(handle->i2c_handle, handle->device_address, data, 2, PCA9685_I2C_TIMEOUT) == HAL_OK;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6818      	ldr	r0, [r3, #0]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	8899      	ldrh	r1, [r3, #4]
 800261e:	193a      	adds	r2, r7, r4
 8002620:	2301      	movs	r3, #1
 8002622:	9300      	str	r3, [sp, #0]
 8002624:	2302      	movs	r3, #2
 8002626:	f001 f883 	bl	8003730 <HAL_I2C_Master_Transmit>
 800262a:	0003      	movs	r3, r0
 800262c:	425a      	negs	r2, r3
 800262e:	4153      	adcs	r3, r2
 8002630:	b2db      	uxtb	r3, r3
}
 8002632:	0018      	movs	r0, r3
 8002634:	46bd      	mov	sp, r7
 8002636:	b005      	add	sp, #20
 8002638:	bd90      	pop	{r4, r7, pc}

0800263a <pca9685_write_data>:

static bool pca9685_write_data(pca9685_handle_t *handle, uint8_t address, uint8_t *data, size_t length)
{
 800263a:	b590      	push	{r4, r7, lr}
 800263c:	b089      	sub	sp, #36	@ 0x24
 800263e:	af02      	add	r7, sp, #8
 8002640:	60f8      	str	r0, [r7, #12]
 8002642:	607a      	str	r2, [r7, #4]
 8002644:	603b      	str	r3, [r7, #0]
 8002646:	230b      	movs	r3, #11
 8002648:	18fb      	adds	r3, r7, r3
 800264a:	1c0a      	adds	r2, r1, #0
 800264c:	701a      	strb	r2, [r3, #0]
    if (length == 0 || length > 4) {
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d002      	beq.n	800265a <pca9685_write_data+0x20>
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	2b04      	cmp	r3, #4
 8002658:	d901      	bls.n	800265e <pca9685_write_data+0x24>
        return false;
 800265a:	2300      	movs	r3, #0
 800265c:	e01d      	b.n	800269a <pca9685_write_data+0x60>
    }

    uint8_t transfer[5];
    transfer[0] = address;
 800265e:	2410      	movs	r4, #16
 8002660:	193b      	adds	r3, r7, r4
 8002662:	220b      	movs	r2, #11
 8002664:	18ba      	adds	r2, r7, r2
 8002666:	7812      	ldrb	r2, [r2, #0]
 8002668:	701a      	strb	r2, [r3, #0]

    memcpy(&transfer[1], data, length);
 800266a:	683a      	ldr	r2, [r7, #0]
 800266c:	6879      	ldr	r1, [r7, #4]
 800266e:	193b      	adds	r3, r7, r4
 8002670:	3301      	adds	r3, #1
 8002672:	0018      	movs	r0, r3
 8002674:	f003 fcdd 	bl	8006032 <memcpy>

    return HAL_I2C_Master_Transmit(handle->i2c_handle, handle->device_address, transfer, length + 1, PCA9685_I2C_TIMEOUT) == HAL_OK;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	6818      	ldr	r0, [r3, #0]
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	8899      	ldrh	r1, [r3, #4]
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	b29b      	uxth	r3, r3
 8002684:	3301      	adds	r3, #1
 8002686:	b29b      	uxth	r3, r3
 8002688:	193a      	adds	r2, r7, r4
 800268a:	2401      	movs	r4, #1
 800268c:	9400      	str	r4, [sp, #0]
 800268e:	f001 f84f 	bl	8003730 <HAL_I2C_Master_Transmit>
 8002692:	0003      	movs	r3, r0
 8002694:	425a      	negs	r2, r3
 8002696:	4153      	adcs	r3, r2
 8002698:	b2db      	uxtb	r3, r3
}
 800269a:	0018      	movs	r0, r3
 800269c:	46bd      	mov	sp, r7
 800269e:	b007      	add	sp, #28
 80026a0:	bd90      	pop	{r4, r7, pc}

080026a2 <pca9685_read_u8>:

static bool pca9685_read_u8(pca9685_handle_t *handle, uint8_t address, uint8_t *dest)
{
 80026a2:	b590      	push	{r4, r7, lr}
 80026a4:	b087      	sub	sp, #28
 80026a6:	af02      	add	r7, sp, #8
 80026a8:	60f8      	str	r0, [r7, #12]
 80026aa:	607a      	str	r2, [r7, #4]
 80026ac:	240b      	movs	r4, #11
 80026ae:	193b      	adds	r3, r7, r4
 80026b0:	1c0a      	adds	r2, r1, #0
 80026b2:	701a      	strb	r2, [r3, #0]
	if (HAL_I2C_Master_Transmit(handle->i2c_handle, handle->device_address, &address, 1, PCA9685_I2C_TIMEOUT) != HAL_OK) {
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	6818      	ldr	r0, [r3, #0]
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	8899      	ldrh	r1, [r3, #4]
 80026bc:	193a      	adds	r2, r7, r4
 80026be:	2301      	movs	r3, #1
 80026c0:	9300      	str	r3, [sp, #0]
 80026c2:	2301      	movs	r3, #1
 80026c4:	f001 f834 	bl	8003730 <HAL_I2C_Master_Transmit>
 80026c8:	1e03      	subs	r3, r0, #0
 80026ca:	d001      	beq.n	80026d0 <pca9685_read_u8+0x2e>
		return false;
 80026cc:	2300      	movs	r3, #0
 80026ce:	e00d      	b.n	80026ec <pca9685_read_u8+0x4a>
	}

	return HAL_I2C_Master_Receive(handle->i2c_handle, handle->device_address, dest, 1, PCA9685_I2C_TIMEOUT) == HAL_OK;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	6818      	ldr	r0, [r3, #0]
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	8899      	ldrh	r1, [r3, #4]
 80026d8:	687a      	ldr	r2, [r7, #4]
 80026da:	2301      	movs	r3, #1
 80026dc:	9300      	str	r3, [sp, #0]
 80026de:	2301      	movs	r3, #1
 80026e0:	f001 f950 	bl	8003984 <HAL_I2C_Master_Receive>
 80026e4:	0003      	movs	r3, r0
 80026e6:	425a      	negs	r2, r3
 80026e8:	4153      	adcs	r3, r2
 80026ea:	b2db      	uxtb	r3, r3
}
 80026ec:	0018      	movs	r0, r3
 80026ee:	46bd      	mov	sp, r7
 80026f0:	b005      	add	sp, #20
 80026f2:	bd90      	pop	{r4, r7, pc}

080026f4 <pca9685_init>:

bool pca9685_init(pca9685_handle_t *handle)
{
 80026f4:	b590      	push	{r4, r7, lr}
 80026f6:	b085      	sub	sp, #20
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
	assert(handle->i2c_handle != NULL);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d105      	bne.n	8002710 <pca9685_init+0x1c>
 8002704:	4b3a      	ldr	r3, [pc, #232]	@ (80027f0 <pca9685_init+0xfc>)
 8002706:	4a3b      	ldr	r2, [pc, #236]	@ (80027f4 <pca9685_init+0x100>)
 8002708:	483b      	ldr	r0, [pc, #236]	@ (80027f8 <pca9685_init+0x104>)
 800270a:	2155      	movs	r1, #85	@ 0x55
 800270c:	f003 faae 	bl	8005c6c <__assert_func>

	bool success = true;
 8002710:	230e      	movs	r3, #14
 8002712:	18fb      	adds	r3, r7, r3
 8002714:	2201      	movs	r2, #1
 8002716:	701a      	strb	r2, [r3, #0]

	// Set mode registers to default values (Auto-Increment, Sleep, Open-Drain).
	//uint8_t mode1_reg_default_value = 0b00110000u;
	uint8_t mode1_reg_default_value = 0b00100000u;
 8002718:	230d      	movs	r3, #13
 800271a:	18fb      	adds	r3, r7, r3
 800271c:	2220      	movs	r2, #32
 800271e:	701a      	strb	r2, [r3, #0]
	uint8_t mode2_reg_default_value = 0b00000100u;
 8002720:	210f      	movs	r1, #15
 8002722:	187b      	adds	r3, r7, r1
 8002724:	2204      	movs	r2, #4
 8002726:	701a      	strb	r2, [r3, #0]

	if (handle->inverted) {
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	799b      	ldrb	r3, [r3, #6]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d005      	beq.n	800273c <pca9685_init+0x48>
		mode2_reg_default_value |= 0b00010000u;
 8002730:	187b      	adds	r3, r7, r1
 8002732:	187a      	adds	r2, r7, r1
 8002734:	7812      	ldrb	r2, [r2, #0]
 8002736:	2110      	movs	r1, #16
 8002738:	430a      	orrs	r2, r1
 800273a:	701a      	strb	r2, [r3, #0]
	}

	success &= pca9685_write_u8(handle, PCA9685_REGISTER_MODE1, mode1_reg_default_value);
 800273c:	230d      	movs	r3, #13
 800273e:	18fb      	adds	r3, r7, r3
 8002740:	781a      	ldrb	r2, [r3, #0]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2100      	movs	r1, #0
 8002746:	0018      	movs	r0, r3
 8002748:	f7ff ff50 	bl	80025ec <pca9685_write_u8>
 800274c:	0003      	movs	r3, r0
 800274e:	001a      	movs	r2, r3
 8002750:	240e      	movs	r4, #14
 8002752:	193b      	adds	r3, r7, r4
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	401a      	ands	r2, r3
 8002758:	193b      	adds	r3, r7, r4
 800275a:	1e51      	subs	r1, r2, #1
 800275c:	418a      	sbcs	r2, r1
 800275e:	701a      	strb	r2, [r3, #0]
	success &= pca9685_write_u8(handle, PCA9685_REGISTER_MODE2, mode2_reg_default_value);
 8002760:	230f      	movs	r3, #15
 8002762:	18fb      	adds	r3, r7, r3
 8002764:	781a      	ldrb	r2, [r3, #0]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2101      	movs	r1, #1
 800276a:	0018      	movs	r0, r3
 800276c:	f7ff ff3e 	bl	80025ec <pca9685_write_u8>
 8002770:	0003      	movs	r3, r0
 8002772:	001a      	movs	r2, r3
 8002774:	193b      	adds	r3, r7, r4
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	401a      	ands	r2, r3
 800277a:	193b      	adds	r3, r7, r4
 800277c:	1e51      	subs	r1, r2, #1
 800277e:	418a      	sbcs	r2, r1
 8002780:	701a      	strb	r2, [r3, #0]

    // Turn all channels off to begin with.
    uint8_t data[4] = { 0x00, 0x00, 0x00, 0x10 };
 8002782:	2108      	movs	r1, #8
 8002784:	187b      	adds	r3, r7, r1
 8002786:	2280      	movs	r2, #128	@ 0x80
 8002788:	0552      	lsls	r2, r2, #21
 800278a:	601a      	str	r2, [r3, #0]
    success &= pca9685_write_data(handle, PCA9685_REGISTER_ALL_LED_ON_L, data, 4);
 800278c:	187a      	adds	r2, r7, r1
 800278e:	6878      	ldr	r0, [r7, #4]
 8002790:	2304      	movs	r3, #4
 8002792:	21fa      	movs	r1, #250	@ 0xfa
 8002794:	f7ff ff51 	bl	800263a <pca9685_write_data>
 8002798:	0003      	movs	r3, r0
 800279a:	001a      	movs	r2, r3
 800279c:	193b      	adds	r3, r7, r4
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	401a      	ands	r2, r3
 80027a2:	193b      	adds	r3, r7, r4
 80027a4:	1e51      	subs	r1, r2, #1
 80027a6:	418a      	sbcs	r2, r1
 80027a8:	701a      	strb	r2, [r3, #0]

	success &= pca9685_set_pwm_frequency(handle, 1000);
 80027aa:	4a14      	ldr	r2, [pc, #80]	@ (80027fc <pca9685_init+0x108>)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	1c11      	adds	r1, r2, #0
 80027b0:	0018      	movs	r0, r3
 80027b2:	f000 f8f1 	bl	8002998 <pca9685_set_pwm_frequency>
 80027b6:	0003      	movs	r3, r0
 80027b8:	001a      	movs	r2, r3
 80027ba:	193b      	adds	r3, r7, r4
 80027bc:	781b      	ldrb	r3, [r3, #0]
 80027be:	401a      	ands	r2, r3
 80027c0:	193b      	adds	r3, r7, r4
 80027c2:	1e51      	subs	r1, r2, #1
 80027c4:	418a      	sbcs	r2, r1
 80027c6:	701a      	strb	r2, [r3, #0]
	success &= pca9685_wakeup(handle);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	0018      	movs	r0, r3
 80027cc:	f000 f87e 	bl	80028cc <pca9685_wakeup>
 80027d0:	0003      	movs	r3, r0
 80027d2:	001a      	movs	r2, r3
 80027d4:	193b      	adds	r3, r7, r4
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	401a      	ands	r2, r3
 80027da:	193b      	adds	r3, r7, r4
 80027dc:	1e51      	subs	r1, r2, #1
 80027de:	418a      	sbcs	r2, r1
 80027e0:	701a      	strb	r2, [r3, #0]

	return success;
 80027e2:	193b      	adds	r3, r7, r4
 80027e4:	781b      	ldrb	r3, [r3, #0]
}
 80027e6:	0018      	movs	r0, r3
 80027e8:	46bd      	mov	sp, r7
 80027ea:	b005      	add	sp, #20
 80027ec:	bd90      	pop	{r4, r7, pc}
 80027ee:	46c0      	nop			@ (mov r8, r8)
 80027f0:	080070b0 	.word	0x080070b0
 80027f4:	080073e0 	.word	0x080073e0
 80027f8:	080070cc 	.word	0x080070cc
 80027fc:	447a0000 	.word	0x447a0000

08002800 <pca9685_is_sleeping>:

bool pca9685_is_sleeping(pca9685_handle_t *handle, bool *sleeping)
{
 8002800:	b5b0      	push	{r4, r5, r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
 8002808:	6039      	str	r1, [r7, #0]
	bool success = true;
 800280a:	240f      	movs	r4, #15
 800280c:	193b      	adds	r3, r7, r4
 800280e:	2201      	movs	r2, #1
 8002810:	701a      	strb	r2, [r3, #0]

	// Read the current state of the mode 1 register.
	uint8_t mode1_reg;
	success &= pca9685_read_u8(handle, PCA9685_REGISTER_MODE1, &mode1_reg);
 8002812:	250e      	movs	r5, #14
 8002814:	197a      	adds	r2, r7, r5
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2100      	movs	r1, #0
 800281a:	0018      	movs	r0, r3
 800281c:	f7ff ff41 	bl	80026a2 <pca9685_read_u8>
 8002820:	0003      	movs	r3, r0
 8002822:	001a      	movs	r2, r3
 8002824:	0020      	movs	r0, r4
 8002826:	183b      	adds	r3, r7, r0
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	401a      	ands	r2, r3
 800282c:	183b      	adds	r3, r7, r0
 800282e:	1e51      	subs	r1, r2, #1
 8002830:	418a      	sbcs	r2, r1
 8002832:	701a      	strb	r2, [r3, #0]

	// Check if the sleeping bit is set.
	*sleeping = PCA9685_READ_BIT_MASK(mode1_reg, PCA9685_REGISTER_MODE1_SLEEP);
 8002834:	197b      	adds	r3, r7, r5
 8002836:	781b      	ldrb	r3, [r3, #0]
 8002838:	001a      	movs	r2, r3
 800283a:	2310      	movs	r3, #16
 800283c:	4013      	ands	r3, r2
 800283e:	1e5a      	subs	r2, r3, #1
 8002840:	4193      	sbcs	r3, r2
 8002842:	b2da      	uxtb	r2, r3
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	701a      	strb	r2, [r3, #0]

	return success;
 8002848:	183b      	adds	r3, r7, r0
 800284a:	781b      	ldrb	r3, [r3, #0]
}
 800284c:	0018      	movs	r0, r3
 800284e:	46bd      	mov	sp, r7
 8002850:	b004      	add	sp, #16
 8002852:	bdb0      	pop	{r4, r5, r7, pc}

08002854 <pca9685_sleep>:

bool pca9685_sleep(pca9685_handle_t *handle)
{
 8002854:	b5b0      	push	{r4, r5, r7, lr}
 8002856:	b084      	sub	sp, #16
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
	bool success = true;
 800285c:	240f      	movs	r4, #15
 800285e:	193b      	adds	r3, r7, r4
 8002860:	2201      	movs	r2, #1
 8002862:	701a      	strb	r2, [r3, #0]

	// Read the current state of the mode 1 register.
	uint8_t mode1_reg;
	success &= pca9685_read_u8(handle, PCA9685_REGISTER_MODE1, &mode1_reg);
 8002864:	250e      	movs	r5, #14
 8002866:	197a      	adds	r2, r7, r5
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2100      	movs	r1, #0
 800286c:	0018      	movs	r0, r3
 800286e:	f7ff ff18 	bl	80026a2 <pca9685_read_u8>
 8002872:	0003      	movs	r3, r0
 8002874:	001a      	movs	r2, r3
 8002876:	193b      	adds	r3, r7, r4
 8002878:	781b      	ldrb	r3, [r3, #0]
 800287a:	401a      	ands	r2, r3
 800287c:	193b      	adds	r3, r7, r4
 800287e:	1e51      	subs	r1, r2, #1
 8002880:	418a      	sbcs	r2, r1
 8002882:	701a      	strb	r2, [r3, #0]

	// Don't write the restart bit back and set the sleep bit.
	PCA9685_CLEAR_BIT_MASK(mode1_reg, PCA9685_REGISTER_MODE1_RESTART);
 8002884:	197b      	adds	r3, r7, r5
 8002886:	781b      	ldrb	r3, [r3, #0]
 8002888:	227f      	movs	r2, #127	@ 0x7f
 800288a:	4013      	ands	r3, r2
 800288c:	b2da      	uxtb	r2, r3
 800288e:	197b      	adds	r3, r7, r5
 8002890:	701a      	strb	r2, [r3, #0]
	PCA9685_SET_BIT_MASK(mode1_reg, PCA9685_REGISTER_MODE1_SLEEP);
 8002892:	197b      	adds	r3, r7, r5
 8002894:	781b      	ldrb	r3, [r3, #0]
 8002896:	2210      	movs	r2, #16
 8002898:	4313      	orrs	r3, r2
 800289a:	b2da      	uxtb	r2, r3
 800289c:	197b      	adds	r3, r7, r5
 800289e:	701a      	strb	r2, [r3, #0]
	success &= pca9685_write_u8(handle, PCA9685_REGISTER_MODE1, mode1_reg);
 80028a0:	197b      	adds	r3, r7, r5
 80028a2:	781a      	ldrb	r2, [r3, #0]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2100      	movs	r1, #0
 80028a8:	0018      	movs	r0, r3
 80028aa:	f7ff fe9f 	bl	80025ec <pca9685_write_u8>
 80028ae:	0003      	movs	r3, r0
 80028b0:	001a      	movs	r2, r3
 80028b2:	193b      	adds	r3, r7, r4
 80028b4:	781b      	ldrb	r3, [r3, #0]
 80028b6:	401a      	ands	r2, r3
 80028b8:	193b      	adds	r3, r7, r4
 80028ba:	1e51      	subs	r1, r2, #1
 80028bc:	418a      	sbcs	r2, r1
 80028be:	701a      	strb	r2, [r3, #0]

	return success;
 80028c0:	193b      	adds	r3, r7, r4
 80028c2:	781b      	ldrb	r3, [r3, #0]
}
 80028c4:	0018      	movs	r0, r3
 80028c6:	46bd      	mov	sp, r7
 80028c8:	b004      	add	sp, #16
 80028ca:	bdb0      	pop	{r4, r5, r7, pc}

080028cc <pca9685_wakeup>:

bool pca9685_wakeup(pca9685_handle_t *handle)
{
 80028cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028ce:	b085      	sub	sp, #20
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
	bool success = true;
 80028d4:	250f      	movs	r5, #15
 80028d6:	197b      	adds	r3, r7, r5
 80028d8:	2201      	movs	r2, #1
 80028da:	701a      	strb	r2, [r3, #0]

	// Read the current state of the mode 1 register.
	uint8_t mode1_reg;
	success &= pca9685_read_u8(handle, PCA9685_REGISTER_MODE1, &mode1_reg);
 80028dc:	240d      	movs	r4, #13
 80028de:	193a      	adds	r2, r7, r4
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2100      	movs	r1, #0
 80028e4:	0018      	movs	r0, r3
 80028e6:	f7ff fedc 	bl	80026a2 <pca9685_read_u8>
 80028ea:	0003      	movs	r3, r0
 80028ec:	001a      	movs	r2, r3
 80028ee:	197b      	adds	r3, r7, r5
 80028f0:	781b      	ldrb	r3, [r3, #0]
 80028f2:	401a      	ands	r2, r3
 80028f4:	197b      	adds	r3, r7, r5
 80028f6:	1e51      	subs	r1, r2, #1
 80028f8:	418a      	sbcs	r2, r1
 80028fa:	701a      	strb	r2, [r3, #0]

	bool restart_required = PCA9685_READ_BIT_MASK(mode1_reg, PCA9685_REGISTER_MODE1_RESTART);
 80028fc:	193b      	adds	r3, r7, r4
 80028fe:	781b      	ldrb	r3, [r3, #0]
 8002900:	001a      	movs	r2, r3
 8002902:	2380      	movs	r3, #128	@ 0x80
 8002904:	401a      	ands	r2, r3
 8002906:	260e      	movs	r6, #14
 8002908:	19bb      	adds	r3, r7, r6
 800290a:	1e51      	subs	r1, r2, #1
 800290c:	418a      	sbcs	r2, r1
 800290e:	701a      	strb	r2, [r3, #0]

	// Clear the restart bit for now and clear the sleep bit.
	PCA9685_CLEAR_BIT_MASK(mode1_reg, PCA9685_REGISTER_MODE1_RESTART);
 8002910:	193b      	adds	r3, r7, r4
 8002912:	781b      	ldrb	r3, [r3, #0]
 8002914:	227f      	movs	r2, #127	@ 0x7f
 8002916:	4013      	ands	r3, r2
 8002918:	b2da      	uxtb	r2, r3
 800291a:	193b      	adds	r3, r7, r4
 800291c:	701a      	strb	r2, [r3, #0]
	PCA9685_CLEAR_BIT_MASK(mode1_reg, PCA9685_REGISTER_MODE1_SLEEP);
 800291e:	193b      	adds	r3, r7, r4
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	2210      	movs	r2, #16
 8002924:	4393      	bics	r3, r2
 8002926:	b2da      	uxtb	r2, r3
 8002928:	193b      	adds	r3, r7, r4
 800292a:	701a      	strb	r2, [r3, #0]
	success &= pca9685_write_u8(handle, PCA9685_REGISTER_MODE1, mode1_reg);
 800292c:	193b      	adds	r3, r7, r4
 800292e:	781a      	ldrb	r2, [r3, #0]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2100      	movs	r1, #0
 8002934:	0018      	movs	r0, r3
 8002936:	f7ff fe59 	bl	80025ec <pca9685_write_u8>
 800293a:	0003      	movs	r3, r0
 800293c:	001a      	movs	r2, r3
 800293e:	197b      	adds	r3, r7, r5
 8002940:	781b      	ldrb	r3, [r3, #0]
 8002942:	401a      	ands	r2, r3
 8002944:	197b      	adds	r3, r7, r5
 8002946:	1e51      	subs	r1, r2, #1
 8002948:	418a      	sbcs	r2, r1
 800294a:	701a      	strb	r2, [r3, #0]

	if (restart_required) {
 800294c:	19bb      	adds	r3, r7, r6
 800294e:	781b      	ldrb	r3, [r3, #0]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d01a      	beq.n	800298a <pca9685_wakeup+0xbe>

		// Oscillator requires at least 500us to stabilise, so wait 1ms.
		HAL_Delay(1);
 8002954:	2001      	movs	r0, #1
 8002956:	f000 fbe1 	bl	800311c <HAL_Delay>

		PCA9685_SET_BIT_MASK(mode1_reg, PCA9685_REGISTER_MODE1_RESTART);
 800295a:	193b      	adds	r3, r7, r4
 800295c:	781b      	ldrb	r3, [r3, #0]
 800295e:	2280      	movs	r2, #128	@ 0x80
 8002960:	4252      	negs	r2, r2
 8002962:	4313      	orrs	r3, r2
 8002964:	b2da      	uxtb	r2, r3
 8002966:	193b      	adds	r3, r7, r4
 8002968:	701a      	strb	r2, [r3, #0]
		success &= pca9685_write_u8(handle, PCA9685_REGISTER_MODE1, mode1_reg);
 800296a:	193b      	adds	r3, r7, r4
 800296c:	781a      	ldrb	r2, [r3, #0]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2100      	movs	r1, #0
 8002972:	0018      	movs	r0, r3
 8002974:	f7ff fe3a 	bl	80025ec <pca9685_write_u8>
 8002978:	0003      	movs	r3, r0
 800297a:	001a      	movs	r2, r3
 800297c:	197b      	adds	r3, r7, r5
 800297e:	781b      	ldrb	r3, [r3, #0]
 8002980:	401a      	ands	r2, r3
 8002982:	197b      	adds	r3, r7, r5
 8002984:	1e51      	subs	r1, r2, #1
 8002986:	418a      	sbcs	r2, r1
 8002988:	701a      	strb	r2, [r3, #0]
	}

	return success;
 800298a:	230f      	movs	r3, #15
 800298c:	18fb      	adds	r3, r7, r3
 800298e:	781b      	ldrb	r3, [r3, #0]
}
 8002990:	0018      	movs	r0, r3
 8002992:	46bd      	mov	sp, r7
 8002994:	b005      	add	sp, #20
 8002996:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002998 <pca9685_set_pwm_frequency>:

bool pca9685_set_pwm_frequency(pca9685_handle_t *handle, float frequency)
{
 8002998:	b5b0      	push	{r4, r5, r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	6039      	str	r1, [r7, #0]
	assert(frequency >= 24);
 80029a2:	4943      	ldr	r1, [pc, #268]	@ (8002ab0 <pca9685_set_pwm_frequency+0x118>)
 80029a4:	6838      	ldr	r0, [r7, #0]
 80029a6:	f7fd fcbb 	bl	8000320 <__aeabi_fcmpge>
 80029aa:	1e03      	subs	r3, r0, #0
 80029ac:	d105      	bne.n	80029ba <pca9685_set_pwm_frequency+0x22>
 80029ae:	4b41      	ldr	r3, [pc, #260]	@ (8002ab4 <pca9685_set_pwm_frequency+0x11c>)
 80029b0:	4a41      	ldr	r2, [pc, #260]	@ (8002ab8 <pca9685_set_pwm_frequency+0x120>)
 80029b2:	4842      	ldr	r0, [pc, #264]	@ (8002abc <pca9685_set_pwm_frequency+0x124>)
 80029b4:	21aa      	movs	r1, #170	@ 0xaa
 80029b6:	f003 f959 	bl	8005c6c <__assert_func>
	assert(frequency <= 1526);
 80029ba:	4941      	ldr	r1, [pc, #260]	@ (8002ac0 <pca9685_set_pwm_frequency+0x128>)
 80029bc:	6838      	ldr	r0, [r7, #0]
 80029be:	f7fd fc9b 	bl	80002f8 <__aeabi_fcmple>
 80029c2:	1e03      	subs	r3, r0, #0
 80029c4:	d105      	bne.n	80029d2 <pca9685_set_pwm_frequency+0x3a>
 80029c6:	4b3f      	ldr	r3, [pc, #252]	@ (8002ac4 <pca9685_set_pwm_frequency+0x12c>)
 80029c8:	4a3b      	ldr	r2, [pc, #236]	@ (8002ab8 <pca9685_set_pwm_frequency+0x120>)
 80029ca:	483c      	ldr	r0, [pc, #240]	@ (8002abc <pca9685_set_pwm_frequency+0x124>)
 80029cc:	21ab      	movs	r1, #171	@ 0xab
 80029ce:	f003 f94d 	bl	8005c6c <__assert_func>

	bool success = true;
 80029d2:	240f      	movs	r4, #15
 80029d4:	193b      	adds	r3, r7, r4
 80029d6:	2201      	movs	r2, #1
 80029d8:	701a      	strb	r2, [r3, #0]

	// Calculate the prescaler value (see datasheet page 25)
	uint8_t prescaler = (uint8_t)roundf(25000000.0f / (4096 * frequency)) - 1;
 80029da:	218b      	movs	r1, #139	@ 0x8b
 80029dc:	05c9      	lsls	r1, r1, #23
 80029de:	6838      	ldr	r0, [r7, #0]
 80029e0:	f7fe f96c 	bl	8000cbc <__aeabi_fmul>
 80029e4:	1c03      	adds	r3, r0, #0
 80029e6:	1c19      	adds	r1, r3, #0
 80029e8:	4837      	ldr	r0, [pc, #220]	@ (8002ac8 <pca9685_set_pwm_frequency+0x130>)
 80029ea:	f7fd ff99 	bl	8000920 <__aeabi_fdiv>
 80029ee:	1c03      	adds	r3, r0, #0
 80029f0:	1c18      	adds	r0, r3, #0
 80029f2:	f004 fadd 	bl	8006fb0 <roundf>
 80029f6:	1c03      	adds	r3, r0, #0
 80029f8:	1c18      	adds	r0, r3, #0
 80029fa:	f7fd fcbb 	bl	8000374 <__aeabi_f2uiz>
 80029fe:	0003      	movs	r3, r0
 8002a00:	b2da      	uxtb	r2, r3
 8002a02:	230e      	movs	r3, #14
 8002a04:	18fb      	adds	r3, r7, r3
 8002a06:	3a01      	subs	r2, #1
 8002a08:	701a      	strb	r2, [r3, #0]

	bool already_sleeping;
	success &= pca9685_is_sleeping(handle, &already_sleeping);
 8002a0a:	250d      	movs	r5, #13
 8002a0c:	197a      	adds	r2, r7, r5
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	0011      	movs	r1, r2
 8002a12:	0018      	movs	r0, r3
 8002a14:	f7ff fef4 	bl	8002800 <pca9685_is_sleeping>
 8002a18:	0003      	movs	r3, r0
 8002a1a:	001a      	movs	r2, r3
 8002a1c:	193b      	adds	r3, r7, r4
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	401a      	ands	r2, r3
 8002a22:	193b      	adds	r3, r7, r4
 8002a24:	1e51      	subs	r1, r2, #1
 8002a26:	418a      	sbcs	r2, r1
 8002a28:	701a      	strb	r2, [r3, #0]

	// The prescaler can only be changed in sleep mode.
	if (!already_sleeping) {
 8002a2a:	197b      	adds	r3, r7, r5
 8002a2c:	781b      	ldrb	r3, [r3, #0]
 8002a2e:	2201      	movs	r2, #1
 8002a30:	4053      	eors	r3, r2
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d00c      	beq.n	8002a52 <pca9685_set_pwm_frequency+0xba>
		success &= pca9685_sleep(handle);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	0018      	movs	r0, r3
 8002a3c:	f7ff ff0a 	bl	8002854 <pca9685_sleep>
 8002a40:	0003      	movs	r3, r0
 8002a42:	001a      	movs	r2, r3
 8002a44:	193b      	adds	r3, r7, r4
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	401a      	ands	r2, r3
 8002a4a:	193b      	adds	r3, r7, r4
 8002a4c:	1e51      	subs	r1, r2, #1
 8002a4e:	418a      	sbcs	r2, r1
 8002a50:	701a      	strb	r2, [r3, #0]
	}

	// Write the new prescaler value.
	success &= pca9685_write_u8(handle, PCA9685_REGISTER_PRESCALER, prescaler);
 8002a52:	230e      	movs	r3, #14
 8002a54:	18fb      	adds	r3, r7, r3
 8002a56:	781a      	ldrb	r2, [r3, #0]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	21fe      	movs	r1, #254	@ 0xfe
 8002a5c:	0018      	movs	r0, r3
 8002a5e:	f7ff fdc5 	bl	80025ec <pca9685_write_u8>
 8002a62:	0003      	movs	r3, r0
 8002a64:	001a      	movs	r2, r3
 8002a66:	240f      	movs	r4, #15
 8002a68:	193b      	adds	r3, r7, r4
 8002a6a:	781b      	ldrb	r3, [r3, #0]
 8002a6c:	401a      	ands	r2, r3
 8002a6e:	193b      	adds	r3, r7, r4
 8002a70:	1e51      	subs	r1, r2, #1
 8002a72:	418a      	sbcs	r2, r1
 8002a74:	701a      	strb	r2, [r3, #0]

	// If the device wasn't sleeping, return from sleep mode.
	if (!already_sleeping) {
 8002a76:	230d      	movs	r3, #13
 8002a78:	18fb      	adds	r3, r7, r3
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	4053      	eors	r3, r2
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d00c      	beq.n	8002aa0 <pca9685_set_pwm_frequency+0x108>
		success &= pca9685_wakeup(handle);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	0018      	movs	r0, r3
 8002a8a:	f7ff ff1f 	bl	80028cc <pca9685_wakeup>
 8002a8e:	0003      	movs	r3, r0
 8002a90:	001a      	movs	r2, r3
 8002a92:	193b      	adds	r3, r7, r4
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	401a      	ands	r2, r3
 8002a98:	193b      	adds	r3, r7, r4
 8002a9a:	1e51      	subs	r1, r2, #1
 8002a9c:	418a      	sbcs	r2, r1
 8002a9e:	701a      	strb	r2, [r3, #0]
	}

	return success;
 8002aa0:	230f      	movs	r3, #15
 8002aa2:	18fb      	adds	r3, r7, r3
 8002aa4:	781b      	ldrb	r3, [r3, #0]
}
 8002aa6:	0018      	movs	r0, r3
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	b004      	add	sp, #16
 8002aac:	bdb0      	pop	{r4, r5, r7, pc}
 8002aae:	46c0      	nop			@ (mov r8, r8)
 8002ab0:	41c00000 	.word	0x41c00000
 8002ab4:	080070e4 	.word	0x080070e4
 8002ab8:	080073f0 	.word	0x080073f0
 8002abc:	080070cc 	.word	0x080070cc
 8002ac0:	44bec000 	.word	0x44bec000
 8002ac4:	080070f4 	.word	0x080070f4
 8002ac8:	4bbebc20 	.word	0x4bbebc20

08002acc <pca9685_set_channel_pwm_times>:

bool pca9685_set_channel_pwm_times(pca9685_handle_t *handle, unsigned channel, unsigned on_time, unsigned off_time)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b086      	sub	sp, #24
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	60f8      	str	r0, [r7, #12]
 8002ad4:	60b9      	str	r1, [r7, #8]
 8002ad6:	607a      	str	r2, [r7, #4]
 8002ad8:	603b      	str	r3, [r7, #0]
	assert(channel >= 0);
	assert(channel < 16);
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	2b0f      	cmp	r3, #15
 8002ade:	d905      	bls.n	8002aec <pca9685_set_channel_pwm_times+0x20>
 8002ae0:	4b1f      	ldr	r3, [pc, #124]	@ (8002b60 <pca9685_set_channel_pwm_times+0x94>)
 8002ae2:	4a20      	ldr	r2, [pc, #128]	@ (8002b64 <pca9685_set_channel_pwm_times+0x98>)
 8002ae4:	4820      	ldr	r0, [pc, #128]	@ (8002b68 <pca9685_set_channel_pwm_times+0x9c>)
 8002ae6:	21c8      	movs	r1, #200	@ 0xc8
 8002ae8:	f003 f8c0 	bl	8005c6c <__assert_func>

	assert(on_time >= 0);
	assert(on_time <= 4096);
 8002aec:	687a      	ldr	r2, [r7, #4]
 8002aee:	2380      	movs	r3, #128	@ 0x80
 8002af0:	015b      	lsls	r3, r3, #5
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d905      	bls.n	8002b02 <pca9685_set_channel_pwm_times+0x36>
 8002af6:	4b1d      	ldr	r3, [pc, #116]	@ (8002b6c <pca9685_set_channel_pwm_times+0xa0>)
 8002af8:	4a1a      	ldr	r2, [pc, #104]	@ (8002b64 <pca9685_set_channel_pwm_times+0x98>)
 8002afa:	481b      	ldr	r0, [pc, #108]	@ (8002b68 <pca9685_set_channel_pwm_times+0x9c>)
 8002afc:	21cb      	movs	r1, #203	@ 0xcb
 8002afe:	f003 f8b5 	bl	8005c6c <__assert_func>

	assert(off_time >= 0);
	assert(off_time <= 4096);
 8002b02:	683a      	ldr	r2, [r7, #0]
 8002b04:	2380      	movs	r3, #128	@ 0x80
 8002b06:	015b      	lsls	r3, r3, #5
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d905      	bls.n	8002b18 <pca9685_set_channel_pwm_times+0x4c>
 8002b0c:	4b18      	ldr	r3, [pc, #96]	@ (8002b70 <pca9685_set_channel_pwm_times+0xa4>)
 8002b0e:	4a15      	ldr	r2, [pc, #84]	@ (8002b64 <pca9685_set_channel_pwm_times+0x98>)
 8002b10:	4815      	ldr	r0, [pc, #84]	@ (8002b68 <pca9685_set_channel_pwm_times+0x9c>)
 8002b12:	21ce      	movs	r1, #206	@ 0xce
 8002b14:	f003 f8aa 	bl	8005c6c <__assert_func>

	uint8_t data[4] = { on_time, on_time >> 8u, off_time, off_time >> 8u };
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	b2da      	uxtb	r2, r3
 8002b1c:	2014      	movs	r0, #20
 8002b1e:	183b      	adds	r3, r7, r0
 8002b20:	701a      	strb	r2, [r3, #0]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	0a1b      	lsrs	r3, r3, #8
 8002b26:	b2da      	uxtb	r2, r3
 8002b28:	183b      	adds	r3, r7, r0
 8002b2a:	705a      	strb	r2, [r3, #1]
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	b2da      	uxtb	r2, r3
 8002b30:	183b      	adds	r3, r7, r0
 8002b32:	709a      	strb	r2, [r3, #2]
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	0a1b      	lsrs	r3, r3, #8
 8002b38:	b2da      	uxtb	r2, r3
 8002b3a:	183b      	adds	r3, r7, r0
 8002b3c:	70da      	strb	r2, [r3, #3]
	return pca9685_write_data(handle, PCA9685_REGISTER_LED0_ON_L + channel * 4, data, 4);
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	3306      	adds	r3, #6
 8002b48:	b2d9      	uxtb	r1, r3
 8002b4a:	183a      	adds	r2, r7, r0
 8002b4c:	68f8      	ldr	r0, [r7, #12]
 8002b4e:	2304      	movs	r3, #4
 8002b50:	f7ff fd73 	bl	800263a <pca9685_write_data>
 8002b54:	0003      	movs	r3, r0
}
 8002b56:	0018      	movs	r0, r3
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	b006      	add	sp, #24
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	46c0      	nop			@ (mov r8, r8)
 8002b60:	08007108 	.word	0x08007108
 8002b64:	0800740c 	.word	0x0800740c
 8002b68:	080070cc 	.word	0x080070cc
 8002b6c:	08007118 	.word	0x08007118
 8002b70:	08007128 	.word	0x08007128

08002b74 <pca9685_set_channel_duty_cycle>:

bool pca9685_set_channel_duty_cycle(pca9685_handle_t *handle, unsigned channel, float duty_cycle, bool logarithmic)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b088      	sub	sp, #32
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	60f8      	str	r0, [r7, #12]
 8002b7c:	60b9      	str	r1, [r7, #8]
 8002b7e:	607a      	str	r2, [r7, #4]
 8002b80:	001a      	movs	r2, r3
 8002b82:	1cfb      	adds	r3, r7, #3
 8002b84:	701a      	strb	r2, [r3, #0]
	assert(duty_cycle >= 0.0);
 8002b86:	2100      	movs	r1, #0
 8002b88:	6878      	ldr	r0, [r7, #4]
 8002b8a:	f7fd fbc9 	bl	8000320 <__aeabi_fcmpge>
 8002b8e:	1e03      	subs	r3, r0, #0
 8002b90:	d105      	bne.n	8002b9e <pca9685_set_channel_duty_cycle+0x2a>
 8002b92:	4b38      	ldr	r3, [pc, #224]	@ (8002c74 <pca9685_set_channel_duty_cycle+0x100>)
 8002b94:	4a38      	ldr	r2, [pc, #224]	@ (8002c78 <pca9685_set_channel_duty_cycle+0x104>)
 8002b96:	4839      	ldr	r0, [pc, #228]	@ (8002c7c <pca9685_set_channel_duty_cycle+0x108>)
 8002b98:	21d6      	movs	r1, #214	@ 0xd6
 8002b9a:	f003 f867 	bl	8005c6c <__assert_func>
	assert(duty_cycle <= 1.0);
 8002b9e:	21fe      	movs	r1, #254	@ 0xfe
 8002ba0:	0589      	lsls	r1, r1, #22
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f7fd fba8 	bl	80002f8 <__aeabi_fcmple>
 8002ba8:	1e03      	subs	r3, r0, #0
 8002baa:	d105      	bne.n	8002bb8 <pca9685_set_channel_duty_cycle+0x44>
 8002bac:	4b34      	ldr	r3, [pc, #208]	@ (8002c80 <pca9685_set_channel_duty_cycle+0x10c>)
 8002bae:	4a32      	ldr	r2, [pc, #200]	@ (8002c78 <pca9685_set_channel_duty_cycle+0x104>)
 8002bb0:	4832      	ldr	r0, [pc, #200]	@ (8002c7c <pca9685_set_channel_duty_cycle+0x108>)
 8002bb2:	21d7      	movs	r1, #215	@ 0xd7
 8002bb4:	f003 f85a 	bl	8005c6c <__assert_func>

	if (duty_cycle == 0.0) {
 8002bb8:	2100      	movs	r1, #0
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f7fd fb8c 	bl	80002d8 <__aeabi_fcmpeq>
 8002bc0:	1e03      	subs	r3, r0, #0
 8002bc2:	d008      	beq.n	8002bd6 <pca9685_set_channel_duty_cycle+0x62>
		return pca9685_set_channel_pwm_times(handle, channel, 0, 4096); // Special value for always off
 8002bc4:	2380      	movs	r3, #128	@ 0x80
 8002bc6:	015b      	lsls	r3, r3, #5
 8002bc8:	68b9      	ldr	r1, [r7, #8]
 8002bca:	68f8      	ldr	r0, [r7, #12]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	f7ff ff7d 	bl	8002acc <pca9685_set_channel_pwm_times>
 8002bd2:	0003      	movs	r3, r0
 8002bd4:	e049      	b.n	8002c6a <pca9685_set_channel_duty_cycle+0xf6>
	} else if (duty_cycle == 1.0) {
 8002bd6:	21fe      	movs	r1, #254	@ 0xfe
 8002bd8:	0589      	lsls	r1, r1, #22
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f7fd fb7c 	bl	80002d8 <__aeabi_fcmpeq>
 8002be0:	1e03      	subs	r3, r0, #0
 8002be2:	d008      	beq.n	8002bf6 <pca9685_set_channel_duty_cycle+0x82>
		return pca9685_set_channel_pwm_times(handle, channel, 4096, 0); // Special value for always on
 8002be4:	2380      	movs	r3, #128	@ 0x80
 8002be6:	015a      	lsls	r2, r3, #5
 8002be8:	68b9      	ldr	r1, [r7, #8]
 8002bea:	68f8      	ldr	r0, [r7, #12]
 8002bec:	2300      	movs	r3, #0
 8002bee:	f7ff ff6d 	bl	8002acc <pca9685_set_channel_pwm_times>
 8002bf2:	0003      	movs	r3, r0
 8002bf4:	e039      	b.n	8002c6a <pca9685_set_channel_duty_cycle+0xf6>
	} else {

		unsigned required_on_time;

		if (logarithmic) {
 8002bf6:	1cfb      	adds	r3, r7, #3
 8002bf8:	781b      	ldrb	r3, [r3, #0]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d011      	beq.n	8002c22 <pca9685_set_channel_duty_cycle+0xae>
			required_on_time = CIEL_8_12[(unsigned)roundf(255 * duty_cycle)];
 8002bfe:	4921      	ldr	r1, [pc, #132]	@ (8002c84 <pca9685_set_channel_duty_cycle+0x110>)
 8002c00:	6878      	ldr	r0, [r7, #4]
 8002c02:	f7fe f85b 	bl	8000cbc <__aeabi_fmul>
 8002c06:	1c03      	adds	r3, r0, #0
 8002c08:	1c18      	adds	r0, r3, #0
 8002c0a:	f004 f9d1 	bl	8006fb0 <roundf>
 8002c0e:	1c03      	adds	r3, r0, #0
 8002c10:	1c18      	adds	r0, r3, #0
 8002c12:	f7fd fbaf 	bl	8000374 <__aeabi_f2uiz>
 8002c16:	0002      	movs	r2, r0
 8002c18:	4b1b      	ldr	r3, [pc, #108]	@ (8002c88 <pca9685_set_channel_duty_cycle+0x114>)
 8002c1a:	0052      	lsls	r2, r2, #1
 8002c1c:	5ad3      	ldrh	r3, [r2, r3]
 8002c1e:	61fb      	str	r3, [r7, #28]
 8002c20:	e00d      	b.n	8002c3e <pca9685_set_channel_duty_cycle+0xca>
		} else {
			required_on_time = (unsigned)roundf(4095 * duty_cycle);
 8002c22:	491a      	ldr	r1, [pc, #104]	@ (8002c8c <pca9685_set_channel_duty_cycle+0x118>)
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	f7fe f849 	bl	8000cbc <__aeabi_fmul>
 8002c2a:	1c03      	adds	r3, r0, #0
 8002c2c:	1c18      	adds	r0, r3, #0
 8002c2e:	f004 f9bf 	bl	8006fb0 <roundf>
 8002c32:	1c03      	adds	r3, r0, #0
 8002c34:	1c18      	adds	r0, r3, #0
 8002c36:	f7fd fb9d 	bl	8000374 <__aeabi_f2uiz>
 8002c3a:	0003      	movs	r3, r0
 8002c3c:	61fb      	str	r3, [r7, #28]
		}

		// Offset on and off times depending on channel to minimise current spikes.
		unsigned on_time = (channel == 0) ? 0 : (channel * 256) - 1;
 8002c3e:	68bb      	ldr	r3, [r7, #8]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d003      	beq.n	8002c4c <pca9685_set_channel_duty_cycle+0xd8>
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	021b      	lsls	r3, r3, #8
 8002c48:	3b01      	subs	r3, #1
 8002c4a:	e000      	b.n	8002c4e <pca9685_set_channel_duty_cycle+0xda>
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	61bb      	str	r3, [r7, #24]
		unsigned off_time = (on_time + required_on_time) & 0xfffu;
 8002c50:	69ba      	ldr	r2, [r7, #24]
 8002c52:	69fb      	ldr	r3, [r7, #28]
 8002c54:	18d3      	adds	r3, r2, r3
 8002c56:	051b      	lsls	r3, r3, #20
 8002c58:	0d1b      	lsrs	r3, r3, #20
 8002c5a:	617b      	str	r3, [r7, #20]

		return pca9685_set_channel_pwm_times(handle, channel, on_time, off_time);
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	69ba      	ldr	r2, [r7, #24]
 8002c60:	68b9      	ldr	r1, [r7, #8]
 8002c62:	68f8      	ldr	r0, [r7, #12]
 8002c64:	f7ff ff32 	bl	8002acc <pca9685_set_channel_pwm_times>
 8002c68:	0003      	movs	r3, r0
	}
}
 8002c6a:	0018      	movs	r0, r3
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	b008      	add	sp, #32
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	46c0      	nop			@ (mov r8, r8)
 8002c74:	0800713c 	.word	0x0800713c
 8002c78:	0800742c 	.word	0x0800742c
 8002c7c:	080070cc 	.word	0x080070cc
 8002c80:	08007150 	.word	0x08007150
 8002c84:	437f0000 	.word	0x437f0000
 8002c88:	080071e0 	.word	0x080071e0
 8002c8c:	457ff000 	.word	0x457ff000

08002c90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c94:	4b07      	ldr	r3, [pc, #28]	@ (8002cb4 <HAL_MspInit+0x24>)
 8002c96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c98:	4b06      	ldr	r3, [pc, #24]	@ (8002cb4 <HAL_MspInit+0x24>)
 8002c9a:	2101      	movs	r1, #1
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ca0:	4b04      	ldr	r3, [pc, #16]	@ (8002cb4 <HAL_MspInit+0x24>)
 8002ca2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002ca4:	4b03      	ldr	r3, [pc, #12]	@ (8002cb4 <HAL_MspInit+0x24>)
 8002ca6:	2180      	movs	r1, #128	@ 0x80
 8002ca8:	0549      	lsls	r1, r1, #21
 8002caa:	430a      	orrs	r2, r1
 8002cac:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002cae:	46c0      	nop			@ (mov r8, r8)
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	40021000 	.word	0x40021000

08002cb8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002cb8:	b590      	push	{r4, r7, lr}
 8002cba:	b089      	sub	sp, #36	@ 0x24
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cc0:	240c      	movs	r4, #12
 8002cc2:	193b      	adds	r3, r7, r4
 8002cc4:	0018      	movs	r0, r3
 8002cc6:	2314      	movs	r3, #20
 8002cc8:	001a      	movs	r2, r3
 8002cca:	2100      	movs	r1, #0
 8002ccc:	f003 f92e 	bl	8005f2c <memset>
  if(hi2c->Instance==I2C1)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a17      	ldr	r2, [pc, #92]	@ (8002d34 <HAL_I2C_MspInit+0x7c>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d128      	bne.n	8002d2c <HAL_I2C_MspInit+0x74>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cda:	4b17      	ldr	r3, [pc, #92]	@ (8002d38 <HAL_I2C_MspInit+0x80>)
 8002cdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002cde:	4b16      	ldr	r3, [pc, #88]	@ (8002d38 <HAL_I2C_MspInit+0x80>)
 8002ce0:	2102      	movs	r1, #2
 8002ce2:	430a      	orrs	r2, r1
 8002ce4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002ce6:	4b14      	ldr	r3, [pc, #80]	@ (8002d38 <HAL_I2C_MspInit+0x80>)
 8002ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cea:	2202      	movs	r2, #2
 8002cec:	4013      	ands	r3, r2
 8002cee:	60bb      	str	r3, [r7, #8]
 8002cf0:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002cf2:	0021      	movs	r1, r4
 8002cf4:	187b      	adds	r3, r7, r1
 8002cf6:	22c0      	movs	r2, #192	@ 0xc0
 8002cf8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cfa:	187b      	adds	r3, r7, r1
 8002cfc:	2212      	movs	r2, #18
 8002cfe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d00:	187b      	adds	r3, r7, r1
 8002d02:	2200      	movs	r2, #0
 8002d04:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d06:	187b      	adds	r3, r7, r1
 8002d08:	2203      	movs	r2, #3
 8002d0a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002d0c:	187b      	adds	r3, r7, r1
 8002d0e:	2201      	movs	r2, #1
 8002d10:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d12:	187b      	adds	r3, r7, r1
 8002d14:	4a09      	ldr	r2, [pc, #36]	@ (8002d3c <HAL_I2C_MspInit+0x84>)
 8002d16:	0019      	movs	r1, r3
 8002d18:	0010      	movs	r0, r2
 8002d1a:	f000 fad7 	bl	80032cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d1e:	4b06      	ldr	r3, [pc, #24]	@ (8002d38 <HAL_I2C_MspInit+0x80>)
 8002d20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002d22:	4b05      	ldr	r3, [pc, #20]	@ (8002d38 <HAL_I2C_MspInit+0x80>)
 8002d24:	2180      	movs	r1, #128	@ 0x80
 8002d26:	0389      	lsls	r1, r1, #14
 8002d28:	430a      	orrs	r2, r1
 8002d2a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002d2c:	46c0      	nop			@ (mov r8, r8)
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	b009      	add	sp, #36	@ 0x24
 8002d32:	bd90      	pop	{r4, r7, pc}
 8002d34:	40005400 	.word	0x40005400
 8002d38:	40021000 	.word	0x40021000
 8002d3c:	50000400 	.word	0x50000400

08002d40 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d40:	b590      	push	{r4, r7, lr}
 8002d42:	b08b      	sub	sp, #44	@ 0x2c
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d48:	2414      	movs	r4, #20
 8002d4a:	193b      	adds	r3, r7, r4
 8002d4c:	0018      	movs	r0, r3
 8002d4e:	2314      	movs	r3, #20
 8002d50:	001a      	movs	r2, r3
 8002d52:	2100      	movs	r1, #0
 8002d54:	f003 f8ea 	bl	8005f2c <memset>
  if(huart->Instance==LPUART1)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a30      	ldr	r2, [pc, #192]	@ (8002e20 <HAL_UART_MspInit+0xe0>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d12a      	bne.n	8002db8 <HAL_UART_MspInit+0x78>
  {
    /* USER CODE BEGIN LPUART1_MspInit 0 */

    /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002d62:	4b30      	ldr	r3, [pc, #192]	@ (8002e24 <HAL_UART_MspInit+0xe4>)
 8002d64:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002d66:	4b2f      	ldr	r3, [pc, #188]	@ (8002e24 <HAL_UART_MspInit+0xe4>)
 8002d68:	2180      	movs	r1, #128	@ 0x80
 8002d6a:	02c9      	lsls	r1, r1, #11
 8002d6c:	430a      	orrs	r2, r1
 8002d6e:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d70:	4b2c      	ldr	r3, [pc, #176]	@ (8002e24 <HAL_UART_MspInit+0xe4>)
 8002d72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d74:	4b2b      	ldr	r3, [pc, #172]	@ (8002e24 <HAL_UART_MspInit+0xe4>)
 8002d76:	2101      	movs	r1, #1
 8002d78:	430a      	orrs	r2, r1
 8002d7a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002d7c:	4b29      	ldr	r3, [pc, #164]	@ (8002e24 <HAL_UART_MspInit+0xe4>)
 8002d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d80:	2201      	movs	r2, #1
 8002d82:	4013      	ands	r3, r2
 8002d84:	613b      	str	r3, [r7, #16]
 8002d86:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002d88:	0021      	movs	r1, r4
 8002d8a:	187b      	adds	r3, r7, r1
 8002d8c:	220c      	movs	r2, #12
 8002d8e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d90:	187b      	adds	r3, r7, r1
 8002d92:	2202      	movs	r2, #2
 8002d94:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d96:	187b      	adds	r3, r7, r1
 8002d98:	2200      	movs	r2, #0
 8002d9a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d9c:	187b      	adds	r3, r7, r1
 8002d9e:	2203      	movs	r2, #3
 8002da0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 8002da2:	187b      	adds	r3, r7, r1
 8002da4:	2206      	movs	r2, #6
 8002da6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002da8:	187a      	adds	r2, r7, r1
 8002daa:	23a0      	movs	r3, #160	@ 0xa0
 8002dac:	05db      	lsls	r3, r3, #23
 8002dae:	0011      	movs	r1, r2
 8002db0:	0018      	movs	r0, r3
 8002db2:	f000 fa8b 	bl	80032cc <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8002db6:	e02f      	b.n	8002e18 <HAL_UART_MspInit+0xd8>
  else if(huart->Instance==USART2)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a1a      	ldr	r2, [pc, #104]	@ (8002e28 <HAL_UART_MspInit+0xe8>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d12a      	bne.n	8002e18 <HAL_UART_MspInit+0xd8>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002dc2:	4b18      	ldr	r3, [pc, #96]	@ (8002e24 <HAL_UART_MspInit+0xe4>)
 8002dc4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002dc6:	4b17      	ldr	r3, [pc, #92]	@ (8002e24 <HAL_UART_MspInit+0xe4>)
 8002dc8:	2180      	movs	r1, #128	@ 0x80
 8002dca:	0289      	lsls	r1, r1, #10
 8002dcc:	430a      	orrs	r2, r1
 8002dce:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dd0:	4b14      	ldr	r3, [pc, #80]	@ (8002e24 <HAL_UART_MspInit+0xe4>)
 8002dd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dd4:	4b13      	ldr	r3, [pc, #76]	@ (8002e24 <HAL_UART_MspInit+0xe4>)
 8002dd6:	2101      	movs	r1, #1
 8002dd8:	430a      	orrs	r2, r1
 8002dda:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002ddc:	4b11      	ldr	r3, [pc, #68]	@ (8002e24 <HAL_UART_MspInit+0xe4>)
 8002dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de0:	2201      	movs	r2, #1
 8002de2:	4013      	ands	r3, r2
 8002de4:	60fb      	str	r3, [r7, #12]
 8002de6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002de8:	2114      	movs	r1, #20
 8002dea:	187b      	adds	r3, r7, r1
 8002dec:	22c0      	movs	r2, #192	@ 0xc0
 8002dee:	00d2      	lsls	r2, r2, #3
 8002df0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002df2:	187b      	adds	r3, r7, r1
 8002df4:	2202      	movs	r2, #2
 8002df6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df8:	187b      	adds	r3, r7, r1
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dfe:	187b      	adds	r3, r7, r1
 8002e00:	2203      	movs	r2, #3
 8002e02:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8002e04:	187b      	adds	r3, r7, r1
 8002e06:	2204      	movs	r2, #4
 8002e08:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e0a:	187a      	adds	r2, r7, r1
 8002e0c:	23a0      	movs	r3, #160	@ 0xa0
 8002e0e:	05db      	lsls	r3, r3, #23
 8002e10:	0011      	movs	r1, r2
 8002e12:	0018      	movs	r0, r3
 8002e14:	f000 fa5a 	bl	80032cc <HAL_GPIO_Init>
}
 8002e18:	46c0      	nop			@ (mov r8, r8)
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	b00b      	add	sp, #44	@ 0x2c
 8002e1e:	bd90      	pop	{r4, r7, pc}
 8002e20:	40004800 	.word	0x40004800
 8002e24:	40021000 	.word	0x40021000
 8002e28:	40004400 	.word	0x40004400

08002e2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e30:	46c0      	nop			@ (mov r8, r8)
 8002e32:	e7fd      	b.n	8002e30 <NMI_Handler+0x4>

08002e34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e38:	46c0      	nop			@ (mov r8, r8)
 8002e3a:	e7fd      	b.n	8002e38 <HardFault_Handler+0x4>

08002e3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002e40:	46c0      	nop			@ (mov r8, r8)
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}

08002e46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e46:	b580      	push	{r7, lr}
 8002e48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e4a:	46c0      	nop			@ (mov r8, r8)
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}

08002e50 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e54:	f000 f946 	bl	80030e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e58:	46c0      	nop			@ (mov r8, r8)
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}

08002e5e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002e5e:	b580      	push	{r7, lr}
 8002e60:	af00      	add	r7, sp, #0
  return 1;
 8002e62:	2301      	movs	r3, #1
}
 8002e64:	0018      	movs	r0, r3
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}

08002e6a <_kill>:

int _kill(int pid, int sig)
{
 8002e6a:	b580      	push	{r7, lr}
 8002e6c:	b082      	sub	sp, #8
 8002e6e:	af00      	add	r7, sp, #0
 8002e70:	6078      	str	r0, [r7, #4]
 8002e72:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002e74:	f003 f8b0 	bl	8005fd8 <__errno>
 8002e78:	0003      	movs	r3, r0
 8002e7a:	2216      	movs	r2, #22
 8002e7c:	601a      	str	r2, [r3, #0]
  return -1;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	425b      	negs	r3, r3
}
 8002e82:	0018      	movs	r0, r3
 8002e84:	46bd      	mov	sp, r7
 8002e86:	b002      	add	sp, #8
 8002e88:	bd80      	pop	{r7, pc}

08002e8a <_exit>:

void _exit (int status)
{
 8002e8a:	b580      	push	{r7, lr}
 8002e8c:	b082      	sub	sp, #8
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002e92:	2301      	movs	r3, #1
 8002e94:	425a      	negs	r2, r3
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	0011      	movs	r1, r2
 8002e9a:	0018      	movs	r0, r3
 8002e9c:	f7ff ffe5 	bl	8002e6a <_kill>
  while (1) {}    /* Make sure we hang here */
 8002ea0:	46c0      	nop			@ (mov r8, r8)
 8002ea2:	e7fd      	b.n	8002ea0 <_exit+0x16>

08002ea4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b086      	sub	sp, #24
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	60f8      	str	r0, [r7, #12]
 8002eac:	60b9      	str	r1, [r7, #8]
 8002eae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	617b      	str	r3, [r7, #20]
 8002eb4:	e00a      	b.n	8002ecc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002eb6:	e000      	b.n	8002eba <_read+0x16>
 8002eb8:	bf00      	nop
 8002eba:	0001      	movs	r1, r0
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	1c5a      	adds	r2, r3, #1
 8002ec0:	60ba      	str	r2, [r7, #8]
 8002ec2:	b2ca      	uxtb	r2, r1
 8002ec4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	3301      	adds	r3, #1
 8002eca:	617b      	str	r3, [r7, #20]
 8002ecc:	697a      	ldr	r2, [r7, #20]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	dbf0      	blt.n	8002eb6 <_read+0x12>
  }

  return len;
 8002ed4:	687b      	ldr	r3, [r7, #4]
}
 8002ed6:	0018      	movs	r0, r3
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	b006      	add	sp, #24
 8002edc:	bd80      	pop	{r7, pc}

08002ede <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002ede:	b580      	push	{r7, lr}
 8002ee0:	b086      	sub	sp, #24
 8002ee2:	af00      	add	r7, sp, #0
 8002ee4:	60f8      	str	r0, [r7, #12]
 8002ee6:	60b9      	str	r1, [r7, #8]
 8002ee8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002eea:	2300      	movs	r3, #0
 8002eec:	617b      	str	r3, [r7, #20]
 8002eee:	e009      	b.n	8002f04 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	1c5a      	adds	r2, r3, #1
 8002ef4:	60ba      	str	r2, [r7, #8]
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	0018      	movs	r0, r3
 8002efa:	e000      	b.n	8002efe <_write+0x20>
 8002efc:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	3301      	adds	r3, #1
 8002f02:	617b      	str	r3, [r7, #20]
 8002f04:	697a      	ldr	r2, [r7, #20]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	dbf1      	blt.n	8002ef0 <_write+0x12>
  }
  return len;
 8002f0c:	687b      	ldr	r3, [r7, #4]
}
 8002f0e:	0018      	movs	r0, r3
 8002f10:	46bd      	mov	sp, r7
 8002f12:	b006      	add	sp, #24
 8002f14:	bd80      	pop	{r7, pc}

08002f16 <_close>:

int _close(int file)
{
 8002f16:	b580      	push	{r7, lr}
 8002f18:	b082      	sub	sp, #8
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	425b      	negs	r3, r3
}
 8002f22:	0018      	movs	r0, r3
 8002f24:	46bd      	mov	sp, r7
 8002f26:	b002      	add	sp, #8
 8002f28:	bd80      	pop	{r7, pc}

08002f2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f2a:	b580      	push	{r7, lr}
 8002f2c:	b082      	sub	sp, #8
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	6078      	str	r0, [r7, #4]
 8002f32:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	2280      	movs	r2, #128	@ 0x80
 8002f38:	0192      	lsls	r2, r2, #6
 8002f3a:	605a      	str	r2, [r3, #4]
  return 0;
 8002f3c:	2300      	movs	r3, #0
}
 8002f3e:	0018      	movs	r0, r3
 8002f40:	46bd      	mov	sp, r7
 8002f42:	b002      	add	sp, #8
 8002f44:	bd80      	pop	{r7, pc}

08002f46 <_isatty>:

int _isatty(int file)
{
 8002f46:	b580      	push	{r7, lr}
 8002f48:	b082      	sub	sp, #8
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002f4e:	2301      	movs	r3, #1
}
 8002f50:	0018      	movs	r0, r3
 8002f52:	46bd      	mov	sp, r7
 8002f54:	b002      	add	sp, #8
 8002f56:	bd80      	pop	{r7, pc}

08002f58 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b084      	sub	sp, #16
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	60f8      	str	r0, [r7, #12]
 8002f60:	60b9      	str	r1, [r7, #8]
 8002f62:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002f64:	2300      	movs	r3, #0
}
 8002f66:	0018      	movs	r0, r3
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	b004      	add	sp, #16
 8002f6c:	bd80      	pop	{r7, pc}
	...

08002f70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b086      	sub	sp, #24
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f78:	4a14      	ldr	r2, [pc, #80]	@ (8002fcc <_sbrk+0x5c>)
 8002f7a:	4b15      	ldr	r3, [pc, #84]	@ (8002fd0 <_sbrk+0x60>)
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f84:	4b13      	ldr	r3, [pc, #76]	@ (8002fd4 <_sbrk+0x64>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d102      	bne.n	8002f92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f8c:	4b11      	ldr	r3, [pc, #68]	@ (8002fd4 <_sbrk+0x64>)
 8002f8e:	4a12      	ldr	r2, [pc, #72]	@ (8002fd8 <_sbrk+0x68>)
 8002f90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f92:	4b10      	ldr	r3, [pc, #64]	@ (8002fd4 <_sbrk+0x64>)
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	18d3      	adds	r3, r2, r3
 8002f9a:	693a      	ldr	r2, [r7, #16]
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d207      	bcs.n	8002fb0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002fa0:	f003 f81a 	bl	8005fd8 <__errno>
 8002fa4:	0003      	movs	r3, r0
 8002fa6:	220c      	movs	r2, #12
 8002fa8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002faa:	2301      	movs	r3, #1
 8002fac:	425b      	negs	r3, r3
 8002fae:	e009      	b.n	8002fc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002fb0:	4b08      	ldr	r3, [pc, #32]	@ (8002fd4 <_sbrk+0x64>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002fb6:	4b07      	ldr	r3, [pc, #28]	@ (8002fd4 <_sbrk+0x64>)
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	18d2      	adds	r2, r2, r3
 8002fbe:	4b05      	ldr	r3, [pc, #20]	@ (8002fd4 <_sbrk+0x64>)
 8002fc0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
}
 8002fc4:	0018      	movs	r0, r3
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	b006      	add	sp, #24
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	20002000 	.word	0x20002000
 8002fd0:	00000400 	.word	0x00000400
 8002fd4:	200001e8 	.word	0x200001e8
 8002fd8:	20000340 	.word	0x20000340

08002fdc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002fe0:	46c0      	nop			@ (mov r8, r8)
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
	...

08002fe8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8002fe8:	480d      	ldr	r0, [pc, #52]	@ (8003020 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8002fea:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002fec:	f7ff fff6 	bl	8002fdc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ff0:	480c      	ldr	r0, [pc, #48]	@ (8003024 <LoopForever+0x6>)
  ldr r1, =_edata
 8002ff2:	490d      	ldr	r1, [pc, #52]	@ (8003028 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002ff4:	4a0d      	ldr	r2, [pc, #52]	@ (800302c <LoopForever+0xe>)
  movs r3, #0
 8002ff6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ff8:	e002      	b.n	8003000 <LoopCopyDataInit>

08002ffa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ffa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ffc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ffe:	3304      	adds	r3, #4

08003000 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003000:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003002:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003004:	d3f9      	bcc.n	8002ffa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003006:	4a0a      	ldr	r2, [pc, #40]	@ (8003030 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003008:	4c0a      	ldr	r4, [pc, #40]	@ (8003034 <LoopForever+0x16>)
  movs r3, #0
 800300a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800300c:	e001      	b.n	8003012 <LoopFillZerobss>

0800300e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800300e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003010:	3204      	adds	r2, #4

08003012 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003012:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003014:	d3fb      	bcc.n	800300e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003016:	f002 ffe5 	bl	8005fe4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800301a:	f7ff f8d3 	bl	80021c4 <main>

0800301e <LoopForever>:

LoopForever:
    b LoopForever
 800301e:	e7fe      	b.n	800301e <LoopForever>
   ldr   r0, =_estack
 8003020:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003024:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003028:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800302c:	08007538 	.word	0x08007538
  ldr r2, =_sbss
 8003030:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8003034:	2000033c 	.word	0x2000033c

08003038 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003038:	e7fe      	b.n	8003038 <ADC1_COMP_IRQHandler>
	...

0800303c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003042:	1dfb      	adds	r3, r7, #7
 8003044:	2200      	movs	r2, #0
 8003046:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8003048:	4b0b      	ldr	r3, [pc, #44]	@ (8003078 <HAL_Init+0x3c>)
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	4b0a      	ldr	r3, [pc, #40]	@ (8003078 <HAL_Init+0x3c>)
 800304e:	2140      	movs	r1, #64	@ 0x40
 8003050:	430a      	orrs	r2, r1
 8003052:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003054:	2003      	movs	r0, #3
 8003056:	f000 f811 	bl	800307c <HAL_InitTick>
 800305a:	1e03      	subs	r3, r0, #0
 800305c:	d003      	beq.n	8003066 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800305e:	1dfb      	adds	r3, r7, #7
 8003060:	2201      	movs	r2, #1
 8003062:	701a      	strb	r2, [r3, #0]
 8003064:	e001      	b.n	800306a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003066:	f7ff fe13 	bl	8002c90 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800306a:	1dfb      	adds	r3, r7, #7
 800306c:	781b      	ldrb	r3, [r3, #0]
}
 800306e:	0018      	movs	r0, r3
 8003070:	46bd      	mov	sp, r7
 8003072:	b002      	add	sp, #8
 8003074:	bd80      	pop	{r7, pc}
 8003076:	46c0      	nop			@ (mov r8, r8)
 8003078:	40022000 	.word	0x40022000

0800307c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800307c:	b590      	push	{r4, r7, lr}
 800307e:	b083      	sub	sp, #12
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003084:	4b14      	ldr	r3, [pc, #80]	@ (80030d8 <HAL_InitTick+0x5c>)
 8003086:	681c      	ldr	r4, [r3, #0]
 8003088:	4b14      	ldr	r3, [pc, #80]	@ (80030dc <HAL_InitTick+0x60>)
 800308a:	781b      	ldrb	r3, [r3, #0]
 800308c:	0019      	movs	r1, r3
 800308e:	23fa      	movs	r3, #250	@ 0xfa
 8003090:	0098      	lsls	r0, r3, #2
 8003092:	f7fd f84b 	bl	800012c <__udivsi3>
 8003096:	0003      	movs	r3, r0
 8003098:	0019      	movs	r1, r3
 800309a:	0020      	movs	r0, r4
 800309c:	f7fd f846 	bl	800012c <__udivsi3>
 80030a0:	0003      	movs	r3, r0
 80030a2:	0018      	movs	r0, r3
 80030a4:	f000 f905 	bl	80032b2 <HAL_SYSTICK_Config>
 80030a8:	1e03      	subs	r3, r0, #0
 80030aa:	d001      	beq.n	80030b0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e00f      	b.n	80030d0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2b03      	cmp	r3, #3
 80030b4:	d80b      	bhi.n	80030ce <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030b6:	6879      	ldr	r1, [r7, #4]
 80030b8:	2301      	movs	r3, #1
 80030ba:	425b      	negs	r3, r3
 80030bc:	2200      	movs	r2, #0
 80030be:	0018      	movs	r0, r3
 80030c0:	f000 f8e2 	bl	8003288 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80030c4:	4b06      	ldr	r3, [pc, #24]	@ (80030e0 <HAL_InitTick+0x64>)
 80030c6:	687a      	ldr	r2, [r7, #4]
 80030c8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80030ca:	2300      	movs	r3, #0
 80030cc:	e000      	b.n	80030d0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
}
 80030d0:	0018      	movs	r0, r3
 80030d2:	46bd      	mov	sp, r7
 80030d4:	b003      	add	sp, #12
 80030d6:	bd90      	pop	{r4, r7, pc}
 80030d8:	20000000 	.word	0x20000000
 80030dc:	20000008 	.word	0x20000008
 80030e0:	20000004 	.word	0x20000004

080030e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030e8:	4b05      	ldr	r3, [pc, #20]	@ (8003100 <HAL_IncTick+0x1c>)
 80030ea:	781b      	ldrb	r3, [r3, #0]
 80030ec:	001a      	movs	r2, r3
 80030ee:	4b05      	ldr	r3, [pc, #20]	@ (8003104 <HAL_IncTick+0x20>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	18d2      	adds	r2, r2, r3
 80030f4:	4b03      	ldr	r3, [pc, #12]	@ (8003104 <HAL_IncTick+0x20>)
 80030f6:	601a      	str	r2, [r3, #0]
}
 80030f8:	46c0      	nop			@ (mov r8, r8)
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	46c0      	nop			@ (mov r8, r8)
 8003100:	20000008 	.word	0x20000008
 8003104:	200001ec 	.word	0x200001ec

08003108 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	af00      	add	r7, sp, #0
  return uwTick;
 800310c:	4b02      	ldr	r3, [pc, #8]	@ (8003118 <HAL_GetTick+0x10>)
 800310e:	681b      	ldr	r3, [r3, #0]
}
 8003110:	0018      	movs	r0, r3
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
 8003116:	46c0      	nop			@ (mov r8, r8)
 8003118:	200001ec 	.word	0x200001ec

0800311c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b084      	sub	sp, #16
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003124:	f7ff fff0 	bl	8003108 <HAL_GetTick>
 8003128:	0003      	movs	r3, r0
 800312a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	3301      	adds	r3, #1
 8003134:	d005      	beq.n	8003142 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003136:	4b0a      	ldr	r3, [pc, #40]	@ (8003160 <HAL_Delay+0x44>)
 8003138:	781b      	ldrb	r3, [r3, #0]
 800313a:	001a      	movs	r2, r3
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	189b      	adds	r3, r3, r2
 8003140:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003142:	46c0      	nop			@ (mov r8, r8)
 8003144:	f7ff ffe0 	bl	8003108 <HAL_GetTick>
 8003148:	0002      	movs	r2, r0
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	68fa      	ldr	r2, [r7, #12]
 8003150:	429a      	cmp	r2, r3
 8003152:	d8f7      	bhi.n	8003144 <HAL_Delay+0x28>
  {
  }
}
 8003154:	46c0      	nop			@ (mov r8, r8)
 8003156:	46c0      	nop			@ (mov r8, r8)
 8003158:	46bd      	mov	sp, r7
 800315a:	b004      	add	sp, #16
 800315c:	bd80      	pop	{r7, pc}
 800315e:	46c0      	nop			@ (mov r8, r8)
 8003160:	20000008 	.word	0x20000008

08003164 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003164:	b590      	push	{r4, r7, lr}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	0002      	movs	r2, r0
 800316c:	6039      	str	r1, [r7, #0]
 800316e:	1dfb      	adds	r3, r7, #7
 8003170:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003172:	1dfb      	adds	r3, r7, #7
 8003174:	781b      	ldrb	r3, [r3, #0]
 8003176:	2b7f      	cmp	r3, #127	@ 0x7f
 8003178:	d828      	bhi.n	80031cc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800317a:	4a2f      	ldr	r2, [pc, #188]	@ (8003238 <__NVIC_SetPriority+0xd4>)
 800317c:	1dfb      	adds	r3, r7, #7
 800317e:	781b      	ldrb	r3, [r3, #0]
 8003180:	b25b      	sxtb	r3, r3
 8003182:	089b      	lsrs	r3, r3, #2
 8003184:	33c0      	adds	r3, #192	@ 0xc0
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	589b      	ldr	r3, [r3, r2]
 800318a:	1dfa      	adds	r2, r7, #7
 800318c:	7812      	ldrb	r2, [r2, #0]
 800318e:	0011      	movs	r1, r2
 8003190:	2203      	movs	r2, #3
 8003192:	400a      	ands	r2, r1
 8003194:	00d2      	lsls	r2, r2, #3
 8003196:	21ff      	movs	r1, #255	@ 0xff
 8003198:	4091      	lsls	r1, r2
 800319a:	000a      	movs	r2, r1
 800319c:	43d2      	mvns	r2, r2
 800319e:	401a      	ands	r2, r3
 80031a0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	019b      	lsls	r3, r3, #6
 80031a6:	22ff      	movs	r2, #255	@ 0xff
 80031a8:	401a      	ands	r2, r3
 80031aa:	1dfb      	adds	r3, r7, #7
 80031ac:	781b      	ldrb	r3, [r3, #0]
 80031ae:	0018      	movs	r0, r3
 80031b0:	2303      	movs	r3, #3
 80031b2:	4003      	ands	r3, r0
 80031b4:	00db      	lsls	r3, r3, #3
 80031b6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80031b8:	481f      	ldr	r0, [pc, #124]	@ (8003238 <__NVIC_SetPriority+0xd4>)
 80031ba:	1dfb      	adds	r3, r7, #7
 80031bc:	781b      	ldrb	r3, [r3, #0]
 80031be:	b25b      	sxtb	r3, r3
 80031c0:	089b      	lsrs	r3, r3, #2
 80031c2:	430a      	orrs	r2, r1
 80031c4:	33c0      	adds	r3, #192	@ 0xc0
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80031ca:	e031      	b.n	8003230 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80031cc:	4a1b      	ldr	r2, [pc, #108]	@ (800323c <__NVIC_SetPriority+0xd8>)
 80031ce:	1dfb      	adds	r3, r7, #7
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	0019      	movs	r1, r3
 80031d4:	230f      	movs	r3, #15
 80031d6:	400b      	ands	r3, r1
 80031d8:	3b08      	subs	r3, #8
 80031da:	089b      	lsrs	r3, r3, #2
 80031dc:	3306      	adds	r3, #6
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	18d3      	adds	r3, r2, r3
 80031e2:	3304      	adds	r3, #4
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	1dfa      	adds	r2, r7, #7
 80031e8:	7812      	ldrb	r2, [r2, #0]
 80031ea:	0011      	movs	r1, r2
 80031ec:	2203      	movs	r2, #3
 80031ee:	400a      	ands	r2, r1
 80031f0:	00d2      	lsls	r2, r2, #3
 80031f2:	21ff      	movs	r1, #255	@ 0xff
 80031f4:	4091      	lsls	r1, r2
 80031f6:	000a      	movs	r2, r1
 80031f8:	43d2      	mvns	r2, r2
 80031fa:	401a      	ands	r2, r3
 80031fc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	019b      	lsls	r3, r3, #6
 8003202:	22ff      	movs	r2, #255	@ 0xff
 8003204:	401a      	ands	r2, r3
 8003206:	1dfb      	adds	r3, r7, #7
 8003208:	781b      	ldrb	r3, [r3, #0]
 800320a:	0018      	movs	r0, r3
 800320c:	2303      	movs	r3, #3
 800320e:	4003      	ands	r3, r0
 8003210:	00db      	lsls	r3, r3, #3
 8003212:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003214:	4809      	ldr	r0, [pc, #36]	@ (800323c <__NVIC_SetPriority+0xd8>)
 8003216:	1dfb      	adds	r3, r7, #7
 8003218:	781b      	ldrb	r3, [r3, #0]
 800321a:	001c      	movs	r4, r3
 800321c:	230f      	movs	r3, #15
 800321e:	4023      	ands	r3, r4
 8003220:	3b08      	subs	r3, #8
 8003222:	089b      	lsrs	r3, r3, #2
 8003224:	430a      	orrs	r2, r1
 8003226:	3306      	adds	r3, #6
 8003228:	009b      	lsls	r3, r3, #2
 800322a:	18c3      	adds	r3, r0, r3
 800322c:	3304      	adds	r3, #4
 800322e:	601a      	str	r2, [r3, #0]
}
 8003230:	46c0      	nop			@ (mov r8, r8)
 8003232:	46bd      	mov	sp, r7
 8003234:	b003      	add	sp, #12
 8003236:	bd90      	pop	{r4, r7, pc}
 8003238:	e000e100 	.word	0xe000e100
 800323c:	e000ed00 	.word	0xe000ed00

08003240 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	1e5a      	subs	r2, r3, #1
 800324c:	2380      	movs	r3, #128	@ 0x80
 800324e:	045b      	lsls	r3, r3, #17
 8003250:	429a      	cmp	r2, r3
 8003252:	d301      	bcc.n	8003258 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003254:	2301      	movs	r3, #1
 8003256:	e010      	b.n	800327a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003258:	4b0a      	ldr	r3, [pc, #40]	@ (8003284 <SysTick_Config+0x44>)
 800325a:	687a      	ldr	r2, [r7, #4]
 800325c:	3a01      	subs	r2, #1
 800325e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003260:	2301      	movs	r3, #1
 8003262:	425b      	negs	r3, r3
 8003264:	2103      	movs	r1, #3
 8003266:	0018      	movs	r0, r3
 8003268:	f7ff ff7c 	bl	8003164 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800326c:	4b05      	ldr	r3, [pc, #20]	@ (8003284 <SysTick_Config+0x44>)
 800326e:	2200      	movs	r2, #0
 8003270:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003272:	4b04      	ldr	r3, [pc, #16]	@ (8003284 <SysTick_Config+0x44>)
 8003274:	2207      	movs	r2, #7
 8003276:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003278:	2300      	movs	r3, #0
}
 800327a:	0018      	movs	r0, r3
 800327c:	46bd      	mov	sp, r7
 800327e:	b002      	add	sp, #8
 8003280:	bd80      	pop	{r7, pc}
 8003282:	46c0      	nop			@ (mov r8, r8)
 8003284:	e000e010 	.word	0xe000e010

08003288 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003288:	b580      	push	{r7, lr}
 800328a:	b084      	sub	sp, #16
 800328c:	af00      	add	r7, sp, #0
 800328e:	60b9      	str	r1, [r7, #8]
 8003290:	607a      	str	r2, [r7, #4]
 8003292:	210f      	movs	r1, #15
 8003294:	187b      	adds	r3, r7, r1
 8003296:	1c02      	adds	r2, r0, #0
 8003298:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800329a:	68ba      	ldr	r2, [r7, #8]
 800329c:	187b      	adds	r3, r7, r1
 800329e:	781b      	ldrb	r3, [r3, #0]
 80032a0:	b25b      	sxtb	r3, r3
 80032a2:	0011      	movs	r1, r2
 80032a4:	0018      	movs	r0, r3
 80032a6:	f7ff ff5d 	bl	8003164 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 80032aa:	46c0      	nop			@ (mov r8, r8)
 80032ac:	46bd      	mov	sp, r7
 80032ae:	b004      	add	sp, #16
 80032b0:	bd80      	pop	{r7, pc}

080032b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032b2:	b580      	push	{r7, lr}
 80032b4:	b082      	sub	sp, #8
 80032b6:	af00      	add	r7, sp, #0
 80032b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	0018      	movs	r0, r3
 80032be:	f7ff ffbf 	bl	8003240 <SysTick_Config>
 80032c2:	0003      	movs	r3, r0
}
 80032c4:	0018      	movs	r0, r3
 80032c6:	46bd      	mov	sp, r7
 80032c8:	b002      	add	sp, #8
 80032ca:	bd80      	pop	{r7, pc}

080032cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b086      	sub	sp, #24
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80032d6:	2300      	movs	r3, #0
 80032d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80032da:	2300      	movs	r3, #0
 80032dc:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80032de:	2300      	movs	r3, #0
 80032e0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80032e2:	e149      	b.n	8003578 <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	2101      	movs	r1, #1
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	4091      	lsls	r1, r2
 80032ee:	000a      	movs	r2, r1
 80032f0:	4013      	ands	r3, r2
 80032f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d100      	bne.n	80032fc <HAL_GPIO_Init+0x30>
 80032fa:	e13a      	b.n	8003572 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	2203      	movs	r2, #3
 8003302:	4013      	ands	r3, r2
 8003304:	2b01      	cmp	r3, #1
 8003306:	d005      	beq.n	8003314 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	2203      	movs	r2, #3
 800330e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003310:	2b02      	cmp	r3, #2
 8003312:	d130      	bne.n	8003376 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	005b      	lsls	r3, r3, #1
 800331e:	2203      	movs	r2, #3
 8003320:	409a      	lsls	r2, r3
 8003322:	0013      	movs	r3, r2
 8003324:	43da      	mvns	r2, r3
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	4013      	ands	r3, r2
 800332a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	68da      	ldr	r2, [r3, #12]
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	005b      	lsls	r3, r3, #1
 8003334:	409a      	lsls	r2, r3
 8003336:	0013      	movs	r3, r2
 8003338:	693a      	ldr	r2, [r7, #16]
 800333a:	4313      	orrs	r3, r2
 800333c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	693a      	ldr	r2, [r7, #16]
 8003342:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800334a:	2201      	movs	r2, #1
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	409a      	lsls	r2, r3
 8003350:	0013      	movs	r3, r2
 8003352:	43da      	mvns	r2, r3
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	4013      	ands	r3, r2
 8003358:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	091b      	lsrs	r3, r3, #4
 8003360:	2201      	movs	r2, #1
 8003362:	401a      	ands	r2, r3
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	409a      	lsls	r2, r3
 8003368:	0013      	movs	r3, r2
 800336a:	693a      	ldr	r2, [r7, #16]
 800336c:	4313      	orrs	r3, r2
 800336e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	693a      	ldr	r2, [r7, #16]
 8003374:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	2203      	movs	r2, #3
 800337c:	4013      	ands	r3, r2
 800337e:	2b03      	cmp	r3, #3
 8003380:	d017      	beq.n	80033b2 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	68db      	ldr	r3, [r3, #12]
 8003386:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	005b      	lsls	r3, r3, #1
 800338c:	2203      	movs	r2, #3
 800338e:	409a      	lsls	r2, r3
 8003390:	0013      	movs	r3, r2
 8003392:	43da      	mvns	r2, r3
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	4013      	ands	r3, r2
 8003398:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	689a      	ldr	r2, [r3, #8]
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	005b      	lsls	r3, r3, #1
 80033a2:	409a      	lsls	r2, r3
 80033a4:	0013      	movs	r3, r2
 80033a6:	693a      	ldr	r2, [r7, #16]
 80033a8:	4313      	orrs	r3, r2
 80033aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	693a      	ldr	r2, [r7, #16]
 80033b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	2203      	movs	r2, #3
 80033b8:	4013      	ands	r3, r2
 80033ba:	2b02      	cmp	r3, #2
 80033bc:	d123      	bne.n	8003406 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	08da      	lsrs	r2, r3, #3
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	3208      	adds	r2, #8
 80033c6:	0092      	lsls	r2, r2, #2
 80033c8:	58d3      	ldr	r3, [r2, r3]
 80033ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	2207      	movs	r2, #7
 80033d0:	4013      	ands	r3, r2
 80033d2:	009b      	lsls	r3, r3, #2
 80033d4:	220f      	movs	r2, #15
 80033d6:	409a      	lsls	r2, r3
 80033d8:	0013      	movs	r3, r2
 80033da:	43da      	mvns	r2, r3
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	4013      	ands	r3, r2
 80033e0:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	691a      	ldr	r2, [r3, #16]
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	2107      	movs	r1, #7
 80033ea:	400b      	ands	r3, r1
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	409a      	lsls	r2, r3
 80033f0:	0013      	movs	r3, r2
 80033f2:	693a      	ldr	r2, [r7, #16]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	08da      	lsrs	r2, r3, #3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	3208      	adds	r2, #8
 8003400:	0092      	lsls	r2, r2, #2
 8003402:	6939      	ldr	r1, [r7, #16]
 8003404:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	005b      	lsls	r3, r3, #1
 8003410:	2203      	movs	r2, #3
 8003412:	409a      	lsls	r2, r3
 8003414:	0013      	movs	r3, r2
 8003416:	43da      	mvns	r2, r3
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	4013      	ands	r3, r2
 800341c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	2203      	movs	r2, #3
 8003424:	401a      	ands	r2, r3
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	005b      	lsls	r3, r3, #1
 800342a:	409a      	lsls	r2, r3
 800342c:	0013      	movs	r3, r2
 800342e:	693a      	ldr	r2, [r7, #16]
 8003430:	4313      	orrs	r3, r2
 8003432:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	693a      	ldr	r2, [r7, #16]
 8003438:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	685a      	ldr	r2, [r3, #4]
 800343e:	23c0      	movs	r3, #192	@ 0xc0
 8003440:	029b      	lsls	r3, r3, #10
 8003442:	4013      	ands	r3, r2
 8003444:	d100      	bne.n	8003448 <HAL_GPIO_Init+0x17c>
 8003446:	e094      	b.n	8003572 <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003448:	4b51      	ldr	r3, [pc, #324]	@ (8003590 <HAL_GPIO_Init+0x2c4>)
 800344a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800344c:	4b50      	ldr	r3, [pc, #320]	@ (8003590 <HAL_GPIO_Init+0x2c4>)
 800344e:	2101      	movs	r1, #1
 8003450:	430a      	orrs	r2, r1
 8003452:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8003454:	4a4f      	ldr	r2, [pc, #316]	@ (8003594 <HAL_GPIO_Init+0x2c8>)
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	089b      	lsrs	r3, r3, #2
 800345a:	3302      	adds	r3, #2
 800345c:	009b      	lsls	r3, r3, #2
 800345e:	589b      	ldr	r3, [r3, r2]
 8003460:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	2203      	movs	r2, #3
 8003466:	4013      	ands	r3, r2
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	220f      	movs	r2, #15
 800346c:	409a      	lsls	r2, r3
 800346e:	0013      	movs	r3, r2
 8003470:	43da      	mvns	r2, r3
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	4013      	ands	r3, r2
 8003476:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	23a0      	movs	r3, #160	@ 0xa0
 800347c:	05db      	lsls	r3, r3, #23
 800347e:	429a      	cmp	r2, r3
 8003480:	d013      	beq.n	80034aa <HAL_GPIO_Init+0x1de>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	4a44      	ldr	r2, [pc, #272]	@ (8003598 <HAL_GPIO_Init+0x2cc>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d00d      	beq.n	80034a6 <HAL_GPIO_Init+0x1da>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	4a43      	ldr	r2, [pc, #268]	@ (800359c <HAL_GPIO_Init+0x2d0>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d007      	beq.n	80034a2 <HAL_GPIO_Init+0x1d6>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	4a42      	ldr	r2, [pc, #264]	@ (80035a0 <HAL_GPIO_Init+0x2d4>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d101      	bne.n	800349e <HAL_GPIO_Init+0x1d2>
 800349a:	2305      	movs	r3, #5
 800349c:	e006      	b.n	80034ac <HAL_GPIO_Init+0x1e0>
 800349e:	2306      	movs	r3, #6
 80034a0:	e004      	b.n	80034ac <HAL_GPIO_Init+0x1e0>
 80034a2:	2302      	movs	r3, #2
 80034a4:	e002      	b.n	80034ac <HAL_GPIO_Init+0x1e0>
 80034a6:	2301      	movs	r3, #1
 80034a8:	e000      	b.n	80034ac <HAL_GPIO_Init+0x1e0>
 80034aa:	2300      	movs	r3, #0
 80034ac:	697a      	ldr	r2, [r7, #20]
 80034ae:	2103      	movs	r1, #3
 80034b0:	400a      	ands	r2, r1
 80034b2:	0092      	lsls	r2, r2, #2
 80034b4:	4093      	lsls	r3, r2
 80034b6:	693a      	ldr	r2, [r7, #16]
 80034b8:	4313      	orrs	r3, r2
 80034ba:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034bc:	4935      	ldr	r1, [pc, #212]	@ (8003594 <HAL_GPIO_Init+0x2c8>)
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	089b      	lsrs	r3, r3, #2
 80034c2:	3302      	adds	r3, #2
 80034c4:	009b      	lsls	r3, r3, #2
 80034c6:	693a      	ldr	r2, [r7, #16]
 80034c8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034ca:	4b36      	ldr	r3, [pc, #216]	@ (80035a4 <HAL_GPIO_Init+0x2d8>)
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	43da      	mvns	r2, r3
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	4013      	ands	r3, r2
 80034d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	685a      	ldr	r2, [r3, #4]
 80034de:	2380      	movs	r3, #128	@ 0x80
 80034e0:	035b      	lsls	r3, r3, #13
 80034e2:	4013      	ands	r3, r2
 80034e4:	d003      	beq.n	80034ee <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 80034e6:	693a      	ldr	r2, [r7, #16]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	4313      	orrs	r3, r2
 80034ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80034ee:	4b2d      	ldr	r3, [pc, #180]	@ (80035a4 <HAL_GPIO_Init+0x2d8>)
 80034f0:	693a      	ldr	r2, [r7, #16]
 80034f2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80034f4:	4b2b      	ldr	r3, [pc, #172]	@ (80035a4 <HAL_GPIO_Init+0x2d8>)
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	43da      	mvns	r2, r3
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	4013      	ands	r3, r2
 8003502:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	685a      	ldr	r2, [r3, #4]
 8003508:	2380      	movs	r3, #128	@ 0x80
 800350a:	039b      	lsls	r3, r3, #14
 800350c:	4013      	ands	r3, r2
 800350e:	d003      	beq.n	8003518 <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 8003510:	693a      	ldr	r2, [r7, #16]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	4313      	orrs	r3, r2
 8003516:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003518:	4b22      	ldr	r3, [pc, #136]	@ (80035a4 <HAL_GPIO_Init+0x2d8>)
 800351a:	693a      	ldr	r2, [r7, #16]
 800351c:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 800351e:	4b21      	ldr	r3, [pc, #132]	@ (80035a4 <HAL_GPIO_Init+0x2d8>)
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	43da      	mvns	r2, r3
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	4013      	ands	r3, r2
 800352c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	685a      	ldr	r2, [r3, #4]
 8003532:	2380      	movs	r3, #128	@ 0x80
 8003534:	029b      	lsls	r3, r3, #10
 8003536:	4013      	ands	r3, r2
 8003538:	d003      	beq.n	8003542 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 800353a:	693a      	ldr	r2, [r7, #16]
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	4313      	orrs	r3, r2
 8003540:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003542:	4b18      	ldr	r3, [pc, #96]	@ (80035a4 <HAL_GPIO_Init+0x2d8>)
 8003544:	693a      	ldr	r2, [r7, #16]
 8003546:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003548:	4b16      	ldr	r3, [pc, #88]	@ (80035a4 <HAL_GPIO_Init+0x2d8>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	43da      	mvns	r2, r3
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	4013      	ands	r3, r2
 8003556:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	685a      	ldr	r2, [r3, #4]
 800355c:	2380      	movs	r3, #128	@ 0x80
 800355e:	025b      	lsls	r3, r3, #9
 8003560:	4013      	ands	r3, r2
 8003562:	d003      	beq.n	800356c <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8003564:	693a      	ldr	r2, [r7, #16]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	4313      	orrs	r3, r2
 800356a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800356c:	4b0d      	ldr	r3, [pc, #52]	@ (80035a4 <HAL_GPIO_Init+0x2d8>)
 800356e:	693a      	ldr	r2, [r7, #16]
 8003570:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	3301      	adds	r3, #1
 8003576:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	40da      	lsrs	r2, r3
 8003580:	1e13      	subs	r3, r2, #0
 8003582:	d000      	beq.n	8003586 <HAL_GPIO_Init+0x2ba>
 8003584:	e6ae      	b.n	80032e4 <HAL_GPIO_Init+0x18>
  }
}
 8003586:	46c0      	nop			@ (mov r8, r8)
 8003588:	46c0      	nop			@ (mov r8, r8)
 800358a:	46bd      	mov	sp, r7
 800358c:	b006      	add	sp, #24
 800358e:	bd80      	pop	{r7, pc}
 8003590:	40021000 	.word	0x40021000
 8003594:	40010000 	.word	0x40010000
 8003598:	50000400 	.word	0x50000400
 800359c:	50000800 	.word	0x50000800
 80035a0:	50001c00 	.word	0x50001c00
 80035a4:	40010400 	.word	0x40010400

080035a8 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	0008      	movs	r0, r1
 80035b2:	0011      	movs	r1, r2
 80035b4:	1cbb      	adds	r3, r7, #2
 80035b6:	1c02      	adds	r2, r0, #0
 80035b8:	801a      	strh	r2, [r3, #0]
 80035ba:	1c7b      	adds	r3, r7, #1
 80035bc:	1c0a      	adds	r2, r1, #0
 80035be:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80035c0:	1c7b      	adds	r3, r7, #1
 80035c2:	781b      	ldrb	r3, [r3, #0]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d004      	beq.n	80035d2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035c8:	1cbb      	adds	r3, r7, #2
 80035ca:	881a      	ldrh	r2, [r3, #0]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80035d0:	e003      	b.n	80035da <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80035d2:	1cbb      	adds	r3, r7, #2
 80035d4:	881a      	ldrh	r2, [r3, #0]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80035da:	46c0      	nop			@ (mov r8, r8)
 80035dc:	46bd      	mov	sp, r7
 80035de:	b002      	add	sp, #8
 80035e0:	bd80      	pop	{r7, pc}
	...

080035e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d101      	bne.n	80035f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e08f      	b.n	8003716 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2241      	movs	r2, #65	@ 0x41
 80035fa:	5c9b      	ldrb	r3, [r3, r2]
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d107      	bne.n	8003612 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2240      	movs	r2, #64	@ 0x40
 8003606:	2100      	movs	r1, #0
 8003608:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	0018      	movs	r0, r3
 800360e:	f7ff fb53 	bl	8002cb8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2241      	movs	r2, #65	@ 0x41
 8003616:	2124      	movs	r1, #36	@ 0x24
 8003618:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	2101      	movs	r1, #1
 8003626:	438a      	bics	r2, r1
 8003628:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	685a      	ldr	r2, [r3, #4]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	493b      	ldr	r1, [pc, #236]	@ (8003720 <HAL_I2C_Init+0x13c>)
 8003634:	400a      	ands	r2, r1
 8003636:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	689a      	ldr	r2, [r3, #8]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4938      	ldr	r1, [pc, #224]	@ (8003724 <HAL_I2C_Init+0x140>)
 8003644:	400a      	ands	r2, r1
 8003646:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	68db      	ldr	r3, [r3, #12]
 800364c:	2b01      	cmp	r3, #1
 800364e:	d108      	bne.n	8003662 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	689a      	ldr	r2, [r3, #8]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	2180      	movs	r1, #128	@ 0x80
 800365a:	0209      	lsls	r1, r1, #8
 800365c:	430a      	orrs	r2, r1
 800365e:	609a      	str	r2, [r3, #8]
 8003660:	e007      	b.n	8003672 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	689a      	ldr	r2, [r3, #8]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2184      	movs	r1, #132	@ 0x84
 800366c:	0209      	lsls	r1, r1, #8
 800366e:	430a      	orrs	r2, r1
 8003670:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	68db      	ldr	r3, [r3, #12]
 8003676:	2b02      	cmp	r3, #2
 8003678:	d109      	bne.n	800368e <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	685a      	ldr	r2, [r3, #4]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	2180      	movs	r1, #128	@ 0x80
 8003686:	0109      	lsls	r1, r1, #4
 8003688:	430a      	orrs	r2, r1
 800368a:	605a      	str	r2, [r3, #4]
 800368c:	e007      	b.n	800369e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	685a      	ldr	r2, [r3, #4]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4923      	ldr	r1, [pc, #140]	@ (8003728 <HAL_I2C_Init+0x144>)
 800369a:	400a      	ands	r2, r1
 800369c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	685a      	ldr	r2, [r3, #4]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4920      	ldr	r1, [pc, #128]	@ (800372c <HAL_I2C_Init+0x148>)
 80036aa:	430a      	orrs	r2, r1
 80036ac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	68da      	ldr	r2, [r3, #12]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	491a      	ldr	r1, [pc, #104]	@ (8003724 <HAL_I2C_Init+0x140>)
 80036ba:	400a      	ands	r2, r1
 80036bc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	691a      	ldr	r2, [r3, #16]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	695b      	ldr	r3, [r3, #20]
 80036c6:	431a      	orrs	r2, r3
 80036c8:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	699b      	ldr	r3, [r3, #24]
 80036ce:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	430a      	orrs	r2, r1
 80036d6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	69d9      	ldr	r1, [r3, #28]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6a1a      	ldr	r2, [r3, #32]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	430a      	orrs	r2, r1
 80036e6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	2101      	movs	r1, #1
 80036f4:	430a      	orrs	r2, r1
 80036f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2200      	movs	r2, #0
 80036fc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2241      	movs	r2, #65	@ 0x41
 8003702:	2120      	movs	r1, #32
 8003704:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2242      	movs	r2, #66	@ 0x42
 8003710:	2100      	movs	r1, #0
 8003712:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003714:	2300      	movs	r3, #0
}
 8003716:	0018      	movs	r0, r3
 8003718:	46bd      	mov	sp, r7
 800371a:	b002      	add	sp, #8
 800371c:	bd80      	pop	{r7, pc}
 800371e:	46c0      	nop			@ (mov r8, r8)
 8003720:	f0ffffff 	.word	0xf0ffffff
 8003724:	ffff7fff 	.word	0xffff7fff
 8003728:	fffff7ff 	.word	0xfffff7ff
 800372c:	02008000 	.word	0x02008000

08003730 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003730:	b590      	push	{r4, r7, lr}
 8003732:	b089      	sub	sp, #36	@ 0x24
 8003734:	af02      	add	r7, sp, #8
 8003736:	60f8      	str	r0, [r7, #12]
 8003738:	0008      	movs	r0, r1
 800373a:	607a      	str	r2, [r7, #4]
 800373c:	0019      	movs	r1, r3
 800373e:	230a      	movs	r3, #10
 8003740:	18fb      	adds	r3, r7, r3
 8003742:	1c02      	adds	r2, r0, #0
 8003744:	801a      	strh	r2, [r3, #0]
 8003746:	2308      	movs	r3, #8
 8003748:	18fb      	adds	r3, r7, r3
 800374a:	1c0a      	adds	r2, r1, #0
 800374c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2241      	movs	r2, #65	@ 0x41
 8003752:	5c9b      	ldrb	r3, [r3, r2]
 8003754:	b2db      	uxtb	r3, r3
 8003756:	2b20      	cmp	r3, #32
 8003758:	d000      	beq.n	800375c <HAL_I2C_Master_Transmit+0x2c>
 800375a:	e10a      	b.n	8003972 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2240      	movs	r2, #64	@ 0x40
 8003760:	5c9b      	ldrb	r3, [r3, r2]
 8003762:	2b01      	cmp	r3, #1
 8003764:	d101      	bne.n	800376a <HAL_I2C_Master_Transmit+0x3a>
 8003766:	2302      	movs	r3, #2
 8003768:	e104      	b.n	8003974 <HAL_I2C_Master_Transmit+0x244>
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2240      	movs	r2, #64	@ 0x40
 800376e:	2101      	movs	r1, #1
 8003770:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003772:	f7ff fcc9 	bl	8003108 <HAL_GetTick>
 8003776:	0003      	movs	r3, r0
 8003778:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800377a:	2380      	movs	r3, #128	@ 0x80
 800377c:	0219      	lsls	r1, r3, #8
 800377e:	68f8      	ldr	r0, [r7, #12]
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	9300      	str	r3, [sp, #0]
 8003784:	2319      	movs	r3, #25
 8003786:	2201      	movs	r2, #1
 8003788:	f000 fa26 	bl	8003bd8 <I2C_WaitOnFlagUntilTimeout>
 800378c:	1e03      	subs	r3, r0, #0
 800378e:	d001      	beq.n	8003794 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e0ef      	b.n	8003974 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2241      	movs	r2, #65	@ 0x41
 8003798:	2121      	movs	r1, #33	@ 0x21
 800379a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2242      	movs	r2, #66	@ 0x42
 80037a0:	2110      	movs	r1, #16
 80037a2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2200      	movs	r2, #0
 80037a8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	687a      	ldr	r2, [r7, #4]
 80037ae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2208      	movs	r2, #8
 80037b4:	18ba      	adds	r2, r7, r2
 80037b6:	8812      	ldrh	r2, [r2, #0]
 80037b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2200      	movs	r2, #0
 80037be:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037c4:	b29b      	uxth	r3, r3
 80037c6:	2bff      	cmp	r3, #255	@ 0xff
 80037c8:	d906      	bls.n	80037d8 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	22ff      	movs	r2, #255	@ 0xff
 80037ce:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80037d0:	2380      	movs	r3, #128	@ 0x80
 80037d2:	045b      	lsls	r3, r3, #17
 80037d4:	617b      	str	r3, [r7, #20]
 80037d6:	e007      	b.n	80037e8 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037dc:	b29a      	uxth	r2, r3
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80037e2:	2380      	movs	r3, #128	@ 0x80
 80037e4:	049b      	lsls	r3, r3, #18
 80037e6:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d027      	beq.n	8003840 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037f4:	781a      	ldrb	r2, [r3, #0]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003800:	1c5a      	adds	r2, r3, #1
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800380a:	b29b      	uxth	r3, r3
 800380c:	3b01      	subs	r3, #1
 800380e:	b29a      	uxth	r2, r3
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003818:	3b01      	subs	r3, #1
 800381a:	b29a      	uxth	r2, r3
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003824:	b2db      	uxtb	r3, r3
 8003826:	3301      	adds	r3, #1
 8003828:	b2da      	uxtb	r2, r3
 800382a:	697c      	ldr	r4, [r7, #20]
 800382c:	230a      	movs	r3, #10
 800382e:	18fb      	adds	r3, r7, r3
 8003830:	8819      	ldrh	r1, [r3, #0]
 8003832:	68f8      	ldr	r0, [r7, #12]
 8003834:	4b51      	ldr	r3, [pc, #324]	@ (800397c <HAL_I2C_Master_Transmit+0x24c>)
 8003836:	9300      	str	r3, [sp, #0]
 8003838:	0023      	movs	r3, r4
 800383a:	f000 fc45 	bl	80040c8 <I2C_TransferConfig>
 800383e:	e06f      	b.n	8003920 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003844:	b2da      	uxtb	r2, r3
 8003846:	697c      	ldr	r4, [r7, #20]
 8003848:	230a      	movs	r3, #10
 800384a:	18fb      	adds	r3, r7, r3
 800384c:	8819      	ldrh	r1, [r3, #0]
 800384e:	68f8      	ldr	r0, [r7, #12]
 8003850:	4b4a      	ldr	r3, [pc, #296]	@ (800397c <HAL_I2C_Master_Transmit+0x24c>)
 8003852:	9300      	str	r3, [sp, #0]
 8003854:	0023      	movs	r3, r4
 8003856:	f000 fc37 	bl	80040c8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800385a:	e061      	b.n	8003920 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800385c:	693a      	ldr	r2, [r7, #16]
 800385e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	0018      	movs	r0, r3
 8003864:	f000 fa10 	bl	8003c88 <I2C_WaitOnTXISFlagUntilTimeout>
 8003868:	1e03      	subs	r3, r0, #0
 800386a:	d001      	beq.n	8003870 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	e081      	b.n	8003974 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003874:	781a      	ldrb	r2, [r3, #0]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003880:	1c5a      	adds	r2, r3, #1
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800388a:	b29b      	uxth	r3, r3
 800388c:	3b01      	subs	r3, #1
 800388e:	b29a      	uxth	r2, r3
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003898:	3b01      	subs	r3, #1
 800389a:	b29a      	uxth	r2, r3
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038a4:	b29b      	uxth	r3, r3
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d03a      	beq.n	8003920 <HAL_I2C_Master_Transmit+0x1f0>
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d136      	bne.n	8003920 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80038b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80038b4:	68f8      	ldr	r0, [r7, #12]
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	9300      	str	r3, [sp, #0]
 80038ba:	0013      	movs	r3, r2
 80038bc:	2200      	movs	r2, #0
 80038be:	2180      	movs	r1, #128	@ 0x80
 80038c0:	f000 f98a 	bl	8003bd8 <I2C_WaitOnFlagUntilTimeout>
 80038c4:	1e03      	subs	r3, r0, #0
 80038c6:	d001      	beq.n	80038cc <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e053      	b.n	8003974 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	2bff      	cmp	r3, #255	@ 0xff
 80038d4:	d911      	bls.n	80038fa <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	22ff      	movs	r2, #255	@ 0xff
 80038da:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038e0:	b2da      	uxtb	r2, r3
 80038e2:	2380      	movs	r3, #128	@ 0x80
 80038e4:	045c      	lsls	r4, r3, #17
 80038e6:	230a      	movs	r3, #10
 80038e8:	18fb      	adds	r3, r7, r3
 80038ea:	8819      	ldrh	r1, [r3, #0]
 80038ec:	68f8      	ldr	r0, [r7, #12]
 80038ee:	2300      	movs	r3, #0
 80038f0:	9300      	str	r3, [sp, #0]
 80038f2:	0023      	movs	r3, r4
 80038f4:	f000 fbe8 	bl	80040c8 <I2C_TransferConfig>
 80038f8:	e012      	b.n	8003920 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038fe:	b29a      	uxth	r2, r3
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003908:	b2da      	uxtb	r2, r3
 800390a:	2380      	movs	r3, #128	@ 0x80
 800390c:	049c      	lsls	r4, r3, #18
 800390e:	230a      	movs	r3, #10
 8003910:	18fb      	adds	r3, r7, r3
 8003912:	8819      	ldrh	r1, [r3, #0]
 8003914:	68f8      	ldr	r0, [r7, #12]
 8003916:	2300      	movs	r3, #0
 8003918:	9300      	str	r3, [sp, #0]
 800391a:	0023      	movs	r3, r4
 800391c:	f000 fbd4 	bl	80040c8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003924:	b29b      	uxth	r3, r3
 8003926:	2b00      	cmp	r3, #0
 8003928:	d198      	bne.n	800385c <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800392a:	693a      	ldr	r2, [r7, #16]
 800392c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	0018      	movs	r0, r3
 8003932:	f000 f9ef 	bl	8003d14 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003936:	1e03      	subs	r3, r0, #0
 8003938:	d001      	beq.n	800393e <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e01a      	b.n	8003974 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	2220      	movs	r2, #32
 8003944:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	685a      	ldr	r2, [r3, #4]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	490b      	ldr	r1, [pc, #44]	@ (8003980 <HAL_I2C_Master_Transmit+0x250>)
 8003952:	400a      	ands	r2, r1
 8003954:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2241      	movs	r2, #65	@ 0x41
 800395a:	2120      	movs	r1, #32
 800395c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2242      	movs	r2, #66	@ 0x42
 8003962:	2100      	movs	r1, #0
 8003964:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	2240      	movs	r2, #64	@ 0x40
 800396a:	2100      	movs	r1, #0
 800396c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800396e:	2300      	movs	r3, #0
 8003970:	e000      	b.n	8003974 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8003972:	2302      	movs	r3, #2
  }
}
 8003974:	0018      	movs	r0, r3
 8003976:	46bd      	mov	sp, r7
 8003978:	b007      	add	sp, #28
 800397a:	bd90      	pop	{r4, r7, pc}
 800397c:	80002000 	.word	0x80002000
 8003980:	fe00e800 	.word	0xfe00e800

08003984 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003984:	b590      	push	{r4, r7, lr}
 8003986:	b089      	sub	sp, #36	@ 0x24
 8003988:	af02      	add	r7, sp, #8
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	0008      	movs	r0, r1
 800398e:	607a      	str	r2, [r7, #4]
 8003990:	0019      	movs	r1, r3
 8003992:	230a      	movs	r3, #10
 8003994:	18fb      	adds	r3, r7, r3
 8003996:	1c02      	adds	r2, r0, #0
 8003998:	801a      	strh	r2, [r3, #0]
 800399a:	2308      	movs	r3, #8
 800399c:	18fb      	adds	r3, r7, r3
 800399e:	1c0a      	adds	r2, r1, #0
 80039a0:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2241      	movs	r2, #65	@ 0x41
 80039a6:	5c9b      	ldrb	r3, [r3, r2]
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	2b20      	cmp	r3, #32
 80039ac:	d000      	beq.n	80039b0 <HAL_I2C_Master_Receive+0x2c>
 80039ae:	e0e8      	b.n	8003b82 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2240      	movs	r2, #64	@ 0x40
 80039b4:	5c9b      	ldrb	r3, [r3, r2]
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d101      	bne.n	80039be <HAL_I2C_Master_Receive+0x3a>
 80039ba:	2302      	movs	r3, #2
 80039bc:	e0e2      	b.n	8003b84 <HAL_I2C_Master_Receive+0x200>
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2240      	movs	r2, #64	@ 0x40
 80039c2:	2101      	movs	r1, #1
 80039c4:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80039c6:	f7ff fb9f 	bl	8003108 <HAL_GetTick>
 80039ca:	0003      	movs	r3, r0
 80039cc:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80039ce:	2380      	movs	r3, #128	@ 0x80
 80039d0:	0219      	lsls	r1, r3, #8
 80039d2:	68f8      	ldr	r0, [r7, #12]
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	9300      	str	r3, [sp, #0]
 80039d8:	2319      	movs	r3, #25
 80039da:	2201      	movs	r2, #1
 80039dc:	f000 f8fc 	bl	8003bd8 <I2C_WaitOnFlagUntilTimeout>
 80039e0:	1e03      	subs	r3, r0, #0
 80039e2:	d001      	beq.n	80039e8 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 80039e4:	2301      	movs	r3, #1
 80039e6:	e0cd      	b.n	8003b84 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2241      	movs	r2, #65	@ 0x41
 80039ec:	2122      	movs	r1, #34	@ 0x22
 80039ee:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2242      	movs	r2, #66	@ 0x42
 80039f4:	2110      	movs	r1, #16
 80039f6:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	687a      	ldr	r2, [r7, #4]
 8003a02:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2208      	movs	r2, #8
 8003a08:	18ba      	adds	r2, r7, r2
 8003a0a:	8812      	ldrh	r2, [r2, #0]
 8003a0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2200      	movs	r2, #0
 8003a12:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a18:	b29b      	uxth	r3, r3
 8003a1a:	2bff      	cmp	r3, #255	@ 0xff
 8003a1c:	d911      	bls.n	8003a42 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = 1U;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2201      	movs	r2, #1
 8003a22:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a28:	b2da      	uxtb	r2, r3
 8003a2a:	2380      	movs	r3, #128	@ 0x80
 8003a2c:	045c      	lsls	r4, r3, #17
 8003a2e:	230a      	movs	r3, #10
 8003a30:	18fb      	adds	r3, r7, r3
 8003a32:	8819      	ldrh	r1, [r3, #0]
 8003a34:	68f8      	ldr	r0, [r7, #12]
 8003a36:	4b55      	ldr	r3, [pc, #340]	@ (8003b8c <HAL_I2C_Master_Receive+0x208>)
 8003a38:	9300      	str	r3, [sp, #0]
 8003a3a:	0023      	movs	r3, r4
 8003a3c:	f000 fb44 	bl	80040c8 <I2C_TransferConfig>
 8003a40:	e076      	b.n	8003b30 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a46:	b29a      	uxth	r2, r3
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a50:	b2da      	uxtb	r2, r3
 8003a52:	2380      	movs	r3, #128	@ 0x80
 8003a54:	049c      	lsls	r4, r3, #18
 8003a56:	230a      	movs	r3, #10
 8003a58:	18fb      	adds	r3, r7, r3
 8003a5a:	8819      	ldrh	r1, [r3, #0]
 8003a5c:	68f8      	ldr	r0, [r7, #12]
 8003a5e:	4b4b      	ldr	r3, [pc, #300]	@ (8003b8c <HAL_I2C_Master_Receive+0x208>)
 8003a60:	9300      	str	r3, [sp, #0]
 8003a62:	0023      	movs	r3, r4
 8003a64:	f000 fb30 	bl	80040c8 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003a68:	e062      	b.n	8003b30 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a6a:	697a      	ldr	r2, [r7, #20]
 8003a6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	0018      	movs	r0, r3
 8003a72:	f000 f993 	bl	8003d9c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a76:	1e03      	subs	r3, r0, #0
 8003a78:	d001      	beq.n	8003a7e <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e082      	b.n	8003b84 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a88:	b2d2      	uxtb	r2, r2
 8003a8a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a90:	1c5a      	adds	r2, r3, #1
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a9a:	3b01      	subs	r3, #1
 8003a9c:	b29a      	uxth	r2, r3
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003aa6:	b29b      	uxth	r3, r3
 8003aa8:	3b01      	subs	r3, #1
 8003aaa:	b29a      	uxth	r2, r3
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ab4:	b29b      	uxth	r3, r3
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d03a      	beq.n	8003b30 <HAL_I2C_Master_Receive+0x1ac>
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d136      	bne.n	8003b30 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003ac2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003ac4:	68f8      	ldr	r0, [r7, #12]
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	9300      	str	r3, [sp, #0]
 8003aca:	0013      	movs	r3, r2
 8003acc:	2200      	movs	r2, #0
 8003ace:	2180      	movs	r1, #128	@ 0x80
 8003ad0:	f000 f882 	bl	8003bd8 <I2C_WaitOnFlagUntilTimeout>
 8003ad4:	1e03      	subs	r3, r0, #0
 8003ad6:	d001      	beq.n	8003adc <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	e053      	b.n	8003b84 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ae0:	b29b      	uxth	r3, r3
 8003ae2:	2bff      	cmp	r3, #255	@ 0xff
 8003ae4:	d911      	bls.n	8003b0a <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	22ff      	movs	r2, #255	@ 0xff
 8003aea:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003af0:	b2da      	uxtb	r2, r3
 8003af2:	2380      	movs	r3, #128	@ 0x80
 8003af4:	045c      	lsls	r4, r3, #17
 8003af6:	230a      	movs	r3, #10
 8003af8:	18fb      	adds	r3, r7, r3
 8003afa:	8819      	ldrh	r1, [r3, #0]
 8003afc:	68f8      	ldr	r0, [r7, #12]
 8003afe:	2300      	movs	r3, #0
 8003b00:	9300      	str	r3, [sp, #0]
 8003b02:	0023      	movs	r3, r4
 8003b04:	f000 fae0 	bl	80040c8 <I2C_TransferConfig>
 8003b08:	e012      	b.n	8003b30 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b0e:	b29a      	uxth	r2, r3
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b18:	b2da      	uxtb	r2, r3
 8003b1a:	2380      	movs	r3, #128	@ 0x80
 8003b1c:	049c      	lsls	r4, r3, #18
 8003b1e:	230a      	movs	r3, #10
 8003b20:	18fb      	adds	r3, r7, r3
 8003b22:	8819      	ldrh	r1, [r3, #0]
 8003b24:	68f8      	ldr	r0, [r7, #12]
 8003b26:	2300      	movs	r3, #0
 8003b28:	9300      	str	r3, [sp, #0]
 8003b2a:	0023      	movs	r3, r4
 8003b2c:	f000 facc 	bl	80040c8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b34:	b29b      	uxth	r3, r3
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d197      	bne.n	8003a6a <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b3a:	697a      	ldr	r2, [r7, #20]
 8003b3c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	0018      	movs	r0, r3
 8003b42:	f000 f8e7 	bl	8003d14 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003b46:	1e03      	subs	r3, r0, #0
 8003b48:	d001      	beq.n	8003b4e <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e01a      	b.n	8003b84 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	2220      	movs	r2, #32
 8003b54:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	685a      	ldr	r2, [r3, #4]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	490b      	ldr	r1, [pc, #44]	@ (8003b90 <HAL_I2C_Master_Receive+0x20c>)
 8003b62:	400a      	ands	r2, r1
 8003b64:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2241      	movs	r2, #65	@ 0x41
 8003b6a:	2120      	movs	r1, #32
 8003b6c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2242      	movs	r2, #66	@ 0x42
 8003b72:	2100      	movs	r1, #0
 8003b74:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2240      	movs	r2, #64	@ 0x40
 8003b7a:	2100      	movs	r1, #0
 8003b7c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	e000      	b.n	8003b84 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8003b82:	2302      	movs	r3, #2
  }
}
 8003b84:	0018      	movs	r0, r3
 8003b86:	46bd      	mov	sp, r7
 8003b88:	b007      	add	sp, #28
 8003b8a:	bd90      	pop	{r4, r7, pc}
 8003b8c:	80002400 	.word	0x80002400
 8003b90:	fe00e800 	.word	0xfe00e800

08003b94 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b082      	sub	sp, #8
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	699b      	ldr	r3, [r3, #24]
 8003ba2:	2202      	movs	r2, #2
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	2b02      	cmp	r3, #2
 8003ba8:	d103      	bne.n	8003bb2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	699b      	ldr	r3, [r3, #24]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	4013      	ands	r3, r2
 8003bbc:	2b01      	cmp	r3, #1
 8003bbe:	d007      	beq.n	8003bd0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	699a      	ldr	r2, [r3, #24]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	2101      	movs	r1, #1
 8003bcc:	430a      	orrs	r2, r1
 8003bce:	619a      	str	r2, [r3, #24]
  }
}
 8003bd0:	46c0      	nop			@ (mov r8, r8)
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	b002      	add	sp, #8
 8003bd6:	bd80      	pop	{r7, pc}

08003bd8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b084      	sub	sp, #16
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	60f8      	str	r0, [r7, #12]
 8003be0:	60b9      	str	r1, [r7, #8]
 8003be2:	603b      	str	r3, [r7, #0]
 8003be4:	1dfb      	adds	r3, r7, #7
 8003be6:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003be8:	e03a      	b.n	8003c60 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bea:	69ba      	ldr	r2, [r7, #24]
 8003bec:	6839      	ldr	r1, [r7, #0]
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	0018      	movs	r0, r3
 8003bf2:	f000 f971 	bl	8003ed8 <I2C_IsErrorOccurred>
 8003bf6:	1e03      	subs	r3, r0, #0
 8003bf8:	d001      	beq.n	8003bfe <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e040      	b.n	8003c80 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	3301      	adds	r3, #1
 8003c02:	d02d      	beq.n	8003c60 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c04:	f7ff fa80 	bl	8003108 <HAL_GetTick>
 8003c08:	0002      	movs	r2, r0
 8003c0a:	69bb      	ldr	r3, [r7, #24]
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	683a      	ldr	r2, [r7, #0]
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d302      	bcc.n	8003c1a <I2C_WaitOnFlagUntilTimeout+0x42>
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d122      	bne.n	8003c60 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	699b      	ldr	r3, [r3, #24]
 8003c20:	68ba      	ldr	r2, [r7, #8]
 8003c22:	4013      	ands	r3, r2
 8003c24:	68ba      	ldr	r2, [r7, #8]
 8003c26:	1ad3      	subs	r3, r2, r3
 8003c28:	425a      	negs	r2, r3
 8003c2a:	4153      	adcs	r3, r2
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	001a      	movs	r2, r3
 8003c30:	1dfb      	adds	r3, r7, #7
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d113      	bne.n	8003c60 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c3c:	2220      	movs	r2, #32
 8003c3e:	431a      	orrs	r2, r3
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2241      	movs	r2, #65	@ 0x41
 8003c48:	2120      	movs	r1, #32
 8003c4a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2242      	movs	r2, #66	@ 0x42
 8003c50:	2100      	movs	r1, #0
 8003c52:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2240      	movs	r2, #64	@ 0x40
 8003c58:	2100      	movs	r1, #0
 8003c5a:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e00f      	b.n	8003c80 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	699b      	ldr	r3, [r3, #24]
 8003c66:	68ba      	ldr	r2, [r7, #8]
 8003c68:	4013      	ands	r3, r2
 8003c6a:	68ba      	ldr	r2, [r7, #8]
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	425a      	negs	r2, r3
 8003c70:	4153      	adcs	r3, r2
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	001a      	movs	r2, r3
 8003c76:	1dfb      	adds	r3, r7, #7
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	429a      	cmp	r2, r3
 8003c7c:	d0b5      	beq.n	8003bea <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c7e:	2300      	movs	r3, #0
}
 8003c80:	0018      	movs	r0, r3
 8003c82:	46bd      	mov	sp, r7
 8003c84:	b004      	add	sp, #16
 8003c86:	bd80      	pop	{r7, pc}

08003c88 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b084      	sub	sp, #16
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	60f8      	str	r0, [r7, #12]
 8003c90:	60b9      	str	r1, [r7, #8]
 8003c92:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003c94:	e032      	b.n	8003cfc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	68b9      	ldr	r1, [r7, #8]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	0018      	movs	r0, r3
 8003c9e:	f000 f91b 	bl	8003ed8 <I2C_IsErrorOccurred>
 8003ca2:	1e03      	subs	r3, r0, #0
 8003ca4:	d001      	beq.n	8003caa <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e030      	b.n	8003d0c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	3301      	adds	r3, #1
 8003cae:	d025      	beq.n	8003cfc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cb0:	f7ff fa2a 	bl	8003108 <HAL_GetTick>
 8003cb4:	0002      	movs	r2, r0
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	68ba      	ldr	r2, [r7, #8]
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d302      	bcc.n	8003cc6 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d11a      	bne.n	8003cfc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	699b      	ldr	r3, [r3, #24]
 8003ccc:	2202      	movs	r2, #2
 8003cce:	4013      	ands	r3, r2
 8003cd0:	2b02      	cmp	r3, #2
 8003cd2:	d013      	beq.n	8003cfc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cd8:	2220      	movs	r2, #32
 8003cda:	431a      	orrs	r2, r3
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2241      	movs	r2, #65	@ 0x41
 8003ce4:	2120      	movs	r1, #32
 8003ce6:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2242      	movs	r2, #66	@ 0x42
 8003cec:	2100      	movs	r1, #0
 8003cee:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2240      	movs	r2, #64	@ 0x40
 8003cf4:	2100      	movs	r1, #0
 8003cf6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e007      	b.n	8003d0c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	699b      	ldr	r3, [r3, #24]
 8003d02:	2202      	movs	r2, #2
 8003d04:	4013      	ands	r3, r2
 8003d06:	2b02      	cmp	r3, #2
 8003d08:	d1c5      	bne.n	8003c96 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003d0a:	2300      	movs	r3, #0
}
 8003d0c:	0018      	movs	r0, r3
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	b004      	add	sp, #16
 8003d12:	bd80      	pop	{r7, pc}

08003d14 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b084      	sub	sp, #16
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	60b9      	str	r1, [r7, #8]
 8003d1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d20:	e02f      	b.n	8003d82 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	68b9      	ldr	r1, [r7, #8]
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	0018      	movs	r0, r3
 8003d2a:	f000 f8d5 	bl	8003ed8 <I2C_IsErrorOccurred>
 8003d2e:	1e03      	subs	r3, r0, #0
 8003d30:	d001      	beq.n	8003d36 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e02d      	b.n	8003d92 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d36:	f7ff f9e7 	bl	8003108 <HAL_GetTick>
 8003d3a:	0002      	movs	r2, r0
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	68ba      	ldr	r2, [r7, #8]
 8003d42:	429a      	cmp	r2, r3
 8003d44:	d302      	bcc.n	8003d4c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d11a      	bne.n	8003d82 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	699b      	ldr	r3, [r3, #24]
 8003d52:	2220      	movs	r2, #32
 8003d54:	4013      	ands	r3, r2
 8003d56:	2b20      	cmp	r3, #32
 8003d58:	d013      	beq.n	8003d82 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d5e:	2220      	movs	r2, #32
 8003d60:	431a      	orrs	r2, r3
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2241      	movs	r2, #65	@ 0x41
 8003d6a:	2120      	movs	r1, #32
 8003d6c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2242      	movs	r2, #66	@ 0x42
 8003d72:	2100      	movs	r1, #0
 8003d74:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2240      	movs	r2, #64	@ 0x40
 8003d7a:	2100      	movs	r1, #0
 8003d7c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e007      	b.n	8003d92 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	699b      	ldr	r3, [r3, #24]
 8003d88:	2220      	movs	r2, #32
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	2b20      	cmp	r3, #32
 8003d8e:	d1c8      	bne.n	8003d22 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d90:	2300      	movs	r3, #0
}
 8003d92:	0018      	movs	r0, r3
 8003d94:	46bd      	mov	sp, r7
 8003d96:	b004      	add	sp, #16
 8003d98:	bd80      	pop	{r7, pc}
	...

08003d9c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b086      	sub	sp, #24
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	60f8      	str	r0, [r7, #12]
 8003da4:	60b9      	str	r1, [r7, #8]
 8003da6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003da8:	2317      	movs	r3, #23
 8003daa:	18fb      	adds	r3, r7, r3
 8003dac:	2200      	movs	r2, #0
 8003dae:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003db0:	e07b      	b.n	8003eaa <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003db2:	687a      	ldr	r2, [r7, #4]
 8003db4:	68b9      	ldr	r1, [r7, #8]
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	0018      	movs	r0, r3
 8003dba:	f000 f88d 	bl	8003ed8 <I2C_IsErrorOccurred>
 8003dbe:	1e03      	subs	r3, r0, #0
 8003dc0:	d003      	beq.n	8003dca <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8003dc2:	2317      	movs	r3, #23
 8003dc4:	18fb      	adds	r3, r7, r3
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	699b      	ldr	r3, [r3, #24]
 8003dd0:	2220      	movs	r2, #32
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	2b20      	cmp	r3, #32
 8003dd6:	d140      	bne.n	8003e5a <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8003dd8:	2117      	movs	r1, #23
 8003dda:	187b      	adds	r3, r7, r1
 8003ddc:	781b      	ldrb	r3, [r3, #0]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d13b      	bne.n	8003e5a <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	699b      	ldr	r3, [r3, #24]
 8003de8:	2204      	movs	r2, #4
 8003dea:	4013      	ands	r3, r2
 8003dec:	2b04      	cmp	r3, #4
 8003dee:	d106      	bne.n	8003dfe <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d002      	beq.n	8003dfe <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8003df8:	187b      	adds	r3, r7, r1
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	699b      	ldr	r3, [r3, #24]
 8003e04:	2210      	movs	r2, #16
 8003e06:	4013      	ands	r3, r2
 8003e08:	2b10      	cmp	r3, #16
 8003e0a:	d123      	bne.n	8003e54 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	2210      	movs	r2, #16
 8003e12:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2204      	movs	r2, #4
 8003e18:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	2220      	movs	r2, #32
 8003e20:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	685a      	ldr	r2, [r3, #4]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4929      	ldr	r1, [pc, #164]	@ (8003ed4 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8003e2e:	400a      	ands	r2, r1
 8003e30:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2241      	movs	r2, #65	@ 0x41
 8003e36:	2120      	movs	r1, #32
 8003e38:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2242      	movs	r2, #66	@ 0x42
 8003e3e:	2100      	movs	r1, #0
 8003e40:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2240      	movs	r2, #64	@ 0x40
 8003e46:	2100      	movs	r1, #0
 8003e48:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8003e4a:	2317      	movs	r3, #23
 8003e4c:	18fb      	adds	r3, r7, r3
 8003e4e:	2201      	movs	r2, #1
 8003e50:	701a      	strb	r2, [r3, #0]
 8003e52:	e002      	b.n	8003e5a <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2200      	movs	r2, #0
 8003e58:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8003e5a:	f7ff f955 	bl	8003108 <HAL_GetTick>
 8003e5e:	0002      	movs	r2, r0
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	1ad3      	subs	r3, r2, r3
 8003e64:	68ba      	ldr	r2, [r7, #8]
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d302      	bcc.n	8003e70 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d11c      	bne.n	8003eaa <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8003e70:	2017      	movs	r0, #23
 8003e72:	183b      	adds	r3, r7, r0
 8003e74:	781b      	ldrb	r3, [r3, #0]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d117      	bne.n	8003eaa <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	699b      	ldr	r3, [r3, #24]
 8003e80:	2204      	movs	r2, #4
 8003e82:	4013      	ands	r3, r2
 8003e84:	2b04      	cmp	r3, #4
 8003e86:	d010      	beq.n	8003eaa <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e8c:	2220      	movs	r2, #32
 8003e8e:	431a      	orrs	r2, r3
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2241      	movs	r2, #65	@ 0x41
 8003e98:	2120      	movs	r1, #32
 8003e9a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2240      	movs	r2, #64	@ 0x40
 8003ea0:	2100      	movs	r1, #0
 8003ea2:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8003ea4:	183b      	adds	r3, r7, r0
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	699b      	ldr	r3, [r3, #24]
 8003eb0:	2204      	movs	r2, #4
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	2b04      	cmp	r3, #4
 8003eb6:	d005      	beq.n	8003ec4 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8003eb8:	2317      	movs	r3, #23
 8003eba:	18fb      	adds	r3, r7, r3
 8003ebc:	781b      	ldrb	r3, [r3, #0]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d100      	bne.n	8003ec4 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8003ec2:	e776      	b.n	8003db2 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8003ec4:	2317      	movs	r3, #23
 8003ec6:	18fb      	adds	r3, r7, r3
 8003ec8:	781b      	ldrb	r3, [r3, #0]
}
 8003eca:	0018      	movs	r0, r3
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	b006      	add	sp, #24
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	46c0      	nop			@ (mov r8, r8)
 8003ed4:	fe00e800 	.word	0xfe00e800

08003ed8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b08a      	sub	sp, #40	@ 0x28
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	60f8      	str	r0, [r7, #12]
 8003ee0:	60b9      	str	r1, [r7, #8]
 8003ee2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ee4:	2327      	movs	r3, #39	@ 0x27
 8003ee6:	18fb      	adds	r3, r7, r3
 8003ee8:	2200      	movs	r2, #0
 8003eea:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	699b      	ldr	r3, [r3, #24]
 8003ef2:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003efc:	69bb      	ldr	r3, [r7, #24]
 8003efe:	2210      	movs	r2, #16
 8003f00:	4013      	ands	r3, r2
 8003f02:	d100      	bne.n	8003f06 <I2C_IsErrorOccurred+0x2e>
 8003f04:	e079      	b.n	8003ffa <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	2210      	movs	r2, #16
 8003f0c:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003f0e:	e057      	b.n	8003fc0 <I2C_IsErrorOccurred+0xe8>
 8003f10:	2227      	movs	r2, #39	@ 0x27
 8003f12:	18bb      	adds	r3, r7, r2
 8003f14:	18ba      	adds	r2, r7, r2
 8003f16:	7812      	ldrb	r2, [r2, #0]
 8003f18:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	3301      	adds	r3, #1
 8003f1e:	d04f      	beq.n	8003fc0 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003f20:	f7ff f8f2 	bl	8003108 <HAL_GetTick>
 8003f24:	0002      	movs	r2, r0
 8003f26:	69fb      	ldr	r3, [r7, #28]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	68ba      	ldr	r2, [r7, #8]
 8003f2c:	429a      	cmp	r2, r3
 8003f2e:	d302      	bcc.n	8003f36 <I2C_IsErrorOccurred+0x5e>
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d144      	bne.n	8003fc0 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	685a      	ldr	r2, [r3, #4]
 8003f3c:	2380      	movs	r3, #128	@ 0x80
 8003f3e:	01db      	lsls	r3, r3, #7
 8003f40:	4013      	ands	r3, r2
 8003f42:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003f44:	2013      	movs	r0, #19
 8003f46:	183b      	adds	r3, r7, r0
 8003f48:	68fa      	ldr	r2, [r7, #12]
 8003f4a:	2142      	movs	r1, #66	@ 0x42
 8003f4c:	5c52      	ldrb	r2, [r2, r1]
 8003f4e:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	699a      	ldr	r2, [r3, #24]
 8003f56:	2380      	movs	r3, #128	@ 0x80
 8003f58:	021b      	lsls	r3, r3, #8
 8003f5a:	401a      	ands	r2, r3
 8003f5c:	2380      	movs	r3, #128	@ 0x80
 8003f5e:	021b      	lsls	r3, r3, #8
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d126      	bne.n	8003fb2 <I2C_IsErrorOccurred+0xda>
 8003f64:	697a      	ldr	r2, [r7, #20]
 8003f66:	2380      	movs	r3, #128	@ 0x80
 8003f68:	01db      	lsls	r3, r3, #7
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d021      	beq.n	8003fb2 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8003f6e:	183b      	adds	r3, r7, r0
 8003f70:	781b      	ldrb	r3, [r3, #0]
 8003f72:	2b20      	cmp	r3, #32
 8003f74:	d01d      	beq.n	8003fb2 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	685a      	ldr	r2, [r3, #4]
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	2180      	movs	r1, #128	@ 0x80
 8003f82:	01c9      	lsls	r1, r1, #7
 8003f84:	430a      	orrs	r2, r1
 8003f86:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003f88:	f7ff f8be 	bl	8003108 <HAL_GetTick>
 8003f8c:	0003      	movs	r3, r0
 8003f8e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f90:	e00f      	b.n	8003fb2 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003f92:	f7ff f8b9 	bl	8003108 <HAL_GetTick>
 8003f96:	0002      	movs	r2, r0
 8003f98:	69fb      	ldr	r3, [r7, #28]
 8003f9a:	1ad3      	subs	r3, r2, r3
 8003f9c:	2b19      	cmp	r3, #25
 8003f9e:	d908      	bls.n	8003fb2 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003fa0:	6a3b      	ldr	r3, [r7, #32]
 8003fa2:	2220      	movs	r2, #32
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003fa8:	2327      	movs	r3, #39	@ 0x27
 8003faa:	18fb      	adds	r3, r7, r3
 8003fac:	2201      	movs	r2, #1
 8003fae:	701a      	strb	r2, [r3, #0]

              break;
 8003fb0:	e006      	b.n	8003fc0 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	699b      	ldr	r3, [r3, #24]
 8003fb8:	2220      	movs	r2, #32
 8003fba:	4013      	ands	r3, r2
 8003fbc:	2b20      	cmp	r3, #32
 8003fbe:	d1e8      	bne.n	8003f92 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	699b      	ldr	r3, [r3, #24]
 8003fc6:	2220      	movs	r2, #32
 8003fc8:	4013      	ands	r3, r2
 8003fca:	2b20      	cmp	r3, #32
 8003fcc:	d004      	beq.n	8003fd8 <I2C_IsErrorOccurred+0x100>
 8003fce:	2327      	movs	r3, #39	@ 0x27
 8003fd0:	18fb      	adds	r3, r7, r3
 8003fd2:	781b      	ldrb	r3, [r3, #0]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d09b      	beq.n	8003f10 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003fd8:	2327      	movs	r3, #39	@ 0x27
 8003fda:	18fb      	adds	r3, r7, r3
 8003fdc:	781b      	ldrb	r3, [r3, #0]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d103      	bne.n	8003fea <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	2220      	movs	r2, #32
 8003fe8:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003fea:	6a3b      	ldr	r3, [r7, #32]
 8003fec:	2204      	movs	r2, #4
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003ff2:	2327      	movs	r3, #39	@ 0x27
 8003ff4:	18fb      	adds	r3, r7, r3
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	699b      	ldr	r3, [r3, #24]
 8004000:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004002:	69ba      	ldr	r2, [r7, #24]
 8004004:	2380      	movs	r3, #128	@ 0x80
 8004006:	005b      	lsls	r3, r3, #1
 8004008:	4013      	ands	r3, r2
 800400a:	d00c      	beq.n	8004026 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800400c:	6a3b      	ldr	r3, [r7, #32]
 800400e:	2201      	movs	r2, #1
 8004010:	4313      	orrs	r3, r2
 8004012:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	2280      	movs	r2, #128	@ 0x80
 800401a:	0052      	lsls	r2, r2, #1
 800401c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800401e:	2327      	movs	r3, #39	@ 0x27
 8004020:	18fb      	adds	r3, r7, r3
 8004022:	2201      	movs	r2, #1
 8004024:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004026:	69ba      	ldr	r2, [r7, #24]
 8004028:	2380      	movs	r3, #128	@ 0x80
 800402a:	00db      	lsls	r3, r3, #3
 800402c:	4013      	ands	r3, r2
 800402e:	d00c      	beq.n	800404a <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004030:	6a3b      	ldr	r3, [r7, #32]
 8004032:	2208      	movs	r2, #8
 8004034:	4313      	orrs	r3, r2
 8004036:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	2280      	movs	r2, #128	@ 0x80
 800403e:	00d2      	lsls	r2, r2, #3
 8004040:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004042:	2327      	movs	r3, #39	@ 0x27
 8004044:	18fb      	adds	r3, r7, r3
 8004046:	2201      	movs	r2, #1
 8004048:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800404a:	69ba      	ldr	r2, [r7, #24]
 800404c:	2380      	movs	r3, #128	@ 0x80
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	4013      	ands	r3, r2
 8004052:	d00c      	beq.n	800406e <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004054:	6a3b      	ldr	r3, [r7, #32]
 8004056:	2202      	movs	r2, #2
 8004058:	4313      	orrs	r3, r2
 800405a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	2280      	movs	r2, #128	@ 0x80
 8004062:	0092      	lsls	r2, r2, #2
 8004064:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004066:	2327      	movs	r3, #39	@ 0x27
 8004068:	18fb      	adds	r3, r7, r3
 800406a:	2201      	movs	r2, #1
 800406c:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800406e:	2327      	movs	r3, #39	@ 0x27
 8004070:	18fb      	adds	r3, r7, r3
 8004072:	781b      	ldrb	r3, [r3, #0]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d01d      	beq.n	80040b4 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	0018      	movs	r0, r3
 800407c:	f7ff fd8a 	bl	8003b94 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	685a      	ldr	r2, [r3, #4]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	490e      	ldr	r1, [pc, #56]	@ (80040c4 <I2C_IsErrorOccurred+0x1ec>)
 800408c:	400a      	ands	r2, r1
 800408e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004094:	6a3b      	ldr	r3, [r7, #32]
 8004096:	431a      	orrs	r2, r3
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2241      	movs	r2, #65	@ 0x41
 80040a0:	2120      	movs	r1, #32
 80040a2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2242      	movs	r2, #66	@ 0x42
 80040a8:	2100      	movs	r1, #0
 80040aa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2240      	movs	r2, #64	@ 0x40
 80040b0:	2100      	movs	r1, #0
 80040b2:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80040b4:	2327      	movs	r3, #39	@ 0x27
 80040b6:	18fb      	adds	r3, r7, r3
 80040b8:	781b      	ldrb	r3, [r3, #0]
}
 80040ba:	0018      	movs	r0, r3
 80040bc:	46bd      	mov	sp, r7
 80040be:	b00a      	add	sp, #40	@ 0x28
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	46c0      	nop			@ (mov r8, r8)
 80040c4:	fe00e800 	.word	0xfe00e800

080040c8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80040c8:	b590      	push	{r4, r7, lr}
 80040ca:	b087      	sub	sp, #28
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	60f8      	str	r0, [r7, #12]
 80040d0:	0008      	movs	r0, r1
 80040d2:	0011      	movs	r1, r2
 80040d4:	607b      	str	r3, [r7, #4]
 80040d6:	240a      	movs	r4, #10
 80040d8:	193b      	adds	r3, r7, r4
 80040da:	1c02      	adds	r2, r0, #0
 80040dc:	801a      	strh	r2, [r3, #0]
 80040de:	2009      	movs	r0, #9
 80040e0:	183b      	adds	r3, r7, r0
 80040e2:	1c0a      	adds	r2, r1, #0
 80040e4:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80040e6:	193b      	adds	r3, r7, r4
 80040e8:	881b      	ldrh	r3, [r3, #0]
 80040ea:	059b      	lsls	r3, r3, #22
 80040ec:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80040ee:	183b      	adds	r3, r7, r0
 80040f0:	781b      	ldrb	r3, [r3, #0]
 80040f2:	0419      	lsls	r1, r3, #16
 80040f4:	23ff      	movs	r3, #255	@ 0xff
 80040f6:	041b      	lsls	r3, r3, #16
 80040f8:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80040fa:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004102:	4313      	orrs	r3, r2
 8004104:	005b      	lsls	r3, r3, #1
 8004106:	085b      	lsrs	r3, r3, #1
 8004108:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004112:	0d51      	lsrs	r1, r2, #21
 8004114:	2280      	movs	r2, #128	@ 0x80
 8004116:	00d2      	lsls	r2, r2, #3
 8004118:	400a      	ands	r2, r1
 800411a:	4907      	ldr	r1, [pc, #28]	@ (8004138 <I2C_TransferConfig+0x70>)
 800411c:	430a      	orrs	r2, r1
 800411e:	43d2      	mvns	r2, r2
 8004120:	401a      	ands	r2, r3
 8004122:	0011      	movs	r1, r2
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	697a      	ldr	r2, [r7, #20]
 800412a:	430a      	orrs	r2, r1
 800412c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800412e:	46c0      	nop			@ (mov r8, r8)
 8004130:	46bd      	mov	sp, r7
 8004132:	b007      	add	sp, #28
 8004134:	bd90      	pop	{r4, r7, pc}
 8004136:	46c0      	nop			@ (mov r8, r8)
 8004138:	03ff63ff 	.word	0x03ff63ff

0800413c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b082      	sub	sp, #8
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
 8004144:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2241      	movs	r2, #65	@ 0x41
 800414a:	5c9b      	ldrb	r3, [r3, r2]
 800414c:	b2db      	uxtb	r3, r3
 800414e:	2b20      	cmp	r3, #32
 8004150:	d138      	bne.n	80041c4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2240      	movs	r2, #64	@ 0x40
 8004156:	5c9b      	ldrb	r3, [r3, r2]
 8004158:	2b01      	cmp	r3, #1
 800415a:	d101      	bne.n	8004160 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800415c:	2302      	movs	r3, #2
 800415e:	e032      	b.n	80041c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2240      	movs	r2, #64	@ 0x40
 8004164:	2101      	movs	r1, #1
 8004166:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2241      	movs	r2, #65	@ 0x41
 800416c:	2124      	movs	r1, #36	@ 0x24
 800416e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	2101      	movs	r1, #1
 800417c:	438a      	bics	r2, r1
 800417e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4911      	ldr	r1, [pc, #68]	@ (80041d0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800418c:	400a      	ands	r2, r1
 800418e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	6819      	ldr	r1, [r3, #0]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	683a      	ldr	r2, [r7, #0]
 800419c:	430a      	orrs	r2, r1
 800419e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	2101      	movs	r1, #1
 80041ac:	430a      	orrs	r2, r1
 80041ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2241      	movs	r2, #65	@ 0x41
 80041b4:	2120      	movs	r1, #32
 80041b6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2240      	movs	r2, #64	@ 0x40
 80041bc:	2100      	movs	r1, #0
 80041be:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80041c0:	2300      	movs	r3, #0
 80041c2:	e000      	b.n	80041c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80041c4:	2302      	movs	r3, #2
  }
}
 80041c6:	0018      	movs	r0, r3
 80041c8:	46bd      	mov	sp, r7
 80041ca:	b002      	add	sp, #8
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	46c0      	nop			@ (mov r8, r8)
 80041d0:	ffffefff 	.word	0xffffefff

080041d4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2241      	movs	r2, #65	@ 0x41
 80041e2:	5c9b      	ldrb	r3, [r3, r2]
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	2b20      	cmp	r3, #32
 80041e8:	d139      	bne.n	800425e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2240      	movs	r2, #64	@ 0x40
 80041ee:	5c9b      	ldrb	r3, [r3, r2]
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d101      	bne.n	80041f8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80041f4:	2302      	movs	r3, #2
 80041f6:	e033      	b.n	8004260 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2240      	movs	r2, #64	@ 0x40
 80041fc:	2101      	movs	r1, #1
 80041fe:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2241      	movs	r2, #65	@ 0x41
 8004204:	2124      	movs	r1, #36	@ 0x24
 8004206:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	2101      	movs	r1, #1
 8004214:	438a      	bics	r2, r1
 8004216:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	4a11      	ldr	r2, [pc, #68]	@ (8004268 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004224:	4013      	ands	r3, r2
 8004226:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	021b      	lsls	r3, r3, #8
 800422c:	68fa      	ldr	r2, [r7, #12]
 800422e:	4313      	orrs	r3, r2
 8004230:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	68fa      	ldr	r2, [r7, #12]
 8004238:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	2101      	movs	r1, #1
 8004246:	430a      	orrs	r2, r1
 8004248:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2241      	movs	r2, #65	@ 0x41
 800424e:	2120      	movs	r1, #32
 8004250:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2240      	movs	r2, #64	@ 0x40
 8004256:	2100      	movs	r1, #0
 8004258:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800425a:	2300      	movs	r3, #0
 800425c:	e000      	b.n	8004260 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800425e:	2302      	movs	r3, #2
  }
}
 8004260:	0018      	movs	r0, r3
 8004262:	46bd      	mov	sp, r7
 8004264:	b004      	add	sp, #16
 8004266:	bd80      	pop	{r7, pc}
 8004268:	fffff0ff 	.word	0xfffff0ff

0800426c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800426c:	b5b0      	push	{r4, r5, r7, lr}
 800426e:	b08a      	sub	sp, #40	@ 0x28
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d102      	bne.n	8004280 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	f000 fb6c 	bl	8004958 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004280:	4bc8      	ldr	r3, [pc, #800]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 8004282:	68db      	ldr	r3, [r3, #12]
 8004284:	220c      	movs	r2, #12
 8004286:	4013      	ands	r3, r2
 8004288:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800428a:	4bc6      	ldr	r3, [pc, #792]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 800428c:	68da      	ldr	r2, [r3, #12]
 800428e:	2380      	movs	r3, #128	@ 0x80
 8004290:	025b      	lsls	r3, r3, #9
 8004292:	4013      	ands	r3, r2
 8004294:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	2201      	movs	r2, #1
 800429c:	4013      	ands	r3, r2
 800429e:	d100      	bne.n	80042a2 <HAL_RCC_OscConfig+0x36>
 80042a0:	e07d      	b.n	800439e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80042a2:	69fb      	ldr	r3, [r7, #28]
 80042a4:	2b08      	cmp	r3, #8
 80042a6:	d007      	beq.n	80042b8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80042a8:	69fb      	ldr	r3, [r7, #28]
 80042aa:	2b0c      	cmp	r3, #12
 80042ac:	d112      	bne.n	80042d4 <HAL_RCC_OscConfig+0x68>
 80042ae:	69ba      	ldr	r2, [r7, #24]
 80042b0:	2380      	movs	r3, #128	@ 0x80
 80042b2:	025b      	lsls	r3, r3, #9
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d10d      	bne.n	80042d4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042b8:	4bba      	ldr	r3, [pc, #744]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	2380      	movs	r3, #128	@ 0x80
 80042be:	029b      	lsls	r3, r3, #10
 80042c0:	4013      	ands	r3, r2
 80042c2:	d100      	bne.n	80042c6 <HAL_RCC_OscConfig+0x5a>
 80042c4:	e06a      	b.n	800439c <HAL_RCC_OscConfig+0x130>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d166      	bne.n	800439c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	f000 fb42 	bl	8004958 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	685a      	ldr	r2, [r3, #4]
 80042d8:	2380      	movs	r3, #128	@ 0x80
 80042da:	025b      	lsls	r3, r3, #9
 80042dc:	429a      	cmp	r2, r3
 80042de:	d107      	bne.n	80042f0 <HAL_RCC_OscConfig+0x84>
 80042e0:	4bb0      	ldr	r3, [pc, #704]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	4baf      	ldr	r3, [pc, #700]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 80042e6:	2180      	movs	r1, #128	@ 0x80
 80042e8:	0249      	lsls	r1, r1, #9
 80042ea:	430a      	orrs	r2, r1
 80042ec:	601a      	str	r2, [r3, #0]
 80042ee:	e027      	b.n	8004340 <HAL_RCC_OscConfig+0xd4>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	685a      	ldr	r2, [r3, #4]
 80042f4:	23a0      	movs	r3, #160	@ 0xa0
 80042f6:	02db      	lsls	r3, r3, #11
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d10e      	bne.n	800431a <HAL_RCC_OscConfig+0xae>
 80042fc:	4ba9      	ldr	r3, [pc, #676]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	4ba8      	ldr	r3, [pc, #672]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 8004302:	2180      	movs	r1, #128	@ 0x80
 8004304:	02c9      	lsls	r1, r1, #11
 8004306:	430a      	orrs	r2, r1
 8004308:	601a      	str	r2, [r3, #0]
 800430a:	4ba6      	ldr	r3, [pc, #664]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	4ba5      	ldr	r3, [pc, #660]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 8004310:	2180      	movs	r1, #128	@ 0x80
 8004312:	0249      	lsls	r1, r1, #9
 8004314:	430a      	orrs	r2, r1
 8004316:	601a      	str	r2, [r3, #0]
 8004318:	e012      	b.n	8004340 <HAL_RCC_OscConfig+0xd4>
 800431a:	4ba2      	ldr	r3, [pc, #648]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	4ba1      	ldr	r3, [pc, #644]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 8004320:	49a1      	ldr	r1, [pc, #644]	@ (80045a8 <HAL_RCC_OscConfig+0x33c>)
 8004322:	400a      	ands	r2, r1
 8004324:	601a      	str	r2, [r3, #0]
 8004326:	4b9f      	ldr	r3, [pc, #636]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	2380      	movs	r3, #128	@ 0x80
 800432c:	025b      	lsls	r3, r3, #9
 800432e:	4013      	ands	r3, r2
 8004330:	60fb      	str	r3, [r7, #12]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	4b9b      	ldr	r3, [pc, #620]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	4b9a      	ldr	r3, [pc, #616]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 800433a:	499c      	ldr	r1, [pc, #624]	@ (80045ac <HAL_RCC_OscConfig+0x340>)
 800433c:	400a      	ands	r2, r1
 800433e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d014      	beq.n	8004372 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004348:	f7fe fede 	bl	8003108 <HAL_GetTick>
 800434c:	0003      	movs	r3, r0
 800434e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004350:	e008      	b.n	8004364 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004352:	f7fe fed9 	bl	8003108 <HAL_GetTick>
 8004356:	0002      	movs	r2, r0
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	1ad3      	subs	r3, r2, r3
 800435c:	2b64      	cmp	r3, #100	@ 0x64
 800435e:	d901      	bls.n	8004364 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8004360:	2303      	movs	r3, #3
 8004362:	e2f9      	b.n	8004958 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004364:	4b8f      	ldr	r3, [pc, #572]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	2380      	movs	r3, #128	@ 0x80
 800436a:	029b      	lsls	r3, r3, #10
 800436c:	4013      	ands	r3, r2
 800436e:	d0f0      	beq.n	8004352 <HAL_RCC_OscConfig+0xe6>
 8004370:	e015      	b.n	800439e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004372:	f7fe fec9 	bl	8003108 <HAL_GetTick>
 8004376:	0003      	movs	r3, r0
 8004378:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800437a:	e008      	b.n	800438e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800437c:	f7fe fec4 	bl	8003108 <HAL_GetTick>
 8004380:	0002      	movs	r2, r0
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	1ad3      	subs	r3, r2, r3
 8004386:	2b64      	cmp	r3, #100	@ 0x64
 8004388:	d901      	bls.n	800438e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800438a:	2303      	movs	r3, #3
 800438c:	e2e4      	b.n	8004958 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800438e:	4b85      	ldr	r3, [pc, #532]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	2380      	movs	r3, #128	@ 0x80
 8004394:	029b      	lsls	r3, r3, #10
 8004396:	4013      	ands	r3, r2
 8004398:	d1f0      	bne.n	800437c <HAL_RCC_OscConfig+0x110>
 800439a:	e000      	b.n	800439e <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800439c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	2202      	movs	r2, #2
 80043a4:	4013      	ands	r3, r2
 80043a6:	d100      	bne.n	80043aa <HAL_RCC_OscConfig+0x13e>
 80043a8:	e099      	b.n	80044de <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	68db      	ldr	r3, [r3, #12]
 80043ae:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80043b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b2:	2220      	movs	r2, #32
 80043b4:	4013      	ands	r3, r2
 80043b6:	d009      	beq.n	80043cc <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80043b8:	4b7a      	ldr	r3, [pc, #488]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	4b79      	ldr	r3, [pc, #484]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 80043be:	2120      	movs	r1, #32
 80043c0:	430a      	orrs	r2, r1
 80043c2:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80043c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043c6:	2220      	movs	r2, #32
 80043c8:	4393      	bics	r3, r2
 80043ca:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80043cc:	69fb      	ldr	r3, [r7, #28]
 80043ce:	2b04      	cmp	r3, #4
 80043d0:	d005      	beq.n	80043de <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80043d2:	69fb      	ldr	r3, [r7, #28]
 80043d4:	2b0c      	cmp	r3, #12
 80043d6:	d13e      	bne.n	8004456 <HAL_RCC_OscConfig+0x1ea>
 80043d8:	69bb      	ldr	r3, [r7, #24]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d13b      	bne.n	8004456 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80043de:	4b71      	ldr	r3, [pc, #452]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	2204      	movs	r2, #4
 80043e4:	4013      	ands	r3, r2
 80043e6:	d004      	beq.n	80043f2 <HAL_RCC_OscConfig+0x186>
 80043e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d101      	bne.n	80043f2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e2b2      	b.n	8004958 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043f2:	4b6c      	ldr	r3, [pc, #432]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	4a6e      	ldr	r2, [pc, #440]	@ (80045b0 <HAL_RCC_OscConfig+0x344>)
 80043f8:	4013      	ands	r3, r2
 80043fa:	0019      	movs	r1, r3
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	691b      	ldr	r3, [r3, #16]
 8004400:	021a      	lsls	r2, r3, #8
 8004402:	4b68      	ldr	r3, [pc, #416]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 8004404:	430a      	orrs	r2, r1
 8004406:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004408:	4b66      	ldr	r3, [pc, #408]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	2209      	movs	r2, #9
 800440e:	4393      	bics	r3, r2
 8004410:	0019      	movs	r1, r3
 8004412:	4b64      	ldr	r3, [pc, #400]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 8004414:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004416:	430a      	orrs	r2, r1
 8004418:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800441a:	f000 fbeb 	bl	8004bf4 <HAL_RCC_GetSysClockFreq>
 800441e:	0001      	movs	r1, r0
 8004420:	4b60      	ldr	r3, [pc, #384]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	091b      	lsrs	r3, r3, #4
 8004426:	220f      	movs	r2, #15
 8004428:	4013      	ands	r3, r2
 800442a:	4a62      	ldr	r2, [pc, #392]	@ (80045b4 <HAL_RCC_OscConfig+0x348>)
 800442c:	5cd3      	ldrb	r3, [r2, r3]
 800442e:	000a      	movs	r2, r1
 8004430:	40da      	lsrs	r2, r3
 8004432:	4b61      	ldr	r3, [pc, #388]	@ (80045b8 <HAL_RCC_OscConfig+0x34c>)
 8004434:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8004436:	4b61      	ldr	r3, [pc, #388]	@ (80045bc <HAL_RCC_OscConfig+0x350>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	2513      	movs	r5, #19
 800443c:	197c      	adds	r4, r7, r5
 800443e:	0018      	movs	r0, r3
 8004440:	f7fe fe1c 	bl	800307c <HAL_InitTick>
 8004444:	0003      	movs	r3, r0
 8004446:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8004448:	197b      	adds	r3, r7, r5
 800444a:	781b      	ldrb	r3, [r3, #0]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d046      	beq.n	80044de <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8004450:	197b      	adds	r3, r7, r5
 8004452:	781b      	ldrb	r3, [r3, #0]
 8004454:	e280      	b.n	8004958 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8004456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004458:	2b00      	cmp	r3, #0
 800445a:	d027      	beq.n	80044ac <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800445c:	4b51      	ldr	r3, [pc, #324]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2209      	movs	r2, #9
 8004462:	4393      	bics	r3, r2
 8004464:	0019      	movs	r1, r3
 8004466:	4b4f      	ldr	r3, [pc, #316]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 8004468:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800446a:	430a      	orrs	r2, r1
 800446c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800446e:	f7fe fe4b 	bl	8003108 <HAL_GetTick>
 8004472:	0003      	movs	r3, r0
 8004474:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004476:	e008      	b.n	800448a <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004478:	f7fe fe46 	bl	8003108 <HAL_GetTick>
 800447c:	0002      	movs	r2, r0
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	1ad3      	subs	r3, r2, r3
 8004482:	2b02      	cmp	r3, #2
 8004484:	d901      	bls.n	800448a <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8004486:	2303      	movs	r3, #3
 8004488:	e266      	b.n	8004958 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800448a:	4b46      	ldr	r3, [pc, #280]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	2204      	movs	r2, #4
 8004490:	4013      	ands	r3, r2
 8004492:	d0f1      	beq.n	8004478 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004494:	4b43      	ldr	r3, [pc, #268]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	4a45      	ldr	r2, [pc, #276]	@ (80045b0 <HAL_RCC_OscConfig+0x344>)
 800449a:	4013      	ands	r3, r2
 800449c:	0019      	movs	r1, r3
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	691b      	ldr	r3, [r3, #16]
 80044a2:	021a      	lsls	r2, r3, #8
 80044a4:	4b3f      	ldr	r3, [pc, #252]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 80044a6:	430a      	orrs	r2, r1
 80044a8:	605a      	str	r2, [r3, #4]
 80044aa:	e018      	b.n	80044de <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044ac:	4b3d      	ldr	r3, [pc, #244]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	4b3c      	ldr	r3, [pc, #240]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 80044b2:	2101      	movs	r1, #1
 80044b4:	438a      	bics	r2, r1
 80044b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044b8:	f7fe fe26 	bl	8003108 <HAL_GetTick>
 80044bc:	0003      	movs	r3, r0
 80044be:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80044c0:	e008      	b.n	80044d4 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80044c2:	f7fe fe21 	bl	8003108 <HAL_GetTick>
 80044c6:	0002      	movs	r2, r0
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	2b02      	cmp	r3, #2
 80044ce:	d901      	bls.n	80044d4 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80044d0:	2303      	movs	r3, #3
 80044d2:	e241      	b.n	8004958 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80044d4:	4b33      	ldr	r3, [pc, #204]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	2204      	movs	r2, #4
 80044da:	4013      	ands	r3, r2
 80044dc:	d1f1      	bne.n	80044c2 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	2210      	movs	r2, #16
 80044e4:	4013      	ands	r3, r2
 80044e6:	d100      	bne.n	80044ea <HAL_RCC_OscConfig+0x27e>
 80044e8:	e0a1      	b.n	800462e <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044ea:	69fb      	ldr	r3, [r7, #28]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d140      	bne.n	8004572 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80044f0:	4b2c      	ldr	r3, [pc, #176]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	2380      	movs	r3, #128	@ 0x80
 80044f6:	009b      	lsls	r3, r3, #2
 80044f8:	4013      	ands	r3, r2
 80044fa:	d005      	beq.n	8004508 <HAL_RCC_OscConfig+0x29c>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	699b      	ldr	r3, [r3, #24]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d101      	bne.n	8004508 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e227      	b.n	8004958 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004508:	4b26      	ldr	r3, [pc, #152]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	4a2c      	ldr	r2, [pc, #176]	@ (80045c0 <HAL_RCC_OscConfig+0x354>)
 800450e:	4013      	ands	r3, r2
 8004510:	0019      	movs	r1, r3
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6a1a      	ldr	r2, [r3, #32]
 8004516:	4b23      	ldr	r3, [pc, #140]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 8004518:	430a      	orrs	r2, r1
 800451a:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800451c:	4b21      	ldr	r3, [pc, #132]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	021b      	lsls	r3, r3, #8
 8004522:	0a19      	lsrs	r1, r3, #8
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	69db      	ldr	r3, [r3, #28]
 8004528:	061a      	lsls	r2, r3, #24
 800452a:	4b1e      	ldr	r3, [pc, #120]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 800452c:	430a      	orrs	r2, r1
 800452e:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6a1b      	ldr	r3, [r3, #32]
 8004534:	0b5b      	lsrs	r3, r3, #13
 8004536:	3301      	adds	r3, #1
 8004538:	2280      	movs	r2, #128	@ 0x80
 800453a:	0212      	lsls	r2, r2, #8
 800453c:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800453e:	4b19      	ldr	r3, [pc, #100]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	091b      	lsrs	r3, r3, #4
 8004544:	210f      	movs	r1, #15
 8004546:	400b      	ands	r3, r1
 8004548:	491a      	ldr	r1, [pc, #104]	@ (80045b4 <HAL_RCC_OscConfig+0x348>)
 800454a:	5ccb      	ldrb	r3, [r1, r3]
 800454c:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800454e:	4b1a      	ldr	r3, [pc, #104]	@ (80045b8 <HAL_RCC_OscConfig+0x34c>)
 8004550:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8004552:	4b1a      	ldr	r3, [pc, #104]	@ (80045bc <HAL_RCC_OscConfig+0x350>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	2513      	movs	r5, #19
 8004558:	197c      	adds	r4, r7, r5
 800455a:	0018      	movs	r0, r3
 800455c:	f7fe fd8e 	bl	800307c <HAL_InitTick>
 8004560:	0003      	movs	r3, r0
 8004562:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8004564:	197b      	adds	r3, r7, r5
 8004566:	781b      	ldrb	r3, [r3, #0]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d060      	beq.n	800462e <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 800456c:	197b      	adds	r3, r7, r5
 800456e:	781b      	ldrb	r3, [r3, #0]
 8004570:	e1f2      	b.n	8004958 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d03f      	beq.n	80045fa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800457a:	4b0a      	ldr	r3, [pc, #40]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	4b09      	ldr	r3, [pc, #36]	@ (80045a4 <HAL_RCC_OscConfig+0x338>)
 8004580:	2180      	movs	r1, #128	@ 0x80
 8004582:	0049      	lsls	r1, r1, #1
 8004584:	430a      	orrs	r2, r1
 8004586:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004588:	f7fe fdbe 	bl	8003108 <HAL_GetTick>
 800458c:	0003      	movs	r3, r0
 800458e:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004590:	e018      	b.n	80045c4 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004592:	f7fe fdb9 	bl	8003108 <HAL_GetTick>
 8004596:	0002      	movs	r2, r0
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	1ad3      	subs	r3, r2, r3
 800459c:	2b02      	cmp	r3, #2
 800459e:	d911      	bls.n	80045c4 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 80045a0:	2303      	movs	r3, #3
 80045a2:	e1d9      	b.n	8004958 <HAL_RCC_OscConfig+0x6ec>
 80045a4:	40021000 	.word	0x40021000
 80045a8:	fffeffff 	.word	0xfffeffff
 80045ac:	fffbffff 	.word	0xfffbffff
 80045b0:	ffffe0ff 	.word	0xffffe0ff
 80045b4:	0800744c 	.word	0x0800744c
 80045b8:	20000000 	.word	0x20000000
 80045bc:	20000004 	.word	0x20000004
 80045c0:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80045c4:	4bc9      	ldr	r3, [pc, #804]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	2380      	movs	r3, #128	@ 0x80
 80045ca:	009b      	lsls	r3, r3, #2
 80045cc:	4013      	ands	r3, r2
 80045ce:	d0e0      	beq.n	8004592 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045d0:	4bc6      	ldr	r3, [pc, #792]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	4ac6      	ldr	r2, [pc, #792]	@ (80048f0 <HAL_RCC_OscConfig+0x684>)
 80045d6:	4013      	ands	r3, r2
 80045d8:	0019      	movs	r1, r3
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a1a      	ldr	r2, [r3, #32]
 80045de:	4bc3      	ldr	r3, [pc, #780]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 80045e0:	430a      	orrs	r2, r1
 80045e2:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045e4:	4bc1      	ldr	r3, [pc, #772]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	021b      	lsls	r3, r3, #8
 80045ea:	0a19      	lsrs	r1, r3, #8
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	69db      	ldr	r3, [r3, #28]
 80045f0:	061a      	lsls	r2, r3, #24
 80045f2:	4bbe      	ldr	r3, [pc, #760]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 80045f4:	430a      	orrs	r2, r1
 80045f6:	605a      	str	r2, [r3, #4]
 80045f8:	e019      	b.n	800462e <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80045fa:	4bbc      	ldr	r3, [pc, #752]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	4bbb      	ldr	r3, [pc, #748]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 8004600:	49bc      	ldr	r1, [pc, #752]	@ (80048f4 <HAL_RCC_OscConfig+0x688>)
 8004602:	400a      	ands	r2, r1
 8004604:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004606:	f7fe fd7f 	bl	8003108 <HAL_GetTick>
 800460a:	0003      	movs	r3, r0
 800460c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800460e:	e008      	b.n	8004622 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004610:	f7fe fd7a 	bl	8003108 <HAL_GetTick>
 8004614:	0002      	movs	r2, r0
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	1ad3      	subs	r3, r2, r3
 800461a:	2b02      	cmp	r3, #2
 800461c:	d901      	bls.n	8004622 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 800461e:	2303      	movs	r3, #3
 8004620:	e19a      	b.n	8004958 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004622:	4bb2      	ldr	r3, [pc, #712]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	2380      	movs	r3, #128	@ 0x80
 8004628:	009b      	lsls	r3, r3, #2
 800462a:	4013      	ands	r3, r2
 800462c:	d1f0      	bne.n	8004610 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	2208      	movs	r2, #8
 8004634:	4013      	ands	r3, r2
 8004636:	d036      	beq.n	80046a6 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	695b      	ldr	r3, [r3, #20]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d019      	beq.n	8004674 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004640:	4baa      	ldr	r3, [pc, #680]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 8004642:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004644:	4ba9      	ldr	r3, [pc, #676]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 8004646:	2101      	movs	r1, #1
 8004648:	430a      	orrs	r2, r1
 800464a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800464c:	f7fe fd5c 	bl	8003108 <HAL_GetTick>
 8004650:	0003      	movs	r3, r0
 8004652:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004654:	e008      	b.n	8004668 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004656:	f7fe fd57 	bl	8003108 <HAL_GetTick>
 800465a:	0002      	movs	r2, r0
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	1ad3      	subs	r3, r2, r3
 8004660:	2b02      	cmp	r3, #2
 8004662:	d901      	bls.n	8004668 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8004664:	2303      	movs	r3, #3
 8004666:	e177      	b.n	8004958 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004668:	4ba0      	ldr	r3, [pc, #640]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 800466a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800466c:	2202      	movs	r2, #2
 800466e:	4013      	ands	r3, r2
 8004670:	d0f1      	beq.n	8004656 <HAL_RCC_OscConfig+0x3ea>
 8004672:	e018      	b.n	80046a6 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004674:	4b9d      	ldr	r3, [pc, #628]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 8004676:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004678:	4b9c      	ldr	r3, [pc, #624]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 800467a:	2101      	movs	r1, #1
 800467c:	438a      	bics	r2, r1
 800467e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004680:	f7fe fd42 	bl	8003108 <HAL_GetTick>
 8004684:	0003      	movs	r3, r0
 8004686:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004688:	e008      	b.n	800469c <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800468a:	f7fe fd3d 	bl	8003108 <HAL_GetTick>
 800468e:	0002      	movs	r2, r0
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	1ad3      	subs	r3, r2, r3
 8004694:	2b02      	cmp	r3, #2
 8004696:	d901      	bls.n	800469c <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8004698:	2303      	movs	r3, #3
 800469a:	e15d      	b.n	8004958 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800469c:	4b93      	ldr	r3, [pc, #588]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 800469e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046a0:	2202      	movs	r2, #2
 80046a2:	4013      	ands	r3, r2
 80046a4:	d1f1      	bne.n	800468a <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	2204      	movs	r2, #4
 80046ac:	4013      	ands	r3, r2
 80046ae:	d100      	bne.n	80046b2 <HAL_RCC_OscConfig+0x446>
 80046b0:	e0ae      	b.n	8004810 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046b2:	2023      	movs	r0, #35	@ 0x23
 80046b4:	183b      	adds	r3, r7, r0
 80046b6:	2200      	movs	r2, #0
 80046b8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046ba:	4b8c      	ldr	r3, [pc, #560]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 80046bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80046be:	2380      	movs	r3, #128	@ 0x80
 80046c0:	055b      	lsls	r3, r3, #21
 80046c2:	4013      	ands	r3, r2
 80046c4:	d109      	bne.n	80046da <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046c6:	4b89      	ldr	r3, [pc, #548]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 80046c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80046ca:	4b88      	ldr	r3, [pc, #544]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 80046cc:	2180      	movs	r1, #128	@ 0x80
 80046ce:	0549      	lsls	r1, r1, #21
 80046d0:	430a      	orrs	r2, r1
 80046d2:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80046d4:	183b      	adds	r3, r7, r0
 80046d6:	2201      	movs	r2, #1
 80046d8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046da:	4b87      	ldr	r3, [pc, #540]	@ (80048f8 <HAL_RCC_OscConfig+0x68c>)
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	2380      	movs	r3, #128	@ 0x80
 80046e0:	005b      	lsls	r3, r3, #1
 80046e2:	4013      	ands	r3, r2
 80046e4:	d11a      	bne.n	800471c <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046e6:	4b84      	ldr	r3, [pc, #528]	@ (80048f8 <HAL_RCC_OscConfig+0x68c>)
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	4b83      	ldr	r3, [pc, #524]	@ (80048f8 <HAL_RCC_OscConfig+0x68c>)
 80046ec:	2180      	movs	r1, #128	@ 0x80
 80046ee:	0049      	lsls	r1, r1, #1
 80046f0:	430a      	orrs	r2, r1
 80046f2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046f4:	f7fe fd08 	bl	8003108 <HAL_GetTick>
 80046f8:	0003      	movs	r3, r0
 80046fa:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046fc:	e008      	b.n	8004710 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046fe:	f7fe fd03 	bl	8003108 <HAL_GetTick>
 8004702:	0002      	movs	r2, r0
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	1ad3      	subs	r3, r2, r3
 8004708:	2b64      	cmp	r3, #100	@ 0x64
 800470a:	d901      	bls.n	8004710 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 800470c:	2303      	movs	r3, #3
 800470e:	e123      	b.n	8004958 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004710:	4b79      	ldr	r3, [pc, #484]	@ (80048f8 <HAL_RCC_OscConfig+0x68c>)
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	2380      	movs	r3, #128	@ 0x80
 8004716:	005b      	lsls	r3, r3, #1
 8004718:	4013      	ands	r3, r2
 800471a:	d0f0      	beq.n	80046fe <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	689a      	ldr	r2, [r3, #8]
 8004720:	2380      	movs	r3, #128	@ 0x80
 8004722:	005b      	lsls	r3, r3, #1
 8004724:	429a      	cmp	r2, r3
 8004726:	d107      	bne.n	8004738 <HAL_RCC_OscConfig+0x4cc>
 8004728:	4b70      	ldr	r3, [pc, #448]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 800472a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800472c:	4b6f      	ldr	r3, [pc, #444]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 800472e:	2180      	movs	r1, #128	@ 0x80
 8004730:	0049      	lsls	r1, r1, #1
 8004732:	430a      	orrs	r2, r1
 8004734:	651a      	str	r2, [r3, #80]	@ 0x50
 8004736:	e031      	b.n	800479c <HAL_RCC_OscConfig+0x530>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d10c      	bne.n	800475a <HAL_RCC_OscConfig+0x4ee>
 8004740:	4b6a      	ldr	r3, [pc, #424]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 8004742:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004744:	4b69      	ldr	r3, [pc, #420]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 8004746:	496b      	ldr	r1, [pc, #428]	@ (80048f4 <HAL_RCC_OscConfig+0x688>)
 8004748:	400a      	ands	r2, r1
 800474a:	651a      	str	r2, [r3, #80]	@ 0x50
 800474c:	4b67      	ldr	r3, [pc, #412]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 800474e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004750:	4b66      	ldr	r3, [pc, #408]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 8004752:	496a      	ldr	r1, [pc, #424]	@ (80048fc <HAL_RCC_OscConfig+0x690>)
 8004754:	400a      	ands	r2, r1
 8004756:	651a      	str	r2, [r3, #80]	@ 0x50
 8004758:	e020      	b.n	800479c <HAL_RCC_OscConfig+0x530>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	689a      	ldr	r2, [r3, #8]
 800475e:	23a0      	movs	r3, #160	@ 0xa0
 8004760:	00db      	lsls	r3, r3, #3
 8004762:	429a      	cmp	r2, r3
 8004764:	d10e      	bne.n	8004784 <HAL_RCC_OscConfig+0x518>
 8004766:	4b61      	ldr	r3, [pc, #388]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 8004768:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800476a:	4b60      	ldr	r3, [pc, #384]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 800476c:	2180      	movs	r1, #128	@ 0x80
 800476e:	00c9      	lsls	r1, r1, #3
 8004770:	430a      	orrs	r2, r1
 8004772:	651a      	str	r2, [r3, #80]	@ 0x50
 8004774:	4b5d      	ldr	r3, [pc, #372]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 8004776:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004778:	4b5c      	ldr	r3, [pc, #368]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 800477a:	2180      	movs	r1, #128	@ 0x80
 800477c:	0049      	lsls	r1, r1, #1
 800477e:	430a      	orrs	r2, r1
 8004780:	651a      	str	r2, [r3, #80]	@ 0x50
 8004782:	e00b      	b.n	800479c <HAL_RCC_OscConfig+0x530>
 8004784:	4b59      	ldr	r3, [pc, #356]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 8004786:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004788:	4b58      	ldr	r3, [pc, #352]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 800478a:	495a      	ldr	r1, [pc, #360]	@ (80048f4 <HAL_RCC_OscConfig+0x688>)
 800478c:	400a      	ands	r2, r1
 800478e:	651a      	str	r2, [r3, #80]	@ 0x50
 8004790:	4b56      	ldr	r3, [pc, #344]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 8004792:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004794:	4b55      	ldr	r3, [pc, #340]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 8004796:	4959      	ldr	r1, [pc, #356]	@ (80048fc <HAL_RCC_OscConfig+0x690>)
 8004798:	400a      	ands	r2, r1
 800479a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d015      	beq.n	80047d0 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047a4:	f7fe fcb0 	bl	8003108 <HAL_GetTick>
 80047a8:	0003      	movs	r3, r0
 80047aa:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80047ac:	e009      	b.n	80047c2 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80047ae:	f7fe fcab 	bl	8003108 <HAL_GetTick>
 80047b2:	0002      	movs	r2, r0
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	1ad3      	subs	r3, r2, r3
 80047b8:	4a51      	ldr	r2, [pc, #324]	@ (8004900 <HAL_RCC_OscConfig+0x694>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d901      	bls.n	80047c2 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 80047be:	2303      	movs	r3, #3
 80047c0:	e0ca      	b.n	8004958 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80047c2:	4b4a      	ldr	r3, [pc, #296]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 80047c4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80047c6:	2380      	movs	r3, #128	@ 0x80
 80047c8:	009b      	lsls	r3, r3, #2
 80047ca:	4013      	ands	r3, r2
 80047cc:	d0ef      	beq.n	80047ae <HAL_RCC_OscConfig+0x542>
 80047ce:	e014      	b.n	80047fa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047d0:	f7fe fc9a 	bl	8003108 <HAL_GetTick>
 80047d4:	0003      	movs	r3, r0
 80047d6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80047d8:	e009      	b.n	80047ee <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80047da:	f7fe fc95 	bl	8003108 <HAL_GetTick>
 80047de:	0002      	movs	r2, r0
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	1ad3      	subs	r3, r2, r3
 80047e4:	4a46      	ldr	r2, [pc, #280]	@ (8004900 <HAL_RCC_OscConfig+0x694>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d901      	bls.n	80047ee <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 80047ea:	2303      	movs	r3, #3
 80047ec:	e0b4      	b.n	8004958 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80047ee:	4b3f      	ldr	r3, [pc, #252]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 80047f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80047f2:	2380      	movs	r3, #128	@ 0x80
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	4013      	ands	r3, r2
 80047f8:	d1ef      	bne.n	80047da <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80047fa:	2323      	movs	r3, #35	@ 0x23
 80047fc:	18fb      	adds	r3, r7, r3
 80047fe:	781b      	ldrb	r3, [r3, #0]
 8004800:	2b01      	cmp	r3, #1
 8004802:	d105      	bne.n	8004810 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004804:	4b39      	ldr	r3, [pc, #228]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 8004806:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004808:	4b38      	ldr	r3, [pc, #224]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 800480a:	493e      	ldr	r1, [pc, #248]	@ (8004904 <HAL_RCC_OscConfig+0x698>)
 800480c:	400a      	ands	r2, r1
 800480e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004814:	2b00      	cmp	r3, #0
 8004816:	d100      	bne.n	800481a <HAL_RCC_OscConfig+0x5ae>
 8004818:	e09d      	b.n	8004956 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800481a:	69fb      	ldr	r3, [r7, #28]
 800481c:	2b0c      	cmp	r3, #12
 800481e:	d100      	bne.n	8004822 <HAL_RCC_OscConfig+0x5b6>
 8004820:	e076      	b.n	8004910 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004826:	2b02      	cmp	r3, #2
 8004828:	d145      	bne.n	80048b6 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800482a:	4b30      	ldr	r3, [pc, #192]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 800482c:	681a      	ldr	r2, [r3, #0]
 800482e:	4b2f      	ldr	r3, [pc, #188]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 8004830:	4935      	ldr	r1, [pc, #212]	@ (8004908 <HAL_RCC_OscConfig+0x69c>)
 8004832:	400a      	ands	r2, r1
 8004834:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004836:	f7fe fc67 	bl	8003108 <HAL_GetTick>
 800483a:	0003      	movs	r3, r0
 800483c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800483e:	e008      	b.n	8004852 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004840:	f7fe fc62 	bl	8003108 <HAL_GetTick>
 8004844:	0002      	movs	r2, r0
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	1ad3      	subs	r3, r2, r3
 800484a:	2b02      	cmp	r3, #2
 800484c:	d901      	bls.n	8004852 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 800484e:	2303      	movs	r3, #3
 8004850:	e082      	b.n	8004958 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004852:	4b26      	ldr	r3, [pc, #152]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	2380      	movs	r3, #128	@ 0x80
 8004858:	049b      	lsls	r3, r3, #18
 800485a:	4013      	ands	r3, r2
 800485c:	d1f0      	bne.n	8004840 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800485e:	4b23      	ldr	r3, [pc, #140]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 8004860:	68db      	ldr	r3, [r3, #12]
 8004862:	4a2a      	ldr	r2, [pc, #168]	@ (800490c <HAL_RCC_OscConfig+0x6a0>)
 8004864:	4013      	ands	r3, r2
 8004866:	0019      	movs	r1, r3
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004870:	431a      	orrs	r2, r3
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004876:	431a      	orrs	r2, r3
 8004878:	4b1c      	ldr	r3, [pc, #112]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 800487a:	430a      	orrs	r2, r1
 800487c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800487e:	4b1b      	ldr	r3, [pc, #108]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	4b1a      	ldr	r3, [pc, #104]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 8004884:	2180      	movs	r1, #128	@ 0x80
 8004886:	0449      	lsls	r1, r1, #17
 8004888:	430a      	orrs	r2, r1
 800488a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800488c:	f7fe fc3c 	bl	8003108 <HAL_GetTick>
 8004890:	0003      	movs	r3, r0
 8004892:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004894:	e008      	b.n	80048a8 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004896:	f7fe fc37 	bl	8003108 <HAL_GetTick>
 800489a:	0002      	movs	r2, r0
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	1ad3      	subs	r3, r2, r3
 80048a0:	2b02      	cmp	r3, #2
 80048a2:	d901      	bls.n	80048a8 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80048a4:	2303      	movs	r3, #3
 80048a6:	e057      	b.n	8004958 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80048a8:	4b10      	ldr	r3, [pc, #64]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	2380      	movs	r3, #128	@ 0x80
 80048ae:	049b      	lsls	r3, r3, #18
 80048b0:	4013      	ands	r3, r2
 80048b2:	d0f0      	beq.n	8004896 <HAL_RCC_OscConfig+0x62a>
 80048b4:	e04f      	b.n	8004956 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048b6:	4b0d      	ldr	r3, [pc, #52]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	4b0c      	ldr	r3, [pc, #48]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 80048bc:	4912      	ldr	r1, [pc, #72]	@ (8004908 <HAL_RCC_OscConfig+0x69c>)
 80048be:	400a      	ands	r2, r1
 80048c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048c2:	f7fe fc21 	bl	8003108 <HAL_GetTick>
 80048c6:	0003      	movs	r3, r0
 80048c8:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80048ca:	e008      	b.n	80048de <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048cc:	f7fe fc1c 	bl	8003108 <HAL_GetTick>
 80048d0:	0002      	movs	r2, r0
 80048d2:	697b      	ldr	r3, [r7, #20]
 80048d4:	1ad3      	subs	r3, r2, r3
 80048d6:	2b02      	cmp	r3, #2
 80048d8:	d901      	bls.n	80048de <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	e03c      	b.n	8004958 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80048de:	4b03      	ldr	r3, [pc, #12]	@ (80048ec <HAL_RCC_OscConfig+0x680>)
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	2380      	movs	r3, #128	@ 0x80
 80048e4:	049b      	lsls	r3, r3, #18
 80048e6:	4013      	ands	r3, r2
 80048e8:	d1f0      	bne.n	80048cc <HAL_RCC_OscConfig+0x660>
 80048ea:	e034      	b.n	8004956 <HAL_RCC_OscConfig+0x6ea>
 80048ec:	40021000 	.word	0x40021000
 80048f0:	ffff1fff 	.word	0xffff1fff
 80048f4:	fffffeff 	.word	0xfffffeff
 80048f8:	40007000 	.word	0x40007000
 80048fc:	fffffbff 	.word	0xfffffbff
 8004900:	00001388 	.word	0x00001388
 8004904:	efffffff 	.word	0xefffffff
 8004908:	feffffff 	.word	0xfeffffff
 800490c:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004914:	2b01      	cmp	r3, #1
 8004916:	d101      	bne.n	800491c <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8004918:	2301      	movs	r3, #1
 800491a:	e01d      	b.n	8004958 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800491c:	4b10      	ldr	r3, [pc, #64]	@ (8004960 <HAL_RCC_OscConfig+0x6f4>)
 800491e:	68db      	ldr	r3, [r3, #12]
 8004920:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004922:	69ba      	ldr	r2, [r7, #24]
 8004924:	2380      	movs	r3, #128	@ 0x80
 8004926:	025b      	lsls	r3, r3, #9
 8004928:	401a      	ands	r2, r3
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800492e:	429a      	cmp	r2, r3
 8004930:	d10f      	bne.n	8004952 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004932:	69ba      	ldr	r2, [r7, #24]
 8004934:	23f0      	movs	r3, #240	@ 0xf0
 8004936:	039b      	lsls	r3, r3, #14
 8004938:	401a      	ands	r2, r3
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800493e:	429a      	cmp	r2, r3
 8004940:	d107      	bne.n	8004952 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8004942:	69ba      	ldr	r2, [r7, #24]
 8004944:	23c0      	movs	r3, #192	@ 0xc0
 8004946:	041b      	lsls	r3, r3, #16
 8004948:	401a      	ands	r2, r3
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800494e:	429a      	cmp	r2, r3
 8004950:	d001      	beq.n	8004956 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	e000      	b.n	8004958 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8004956:	2300      	movs	r3, #0
}
 8004958:	0018      	movs	r0, r3
 800495a:	46bd      	mov	sp, r7
 800495c:	b00a      	add	sp, #40	@ 0x28
 800495e:	bdb0      	pop	{r4, r5, r7, pc}
 8004960:	40021000 	.word	0x40021000

08004964 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004964:	b5b0      	push	{r4, r5, r7, lr}
 8004966:	b084      	sub	sp, #16
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
 800496c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d101      	bne.n	8004978 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004974:	2301      	movs	r3, #1
 8004976:	e128      	b.n	8004bca <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004978:	4b96      	ldr	r3, [pc, #600]	@ (8004bd4 <HAL_RCC_ClockConfig+0x270>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	2201      	movs	r2, #1
 800497e:	4013      	ands	r3, r2
 8004980:	683a      	ldr	r2, [r7, #0]
 8004982:	429a      	cmp	r2, r3
 8004984:	d91e      	bls.n	80049c4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004986:	4b93      	ldr	r3, [pc, #588]	@ (8004bd4 <HAL_RCC_ClockConfig+0x270>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	2201      	movs	r2, #1
 800498c:	4393      	bics	r3, r2
 800498e:	0019      	movs	r1, r3
 8004990:	4b90      	ldr	r3, [pc, #576]	@ (8004bd4 <HAL_RCC_ClockConfig+0x270>)
 8004992:	683a      	ldr	r2, [r7, #0]
 8004994:	430a      	orrs	r2, r1
 8004996:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004998:	f7fe fbb6 	bl	8003108 <HAL_GetTick>
 800499c:	0003      	movs	r3, r0
 800499e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049a0:	e009      	b.n	80049b6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049a2:	f7fe fbb1 	bl	8003108 <HAL_GetTick>
 80049a6:	0002      	movs	r2, r0
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	1ad3      	subs	r3, r2, r3
 80049ac:	4a8a      	ldr	r2, [pc, #552]	@ (8004bd8 <HAL_RCC_ClockConfig+0x274>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d901      	bls.n	80049b6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	e109      	b.n	8004bca <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049b6:	4b87      	ldr	r3, [pc, #540]	@ (8004bd4 <HAL_RCC_ClockConfig+0x270>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	2201      	movs	r2, #1
 80049bc:	4013      	ands	r3, r2
 80049be:	683a      	ldr	r2, [r7, #0]
 80049c0:	429a      	cmp	r2, r3
 80049c2:	d1ee      	bne.n	80049a2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	2202      	movs	r2, #2
 80049ca:	4013      	ands	r3, r2
 80049cc:	d009      	beq.n	80049e2 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049ce:	4b83      	ldr	r3, [pc, #524]	@ (8004bdc <HAL_RCC_ClockConfig+0x278>)
 80049d0:	68db      	ldr	r3, [r3, #12]
 80049d2:	22f0      	movs	r2, #240	@ 0xf0
 80049d4:	4393      	bics	r3, r2
 80049d6:	0019      	movs	r1, r3
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	689a      	ldr	r2, [r3, #8]
 80049dc:	4b7f      	ldr	r3, [pc, #508]	@ (8004bdc <HAL_RCC_ClockConfig+0x278>)
 80049de:	430a      	orrs	r2, r1
 80049e0:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	2201      	movs	r2, #1
 80049e8:	4013      	ands	r3, r2
 80049ea:	d100      	bne.n	80049ee <HAL_RCC_ClockConfig+0x8a>
 80049ec:	e089      	b.n	8004b02 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	2b02      	cmp	r3, #2
 80049f4:	d107      	bne.n	8004a06 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80049f6:	4b79      	ldr	r3, [pc, #484]	@ (8004bdc <HAL_RCC_ClockConfig+0x278>)
 80049f8:	681a      	ldr	r2, [r3, #0]
 80049fa:	2380      	movs	r3, #128	@ 0x80
 80049fc:	029b      	lsls	r3, r3, #10
 80049fe:	4013      	ands	r3, r2
 8004a00:	d120      	bne.n	8004a44 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e0e1      	b.n	8004bca <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	2b03      	cmp	r3, #3
 8004a0c:	d107      	bne.n	8004a1e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004a0e:	4b73      	ldr	r3, [pc, #460]	@ (8004bdc <HAL_RCC_ClockConfig+0x278>)
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	2380      	movs	r3, #128	@ 0x80
 8004a14:	049b      	lsls	r3, r3, #18
 8004a16:	4013      	ands	r3, r2
 8004a18:	d114      	bne.n	8004a44 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e0d5      	b.n	8004bca <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	2b01      	cmp	r3, #1
 8004a24:	d106      	bne.n	8004a34 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004a26:	4b6d      	ldr	r3, [pc, #436]	@ (8004bdc <HAL_RCC_ClockConfig+0x278>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2204      	movs	r2, #4
 8004a2c:	4013      	ands	r3, r2
 8004a2e:	d109      	bne.n	8004a44 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	e0ca      	b.n	8004bca <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004a34:	4b69      	ldr	r3, [pc, #420]	@ (8004bdc <HAL_RCC_ClockConfig+0x278>)
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	2380      	movs	r3, #128	@ 0x80
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	4013      	ands	r3, r2
 8004a3e:	d101      	bne.n	8004a44 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004a40:	2301      	movs	r3, #1
 8004a42:	e0c2      	b.n	8004bca <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a44:	4b65      	ldr	r3, [pc, #404]	@ (8004bdc <HAL_RCC_ClockConfig+0x278>)
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	2203      	movs	r2, #3
 8004a4a:	4393      	bics	r3, r2
 8004a4c:	0019      	movs	r1, r3
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	685a      	ldr	r2, [r3, #4]
 8004a52:	4b62      	ldr	r3, [pc, #392]	@ (8004bdc <HAL_RCC_ClockConfig+0x278>)
 8004a54:	430a      	orrs	r2, r1
 8004a56:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a58:	f7fe fb56 	bl	8003108 <HAL_GetTick>
 8004a5c:	0003      	movs	r3, r0
 8004a5e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	2b02      	cmp	r3, #2
 8004a66:	d111      	bne.n	8004a8c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a68:	e009      	b.n	8004a7e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a6a:	f7fe fb4d 	bl	8003108 <HAL_GetTick>
 8004a6e:	0002      	movs	r2, r0
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	1ad3      	subs	r3, r2, r3
 8004a74:	4a58      	ldr	r2, [pc, #352]	@ (8004bd8 <HAL_RCC_ClockConfig+0x274>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d901      	bls.n	8004a7e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	e0a5      	b.n	8004bca <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a7e:	4b57      	ldr	r3, [pc, #348]	@ (8004bdc <HAL_RCC_ClockConfig+0x278>)
 8004a80:	68db      	ldr	r3, [r3, #12]
 8004a82:	220c      	movs	r2, #12
 8004a84:	4013      	ands	r3, r2
 8004a86:	2b08      	cmp	r3, #8
 8004a88:	d1ef      	bne.n	8004a6a <HAL_RCC_ClockConfig+0x106>
 8004a8a:	e03a      	b.n	8004b02 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	2b03      	cmp	r3, #3
 8004a92:	d111      	bne.n	8004ab8 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a94:	e009      	b.n	8004aaa <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a96:	f7fe fb37 	bl	8003108 <HAL_GetTick>
 8004a9a:	0002      	movs	r2, r0
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	1ad3      	subs	r3, r2, r3
 8004aa0:	4a4d      	ldr	r2, [pc, #308]	@ (8004bd8 <HAL_RCC_ClockConfig+0x274>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d901      	bls.n	8004aaa <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e08f      	b.n	8004bca <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004aaa:	4b4c      	ldr	r3, [pc, #304]	@ (8004bdc <HAL_RCC_ClockConfig+0x278>)
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	220c      	movs	r2, #12
 8004ab0:	4013      	ands	r3, r2
 8004ab2:	2b0c      	cmp	r3, #12
 8004ab4:	d1ef      	bne.n	8004a96 <HAL_RCC_ClockConfig+0x132>
 8004ab6:	e024      	b.n	8004b02 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	d11b      	bne.n	8004af8 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004ac0:	e009      	b.n	8004ad6 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ac2:	f7fe fb21 	bl	8003108 <HAL_GetTick>
 8004ac6:	0002      	movs	r2, r0
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	1ad3      	subs	r3, r2, r3
 8004acc:	4a42      	ldr	r2, [pc, #264]	@ (8004bd8 <HAL_RCC_ClockConfig+0x274>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d901      	bls.n	8004ad6 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	e079      	b.n	8004bca <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004ad6:	4b41      	ldr	r3, [pc, #260]	@ (8004bdc <HAL_RCC_ClockConfig+0x278>)
 8004ad8:	68db      	ldr	r3, [r3, #12]
 8004ada:	220c      	movs	r2, #12
 8004adc:	4013      	ands	r3, r2
 8004ade:	2b04      	cmp	r3, #4
 8004ae0:	d1ef      	bne.n	8004ac2 <HAL_RCC_ClockConfig+0x15e>
 8004ae2:	e00e      	b.n	8004b02 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ae4:	f7fe fb10 	bl	8003108 <HAL_GetTick>
 8004ae8:	0002      	movs	r2, r0
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	1ad3      	subs	r3, r2, r3
 8004aee:	4a3a      	ldr	r2, [pc, #232]	@ (8004bd8 <HAL_RCC_ClockConfig+0x274>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d901      	bls.n	8004af8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8004af4:	2303      	movs	r3, #3
 8004af6:	e068      	b.n	8004bca <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004af8:	4b38      	ldr	r3, [pc, #224]	@ (8004bdc <HAL_RCC_ClockConfig+0x278>)
 8004afa:	68db      	ldr	r3, [r3, #12]
 8004afc:	220c      	movs	r2, #12
 8004afe:	4013      	ands	r3, r2
 8004b00:	d1f0      	bne.n	8004ae4 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b02:	4b34      	ldr	r3, [pc, #208]	@ (8004bd4 <HAL_RCC_ClockConfig+0x270>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	2201      	movs	r2, #1
 8004b08:	4013      	ands	r3, r2
 8004b0a:	683a      	ldr	r2, [r7, #0]
 8004b0c:	429a      	cmp	r2, r3
 8004b0e:	d21e      	bcs.n	8004b4e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b10:	4b30      	ldr	r3, [pc, #192]	@ (8004bd4 <HAL_RCC_ClockConfig+0x270>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	2201      	movs	r2, #1
 8004b16:	4393      	bics	r3, r2
 8004b18:	0019      	movs	r1, r3
 8004b1a:	4b2e      	ldr	r3, [pc, #184]	@ (8004bd4 <HAL_RCC_ClockConfig+0x270>)
 8004b1c:	683a      	ldr	r2, [r7, #0]
 8004b1e:	430a      	orrs	r2, r1
 8004b20:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004b22:	f7fe faf1 	bl	8003108 <HAL_GetTick>
 8004b26:	0003      	movs	r3, r0
 8004b28:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b2a:	e009      	b.n	8004b40 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b2c:	f7fe faec 	bl	8003108 <HAL_GetTick>
 8004b30:	0002      	movs	r2, r0
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	4a28      	ldr	r2, [pc, #160]	@ (8004bd8 <HAL_RCC_ClockConfig+0x274>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d901      	bls.n	8004b40 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	e044      	b.n	8004bca <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b40:	4b24      	ldr	r3, [pc, #144]	@ (8004bd4 <HAL_RCC_ClockConfig+0x270>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	2201      	movs	r2, #1
 8004b46:	4013      	ands	r3, r2
 8004b48:	683a      	ldr	r2, [r7, #0]
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d1ee      	bne.n	8004b2c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2204      	movs	r2, #4
 8004b54:	4013      	ands	r3, r2
 8004b56:	d009      	beq.n	8004b6c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b58:	4b20      	ldr	r3, [pc, #128]	@ (8004bdc <HAL_RCC_ClockConfig+0x278>)
 8004b5a:	68db      	ldr	r3, [r3, #12]
 8004b5c:	4a20      	ldr	r2, [pc, #128]	@ (8004be0 <HAL_RCC_ClockConfig+0x27c>)
 8004b5e:	4013      	ands	r3, r2
 8004b60:	0019      	movs	r1, r3
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	68da      	ldr	r2, [r3, #12]
 8004b66:	4b1d      	ldr	r3, [pc, #116]	@ (8004bdc <HAL_RCC_ClockConfig+0x278>)
 8004b68:	430a      	orrs	r2, r1
 8004b6a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	2208      	movs	r2, #8
 8004b72:	4013      	ands	r3, r2
 8004b74:	d00a      	beq.n	8004b8c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004b76:	4b19      	ldr	r3, [pc, #100]	@ (8004bdc <HAL_RCC_ClockConfig+0x278>)
 8004b78:	68db      	ldr	r3, [r3, #12]
 8004b7a:	4a1a      	ldr	r2, [pc, #104]	@ (8004be4 <HAL_RCC_ClockConfig+0x280>)
 8004b7c:	4013      	ands	r3, r2
 8004b7e:	0019      	movs	r1, r3
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	691b      	ldr	r3, [r3, #16]
 8004b84:	00da      	lsls	r2, r3, #3
 8004b86:	4b15      	ldr	r3, [pc, #84]	@ (8004bdc <HAL_RCC_ClockConfig+0x278>)
 8004b88:	430a      	orrs	r2, r1
 8004b8a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004b8c:	f000 f832 	bl	8004bf4 <HAL_RCC_GetSysClockFreq>
 8004b90:	0001      	movs	r1, r0
 8004b92:	4b12      	ldr	r3, [pc, #72]	@ (8004bdc <HAL_RCC_ClockConfig+0x278>)
 8004b94:	68db      	ldr	r3, [r3, #12]
 8004b96:	091b      	lsrs	r3, r3, #4
 8004b98:	220f      	movs	r2, #15
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	4a12      	ldr	r2, [pc, #72]	@ (8004be8 <HAL_RCC_ClockConfig+0x284>)
 8004b9e:	5cd3      	ldrb	r3, [r2, r3]
 8004ba0:	000a      	movs	r2, r1
 8004ba2:	40da      	lsrs	r2, r3
 8004ba4:	4b11      	ldr	r3, [pc, #68]	@ (8004bec <HAL_RCC_ClockConfig+0x288>)
 8004ba6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004ba8:	4b11      	ldr	r3, [pc, #68]	@ (8004bf0 <HAL_RCC_ClockConfig+0x28c>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	250b      	movs	r5, #11
 8004bae:	197c      	adds	r4, r7, r5
 8004bb0:	0018      	movs	r0, r3
 8004bb2:	f7fe fa63 	bl	800307c <HAL_InitTick>
 8004bb6:	0003      	movs	r3, r0
 8004bb8:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8004bba:	197b      	adds	r3, r7, r5
 8004bbc:	781b      	ldrb	r3, [r3, #0]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d002      	beq.n	8004bc8 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8004bc2:	197b      	adds	r3, r7, r5
 8004bc4:	781b      	ldrb	r3, [r3, #0]
 8004bc6:	e000      	b.n	8004bca <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8004bc8:	2300      	movs	r3, #0
}
 8004bca:	0018      	movs	r0, r3
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	b004      	add	sp, #16
 8004bd0:	bdb0      	pop	{r4, r5, r7, pc}
 8004bd2:	46c0      	nop			@ (mov r8, r8)
 8004bd4:	40022000 	.word	0x40022000
 8004bd8:	00001388 	.word	0x00001388
 8004bdc:	40021000 	.word	0x40021000
 8004be0:	fffff8ff 	.word	0xfffff8ff
 8004be4:	ffffc7ff 	.word	0xffffc7ff
 8004be8:	0800744c 	.word	0x0800744c
 8004bec:	20000000 	.word	0x20000000
 8004bf0:	20000004 	.word	0x20000004

08004bf4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b086      	sub	sp, #24
 8004bf8:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8004bfa:	4b3c      	ldr	r3, [pc, #240]	@ (8004cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	220c      	movs	r2, #12
 8004c04:	4013      	ands	r3, r2
 8004c06:	2b0c      	cmp	r3, #12
 8004c08:	d013      	beq.n	8004c32 <HAL_RCC_GetSysClockFreq+0x3e>
 8004c0a:	d85c      	bhi.n	8004cc6 <HAL_RCC_GetSysClockFreq+0xd2>
 8004c0c:	2b04      	cmp	r3, #4
 8004c0e:	d002      	beq.n	8004c16 <HAL_RCC_GetSysClockFreq+0x22>
 8004c10:	2b08      	cmp	r3, #8
 8004c12:	d00b      	beq.n	8004c2c <HAL_RCC_GetSysClockFreq+0x38>
 8004c14:	e057      	b.n	8004cc6 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004c16:	4b35      	ldr	r3, [pc, #212]	@ (8004cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	2210      	movs	r2, #16
 8004c1c:	4013      	ands	r3, r2
 8004c1e:	d002      	beq.n	8004c26 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8004c20:	4b33      	ldr	r3, [pc, #204]	@ (8004cf0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004c22:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8004c24:	e05d      	b.n	8004ce2 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8004c26:	4b33      	ldr	r3, [pc, #204]	@ (8004cf4 <HAL_RCC_GetSysClockFreq+0x100>)
 8004c28:	613b      	str	r3, [r7, #16]
      break;
 8004c2a:	e05a      	b.n	8004ce2 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004c2c:	4b32      	ldr	r3, [pc, #200]	@ (8004cf8 <HAL_RCC_GetSysClockFreq+0x104>)
 8004c2e:	613b      	str	r3, [r7, #16]
      break;
 8004c30:	e057      	b.n	8004ce2 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	0c9b      	lsrs	r3, r3, #18
 8004c36:	220f      	movs	r2, #15
 8004c38:	4013      	ands	r3, r2
 8004c3a:	4a30      	ldr	r2, [pc, #192]	@ (8004cfc <HAL_RCC_GetSysClockFreq+0x108>)
 8004c3c:	5cd3      	ldrb	r3, [r2, r3]
 8004c3e:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	0d9b      	lsrs	r3, r3, #22
 8004c44:	2203      	movs	r2, #3
 8004c46:	4013      	ands	r3, r2
 8004c48:	3301      	adds	r3, #1
 8004c4a:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c4c:	4b27      	ldr	r3, [pc, #156]	@ (8004cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c4e:	68da      	ldr	r2, [r3, #12]
 8004c50:	2380      	movs	r3, #128	@ 0x80
 8004c52:	025b      	lsls	r3, r3, #9
 8004c54:	4013      	ands	r3, r2
 8004c56:	d00f      	beq.n	8004c78 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8004c58:	68b9      	ldr	r1, [r7, #8]
 8004c5a:	000a      	movs	r2, r1
 8004c5c:	0152      	lsls	r2, r2, #5
 8004c5e:	1a52      	subs	r2, r2, r1
 8004c60:	0193      	lsls	r3, r2, #6
 8004c62:	1a9b      	subs	r3, r3, r2
 8004c64:	00db      	lsls	r3, r3, #3
 8004c66:	185b      	adds	r3, r3, r1
 8004c68:	025b      	lsls	r3, r3, #9
 8004c6a:	6879      	ldr	r1, [r7, #4]
 8004c6c:	0018      	movs	r0, r3
 8004c6e:	f7fb fa5d 	bl	800012c <__udivsi3>
 8004c72:	0003      	movs	r3, r0
 8004c74:	617b      	str	r3, [r7, #20]
 8004c76:	e023      	b.n	8004cc0 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004c78:	4b1c      	ldr	r3, [pc, #112]	@ (8004cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2210      	movs	r2, #16
 8004c7e:	4013      	ands	r3, r2
 8004c80:	d00f      	beq.n	8004ca2 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8004c82:	68b9      	ldr	r1, [r7, #8]
 8004c84:	000a      	movs	r2, r1
 8004c86:	0152      	lsls	r2, r2, #5
 8004c88:	1a52      	subs	r2, r2, r1
 8004c8a:	0193      	lsls	r3, r2, #6
 8004c8c:	1a9b      	subs	r3, r3, r2
 8004c8e:	00db      	lsls	r3, r3, #3
 8004c90:	185b      	adds	r3, r3, r1
 8004c92:	021b      	lsls	r3, r3, #8
 8004c94:	6879      	ldr	r1, [r7, #4]
 8004c96:	0018      	movs	r0, r3
 8004c98:	f7fb fa48 	bl	800012c <__udivsi3>
 8004c9c:	0003      	movs	r3, r0
 8004c9e:	617b      	str	r3, [r7, #20]
 8004ca0:	e00e      	b.n	8004cc0 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8004ca2:	68b9      	ldr	r1, [r7, #8]
 8004ca4:	000a      	movs	r2, r1
 8004ca6:	0152      	lsls	r2, r2, #5
 8004ca8:	1a52      	subs	r2, r2, r1
 8004caa:	0193      	lsls	r3, r2, #6
 8004cac:	1a9b      	subs	r3, r3, r2
 8004cae:	00db      	lsls	r3, r3, #3
 8004cb0:	185b      	adds	r3, r3, r1
 8004cb2:	029b      	lsls	r3, r3, #10
 8004cb4:	6879      	ldr	r1, [r7, #4]
 8004cb6:	0018      	movs	r0, r3
 8004cb8:	f7fb fa38 	bl	800012c <__udivsi3>
 8004cbc:	0003      	movs	r3, r0
 8004cbe:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	613b      	str	r3, [r7, #16]
      break;
 8004cc4:	e00d      	b.n	8004ce2 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004cc6:	4b09      	ldr	r3, [pc, #36]	@ (8004cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	0b5b      	lsrs	r3, r3, #13
 8004ccc:	2207      	movs	r2, #7
 8004cce:	4013      	ands	r3, r2
 8004cd0:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	3301      	adds	r3, #1
 8004cd6:	2280      	movs	r2, #128	@ 0x80
 8004cd8:	0212      	lsls	r2, r2, #8
 8004cda:	409a      	lsls	r2, r3
 8004cdc:	0013      	movs	r3, r2
 8004cde:	613b      	str	r3, [r7, #16]
      break;
 8004ce0:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004ce2:	693b      	ldr	r3, [r7, #16]
}
 8004ce4:	0018      	movs	r0, r3
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	b006      	add	sp, #24
 8004cea:	bd80      	pop	{r7, pc}
 8004cec:	40021000 	.word	0x40021000
 8004cf0:	003d0900 	.word	0x003d0900
 8004cf4:	00f42400 	.word	0x00f42400
 8004cf8:	007a1200 	.word	0x007a1200
 8004cfc:	08007464 	.word	0x08007464

08004d00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d04:	4b02      	ldr	r3, [pc, #8]	@ (8004d10 <HAL_RCC_GetHCLKFreq+0x10>)
 8004d06:	681b      	ldr	r3, [r3, #0]
}
 8004d08:	0018      	movs	r0, r3
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	46c0      	nop			@ (mov r8, r8)
 8004d10:	20000000 	.word	0x20000000

08004d14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d18:	f7ff fff2 	bl	8004d00 <HAL_RCC_GetHCLKFreq>
 8004d1c:	0001      	movs	r1, r0
 8004d1e:	4b06      	ldr	r3, [pc, #24]	@ (8004d38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d20:	68db      	ldr	r3, [r3, #12]
 8004d22:	0a1b      	lsrs	r3, r3, #8
 8004d24:	2207      	movs	r2, #7
 8004d26:	4013      	ands	r3, r2
 8004d28:	4a04      	ldr	r2, [pc, #16]	@ (8004d3c <HAL_RCC_GetPCLK1Freq+0x28>)
 8004d2a:	5cd3      	ldrb	r3, [r2, r3]
 8004d2c:	40d9      	lsrs	r1, r3
 8004d2e:	000b      	movs	r3, r1
}
 8004d30:	0018      	movs	r0, r3
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}
 8004d36:	46c0      	nop			@ (mov r8, r8)
 8004d38:	40021000 	.word	0x40021000
 8004d3c:	0800745c 	.word	0x0800745c

08004d40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d44:	f7ff ffdc 	bl	8004d00 <HAL_RCC_GetHCLKFreq>
 8004d48:	0001      	movs	r1, r0
 8004d4a:	4b06      	ldr	r3, [pc, #24]	@ (8004d64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d4c:	68db      	ldr	r3, [r3, #12]
 8004d4e:	0adb      	lsrs	r3, r3, #11
 8004d50:	2207      	movs	r2, #7
 8004d52:	4013      	ands	r3, r2
 8004d54:	4a04      	ldr	r2, [pc, #16]	@ (8004d68 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004d56:	5cd3      	ldrb	r3, [r2, r3]
 8004d58:	40d9      	lsrs	r1, r3
 8004d5a:	000b      	movs	r3, r1
}
 8004d5c:	0018      	movs	r0, r3
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}
 8004d62:	46c0      	nop			@ (mov r8, r8)
 8004d64:	40021000 	.word	0x40021000
 8004d68:	0800745c 	.word	0x0800745c

08004d6c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b086      	sub	sp, #24
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8004d74:	2017      	movs	r0, #23
 8004d76:	183b      	adds	r3, r7, r0
 8004d78:	2200      	movs	r2, #0
 8004d7a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	2220      	movs	r2, #32
 8004d82:	4013      	ands	r3, r2
 8004d84:	d100      	bne.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8004d86:	e0c7      	b.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d88:	4b84      	ldr	r3, [pc, #528]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004d8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d8c:	2380      	movs	r3, #128	@ 0x80
 8004d8e:	055b      	lsls	r3, r3, #21
 8004d90:	4013      	ands	r3, r2
 8004d92:	d109      	bne.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d94:	4b81      	ldr	r3, [pc, #516]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004d96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d98:	4b80      	ldr	r3, [pc, #512]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004d9a:	2180      	movs	r1, #128	@ 0x80
 8004d9c:	0549      	lsls	r1, r1, #21
 8004d9e:	430a      	orrs	r2, r1
 8004da0:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8004da2:	183b      	adds	r3, r7, r0
 8004da4:	2201      	movs	r2, #1
 8004da6:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004da8:	4b7d      	ldr	r3, [pc, #500]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8004daa:	681a      	ldr	r2, [r3, #0]
 8004dac:	2380      	movs	r3, #128	@ 0x80
 8004dae:	005b      	lsls	r3, r3, #1
 8004db0:	4013      	ands	r3, r2
 8004db2:	d11a      	bne.n	8004dea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004db4:	4b7a      	ldr	r3, [pc, #488]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	4b79      	ldr	r3, [pc, #484]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8004dba:	2180      	movs	r1, #128	@ 0x80
 8004dbc:	0049      	lsls	r1, r1, #1
 8004dbe:	430a      	orrs	r2, r1
 8004dc0:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004dc2:	f7fe f9a1 	bl	8003108 <HAL_GetTick>
 8004dc6:	0003      	movs	r3, r0
 8004dc8:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dca:	e008      	b.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004dcc:	f7fe f99c 	bl	8003108 <HAL_GetTick>
 8004dd0:	0002      	movs	r2, r0
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	1ad3      	subs	r3, r2, r3
 8004dd6:	2b64      	cmp	r3, #100	@ 0x64
 8004dd8:	d901      	bls.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	e0d9      	b.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dde:	4b70      	ldr	r3, [pc, #448]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	2380      	movs	r3, #128	@ 0x80
 8004de4:	005b      	lsls	r3, r3, #1
 8004de6:	4013      	ands	r3, r2
 8004de8:	d0f0      	beq.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004dea:	4b6c      	ldr	r3, [pc, #432]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	23c0      	movs	r3, #192	@ 0xc0
 8004df0:	039b      	lsls	r3, r3, #14
 8004df2:	4013      	ands	r3, r2
 8004df4:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	685a      	ldr	r2, [r3, #4]
 8004dfa:	23c0      	movs	r3, #192	@ 0xc0
 8004dfc:	039b      	lsls	r3, r3, #14
 8004dfe:	4013      	ands	r3, r2
 8004e00:	68fa      	ldr	r2, [r7, #12]
 8004e02:	429a      	cmp	r2, r3
 8004e04:	d013      	beq.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	685a      	ldr	r2, [r3, #4]
 8004e0a:	23c0      	movs	r3, #192	@ 0xc0
 8004e0c:	029b      	lsls	r3, r3, #10
 8004e0e:	401a      	ands	r2, r3
 8004e10:	23c0      	movs	r3, #192	@ 0xc0
 8004e12:	029b      	lsls	r3, r3, #10
 8004e14:	429a      	cmp	r2, r3
 8004e16:	d10a      	bne.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004e18:	4b60      	ldr	r3, [pc, #384]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	2380      	movs	r3, #128	@ 0x80
 8004e1e:	029b      	lsls	r3, r3, #10
 8004e20:	401a      	ands	r2, r3
 8004e22:	2380      	movs	r3, #128	@ 0x80
 8004e24:	029b      	lsls	r3, r3, #10
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d101      	bne.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e0b1      	b.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004e2e:	4b5b      	ldr	r3, [pc, #364]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004e30:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e32:	23c0      	movs	r3, #192	@ 0xc0
 8004e34:	029b      	lsls	r3, r3, #10
 8004e36:	4013      	ands	r3, r2
 8004e38:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d03b      	beq.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	685a      	ldr	r2, [r3, #4]
 8004e44:	23c0      	movs	r3, #192	@ 0xc0
 8004e46:	029b      	lsls	r3, r3, #10
 8004e48:	4013      	ands	r3, r2
 8004e4a:	68fa      	ldr	r2, [r7, #12]
 8004e4c:	429a      	cmp	r2, r3
 8004e4e:	d033      	beq.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	2220      	movs	r2, #32
 8004e56:	4013      	ands	r3, r2
 8004e58:	d02e      	beq.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8004e5a:	4b50      	ldr	r3, [pc, #320]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004e5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e5e:	4a51      	ldr	r2, [pc, #324]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8004e60:	4013      	ands	r3, r2
 8004e62:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e64:	4b4d      	ldr	r3, [pc, #308]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004e66:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e68:	4b4c      	ldr	r3, [pc, #304]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004e6a:	2180      	movs	r1, #128	@ 0x80
 8004e6c:	0309      	lsls	r1, r1, #12
 8004e6e:	430a      	orrs	r2, r1
 8004e70:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e72:	4b4a      	ldr	r3, [pc, #296]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004e74:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e76:	4b49      	ldr	r3, [pc, #292]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004e78:	494b      	ldr	r1, [pc, #300]	@ (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004e7a:	400a      	ands	r2, r1
 8004e7c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8004e7e:	4b47      	ldr	r3, [pc, #284]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004e80:	68fa      	ldr	r2, [r7, #12]
 8004e82:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8004e84:	68fa      	ldr	r2, [r7, #12]
 8004e86:	2380      	movs	r3, #128	@ 0x80
 8004e88:	005b      	lsls	r3, r3, #1
 8004e8a:	4013      	ands	r3, r2
 8004e8c:	d014      	beq.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e8e:	f7fe f93b 	bl	8003108 <HAL_GetTick>
 8004e92:	0003      	movs	r3, r0
 8004e94:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004e96:	e009      	b.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e98:	f7fe f936 	bl	8003108 <HAL_GetTick>
 8004e9c:	0002      	movs	r2, r0
 8004e9e:	693b      	ldr	r3, [r7, #16]
 8004ea0:	1ad3      	subs	r3, r2, r3
 8004ea2:	4a42      	ldr	r2, [pc, #264]	@ (8004fac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d901      	bls.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8004ea8:	2303      	movs	r3, #3
 8004eaa:	e072      	b.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004eac:	4b3b      	ldr	r3, [pc, #236]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004eae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004eb0:	2380      	movs	r3, #128	@ 0x80
 8004eb2:	009b      	lsls	r3, r3, #2
 8004eb4:	4013      	ands	r3, r2
 8004eb6:	d0ef      	beq.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	2220      	movs	r2, #32
 8004ebe:	4013      	ands	r3, r2
 8004ec0:	d01f      	beq.n	8004f02 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	685a      	ldr	r2, [r3, #4]
 8004ec6:	23c0      	movs	r3, #192	@ 0xc0
 8004ec8:	029b      	lsls	r3, r3, #10
 8004eca:	401a      	ands	r2, r3
 8004ecc:	23c0      	movs	r3, #192	@ 0xc0
 8004ece:	029b      	lsls	r3, r3, #10
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d10c      	bne.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x182>
 8004ed4:	4b31      	ldr	r3, [pc, #196]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a35      	ldr	r2, [pc, #212]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004eda:	4013      	ands	r3, r2
 8004edc:	0019      	movs	r1, r3
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	685a      	ldr	r2, [r3, #4]
 8004ee2:	23c0      	movs	r3, #192	@ 0xc0
 8004ee4:	039b      	lsls	r3, r3, #14
 8004ee6:	401a      	ands	r2, r3
 8004ee8:	4b2c      	ldr	r3, [pc, #176]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004eea:	430a      	orrs	r2, r1
 8004eec:	601a      	str	r2, [r3, #0]
 8004eee:	4b2b      	ldr	r3, [pc, #172]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004ef0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	685a      	ldr	r2, [r3, #4]
 8004ef6:	23c0      	movs	r3, #192	@ 0xc0
 8004ef8:	029b      	lsls	r3, r3, #10
 8004efa:	401a      	ands	r2, r3
 8004efc:	4b27      	ldr	r3, [pc, #156]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004efe:	430a      	orrs	r2, r1
 8004f00:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004f02:	2317      	movs	r3, #23
 8004f04:	18fb      	adds	r3, r7, r3
 8004f06:	781b      	ldrb	r3, [r3, #0]
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d105      	bne.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f0c:	4b23      	ldr	r3, [pc, #140]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004f0e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f10:	4b22      	ldr	r3, [pc, #136]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004f12:	4928      	ldr	r1, [pc, #160]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004f14:	400a      	ands	r2, r1
 8004f16:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	2202      	movs	r2, #2
 8004f1e:	4013      	ands	r3, r2
 8004f20:	d009      	beq.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004f22:	4b1e      	ldr	r3, [pc, #120]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004f24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f26:	220c      	movs	r2, #12
 8004f28:	4393      	bics	r3, r2
 8004f2a:	0019      	movs	r1, r3
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	689a      	ldr	r2, [r3, #8]
 8004f30:	4b1a      	ldr	r3, [pc, #104]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004f32:	430a      	orrs	r2, r1
 8004f34:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	2204      	movs	r2, #4
 8004f3c:	4013      	ands	r3, r2
 8004f3e:	d009      	beq.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004f40:	4b16      	ldr	r3, [pc, #88]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004f42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f44:	4a1c      	ldr	r2, [pc, #112]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8004f46:	4013      	ands	r3, r2
 8004f48:	0019      	movs	r1, r3
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	68da      	ldr	r2, [r3, #12]
 8004f4e:	4b13      	ldr	r3, [pc, #76]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004f50:	430a      	orrs	r2, r1
 8004f52:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	2208      	movs	r2, #8
 8004f5a:	4013      	ands	r3, r2
 8004f5c:	d009      	beq.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f5e:	4b0f      	ldr	r3, [pc, #60]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004f60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f62:	4a16      	ldr	r2, [pc, #88]	@ (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004f64:	4013      	ands	r3, r2
 8004f66:	0019      	movs	r1, r3
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	691a      	ldr	r2, [r3, #16]
 8004f6c:	4b0b      	ldr	r3, [pc, #44]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004f6e:	430a      	orrs	r2, r1
 8004f70:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	2280      	movs	r2, #128	@ 0x80
 8004f78:	4013      	ands	r3, r2
 8004f7a:	d009      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8004f7c:	4b07      	ldr	r3, [pc, #28]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004f7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f80:	4a0f      	ldr	r2, [pc, #60]	@ (8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004f82:	4013      	ands	r3, r2
 8004f84:	0019      	movs	r1, r3
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	695a      	ldr	r2, [r3, #20]
 8004f8a:	4b04      	ldr	r3, [pc, #16]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004f8c:	430a      	orrs	r2, r1
 8004f8e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8004f90:	2300      	movs	r3, #0
}
 8004f92:	0018      	movs	r0, r3
 8004f94:	46bd      	mov	sp, r7
 8004f96:	b006      	add	sp, #24
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	46c0      	nop			@ (mov r8, r8)
 8004f9c:	40021000 	.word	0x40021000
 8004fa0:	40007000 	.word	0x40007000
 8004fa4:	fffcffff 	.word	0xfffcffff
 8004fa8:	fff7ffff 	.word	0xfff7ffff
 8004fac:	00001388 	.word	0x00001388
 8004fb0:	ffcfffff 	.word	0xffcfffff
 8004fb4:	efffffff 	.word	0xefffffff
 8004fb8:	fffff3ff 	.word	0xfffff3ff
 8004fbc:	ffffcfff 	.word	0xffffcfff
 8004fc0:	fff3ffff 	.word	0xfff3ffff

08004fc4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b082      	sub	sp, #8
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d101      	bne.n	8004fd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e044      	b.n	8005060 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d107      	bne.n	8004fee <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2278      	movs	r2, #120	@ 0x78
 8004fe2:	2100      	movs	r1, #0
 8004fe4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	0018      	movs	r0, r3
 8004fea:	f7fd fea9 	bl	8002d40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2224      	movs	r2, #36	@ 0x24
 8004ff2:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	2101      	movs	r1, #1
 8005000:	438a      	bics	r2, r1
 8005002:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005008:	2b00      	cmp	r3, #0
 800500a:	d003      	beq.n	8005014 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	0018      	movs	r0, r3
 8005010:	f000 fbfc 	bl	800580c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	0018      	movs	r0, r3
 8005018:	f000 f9ae 	bl	8005378 <UART_SetConfig>
 800501c:	0003      	movs	r3, r0
 800501e:	2b01      	cmp	r3, #1
 8005020:	d101      	bne.n	8005026 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	e01c      	b.n	8005060 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	685a      	ldr	r2, [r3, #4]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	490d      	ldr	r1, [pc, #52]	@ (8005068 <HAL_UART_Init+0xa4>)
 8005032:	400a      	ands	r2, r1
 8005034:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	689a      	ldr	r2, [r3, #8]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	212a      	movs	r1, #42	@ 0x2a
 8005042:	438a      	bics	r2, r1
 8005044:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2101      	movs	r1, #1
 8005052:	430a      	orrs	r2, r1
 8005054:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	0018      	movs	r0, r3
 800505a:	f000 fc8b 	bl	8005974 <UART_CheckIdleState>
 800505e:	0003      	movs	r3, r0
}
 8005060:	0018      	movs	r0, r3
 8005062:	46bd      	mov	sp, r7
 8005064:	b002      	add	sp, #8
 8005066:	bd80      	pop	{r7, pc}
 8005068:	ffffb7ff 	.word	0xffffb7ff

0800506c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b08a      	sub	sp, #40	@ 0x28
 8005070:	af02      	add	r7, sp, #8
 8005072:	60f8      	str	r0, [r7, #12]
 8005074:	60b9      	str	r1, [r7, #8]
 8005076:	603b      	str	r3, [r7, #0]
 8005078:	1dbb      	adds	r3, r7, #6
 800507a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005080:	2b20      	cmp	r3, #32
 8005082:	d000      	beq.n	8005086 <HAL_UART_Transmit+0x1a>
 8005084:	e08c      	b.n	80051a0 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d003      	beq.n	8005094 <HAL_UART_Transmit+0x28>
 800508c:	1dbb      	adds	r3, r7, #6
 800508e:	881b      	ldrh	r3, [r3, #0]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d101      	bne.n	8005098 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005094:	2301      	movs	r3, #1
 8005096:	e084      	b.n	80051a2 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	689a      	ldr	r2, [r3, #8]
 800509c:	2380      	movs	r3, #128	@ 0x80
 800509e:	015b      	lsls	r3, r3, #5
 80050a0:	429a      	cmp	r2, r3
 80050a2:	d109      	bne.n	80050b8 <HAL_UART_Transmit+0x4c>
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	691b      	ldr	r3, [r3, #16]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d105      	bne.n	80050b8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	2201      	movs	r2, #1
 80050b0:	4013      	ands	r3, r2
 80050b2:	d001      	beq.n	80050b8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e074      	b.n	80051a2 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2284      	movs	r2, #132	@ 0x84
 80050bc:	2100      	movs	r1, #0
 80050be:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2221      	movs	r2, #33	@ 0x21
 80050c4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80050c6:	f7fe f81f 	bl	8003108 <HAL_GetTick>
 80050ca:	0003      	movs	r3, r0
 80050cc:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	1dba      	adds	r2, r7, #6
 80050d2:	2150      	movs	r1, #80	@ 0x50
 80050d4:	8812      	ldrh	r2, [r2, #0]
 80050d6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	1dba      	adds	r2, r7, #6
 80050dc:	2152      	movs	r1, #82	@ 0x52
 80050de:	8812      	ldrh	r2, [r2, #0]
 80050e0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	689a      	ldr	r2, [r3, #8]
 80050e6:	2380      	movs	r3, #128	@ 0x80
 80050e8:	015b      	lsls	r3, r3, #5
 80050ea:	429a      	cmp	r2, r3
 80050ec:	d108      	bne.n	8005100 <HAL_UART_Transmit+0x94>
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	691b      	ldr	r3, [r3, #16]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d104      	bne.n	8005100 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80050f6:	2300      	movs	r3, #0
 80050f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	61bb      	str	r3, [r7, #24]
 80050fe:	e003      	b.n	8005108 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005104:	2300      	movs	r3, #0
 8005106:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005108:	e02f      	b.n	800516a <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800510a:	697a      	ldr	r2, [r7, #20]
 800510c:	68f8      	ldr	r0, [r7, #12]
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	9300      	str	r3, [sp, #0]
 8005112:	0013      	movs	r3, r2
 8005114:	2200      	movs	r2, #0
 8005116:	2180      	movs	r1, #128	@ 0x80
 8005118:	f000 fcd4 	bl	8005ac4 <UART_WaitOnFlagUntilTimeout>
 800511c:	1e03      	subs	r3, r0, #0
 800511e:	d004      	beq.n	800512a <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2220      	movs	r2, #32
 8005124:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005126:	2303      	movs	r3, #3
 8005128:	e03b      	b.n	80051a2 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 800512a:	69fb      	ldr	r3, [r7, #28]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d10b      	bne.n	8005148 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005130:	69bb      	ldr	r3, [r7, #24]
 8005132:	881b      	ldrh	r3, [r3, #0]
 8005134:	001a      	movs	r2, r3
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	05d2      	lsls	r2, r2, #23
 800513c:	0dd2      	lsrs	r2, r2, #23
 800513e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005140:	69bb      	ldr	r3, [r7, #24]
 8005142:	3302      	adds	r3, #2
 8005144:	61bb      	str	r3, [r7, #24]
 8005146:	e007      	b.n	8005158 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005148:	69fb      	ldr	r3, [r7, #28]
 800514a:	781a      	ldrb	r2, [r3, #0]
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005152:	69fb      	ldr	r3, [r7, #28]
 8005154:	3301      	adds	r3, #1
 8005156:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2252      	movs	r2, #82	@ 0x52
 800515c:	5a9b      	ldrh	r3, [r3, r2]
 800515e:	b29b      	uxth	r3, r3
 8005160:	3b01      	subs	r3, #1
 8005162:	b299      	uxth	r1, r3
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2252      	movs	r2, #82	@ 0x52
 8005168:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	2252      	movs	r2, #82	@ 0x52
 800516e:	5a9b      	ldrh	r3, [r3, r2]
 8005170:	b29b      	uxth	r3, r3
 8005172:	2b00      	cmp	r3, #0
 8005174:	d1c9      	bne.n	800510a <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005176:	697a      	ldr	r2, [r7, #20]
 8005178:	68f8      	ldr	r0, [r7, #12]
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	9300      	str	r3, [sp, #0]
 800517e:	0013      	movs	r3, r2
 8005180:	2200      	movs	r2, #0
 8005182:	2140      	movs	r1, #64	@ 0x40
 8005184:	f000 fc9e 	bl	8005ac4 <UART_WaitOnFlagUntilTimeout>
 8005188:	1e03      	subs	r3, r0, #0
 800518a:	d004      	beq.n	8005196 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2220      	movs	r2, #32
 8005190:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005192:	2303      	movs	r3, #3
 8005194:	e005      	b.n	80051a2 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2220      	movs	r2, #32
 800519a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800519c:	2300      	movs	r3, #0
 800519e:	e000      	b.n	80051a2 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 80051a0:	2302      	movs	r3, #2
  }
}
 80051a2:	0018      	movs	r0, r3
 80051a4:	46bd      	mov	sp, r7
 80051a6:	b008      	add	sp, #32
 80051a8:	bd80      	pop	{r7, pc}
	...

080051ac <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b08a      	sub	sp, #40	@ 0x28
 80051b0:	af02      	add	r7, sp, #8
 80051b2:	60f8      	str	r0, [r7, #12]
 80051b4:	60b9      	str	r1, [r7, #8]
 80051b6:	603b      	str	r3, [r7, #0]
 80051b8:	1dbb      	adds	r3, r7, #6
 80051ba:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2280      	movs	r2, #128	@ 0x80
 80051c0:	589b      	ldr	r3, [r3, r2]
 80051c2:	2b20      	cmp	r3, #32
 80051c4:	d000      	beq.n	80051c8 <HAL_UART_Receive+0x1c>
 80051c6:	e0d0      	b.n	800536a <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d003      	beq.n	80051d6 <HAL_UART_Receive+0x2a>
 80051ce:	1dbb      	adds	r3, r7, #6
 80051d0:	881b      	ldrh	r3, [r3, #0]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d101      	bne.n	80051da <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e0c8      	b.n	800536c <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	689a      	ldr	r2, [r3, #8]
 80051de:	2380      	movs	r3, #128	@ 0x80
 80051e0:	015b      	lsls	r3, r3, #5
 80051e2:	429a      	cmp	r2, r3
 80051e4:	d109      	bne.n	80051fa <HAL_UART_Receive+0x4e>
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	691b      	ldr	r3, [r3, #16]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d105      	bne.n	80051fa <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	2201      	movs	r2, #1
 80051f2:	4013      	ands	r3, r2
 80051f4:	d001      	beq.n	80051fa <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	e0b8      	b.n	800536c <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	2284      	movs	r2, #132	@ 0x84
 80051fe:	2100      	movs	r1, #0
 8005200:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2280      	movs	r2, #128	@ 0x80
 8005206:	2122      	movs	r1, #34	@ 0x22
 8005208:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2200      	movs	r2, #0
 800520e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005210:	f7fd ff7a 	bl	8003108 <HAL_GetTick>
 8005214:	0003      	movs	r3, r0
 8005216:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	1dba      	adds	r2, r7, #6
 800521c:	2158      	movs	r1, #88	@ 0x58
 800521e:	8812      	ldrh	r2, [r2, #0]
 8005220:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	1dba      	adds	r2, r7, #6
 8005226:	215a      	movs	r1, #90	@ 0x5a
 8005228:	8812      	ldrh	r2, [r2, #0]
 800522a:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	689a      	ldr	r2, [r3, #8]
 8005230:	2380      	movs	r3, #128	@ 0x80
 8005232:	015b      	lsls	r3, r3, #5
 8005234:	429a      	cmp	r2, r3
 8005236:	d10d      	bne.n	8005254 <HAL_UART_Receive+0xa8>
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	691b      	ldr	r3, [r3, #16]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d104      	bne.n	800524a <HAL_UART_Receive+0x9e>
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	225c      	movs	r2, #92	@ 0x5c
 8005244:	494b      	ldr	r1, [pc, #300]	@ (8005374 <HAL_UART_Receive+0x1c8>)
 8005246:	5299      	strh	r1, [r3, r2]
 8005248:	e02e      	b.n	80052a8 <HAL_UART_Receive+0xfc>
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	225c      	movs	r2, #92	@ 0x5c
 800524e:	21ff      	movs	r1, #255	@ 0xff
 8005250:	5299      	strh	r1, [r3, r2]
 8005252:	e029      	b.n	80052a8 <HAL_UART_Receive+0xfc>
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d10d      	bne.n	8005278 <HAL_UART_Receive+0xcc>
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	691b      	ldr	r3, [r3, #16]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d104      	bne.n	800526e <HAL_UART_Receive+0xc2>
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	225c      	movs	r2, #92	@ 0x5c
 8005268:	21ff      	movs	r1, #255	@ 0xff
 800526a:	5299      	strh	r1, [r3, r2]
 800526c:	e01c      	b.n	80052a8 <HAL_UART_Receive+0xfc>
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	225c      	movs	r2, #92	@ 0x5c
 8005272:	217f      	movs	r1, #127	@ 0x7f
 8005274:	5299      	strh	r1, [r3, r2]
 8005276:	e017      	b.n	80052a8 <HAL_UART_Receive+0xfc>
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	689a      	ldr	r2, [r3, #8]
 800527c:	2380      	movs	r3, #128	@ 0x80
 800527e:	055b      	lsls	r3, r3, #21
 8005280:	429a      	cmp	r2, r3
 8005282:	d10d      	bne.n	80052a0 <HAL_UART_Receive+0xf4>
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	691b      	ldr	r3, [r3, #16]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d104      	bne.n	8005296 <HAL_UART_Receive+0xea>
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	225c      	movs	r2, #92	@ 0x5c
 8005290:	217f      	movs	r1, #127	@ 0x7f
 8005292:	5299      	strh	r1, [r3, r2]
 8005294:	e008      	b.n	80052a8 <HAL_UART_Receive+0xfc>
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	225c      	movs	r2, #92	@ 0x5c
 800529a:	213f      	movs	r1, #63	@ 0x3f
 800529c:	5299      	strh	r1, [r3, r2]
 800529e:	e003      	b.n	80052a8 <HAL_UART_Receive+0xfc>
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	225c      	movs	r2, #92	@ 0x5c
 80052a4:	2100      	movs	r1, #0
 80052a6:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 80052a8:	2312      	movs	r3, #18
 80052aa:	18fb      	adds	r3, r7, r3
 80052ac:	68fa      	ldr	r2, [r7, #12]
 80052ae:	215c      	movs	r1, #92	@ 0x5c
 80052b0:	5a52      	ldrh	r2, [r2, r1]
 80052b2:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	689a      	ldr	r2, [r3, #8]
 80052b8:	2380      	movs	r3, #128	@ 0x80
 80052ba:	015b      	lsls	r3, r3, #5
 80052bc:	429a      	cmp	r2, r3
 80052be:	d108      	bne.n	80052d2 <HAL_UART_Receive+0x126>
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	691b      	ldr	r3, [r3, #16]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d104      	bne.n	80052d2 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 80052c8:	2300      	movs	r3, #0
 80052ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	61bb      	str	r3, [r7, #24]
 80052d0:	e003      	b.n	80052da <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052d6:	2300      	movs	r3, #0
 80052d8:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80052da:	e03a      	b.n	8005352 <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80052dc:	697a      	ldr	r2, [r7, #20]
 80052de:	68f8      	ldr	r0, [r7, #12]
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	9300      	str	r3, [sp, #0]
 80052e4:	0013      	movs	r3, r2
 80052e6:	2200      	movs	r2, #0
 80052e8:	2120      	movs	r1, #32
 80052ea:	f000 fbeb 	bl	8005ac4 <UART_WaitOnFlagUntilTimeout>
 80052ee:	1e03      	subs	r3, r0, #0
 80052f0:	d005      	beq.n	80052fe <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2280      	movs	r2, #128	@ 0x80
 80052f6:	2120      	movs	r1, #32
 80052f8:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 80052fa:	2303      	movs	r3, #3
 80052fc:	e036      	b.n	800536c <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 80052fe:	69fb      	ldr	r3, [r7, #28]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d10e      	bne.n	8005322 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800530a:	b29b      	uxth	r3, r3
 800530c:	2212      	movs	r2, #18
 800530e:	18ba      	adds	r2, r7, r2
 8005310:	8812      	ldrh	r2, [r2, #0]
 8005312:	4013      	ands	r3, r2
 8005314:	b29a      	uxth	r2, r3
 8005316:	69bb      	ldr	r3, [r7, #24]
 8005318:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800531a:	69bb      	ldr	r3, [r7, #24]
 800531c:	3302      	adds	r3, #2
 800531e:	61bb      	str	r3, [r7, #24]
 8005320:	e00e      	b.n	8005340 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005328:	b2db      	uxtb	r3, r3
 800532a:	2212      	movs	r2, #18
 800532c:	18ba      	adds	r2, r7, r2
 800532e:	8812      	ldrh	r2, [r2, #0]
 8005330:	b2d2      	uxtb	r2, r2
 8005332:	4013      	ands	r3, r2
 8005334:	b2da      	uxtb	r2, r3
 8005336:	69fb      	ldr	r3, [r7, #28]
 8005338:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800533a:	69fb      	ldr	r3, [r7, #28]
 800533c:	3301      	adds	r3, #1
 800533e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	225a      	movs	r2, #90	@ 0x5a
 8005344:	5a9b      	ldrh	r3, [r3, r2]
 8005346:	b29b      	uxth	r3, r3
 8005348:	3b01      	subs	r3, #1
 800534a:	b299      	uxth	r1, r3
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	225a      	movs	r2, #90	@ 0x5a
 8005350:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	225a      	movs	r2, #90	@ 0x5a
 8005356:	5a9b      	ldrh	r3, [r3, r2]
 8005358:	b29b      	uxth	r3, r3
 800535a:	2b00      	cmp	r3, #0
 800535c:	d1be      	bne.n	80052dc <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	2280      	movs	r2, #128	@ 0x80
 8005362:	2120      	movs	r1, #32
 8005364:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8005366:	2300      	movs	r3, #0
 8005368:	e000      	b.n	800536c <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 800536a:	2302      	movs	r3, #2
  }
}
 800536c:	0018      	movs	r0, r3
 800536e:	46bd      	mov	sp, r7
 8005370:	b008      	add	sp, #32
 8005372:	bd80      	pop	{r7, pc}
 8005374:	000001ff 	.word	0x000001ff

08005378 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005378:	b5b0      	push	{r4, r5, r7, lr}
 800537a:	b08e      	sub	sp, #56	@ 0x38
 800537c:	af00      	add	r7, sp, #0
 800537e:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005380:	231a      	movs	r3, #26
 8005382:	2218      	movs	r2, #24
 8005384:	189b      	adds	r3, r3, r2
 8005386:	19db      	adds	r3, r3, r7
 8005388:	2200      	movs	r2, #0
 800538a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800538c:	69fb      	ldr	r3, [r7, #28]
 800538e:	689a      	ldr	r2, [r3, #8]
 8005390:	69fb      	ldr	r3, [r7, #28]
 8005392:	691b      	ldr	r3, [r3, #16]
 8005394:	431a      	orrs	r2, r3
 8005396:	69fb      	ldr	r3, [r7, #28]
 8005398:	695b      	ldr	r3, [r3, #20]
 800539a:	431a      	orrs	r2, r3
 800539c:	69fb      	ldr	r3, [r7, #28]
 800539e:	69db      	ldr	r3, [r3, #28]
 80053a0:	4313      	orrs	r3, r2
 80053a2:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80053a4:	69fb      	ldr	r3, [r7, #28]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4ab4      	ldr	r2, [pc, #720]	@ (800567c <UART_SetConfig+0x304>)
 80053ac:	4013      	ands	r3, r2
 80053ae:	0019      	movs	r1, r3
 80053b0:	69fb      	ldr	r3, [r7, #28]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80053b6:	430a      	orrs	r2, r1
 80053b8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053ba:	69fb      	ldr	r3, [r7, #28]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	4aaf      	ldr	r2, [pc, #700]	@ (8005680 <UART_SetConfig+0x308>)
 80053c2:	4013      	ands	r3, r2
 80053c4:	0019      	movs	r1, r3
 80053c6:	69fb      	ldr	r3, [r7, #28]
 80053c8:	68da      	ldr	r2, [r3, #12]
 80053ca:	69fb      	ldr	r3, [r7, #28]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	430a      	orrs	r2, r1
 80053d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80053d2:	69fb      	ldr	r3, [r7, #28]
 80053d4:	699b      	ldr	r3, [r3, #24]
 80053d6:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80053d8:	69fb      	ldr	r3, [r7, #28]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4aa9      	ldr	r2, [pc, #676]	@ (8005684 <UART_SetConfig+0x30c>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d004      	beq.n	80053ec <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80053e2:	69fb      	ldr	r3, [r7, #28]
 80053e4:	6a1b      	ldr	r3, [r3, #32]
 80053e6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80053e8:	4313      	orrs	r3, r2
 80053ea:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80053ec:	69fb      	ldr	r3, [r7, #28]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	689b      	ldr	r3, [r3, #8]
 80053f2:	4aa5      	ldr	r2, [pc, #660]	@ (8005688 <UART_SetConfig+0x310>)
 80053f4:	4013      	ands	r3, r2
 80053f6:	0019      	movs	r1, r3
 80053f8:	69fb      	ldr	r3, [r7, #28]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80053fe:	430a      	orrs	r2, r1
 8005400:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005402:	69fb      	ldr	r3, [r7, #28]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4aa1      	ldr	r2, [pc, #644]	@ (800568c <UART_SetConfig+0x314>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d131      	bne.n	8005470 <UART_SetConfig+0xf8>
 800540c:	4ba0      	ldr	r3, [pc, #640]	@ (8005690 <UART_SetConfig+0x318>)
 800540e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005410:	220c      	movs	r2, #12
 8005412:	4013      	ands	r3, r2
 8005414:	2b0c      	cmp	r3, #12
 8005416:	d01d      	beq.n	8005454 <UART_SetConfig+0xdc>
 8005418:	d823      	bhi.n	8005462 <UART_SetConfig+0xea>
 800541a:	2b08      	cmp	r3, #8
 800541c:	d00c      	beq.n	8005438 <UART_SetConfig+0xc0>
 800541e:	d820      	bhi.n	8005462 <UART_SetConfig+0xea>
 8005420:	2b00      	cmp	r3, #0
 8005422:	d002      	beq.n	800542a <UART_SetConfig+0xb2>
 8005424:	2b04      	cmp	r3, #4
 8005426:	d00e      	beq.n	8005446 <UART_SetConfig+0xce>
 8005428:	e01b      	b.n	8005462 <UART_SetConfig+0xea>
 800542a:	231b      	movs	r3, #27
 800542c:	2218      	movs	r2, #24
 800542e:	189b      	adds	r3, r3, r2
 8005430:	19db      	adds	r3, r3, r7
 8005432:	2200      	movs	r2, #0
 8005434:	701a      	strb	r2, [r3, #0]
 8005436:	e065      	b.n	8005504 <UART_SetConfig+0x18c>
 8005438:	231b      	movs	r3, #27
 800543a:	2218      	movs	r2, #24
 800543c:	189b      	adds	r3, r3, r2
 800543e:	19db      	adds	r3, r3, r7
 8005440:	2202      	movs	r2, #2
 8005442:	701a      	strb	r2, [r3, #0]
 8005444:	e05e      	b.n	8005504 <UART_SetConfig+0x18c>
 8005446:	231b      	movs	r3, #27
 8005448:	2218      	movs	r2, #24
 800544a:	189b      	adds	r3, r3, r2
 800544c:	19db      	adds	r3, r3, r7
 800544e:	2204      	movs	r2, #4
 8005450:	701a      	strb	r2, [r3, #0]
 8005452:	e057      	b.n	8005504 <UART_SetConfig+0x18c>
 8005454:	231b      	movs	r3, #27
 8005456:	2218      	movs	r2, #24
 8005458:	189b      	adds	r3, r3, r2
 800545a:	19db      	adds	r3, r3, r7
 800545c:	2208      	movs	r2, #8
 800545e:	701a      	strb	r2, [r3, #0]
 8005460:	e050      	b.n	8005504 <UART_SetConfig+0x18c>
 8005462:	231b      	movs	r3, #27
 8005464:	2218      	movs	r2, #24
 8005466:	189b      	adds	r3, r3, r2
 8005468:	19db      	adds	r3, r3, r7
 800546a:	2210      	movs	r2, #16
 800546c:	701a      	strb	r2, [r3, #0]
 800546e:	e049      	b.n	8005504 <UART_SetConfig+0x18c>
 8005470:	69fb      	ldr	r3, [r7, #28]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a83      	ldr	r2, [pc, #524]	@ (8005684 <UART_SetConfig+0x30c>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d13e      	bne.n	80054f8 <UART_SetConfig+0x180>
 800547a:	4b85      	ldr	r3, [pc, #532]	@ (8005690 <UART_SetConfig+0x318>)
 800547c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800547e:	23c0      	movs	r3, #192	@ 0xc0
 8005480:	011b      	lsls	r3, r3, #4
 8005482:	4013      	ands	r3, r2
 8005484:	22c0      	movs	r2, #192	@ 0xc0
 8005486:	0112      	lsls	r2, r2, #4
 8005488:	4293      	cmp	r3, r2
 800548a:	d027      	beq.n	80054dc <UART_SetConfig+0x164>
 800548c:	22c0      	movs	r2, #192	@ 0xc0
 800548e:	0112      	lsls	r2, r2, #4
 8005490:	4293      	cmp	r3, r2
 8005492:	d82a      	bhi.n	80054ea <UART_SetConfig+0x172>
 8005494:	2280      	movs	r2, #128	@ 0x80
 8005496:	0112      	lsls	r2, r2, #4
 8005498:	4293      	cmp	r3, r2
 800549a:	d011      	beq.n	80054c0 <UART_SetConfig+0x148>
 800549c:	2280      	movs	r2, #128	@ 0x80
 800549e:	0112      	lsls	r2, r2, #4
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d822      	bhi.n	80054ea <UART_SetConfig+0x172>
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d004      	beq.n	80054b2 <UART_SetConfig+0x13a>
 80054a8:	2280      	movs	r2, #128	@ 0x80
 80054aa:	00d2      	lsls	r2, r2, #3
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d00e      	beq.n	80054ce <UART_SetConfig+0x156>
 80054b0:	e01b      	b.n	80054ea <UART_SetConfig+0x172>
 80054b2:	231b      	movs	r3, #27
 80054b4:	2218      	movs	r2, #24
 80054b6:	189b      	adds	r3, r3, r2
 80054b8:	19db      	adds	r3, r3, r7
 80054ba:	2200      	movs	r2, #0
 80054bc:	701a      	strb	r2, [r3, #0]
 80054be:	e021      	b.n	8005504 <UART_SetConfig+0x18c>
 80054c0:	231b      	movs	r3, #27
 80054c2:	2218      	movs	r2, #24
 80054c4:	189b      	adds	r3, r3, r2
 80054c6:	19db      	adds	r3, r3, r7
 80054c8:	2202      	movs	r2, #2
 80054ca:	701a      	strb	r2, [r3, #0]
 80054cc:	e01a      	b.n	8005504 <UART_SetConfig+0x18c>
 80054ce:	231b      	movs	r3, #27
 80054d0:	2218      	movs	r2, #24
 80054d2:	189b      	adds	r3, r3, r2
 80054d4:	19db      	adds	r3, r3, r7
 80054d6:	2204      	movs	r2, #4
 80054d8:	701a      	strb	r2, [r3, #0]
 80054da:	e013      	b.n	8005504 <UART_SetConfig+0x18c>
 80054dc:	231b      	movs	r3, #27
 80054de:	2218      	movs	r2, #24
 80054e0:	189b      	adds	r3, r3, r2
 80054e2:	19db      	adds	r3, r3, r7
 80054e4:	2208      	movs	r2, #8
 80054e6:	701a      	strb	r2, [r3, #0]
 80054e8:	e00c      	b.n	8005504 <UART_SetConfig+0x18c>
 80054ea:	231b      	movs	r3, #27
 80054ec:	2218      	movs	r2, #24
 80054ee:	189b      	adds	r3, r3, r2
 80054f0:	19db      	adds	r3, r3, r7
 80054f2:	2210      	movs	r2, #16
 80054f4:	701a      	strb	r2, [r3, #0]
 80054f6:	e005      	b.n	8005504 <UART_SetConfig+0x18c>
 80054f8:	231b      	movs	r3, #27
 80054fa:	2218      	movs	r2, #24
 80054fc:	189b      	adds	r3, r3, r2
 80054fe:	19db      	adds	r3, r3, r7
 8005500:	2210      	movs	r2, #16
 8005502:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005504:	69fb      	ldr	r3, [r7, #28]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a5e      	ldr	r2, [pc, #376]	@ (8005684 <UART_SetConfig+0x30c>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d000      	beq.n	8005510 <UART_SetConfig+0x198>
 800550e:	e084      	b.n	800561a <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005510:	231b      	movs	r3, #27
 8005512:	2218      	movs	r2, #24
 8005514:	189b      	adds	r3, r3, r2
 8005516:	19db      	adds	r3, r3, r7
 8005518:	781b      	ldrb	r3, [r3, #0]
 800551a:	2b08      	cmp	r3, #8
 800551c:	d01d      	beq.n	800555a <UART_SetConfig+0x1e2>
 800551e:	dc20      	bgt.n	8005562 <UART_SetConfig+0x1ea>
 8005520:	2b04      	cmp	r3, #4
 8005522:	d015      	beq.n	8005550 <UART_SetConfig+0x1d8>
 8005524:	dc1d      	bgt.n	8005562 <UART_SetConfig+0x1ea>
 8005526:	2b00      	cmp	r3, #0
 8005528:	d002      	beq.n	8005530 <UART_SetConfig+0x1b8>
 800552a:	2b02      	cmp	r3, #2
 800552c:	d005      	beq.n	800553a <UART_SetConfig+0x1c2>
 800552e:	e018      	b.n	8005562 <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005530:	f7ff fbf0 	bl	8004d14 <HAL_RCC_GetPCLK1Freq>
 8005534:	0003      	movs	r3, r0
 8005536:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005538:	e01c      	b.n	8005574 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800553a:	4b55      	ldr	r3, [pc, #340]	@ (8005690 <UART_SetConfig+0x318>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	2210      	movs	r2, #16
 8005540:	4013      	ands	r3, r2
 8005542:	d002      	beq.n	800554a <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005544:	4b53      	ldr	r3, [pc, #332]	@ (8005694 <UART_SetConfig+0x31c>)
 8005546:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005548:	e014      	b.n	8005574 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 800554a:	4b53      	ldr	r3, [pc, #332]	@ (8005698 <UART_SetConfig+0x320>)
 800554c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800554e:	e011      	b.n	8005574 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005550:	f7ff fb50 	bl	8004bf4 <HAL_RCC_GetSysClockFreq>
 8005554:	0003      	movs	r3, r0
 8005556:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005558:	e00c      	b.n	8005574 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800555a:	2380      	movs	r3, #128	@ 0x80
 800555c:	021b      	lsls	r3, r3, #8
 800555e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005560:	e008      	b.n	8005574 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 8005562:	2300      	movs	r3, #0
 8005564:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005566:	231a      	movs	r3, #26
 8005568:	2218      	movs	r2, #24
 800556a:	189b      	adds	r3, r3, r2
 800556c:	19db      	adds	r3, r3, r7
 800556e:	2201      	movs	r2, #1
 8005570:	701a      	strb	r2, [r3, #0]
        break;
 8005572:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005576:	2b00      	cmp	r3, #0
 8005578:	d100      	bne.n	800557c <UART_SetConfig+0x204>
 800557a:	e12f      	b.n	80057dc <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800557c:	69fb      	ldr	r3, [r7, #28]
 800557e:	685a      	ldr	r2, [r3, #4]
 8005580:	0013      	movs	r3, r2
 8005582:	005b      	lsls	r3, r3, #1
 8005584:	189b      	adds	r3, r3, r2
 8005586:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005588:	429a      	cmp	r2, r3
 800558a:	d305      	bcc.n	8005598 <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 800558c:	69fb      	ldr	r3, [r7, #28]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005592:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005594:	429a      	cmp	r2, r3
 8005596:	d906      	bls.n	80055a6 <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 8005598:	231a      	movs	r3, #26
 800559a:	2218      	movs	r2, #24
 800559c:	189b      	adds	r3, r3, r2
 800559e:	19db      	adds	r3, r3, r7
 80055a0:	2201      	movs	r2, #1
 80055a2:	701a      	strb	r2, [r3, #0]
 80055a4:	e11a      	b.n	80057dc <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80055a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055a8:	613b      	str	r3, [r7, #16]
 80055aa:	2300      	movs	r3, #0
 80055ac:	617b      	str	r3, [r7, #20]
 80055ae:	6939      	ldr	r1, [r7, #16]
 80055b0:	697a      	ldr	r2, [r7, #20]
 80055b2:	000b      	movs	r3, r1
 80055b4:	0e1b      	lsrs	r3, r3, #24
 80055b6:	0010      	movs	r0, r2
 80055b8:	0205      	lsls	r5, r0, #8
 80055ba:	431d      	orrs	r5, r3
 80055bc:	000b      	movs	r3, r1
 80055be:	021c      	lsls	r4, r3, #8
 80055c0:	69fb      	ldr	r3, [r7, #28]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	085b      	lsrs	r3, r3, #1
 80055c6:	60bb      	str	r3, [r7, #8]
 80055c8:	2300      	movs	r3, #0
 80055ca:	60fb      	str	r3, [r7, #12]
 80055cc:	68b8      	ldr	r0, [r7, #8]
 80055ce:	68f9      	ldr	r1, [r7, #12]
 80055d0:	1900      	adds	r0, r0, r4
 80055d2:	4169      	adcs	r1, r5
 80055d4:	69fb      	ldr	r3, [r7, #28]
 80055d6:	685b      	ldr	r3, [r3, #4]
 80055d8:	603b      	str	r3, [r7, #0]
 80055da:	2300      	movs	r3, #0
 80055dc:	607b      	str	r3, [r7, #4]
 80055de:	683a      	ldr	r2, [r7, #0]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f7fa fea7 	bl	8000334 <__aeabi_uldivmod>
 80055e6:	0002      	movs	r2, r0
 80055e8:	000b      	movs	r3, r1
 80055ea:	0013      	movs	r3, r2
 80055ec:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80055ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80055f0:	23c0      	movs	r3, #192	@ 0xc0
 80055f2:	009b      	lsls	r3, r3, #2
 80055f4:	429a      	cmp	r2, r3
 80055f6:	d309      	bcc.n	800560c <UART_SetConfig+0x294>
 80055f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80055fa:	2380      	movs	r3, #128	@ 0x80
 80055fc:	035b      	lsls	r3, r3, #13
 80055fe:	429a      	cmp	r2, r3
 8005600:	d204      	bcs.n	800560c <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 8005602:	69fb      	ldr	r3, [r7, #28]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005608:	60da      	str	r2, [r3, #12]
 800560a:	e0e7      	b.n	80057dc <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 800560c:	231a      	movs	r3, #26
 800560e:	2218      	movs	r2, #24
 8005610:	189b      	adds	r3, r3, r2
 8005612:	19db      	adds	r3, r3, r7
 8005614:	2201      	movs	r2, #1
 8005616:	701a      	strb	r2, [r3, #0]
 8005618:	e0e0      	b.n	80057dc <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800561a:	69fb      	ldr	r3, [r7, #28]
 800561c:	69da      	ldr	r2, [r3, #28]
 800561e:	2380      	movs	r3, #128	@ 0x80
 8005620:	021b      	lsls	r3, r3, #8
 8005622:	429a      	cmp	r2, r3
 8005624:	d000      	beq.n	8005628 <UART_SetConfig+0x2b0>
 8005626:	e082      	b.n	800572e <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 8005628:	231b      	movs	r3, #27
 800562a:	2218      	movs	r2, #24
 800562c:	189b      	adds	r3, r3, r2
 800562e:	19db      	adds	r3, r3, r7
 8005630:	781b      	ldrb	r3, [r3, #0]
 8005632:	2b08      	cmp	r3, #8
 8005634:	d834      	bhi.n	80056a0 <UART_SetConfig+0x328>
 8005636:	009a      	lsls	r2, r3, #2
 8005638:	4b18      	ldr	r3, [pc, #96]	@ (800569c <UART_SetConfig+0x324>)
 800563a:	18d3      	adds	r3, r2, r3
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005640:	f7ff fb68 	bl	8004d14 <HAL_RCC_GetPCLK1Freq>
 8005644:	0003      	movs	r3, r0
 8005646:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005648:	e033      	b.n	80056b2 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800564a:	f7ff fb79 	bl	8004d40 <HAL_RCC_GetPCLK2Freq>
 800564e:	0003      	movs	r3, r0
 8005650:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005652:	e02e      	b.n	80056b2 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005654:	4b0e      	ldr	r3, [pc, #56]	@ (8005690 <UART_SetConfig+0x318>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	2210      	movs	r2, #16
 800565a:	4013      	ands	r3, r2
 800565c:	d002      	beq.n	8005664 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800565e:	4b0d      	ldr	r3, [pc, #52]	@ (8005694 <UART_SetConfig+0x31c>)
 8005660:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005662:	e026      	b.n	80056b2 <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 8005664:	4b0c      	ldr	r3, [pc, #48]	@ (8005698 <UART_SetConfig+0x320>)
 8005666:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005668:	e023      	b.n	80056b2 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800566a:	f7ff fac3 	bl	8004bf4 <HAL_RCC_GetSysClockFreq>
 800566e:	0003      	movs	r3, r0
 8005670:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005672:	e01e      	b.n	80056b2 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005674:	2380      	movs	r3, #128	@ 0x80
 8005676:	021b      	lsls	r3, r3, #8
 8005678:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800567a:	e01a      	b.n	80056b2 <UART_SetConfig+0x33a>
 800567c:	efff69f3 	.word	0xefff69f3
 8005680:	ffffcfff 	.word	0xffffcfff
 8005684:	40004800 	.word	0x40004800
 8005688:	fffff4ff 	.word	0xfffff4ff
 800568c:	40004400 	.word	0x40004400
 8005690:	40021000 	.word	0x40021000
 8005694:	003d0900 	.word	0x003d0900
 8005698:	00f42400 	.word	0x00f42400
 800569c:	08007470 	.word	0x08007470
      default:
        pclk = 0U;
 80056a0:	2300      	movs	r3, #0
 80056a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80056a4:	231a      	movs	r3, #26
 80056a6:	2218      	movs	r2, #24
 80056a8:	189b      	adds	r3, r3, r2
 80056aa:	19db      	adds	r3, r3, r7
 80056ac:	2201      	movs	r2, #1
 80056ae:	701a      	strb	r2, [r3, #0]
        break;
 80056b0:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80056b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d100      	bne.n	80056ba <UART_SetConfig+0x342>
 80056b8:	e090      	b.n	80057dc <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80056ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056bc:	005a      	lsls	r2, r3, #1
 80056be:	69fb      	ldr	r3, [r7, #28]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	085b      	lsrs	r3, r3, #1
 80056c4:	18d2      	adds	r2, r2, r3
 80056c6:	69fb      	ldr	r3, [r7, #28]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	0019      	movs	r1, r3
 80056cc:	0010      	movs	r0, r2
 80056ce:	f7fa fd2d 	bl	800012c <__udivsi3>
 80056d2:	0003      	movs	r3, r0
 80056d4:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d8:	2b0f      	cmp	r3, #15
 80056da:	d921      	bls.n	8005720 <UART_SetConfig+0x3a8>
 80056dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80056de:	2380      	movs	r3, #128	@ 0x80
 80056e0:	025b      	lsls	r3, r3, #9
 80056e2:	429a      	cmp	r2, r3
 80056e4:	d21c      	bcs.n	8005720 <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80056e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056e8:	b29a      	uxth	r2, r3
 80056ea:	200e      	movs	r0, #14
 80056ec:	2418      	movs	r4, #24
 80056ee:	1903      	adds	r3, r0, r4
 80056f0:	19db      	adds	r3, r3, r7
 80056f2:	210f      	movs	r1, #15
 80056f4:	438a      	bics	r2, r1
 80056f6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80056f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056fa:	085b      	lsrs	r3, r3, #1
 80056fc:	b29b      	uxth	r3, r3
 80056fe:	2207      	movs	r2, #7
 8005700:	4013      	ands	r3, r2
 8005702:	b299      	uxth	r1, r3
 8005704:	1903      	adds	r3, r0, r4
 8005706:	19db      	adds	r3, r3, r7
 8005708:	1902      	adds	r2, r0, r4
 800570a:	19d2      	adds	r2, r2, r7
 800570c:	8812      	ldrh	r2, [r2, #0]
 800570e:	430a      	orrs	r2, r1
 8005710:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005712:	69fb      	ldr	r3, [r7, #28]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	1902      	adds	r2, r0, r4
 8005718:	19d2      	adds	r2, r2, r7
 800571a:	8812      	ldrh	r2, [r2, #0]
 800571c:	60da      	str	r2, [r3, #12]
 800571e:	e05d      	b.n	80057dc <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8005720:	231a      	movs	r3, #26
 8005722:	2218      	movs	r2, #24
 8005724:	189b      	adds	r3, r3, r2
 8005726:	19db      	adds	r3, r3, r7
 8005728:	2201      	movs	r2, #1
 800572a:	701a      	strb	r2, [r3, #0]
 800572c:	e056      	b.n	80057dc <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 800572e:	231b      	movs	r3, #27
 8005730:	2218      	movs	r2, #24
 8005732:	189b      	adds	r3, r3, r2
 8005734:	19db      	adds	r3, r3, r7
 8005736:	781b      	ldrb	r3, [r3, #0]
 8005738:	2b08      	cmp	r3, #8
 800573a:	d822      	bhi.n	8005782 <UART_SetConfig+0x40a>
 800573c:	009a      	lsls	r2, r3, #2
 800573e:	4b2f      	ldr	r3, [pc, #188]	@ (80057fc <UART_SetConfig+0x484>)
 8005740:	18d3      	adds	r3, r2, r3
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005746:	f7ff fae5 	bl	8004d14 <HAL_RCC_GetPCLK1Freq>
 800574a:	0003      	movs	r3, r0
 800574c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800574e:	e021      	b.n	8005794 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005750:	f7ff faf6 	bl	8004d40 <HAL_RCC_GetPCLK2Freq>
 8005754:	0003      	movs	r3, r0
 8005756:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005758:	e01c      	b.n	8005794 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800575a:	4b29      	ldr	r3, [pc, #164]	@ (8005800 <UART_SetConfig+0x488>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	2210      	movs	r2, #16
 8005760:	4013      	ands	r3, r2
 8005762:	d002      	beq.n	800576a <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005764:	4b27      	ldr	r3, [pc, #156]	@ (8005804 <UART_SetConfig+0x48c>)
 8005766:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005768:	e014      	b.n	8005794 <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 800576a:	4b27      	ldr	r3, [pc, #156]	@ (8005808 <UART_SetConfig+0x490>)
 800576c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800576e:	e011      	b.n	8005794 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005770:	f7ff fa40 	bl	8004bf4 <HAL_RCC_GetSysClockFreq>
 8005774:	0003      	movs	r3, r0
 8005776:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005778:	e00c      	b.n	8005794 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800577a:	2380      	movs	r3, #128	@ 0x80
 800577c:	021b      	lsls	r3, r3, #8
 800577e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005780:	e008      	b.n	8005794 <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 8005782:	2300      	movs	r3, #0
 8005784:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005786:	231a      	movs	r3, #26
 8005788:	2218      	movs	r2, #24
 800578a:	189b      	adds	r3, r3, r2
 800578c:	19db      	adds	r3, r3, r7
 800578e:	2201      	movs	r2, #1
 8005790:	701a      	strb	r2, [r3, #0]
        break;
 8005792:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8005794:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005796:	2b00      	cmp	r3, #0
 8005798:	d020      	beq.n	80057dc <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800579a:	69fb      	ldr	r3, [r7, #28]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	085a      	lsrs	r2, r3, #1
 80057a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057a2:	18d2      	adds	r2, r2, r3
 80057a4:	69fb      	ldr	r3, [r7, #28]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	0019      	movs	r1, r3
 80057aa:	0010      	movs	r0, r2
 80057ac:	f7fa fcbe 	bl	800012c <__udivsi3>
 80057b0:	0003      	movs	r3, r0
 80057b2:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057b6:	2b0f      	cmp	r3, #15
 80057b8:	d90a      	bls.n	80057d0 <UART_SetConfig+0x458>
 80057ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057bc:	2380      	movs	r3, #128	@ 0x80
 80057be:	025b      	lsls	r3, r3, #9
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d205      	bcs.n	80057d0 <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80057c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057c6:	b29a      	uxth	r2, r3
 80057c8:	69fb      	ldr	r3, [r7, #28]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	60da      	str	r2, [r3, #12]
 80057ce:	e005      	b.n	80057dc <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 80057d0:	231a      	movs	r3, #26
 80057d2:	2218      	movs	r2, #24
 80057d4:	189b      	adds	r3, r3, r2
 80057d6:	19db      	adds	r3, r3, r7
 80057d8:	2201      	movs	r2, #1
 80057da:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80057dc:	69fb      	ldr	r3, [r7, #28]
 80057de:	2200      	movs	r2, #0
 80057e0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80057e2:	69fb      	ldr	r3, [r7, #28]
 80057e4:	2200      	movs	r2, #0
 80057e6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80057e8:	231a      	movs	r3, #26
 80057ea:	2218      	movs	r2, #24
 80057ec:	189b      	adds	r3, r3, r2
 80057ee:	19db      	adds	r3, r3, r7
 80057f0:	781b      	ldrb	r3, [r3, #0]
}
 80057f2:	0018      	movs	r0, r3
 80057f4:	46bd      	mov	sp, r7
 80057f6:	b00e      	add	sp, #56	@ 0x38
 80057f8:	bdb0      	pop	{r4, r5, r7, pc}
 80057fa:	46c0      	nop			@ (mov r8, r8)
 80057fc:	08007494 	.word	0x08007494
 8005800:	40021000 	.word	0x40021000
 8005804:	003d0900 	.word	0x003d0900
 8005808:	00f42400 	.word	0x00f42400

0800580c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b082      	sub	sp, #8
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005818:	2208      	movs	r2, #8
 800581a:	4013      	ands	r3, r2
 800581c:	d00b      	beq.n	8005836 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	4a4a      	ldr	r2, [pc, #296]	@ (8005950 <UART_AdvFeatureConfig+0x144>)
 8005826:	4013      	ands	r3, r2
 8005828:	0019      	movs	r1, r3
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	430a      	orrs	r2, r1
 8005834:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800583a:	2201      	movs	r2, #1
 800583c:	4013      	ands	r3, r2
 800583e:	d00b      	beq.n	8005858 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	4a43      	ldr	r2, [pc, #268]	@ (8005954 <UART_AdvFeatureConfig+0x148>)
 8005848:	4013      	ands	r3, r2
 800584a:	0019      	movs	r1, r3
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	430a      	orrs	r2, r1
 8005856:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800585c:	2202      	movs	r2, #2
 800585e:	4013      	ands	r3, r2
 8005860:	d00b      	beq.n	800587a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	4a3b      	ldr	r2, [pc, #236]	@ (8005958 <UART_AdvFeatureConfig+0x14c>)
 800586a:	4013      	ands	r3, r2
 800586c:	0019      	movs	r1, r3
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	430a      	orrs	r2, r1
 8005878:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800587e:	2204      	movs	r2, #4
 8005880:	4013      	ands	r3, r2
 8005882:	d00b      	beq.n	800589c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	4a34      	ldr	r2, [pc, #208]	@ (800595c <UART_AdvFeatureConfig+0x150>)
 800588c:	4013      	ands	r3, r2
 800588e:	0019      	movs	r1, r3
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	430a      	orrs	r2, r1
 800589a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058a0:	2210      	movs	r2, #16
 80058a2:	4013      	ands	r3, r2
 80058a4:	d00b      	beq.n	80058be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	4a2c      	ldr	r2, [pc, #176]	@ (8005960 <UART_AdvFeatureConfig+0x154>)
 80058ae:	4013      	ands	r3, r2
 80058b0:	0019      	movs	r1, r3
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	430a      	orrs	r2, r1
 80058bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058c2:	2220      	movs	r2, #32
 80058c4:	4013      	ands	r3, r2
 80058c6:	d00b      	beq.n	80058e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	689b      	ldr	r3, [r3, #8]
 80058ce:	4a25      	ldr	r2, [pc, #148]	@ (8005964 <UART_AdvFeatureConfig+0x158>)
 80058d0:	4013      	ands	r3, r2
 80058d2:	0019      	movs	r1, r3
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	430a      	orrs	r2, r1
 80058de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058e4:	2240      	movs	r2, #64	@ 0x40
 80058e6:	4013      	ands	r3, r2
 80058e8:	d01d      	beq.n	8005926 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	4a1d      	ldr	r2, [pc, #116]	@ (8005968 <UART_AdvFeatureConfig+0x15c>)
 80058f2:	4013      	ands	r3, r2
 80058f4:	0019      	movs	r1, r3
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	430a      	orrs	r2, r1
 8005900:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005906:	2380      	movs	r3, #128	@ 0x80
 8005908:	035b      	lsls	r3, r3, #13
 800590a:	429a      	cmp	r2, r3
 800590c:	d10b      	bne.n	8005926 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	4a15      	ldr	r2, [pc, #84]	@ (800596c <UART_AdvFeatureConfig+0x160>)
 8005916:	4013      	ands	r3, r2
 8005918:	0019      	movs	r1, r3
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	430a      	orrs	r2, r1
 8005924:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800592a:	2280      	movs	r2, #128	@ 0x80
 800592c:	4013      	ands	r3, r2
 800592e:	d00b      	beq.n	8005948 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	4a0e      	ldr	r2, [pc, #56]	@ (8005970 <UART_AdvFeatureConfig+0x164>)
 8005938:	4013      	ands	r3, r2
 800593a:	0019      	movs	r1, r3
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	430a      	orrs	r2, r1
 8005946:	605a      	str	r2, [r3, #4]
  }
}
 8005948:	46c0      	nop			@ (mov r8, r8)
 800594a:	46bd      	mov	sp, r7
 800594c:	b002      	add	sp, #8
 800594e:	bd80      	pop	{r7, pc}
 8005950:	ffff7fff 	.word	0xffff7fff
 8005954:	fffdffff 	.word	0xfffdffff
 8005958:	fffeffff 	.word	0xfffeffff
 800595c:	fffbffff 	.word	0xfffbffff
 8005960:	ffffefff 	.word	0xffffefff
 8005964:	ffffdfff 	.word	0xffffdfff
 8005968:	ffefffff 	.word	0xffefffff
 800596c:	ff9fffff 	.word	0xff9fffff
 8005970:	fff7ffff 	.word	0xfff7ffff

08005974 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b092      	sub	sp, #72	@ 0x48
 8005978:	af02      	add	r7, sp, #8
 800597a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2284      	movs	r2, #132	@ 0x84
 8005980:	2100      	movs	r1, #0
 8005982:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005984:	f7fd fbc0 	bl	8003108 <HAL_GetTick>
 8005988:	0003      	movs	r3, r0
 800598a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	2208      	movs	r2, #8
 8005994:	4013      	ands	r3, r2
 8005996:	2b08      	cmp	r3, #8
 8005998:	d12c      	bne.n	80059f4 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800599a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800599c:	2280      	movs	r2, #128	@ 0x80
 800599e:	0391      	lsls	r1, r2, #14
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	4a46      	ldr	r2, [pc, #280]	@ (8005abc <UART_CheckIdleState+0x148>)
 80059a4:	9200      	str	r2, [sp, #0]
 80059a6:	2200      	movs	r2, #0
 80059a8:	f000 f88c 	bl	8005ac4 <UART_WaitOnFlagUntilTimeout>
 80059ac:	1e03      	subs	r3, r0, #0
 80059ae:	d021      	beq.n	80059f4 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059b0:	f3ef 8310 	mrs	r3, PRIMASK
 80059b4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80059b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80059b8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80059ba:	2301      	movs	r3, #1
 80059bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059c0:	f383 8810 	msr	PRIMASK, r3
}
 80059c4:	46c0      	nop			@ (mov r8, r8)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	681a      	ldr	r2, [r3, #0]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	2180      	movs	r1, #128	@ 0x80
 80059d2:	438a      	bics	r2, r1
 80059d4:	601a      	str	r2, [r3, #0]
 80059d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059dc:	f383 8810 	msr	PRIMASK, r3
}
 80059e0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2220      	movs	r2, #32
 80059e6:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2278      	movs	r2, #120	@ 0x78
 80059ec:	2100      	movs	r1, #0
 80059ee:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059f0:	2303      	movs	r3, #3
 80059f2:	e05f      	b.n	8005ab4 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	2204      	movs	r2, #4
 80059fc:	4013      	ands	r3, r2
 80059fe:	2b04      	cmp	r3, #4
 8005a00:	d146      	bne.n	8005a90 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a04:	2280      	movs	r2, #128	@ 0x80
 8005a06:	03d1      	lsls	r1, r2, #15
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	4a2c      	ldr	r2, [pc, #176]	@ (8005abc <UART_CheckIdleState+0x148>)
 8005a0c:	9200      	str	r2, [sp, #0]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	f000 f858 	bl	8005ac4 <UART_WaitOnFlagUntilTimeout>
 8005a14:	1e03      	subs	r3, r0, #0
 8005a16:	d03b      	beq.n	8005a90 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a18:	f3ef 8310 	mrs	r3, PRIMASK
 8005a1c:	60fb      	str	r3, [r7, #12]
  return(result);
 8005a1e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a20:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a22:	2301      	movs	r3, #1
 8005a24:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	f383 8810 	msr	PRIMASK, r3
}
 8005a2c:	46c0      	nop			@ (mov r8, r8)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	681a      	ldr	r2, [r3, #0]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4921      	ldr	r1, [pc, #132]	@ (8005ac0 <UART_CheckIdleState+0x14c>)
 8005a3a:	400a      	ands	r2, r1
 8005a3c:	601a      	str	r2, [r3, #0]
 8005a3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a40:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	f383 8810 	msr	PRIMASK, r3
}
 8005a48:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a4a:	f3ef 8310 	mrs	r3, PRIMASK
 8005a4e:	61bb      	str	r3, [r7, #24]
  return(result);
 8005a50:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a52:	633b      	str	r3, [r7, #48]	@ 0x30
 8005a54:	2301      	movs	r3, #1
 8005a56:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a58:	69fb      	ldr	r3, [r7, #28]
 8005a5a:	f383 8810 	msr	PRIMASK, r3
}
 8005a5e:	46c0      	nop			@ (mov r8, r8)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	689a      	ldr	r2, [r3, #8]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	2101      	movs	r1, #1
 8005a6c:	438a      	bics	r2, r1
 8005a6e:	609a      	str	r2, [r3, #8]
 8005a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a72:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a74:	6a3b      	ldr	r3, [r7, #32]
 8005a76:	f383 8810 	msr	PRIMASK, r3
}
 8005a7a:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2280      	movs	r2, #128	@ 0x80
 8005a80:	2120      	movs	r1, #32
 8005a82:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2278      	movs	r2, #120	@ 0x78
 8005a88:	2100      	movs	r1, #0
 8005a8a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a8c:	2303      	movs	r3, #3
 8005a8e:	e011      	b.n	8005ab4 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2220      	movs	r2, #32
 8005a94:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2280      	movs	r2, #128	@ 0x80
 8005a9a:	2120      	movs	r1, #32
 8005a9c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2278      	movs	r2, #120	@ 0x78
 8005aae:	2100      	movs	r1, #0
 8005ab0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005ab2:	2300      	movs	r3, #0
}
 8005ab4:	0018      	movs	r0, r3
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	b010      	add	sp, #64	@ 0x40
 8005aba:	bd80      	pop	{r7, pc}
 8005abc:	01ffffff 	.word	0x01ffffff
 8005ac0:	fffffedf 	.word	0xfffffedf

08005ac4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b084      	sub	sp, #16
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	60b9      	str	r1, [r7, #8]
 8005ace:	603b      	str	r3, [r7, #0]
 8005ad0:	1dfb      	adds	r3, r7, #7
 8005ad2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ad4:	e051      	b.n	8005b7a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ad6:	69bb      	ldr	r3, [r7, #24]
 8005ad8:	3301      	adds	r3, #1
 8005ada:	d04e      	beq.n	8005b7a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005adc:	f7fd fb14 	bl	8003108 <HAL_GetTick>
 8005ae0:	0002      	movs	r2, r0
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	1ad3      	subs	r3, r2, r3
 8005ae6:	69ba      	ldr	r2, [r7, #24]
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	d302      	bcc.n	8005af2 <UART_WaitOnFlagUntilTimeout+0x2e>
 8005aec:	69bb      	ldr	r3, [r7, #24]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d101      	bne.n	8005af6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8005af2:	2303      	movs	r3, #3
 8005af4:	e051      	b.n	8005b9a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	2204      	movs	r2, #4
 8005afe:	4013      	ands	r3, r2
 8005b00:	d03b      	beq.n	8005b7a <UART_WaitOnFlagUntilTimeout+0xb6>
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	2b80      	cmp	r3, #128	@ 0x80
 8005b06:	d038      	beq.n	8005b7a <UART_WaitOnFlagUntilTimeout+0xb6>
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	2b40      	cmp	r3, #64	@ 0x40
 8005b0c:	d035      	beq.n	8005b7a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	69db      	ldr	r3, [r3, #28]
 8005b14:	2208      	movs	r2, #8
 8005b16:	4013      	ands	r3, r2
 8005b18:	2b08      	cmp	r3, #8
 8005b1a:	d111      	bne.n	8005b40 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	2208      	movs	r2, #8
 8005b22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	0018      	movs	r0, r3
 8005b28:	f000 f83c 	bl	8005ba4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2284      	movs	r2, #132	@ 0x84
 8005b30:	2108      	movs	r1, #8
 8005b32:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2278      	movs	r2, #120	@ 0x78
 8005b38:	2100      	movs	r1, #0
 8005b3a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	e02c      	b.n	8005b9a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	69da      	ldr	r2, [r3, #28]
 8005b46:	2380      	movs	r3, #128	@ 0x80
 8005b48:	011b      	lsls	r3, r3, #4
 8005b4a:	401a      	ands	r2, r3
 8005b4c:	2380      	movs	r3, #128	@ 0x80
 8005b4e:	011b      	lsls	r3, r3, #4
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d112      	bne.n	8005b7a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	2280      	movs	r2, #128	@ 0x80
 8005b5a:	0112      	lsls	r2, r2, #4
 8005b5c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	0018      	movs	r0, r3
 8005b62:	f000 f81f 	bl	8005ba4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2284      	movs	r2, #132	@ 0x84
 8005b6a:	2120      	movs	r1, #32
 8005b6c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2278      	movs	r2, #120	@ 0x78
 8005b72:	2100      	movs	r1, #0
 8005b74:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005b76:	2303      	movs	r3, #3
 8005b78:	e00f      	b.n	8005b9a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	69db      	ldr	r3, [r3, #28]
 8005b80:	68ba      	ldr	r2, [r7, #8]
 8005b82:	4013      	ands	r3, r2
 8005b84:	68ba      	ldr	r2, [r7, #8]
 8005b86:	1ad3      	subs	r3, r2, r3
 8005b88:	425a      	negs	r2, r3
 8005b8a:	4153      	adcs	r3, r2
 8005b8c:	b2db      	uxtb	r3, r3
 8005b8e:	001a      	movs	r2, r3
 8005b90:	1dfb      	adds	r3, r7, #7
 8005b92:	781b      	ldrb	r3, [r3, #0]
 8005b94:	429a      	cmp	r2, r3
 8005b96:	d09e      	beq.n	8005ad6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b98:	2300      	movs	r3, #0
}
 8005b9a:	0018      	movs	r0, r3
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	b004      	add	sp, #16
 8005ba0:	bd80      	pop	{r7, pc}
	...

08005ba4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b08e      	sub	sp, #56	@ 0x38
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005bac:	f3ef 8310 	mrs	r3, PRIMASK
 8005bb0:	617b      	str	r3, [r7, #20]
  return(result);
 8005bb2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bba:	69bb      	ldr	r3, [r7, #24]
 8005bbc:	f383 8810 	msr	PRIMASK, r3
}
 8005bc0:	46c0      	nop			@ (mov r8, r8)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	681a      	ldr	r2, [r3, #0]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4926      	ldr	r1, [pc, #152]	@ (8005c68 <UART_EndRxTransfer+0xc4>)
 8005bce:	400a      	ands	r2, r1
 8005bd0:	601a      	str	r2, [r3, #0]
 8005bd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bd4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bd6:	69fb      	ldr	r3, [r7, #28]
 8005bd8:	f383 8810 	msr	PRIMASK, r3
}
 8005bdc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005bde:	f3ef 8310 	mrs	r3, PRIMASK
 8005be2:	623b      	str	r3, [r7, #32]
  return(result);
 8005be4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005be6:	633b      	str	r3, [r7, #48]	@ 0x30
 8005be8:	2301      	movs	r3, #1
 8005bea:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bee:	f383 8810 	msr	PRIMASK, r3
}
 8005bf2:	46c0      	nop			@ (mov r8, r8)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	689a      	ldr	r2, [r3, #8]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	2101      	movs	r1, #1
 8005c00:	438a      	bics	r2, r1
 8005c02:	609a      	str	r2, [r3, #8]
 8005c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c06:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c0a:	f383 8810 	msr	PRIMASK, r3
}
 8005c0e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	d118      	bne.n	8005c4a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c18:	f3ef 8310 	mrs	r3, PRIMASK
 8005c1c:	60bb      	str	r3, [r7, #8]
  return(result);
 8005c1e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c22:	2301      	movs	r3, #1
 8005c24:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	f383 8810 	msr	PRIMASK, r3
}
 8005c2c:	46c0      	nop			@ (mov r8, r8)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	681a      	ldr	r2, [r3, #0]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	2110      	movs	r1, #16
 8005c3a:	438a      	bics	r2, r1
 8005c3c:	601a      	str	r2, [r3, #0]
 8005c3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c40:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	f383 8810 	msr	PRIMASK, r3
}
 8005c48:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2280      	movs	r2, #128	@ 0x80
 8005c4e:	2120      	movs	r1, #32
 8005c50:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2200      	movs	r2, #0
 8005c56:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005c5e:	46c0      	nop			@ (mov r8, r8)
 8005c60:	46bd      	mov	sp, r7
 8005c62:	b00e      	add	sp, #56	@ 0x38
 8005c64:	bd80      	pop	{r7, pc}
 8005c66:	46c0      	nop			@ (mov r8, r8)
 8005c68:	fffffedf 	.word	0xfffffedf

08005c6c <__assert_func>:
 8005c6c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8005c6e:	0014      	movs	r4, r2
 8005c70:	001a      	movs	r2, r3
 8005c72:	4b09      	ldr	r3, [pc, #36]	@ (8005c98 <__assert_func+0x2c>)
 8005c74:	0005      	movs	r5, r0
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	000e      	movs	r6, r1
 8005c7a:	68d8      	ldr	r0, [r3, #12]
 8005c7c:	4b07      	ldr	r3, [pc, #28]	@ (8005c9c <__assert_func+0x30>)
 8005c7e:	2c00      	cmp	r4, #0
 8005c80:	d101      	bne.n	8005c86 <__assert_func+0x1a>
 8005c82:	4b07      	ldr	r3, [pc, #28]	@ (8005ca0 <__assert_func+0x34>)
 8005c84:	001c      	movs	r4, r3
 8005c86:	4907      	ldr	r1, [pc, #28]	@ (8005ca4 <__assert_func+0x38>)
 8005c88:	9301      	str	r3, [sp, #4]
 8005c8a:	9402      	str	r4, [sp, #8]
 8005c8c:	002b      	movs	r3, r5
 8005c8e:	9600      	str	r6, [sp, #0]
 8005c90:	f000 f8b2 	bl	8005df8 <fiprintf>
 8005c94:	f000 f9d6 	bl	8006044 <abort>
 8005c98:	20000018 	.word	0x20000018
 8005c9c:	080074b8 	.word	0x080074b8
 8005ca0:	080074f3 	.word	0x080074f3
 8005ca4:	080074c5 	.word	0x080074c5

08005ca8 <std>:
 8005ca8:	2300      	movs	r3, #0
 8005caa:	b510      	push	{r4, lr}
 8005cac:	0004      	movs	r4, r0
 8005cae:	6003      	str	r3, [r0, #0]
 8005cb0:	6043      	str	r3, [r0, #4]
 8005cb2:	6083      	str	r3, [r0, #8]
 8005cb4:	8181      	strh	r1, [r0, #12]
 8005cb6:	6643      	str	r3, [r0, #100]	@ 0x64
 8005cb8:	81c2      	strh	r2, [r0, #14]
 8005cba:	6103      	str	r3, [r0, #16]
 8005cbc:	6143      	str	r3, [r0, #20]
 8005cbe:	6183      	str	r3, [r0, #24]
 8005cc0:	0019      	movs	r1, r3
 8005cc2:	2208      	movs	r2, #8
 8005cc4:	305c      	adds	r0, #92	@ 0x5c
 8005cc6:	f000 f931 	bl	8005f2c <memset>
 8005cca:	4b0b      	ldr	r3, [pc, #44]	@ (8005cf8 <std+0x50>)
 8005ccc:	6224      	str	r4, [r4, #32]
 8005cce:	6263      	str	r3, [r4, #36]	@ 0x24
 8005cd0:	4b0a      	ldr	r3, [pc, #40]	@ (8005cfc <std+0x54>)
 8005cd2:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005cd4:	4b0a      	ldr	r3, [pc, #40]	@ (8005d00 <std+0x58>)
 8005cd6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005cd8:	4b0a      	ldr	r3, [pc, #40]	@ (8005d04 <std+0x5c>)
 8005cda:	6323      	str	r3, [r4, #48]	@ 0x30
 8005cdc:	4b0a      	ldr	r3, [pc, #40]	@ (8005d08 <std+0x60>)
 8005cde:	429c      	cmp	r4, r3
 8005ce0:	d005      	beq.n	8005cee <std+0x46>
 8005ce2:	4b0a      	ldr	r3, [pc, #40]	@ (8005d0c <std+0x64>)
 8005ce4:	429c      	cmp	r4, r3
 8005ce6:	d002      	beq.n	8005cee <std+0x46>
 8005ce8:	4b09      	ldr	r3, [pc, #36]	@ (8005d10 <std+0x68>)
 8005cea:	429c      	cmp	r4, r3
 8005cec:	d103      	bne.n	8005cf6 <std+0x4e>
 8005cee:	0020      	movs	r0, r4
 8005cf0:	3058      	adds	r0, #88	@ 0x58
 8005cf2:	f000 f99b 	bl	800602c <__retarget_lock_init_recursive>
 8005cf6:	bd10      	pop	{r4, pc}
 8005cf8:	08005e95 	.word	0x08005e95
 8005cfc:	08005ebd 	.word	0x08005ebd
 8005d00:	08005ef5 	.word	0x08005ef5
 8005d04:	08005f21 	.word	0x08005f21
 8005d08:	200001f0 	.word	0x200001f0
 8005d0c:	20000258 	.word	0x20000258
 8005d10:	200002c0 	.word	0x200002c0

08005d14 <stdio_exit_handler>:
 8005d14:	b510      	push	{r4, lr}
 8005d16:	4a03      	ldr	r2, [pc, #12]	@ (8005d24 <stdio_exit_handler+0x10>)
 8005d18:	4903      	ldr	r1, [pc, #12]	@ (8005d28 <stdio_exit_handler+0x14>)
 8005d1a:	4804      	ldr	r0, [pc, #16]	@ (8005d2c <stdio_exit_handler+0x18>)
 8005d1c:	f000 f87c 	bl	8005e18 <_fwalk_sglue>
 8005d20:	bd10      	pop	{r4, pc}
 8005d22:	46c0      	nop			@ (mov r8, r8)
 8005d24:	2000000c 	.word	0x2000000c
 8005d28:	08006b95 	.word	0x08006b95
 8005d2c:	2000001c 	.word	0x2000001c

08005d30 <cleanup_stdio>:
 8005d30:	6841      	ldr	r1, [r0, #4]
 8005d32:	4b0b      	ldr	r3, [pc, #44]	@ (8005d60 <cleanup_stdio+0x30>)
 8005d34:	b510      	push	{r4, lr}
 8005d36:	0004      	movs	r4, r0
 8005d38:	4299      	cmp	r1, r3
 8005d3a:	d001      	beq.n	8005d40 <cleanup_stdio+0x10>
 8005d3c:	f000 ff2a 	bl	8006b94 <_fflush_r>
 8005d40:	68a1      	ldr	r1, [r4, #8]
 8005d42:	4b08      	ldr	r3, [pc, #32]	@ (8005d64 <cleanup_stdio+0x34>)
 8005d44:	4299      	cmp	r1, r3
 8005d46:	d002      	beq.n	8005d4e <cleanup_stdio+0x1e>
 8005d48:	0020      	movs	r0, r4
 8005d4a:	f000 ff23 	bl	8006b94 <_fflush_r>
 8005d4e:	68e1      	ldr	r1, [r4, #12]
 8005d50:	4b05      	ldr	r3, [pc, #20]	@ (8005d68 <cleanup_stdio+0x38>)
 8005d52:	4299      	cmp	r1, r3
 8005d54:	d002      	beq.n	8005d5c <cleanup_stdio+0x2c>
 8005d56:	0020      	movs	r0, r4
 8005d58:	f000 ff1c 	bl	8006b94 <_fflush_r>
 8005d5c:	bd10      	pop	{r4, pc}
 8005d5e:	46c0      	nop			@ (mov r8, r8)
 8005d60:	200001f0 	.word	0x200001f0
 8005d64:	20000258 	.word	0x20000258
 8005d68:	200002c0 	.word	0x200002c0

08005d6c <global_stdio_init.part.0>:
 8005d6c:	b510      	push	{r4, lr}
 8005d6e:	4b09      	ldr	r3, [pc, #36]	@ (8005d94 <global_stdio_init.part.0+0x28>)
 8005d70:	4a09      	ldr	r2, [pc, #36]	@ (8005d98 <global_stdio_init.part.0+0x2c>)
 8005d72:	2104      	movs	r1, #4
 8005d74:	601a      	str	r2, [r3, #0]
 8005d76:	4809      	ldr	r0, [pc, #36]	@ (8005d9c <global_stdio_init.part.0+0x30>)
 8005d78:	2200      	movs	r2, #0
 8005d7a:	f7ff ff95 	bl	8005ca8 <std>
 8005d7e:	2201      	movs	r2, #1
 8005d80:	2109      	movs	r1, #9
 8005d82:	4807      	ldr	r0, [pc, #28]	@ (8005da0 <global_stdio_init.part.0+0x34>)
 8005d84:	f7ff ff90 	bl	8005ca8 <std>
 8005d88:	2202      	movs	r2, #2
 8005d8a:	2112      	movs	r1, #18
 8005d8c:	4805      	ldr	r0, [pc, #20]	@ (8005da4 <global_stdio_init.part.0+0x38>)
 8005d8e:	f7ff ff8b 	bl	8005ca8 <std>
 8005d92:	bd10      	pop	{r4, pc}
 8005d94:	20000328 	.word	0x20000328
 8005d98:	08005d15 	.word	0x08005d15
 8005d9c:	200001f0 	.word	0x200001f0
 8005da0:	20000258 	.word	0x20000258
 8005da4:	200002c0 	.word	0x200002c0

08005da8 <__sfp_lock_acquire>:
 8005da8:	b510      	push	{r4, lr}
 8005daa:	4802      	ldr	r0, [pc, #8]	@ (8005db4 <__sfp_lock_acquire+0xc>)
 8005dac:	f000 f93f 	bl	800602e <__retarget_lock_acquire_recursive>
 8005db0:	bd10      	pop	{r4, pc}
 8005db2:	46c0      	nop			@ (mov r8, r8)
 8005db4:	20000331 	.word	0x20000331

08005db8 <__sfp_lock_release>:
 8005db8:	b510      	push	{r4, lr}
 8005dba:	4802      	ldr	r0, [pc, #8]	@ (8005dc4 <__sfp_lock_release+0xc>)
 8005dbc:	f000 f938 	bl	8006030 <__retarget_lock_release_recursive>
 8005dc0:	bd10      	pop	{r4, pc}
 8005dc2:	46c0      	nop			@ (mov r8, r8)
 8005dc4:	20000331 	.word	0x20000331

08005dc8 <__sinit>:
 8005dc8:	b510      	push	{r4, lr}
 8005dca:	0004      	movs	r4, r0
 8005dcc:	f7ff ffec 	bl	8005da8 <__sfp_lock_acquire>
 8005dd0:	6a23      	ldr	r3, [r4, #32]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d002      	beq.n	8005ddc <__sinit+0x14>
 8005dd6:	f7ff ffef 	bl	8005db8 <__sfp_lock_release>
 8005dda:	bd10      	pop	{r4, pc}
 8005ddc:	4b04      	ldr	r3, [pc, #16]	@ (8005df0 <__sinit+0x28>)
 8005dde:	6223      	str	r3, [r4, #32]
 8005de0:	4b04      	ldr	r3, [pc, #16]	@ (8005df4 <__sinit+0x2c>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d1f6      	bne.n	8005dd6 <__sinit+0xe>
 8005de8:	f7ff ffc0 	bl	8005d6c <global_stdio_init.part.0>
 8005dec:	e7f3      	b.n	8005dd6 <__sinit+0xe>
 8005dee:	46c0      	nop			@ (mov r8, r8)
 8005df0:	08005d31 	.word	0x08005d31
 8005df4:	20000328 	.word	0x20000328

08005df8 <fiprintf>:
 8005df8:	b40e      	push	{r1, r2, r3}
 8005dfa:	b517      	push	{r0, r1, r2, r4, lr}
 8005dfc:	4c05      	ldr	r4, [pc, #20]	@ (8005e14 <fiprintf+0x1c>)
 8005dfe:	ab05      	add	r3, sp, #20
 8005e00:	cb04      	ldmia	r3!, {r2}
 8005e02:	0001      	movs	r1, r0
 8005e04:	6820      	ldr	r0, [r4, #0]
 8005e06:	9301      	str	r3, [sp, #4]
 8005e08:	f000 fba6 	bl	8006558 <_vfiprintf_r>
 8005e0c:	bc1e      	pop	{r1, r2, r3, r4}
 8005e0e:	bc08      	pop	{r3}
 8005e10:	b003      	add	sp, #12
 8005e12:	4718      	bx	r3
 8005e14:	20000018 	.word	0x20000018

08005e18 <_fwalk_sglue>:
 8005e18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e1a:	0014      	movs	r4, r2
 8005e1c:	2600      	movs	r6, #0
 8005e1e:	9000      	str	r0, [sp, #0]
 8005e20:	9101      	str	r1, [sp, #4]
 8005e22:	68a5      	ldr	r5, [r4, #8]
 8005e24:	6867      	ldr	r7, [r4, #4]
 8005e26:	3f01      	subs	r7, #1
 8005e28:	d504      	bpl.n	8005e34 <_fwalk_sglue+0x1c>
 8005e2a:	6824      	ldr	r4, [r4, #0]
 8005e2c:	2c00      	cmp	r4, #0
 8005e2e:	d1f8      	bne.n	8005e22 <_fwalk_sglue+0xa>
 8005e30:	0030      	movs	r0, r6
 8005e32:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005e34:	89ab      	ldrh	r3, [r5, #12]
 8005e36:	2b01      	cmp	r3, #1
 8005e38:	d908      	bls.n	8005e4c <_fwalk_sglue+0x34>
 8005e3a:	220e      	movs	r2, #14
 8005e3c:	5eab      	ldrsh	r3, [r5, r2]
 8005e3e:	3301      	adds	r3, #1
 8005e40:	d004      	beq.n	8005e4c <_fwalk_sglue+0x34>
 8005e42:	0029      	movs	r1, r5
 8005e44:	9800      	ldr	r0, [sp, #0]
 8005e46:	9b01      	ldr	r3, [sp, #4]
 8005e48:	4798      	blx	r3
 8005e4a:	4306      	orrs	r6, r0
 8005e4c:	3568      	adds	r5, #104	@ 0x68
 8005e4e:	e7ea      	b.n	8005e26 <_fwalk_sglue+0xe>

08005e50 <siprintf>:
 8005e50:	b40e      	push	{r1, r2, r3}
 8005e52:	b510      	push	{r4, lr}
 8005e54:	2400      	movs	r4, #0
 8005e56:	490c      	ldr	r1, [pc, #48]	@ (8005e88 <siprintf+0x38>)
 8005e58:	b09d      	sub	sp, #116	@ 0x74
 8005e5a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005e5c:	9002      	str	r0, [sp, #8]
 8005e5e:	9006      	str	r0, [sp, #24]
 8005e60:	9107      	str	r1, [sp, #28]
 8005e62:	9104      	str	r1, [sp, #16]
 8005e64:	4809      	ldr	r0, [pc, #36]	@ (8005e8c <siprintf+0x3c>)
 8005e66:	490a      	ldr	r1, [pc, #40]	@ (8005e90 <siprintf+0x40>)
 8005e68:	cb04      	ldmia	r3!, {r2}
 8005e6a:	9105      	str	r1, [sp, #20]
 8005e6c:	6800      	ldr	r0, [r0, #0]
 8005e6e:	a902      	add	r1, sp, #8
 8005e70:	9301      	str	r3, [sp, #4]
 8005e72:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005e74:	f000 fa4a 	bl	800630c <_svfiprintf_r>
 8005e78:	9b02      	ldr	r3, [sp, #8]
 8005e7a:	701c      	strb	r4, [r3, #0]
 8005e7c:	b01d      	add	sp, #116	@ 0x74
 8005e7e:	bc10      	pop	{r4}
 8005e80:	bc08      	pop	{r3}
 8005e82:	b003      	add	sp, #12
 8005e84:	4718      	bx	r3
 8005e86:	46c0      	nop			@ (mov r8, r8)
 8005e88:	7fffffff 	.word	0x7fffffff
 8005e8c:	20000018 	.word	0x20000018
 8005e90:	ffff0208 	.word	0xffff0208

08005e94 <__sread>:
 8005e94:	b570      	push	{r4, r5, r6, lr}
 8005e96:	000c      	movs	r4, r1
 8005e98:	250e      	movs	r5, #14
 8005e9a:	5f49      	ldrsh	r1, [r1, r5]
 8005e9c:	f000 f874 	bl	8005f88 <_read_r>
 8005ea0:	2800      	cmp	r0, #0
 8005ea2:	db03      	blt.n	8005eac <__sread+0x18>
 8005ea4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005ea6:	181b      	adds	r3, r3, r0
 8005ea8:	6563      	str	r3, [r4, #84]	@ 0x54
 8005eaa:	bd70      	pop	{r4, r5, r6, pc}
 8005eac:	89a3      	ldrh	r3, [r4, #12]
 8005eae:	4a02      	ldr	r2, [pc, #8]	@ (8005eb8 <__sread+0x24>)
 8005eb0:	4013      	ands	r3, r2
 8005eb2:	81a3      	strh	r3, [r4, #12]
 8005eb4:	e7f9      	b.n	8005eaa <__sread+0x16>
 8005eb6:	46c0      	nop			@ (mov r8, r8)
 8005eb8:	ffffefff 	.word	0xffffefff

08005ebc <__swrite>:
 8005ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ebe:	001f      	movs	r7, r3
 8005ec0:	898b      	ldrh	r3, [r1, #12]
 8005ec2:	0005      	movs	r5, r0
 8005ec4:	000c      	movs	r4, r1
 8005ec6:	0016      	movs	r6, r2
 8005ec8:	05db      	lsls	r3, r3, #23
 8005eca:	d505      	bpl.n	8005ed8 <__swrite+0x1c>
 8005ecc:	230e      	movs	r3, #14
 8005ece:	5ec9      	ldrsh	r1, [r1, r3]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	2302      	movs	r3, #2
 8005ed4:	f000 f844 	bl	8005f60 <_lseek_r>
 8005ed8:	89a3      	ldrh	r3, [r4, #12]
 8005eda:	4a05      	ldr	r2, [pc, #20]	@ (8005ef0 <__swrite+0x34>)
 8005edc:	0028      	movs	r0, r5
 8005ede:	4013      	ands	r3, r2
 8005ee0:	81a3      	strh	r3, [r4, #12]
 8005ee2:	0032      	movs	r2, r6
 8005ee4:	230e      	movs	r3, #14
 8005ee6:	5ee1      	ldrsh	r1, [r4, r3]
 8005ee8:	003b      	movs	r3, r7
 8005eea:	f000 f861 	bl	8005fb0 <_write_r>
 8005eee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ef0:	ffffefff 	.word	0xffffefff

08005ef4 <__sseek>:
 8005ef4:	b570      	push	{r4, r5, r6, lr}
 8005ef6:	000c      	movs	r4, r1
 8005ef8:	250e      	movs	r5, #14
 8005efa:	5f49      	ldrsh	r1, [r1, r5]
 8005efc:	f000 f830 	bl	8005f60 <_lseek_r>
 8005f00:	89a3      	ldrh	r3, [r4, #12]
 8005f02:	1c42      	adds	r2, r0, #1
 8005f04:	d103      	bne.n	8005f0e <__sseek+0x1a>
 8005f06:	4a05      	ldr	r2, [pc, #20]	@ (8005f1c <__sseek+0x28>)
 8005f08:	4013      	ands	r3, r2
 8005f0a:	81a3      	strh	r3, [r4, #12]
 8005f0c:	bd70      	pop	{r4, r5, r6, pc}
 8005f0e:	2280      	movs	r2, #128	@ 0x80
 8005f10:	0152      	lsls	r2, r2, #5
 8005f12:	4313      	orrs	r3, r2
 8005f14:	81a3      	strh	r3, [r4, #12]
 8005f16:	6560      	str	r0, [r4, #84]	@ 0x54
 8005f18:	e7f8      	b.n	8005f0c <__sseek+0x18>
 8005f1a:	46c0      	nop			@ (mov r8, r8)
 8005f1c:	ffffefff 	.word	0xffffefff

08005f20 <__sclose>:
 8005f20:	b510      	push	{r4, lr}
 8005f22:	230e      	movs	r3, #14
 8005f24:	5ec9      	ldrsh	r1, [r1, r3]
 8005f26:	f000 f809 	bl	8005f3c <_close_r>
 8005f2a:	bd10      	pop	{r4, pc}

08005f2c <memset>:
 8005f2c:	0003      	movs	r3, r0
 8005f2e:	1882      	adds	r2, r0, r2
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d100      	bne.n	8005f36 <memset+0xa>
 8005f34:	4770      	bx	lr
 8005f36:	7019      	strb	r1, [r3, #0]
 8005f38:	3301      	adds	r3, #1
 8005f3a:	e7f9      	b.n	8005f30 <memset+0x4>

08005f3c <_close_r>:
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	b570      	push	{r4, r5, r6, lr}
 8005f40:	4d06      	ldr	r5, [pc, #24]	@ (8005f5c <_close_r+0x20>)
 8005f42:	0004      	movs	r4, r0
 8005f44:	0008      	movs	r0, r1
 8005f46:	602b      	str	r3, [r5, #0]
 8005f48:	f7fc ffe5 	bl	8002f16 <_close>
 8005f4c:	1c43      	adds	r3, r0, #1
 8005f4e:	d103      	bne.n	8005f58 <_close_r+0x1c>
 8005f50:	682b      	ldr	r3, [r5, #0]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d000      	beq.n	8005f58 <_close_r+0x1c>
 8005f56:	6023      	str	r3, [r4, #0]
 8005f58:	bd70      	pop	{r4, r5, r6, pc}
 8005f5a:	46c0      	nop			@ (mov r8, r8)
 8005f5c:	2000032c 	.word	0x2000032c

08005f60 <_lseek_r>:
 8005f60:	b570      	push	{r4, r5, r6, lr}
 8005f62:	0004      	movs	r4, r0
 8005f64:	0008      	movs	r0, r1
 8005f66:	0011      	movs	r1, r2
 8005f68:	001a      	movs	r2, r3
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	4d05      	ldr	r5, [pc, #20]	@ (8005f84 <_lseek_r+0x24>)
 8005f6e:	602b      	str	r3, [r5, #0]
 8005f70:	f7fc fff2 	bl	8002f58 <_lseek>
 8005f74:	1c43      	adds	r3, r0, #1
 8005f76:	d103      	bne.n	8005f80 <_lseek_r+0x20>
 8005f78:	682b      	ldr	r3, [r5, #0]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d000      	beq.n	8005f80 <_lseek_r+0x20>
 8005f7e:	6023      	str	r3, [r4, #0]
 8005f80:	bd70      	pop	{r4, r5, r6, pc}
 8005f82:	46c0      	nop			@ (mov r8, r8)
 8005f84:	2000032c 	.word	0x2000032c

08005f88 <_read_r>:
 8005f88:	b570      	push	{r4, r5, r6, lr}
 8005f8a:	0004      	movs	r4, r0
 8005f8c:	0008      	movs	r0, r1
 8005f8e:	0011      	movs	r1, r2
 8005f90:	001a      	movs	r2, r3
 8005f92:	2300      	movs	r3, #0
 8005f94:	4d05      	ldr	r5, [pc, #20]	@ (8005fac <_read_r+0x24>)
 8005f96:	602b      	str	r3, [r5, #0]
 8005f98:	f7fc ff84 	bl	8002ea4 <_read>
 8005f9c:	1c43      	adds	r3, r0, #1
 8005f9e:	d103      	bne.n	8005fa8 <_read_r+0x20>
 8005fa0:	682b      	ldr	r3, [r5, #0]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d000      	beq.n	8005fa8 <_read_r+0x20>
 8005fa6:	6023      	str	r3, [r4, #0]
 8005fa8:	bd70      	pop	{r4, r5, r6, pc}
 8005faa:	46c0      	nop			@ (mov r8, r8)
 8005fac:	2000032c 	.word	0x2000032c

08005fb0 <_write_r>:
 8005fb0:	b570      	push	{r4, r5, r6, lr}
 8005fb2:	0004      	movs	r4, r0
 8005fb4:	0008      	movs	r0, r1
 8005fb6:	0011      	movs	r1, r2
 8005fb8:	001a      	movs	r2, r3
 8005fba:	2300      	movs	r3, #0
 8005fbc:	4d05      	ldr	r5, [pc, #20]	@ (8005fd4 <_write_r+0x24>)
 8005fbe:	602b      	str	r3, [r5, #0]
 8005fc0:	f7fc ff8d 	bl	8002ede <_write>
 8005fc4:	1c43      	adds	r3, r0, #1
 8005fc6:	d103      	bne.n	8005fd0 <_write_r+0x20>
 8005fc8:	682b      	ldr	r3, [r5, #0]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d000      	beq.n	8005fd0 <_write_r+0x20>
 8005fce:	6023      	str	r3, [r4, #0]
 8005fd0:	bd70      	pop	{r4, r5, r6, pc}
 8005fd2:	46c0      	nop			@ (mov r8, r8)
 8005fd4:	2000032c 	.word	0x2000032c

08005fd8 <__errno>:
 8005fd8:	4b01      	ldr	r3, [pc, #4]	@ (8005fe0 <__errno+0x8>)
 8005fda:	6818      	ldr	r0, [r3, #0]
 8005fdc:	4770      	bx	lr
 8005fde:	46c0      	nop			@ (mov r8, r8)
 8005fe0:	20000018 	.word	0x20000018

08005fe4 <__libc_init_array>:
 8005fe4:	b570      	push	{r4, r5, r6, lr}
 8005fe6:	2600      	movs	r6, #0
 8005fe8:	4c0c      	ldr	r4, [pc, #48]	@ (800601c <__libc_init_array+0x38>)
 8005fea:	4d0d      	ldr	r5, [pc, #52]	@ (8006020 <__libc_init_array+0x3c>)
 8005fec:	1b64      	subs	r4, r4, r5
 8005fee:	10a4      	asrs	r4, r4, #2
 8005ff0:	42a6      	cmp	r6, r4
 8005ff2:	d109      	bne.n	8006008 <__libc_init_array+0x24>
 8005ff4:	2600      	movs	r6, #0
 8005ff6:	f000 ffff 	bl	8006ff8 <_init>
 8005ffa:	4c0a      	ldr	r4, [pc, #40]	@ (8006024 <__libc_init_array+0x40>)
 8005ffc:	4d0a      	ldr	r5, [pc, #40]	@ (8006028 <__libc_init_array+0x44>)
 8005ffe:	1b64      	subs	r4, r4, r5
 8006000:	10a4      	asrs	r4, r4, #2
 8006002:	42a6      	cmp	r6, r4
 8006004:	d105      	bne.n	8006012 <__libc_init_array+0x2e>
 8006006:	bd70      	pop	{r4, r5, r6, pc}
 8006008:	00b3      	lsls	r3, r6, #2
 800600a:	58eb      	ldr	r3, [r5, r3]
 800600c:	4798      	blx	r3
 800600e:	3601      	adds	r6, #1
 8006010:	e7ee      	b.n	8005ff0 <__libc_init_array+0xc>
 8006012:	00b3      	lsls	r3, r6, #2
 8006014:	58eb      	ldr	r3, [r5, r3]
 8006016:	4798      	blx	r3
 8006018:	3601      	adds	r6, #1
 800601a:	e7f2      	b.n	8006002 <__libc_init_array+0x1e>
 800601c:	08007530 	.word	0x08007530
 8006020:	08007530 	.word	0x08007530
 8006024:	08007534 	.word	0x08007534
 8006028:	08007530 	.word	0x08007530

0800602c <__retarget_lock_init_recursive>:
 800602c:	4770      	bx	lr

0800602e <__retarget_lock_acquire_recursive>:
 800602e:	4770      	bx	lr

08006030 <__retarget_lock_release_recursive>:
 8006030:	4770      	bx	lr

08006032 <memcpy>:
 8006032:	2300      	movs	r3, #0
 8006034:	b510      	push	{r4, lr}
 8006036:	429a      	cmp	r2, r3
 8006038:	d100      	bne.n	800603c <memcpy+0xa>
 800603a:	bd10      	pop	{r4, pc}
 800603c:	5ccc      	ldrb	r4, [r1, r3]
 800603e:	54c4      	strb	r4, [r0, r3]
 8006040:	3301      	adds	r3, #1
 8006042:	e7f8      	b.n	8006036 <memcpy+0x4>

08006044 <abort>:
 8006044:	2006      	movs	r0, #6
 8006046:	b510      	push	{r4, lr}
 8006048:	f000 feac 	bl	8006da4 <raise>
 800604c:	2001      	movs	r0, #1
 800604e:	f7fc ff1c 	bl	8002e8a <_exit>
	...

08006054 <_free_r>:
 8006054:	b570      	push	{r4, r5, r6, lr}
 8006056:	0005      	movs	r5, r0
 8006058:	1e0c      	subs	r4, r1, #0
 800605a:	d010      	beq.n	800607e <_free_r+0x2a>
 800605c:	3c04      	subs	r4, #4
 800605e:	6823      	ldr	r3, [r4, #0]
 8006060:	2b00      	cmp	r3, #0
 8006062:	da00      	bge.n	8006066 <_free_r+0x12>
 8006064:	18e4      	adds	r4, r4, r3
 8006066:	0028      	movs	r0, r5
 8006068:	f000 f8e0 	bl	800622c <__malloc_lock>
 800606c:	4a1d      	ldr	r2, [pc, #116]	@ (80060e4 <_free_r+0x90>)
 800606e:	6813      	ldr	r3, [r2, #0]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d105      	bne.n	8006080 <_free_r+0x2c>
 8006074:	6063      	str	r3, [r4, #4]
 8006076:	6014      	str	r4, [r2, #0]
 8006078:	0028      	movs	r0, r5
 800607a:	f000 f8df 	bl	800623c <__malloc_unlock>
 800607e:	bd70      	pop	{r4, r5, r6, pc}
 8006080:	42a3      	cmp	r3, r4
 8006082:	d908      	bls.n	8006096 <_free_r+0x42>
 8006084:	6820      	ldr	r0, [r4, #0]
 8006086:	1821      	adds	r1, r4, r0
 8006088:	428b      	cmp	r3, r1
 800608a:	d1f3      	bne.n	8006074 <_free_r+0x20>
 800608c:	6819      	ldr	r1, [r3, #0]
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	1809      	adds	r1, r1, r0
 8006092:	6021      	str	r1, [r4, #0]
 8006094:	e7ee      	b.n	8006074 <_free_r+0x20>
 8006096:	001a      	movs	r2, r3
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d001      	beq.n	80060a2 <_free_r+0x4e>
 800609e:	42a3      	cmp	r3, r4
 80060a0:	d9f9      	bls.n	8006096 <_free_r+0x42>
 80060a2:	6811      	ldr	r1, [r2, #0]
 80060a4:	1850      	adds	r0, r2, r1
 80060a6:	42a0      	cmp	r0, r4
 80060a8:	d10b      	bne.n	80060c2 <_free_r+0x6e>
 80060aa:	6820      	ldr	r0, [r4, #0]
 80060ac:	1809      	adds	r1, r1, r0
 80060ae:	1850      	adds	r0, r2, r1
 80060b0:	6011      	str	r1, [r2, #0]
 80060b2:	4283      	cmp	r3, r0
 80060b4:	d1e0      	bne.n	8006078 <_free_r+0x24>
 80060b6:	6818      	ldr	r0, [r3, #0]
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	1841      	adds	r1, r0, r1
 80060bc:	6011      	str	r1, [r2, #0]
 80060be:	6053      	str	r3, [r2, #4]
 80060c0:	e7da      	b.n	8006078 <_free_r+0x24>
 80060c2:	42a0      	cmp	r0, r4
 80060c4:	d902      	bls.n	80060cc <_free_r+0x78>
 80060c6:	230c      	movs	r3, #12
 80060c8:	602b      	str	r3, [r5, #0]
 80060ca:	e7d5      	b.n	8006078 <_free_r+0x24>
 80060cc:	6820      	ldr	r0, [r4, #0]
 80060ce:	1821      	adds	r1, r4, r0
 80060d0:	428b      	cmp	r3, r1
 80060d2:	d103      	bne.n	80060dc <_free_r+0x88>
 80060d4:	6819      	ldr	r1, [r3, #0]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	1809      	adds	r1, r1, r0
 80060da:	6021      	str	r1, [r4, #0]
 80060dc:	6063      	str	r3, [r4, #4]
 80060de:	6054      	str	r4, [r2, #4]
 80060e0:	e7ca      	b.n	8006078 <_free_r+0x24>
 80060e2:	46c0      	nop			@ (mov r8, r8)
 80060e4:	20000338 	.word	0x20000338

080060e8 <sbrk_aligned>:
 80060e8:	b570      	push	{r4, r5, r6, lr}
 80060ea:	4e0f      	ldr	r6, [pc, #60]	@ (8006128 <sbrk_aligned+0x40>)
 80060ec:	000d      	movs	r5, r1
 80060ee:	6831      	ldr	r1, [r6, #0]
 80060f0:	0004      	movs	r4, r0
 80060f2:	2900      	cmp	r1, #0
 80060f4:	d102      	bne.n	80060fc <sbrk_aligned+0x14>
 80060f6:	f000 fe75 	bl	8006de4 <_sbrk_r>
 80060fa:	6030      	str	r0, [r6, #0]
 80060fc:	0029      	movs	r1, r5
 80060fe:	0020      	movs	r0, r4
 8006100:	f000 fe70 	bl	8006de4 <_sbrk_r>
 8006104:	1c43      	adds	r3, r0, #1
 8006106:	d103      	bne.n	8006110 <sbrk_aligned+0x28>
 8006108:	2501      	movs	r5, #1
 800610a:	426d      	negs	r5, r5
 800610c:	0028      	movs	r0, r5
 800610e:	bd70      	pop	{r4, r5, r6, pc}
 8006110:	2303      	movs	r3, #3
 8006112:	1cc5      	adds	r5, r0, #3
 8006114:	439d      	bics	r5, r3
 8006116:	42a8      	cmp	r0, r5
 8006118:	d0f8      	beq.n	800610c <sbrk_aligned+0x24>
 800611a:	1a29      	subs	r1, r5, r0
 800611c:	0020      	movs	r0, r4
 800611e:	f000 fe61 	bl	8006de4 <_sbrk_r>
 8006122:	3001      	adds	r0, #1
 8006124:	d1f2      	bne.n	800610c <sbrk_aligned+0x24>
 8006126:	e7ef      	b.n	8006108 <sbrk_aligned+0x20>
 8006128:	20000334 	.word	0x20000334

0800612c <_malloc_r>:
 800612c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800612e:	2203      	movs	r2, #3
 8006130:	1ccb      	adds	r3, r1, #3
 8006132:	4393      	bics	r3, r2
 8006134:	3308      	adds	r3, #8
 8006136:	0005      	movs	r5, r0
 8006138:	001f      	movs	r7, r3
 800613a:	2b0c      	cmp	r3, #12
 800613c:	d234      	bcs.n	80061a8 <_malloc_r+0x7c>
 800613e:	270c      	movs	r7, #12
 8006140:	42b9      	cmp	r1, r7
 8006142:	d833      	bhi.n	80061ac <_malloc_r+0x80>
 8006144:	0028      	movs	r0, r5
 8006146:	f000 f871 	bl	800622c <__malloc_lock>
 800614a:	4e37      	ldr	r6, [pc, #220]	@ (8006228 <_malloc_r+0xfc>)
 800614c:	6833      	ldr	r3, [r6, #0]
 800614e:	001c      	movs	r4, r3
 8006150:	2c00      	cmp	r4, #0
 8006152:	d12f      	bne.n	80061b4 <_malloc_r+0x88>
 8006154:	0039      	movs	r1, r7
 8006156:	0028      	movs	r0, r5
 8006158:	f7ff ffc6 	bl	80060e8 <sbrk_aligned>
 800615c:	0004      	movs	r4, r0
 800615e:	1c43      	adds	r3, r0, #1
 8006160:	d15f      	bne.n	8006222 <_malloc_r+0xf6>
 8006162:	6834      	ldr	r4, [r6, #0]
 8006164:	9400      	str	r4, [sp, #0]
 8006166:	9b00      	ldr	r3, [sp, #0]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d14a      	bne.n	8006202 <_malloc_r+0xd6>
 800616c:	2c00      	cmp	r4, #0
 800616e:	d052      	beq.n	8006216 <_malloc_r+0xea>
 8006170:	6823      	ldr	r3, [r4, #0]
 8006172:	0028      	movs	r0, r5
 8006174:	18e3      	adds	r3, r4, r3
 8006176:	9900      	ldr	r1, [sp, #0]
 8006178:	9301      	str	r3, [sp, #4]
 800617a:	f000 fe33 	bl	8006de4 <_sbrk_r>
 800617e:	9b01      	ldr	r3, [sp, #4]
 8006180:	4283      	cmp	r3, r0
 8006182:	d148      	bne.n	8006216 <_malloc_r+0xea>
 8006184:	6823      	ldr	r3, [r4, #0]
 8006186:	0028      	movs	r0, r5
 8006188:	1aff      	subs	r7, r7, r3
 800618a:	0039      	movs	r1, r7
 800618c:	f7ff ffac 	bl	80060e8 <sbrk_aligned>
 8006190:	3001      	adds	r0, #1
 8006192:	d040      	beq.n	8006216 <_malloc_r+0xea>
 8006194:	6823      	ldr	r3, [r4, #0]
 8006196:	19db      	adds	r3, r3, r7
 8006198:	6023      	str	r3, [r4, #0]
 800619a:	6833      	ldr	r3, [r6, #0]
 800619c:	685a      	ldr	r2, [r3, #4]
 800619e:	2a00      	cmp	r2, #0
 80061a0:	d133      	bne.n	800620a <_malloc_r+0xde>
 80061a2:	9b00      	ldr	r3, [sp, #0]
 80061a4:	6033      	str	r3, [r6, #0]
 80061a6:	e019      	b.n	80061dc <_malloc_r+0xb0>
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	dac9      	bge.n	8006140 <_malloc_r+0x14>
 80061ac:	230c      	movs	r3, #12
 80061ae:	602b      	str	r3, [r5, #0]
 80061b0:	2000      	movs	r0, #0
 80061b2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80061b4:	6821      	ldr	r1, [r4, #0]
 80061b6:	1bc9      	subs	r1, r1, r7
 80061b8:	d420      	bmi.n	80061fc <_malloc_r+0xd0>
 80061ba:	290b      	cmp	r1, #11
 80061bc:	d90a      	bls.n	80061d4 <_malloc_r+0xa8>
 80061be:	19e2      	adds	r2, r4, r7
 80061c0:	6027      	str	r7, [r4, #0]
 80061c2:	42a3      	cmp	r3, r4
 80061c4:	d104      	bne.n	80061d0 <_malloc_r+0xa4>
 80061c6:	6032      	str	r2, [r6, #0]
 80061c8:	6863      	ldr	r3, [r4, #4]
 80061ca:	6011      	str	r1, [r2, #0]
 80061cc:	6053      	str	r3, [r2, #4]
 80061ce:	e005      	b.n	80061dc <_malloc_r+0xb0>
 80061d0:	605a      	str	r2, [r3, #4]
 80061d2:	e7f9      	b.n	80061c8 <_malloc_r+0x9c>
 80061d4:	6862      	ldr	r2, [r4, #4]
 80061d6:	42a3      	cmp	r3, r4
 80061d8:	d10e      	bne.n	80061f8 <_malloc_r+0xcc>
 80061da:	6032      	str	r2, [r6, #0]
 80061dc:	0028      	movs	r0, r5
 80061de:	f000 f82d 	bl	800623c <__malloc_unlock>
 80061e2:	0020      	movs	r0, r4
 80061e4:	2207      	movs	r2, #7
 80061e6:	300b      	adds	r0, #11
 80061e8:	1d23      	adds	r3, r4, #4
 80061ea:	4390      	bics	r0, r2
 80061ec:	1ac2      	subs	r2, r0, r3
 80061ee:	4298      	cmp	r0, r3
 80061f0:	d0df      	beq.n	80061b2 <_malloc_r+0x86>
 80061f2:	1a1b      	subs	r3, r3, r0
 80061f4:	50a3      	str	r3, [r4, r2]
 80061f6:	e7dc      	b.n	80061b2 <_malloc_r+0x86>
 80061f8:	605a      	str	r2, [r3, #4]
 80061fa:	e7ef      	b.n	80061dc <_malloc_r+0xb0>
 80061fc:	0023      	movs	r3, r4
 80061fe:	6864      	ldr	r4, [r4, #4]
 8006200:	e7a6      	b.n	8006150 <_malloc_r+0x24>
 8006202:	9c00      	ldr	r4, [sp, #0]
 8006204:	6863      	ldr	r3, [r4, #4]
 8006206:	9300      	str	r3, [sp, #0]
 8006208:	e7ad      	b.n	8006166 <_malloc_r+0x3a>
 800620a:	001a      	movs	r2, r3
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	42a3      	cmp	r3, r4
 8006210:	d1fb      	bne.n	800620a <_malloc_r+0xde>
 8006212:	2300      	movs	r3, #0
 8006214:	e7da      	b.n	80061cc <_malloc_r+0xa0>
 8006216:	230c      	movs	r3, #12
 8006218:	0028      	movs	r0, r5
 800621a:	602b      	str	r3, [r5, #0]
 800621c:	f000 f80e 	bl	800623c <__malloc_unlock>
 8006220:	e7c6      	b.n	80061b0 <_malloc_r+0x84>
 8006222:	6007      	str	r7, [r0, #0]
 8006224:	e7da      	b.n	80061dc <_malloc_r+0xb0>
 8006226:	46c0      	nop			@ (mov r8, r8)
 8006228:	20000338 	.word	0x20000338

0800622c <__malloc_lock>:
 800622c:	b510      	push	{r4, lr}
 800622e:	4802      	ldr	r0, [pc, #8]	@ (8006238 <__malloc_lock+0xc>)
 8006230:	f7ff fefd 	bl	800602e <__retarget_lock_acquire_recursive>
 8006234:	bd10      	pop	{r4, pc}
 8006236:	46c0      	nop			@ (mov r8, r8)
 8006238:	20000330 	.word	0x20000330

0800623c <__malloc_unlock>:
 800623c:	b510      	push	{r4, lr}
 800623e:	4802      	ldr	r0, [pc, #8]	@ (8006248 <__malloc_unlock+0xc>)
 8006240:	f7ff fef6 	bl	8006030 <__retarget_lock_release_recursive>
 8006244:	bd10      	pop	{r4, pc}
 8006246:	46c0      	nop			@ (mov r8, r8)
 8006248:	20000330 	.word	0x20000330

0800624c <__ssputs_r>:
 800624c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800624e:	688e      	ldr	r6, [r1, #8]
 8006250:	b085      	sub	sp, #20
 8006252:	001f      	movs	r7, r3
 8006254:	000c      	movs	r4, r1
 8006256:	680b      	ldr	r3, [r1, #0]
 8006258:	9002      	str	r0, [sp, #8]
 800625a:	9203      	str	r2, [sp, #12]
 800625c:	42be      	cmp	r6, r7
 800625e:	d830      	bhi.n	80062c2 <__ssputs_r+0x76>
 8006260:	210c      	movs	r1, #12
 8006262:	5e62      	ldrsh	r2, [r4, r1]
 8006264:	2190      	movs	r1, #144	@ 0x90
 8006266:	00c9      	lsls	r1, r1, #3
 8006268:	420a      	tst	r2, r1
 800626a:	d028      	beq.n	80062be <__ssputs_r+0x72>
 800626c:	2003      	movs	r0, #3
 800626e:	6921      	ldr	r1, [r4, #16]
 8006270:	1a5b      	subs	r3, r3, r1
 8006272:	9301      	str	r3, [sp, #4]
 8006274:	6963      	ldr	r3, [r4, #20]
 8006276:	4343      	muls	r3, r0
 8006278:	9801      	ldr	r0, [sp, #4]
 800627a:	0fdd      	lsrs	r5, r3, #31
 800627c:	18ed      	adds	r5, r5, r3
 800627e:	1c7b      	adds	r3, r7, #1
 8006280:	181b      	adds	r3, r3, r0
 8006282:	106d      	asrs	r5, r5, #1
 8006284:	42ab      	cmp	r3, r5
 8006286:	d900      	bls.n	800628a <__ssputs_r+0x3e>
 8006288:	001d      	movs	r5, r3
 800628a:	0552      	lsls	r2, r2, #21
 800628c:	d528      	bpl.n	80062e0 <__ssputs_r+0x94>
 800628e:	0029      	movs	r1, r5
 8006290:	9802      	ldr	r0, [sp, #8]
 8006292:	f7ff ff4b 	bl	800612c <_malloc_r>
 8006296:	1e06      	subs	r6, r0, #0
 8006298:	d02c      	beq.n	80062f4 <__ssputs_r+0xa8>
 800629a:	9a01      	ldr	r2, [sp, #4]
 800629c:	6921      	ldr	r1, [r4, #16]
 800629e:	f7ff fec8 	bl	8006032 <memcpy>
 80062a2:	89a2      	ldrh	r2, [r4, #12]
 80062a4:	4b18      	ldr	r3, [pc, #96]	@ (8006308 <__ssputs_r+0xbc>)
 80062a6:	401a      	ands	r2, r3
 80062a8:	2380      	movs	r3, #128	@ 0x80
 80062aa:	4313      	orrs	r3, r2
 80062ac:	81a3      	strh	r3, [r4, #12]
 80062ae:	9b01      	ldr	r3, [sp, #4]
 80062b0:	6126      	str	r6, [r4, #16]
 80062b2:	18f6      	adds	r6, r6, r3
 80062b4:	6026      	str	r6, [r4, #0]
 80062b6:	003e      	movs	r6, r7
 80062b8:	6165      	str	r5, [r4, #20]
 80062ba:	1aed      	subs	r5, r5, r3
 80062bc:	60a5      	str	r5, [r4, #8]
 80062be:	42be      	cmp	r6, r7
 80062c0:	d900      	bls.n	80062c4 <__ssputs_r+0x78>
 80062c2:	003e      	movs	r6, r7
 80062c4:	0032      	movs	r2, r6
 80062c6:	9903      	ldr	r1, [sp, #12]
 80062c8:	6820      	ldr	r0, [r4, #0]
 80062ca:	f000 fd2f 	bl	8006d2c <memmove>
 80062ce:	2000      	movs	r0, #0
 80062d0:	68a3      	ldr	r3, [r4, #8]
 80062d2:	1b9b      	subs	r3, r3, r6
 80062d4:	60a3      	str	r3, [r4, #8]
 80062d6:	6823      	ldr	r3, [r4, #0]
 80062d8:	199b      	adds	r3, r3, r6
 80062da:	6023      	str	r3, [r4, #0]
 80062dc:	b005      	add	sp, #20
 80062de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80062e0:	002a      	movs	r2, r5
 80062e2:	9802      	ldr	r0, [sp, #8]
 80062e4:	f000 fd9b 	bl	8006e1e <_realloc_r>
 80062e8:	1e06      	subs	r6, r0, #0
 80062ea:	d1e0      	bne.n	80062ae <__ssputs_r+0x62>
 80062ec:	6921      	ldr	r1, [r4, #16]
 80062ee:	9802      	ldr	r0, [sp, #8]
 80062f0:	f7ff feb0 	bl	8006054 <_free_r>
 80062f4:	230c      	movs	r3, #12
 80062f6:	2001      	movs	r0, #1
 80062f8:	9a02      	ldr	r2, [sp, #8]
 80062fa:	4240      	negs	r0, r0
 80062fc:	6013      	str	r3, [r2, #0]
 80062fe:	89a2      	ldrh	r2, [r4, #12]
 8006300:	3334      	adds	r3, #52	@ 0x34
 8006302:	4313      	orrs	r3, r2
 8006304:	81a3      	strh	r3, [r4, #12]
 8006306:	e7e9      	b.n	80062dc <__ssputs_r+0x90>
 8006308:	fffffb7f 	.word	0xfffffb7f

0800630c <_svfiprintf_r>:
 800630c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800630e:	b0a1      	sub	sp, #132	@ 0x84
 8006310:	9003      	str	r0, [sp, #12]
 8006312:	001d      	movs	r5, r3
 8006314:	898b      	ldrh	r3, [r1, #12]
 8006316:	000f      	movs	r7, r1
 8006318:	0016      	movs	r6, r2
 800631a:	061b      	lsls	r3, r3, #24
 800631c:	d511      	bpl.n	8006342 <_svfiprintf_r+0x36>
 800631e:	690b      	ldr	r3, [r1, #16]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d10e      	bne.n	8006342 <_svfiprintf_r+0x36>
 8006324:	2140      	movs	r1, #64	@ 0x40
 8006326:	f7ff ff01 	bl	800612c <_malloc_r>
 800632a:	6038      	str	r0, [r7, #0]
 800632c:	6138      	str	r0, [r7, #16]
 800632e:	2800      	cmp	r0, #0
 8006330:	d105      	bne.n	800633e <_svfiprintf_r+0x32>
 8006332:	230c      	movs	r3, #12
 8006334:	9a03      	ldr	r2, [sp, #12]
 8006336:	6013      	str	r3, [r2, #0]
 8006338:	2001      	movs	r0, #1
 800633a:	4240      	negs	r0, r0
 800633c:	e0cf      	b.n	80064de <_svfiprintf_r+0x1d2>
 800633e:	2340      	movs	r3, #64	@ 0x40
 8006340:	617b      	str	r3, [r7, #20]
 8006342:	2300      	movs	r3, #0
 8006344:	ac08      	add	r4, sp, #32
 8006346:	6163      	str	r3, [r4, #20]
 8006348:	3320      	adds	r3, #32
 800634a:	7663      	strb	r3, [r4, #25]
 800634c:	3310      	adds	r3, #16
 800634e:	76a3      	strb	r3, [r4, #26]
 8006350:	9507      	str	r5, [sp, #28]
 8006352:	0035      	movs	r5, r6
 8006354:	782b      	ldrb	r3, [r5, #0]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d001      	beq.n	800635e <_svfiprintf_r+0x52>
 800635a:	2b25      	cmp	r3, #37	@ 0x25
 800635c:	d148      	bne.n	80063f0 <_svfiprintf_r+0xe4>
 800635e:	1bab      	subs	r3, r5, r6
 8006360:	9305      	str	r3, [sp, #20]
 8006362:	42b5      	cmp	r5, r6
 8006364:	d00b      	beq.n	800637e <_svfiprintf_r+0x72>
 8006366:	0032      	movs	r2, r6
 8006368:	0039      	movs	r1, r7
 800636a:	9803      	ldr	r0, [sp, #12]
 800636c:	f7ff ff6e 	bl	800624c <__ssputs_r>
 8006370:	3001      	adds	r0, #1
 8006372:	d100      	bne.n	8006376 <_svfiprintf_r+0x6a>
 8006374:	e0ae      	b.n	80064d4 <_svfiprintf_r+0x1c8>
 8006376:	6963      	ldr	r3, [r4, #20]
 8006378:	9a05      	ldr	r2, [sp, #20]
 800637a:	189b      	adds	r3, r3, r2
 800637c:	6163      	str	r3, [r4, #20]
 800637e:	782b      	ldrb	r3, [r5, #0]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d100      	bne.n	8006386 <_svfiprintf_r+0x7a>
 8006384:	e0a6      	b.n	80064d4 <_svfiprintf_r+0x1c8>
 8006386:	2201      	movs	r2, #1
 8006388:	2300      	movs	r3, #0
 800638a:	4252      	negs	r2, r2
 800638c:	6062      	str	r2, [r4, #4]
 800638e:	a904      	add	r1, sp, #16
 8006390:	3254      	adds	r2, #84	@ 0x54
 8006392:	1852      	adds	r2, r2, r1
 8006394:	1c6e      	adds	r6, r5, #1
 8006396:	6023      	str	r3, [r4, #0]
 8006398:	60e3      	str	r3, [r4, #12]
 800639a:	60a3      	str	r3, [r4, #8]
 800639c:	7013      	strb	r3, [r2, #0]
 800639e:	65a3      	str	r3, [r4, #88]	@ 0x58
 80063a0:	4b54      	ldr	r3, [pc, #336]	@ (80064f4 <_svfiprintf_r+0x1e8>)
 80063a2:	2205      	movs	r2, #5
 80063a4:	0018      	movs	r0, r3
 80063a6:	7831      	ldrb	r1, [r6, #0]
 80063a8:	9305      	str	r3, [sp, #20]
 80063aa:	f000 fd2d 	bl	8006e08 <memchr>
 80063ae:	1c75      	adds	r5, r6, #1
 80063b0:	2800      	cmp	r0, #0
 80063b2:	d11f      	bne.n	80063f4 <_svfiprintf_r+0xe8>
 80063b4:	6822      	ldr	r2, [r4, #0]
 80063b6:	06d3      	lsls	r3, r2, #27
 80063b8:	d504      	bpl.n	80063c4 <_svfiprintf_r+0xb8>
 80063ba:	2353      	movs	r3, #83	@ 0x53
 80063bc:	a904      	add	r1, sp, #16
 80063be:	185b      	adds	r3, r3, r1
 80063c0:	2120      	movs	r1, #32
 80063c2:	7019      	strb	r1, [r3, #0]
 80063c4:	0713      	lsls	r3, r2, #28
 80063c6:	d504      	bpl.n	80063d2 <_svfiprintf_r+0xc6>
 80063c8:	2353      	movs	r3, #83	@ 0x53
 80063ca:	a904      	add	r1, sp, #16
 80063cc:	185b      	adds	r3, r3, r1
 80063ce:	212b      	movs	r1, #43	@ 0x2b
 80063d0:	7019      	strb	r1, [r3, #0]
 80063d2:	7833      	ldrb	r3, [r6, #0]
 80063d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80063d6:	d016      	beq.n	8006406 <_svfiprintf_r+0xfa>
 80063d8:	0035      	movs	r5, r6
 80063da:	2100      	movs	r1, #0
 80063dc:	200a      	movs	r0, #10
 80063de:	68e3      	ldr	r3, [r4, #12]
 80063e0:	782a      	ldrb	r2, [r5, #0]
 80063e2:	1c6e      	adds	r6, r5, #1
 80063e4:	3a30      	subs	r2, #48	@ 0x30
 80063e6:	2a09      	cmp	r2, #9
 80063e8:	d950      	bls.n	800648c <_svfiprintf_r+0x180>
 80063ea:	2900      	cmp	r1, #0
 80063ec:	d111      	bne.n	8006412 <_svfiprintf_r+0x106>
 80063ee:	e017      	b.n	8006420 <_svfiprintf_r+0x114>
 80063f0:	3501      	adds	r5, #1
 80063f2:	e7af      	b.n	8006354 <_svfiprintf_r+0x48>
 80063f4:	9b05      	ldr	r3, [sp, #20]
 80063f6:	6822      	ldr	r2, [r4, #0]
 80063f8:	1ac0      	subs	r0, r0, r3
 80063fa:	2301      	movs	r3, #1
 80063fc:	4083      	lsls	r3, r0
 80063fe:	4313      	orrs	r3, r2
 8006400:	002e      	movs	r6, r5
 8006402:	6023      	str	r3, [r4, #0]
 8006404:	e7cc      	b.n	80063a0 <_svfiprintf_r+0x94>
 8006406:	9b07      	ldr	r3, [sp, #28]
 8006408:	1d19      	adds	r1, r3, #4
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	9107      	str	r1, [sp, #28]
 800640e:	2b00      	cmp	r3, #0
 8006410:	db01      	blt.n	8006416 <_svfiprintf_r+0x10a>
 8006412:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006414:	e004      	b.n	8006420 <_svfiprintf_r+0x114>
 8006416:	425b      	negs	r3, r3
 8006418:	60e3      	str	r3, [r4, #12]
 800641a:	2302      	movs	r3, #2
 800641c:	4313      	orrs	r3, r2
 800641e:	6023      	str	r3, [r4, #0]
 8006420:	782b      	ldrb	r3, [r5, #0]
 8006422:	2b2e      	cmp	r3, #46	@ 0x2e
 8006424:	d10c      	bne.n	8006440 <_svfiprintf_r+0x134>
 8006426:	786b      	ldrb	r3, [r5, #1]
 8006428:	2b2a      	cmp	r3, #42	@ 0x2a
 800642a:	d134      	bne.n	8006496 <_svfiprintf_r+0x18a>
 800642c:	9b07      	ldr	r3, [sp, #28]
 800642e:	3502      	adds	r5, #2
 8006430:	1d1a      	adds	r2, r3, #4
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	9207      	str	r2, [sp, #28]
 8006436:	2b00      	cmp	r3, #0
 8006438:	da01      	bge.n	800643e <_svfiprintf_r+0x132>
 800643a:	2301      	movs	r3, #1
 800643c:	425b      	negs	r3, r3
 800643e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006440:	4e2d      	ldr	r6, [pc, #180]	@ (80064f8 <_svfiprintf_r+0x1ec>)
 8006442:	2203      	movs	r2, #3
 8006444:	0030      	movs	r0, r6
 8006446:	7829      	ldrb	r1, [r5, #0]
 8006448:	f000 fcde 	bl	8006e08 <memchr>
 800644c:	2800      	cmp	r0, #0
 800644e:	d006      	beq.n	800645e <_svfiprintf_r+0x152>
 8006450:	2340      	movs	r3, #64	@ 0x40
 8006452:	1b80      	subs	r0, r0, r6
 8006454:	4083      	lsls	r3, r0
 8006456:	6822      	ldr	r2, [r4, #0]
 8006458:	3501      	adds	r5, #1
 800645a:	4313      	orrs	r3, r2
 800645c:	6023      	str	r3, [r4, #0]
 800645e:	7829      	ldrb	r1, [r5, #0]
 8006460:	2206      	movs	r2, #6
 8006462:	4826      	ldr	r0, [pc, #152]	@ (80064fc <_svfiprintf_r+0x1f0>)
 8006464:	1c6e      	adds	r6, r5, #1
 8006466:	7621      	strb	r1, [r4, #24]
 8006468:	f000 fcce 	bl	8006e08 <memchr>
 800646c:	2800      	cmp	r0, #0
 800646e:	d038      	beq.n	80064e2 <_svfiprintf_r+0x1d6>
 8006470:	4b23      	ldr	r3, [pc, #140]	@ (8006500 <_svfiprintf_r+0x1f4>)
 8006472:	2b00      	cmp	r3, #0
 8006474:	d122      	bne.n	80064bc <_svfiprintf_r+0x1b0>
 8006476:	2207      	movs	r2, #7
 8006478:	9b07      	ldr	r3, [sp, #28]
 800647a:	3307      	adds	r3, #7
 800647c:	4393      	bics	r3, r2
 800647e:	3308      	adds	r3, #8
 8006480:	9307      	str	r3, [sp, #28]
 8006482:	6963      	ldr	r3, [r4, #20]
 8006484:	9a04      	ldr	r2, [sp, #16]
 8006486:	189b      	adds	r3, r3, r2
 8006488:	6163      	str	r3, [r4, #20]
 800648a:	e762      	b.n	8006352 <_svfiprintf_r+0x46>
 800648c:	4343      	muls	r3, r0
 800648e:	0035      	movs	r5, r6
 8006490:	2101      	movs	r1, #1
 8006492:	189b      	adds	r3, r3, r2
 8006494:	e7a4      	b.n	80063e0 <_svfiprintf_r+0xd4>
 8006496:	2300      	movs	r3, #0
 8006498:	200a      	movs	r0, #10
 800649a:	0019      	movs	r1, r3
 800649c:	3501      	adds	r5, #1
 800649e:	6063      	str	r3, [r4, #4]
 80064a0:	782a      	ldrb	r2, [r5, #0]
 80064a2:	1c6e      	adds	r6, r5, #1
 80064a4:	3a30      	subs	r2, #48	@ 0x30
 80064a6:	2a09      	cmp	r2, #9
 80064a8:	d903      	bls.n	80064b2 <_svfiprintf_r+0x1a6>
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d0c8      	beq.n	8006440 <_svfiprintf_r+0x134>
 80064ae:	9109      	str	r1, [sp, #36]	@ 0x24
 80064b0:	e7c6      	b.n	8006440 <_svfiprintf_r+0x134>
 80064b2:	4341      	muls	r1, r0
 80064b4:	0035      	movs	r5, r6
 80064b6:	2301      	movs	r3, #1
 80064b8:	1889      	adds	r1, r1, r2
 80064ba:	e7f1      	b.n	80064a0 <_svfiprintf_r+0x194>
 80064bc:	aa07      	add	r2, sp, #28
 80064be:	9200      	str	r2, [sp, #0]
 80064c0:	0021      	movs	r1, r4
 80064c2:	003a      	movs	r2, r7
 80064c4:	4b0f      	ldr	r3, [pc, #60]	@ (8006504 <_svfiprintf_r+0x1f8>)
 80064c6:	9803      	ldr	r0, [sp, #12]
 80064c8:	e000      	b.n	80064cc <_svfiprintf_r+0x1c0>
 80064ca:	bf00      	nop
 80064cc:	9004      	str	r0, [sp, #16]
 80064ce:	9b04      	ldr	r3, [sp, #16]
 80064d0:	3301      	adds	r3, #1
 80064d2:	d1d6      	bne.n	8006482 <_svfiprintf_r+0x176>
 80064d4:	89bb      	ldrh	r3, [r7, #12]
 80064d6:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80064d8:	065b      	lsls	r3, r3, #25
 80064da:	d500      	bpl.n	80064de <_svfiprintf_r+0x1d2>
 80064dc:	e72c      	b.n	8006338 <_svfiprintf_r+0x2c>
 80064de:	b021      	add	sp, #132	@ 0x84
 80064e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064e2:	aa07      	add	r2, sp, #28
 80064e4:	9200      	str	r2, [sp, #0]
 80064e6:	0021      	movs	r1, r4
 80064e8:	003a      	movs	r2, r7
 80064ea:	4b06      	ldr	r3, [pc, #24]	@ (8006504 <_svfiprintf_r+0x1f8>)
 80064ec:	9803      	ldr	r0, [sp, #12]
 80064ee:	f000 f9bf 	bl	8006870 <_printf_i>
 80064f2:	e7eb      	b.n	80064cc <_svfiprintf_r+0x1c0>
 80064f4:	080074f4 	.word	0x080074f4
 80064f8:	080074fa 	.word	0x080074fa
 80064fc:	080074fe 	.word	0x080074fe
 8006500:	00000000 	.word	0x00000000
 8006504:	0800624d 	.word	0x0800624d

08006508 <__sfputc_r>:
 8006508:	6893      	ldr	r3, [r2, #8]
 800650a:	b510      	push	{r4, lr}
 800650c:	3b01      	subs	r3, #1
 800650e:	6093      	str	r3, [r2, #8]
 8006510:	2b00      	cmp	r3, #0
 8006512:	da04      	bge.n	800651e <__sfputc_r+0x16>
 8006514:	6994      	ldr	r4, [r2, #24]
 8006516:	42a3      	cmp	r3, r4
 8006518:	db07      	blt.n	800652a <__sfputc_r+0x22>
 800651a:	290a      	cmp	r1, #10
 800651c:	d005      	beq.n	800652a <__sfputc_r+0x22>
 800651e:	6813      	ldr	r3, [r2, #0]
 8006520:	1c58      	adds	r0, r3, #1
 8006522:	6010      	str	r0, [r2, #0]
 8006524:	7019      	strb	r1, [r3, #0]
 8006526:	0008      	movs	r0, r1
 8006528:	bd10      	pop	{r4, pc}
 800652a:	f000 fb5e 	bl	8006bea <__swbuf_r>
 800652e:	0001      	movs	r1, r0
 8006530:	e7f9      	b.n	8006526 <__sfputc_r+0x1e>

08006532 <__sfputs_r>:
 8006532:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006534:	0006      	movs	r6, r0
 8006536:	000f      	movs	r7, r1
 8006538:	0014      	movs	r4, r2
 800653a:	18d5      	adds	r5, r2, r3
 800653c:	42ac      	cmp	r4, r5
 800653e:	d101      	bne.n	8006544 <__sfputs_r+0x12>
 8006540:	2000      	movs	r0, #0
 8006542:	e007      	b.n	8006554 <__sfputs_r+0x22>
 8006544:	7821      	ldrb	r1, [r4, #0]
 8006546:	003a      	movs	r2, r7
 8006548:	0030      	movs	r0, r6
 800654a:	f7ff ffdd 	bl	8006508 <__sfputc_r>
 800654e:	3401      	adds	r4, #1
 8006550:	1c43      	adds	r3, r0, #1
 8006552:	d1f3      	bne.n	800653c <__sfputs_r+0xa>
 8006554:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006558 <_vfiprintf_r>:
 8006558:	b5f0      	push	{r4, r5, r6, r7, lr}
 800655a:	b0a1      	sub	sp, #132	@ 0x84
 800655c:	000f      	movs	r7, r1
 800655e:	0015      	movs	r5, r2
 8006560:	001e      	movs	r6, r3
 8006562:	9003      	str	r0, [sp, #12]
 8006564:	2800      	cmp	r0, #0
 8006566:	d004      	beq.n	8006572 <_vfiprintf_r+0x1a>
 8006568:	6a03      	ldr	r3, [r0, #32]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d101      	bne.n	8006572 <_vfiprintf_r+0x1a>
 800656e:	f7ff fc2b 	bl	8005dc8 <__sinit>
 8006572:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006574:	07db      	lsls	r3, r3, #31
 8006576:	d405      	bmi.n	8006584 <_vfiprintf_r+0x2c>
 8006578:	89bb      	ldrh	r3, [r7, #12]
 800657a:	059b      	lsls	r3, r3, #22
 800657c:	d402      	bmi.n	8006584 <_vfiprintf_r+0x2c>
 800657e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006580:	f7ff fd55 	bl	800602e <__retarget_lock_acquire_recursive>
 8006584:	89bb      	ldrh	r3, [r7, #12]
 8006586:	071b      	lsls	r3, r3, #28
 8006588:	d502      	bpl.n	8006590 <_vfiprintf_r+0x38>
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d113      	bne.n	80065b8 <_vfiprintf_r+0x60>
 8006590:	0039      	movs	r1, r7
 8006592:	9803      	ldr	r0, [sp, #12]
 8006594:	f000 fb6c 	bl	8006c70 <__swsetup_r>
 8006598:	2800      	cmp	r0, #0
 800659a:	d00d      	beq.n	80065b8 <_vfiprintf_r+0x60>
 800659c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800659e:	07db      	lsls	r3, r3, #31
 80065a0:	d503      	bpl.n	80065aa <_vfiprintf_r+0x52>
 80065a2:	2001      	movs	r0, #1
 80065a4:	4240      	negs	r0, r0
 80065a6:	b021      	add	sp, #132	@ 0x84
 80065a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80065aa:	89bb      	ldrh	r3, [r7, #12]
 80065ac:	059b      	lsls	r3, r3, #22
 80065ae:	d4f8      	bmi.n	80065a2 <_vfiprintf_r+0x4a>
 80065b0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80065b2:	f7ff fd3d 	bl	8006030 <__retarget_lock_release_recursive>
 80065b6:	e7f4      	b.n	80065a2 <_vfiprintf_r+0x4a>
 80065b8:	2300      	movs	r3, #0
 80065ba:	ac08      	add	r4, sp, #32
 80065bc:	6163      	str	r3, [r4, #20]
 80065be:	3320      	adds	r3, #32
 80065c0:	7663      	strb	r3, [r4, #25]
 80065c2:	3310      	adds	r3, #16
 80065c4:	76a3      	strb	r3, [r4, #26]
 80065c6:	9607      	str	r6, [sp, #28]
 80065c8:	002e      	movs	r6, r5
 80065ca:	7833      	ldrb	r3, [r6, #0]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d001      	beq.n	80065d4 <_vfiprintf_r+0x7c>
 80065d0:	2b25      	cmp	r3, #37	@ 0x25
 80065d2:	d148      	bne.n	8006666 <_vfiprintf_r+0x10e>
 80065d4:	1b73      	subs	r3, r6, r5
 80065d6:	9305      	str	r3, [sp, #20]
 80065d8:	42ae      	cmp	r6, r5
 80065da:	d00b      	beq.n	80065f4 <_vfiprintf_r+0x9c>
 80065dc:	002a      	movs	r2, r5
 80065de:	0039      	movs	r1, r7
 80065e0:	9803      	ldr	r0, [sp, #12]
 80065e2:	f7ff ffa6 	bl	8006532 <__sfputs_r>
 80065e6:	3001      	adds	r0, #1
 80065e8:	d100      	bne.n	80065ec <_vfiprintf_r+0x94>
 80065ea:	e0ae      	b.n	800674a <_vfiprintf_r+0x1f2>
 80065ec:	6963      	ldr	r3, [r4, #20]
 80065ee:	9a05      	ldr	r2, [sp, #20]
 80065f0:	189b      	adds	r3, r3, r2
 80065f2:	6163      	str	r3, [r4, #20]
 80065f4:	7833      	ldrb	r3, [r6, #0]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d100      	bne.n	80065fc <_vfiprintf_r+0xa4>
 80065fa:	e0a6      	b.n	800674a <_vfiprintf_r+0x1f2>
 80065fc:	2201      	movs	r2, #1
 80065fe:	2300      	movs	r3, #0
 8006600:	4252      	negs	r2, r2
 8006602:	6062      	str	r2, [r4, #4]
 8006604:	a904      	add	r1, sp, #16
 8006606:	3254      	adds	r2, #84	@ 0x54
 8006608:	1852      	adds	r2, r2, r1
 800660a:	1c75      	adds	r5, r6, #1
 800660c:	6023      	str	r3, [r4, #0]
 800660e:	60e3      	str	r3, [r4, #12]
 8006610:	60a3      	str	r3, [r4, #8]
 8006612:	7013      	strb	r3, [r2, #0]
 8006614:	65a3      	str	r3, [r4, #88]	@ 0x58
 8006616:	4b59      	ldr	r3, [pc, #356]	@ (800677c <_vfiprintf_r+0x224>)
 8006618:	2205      	movs	r2, #5
 800661a:	0018      	movs	r0, r3
 800661c:	7829      	ldrb	r1, [r5, #0]
 800661e:	9305      	str	r3, [sp, #20]
 8006620:	f000 fbf2 	bl	8006e08 <memchr>
 8006624:	1c6e      	adds	r6, r5, #1
 8006626:	2800      	cmp	r0, #0
 8006628:	d11f      	bne.n	800666a <_vfiprintf_r+0x112>
 800662a:	6822      	ldr	r2, [r4, #0]
 800662c:	06d3      	lsls	r3, r2, #27
 800662e:	d504      	bpl.n	800663a <_vfiprintf_r+0xe2>
 8006630:	2353      	movs	r3, #83	@ 0x53
 8006632:	a904      	add	r1, sp, #16
 8006634:	185b      	adds	r3, r3, r1
 8006636:	2120      	movs	r1, #32
 8006638:	7019      	strb	r1, [r3, #0]
 800663a:	0713      	lsls	r3, r2, #28
 800663c:	d504      	bpl.n	8006648 <_vfiprintf_r+0xf0>
 800663e:	2353      	movs	r3, #83	@ 0x53
 8006640:	a904      	add	r1, sp, #16
 8006642:	185b      	adds	r3, r3, r1
 8006644:	212b      	movs	r1, #43	@ 0x2b
 8006646:	7019      	strb	r1, [r3, #0]
 8006648:	782b      	ldrb	r3, [r5, #0]
 800664a:	2b2a      	cmp	r3, #42	@ 0x2a
 800664c:	d016      	beq.n	800667c <_vfiprintf_r+0x124>
 800664e:	002e      	movs	r6, r5
 8006650:	2100      	movs	r1, #0
 8006652:	200a      	movs	r0, #10
 8006654:	68e3      	ldr	r3, [r4, #12]
 8006656:	7832      	ldrb	r2, [r6, #0]
 8006658:	1c75      	adds	r5, r6, #1
 800665a:	3a30      	subs	r2, #48	@ 0x30
 800665c:	2a09      	cmp	r2, #9
 800665e:	d950      	bls.n	8006702 <_vfiprintf_r+0x1aa>
 8006660:	2900      	cmp	r1, #0
 8006662:	d111      	bne.n	8006688 <_vfiprintf_r+0x130>
 8006664:	e017      	b.n	8006696 <_vfiprintf_r+0x13e>
 8006666:	3601      	adds	r6, #1
 8006668:	e7af      	b.n	80065ca <_vfiprintf_r+0x72>
 800666a:	9b05      	ldr	r3, [sp, #20]
 800666c:	6822      	ldr	r2, [r4, #0]
 800666e:	1ac0      	subs	r0, r0, r3
 8006670:	2301      	movs	r3, #1
 8006672:	4083      	lsls	r3, r0
 8006674:	4313      	orrs	r3, r2
 8006676:	0035      	movs	r5, r6
 8006678:	6023      	str	r3, [r4, #0]
 800667a:	e7cc      	b.n	8006616 <_vfiprintf_r+0xbe>
 800667c:	9b07      	ldr	r3, [sp, #28]
 800667e:	1d19      	adds	r1, r3, #4
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	9107      	str	r1, [sp, #28]
 8006684:	2b00      	cmp	r3, #0
 8006686:	db01      	blt.n	800668c <_vfiprintf_r+0x134>
 8006688:	930b      	str	r3, [sp, #44]	@ 0x2c
 800668a:	e004      	b.n	8006696 <_vfiprintf_r+0x13e>
 800668c:	425b      	negs	r3, r3
 800668e:	60e3      	str	r3, [r4, #12]
 8006690:	2302      	movs	r3, #2
 8006692:	4313      	orrs	r3, r2
 8006694:	6023      	str	r3, [r4, #0]
 8006696:	7833      	ldrb	r3, [r6, #0]
 8006698:	2b2e      	cmp	r3, #46	@ 0x2e
 800669a:	d10c      	bne.n	80066b6 <_vfiprintf_r+0x15e>
 800669c:	7873      	ldrb	r3, [r6, #1]
 800669e:	2b2a      	cmp	r3, #42	@ 0x2a
 80066a0:	d134      	bne.n	800670c <_vfiprintf_r+0x1b4>
 80066a2:	9b07      	ldr	r3, [sp, #28]
 80066a4:	3602      	adds	r6, #2
 80066a6:	1d1a      	adds	r2, r3, #4
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	9207      	str	r2, [sp, #28]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	da01      	bge.n	80066b4 <_vfiprintf_r+0x15c>
 80066b0:	2301      	movs	r3, #1
 80066b2:	425b      	negs	r3, r3
 80066b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80066b6:	4d32      	ldr	r5, [pc, #200]	@ (8006780 <_vfiprintf_r+0x228>)
 80066b8:	2203      	movs	r2, #3
 80066ba:	0028      	movs	r0, r5
 80066bc:	7831      	ldrb	r1, [r6, #0]
 80066be:	f000 fba3 	bl	8006e08 <memchr>
 80066c2:	2800      	cmp	r0, #0
 80066c4:	d006      	beq.n	80066d4 <_vfiprintf_r+0x17c>
 80066c6:	2340      	movs	r3, #64	@ 0x40
 80066c8:	1b40      	subs	r0, r0, r5
 80066ca:	4083      	lsls	r3, r0
 80066cc:	6822      	ldr	r2, [r4, #0]
 80066ce:	3601      	adds	r6, #1
 80066d0:	4313      	orrs	r3, r2
 80066d2:	6023      	str	r3, [r4, #0]
 80066d4:	7831      	ldrb	r1, [r6, #0]
 80066d6:	2206      	movs	r2, #6
 80066d8:	482a      	ldr	r0, [pc, #168]	@ (8006784 <_vfiprintf_r+0x22c>)
 80066da:	1c75      	adds	r5, r6, #1
 80066dc:	7621      	strb	r1, [r4, #24]
 80066de:	f000 fb93 	bl	8006e08 <memchr>
 80066e2:	2800      	cmp	r0, #0
 80066e4:	d040      	beq.n	8006768 <_vfiprintf_r+0x210>
 80066e6:	4b28      	ldr	r3, [pc, #160]	@ (8006788 <_vfiprintf_r+0x230>)
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d122      	bne.n	8006732 <_vfiprintf_r+0x1da>
 80066ec:	2207      	movs	r2, #7
 80066ee:	9b07      	ldr	r3, [sp, #28]
 80066f0:	3307      	adds	r3, #7
 80066f2:	4393      	bics	r3, r2
 80066f4:	3308      	adds	r3, #8
 80066f6:	9307      	str	r3, [sp, #28]
 80066f8:	6963      	ldr	r3, [r4, #20]
 80066fa:	9a04      	ldr	r2, [sp, #16]
 80066fc:	189b      	adds	r3, r3, r2
 80066fe:	6163      	str	r3, [r4, #20]
 8006700:	e762      	b.n	80065c8 <_vfiprintf_r+0x70>
 8006702:	4343      	muls	r3, r0
 8006704:	002e      	movs	r6, r5
 8006706:	2101      	movs	r1, #1
 8006708:	189b      	adds	r3, r3, r2
 800670a:	e7a4      	b.n	8006656 <_vfiprintf_r+0xfe>
 800670c:	2300      	movs	r3, #0
 800670e:	200a      	movs	r0, #10
 8006710:	0019      	movs	r1, r3
 8006712:	3601      	adds	r6, #1
 8006714:	6063      	str	r3, [r4, #4]
 8006716:	7832      	ldrb	r2, [r6, #0]
 8006718:	1c75      	adds	r5, r6, #1
 800671a:	3a30      	subs	r2, #48	@ 0x30
 800671c:	2a09      	cmp	r2, #9
 800671e:	d903      	bls.n	8006728 <_vfiprintf_r+0x1d0>
 8006720:	2b00      	cmp	r3, #0
 8006722:	d0c8      	beq.n	80066b6 <_vfiprintf_r+0x15e>
 8006724:	9109      	str	r1, [sp, #36]	@ 0x24
 8006726:	e7c6      	b.n	80066b6 <_vfiprintf_r+0x15e>
 8006728:	4341      	muls	r1, r0
 800672a:	002e      	movs	r6, r5
 800672c:	2301      	movs	r3, #1
 800672e:	1889      	adds	r1, r1, r2
 8006730:	e7f1      	b.n	8006716 <_vfiprintf_r+0x1be>
 8006732:	aa07      	add	r2, sp, #28
 8006734:	9200      	str	r2, [sp, #0]
 8006736:	0021      	movs	r1, r4
 8006738:	003a      	movs	r2, r7
 800673a:	4b14      	ldr	r3, [pc, #80]	@ (800678c <_vfiprintf_r+0x234>)
 800673c:	9803      	ldr	r0, [sp, #12]
 800673e:	e000      	b.n	8006742 <_vfiprintf_r+0x1ea>
 8006740:	bf00      	nop
 8006742:	9004      	str	r0, [sp, #16]
 8006744:	9b04      	ldr	r3, [sp, #16]
 8006746:	3301      	adds	r3, #1
 8006748:	d1d6      	bne.n	80066f8 <_vfiprintf_r+0x1a0>
 800674a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800674c:	07db      	lsls	r3, r3, #31
 800674e:	d405      	bmi.n	800675c <_vfiprintf_r+0x204>
 8006750:	89bb      	ldrh	r3, [r7, #12]
 8006752:	059b      	lsls	r3, r3, #22
 8006754:	d402      	bmi.n	800675c <_vfiprintf_r+0x204>
 8006756:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006758:	f7ff fc6a 	bl	8006030 <__retarget_lock_release_recursive>
 800675c:	89bb      	ldrh	r3, [r7, #12]
 800675e:	065b      	lsls	r3, r3, #25
 8006760:	d500      	bpl.n	8006764 <_vfiprintf_r+0x20c>
 8006762:	e71e      	b.n	80065a2 <_vfiprintf_r+0x4a>
 8006764:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8006766:	e71e      	b.n	80065a6 <_vfiprintf_r+0x4e>
 8006768:	aa07      	add	r2, sp, #28
 800676a:	9200      	str	r2, [sp, #0]
 800676c:	0021      	movs	r1, r4
 800676e:	003a      	movs	r2, r7
 8006770:	4b06      	ldr	r3, [pc, #24]	@ (800678c <_vfiprintf_r+0x234>)
 8006772:	9803      	ldr	r0, [sp, #12]
 8006774:	f000 f87c 	bl	8006870 <_printf_i>
 8006778:	e7e3      	b.n	8006742 <_vfiprintf_r+0x1ea>
 800677a:	46c0      	nop			@ (mov r8, r8)
 800677c:	080074f4 	.word	0x080074f4
 8006780:	080074fa 	.word	0x080074fa
 8006784:	080074fe 	.word	0x080074fe
 8006788:	00000000 	.word	0x00000000
 800678c:	08006533 	.word	0x08006533

08006790 <_printf_common>:
 8006790:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006792:	0016      	movs	r6, r2
 8006794:	9301      	str	r3, [sp, #4]
 8006796:	688a      	ldr	r2, [r1, #8]
 8006798:	690b      	ldr	r3, [r1, #16]
 800679a:	000c      	movs	r4, r1
 800679c:	9000      	str	r0, [sp, #0]
 800679e:	4293      	cmp	r3, r2
 80067a0:	da00      	bge.n	80067a4 <_printf_common+0x14>
 80067a2:	0013      	movs	r3, r2
 80067a4:	0022      	movs	r2, r4
 80067a6:	6033      	str	r3, [r6, #0]
 80067a8:	3243      	adds	r2, #67	@ 0x43
 80067aa:	7812      	ldrb	r2, [r2, #0]
 80067ac:	2a00      	cmp	r2, #0
 80067ae:	d001      	beq.n	80067b4 <_printf_common+0x24>
 80067b0:	3301      	adds	r3, #1
 80067b2:	6033      	str	r3, [r6, #0]
 80067b4:	6823      	ldr	r3, [r4, #0]
 80067b6:	069b      	lsls	r3, r3, #26
 80067b8:	d502      	bpl.n	80067c0 <_printf_common+0x30>
 80067ba:	6833      	ldr	r3, [r6, #0]
 80067bc:	3302      	adds	r3, #2
 80067be:	6033      	str	r3, [r6, #0]
 80067c0:	6822      	ldr	r2, [r4, #0]
 80067c2:	2306      	movs	r3, #6
 80067c4:	0015      	movs	r5, r2
 80067c6:	401d      	ands	r5, r3
 80067c8:	421a      	tst	r2, r3
 80067ca:	d027      	beq.n	800681c <_printf_common+0x8c>
 80067cc:	0023      	movs	r3, r4
 80067ce:	3343      	adds	r3, #67	@ 0x43
 80067d0:	781b      	ldrb	r3, [r3, #0]
 80067d2:	1e5a      	subs	r2, r3, #1
 80067d4:	4193      	sbcs	r3, r2
 80067d6:	6822      	ldr	r2, [r4, #0]
 80067d8:	0692      	lsls	r2, r2, #26
 80067da:	d430      	bmi.n	800683e <_printf_common+0xae>
 80067dc:	0022      	movs	r2, r4
 80067de:	9901      	ldr	r1, [sp, #4]
 80067e0:	9800      	ldr	r0, [sp, #0]
 80067e2:	9d08      	ldr	r5, [sp, #32]
 80067e4:	3243      	adds	r2, #67	@ 0x43
 80067e6:	47a8      	blx	r5
 80067e8:	3001      	adds	r0, #1
 80067ea:	d025      	beq.n	8006838 <_printf_common+0xa8>
 80067ec:	2206      	movs	r2, #6
 80067ee:	6823      	ldr	r3, [r4, #0]
 80067f0:	2500      	movs	r5, #0
 80067f2:	4013      	ands	r3, r2
 80067f4:	2b04      	cmp	r3, #4
 80067f6:	d105      	bne.n	8006804 <_printf_common+0x74>
 80067f8:	6833      	ldr	r3, [r6, #0]
 80067fa:	68e5      	ldr	r5, [r4, #12]
 80067fc:	1aed      	subs	r5, r5, r3
 80067fe:	43eb      	mvns	r3, r5
 8006800:	17db      	asrs	r3, r3, #31
 8006802:	401d      	ands	r5, r3
 8006804:	68a3      	ldr	r3, [r4, #8]
 8006806:	6922      	ldr	r2, [r4, #16]
 8006808:	4293      	cmp	r3, r2
 800680a:	dd01      	ble.n	8006810 <_printf_common+0x80>
 800680c:	1a9b      	subs	r3, r3, r2
 800680e:	18ed      	adds	r5, r5, r3
 8006810:	2600      	movs	r6, #0
 8006812:	42b5      	cmp	r5, r6
 8006814:	d120      	bne.n	8006858 <_printf_common+0xc8>
 8006816:	2000      	movs	r0, #0
 8006818:	e010      	b.n	800683c <_printf_common+0xac>
 800681a:	3501      	adds	r5, #1
 800681c:	68e3      	ldr	r3, [r4, #12]
 800681e:	6832      	ldr	r2, [r6, #0]
 8006820:	1a9b      	subs	r3, r3, r2
 8006822:	42ab      	cmp	r3, r5
 8006824:	ddd2      	ble.n	80067cc <_printf_common+0x3c>
 8006826:	0022      	movs	r2, r4
 8006828:	2301      	movs	r3, #1
 800682a:	9901      	ldr	r1, [sp, #4]
 800682c:	9800      	ldr	r0, [sp, #0]
 800682e:	9f08      	ldr	r7, [sp, #32]
 8006830:	3219      	adds	r2, #25
 8006832:	47b8      	blx	r7
 8006834:	3001      	adds	r0, #1
 8006836:	d1f0      	bne.n	800681a <_printf_common+0x8a>
 8006838:	2001      	movs	r0, #1
 800683a:	4240      	negs	r0, r0
 800683c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800683e:	2030      	movs	r0, #48	@ 0x30
 8006840:	18e1      	adds	r1, r4, r3
 8006842:	3143      	adds	r1, #67	@ 0x43
 8006844:	7008      	strb	r0, [r1, #0]
 8006846:	0021      	movs	r1, r4
 8006848:	1c5a      	adds	r2, r3, #1
 800684a:	3145      	adds	r1, #69	@ 0x45
 800684c:	7809      	ldrb	r1, [r1, #0]
 800684e:	18a2      	adds	r2, r4, r2
 8006850:	3243      	adds	r2, #67	@ 0x43
 8006852:	3302      	adds	r3, #2
 8006854:	7011      	strb	r1, [r2, #0]
 8006856:	e7c1      	b.n	80067dc <_printf_common+0x4c>
 8006858:	0022      	movs	r2, r4
 800685a:	2301      	movs	r3, #1
 800685c:	9901      	ldr	r1, [sp, #4]
 800685e:	9800      	ldr	r0, [sp, #0]
 8006860:	9f08      	ldr	r7, [sp, #32]
 8006862:	321a      	adds	r2, #26
 8006864:	47b8      	blx	r7
 8006866:	3001      	adds	r0, #1
 8006868:	d0e6      	beq.n	8006838 <_printf_common+0xa8>
 800686a:	3601      	adds	r6, #1
 800686c:	e7d1      	b.n	8006812 <_printf_common+0x82>
	...

08006870 <_printf_i>:
 8006870:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006872:	b08b      	sub	sp, #44	@ 0x2c
 8006874:	9206      	str	r2, [sp, #24]
 8006876:	000a      	movs	r2, r1
 8006878:	3243      	adds	r2, #67	@ 0x43
 800687a:	9307      	str	r3, [sp, #28]
 800687c:	9005      	str	r0, [sp, #20]
 800687e:	9203      	str	r2, [sp, #12]
 8006880:	7e0a      	ldrb	r2, [r1, #24]
 8006882:	000c      	movs	r4, r1
 8006884:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006886:	2a78      	cmp	r2, #120	@ 0x78
 8006888:	d809      	bhi.n	800689e <_printf_i+0x2e>
 800688a:	2a62      	cmp	r2, #98	@ 0x62
 800688c:	d80b      	bhi.n	80068a6 <_printf_i+0x36>
 800688e:	2a00      	cmp	r2, #0
 8006890:	d100      	bne.n	8006894 <_printf_i+0x24>
 8006892:	e0ba      	b.n	8006a0a <_printf_i+0x19a>
 8006894:	497a      	ldr	r1, [pc, #488]	@ (8006a80 <_printf_i+0x210>)
 8006896:	9104      	str	r1, [sp, #16]
 8006898:	2a58      	cmp	r2, #88	@ 0x58
 800689a:	d100      	bne.n	800689e <_printf_i+0x2e>
 800689c:	e08e      	b.n	80069bc <_printf_i+0x14c>
 800689e:	0025      	movs	r5, r4
 80068a0:	3542      	adds	r5, #66	@ 0x42
 80068a2:	702a      	strb	r2, [r5, #0]
 80068a4:	e022      	b.n	80068ec <_printf_i+0x7c>
 80068a6:	0010      	movs	r0, r2
 80068a8:	3863      	subs	r0, #99	@ 0x63
 80068aa:	2815      	cmp	r0, #21
 80068ac:	d8f7      	bhi.n	800689e <_printf_i+0x2e>
 80068ae:	f7f9 fc33 	bl	8000118 <__gnu_thumb1_case_shi>
 80068b2:	0016      	.short	0x0016
 80068b4:	fff6001f 	.word	0xfff6001f
 80068b8:	fff6fff6 	.word	0xfff6fff6
 80068bc:	001ffff6 	.word	0x001ffff6
 80068c0:	fff6fff6 	.word	0xfff6fff6
 80068c4:	fff6fff6 	.word	0xfff6fff6
 80068c8:	0036009f 	.word	0x0036009f
 80068cc:	fff6007e 	.word	0xfff6007e
 80068d0:	00b0fff6 	.word	0x00b0fff6
 80068d4:	0036fff6 	.word	0x0036fff6
 80068d8:	fff6fff6 	.word	0xfff6fff6
 80068dc:	0082      	.short	0x0082
 80068de:	0025      	movs	r5, r4
 80068e0:	681a      	ldr	r2, [r3, #0]
 80068e2:	3542      	adds	r5, #66	@ 0x42
 80068e4:	1d11      	adds	r1, r2, #4
 80068e6:	6019      	str	r1, [r3, #0]
 80068e8:	6813      	ldr	r3, [r2, #0]
 80068ea:	702b      	strb	r3, [r5, #0]
 80068ec:	2301      	movs	r3, #1
 80068ee:	e09e      	b.n	8006a2e <_printf_i+0x1be>
 80068f0:	6818      	ldr	r0, [r3, #0]
 80068f2:	6809      	ldr	r1, [r1, #0]
 80068f4:	1d02      	adds	r2, r0, #4
 80068f6:	060d      	lsls	r5, r1, #24
 80068f8:	d50b      	bpl.n	8006912 <_printf_i+0xa2>
 80068fa:	6806      	ldr	r6, [r0, #0]
 80068fc:	601a      	str	r2, [r3, #0]
 80068fe:	2e00      	cmp	r6, #0
 8006900:	da03      	bge.n	800690a <_printf_i+0x9a>
 8006902:	232d      	movs	r3, #45	@ 0x2d
 8006904:	9a03      	ldr	r2, [sp, #12]
 8006906:	4276      	negs	r6, r6
 8006908:	7013      	strb	r3, [r2, #0]
 800690a:	4b5d      	ldr	r3, [pc, #372]	@ (8006a80 <_printf_i+0x210>)
 800690c:	270a      	movs	r7, #10
 800690e:	9304      	str	r3, [sp, #16]
 8006910:	e018      	b.n	8006944 <_printf_i+0xd4>
 8006912:	6806      	ldr	r6, [r0, #0]
 8006914:	601a      	str	r2, [r3, #0]
 8006916:	0649      	lsls	r1, r1, #25
 8006918:	d5f1      	bpl.n	80068fe <_printf_i+0x8e>
 800691a:	b236      	sxth	r6, r6
 800691c:	e7ef      	b.n	80068fe <_printf_i+0x8e>
 800691e:	6808      	ldr	r0, [r1, #0]
 8006920:	6819      	ldr	r1, [r3, #0]
 8006922:	c940      	ldmia	r1!, {r6}
 8006924:	0605      	lsls	r5, r0, #24
 8006926:	d402      	bmi.n	800692e <_printf_i+0xbe>
 8006928:	0640      	lsls	r0, r0, #25
 800692a:	d500      	bpl.n	800692e <_printf_i+0xbe>
 800692c:	b2b6      	uxth	r6, r6
 800692e:	6019      	str	r1, [r3, #0]
 8006930:	4b53      	ldr	r3, [pc, #332]	@ (8006a80 <_printf_i+0x210>)
 8006932:	270a      	movs	r7, #10
 8006934:	9304      	str	r3, [sp, #16]
 8006936:	2a6f      	cmp	r2, #111	@ 0x6f
 8006938:	d100      	bne.n	800693c <_printf_i+0xcc>
 800693a:	3f02      	subs	r7, #2
 800693c:	0023      	movs	r3, r4
 800693e:	2200      	movs	r2, #0
 8006940:	3343      	adds	r3, #67	@ 0x43
 8006942:	701a      	strb	r2, [r3, #0]
 8006944:	6863      	ldr	r3, [r4, #4]
 8006946:	60a3      	str	r3, [r4, #8]
 8006948:	2b00      	cmp	r3, #0
 800694a:	db06      	blt.n	800695a <_printf_i+0xea>
 800694c:	2104      	movs	r1, #4
 800694e:	6822      	ldr	r2, [r4, #0]
 8006950:	9d03      	ldr	r5, [sp, #12]
 8006952:	438a      	bics	r2, r1
 8006954:	6022      	str	r2, [r4, #0]
 8006956:	4333      	orrs	r3, r6
 8006958:	d00c      	beq.n	8006974 <_printf_i+0x104>
 800695a:	9d03      	ldr	r5, [sp, #12]
 800695c:	0030      	movs	r0, r6
 800695e:	0039      	movs	r1, r7
 8006960:	f7f9 fc6a 	bl	8000238 <__aeabi_uidivmod>
 8006964:	9b04      	ldr	r3, [sp, #16]
 8006966:	3d01      	subs	r5, #1
 8006968:	5c5b      	ldrb	r3, [r3, r1]
 800696a:	702b      	strb	r3, [r5, #0]
 800696c:	0033      	movs	r3, r6
 800696e:	0006      	movs	r6, r0
 8006970:	429f      	cmp	r7, r3
 8006972:	d9f3      	bls.n	800695c <_printf_i+0xec>
 8006974:	2f08      	cmp	r7, #8
 8006976:	d109      	bne.n	800698c <_printf_i+0x11c>
 8006978:	6823      	ldr	r3, [r4, #0]
 800697a:	07db      	lsls	r3, r3, #31
 800697c:	d506      	bpl.n	800698c <_printf_i+0x11c>
 800697e:	6862      	ldr	r2, [r4, #4]
 8006980:	6923      	ldr	r3, [r4, #16]
 8006982:	429a      	cmp	r2, r3
 8006984:	dc02      	bgt.n	800698c <_printf_i+0x11c>
 8006986:	2330      	movs	r3, #48	@ 0x30
 8006988:	3d01      	subs	r5, #1
 800698a:	702b      	strb	r3, [r5, #0]
 800698c:	9b03      	ldr	r3, [sp, #12]
 800698e:	1b5b      	subs	r3, r3, r5
 8006990:	6123      	str	r3, [r4, #16]
 8006992:	9b07      	ldr	r3, [sp, #28]
 8006994:	0021      	movs	r1, r4
 8006996:	9300      	str	r3, [sp, #0]
 8006998:	9805      	ldr	r0, [sp, #20]
 800699a:	9b06      	ldr	r3, [sp, #24]
 800699c:	aa09      	add	r2, sp, #36	@ 0x24
 800699e:	f7ff fef7 	bl	8006790 <_printf_common>
 80069a2:	3001      	adds	r0, #1
 80069a4:	d148      	bne.n	8006a38 <_printf_i+0x1c8>
 80069a6:	2001      	movs	r0, #1
 80069a8:	4240      	negs	r0, r0
 80069aa:	b00b      	add	sp, #44	@ 0x2c
 80069ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069ae:	2220      	movs	r2, #32
 80069b0:	6809      	ldr	r1, [r1, #0]
 80069b2:	430a      	orrs	r2, r1
 80069b4:	6022      	str	r2, [r4, #0]
 80069b6:	2278      	movs	r2, #120	@ 0x78
 80069b8:	4932      	ldr	r1, [pc, #200]	@ (8006a84 <_printf_i+0x214>)
 80069ba:	9104      	str	r1, [sp, #16]
 80069bc:	0021      	movs	r1, r4
 80069be:	3145      	adds	r1, #69	@ 0x45
 80069c0:	700a      	strb	r2, [r1, #0]
 80069c2:	6819      	ldr	r1, [r3, #0]
 80069c4:	6822      	ldr	r2, [r4, #0]
 80069c6:	c940      	ldmia	r1!, {r6}
 80069c8:	0610      	lsls	r0, r2, #24
 80069ca:	d402      	bmi.n	80069d2 <_printf_i+0x162>
 80069cc:	0650      	lsls	r0, r2, #25
 80069ce:	d500      	bpl.n	80069d2 <_printf_i+0x162>
 80069d0:	b2b6      	uxth	r6, r6
 80069d2:	6019      	str	r1, [r3, #0]
 80069d4:	07d3      	lsls	r3, r2, #31
 80069d6:	d502      	bpl.n	80069de <_printf_i+0x16e>
 80069d8:	2320      	movs	r3, #32
 80069da:	4313      	orrs	r3, r2
 80069dc:	6023      	str	r3, [r4, #0]
 80069de:	2e00      	cmp	r6, #0
 80069e0:	d001      	beq.n	80069e6 <_printf_i+0x176>
 80069e2:	2710      	movs	r7, #16
 80069e4:	e7aa      	b.n	800693c <_printf_i+0xcc>
 80069e6:	2220      	movs	r2, #32
 80069e8:	6823      	ldr	r3, [r4, #0]
 80069ea:	4393      	bics	r3, r2
 80069ec:	6023      	str	r3, [r4, #0]
 80069ee:	e7f8      	b.n	80069e2 <_printf_i+0x172>
 80069f0:	681a      	ldr	r2, [r3, #0]
 80069f2:	680d      	ldr	r5, [r1, #0]
 80069f4:	1d10      	adds	r0, r2, #4
 80069f6:	6949      	ldr	r1, [r1, #20]
 80069f8:	6018      	str	r0, [r3, #0]
 80069fa:	6813      	ldr	r3, [r2, #0]
 80069fc:	062e      	lsls	r6, r5, #24
 80069fe:	d501      	bpl.n	8006a04 <_printf_i+0x194>
 8006a00:	6019      	str	r1, [r3, #0]
 8006a02:	e002      	b.n	8006a0a <_printf_i+0x19a>
 8006a04:	066d      	lsls	r5, r5, #25
 8006a06:	d5fb      	bpl.n	8006a00 <_printf_i+0x190>
 8006a08:	8019      	strh	r1, [r3, #0]
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	9d03      	ldr	r5, [sp, #12]
 8006a0e:	6123      	str	r3, [r4, #16]
 8006a10:	e7bf      	b.n	8006992 <_printf_i+0x122>
 8006a12:	681a      	ldr	r2, [r3, #0]
 8006a14:	1d11      	adds	r1, r2, #4
 8006a16:	6019      	str	r1, [r3, #0]
 8006a18:	6815      	ldr	r5, [r2, #0]
 8006a1a:	2100      	movs	r1, #0
 8006a1c:	0028      	movs	r0, r5
 8006a1e:	6862      	ldr	r2, [r4, #4]
 8006a20:	f000 f9f2 	bl	8006e08 <memchr>
 8006a24:	2800      	cmp	r0, #0
 8006a26:	d001      	beq.n	8006a2c <_printf_i+0x1bc>
 8006a28:	1b40      	subs	r0, r0, r5
 8006a2a:	6060      	str	r0, [r4, #4]
 8006a2c:	6863      	ldr	r3, [r4, #4]
 8006a2e:	6123      	str	r3, [r4, #16]
 8006a30:	2300      	movs	r3, #0
 8006a32:	9a03      	ldr	r2, [sp, #12]
 8006a34:	7013      	strb	r3, [r2, #0]
 8006a36:	e7ac      	b.n	8006992 <_printf_i+0x122>
 8006a38:	002a      	movs	r2, r5
 8006a3a:	6923      	ldr	r3, [r4, #16]
 8006a3c:	9906      	ldr	r1, [sp, #24]
 8006a3e:	9805      	ldr	r0, [sp, #20]
 8006a40:	9d07      	ldr	r5, [sp, #28]
 8006a42:	47a8      	blx	r5
 8006a44:	3001      	adds	r0, #1
 8006a46:	d0ae      	beq.n	80069a6 <_printf_i+0x136>
 8006a48:	6823      	ldr	r3, [r4, #0]
 8006a4a:	079b      	lsls	r3, r3, #30
 8006a4c:	d415      	bmi.n	8006a7a <_printf_i+0x20a>
 8006a4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a50:	68e0      	ldr	r0, [r4, #12]
 8006a52:	4298      	cmp	r0, r3
 8006a54:	daa9      	bge.n	80069aa <_printf_i+0x13a>
 8006a56:	0018      	movs	r0, r3
 8006a58:	e7a7      	b.n	80069aa <_printf_i+0x13a>
 8006a5a:	0022      	movs	r2, r4
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	9906      	ldr	r1, [sp, #24]
 8006a60:	9805      	ldr	r0, [sp, #20]
 8006a62:	9e07      	ldr	r6, [sp, #28]
 8006a64:	3219      	adds	r2, #25
 8006a66:	47b0      	blx	r6
 8006a68:	3001      	adds	r0, #1
 8006a6a:	d09c      	beq.n	80069a6 <_printf_i+0x136>
 8006a6c:	3501      	adds	r5, #1
 8006a6e:	68e3      	ldr	r3, [r4, #12]
 8006a70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a72:	1a9b      	subs	r3, r3, r2
 8006a74:	42ab      	cmp	r3, r5
 8006a76:	dcf0      	bgt.n	8006a5a <_printf_i+0x1ea>
 8006a78:	e7e9      	b.n	8006a4e <_printf_i+0x1de>
 8006a7a:	2500      	movs	r5, #0
 8006a7c:	e7f7      	b.n	8006a6e <_printf_i+0x1fe>
 8006a7e:	46c0      	nop			@ (mov r8, r8)
 8006a80:	08007505 	.word	0x08007505
 8006a84:	08007516 	.word	0x08007516

08006a88 <__sflush_r>:
 8006a88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a8a:	220c      	movs	r2, #12
 8006a8c:	5e8b      	ldrsh	r3, [r1, r2]
 8006a8e:	0005      	movs	r5, r0
 8006a90:	000c      	movs	r4, r1
 8006a92:	071a      	lsls	r2, r3, #28
 8006a94:	d456      	bmi.n	8006b44 <__sflush_r+0xbc>
 8006a96:	684a      	ldr	r2, [r1, #4]
 8006a98:	2a00      	cmp	r2, #0
 8006a9a:	dc02      	bgt.n	8006aa2 <__sflush_r+0x1a>
 8006a9c:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8006a9e:	2a00      	cmp	r2, #0
 8006aa0:	dd4e      	ble.n	8006b40 <__sflush_r+0xb8>
 8006aa2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8006aa4:	2f00      	cmp	r7, #0
 8006aa6:	d04b      	beq.n	8006b40 <__sflush_r+0xb8>
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	2080      	movs	r0, #128	@ 0x80
 8006aac:	682e      	ldr	r6, [r5, #0]
 8006aae:	602a      	str	r2, [r5, #0]
 8006ab0:	001a      	movs	r2, r3
 8006ab2:	0140      	lsls	r0, r0, #5
 8006ab4:	6a21      	ldr	r1, [r4, #32]
 8006ab6:	4002      	ands	r2, r0
 8006ab8:	4203      	tst	r3, r0
 8006aba:	d033      	beq.n	8006b24 <__sflush_r+0x9c>
 8006abc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006abe:	89a3      	ldrh	r3, [r4, #12]
 8006ac0:	075b      	lsls	r3, r3, #29
 8006ac2:	d506      	bpl.n	8006ad2 <__sflush_r+0x4a>
 8006ac4:	6863      	ldr	r3, [r4, #4]
 8006ac6:	1ad2      	subs	r2, r2, r3
 8006ac8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d001      	beq.n	8006ad2 <__sflush_r+0x4a>
 8006ace:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006ad0:	1ad2      	subs	r2, r2, r3
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	0028      	movs	r0, r5
 8006ad6:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8006ad8:	6a21      	ldr	r1, [r4, #32]
 8006ada:	47b8      	blx	r7
 8006adc:	89a2      	ldrh	r2, [r4, #12]
 8006ade:	1c43      	adds	r3, r0, #1
 8006ae0:	d106      	bne.n	8006af0 <__sflush_r+0x68>
 8006ae2:	6829      	ldr	r1, [r5, #0]
 8006ae4:	291d      	cmp	r1, #29
 8006ae6:	d846      	bhi.n	8006b76 <__sflush_r+0xee>
 8006ae8:	4b29      	ldr	r3, [pc, #164]	@ (8006b90 <__sflush_r+0x108>)
 8006aea:	40cb      	lsrs	r3, r1
 8006aec:	07db      	lsls	r3, r3, #31
 8006aee:	d542      	bpl.n	8006b76 <__sflush_r+0xee>
 8006af0:	2300      	movs	r3, #0
 8006af2:	6063      	str	r3, [r4, #4]
 8006af4:	6923      	ldr	r3, [r4, #16]
 8006af6:	6023      	str	r3, [r4, #0]
 8006af8:	04d2      	lsls	r2, r2, #19
 8006afa:	d505      	bpl.n	8006b08 <__sflush_r+0x80>
 8006afc:	1c43      	adds	r3, r0, #1
 8006afe:	d102      	bne.n	8006b06 <__sflush_r+0x7e>
 8006b00:	682b      	ldr	r3, [r5, #0]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d100      	bne.n	8006b08 <__sflush_r+0x80>
 8006b06:	6560      	str	r0, [r4, #84]	@ 0x54
 8006b08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006b0a:	602e      	str	r6, [r5, #0]
 8006b0c:	2900      	cmp	r1, #0
 8006b0e:	d017      	beq.n	8006b40 <__sflush_r+0xb8>
 8006b10:	0023      	movs	r3, r4
 8006b12:	3344      	adds	r3, #68	@ 0x44
 8006b14:	4299      	cmp	r1, r3
 8006b16:	d002      	beq.n	8006b1e <__sflush_r+0x96>
 8006b18:	0028      	movs	r0, r5
 8006b1a:	f7ff fa9b 	bl	8006054 <_free_r>
 8006b1e:	2300      	movs	r3, #0
 8006b20:	6363      	str	r3, [r4, #52]	@ 0x34
 8006b22:	e00d      	b.n	8006b40 <__sflush_r+0xb8>
 8006b24:	2301      	movs	r3, #1
 8006b26:	0028      	movs	r0, r5
 8006b28:	47b8      	blx	r7
 8006b2a:	0002      	movs	r2, r0
 8006b2c:	1c43      	adds	r3, r0, #1
 8006b2e:	d1c6      	bne.n	8006abe <__sflush_r+0x36>
 8006b30:	682b      	ldr	r3, [r5, #0]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d0c3      	beq.n	8006abe <__sflush_r+0x36>
 8006b36:	2b1d      	cmp	r3, #29
 8006b38:	d001      	beq.n	8006b3e <__sflush_r+0xb6>
 8006b3a:	2b16      	cmp	r3, #22
 8006b3c:	d11a      	bne.n	8006b74 <__sflush_r+0xec>
 8006b3e:	602e      	str	r6, [r5, #0]
 8006b40:	2000      	movs	r0, #0
 8006b42:	e01e      	b.n	8006b82 <__sflush_r+0xfa>
 8006b44:	690e      	ldr	r6, [r1, #16]
 8006b46:	2e00      	cmp	r6, #0
 8006b48:	d0fa      	beq.n	8006b40 <__sflush_r+0xb8>
 8006b4a:	680f      	ldr	r7, [r1, #0]
 8006b4c:	600e      	str	r6, [r1, #0]
 8006b4e:	1bba      	subs	r2, r7, r6
 8006b50:	9201      	str	r2, [sp, #4]
 8006b52:	2200      	movs	r2, #0
 8006b54:	079b      	lsls	r3, r3, #30
 8006b56:	d100      	bne.n	8006b5a <__sflush_r+0xd2>
 8006b58:	694a      	ldr	r2, [r1, #20]
 8006b5a:	60a2      	str	r2, [r4, #8]
 8006b5c:	9b01      	ldr	r3, [sp, #4]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	ddee      	ble.n	8006b40 <__sflush_r+0xb8>
 8006b62:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8006b64:	0032      	movs	r2, r6
 8006b66:	001f      	movs	r7, r3
 8006b68:	0028      	movs	r0, r5
 8006b6a:	9b01      	ldr	r3, [sp, #4]
 8006b6c:	6a21      	ldr	r1, [r4, #32]
 8006b6e:	47b8      	blx	r7
 8006b70:	2800      	cmp	r0, #0
 8006b72:	dc07      	bgt.n	8006b84 <__sflush_r+0xfc>
 8006b74:	89a2      	ldrh	r2, [r4, #12]
 8006b76:	2340      	movs	r3, #64	@ 0x40
 8006b78:	2001      	movs	r0, #1
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	b21b      	sxth	r3, r3
 8006b7e:	81a3      	strh	r3, [r4, #12]
 8006b80:	4240      	negs	r0, r0
 8006b82:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006b84:	9b01      	ldr	r3, [sp, #4]
 8006b86:	1836      	adds	r6, r6, r0
 8006b88:	1a1b      	subs	r3, r3, r0
 8006b8a:	9301      	str	r3, [sp, #4]
 8006b8c:	e7e6      	b.n	8006b5c <__sflush_r+0xd4>
 8006b8e:	46c0      	nop			@ (mov r8, r8)
 8006b90:	20400001 	.word	0x20400001

08006b94 <_fflush_r>:
 8006b94:	690b      	ldr	r3, [r1, #16]
 8006b96:	b570      	push	{r4, r5, r6, lr}
 8006b98:	0005      	movs	r5, r0
 8006b9a:	000c      	movs	r4, r1
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d102      	bne.n	8006ba6 <_fflush_r+0x12>
 8006ba0:	2500      	movs	r5, #0
 8006ba2:	0028      	movs	r0, r5
 8006ba4:	bd70      	pop	{r4, r5, r6, pc}
 8006ba6:	2800      	cmp	r0, #0
 8006ba8:	d004      	beq.n	8006bb4 <_fflush_r+0x20>
 8006baa:	6a03      	ldr	r3, [r0, #32]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d101      	bne.n	8006bb4 <_fflush_r+0x20>
 8006bb0:	f7ff f90a 	bl	8005dc8 <__sinit>
 8006bb4:	220c      	movs	r2, #12
 8006bb6:	5ea3      	ldrsh	r3, [r4, r2]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d0f1      	beq.n	8006ba0 <_fflush_r+0xc>
 8006bbc:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006bbe:	07d2      	lsls	r2, r2, #31
 8006bc0:	d404      	bmi.n	8006bcc <_fflush_r+0x38>
 8006bc2:	059b      	lsls	r3, r3, #22
 8006bc4:	d402      	bmi.n	8006bcc <_fflush_r+0x38>
 8006bc6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006bc8:	f7ff fa31 	bl	800602e <__retarget_lock_acquire_recursive>
 8006bcc:	0028      	movs	r0, r5
 8006bce:	0021      	movs	r1, r4
 8006bd0:	f7ff ff5a 	bl	8006a88 <__sflush_r>
 8006bd4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006bd6:	0005      	movs	r5, r0
 8006bd8:	07db      	lsls	r3, r3, #31
 8006bda:	d4e2      	bmi.n	8006ba2 <_fflush_r+0xe>
 8006bdc:	89a3      	ldrh	r3, [r4, #12]
 8006bde:	059b      	lsls	r3, r3, #22
 8006be0:	d4df      	bmi.n	8006ba2 <_fflush_r+0xe>
 8006be2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006be4:	f7ff fa24 	bl	8006030 <__retarget_lock_release_recursive>
 8006be8:	e7db      	b.n	8006ba2 <_fflush_r+0xe>

08006bea <__swbuf_r>:
 8006bea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bec:	0006      	movs	r6, r0
 8006bee:	000d      	movs	r5, r1
 8006bf0:	0014      	movs	r4, r2
 8006bf2:	2800      	cmp	r0, #0
 8006bf4:	d004      	beq.n	8006c00 <__swbuf_r+0x16>
 8006bf6:	6a03      	ldr	r3, [r0, #32]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d101      	bne.n	8006c00 <__swbuf_r+0x16>
 8006bfc:	f7ff f8e4 	bl	8005dc8 <__sinit>
 8006c00:	69a3      	ldr	r3, [r4, #24]
 8006c02:	60a3      	str	r3, [r4, #8]
 8006c04:	89a3      	ldrh	r3, [r4, #12]
 8006c06:	071b      	lsls	r3, r3, #28
 8006c08:	d502      	bpl.n	8006c10 <__swbuf_r+0x26>
 8006c0a:	6923      	ldr	r3, [r4, #16]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d109      	bne.n	8006c24 <__swbuf_r+0x3a>
 8006c10:	0021      	movs	r1, r4
 8006c12:	0030      	movs	r0, r6
 8006c14:	f000 f82c 	bl	8006c70 <__swsetup_r>
 8006c18:	2800      	cmp	r0, #0
 8006c1a:	d003      	beq.n	8006c24 <__swbuf_r+0x3a>
 8006c1c:	2501      	movs	r5, #1
 8006c1e:	426d      	negs	r5, r5
 8006c20:	0028      	movs	r0, r5
 8006c22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c24:	6923      	ldr	r3, [r4, #16]
 8006c26:	6820      	ldr	r0, [r4, #0]
 8006c28:	b2ef      	uxtb	r7, r5
 8006c2a:	1ac0      	subs	r0, r0, r3
 8006c2c:	6963      	ldr	r3, [r4, #20]
 8006c2e:	b2ed      	uxtb	r5, r5
 8006c30:	4283      	cmp	r3, r0
 8006c32:	dc05      	bgt.n	8006c40 <__swbuf_r+0x56>
 8006c34:	0021      	movs	r1, r4
 8006c36:	0030      	movs	r0, r6
 8006c38:	f7ff ffac 	bl	8006b94 <_fflush_r>
 8006c3c:	2800      	cmp	r0, #0
 8006c3e:	d1ed      	bne.n	8006c1c <__swbuf_r+0x32>
 8006c40:	68a3      	ldr	r3, [r4, #8]
 8006c42:	3001      	adds	r0, #1
 8006c44:	3b01      	subs	r3, #1
 8006c46:	60a3      	str	r3, [r4, #8]
 8006c48:	6823      	ldr	r3, [r4, #0]
 8006c4a:	1c5a      	adds	r2, r3, #1
 8006c4c:	6022      	str	r2, [r4, #0]
 8006c4e:	701f      	strb	r7, [r3, #0]
 8006c50:	6963      	ldr	r3, [r4, #20]
 8006c52:	4283      	cmp	r3, r0
 8006c54:	d004      	beq.n	8006c60 <__swbuf_r+0x76>
 8006c56:	89a3      	ldrh	r3, [r4, #12]
 8006c58:	07db      	lsls	r3, r3, #31
 8006c5a:	d5e1      	bpl.n	8006c20 <__swbuf_r+0x36>
 8006c5c:	2d0a      	cmp	r5, #10
 8006c5e:	d1df      	bne.n	8006c20 <__swbuf_r+0x36>
 8006c60:	0021      	movs	r1, r4
 8006c62:	0030      	movs	r0, r6
 8006c64:	f7ff ff96 	bl	8006b94 <_fflush_r>
 8006c68:	2800      	cmp	r0, #0
 8006c6a:	d0d9      	beq.n	8006c20 <__swbuf_r+0x36>
 8006c6c:	e7d6      	b.n	8006c1c <__swbuf_r+0x32>
	...

08006c70 <__swsetup_r>:
 8006c70:	4b2d      	ldr	r3, [pc, #180]	@ (8006d28 <__swsetup_r+0xb8>)
 8006c72:	b570      	push	{r4, r5, r6, lr}
 8006c74:	0005      	movs	r5, r0
 8006c76:	6818      	ldr	r0, [r3, #0]
 8006c78:	000c      	movs	r4, r1
 8006c7a:	2800      	cmp	r0, #0
 8006c7c:	d004      	beq.n	8006c88 <__swsetup_r+0x18>
 8006c7e:	6a03      	ldr	r3, [r0, #32]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d101      	bne.n	8006c88 <__swsetup_r+0x18>
 8006c84:	f7ff f8a0 	bl	8005dc8 <__sinit>
 8006c88:	220c      	movs	r2, #12
 8006c8a:	5ea3      	ldrsh	r3, [r4, r2]
 8006c8c:	071a      	lsls	r2, r3, #28
 8006c8e:	d423      	bmi.n	8006cd8 <__swsetup_r+0x68>
 8006c90:	06da      	lsls	r2, r3, #27
 8006c92:	d407      	bmi.n	8006ca4 <__swsetup_r+0x34>
 8006c94:	2209      	movs	r2, #9
 8006c96:	602a      	str	r2, [r5, #0]
 8006c98:	2240      	movs	r2, #64	@ 0x40
 8006c9a:	2001      	movs	r0, #1
 8006c9c:	4313      	orrs	r3, r2
 8006c9e:	81a3      	strh	r3, [r4, #12]
 8006ca0:	4240      	negs	r0, r0
 8006ca2:	e03a      	b.n	8006d1a <__swsetup_r+0xaa>
 8006ca4:	075b      	lsls	r3, r3, #29
 8006ca6:	d513      	bpl.n	8006cd0 <__swsetup_r+0x60>
 8006ca8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006caa:	2900      	cmp	r1, #0
 8006cac:	d008      	beq.n	8006cc0 <__swsetup_r+0x50>
 8006cae:	0023      	movs	r3, r4
 8006cb0:	3344      	adds	r3, #68	@ 0x44
 8006cb2:	4299      	cmp	r1, r3
 8006cb4:	d002      	beq.n	8006cbc <__swsetup_r+0x4c>
 8006cb6:	0028      	movs	r0, r5
 8006cb8:	f7ff f9cc 	bl	8006054 <_free_r>
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	6363      	str	r3, [r4, #52]	@ 0x34
 8006cc0:	2224      	movs	r2, #36	@ 0x24
 8006cc2:	89a3      	ldrh	r3, [r4, #12]
 8006cc4:	4393      	bics	r3, r2
 8006cc6:	81a3      	strh	r3, [r4, #12]
 8006cc8:	2300      	movs	r3, #0
 8006cca:	6063      	str	r3, [r4, #4]
 8006ccc:	6923      	ldr	r3, [r4, #16]
 8006cce:	6023      	str	r3, [r4, #0]
 8006cd0:	2308      	movs	r3, #8
 8006cd2:	89a2      	ldrh	r2, [r4, #12]
 8006cd4:	4313      	orrs	r3, r2
 8006cd6:	81a3      	strh	r3, [r4, #12]
 8006cd8:	6923      	ldr	r3, [r4, #16]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d10b      	bne.n	8006cf6 <__swsetup_r+0x86>
 8006cde:	21a0      	movs	r1, #160	@ 0xa0
 8006ce0:	2280      	movs	r2, #128	@ 0x80
 8006ce2:	89a3      	ldrh	r3, [r4, #12]
 8006ce4:	0089      	lsls	r1, r1, #2
 8006ce6:	0092      	lsls	r2, r2, #2
 8006ce8:	400b      	ands	r3, r1
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d003      	beq.n	8006cf6 <__swsetup_r+0x86>
 8006cee:	0021      	movs	r1, r4
 8006cf0:	0028      	movs	r0, r5
 8006cf2:	f000 f8ef 	bl	8006ed4 <__smakebuf_r>
 8006cf6:	220c      	movs	r2, #12
 8006cf8:	5ea3      	ldrsh	r3, [r4, r2]
 8006cfa:	2101      	movs	r1, #1
 8006cfc:	001a      	movs	r2, r3
 8006cfe:	400a      	ands	r2, r1
 8006d00:	420b      	tst	r3, r1
 8006d02:	d00b      	beq.n	8006d1c <__swsetup_r+0xac>
 8006d04:	2200      	movs	r2, #0
 8006d06:	60a2      	str	r2, [r4, #8]
 8006d08:	6962      	ldr	r2, [r4, #20]
 8006d0a:	4252      	negs	r2, r2
 8006d0c:	61a2      	str	r2, [r4, #24]
 8006d0e:	2000      	movs	r0, #0
 8006d10:	6922      	ldr	r2, [r4, #16]
 8006d12:	4282      	cmp	r2, r0
 8006d14:	d101      	bne.n	8006d1a <__swsetup_r+0xaa>
 8006d16:	061a      	lsls	r2, r3, #24
 8006d18:	d4be      	bmi.n	8006c98 <__swsetup_r+0x28>
 8006d1a:	bd70      	pop	{r4, r5, r6, pc}
 8006d1c:	0799      	lsls	r1, r3, #30
 8006d1e:	d400      	bmi.n	8006d22 <__swsetup_r+0xb2>
 8006d20:	6962      	ldr	r2, [r4, #20]
 8006d22:	60a2      	str	r2, [r4, #8]
 8006d24:	e7f3      	b.n	8006d0e <__swsetup_r+0x9e>
 8006d26:	46c0      	nop			@ (mov r8, r8)
 8006d28:	20000018 	.word	0x20000018

08006d2c <memmove>:
 8006d2c:	b510      	push	{r4, lr}
 8006d2e:	4288      	cmp	r0, r1
 8006d30:	d902      	bls.n	8006d38 <memmove+0xc>
 8006d32:	188b      	adds	r3, r1, r2
 8006d34:	4298      	cmp	r0, r3
 8006d36:	d308      	bcc.n	8006d4a <memmove+0x1e>
 8006d38:	2300      	movs	r3, #0
 8006d3a:	429a      	cmp	r2, r3
 8006d3c:	d007      	beq.n	8006d4e <memmove+0x22>
 8006d3e:	5ccc      	ldrb	r4, [r1, r3]
 8006d40:	54c4      	strb	r4, [r0, r3]
 8006d42:	3301      	adds	r3, #1
 8006d44:	e7f9      	b.n	8006d3a <memmove+0xe>
 8006d46:	5c8b      	ldrb	r3, [r1, r2]
 8006d48:	5483      	strb	r3, [r0, r2]
 8006d4a:	3a01      	subs	r2, #1
 8006d4c:	d2fb      	bcs.n	8006d46 <memmove+0x1a>
 8006d4e:	bd10      	pop	{r4, pc}

08006d50 <_raise_r>:
 8006d50:	b570      	push	{r4, r5, r6, lr}
 8006d52:	0004      	movs	r4, r0
 8006d54:	000d      	movs	r5, r1
 8006d56:	291f      	cmp	r1, #31
 8006d58:	d904      	bls.n	8006d64 <_raise_r+0x14>
 8006d5a:	2316      	movs	r3, #22
 8006d5c:	6003      	str	r3, [r0, #0]
 8006d5e:	2001      	movs	r0, #1
 8006d60:	4240      	negs	r0, r0
 8006d62:	bd70      	pop	{r4, r5, r6, pc}
 8006d64:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d004      	beq.n	8006d74 <_raise_r+0x24>
 8006d6a:	008a      	lsls	r2, r1, #2
 8006d6c:	189b      	adds	r3, r3, r2
 8006d6e:	681a      	ldr	r2, [r3, #0]
 8006d70:	2a00      	cmp	r2, #0
 8006d72:	d108      	bne.n	8006d86 <_raise_r+0x36>
 8006d74:	0020      	movs	r0, r4
 8006d76:	f000 f831 	bl	8006ddc <_getpid_r>
 8006d7a:	002a      	movs	r2, r5
 8006d7c:	0001      	movs	r1, r0
 8006d7e:	0020      	movs	r0, r4
 8006d80:	f000 f81a 	bl	8006db8 <_kill_r>
 8006d84:	e7ed      	b.n	8006d62 <_raise_r+0x12>
 8006d86:	2a01      	cmp	r2, #1
 8006d88:	d009      	beq.n	8006d9e <_raise_r+0x4e>
 8006d8a:	1c51      	adds	r1, r2, #1
 8006d8c:	d103      	bne.n	8006d96 <_raise_r+0x46>
 8006d8e:	2316      	movs	r3, #22
 8006d90:	6003      	str	r3, [r0, #0]
 8006d92:	2001      	movs	r0, #1
 8006d94:	e7e5      	b.n	8006d62 <_raise_r+0x12>
 8006d96:	2100      	movs	r1, #0
 8006d98:	0028      	movs	r0, r5
 8006d9a:	6019      	str	r1, [r3, #0]
 8006d9c:	4790      	blx	r2
 8006d9e:	2000      	movs	r0, #0
 8006da0:	e7df      	b.n	8006d62 <_raise_r+0x12>
	...

08006da4 <raise>:
 8006da4:	b510      	push	{r4, lr}
 8006da6:	4b03      	ldr	r3, [pc, #12]	@ (8006db4 <raise+0x10>)
 8006da8:	0001      	movs	r1, r0
 8006daa:	6818      	ldr	r0, [r3, #0]
 8006dac:	f7ff ffd0 	bl	8006d50 <_raise_r>
 8006db0:	bd10      	pop	{r4, pc}
 8006db2:	46c0      	nop			@ (mov r8, r8)
 8006db4:	20000018 	.word	0x20000018

08006db8 <_kill_r>:
 8006db8:	2300      	movs	r3, #0
 8006dba:	b570      	push	{r4, r5, r6, lr}
 8006dbc:	4d06      	ldr	r5, [pc, #24]	@ (8006dd8 <_kill_r+0x20>)
 8006dbe:	0004      	movs	r4, r0
 8006dc0:	0008      	movs	r0, r1
 8006dc2:	0011      	movs	r1, r2
 8006dc4:	602b      	str	r3, [r5, #0]
 8006dc6:	f7fc f850 	bl	8002e6a <_kill>
 8006dca:	1c43      	adds	r3, r0, #1
 8006dcc:	d103      	bne.n	8006dd6 <_kill_r+0x1e>
 8006dce:	682b      	ldr	r3, [r5, #0]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d000      	beq.n	8006dd6 <_kill_r+0x1e>
 8006dd4:	6023      	str	r3, [r4, #0]
 8006dd6:	bd70      	pop	{r4, r5, r6, pc}
 8006dd8:	2000032c 	.word	0x2000032c

08006ddc <_getpid_r>:
 8006ddc:	b510      	push	{r4, lr}
 8006dde:	f7fc f83e 	bl	8002e5e <_getpid>
 8006de2:	bd10      	pop	{r4, pc}

08006de4 <_sbrk_r>:
 8006de4:	2300      	movs	r3, #0
 8006de6:	b570      	push	{r4, r5, r6, lr}
 8006de8:	4d06      	ldr	r5, [pc, #24]	@ (8006e04 <_sbrk_r+0x20>)
 8006dea:	0004      	movs	r4, r0
 8006dec:	0008      	movs	r0, r1
 8006dee:	602b      	str	r3, [r5, #0]
 8006df0:	f7fc f8be 	bl	8002f70 <_sbrk>
 8006df4:	1c43      	adds	r3, r0, #1
 8006df6:	d103      	bne.n	8006e00 <_sbrk_r+0x1c>
 8006df8:	682b      	ldr	r3, [r5, #0]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d000      	beq.n	8006e00 <_sbrk_r+0x1c>
 8006dfe:	6023      	str	r3, [r4, #0]
 8006e00:	bd70      	pop	{r4, r5, r6, pc}
 8006e02:	46c0      	nop			@ (mov r8, r8)
 8006e04:	2000032c 	.word	0x2000032c

08006e08 <memchr>:
 8006e08:	b2c9      	uxtb	r1, r1
 8006e0a:	1882      	adds	r2, r0, r2
 8006e0c:	4290      	cmp	r0, r2
 8006e0e:	d101      	bne.n	8006e14 <memchr+0xc>
 8006e10:	2000      	movs	r0, #0
 8006e12:	4770      	bx	lr
 8006e14:	7803      	ldrb	r3, [r0, #0]
 8006e16:	428b      	cmp	r3, r1
 8006e18:	d0fb      	beq.n	8006e12 <memchr+0xa>
 8006e1a:	3001      	adds	r0, #1
 8006e1c:	e7f6      	b.n	8006e0c <memchr+0x4>

08006e1e <_realloc_r>:
 8006e1e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e20:	0006      	movs	r6, r0
 8006e22:	000c      	movs	r4, r1
 8006e24:	0015      	movs	r5, r2
 8006e26:	2900      	cmp	r1, #0
 8006e28:	d105      	bne.n	8006e36 <_realloc_r+0x18>
 8006e2a:	0011      	movs	r1, r2
 8006e2c:	f7ff f97e 	bl	800612c <_malloc_r>
 8006e30:	0004      	movs	r4, r0
 8006e32:	0020      	movs	r0, r4
 8006e34:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006e36:	2a00      	cmp	r2, #0
 8006e38:	d103      	bne.n	8006e42 <_realloc_r+0x24>
 8006e3a:	f7ff f90b 	bl	8006054 <_free_r>
 8006e3e:	002c      	movs	r4, r5
 8006e40:	e7f7      	b.n	8006e32 <_realloc_r+0x14>
 8006e42:	f000 f8ad 	bl	8006fa0 <_malloc_usable_size_r>
 8006e46:	0007      	movs	r7, r0
 8006e48:	4285      	cmp	r5, r0
 8006e4a:	d802      	bhi.n	8006e52 <_realloc_r+0x34>
 8006e4c:	0843      	lsrs	r3, r0, #1
 8006e4e:	42ab      	cmp	r3, r5
 8006e50:	d3ef      	bcc.n	8006e32 <_realloc_r+0x14>
 8006e52:	0029      	movs	r1, r5
 8006e54:	0030      	movs	r0, r6
 8006e56:	f7ff f969 	bl	800612c <_malloc_r>
 8006e5a:	9001      	str	r0, [sp, #4]
 8006e5c:	2800      	cmp	r0, #0
 8006e5e:	d101      	bne.n	8006e64 <_realloc_r+0x46>
 8006e60:	9c01      	ldr	r4, [sp, #4]
 8006e62:	e7e6      	b.n	8006e32 <_realloc_r+0x14>
 8006e64:	002a      	movs	r2, r5
 8006e66:	42bd      	cmp	r5, r7
 8006e68:	d900      	bls.n	8006e6c <_realloc_r+0x4e>
 8006e6a:	003a      	movs	r2, r7
 8006e6c:	0021      	movs	r1, r4
 8006e6e:	9801      	ldr	r0, [sp, #4]
 8006e70:	f7ff f8df 	bl	8006032 <memcpy>
 8006e74:	0021      	movs	r1, r4
 8006e76:	0030      	movs	r0, r6
 8006e78:	f7ff f8ec 	bl	8006054 <_free_r>
 8006e7c:	e7f0      	b.n	8006e60 <_realloc_r+0x42>
	...

08006e80 <__swhatbuf_r>:
 8006e80:	b570      	push	{r4, r5, r6, lr}
 8006e82:	000e      	movs	r6, r1
 8006e84:	001d      	movs	r5, r3
 8006e86:	230e      	movs	r3, #14
 8006e88:	5ec9      	ldrsh	r1, [r1, r3]
 8006e8a:	0014      	movs	r4, r2
 8006e8c:	b096      	sub	sp, #88	@ 0x58
 8006e8e:	2900      	cmp	r1, #0
 8006e90:	da0c      	bge.n	8006eac <__swhatbuf_r+0x2c>
 8006e92:	89b2      	ldrh	r2, [r6, #12]
 8006e94:	2380      	movs	r3, #128	@ 0x80
 8006e96:	0011      	movs	r1, r2
 8006e98:	4019      	ands	r1, r3
 8006e9a:	421a      	tst	r2, r3
 8006e9c:	d114      	bne.n	8006ec8 <__swhatbuf_r+0x48>
 8006e9e:	2380      	movs	r3, #128	@ 0x80
 8006ea0:	00db      	lsls	r3, r3, #3
 8006ea2:	2000      	movs	r0, #0
 8006ea4:	6029      	str	r1, [r5, #0]
 8006ea6:	6023      	str	r3, [r4, #0]
 8006ea8:	b016      	add	sp, #88	@ 0x58
 8006eaa:	bd70      	pop	{r4, r5, r6, pc}
 8006eac:	466a      	mov	r2, sp
 8006eae:	f000 f853 	bl	8006f58 <_fstat_r>
 8006eb2:	2800      	cmp	r0, #0
 8006eb4:	dbed      	blt.n	8006e92 <__swhatbuf_r+0x12>
 8006eb6:	23f0      	movs	r3, #240	@ 0xf0
 8006eb8:	9901      	ldr	r1, [sp, #4]
 8006eba:	021b      	lsls	r3, r3, #8
 8006ebc:	4019      	ands	r1, r3
 8006ebe:	4b04      	ldr	r3, [pc, #16]	@ (8006ed0 <__swhatbuf_r+0x50>)
 8006ec0:	18c9      	adds	r1, r1, r3
 8006ec2:	424b      	negs	r3, r1
 8006ec4:	4159      	adcs	r1, r3
 8006ec6:	e7ea      	b.n	8006e9e <__swhatbuf_r+0x1e>
 8006ec8:	2100      	movs	r1, #0
 8006eca:	2340      	movs	r3, #64	@ 0x40
 8006ecc:	e7e9      	b.n	8006ea2 <__swhatbuf_r+0x22>
 8006ece:	46c0      	nop			@ (mov r8, r8)
 8006ed0:	ffffe000 	.word	0xffffe000

08006ed4 <__smakebuf_r>:
 8006ed4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ed6:	2602      	movs	r6, #2
 8006ed8:	898b      	ldrh	r3, [r1, #12]
 8006eda:	0005      	movs	r5, r0
 8006edc:	000c      	movs	r4, r1
 8006ede:	b085      	sub	sp, #20
 8006ee0:	4233      	tst	r3, r6
 8006ee2:	d007      	beq.n	8006ef4 <__smakebuf_r+0x20>
 8006ee4:	0023      	movs	r3, r4
 8006ee6:	3347      	adds	r3, #71	@ 0x47
 8006ee8:	6023      	str	r3, [r4, #0]
 8006eea:	6123      	str	r3, [r4, #16]
 8006eec:	2301      	movs	r3, #1
 8006eee:	6163      	str	r3, [r4, #20]
 8006ef0:	b005      	add	sp, #20
 8006ef2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ef4:	ab03      	add	r3, sp, #12
 8006ef6:	aa02      	add	r2, sp, #8
 8006ef8:	f7ff ffc2 	bl	8006e80 <__swhatbuf_r>
 8006efc:	9f02      	ldr	r7, [sp, #8]
 8006efe:	9001      	str	r0, [sp, #4]
 8006f00:	0039      	movs	r1, r7
 8006f02:	0028      	movs	r0, r5
 8006f04:	f7ff f912 	bl	800612c <_malloc_r>
 8006f08:	2800      	cmp	r0, #0
 8006f0a:	d108      	bne.n	8006f1e <__smakebuf_r+0x4a>
 8006f0c:	220c      	movs	r2, #12
 8006f0e:	5ea3      	ldrsh	r3, [r4, r2]
 8006f10:	059a      	lsls	r2, r3, #22
 8006f12:	d4ed      	bmi.n	8006ef0 <__smakebuf_r+0x1c>
 8006f14:	2203      	movs	r2, #3
 8006f16:	4393      	bics	r3, r2
 8006f18:	431e      	orrs	r6, r3
 8006f1a:	81a6      	strh	r6, [r4, #12]
 8006f1c:	e7e2      	b.n	8006ee4 <__smakebuf_r+0x10>
 8006f1e:	2380      	movs	r3, #128	@ 0x80
 8006f20:	89a2      	ldrh	r2, [r4, #12]
 8006f22:	6020      	str	r0, [r4, #0]
 8006f24:	4313      	orrs	r3, r2
 8006f26:	81a3      	strh	r3, [r4, #12]
 8006f28:	9b03      	ldr	r3, [sp, #12]
 8006f2a:	6120      	str	r0, [r4, #16]
 8006f2c:	6167      	str	r7, [r4, #20]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d00c      	beq.n	8006f4c <__smakebuf_r+0x78>
 8006f32:	0028      	movs	r0, r5
 8006f34:	230e      	movs	r3, #14
 8006f36:	5ee1      	ldrsh	r1, [r4, r3]
 8006f38:	f000 f820 	bl	8006f7c <_isatty_r>
 8006f3c:	2800      	cmp	r0, #0
 8006f3e:	d005      	beq.n	8006f4c <__smakebuf_r+0x78>
 8006f40:	2303      	movs	r3, #3
 8006f42:	89a2      	ldrh	r2, [r4, #12]
 8006f44:	439a      	bics	r2, r3
 8006f46:	3b02      	subs	r3, #2
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	81a3      	strh	r3, [r4, #12]
 8006f4c:	89a3      	ldrh	r3, [r4, #12]
 8006f4e:	9a01      	ldr	r2, [sp, #4]
 8006f50:	4313      	orrs	r3, r2
 8006f52:	81a3      	strh	r3, [r4, #12]
 8006f54:	e7cc      	b.n	8006ef0 <__smakebuf_r+0x1c>
	...

08006f58 <_fstat_r>:
 8006f58:	2300      	movs	r3, #0
 8006f5a:	b570      	push	{r4, r5, r6, lr}
 8006f5c:	4d06      	ldr	r5, [pc, #24]	@ (8006f78 <_fstat_r+0x20>)
 8006f5e:	0004      	movs	r4, r0
 8006f60:	0008      	movs	r0, r1
 8006f62:	0011      	movs	r1, r2
 8006f64:	602b      	str	r3, [r5, #0]
 8006f66:	f7fb ffe0 	bl	8002f2a <_fstat>
 8006f6a:	1c43      	adds	r3, r0, #1
 8006f6c:	d103      	bne.n	8006f76 <_fstat_r+0x1e>
 8006f6e:	682b      	ldr	r3, [r5, #0]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d000      	beq.n	8006f76 <_fstat_r+0x1e>
 8006f74:	6023      	str	r3, [r4, #0]
 8006f76:	bd70      	pop	{r4, r5, r6, pc}
 8006f78:	2000032c 	.word	0x2000032c

08006f7c <_isatty_r>:
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	b570      	push	{r4, r5, r6, lr}
 8006f80:	4d06      	ldr	r5, [pc, #24]	@ (8006f9c <_isatty_r+0x20>)
 8006f82:	0004      	movs	r4, r0
 8006f84:	0008      	movs	r0, r1
 8006f86:	602b      	str	r3, [r5, #0]
 8006f88:	f7fb ffdd 	bl	8002f46 <_isatty>
 8006f8c:	1c43      	adds	r3, r0, #1
 8006f8e:	d103      	bne.n	8006f98 <_isatty_r+0x1c>
 8006f90:	682b      	ldr	r3, [r5, #0]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d000      	beq.n	8006f98 <_isatty_r+0x1c>
 8006f96:	6023      	str	r3, [r4, #0]
 8006f98:	bd70      	pop	{r4, r5, r6, pc}
 8006f9a:	46c0      	nop			@ (mov r8, r8)
 8006f9c:	2000032c 	.word	0x2000032c

08006fa0 <_malloc_usable_size_r>:
 8006fa0:	1f0b      	subs	r3, r1, #4
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	1f18      	subs	r0, r3, #4
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	da01      	bge.n	8006fae <_malloc_usable_size_r+0xe>
 8006faa:	580b      	ldr	r3, [r1, r0]
 8006fac:	18c0      	adds	r0, r0, r3
 8006fae:	4770      	bx	lr

08006fb0 <roundf>:
 8006fb0:	0dc3      	lsrs	r3, r0, #23
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	3b7f      	subs	r3, #127	@ 0x7f
 8006fb6:	0002      	movs	r2, r0
 8006fb8:	b510      	push	{r4, lr}
 8006fba:	2b16      	cmp	r3, #22
 8006fbc:	dc13      	bgt.n	8006fe6 <roundf+0x36>
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	da07      	bge.n	8006fd2 <roundf+0x22>
 8006fc2:	0fc2      	lsrs	r2, r0, #31
 8006fc4:	07d0      	lsls	r0, r2, #31
 8006fc6:	3301      	adds	r3, #1
 8006fc8:	d102      	bne.n	8006fd0 <roundf+0x20>
 8006fca:	23fe      	movs	r3, #254	@ 0xfe
 8006fcc:	059b      	lsls	r3, r3, #22
 8006fce:	4318      	orrs	r0, r3
 8006fd0:	bd10      	pop	{r4, pc}
 8006fd2:	4908      	ldr	r1, [pc, #32]	@ (8006ff4 <roundf+0x44>)
 8006fd4:	4119      	asrs	r1, r3
 8006fd6:	4208      	tst	r0, r1
 8006fd8:	d0fa      	beq.n	8006fd0 <roundf+0x20>
 8006fda:	2080      	movs	r0, #128	@ 0x80
 8006fdc:	03c0      	lsls	r0, r0, #15
 8006fde:	4118      	asrs	r0, r3
 8006fe0:	1880      	adds	r0, r0, r2
 8006fe2:	4388      	bics	r0, r1
 8006fe4:	e7f4      	b.n	8006fd0 <roundf+0x20>
 8006fe6:	2b80      	cmp	r3, #128	@ 0x80
 8006fe8:	d1f2      	bne.n	8006fd0 <roundf+0x20>
 8006fea:	1c01      	adds	r1, r0, #0
 8006fec:	f7f9 faa6 	bl	800053c <__aeabi_fadd>
 8006ff0:	e7ee      	b.n	8006fd0 <roundf+0x20>
 8006ff2:	46c0      	nop			@ (mov r8, r8)
 8006ff4:	007fffff 	.word	0x007fffff

08006ff8 <_init>:
 8006ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ffa:	46c0      	nop			@ (mov r8, r8)
 8006ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ffe:	bc08      	pop	{r3}
 8007000:	469e      	mov	lr, r3
 8007002:	4770      	bx	lr

08007004 <_fini>:
 8007004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007006:	46c0      	nop			@ (mov r8, r8)
 8007008:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800700a:	bc08      	pop	{r3}
 800700c:	469e      	mov	lr, r3
 800700e:	4770      	bx	lr
