

================================================================
== Synthesis Summary Report of 'mult_hw_1000'
================================================================
+ General Information: 
    * Date:           Fri Jul 18 17:49:21 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        soma_arrays_1000
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: spartan7
    * Target device:  xc7s50-csga324-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------+------+------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+----------+-----+
    |     Modules    | Issue|      |       Latency       | Iteration|         | Trip |          |        |        |           |          |     |
    |     & Loops    | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP  |     FF    |    LUT   | URAM|
    +----------------+------+------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+----------+-----+
    |+ mult_hw_1000  |     -|  0.41|     1006|  1.006e+04|         -|     1000|     -|    rewind|  6 (4%)|  3 (2%)|  634 (~0%)|  406 (1%)|    -|
    | o ROW_LOOP     |     -|  7.30|     1004|  1.004e+04|         6|        1|  1000|       yes|       -|       -|          -|         -|    -|
    +----------------+------+------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 14            | 4096   | 0        | BRAM=6            |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | int*     |
| B        | in        | int*     |
| C        | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+---------+--------------------------------+
| Argument | HW Interface  | HW Type | HW Info                        |
+----------+---------------+---------+--------------------------------+
| A        | s_axi_control | memory  | name=A offset=4096 range=4096  |
| B        | s_axi_control | memory  | name=B offset=8192 range=4096  |
| C        | s_axi_control | memory  | name=C offset=12288 range=4096 |
+----------+---------------+---------+--------------------------------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+-----------+-------+--------+---------+
| Name                    | DSP | Pragma | Variable  | Op    | Impl   | Latency |
+-------------------------+-----+--------+-----------+-------+--------+---------+
| + mult_hw_1000          | 3   |        |           |       |        |         |
|   mul_32s_32s_32_2_1_U1 | 3   |        | mul_ln20  | mul   | auto   | 1       |
|   i_fu_121_p2           |     |        | i         | add   | fabric | 0       |
|   icmp_ln16_fu_127_p2   |     |        | icmp_ln16 | seteq | auto   | 0       |
+-------------------------+-----+--------+-----------+-------+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + mult_hw_1000    |           |           | 6    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite | 6    |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------+-------------------------------------------+
| Type      | Options                        | Location                                  |
+-----------+--------------------------------+-------------------------------------------+
| INTERFACE | s_axilite port=A               | array_1000.cpp:11 in mult_hw_1000, A      |
| INTERFACE | s_axilite port=B               | array_1000.cpp:12 in mult_hw_1000, B      |
| INTERFACE | s_axilite port=C offset=0x3000 | array_1000.cpp:13 in mult_hw_1000, C      |
| INTERFACE | s_axilite port=return          | array_1000.cpp:14 in mult_hw_1000, return |
| PIPELINE  | ii=1                           | array_1000.cpp:18 in mult_hw_1000         |
+-----------+--------------------------------+-------------------------------------------+


