
---------- Begin Simulation Statistics ----------
final_tick                                83331317500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 283921                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687920                       # Number of bytes of host memory used
host_op_rate                                   284478                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   352.21                       # Real time elapsed on the host
host_tick_rate                              236594999                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083331                       # Number of seconds simulated
sim_ticks                                 83331317500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616863                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095628                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103688                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81391                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728145                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              706                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478279                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65361                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196369                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.666626                       # CPI: cycles per instruction
system.cpu.discardedOps                        190840                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610707                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403346                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001645                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        34137592                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.600015                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        166662635                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531437     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196369                       # Class of committed instruction
system.cpu.tickCycles                       132525043                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       106465                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        229630                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          166                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       708300                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          367                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1417486                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            367                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83331317500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              37990                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        72904                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33549                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85187                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85186                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         37990                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       352806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 352806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25098240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25098240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123177                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123177    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123177                       # Request fanout histogram
system.membus.respLayer1.occupancy         1151565250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           841664000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83331317500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            419935                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       731007                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           54                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           84058                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           289251                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          289250                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           427                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419508                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2125763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2126671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        61568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    174958208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              175019776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          106819                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9331712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           816005                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000653                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025549                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 815472     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    533      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             816005                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2025057000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1771897495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1067500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83331317500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               585984                       # number of demand (read+write) hits
system.l2.demand_hits::total                   586004                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  20                       # number of overall hits
system.l2.overall_hits::.cpu.data              585984                       # number of overall hits
system.l2.overall_hits::total                  586004                       # number of overall hits
system.l2.demand_misses::.cpu.inst                407                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             122775                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123182                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               407                       # number of overall misses
system.l2.overall_misses::.cpu.data            122775                       # number of overall misses
system.l2.overall_misses::total                123182                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35463500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11204289500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11239753000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35463500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11204289500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11239753000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              427                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           708759                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               709186                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             427                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          708759                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              709186                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.953162                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.173225                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.173695                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.953162                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.173225                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.173695                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 87133.906634                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91258.721238                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91245.092627                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87133.906634                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91258.721238                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91245.092627                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               72904                       # number of writebacks
system.l2.writebacks::total                     72904                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        122770                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123177                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       122770                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123177                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31393500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9976251000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10007644500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31393500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9976251000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10007644500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.953162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.173218                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.173688                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.953162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.173218                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173688                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77133.906634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81259.680704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81246.048369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77133.906634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81259.680704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81246.048369                       # average overall mshr miss latency
system.l2.replacements                         106819                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       658103                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           658103                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       658103                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       658103                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           50                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               50                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           50                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           50                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            204064                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                204064                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           85187                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85187                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7929521000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7929521000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        289251                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            289251                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.294509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.294509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93083.698217                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93083.698217                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        85187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7077661000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7077661000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.294509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.294509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83083.815606                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83083.815606                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35463500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35463500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.953162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.953162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87133.906634                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87133.906634                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31393500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31393500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.953162                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.953162                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77133.906634                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77133.906634                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        381920                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            381920                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37588                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37588                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3274768500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3274768500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       419508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.089600                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089600                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87122.712036                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87122.712036                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37583                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37583                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2898590000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2898590000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.089588                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089588                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77125.029934                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77125.029934                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83331317500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15946.454640                       # Cycle average of tags in use
system.l2.tags.total_refs                     1417313                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123203                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.503884                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.853627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        45.125466                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15891.475547                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973294                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          684                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9054                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6533                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11461763                       # Number of tag accesses
system.l2.tags.data_accesses                 11461763                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83331317500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          52096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15714432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15766528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9331712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9331712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          122769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              123176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        72904                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              72904                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            625167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         188577746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             189202913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       625167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           625167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      111983253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            111983253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      111983253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           625167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        188577746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            301186166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    145808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    245515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003793483500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8785                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8785                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              449550                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             137143                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123177                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      72904                       # Number of write requests accepted
system.mem_ctrls.readBursts                    246354                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   145808                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     25                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9149                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4631184500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1231645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9249853250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18800.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37550.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   203273                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  116259                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                246354                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               145808                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  104053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   19455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    345.810264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   220.723104                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.925976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3435      4.73%      4.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44321     61.08%     65.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4587      6.32%     72.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1606      2.21%     74.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1516      2.09%     76.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1816      2.50%     78.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          825      1.14%     80.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          804      1.11%     81.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13654     18.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72564                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.037678                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.294055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     61.616909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8759     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           21      0.24%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            3      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8785                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.594081                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.564133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.026321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6395     72.79%     72.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      0.39%     73.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2111     24.03%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               46      0.52%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              178      2.03%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.15%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8785                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15765056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9329856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15766656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9331712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       189.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       111.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    189.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    111.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83331259500                       # Total gap between requests
system.mem_ctrls.avgGap                     424983.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        52096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15712960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9329856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 625167.122792700306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 188560081.268365889788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 111960980.336114332080                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          814                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       245540                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       145808                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27366500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9222486750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1929171038750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33619.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37560.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13230899.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            256511640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            136312605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           876970500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          377870580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6577877280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17503824480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17259163200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42988530285                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        515.874842                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  44672033250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2782520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  35876764250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            261681000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            139067775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           881818560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          383095800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6577877280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17720765910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17076475680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43040782005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.501878                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  44195316000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2782520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  36353481500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     83331317500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83331317500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050839                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050839                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050839                       # number of overall hits
system.cpu.icache.overall_hits::total         8050839                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          427                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            427                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          427                       # number of overall misses
system.cpu.icache.overall_misses::total           427                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36780500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36780500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36780500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36780500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051266                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051266                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051266                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051266                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000053                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000053                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000053                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000053                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 86137.002342                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86137.002342                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 86137.002342                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86137.002342                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           54                       # number of writebacks
system.cpu.icache.writebacks::total                54                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          427                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          427                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          427                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          427                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36353500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36353500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36353500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36353500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85137.002342                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85137.002342                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85137.002342                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85137.002342                       # average overall mshr miss latency
system.cpu.icache.replacements                     54                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050839                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050839                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          427                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           427                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36780500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36780500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051266                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051266                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 86137.002342                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86137.002342                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          427                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          427                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36353500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36353500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85137.002342                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85137.002342                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83331317500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           312.526981                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051266                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               427                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18855.423888                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   312.526981                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.610404                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.610404                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          321                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32205491                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32205491                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83331317500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83331317500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83331317500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51312008                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51312008                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51312571                       # number of overall hits
system.cpu.dcache.overall_hits::total        51312571                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       740200                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         740200                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       748055                       # number of overall misses
system.cpu.dcache.overall_misses::total        748055                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  21254055500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21254055500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  21254055500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21254055500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52052208                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52052208                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52060626                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52060626                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014220                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014369                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014369                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28713.936098                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28713.936098                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28412.423552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28412.423552                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       658103                       # number of writebacks
system.cpu.dcache.writebacks::total            658103                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35396                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35396                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35396                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35396                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       704804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       708759                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       708759                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18122333500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18122333500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18458210500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18458210500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013540                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013540                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013614                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013614                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25712.586052                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25712.586052                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26042.999807                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26042.999807                       # average overall mshr miss latency
system.cpu.dcache.replacements                 708246                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40683987                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40683987                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       418142                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418142                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8175246000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8175246000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41102129                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41102129                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19551.362934                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19551.362934                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2589                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2589                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       415553                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415553                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7613929000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7613929000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18322.401715                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18322.401715                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10628021                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10628021                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       322058                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       322058                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13078809500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13078809500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029411                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029411                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40610.105944                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40610.105944                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32807                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32807                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       289251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       289251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10508404500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10508404500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36329.708454                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36329.708454                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          563                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           563                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7855                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7855                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.933120                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.933120                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    335877000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    335877000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 84924.652339                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84924.652339                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83331317500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.367766                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52021405                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            708758                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.397979                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.367766                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985093                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985093                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104830162                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104830162                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  83331317500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83331317500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
