#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; MOTOR_A_PWMUDB
MOTOR_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
MOTOR_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
MOTOR_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
MOTOR_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
MOTOR_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
MOTOR_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
MOTOR_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
MOTOR_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
MOTOR_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
MOTOR_A_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
MOTOR_A_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
MOTOR_A_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
MOTOR_A_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
MOTOR_A_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
MOTOR_A_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB00_CTL
MOTOR_A_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
MOTOR_A_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
MOTOR_A_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
MOTOR_A_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
MOTOR_A_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
MOTOR_A_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
MOTOR_A_PWMUDB_genblk8_stsreg__0__POS EQU 0
MOTOR_A_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
MOTOR_A_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
MOTOR_A_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
MOTOR_A_PWMUDB_genblk8_stsreg__1__POS EQU 1
MOTOR_A_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
MOTOR_A_PWMUDB_genblk8_stsreg__2__POS EQU 2
MOTOR_A_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
MOTOR_A_PWMUDB_genblk8_stsreg__3__POS EQU 3
MOTOR_A_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
MOTOR_A_PWMUDB_genblk8_stsreg__5__POS EQU 5
MOTOR_A_PWMUDB_genblk8_stsreg__MASK EQU 0x2F
MOTOR_A_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB00_MSK
MOTOR_A_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
MOTOR_A_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
MOTOR_A_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
MOTOR_A_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
MOTOR_A_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
MOTOR_A_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB00_ST
MOTOR_A_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
MOTOR_A_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
MOTOR_A_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
MOTOR_A_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
MOTOR_A_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
MOTOR_A_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
MOTOR_A_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
MOTOR_A_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
MOTOR_A_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
MOTOR_A_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
MOTOR_A_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
MOTOR_A_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
MOTOR_A_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
MOTOR_A_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
MOTOR_A_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
MOTOR_A_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
MOTOR_A_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
MOTOR_A_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
MOTOR_A_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL

; MOTOR_B_PWMUDB
MOTOR_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
MOTOR_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
MOTOR_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
MOTOR_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
MOTOR_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
MOTOR_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
MOTOR_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
MOTOR_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
MOTOR_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
MOTOR_B_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
MOTOR_B_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
MOTOR_B_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
MOTOR_B_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
MOTOR_B_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
MOTOR_B_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
MOTOR_B_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
MOTOR_B_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
MOTOR_B_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
MOTOR_B_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
MOTOR_B_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
MOTOR_B_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
MOTOR_B_PWMUDB_genblk8_stsreg__0__POS EQU 0
MOTOR_B_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
MOTOR_B_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
MOTOR_B_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
MOTOR_B_PWMUDB_genblk8_stsreg__1__POS EQU 1
MOTOR_B_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
MOTOR_B_PWMUDB_genblk8_stsreg__2__POS EQU 2
MOTOR_B_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
MOTOR_B_PWMUDB_genblk8_stsreg__3__POS EQU 3
MOTOR_B_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
MOTOR_B_PWMUDB_genblk8_stsreg__5__POS EQU 5
MOTOR_B_PWMUDB_genblk8_stsreg__MASK EQU 0x2F
MOTOR_B_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
MOTOR_B_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
MOTOR_B_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
MOTOR_B_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
MOTOR_B_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
MOTOR_B_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
MOTOR_B_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
MOTOR_B_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
MOTOR_B_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
MOTOR_B_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
MOTOR_B_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
MOTOR_B_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
MOTOR_B_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
MOTOR_B_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
MOTOR_B_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
MOTOR_B_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
MOTOR_B_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
MOTOR_B_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
MOTOR_B_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
MOTOR_B_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
MOTOR_B_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
MOTOR_B_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
MOTOR_B_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
MOTOR_B_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
MOTOR_B_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
MOTOR_B_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL

; MOTOR_A_1
MOTOR_A_1__0__MASK EQU 0x20
MOTOR_A_1__0__PC EQU CYREG_PRT4_PC5
MOTOR_A_1__0__PORT EQU 4
MOTOR_A_1__0__SHIFT EQU 5
MOTOR_A_1__AG EQU CYREG_PRT4_AG
MOTOR_A_1__AMUX EQU CYREG_PRT4_AMUX
MOTOR_A_1__BIE EQU CYREG_PRT4_BIE
MOTOR_A_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
MOTOR_A_1__BYP EQU CYREG_PRT4_BYP
MOTOR_A_1__CTL EQU CYREG_PRT4_CTL
MOTOR_A_1__DM0 EQU CYREG_PRT4_DM0
MOTOR_A_1__DM1 EQU CYREG_PRT4_DM1
MOTOR_A_1__DM2 EQU CYREG_PRT4_DM2
MOTOR_A_1__DR EQU CYREG_PRT4_DR
MOTOR_A_1__INP_DIS EQU CYREG_PRT4_INP_DIS
MOTOR_A_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
MOTOR_A_1__LCD_EN EQU CYREG_PRT4_LCD_EN
MOTOR_A_1__MASK EQU 0x20
MOTOR_A_1__PORT EQU 4
MOTOR_A_1__PRT EQU CYREG_PRT4_PRT
MOTOR_A_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
MOTOR_A_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
MOTOR_A_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
MOTOR_A_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
MOTOR_A_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
MOTOR_A_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
MOTOR_A_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
MOTOR_A_1__PS EQU CYREG_PRT4_PS
MOTOR_A_1__SHIFT EQU 5
MOTOR_A_1__SLW EQU CYREG_PRT4_SLW

; MOTOR_A_2
MOTOR_A_2__0__MASK EQU 0x10
MOTOR_A_2__0__PC EQU CYREG_PRT4_PC4
MOTOR_A_2__0__PORT EQU 4
MOTOR_A_2__0__SHIFT EQU 4
MOTOR_A_2__AG EQU CYREG_PRT4_AG
MOTOR_A_2__AMUX EQU CYREG_PRT4_AMUX
MOTOR_A_2__BIE EQU CYREG_PRT4_BIE
MOTOR_A_2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
MOTOR_A_2__BYP EQU CYREG_PRT4_BYP
MOTOR_A_2__CTL EQU CYREG_PRT4_CTL
MOTOR_A_2__DM0 EQU CYREG_PRT4_DM0
MOTOR_A_2__DM1 EQU CYREG_PRT4_DM1
MOTOR_A_2__DM2 EQU CYREG_PRT4_DM2
MOTOR_A_2__DR EQU CYREG_PRT4_DR
MOTOR_A_2__INP_DIS EQU CYREG_PRT4_INP_DIS
MOTOR_A_2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
MOTOR_A_2__LCD_EN EQU CYREG_PRT4_LCD_EN
MOTOR_A_2__MASK EQU 0x10
MOTOR_A_2__PORT EQU 4
MOTOR_A_2__PRT EQU CYREG_PRT4_PRT
MOTOR_A_2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
MOTOR_A_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
MOTOR_A_2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
MOTOR_A_2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
MOTOR_A_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
MOTOR_A_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
MOTOR_A_2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
MOTOR_A_2__PS EQU CYREG_PRT4_PS
MOTOR_A_2__SHIFT EQU 4
MOTOR_A_2__SLW EQU CYREG_PRT4_SLW

; MOTOR_B_1
MOTOR_B_1__0__MASK EQU 0x08
MOTOR_B_1__0__PC EQU CYREG_PRT4_PC3
MOTOR_B_1__0__PORT EQU 4
MOTOR_B_1__0__SHIFT EQU 3
MOTOR_B_1__AG EQU CYREG_PRT4_AG
MOTOR_B_1__AMUX EQU CYREG_PRT4_AMUX
MOTOR_B_1__BIE EQU CYREG_PRT4_BIE
MOTOR_B_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
MOTOR_B_1__BYP EQU CYREG_PRT4_BYP
MOTOR_B_1__CTL EQU CYREG_PRT4_CTL
MOTOR_B_1__DM0 EQU CYREG_PRT4_DM0
MOTOR_B_1__DM1 EQU CYREG_PRT4_DM1
MOTOR_B_1__DM2 EQU CYREG_PRT4_DM2
MOTOR_B_1__DR EQU CYREG_PRT4_DR
MOTOR_B_1__INP_DIS EQU CYREG_PRT4_INP_DIS
MOTOR_B_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
MOTOR_B_1__LCD_EN EQU CYREG_PRT4_LCD_EN
MOTOR_B_1__MASK EQU 0x08
MOTOR_B_1__PORT EQU 4
MOTOR_B_1__PRT EQU CYREG_PRT4_PRT
MOTOR_B_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
MOTOR_B_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
MOTOR_B_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
MOTOR_B_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
MOTOR_B_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
MOTOR_B_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
MOTOR_B_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
MOTOR_B_1__PS EQU CYREG_PRT4_PS
MOTOR_B_1__SHIFT EQU 3
MOTOR_B_1__SLW EQU CYREG_PRT4_SLW

; MOTOR_B_2
MOTOR_B_2__0__MASK EQU 0x04
MOTOR_B_2__0__PC EQU CYREG_PRT4_PC2
MOTOR_B_2__0__PORT EQU 4
MOTOR_B_2__0__SHIFT EQU 2
MOTOR_B_2__AG EQU CYREG_PRT4_AG
MOTOR_B_2__AMUX EQU CYREG_PRT4_AMUX
MOTOR_B_2__BIE EQU CYREG_PRT4_BIE
MOTOR_B_2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
MOTOR_B_2__BYP EQU CYREG_PRT4_BYP
MOTOR_B_2__CTL EQU CYREG_PRT4_CTL
MOTOR_B_2__DM0 EQU CYREG_PRT4_DM0
MOTOR_B_2__DM1 EQU CYREG_PRT4_DM1
MOTOR_B_2__DM2 EQU CYREG_PRT4_DM2
MOTOR_B_2__DR EQU CYREG_PRT4_DR
MOTOR_B_2__INP_DIS EQU CYREG_PRT4_INP_DIS
MOTOR_B_2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
MOTOR_B_2__LCD_EN EQU CYREG_PRT4_LCD_EN
MOTOR_B_2__MASK EQU 0x04
MOTOR_B_2__PORT EQU 4
MOTOR_B_2__PRT EQU CYREG_PRT4_PRT
MOTOR_B_2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
MOTOR_B_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
MOTOR_B_2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
MOTOR_B_2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
MOTOR_B_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
MOTOR_B_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
MOTOR_B_2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
MOTOR_B_2__PS EQU CYREG_PRT4_PS
MOTOR_B_2__SHIFT EQU 2
MOTOR_B_2__SLW EQU CYREG_PRT4_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_LEOPARD
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E09E069
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_LEOPARD_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '5.0'
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
