__NOTOC__
= Register Regions =

{|class="wikitable"
! register region !! base address !! description
|-
| [[#Unhandled|Unhandled]]||align="right"|NA ||
|-
| [[#A2W|A2W]]||align="right"|0x7e102000 ||
|-
| [[#APERF0|APERF0]]||align="right"|0x7e009800 ||
|-
| [[#APERF1|APERF1]]||align="right"|0x7ee08000 ||
|-
| [[#APHY_CSR|APHY_CSR]]||align="right"|0x7ee06000 ||
|-
| [[#ASB|ASB]]||align="right"|0x7e00a000 ||
|-
| [[#AVE_IN|AVE_IN]]||align="right"|0x7e910000 ||
|-
| [[#AVE_OUT|AVE_OUT]]||align="right"|0x7e240000 ||
|-
| [[#CAM0|CAM0]]||align="right"|0x7e800000 ||
|-
| [[#CAM1|CAM1]]||align="right"|0x7e801000 ||
|-
| [[#CCP2TX|CCP2TX]]||align="right"|0x7e001000 ||
|-
| [[#CM|CM]]||align="right"|0x7e101000 ||
|-
| [[#CMI|CMI]]||align="right"|0x7e802000 ||
|-
| [[#CPG|CPG]]||align="right"|0x7e211000 ||
|-
| [[#DMA|DMA]]||align="right"|0x7e007fe0 ||
|-
| [[#DMA0|DMA0]]||align="right"|0x7e007000 ||
|-
| [[#DMA1|DMA1]]||align="right"|0x7e007100 ||
|-
| [[#DMA10|DMA10]]||align="right"|0x7e007a00 ||
|-
| [[#DMA11|DMA11]]||align="right"|0x7e007b00 ||
|-
| [[#DMA12|DMA12]]||align="right"|0x7e007c00 ||
|-
| [[#DMA13|DMA13]]||align="right"|0x7e007d00 ||
|-
| [[#DMA14|DMA14]]||align="right"|0x7e007e00 ||
|-
| [[#DMA15|DMA15]]||align="right"|0x7ee05000 ||
|-
| [[#DMA2|DMA2]]||align="right"|0x7e007200 ||
|-
| [[#DMA3|DMA3]]||align="right"|0x7e007300 ||
|-
| [[#DMA4|DMA4]]||align="right"|0x7e007400 ||
|-
| [[#DMA5|DMA5]]||align="right"|0x7e007500 ||
|-
| [[#DMA6|DMA6]]||align="right"|0x7e007600 ||
|-
| [[#DMA7|DMA7]]||align="right"|0x7e007700 ||
|-
| [[#DMA8|DMA8]]||align="right"|0x7e007800 ||
|-
| [[#DMA9|DMA9]]||align="right"|0x7e007900 ||
|-
| [[#DPHY_CSR|DPHY_CSR]]||align="right"|0x7ee07000 ||
|-
| [[#DPI|DPI]]||align="right"|0x7e208000 ||
|-
| [[#DSI0|DSI0]]||align="right"|0x7e209000 ||
|-
| [[#DSI1|DSI1]]||align="right"|0x7e700000 ||
|-
| [[#EMMC|EMMC]]||align="right"|0x7e300000 ||
|-
| [[#FPGA|FPGA]]||align="right"|0x7e20b600 ||
|-
| [[#FPGA_A0|FPGA_A0]]||align="right"|0x7e213000 ||
|-
| [[#FPGA_B0|FPGA_B0]]||align="right"|0x7e214000 ||
|-
| [[#FPGA_MB|FPGA_MB]]||align="right"|0x7e20b700 ||
|-
| [[#GP|GP]]||align="right"|0x7e200000 ||
|-
| [[#H264|H264]]||align="right"|0x7f000000 ||
|-
| [[#HD|HD]]||align="right"|0x7e808000 ||
|-
| [[#HDCP|HDCP]]||align="right"|0x7e809000 ||
|-
| [[#HDMI|HDMI]]||align="right"|0x7e902000 ||
|-
| [[#I2C0|I2C0]]||align="right"|0x7e205000 ||
|-
| [[#I2C1|I2C1]]||align="right"|0x7e804000 ||
|-
| [[#I2C2|I2C2]]||align="right"|0x7e805000 ||
|-
| [[#I2C_SPI_SLV|I2C_SPI_SLV]]||align="right"|0x7e214000 ||
|-
| [[#IC0|IC0]]||align="right"|0x7e002000 ||
|-
| [[#IC1|IC1]]||align="right"|0x7e002800 ||
|-
| [[#ISP|ISP]]||align="right"|0x7ea00000 ||
|-
| [[#JP|JP]]||align="right"|0x7e005000 ||
|-
| [[#L1|L1]]||align="right"|0x7ee02000 ||
|-
| [[#L2|L2]]||align="right"|0x7ee01000 ||
|-
| [[#MPHI|MPHI]]||align="right"|0x7e006000 ||
|-
| [[#MS|MS]]||align="right"|0x7e000000 ||
|-
| [[#NU|NU]]||align="right"|0x7e008000 ||
|-
| [[#OTP|OTP]]||align="right"|0x7e20f000 ||
|-
| [[#PCM|PCM]]||align="right"|0x7e203000 ||
|-
| [[#PIARBCTL|PIARBCTL]]||align="right"|0x7e80a000 ||
|-
| [[#PIXELVALVE0|PIXELVALVE0]]||align="right"|0x7e206000 ||
|-
| [[#PIXELVALVE1|PIXELVALVE1]]||align="right"|0x7e207000 ||
|-
| [[#PIXELVALVE2|PIXELVALVE2]]||align="right"|0x7e807000 ||
|-
| [[#PM|PM]]||align="right"|0x7e100000 ||
|-
| [[#PRM|PRM]]||align="right"|0x7e20d000 ||
|-
| [[#PWM|PWM]]||align="right"|0x7e20c000 ||
|-
| [[#RNG|RNG]]||align="right"|0x7e104000 ||
|-
| [[#SCALER|SCALER]]||align="right"|0x7e400000 ||
|-
| [[#SD|SD]]||align="right"|0x7ee00000 ||
|-
| [[#SH|SH]]||align="right"|0x7e202000 ||
|-
| [[#SLIM|SLIM]]||align="right"|0x7e210000 ||
|-
| [[#SMI|SMI]]||align="right"|0x7e600000 ||
|-
| [[#SPI|SPI]]||align="right"|0x7e204000 ||
|-
| [[#ST|ST]]||align="right"|0x7e003000 ||
|-
| [[#SYSAC|SYSAC]]||align="right"|0x7e009000 ||
|-
| [[#TB|TB]]||align="right"|0x7e20b000 ||
|-
| [[#TE|TE]]||align="right"|0x7e20e000 ||
|-
| [[#TS|TS]]||align="right"|0x7e212000 ||
|-
| [[#TXP|TXP]]||align="right"|0x7e004000 ||
|-
| [[#USB|USB]]||align="right"|0x7e980000 ||
|-
| [[#V3D|V3D]]||align="right"|0x7ec00000 ||
|-
| [[#VEC|VEC]]||align="right"|0x7e806000 ||
|-
| [[#VPU_ARB_CTRL|VPU_ARB_CTRL]]||align="right"|0x7ee04000 ||
|}
= Register Regions =

== Unhandled ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>NA</code> ||
|}
=== unknown defined macro ===
{|class="wikitable"
!define !! type !! description
|-
| <code>ACIS_DMA</code> || UNKNOWN ||
|-
| <code>AC_HUFFTABLE_OFFSET</code> || MACRO ||
|-
| <code>AC_MAXCTABLE_OFFSET</code> || MACRO ||
|-
| <code>AC_OSETTABLE_OFFSET</code> || MACRO ||
|-
| <code>ADC_DMA</code> || UNKNOWN ||
|-
| <code>ADDRESS_EXTERNAL</code> || MACRO ||
|-
| <code>ALIAS_ANY_NONALLOCATING</code> || MACRO ||
|-
| <code>ALIAS_COHERENT</code> || MACRO ||
|-
| <code>ALIAS_DIRECT</code> || MACRO ||
|-
| <code>ALIAS_NORMAL</code> || MACRO ||
|-
| <code>ALIAS_STREAMING</code> || MACRO ||
|-
| <code>AM_DB_MEMPRI</code> || UNKNOWN ||
|-
| <code>AM_DB_PERPRI</code> || UNKNOWN ||
|-
| <code>AM_HO_MEMPRI</code> || UNKNOWN ||
|-
| <code>AM_HO_PERPRI</code> || UNKNOWN ||
|-
| <code>AM_HVSM_PRI</code> || UNKNOWN ||
|-
| <code>AM_VP_L2_PRI</code> || UNKNOWN ||
|-
| <code>AM_VP_PERPRI</code> || UNKNOWN ||
|-
| <code>AM_VP_UC_PRI</code> || UNKNOWN ||
|-
| <code>BIT_STREAM_DMA</code> || UNKNOWN ||
|-
| <code>BOOTROM_BASE_ADDRESS</code> || UNKNOWN ||
|-
| <code>BOOTROM_BRCTL</code> || UNKNOWN ||
|-
| <code>BOOTROM_RAM_LENGTH</code> || UNKNOWN ||
|-
| <code>BOOTROM_RAM_START</code> || UNKNOWN ||
|-
| <code>BOOTROM_ROM_LENGTH</code> || UNKNOWN ||
|-
| <code>BOOTROM_ROM_START</code> || UNKNOWN ||
|-
| <code>CAM_DMA</code> || UNKNOWN ||
|-
| <code>CDP_DEBUG0</code> || UNKNOWN ||
|-
| <code>CDP_DEBUG1</code> || UNKNOWN ||
|-
| <code>CDP_PHYC</code> || UNKNOWN ||
|-
| <code>CDP_PHYTSTDAT</code> || UNKNOWN ||
|-
| <code>CGMSAE_BOT_CONTROL</code> || UNKNOWN ||
|-
| <code>CGMSAE_BOT_DATA</code> || UNKNOWN ||
|-
| <code>CGMSAE_BOT_FORMAT</code> || UNKNOWN ||
|-
| <code>CGMSAE_RESET</code> || UNKNOWN ||
|-
| <code>CGMSAE_REVID</code> || UNKNOWN ||
|-
| <code>CGMSAE_TOP_CONTROL</code> || UNKNOWN ||
|-
| <code>CGMSAE_TOP_DATA</code> || UNKNOWN ||
|-
| <code>CGMSAE_TOP_FORMAT</code> || UNKNOWN ||
|-
| <code>CRYPTO_IP_DMA</code> || UNKNOWN ||
|-
| <code>CRYPTO_ISR</code> || UNKNOWN ||
|-
| <code>CRYPTO_ISR_RNG_INT</code> || UNKNOWN ||
|-
| <code>CRYPTO_OP_DMA</code> || UNKNOWN ||
|-
| <code>CSI2_DTOV0</code> || UNKNOWN ||
|-
| <code>CSI2_DTOV1</code> || UNKNOWN ||
|-
| <code>CSI2_DTOV_x</code> || MACRO ||
|-
| <code>CSI2_RBC0</code> || UNKNOWN ||
|-
| <code>CSI2_RBC1</code> || UNKNOWN ||
|-
| <code>CSI2_RBC_x</code> || MACRO ||
|-
| <code>CSI2_RC</code> || UNKNOWN ||
|-
| <code>CSI2_RC0</code> || UNKNOWN ||
|-
| <code>CSI2_RC1</code> || UNKNOWN ||
|-
| <code>CSI2_RC_x</code> || MACRO ||
|-
| <code>CSI2_RDEA0</code> || UNKNOWN ||
|-
| <code>CSI2_RDEA1</code> || UNKNOWN ||
|-
| <code>CSI2_RDEA_x</code> || MACRO ||
|-
| <code>CSI2_RDLS</code> || UNKNOWN ||
|-
| <code>CSI2_RDS0</code> || UNKNOWN ||
|-
| <code>CSI2_RDS1</code> || UNKNOWN ||
|-
| <code>CSI2_RDSA0</code> || UNKNOWN ||
|-
| <code>CSI2_RDSA1</code> || UNKNOWN ||
|-
| <code>CSI2_RDSA_x</code> || MACRO ||
|-
| <code>CSI2_RDS_x</code> || MACRO ||
|-
| <code>CSI2_REA0</code> || UNKNOWN ||
|-
| <code>CSI2_REA1</code> || UNKNOWN ||
|-
| <code>CSI2_REA_x</code> || MACRO ||
|-
| <code>CSI2_RGSP</code> || UNKNOWN ||
|-
| <code>CSI2_RLS0</code> || UNKNOWN ||
|-
| <code>CSI2_RLS1</code> || UNKNOWN ||
|-
| <code>CSI2_RLS_x</code> || MACRO ||
|-
| <code>CSI2_RPC0</code> || UNKNOWN ||
|-
| <code>CSI2_RPC1</code> || UNKNOWN ||
|-
| <code>CSI2_RPC_x</code> || MACRO ||
|-
| <code>CSI2_RS</code> || UNKNOWN ||
|-
| <code>CSI2_RS0</code> || UNKNOWN ||
|-
| <code>CSI2_RS1</code> || UNKNOWN ||
|-
| <code>CSI2_RSA0</code> || UNKNOWN ||
|-
| <code>CSI2_RSA1</code> || UNKNOWN ||
|-
| <code>CSI2_RSA_x</code> || MACRO ||
|-
| <code>CSI2_RS_x</code> || MACRO ||
|-
| <code>CSI2_RWP0</code> || UNKNOWN ||
|-
| <code>CSI2_RWP1</code> || UNKNOWN ||
|-
| <code>CSI2_RWP_x</code> || MACRO ||
|-
| <code>CSI2_SRST</code> || UNKNOWN ||
|-
| <code>CSI2_THSCKTO</code> || UNKNOWN ||
|-
| <code>CSI2_THSSET</code> || UNKNOWN ||
|-
| <code>CSI2_THSSTO</code> || UNKNOWN ||
|-
| <code>CSI2_TREN</code> || UNKNOWN ||
|-
| <code>D1CACHE_BASE</code> || UNKNOWN ||
|-
| <code>DC_HUFFTABLE_OFFSET</code> || MACRO ||
|-
| <code>DC_MAXCTABLE_OFFSET</code> || MACRO ||
|-
| <code>DC_OSETTABLE_OFFSET</code> || MACRO ||
|-
| <code>DISP_DMA</code> || UNKNOWN ||
|-
| <code>DSI2_DMA</code> || UNKNOWN ||
|-
| <code>DSI_AFEC0</code> || UNKNOWN ||
|-
| <code>DSI_AFEC1</code> || UNKNOWN ||
|-
| <code>DSI_CMD_DATA_FIFO</code> || UNKNOWN ||
|-
| <code>DSI_CMD_PKTC</code> || UNKNOWN ||
|-
| <code>DSI_CMD_PKTH</code> || UNKNOWN ||
|-
| <code>DSI_CTRL</code> || UNKNOWN ||
|-
| <code>DSI_DISP0_CTRL</code> || UNKNOWN ||
|-
| <code>DSI_DISP1_CTRL</code> || UNKNOWN ||
|-
| <code>DSI_DMA</code> || UNKNOWN ||
|-
| <code>DSI_HSTX_TO_CNT</code> || UNKNOWN ||
|-
| <code>DSI_HS_CLT0</code> || UNKNOWN ||
|-
| <code>DSI_HS_CLT1</code> || UNKNOWN ||
|-
| <code>DSI_HS_CLT2</code> || UNKNOWN ||
|-
| <code>DSI_HS_DLT3</code> || UNKNOWN ||
|-
| <code>DSI_HS_DLT4</code> || UNKNOWN ||
|-
| <code>DSI_HS_DLT5</code> || UNKNOWN ||
|-
| <code>DSI_INT_ENABLE</code> || UNKNOWN ||
|-
| <code>DSI_INT_STATUS</code> || UNKNOWN ||
|-
| <code>DSI_LPRX_TO_CNT</code> || UNKNOWN ||
|-
| <code>DSI_LP_DLT6</code> || UNKNOWN ||
|-
| <code>DSI_LP_DLT7</code> || UNKNOWN ||
|-
| <code>DSI_PHY_CONTROL</code> || UNKNOWN ||
|-
| <code>DSI_PIX_FIFO</code> || UNKNOWN ||
|-
| <code>DSI_PR_TO_CNT</code> || UNKNOWN ||
|-
| <code>DSI_RX1_PKTH</code> || UNKNOWN ||
|-
| <code>DSI_RX2_PKTH</code> || UNKNOWN ||
|-
| <code>DSI_STAT</code> || UNKNOWN ||
|-
| <code>DSI_TA_TO_CNT</code> || UNKNOWN ||
|-
| <code>DSI_TST_MON</code> || UNKNOWN ||
|-
| <code>DSI_TST_SEL</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_CZ_CLRFLG_FETCHES</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_CZ_EVICTIONS</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_CZ_FETCHES</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_CZ_FETCH_STALLS</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_CZ_FE_DISCARDED</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_CZ_FE_HITS</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_CZ_FE_LINE_REQS</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_CZ_FE_MISSES</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_CZ_FE_QUAD_REQS</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_CZ_FE_UNUSED</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_CZ_LINE_FLUSHES</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_CZ_PBE_HITS</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_CZ_PBE_MISSES</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_CZ_PBE_REQS</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_CZ_PBE_STALLS</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_CZ_UM_STALLS</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_EZ_CLRFLG_FETCHES</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_EZ_EVICTIONS</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_EZ_FETCHES</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_EZ_FETCH_STALLS</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_EZ_FE_FETCHES</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_EZ_FE_HITS</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_EZ_FE_MISSES</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_EZ_FE_REQS</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_EZ_LINE_FLUSHES</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_EZ_PBE_HITS</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_EZ_PBE_MISSES</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_EZ_PBE_REQS</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_EZ_PBE_STALLS</code> || UNKNOWN ||
|-
| <code>GROPCTR_FBC_EZ_UM_STALLS</code> || UNKNOWN ||
|-
| <code>GROPCTR_FEINVALIDPIXELS</code> || UNKNOWN ||
|-
| <code>GROPCTR_FEPEZIDLE</code> || UNKNOWN ||
|-
| <code>GROPCTR_FEPEZRDY</code> || UNKNOWN ||
|-
| <code>GROPCTR_FESPMRDY</code> || UNKNOWN ||
|-
| <code>GROPCTR_FESPMSTALL</code> || UNKNOWN ||
|-
| <code>GROPCTR_FESTALLPREFETCH</code> || UNKNOWN ||
|-
| <code>GROPCTR_FEVALIDPRIMS</code> || UNKNOWN ||
|-
| <code>GROPCTR_FEVALIDQUADS</code> || UNKNOWN ||
|-
| <code>GROPCTR_FEZCULLEDQUADS</code> || UNKNOWN ||
|-
| <code>GROPCTR_FOVCLIPPEDPRIMS</code> || UNKNOWN ||
|-
| <code>GROPCTR_FOVCULLEDPRIMS</code> || UNKNOWN ||
|-
| <code>GROPCTR_NOFEPIXELPRIMS</code> || UNKNOWN ||
|-
| <code>GROPCTR_PBE_DEPTH_TEST_FAIL</code> || UNKNOWN ||
|-
| <code>GROPCTR_PBE_DPTH_STCL_PASS</code> || UNKNOWN ||
|-
| <code>GROPCTR_PBE_FE_STALLS</code> || UNKNOWN ||
|-
| <code>GROPCTR_PBE_STCL_TEST_FAIL</code> || UNKNOWN ||
|-
| <code>GROPCTR_REVCULLEDPRIMS</code> || UNKNOWN ||
|-
| <code>GROPCTR_TU0_AXI_REQ_FIFO_FULL</code> || UNKNOWN ||
|-
| <code>GROPCTR_TU0_CACHE_ACCESSES</code> || UNKNOWN ||
|-
| <code>GROPCTR_TU0_CACHE_MISSES</code> || UNKNOWN ||
|-
| <code>GROPCTR_TU0_CACHE_RCV_WAITS</code> || UNKNOWN ||
|-
| <code>GROPCTR_TU0_CACHE_REQ_STALLS</code> || UNKNOWN ||
|-
| <code>GROPCTR_TU0_CACHE_STALLS</code> || UNKNOWN ||
|-
| <code>GROPCTR_TU0_SAME_BANK_STALL</code> || UNKNOWN ||
|-
| <code>GROPCTR_TU0_SAME_SET_STALL</code> || UNKNOWN ||
|-
| <code>GROPCTR_TU1_AXI_REQ_FIFO_FULL</code> || UNKNOWN ||
|-
| <code>GROPCTR_TU1_CACHE_ACCESSES</code> || UNKNOWN ||
|-
| <code>GROPCTR_TU1_CACHE_MISSES</code> || UNKNOWN ||
|-
| <code>GROPCTR_TU1_CACHE_RCV_WAITS</code> || UNKNOWN ||
|-
| <code>GROPCTR_TU1_CACHE_REQ_STALLS</code> || UNKNOWN ||
|-
| <code>GROPCTR_TU1_CACHE_STALLS</code> || UNKNOWN ||
|-
| <code>GROPCTR_TU1_SAME_BANK_STALL</code> || UNKNOWN ||
|-
| <code>GROPCTR_TU1_SAME_SET_STALL</code> || UNKNOWN ||
|-
| <code>GRP_FDBGB</code> || UNKNOWN ||
|-
| <code>GRP_FDBGO</code> || UNKNOWN ||
|-
| <code>GRP_FDBGR</code> || UNKNOWN ||
|-
| <code>GRP_FDBGS</code> || UNKNOWN ||
|-
| <code>GRP_SDBG0</code> || UNKNOWN ||
|-
| <code>GRS_DBGE</code> || UNKNOWN ||
|-
| <code>GRTMPM0_BASE</code> || UNKNOWN ||
|-
| <code>GRTMPM1_BASE</code> || UNKNOWN ||
|-
| <code>GRTMPM_MASK</code> || UNKNOWN ||
|-
| <code>GR_FBC_ADDR_MASK</code> || UNKNOWN ||
|-
| <code>GR_FBC_BASE</code> || UNKNOWN ||
|-
| <code>GR_FBC_DEBUG_ADDR_MASK</code> || UNKNOWN ||
|-
| <code>GR_FBC_DEBUG_BASE</code> || UNKNOWN ||
|-
| <code>GR_PPL_ADDR_MASK</code> || UNKNOWN ||
|-
| <code>GR_PPL_BASE</code> || UNKNOWN ||
|-
| <code>GR_PPL_DEBUG_ADDR_MASK</code> || UNKNOWN ||
|-
| <code>GR_PPL_DEBUG_BASE</code> || UNKNOWN ||
|-
| <code>GR_PSE_ADDR_MASK</code> || UNKNOWN ||
|-
| <code>GR_PSE_BASE</code> || UNKNOWN ||
|-
| <code>GR_PSE_DEBUG_ADDR_MASK</code> || UNKNOWN ||
|-
| <code>GR_PSE_DEBUG_BASE</code> || UNKNOWN ||
|-
| <code>GR_SYSTEM_BASE</code> || UNKNOWN ||
|-
| <code>GR_SYSTEM_DEBUG_BASE</code> || UNKNOWN ||
|-
| <code>GR_TU_ADDR_MASK</code> || UNKNOWN ||
|-
| <code>GR_TU_BASE0</code> || UNKNOWN ||
|-
| <code>GR_TU_BASE1</code> || UNKNOWN ||
|-
| <code>GR_TU_BASE2</code> || UNKNOWN ||
|-
| <code>GR_TU_BASE3</code> || UNKNOWN ||
|-
| <code>GR_TU_BASE4</code> || UNKNOWN ||
|-
| <code>GR_TU_BASE5</code> || UNKNOWN ||
|-
| <code>GR_TU_BASE6</code> || UNKNOWN ||
|-
| <code>GR_TU_BASE7</code> || UNKNOWN ||
|-
| <code>GR_TU_DBG_BASE</code> || UNKNOWN ||
|-
| <code>GR_TU_UNIT_MASK</code> || UNKNOWN ||
|-
| <code>GR_UNIFORM_ADDR_MASK</code> || UNKNOWN ||
|-
| <code>GR_UNIFORM_BASE</code> || UNKNOWN ||
|-
| <code>GR_UNIFORM_SIZE</code> || UNKNOWN ||
|-
| <code>GR_VCACHE_ADDR_MASK</code> || UNKNOWN ||
|-
| <code>GR_VCACHE_BASE</code> || UNKNOWN ||
|-
| <code>GR_VCACHE_SIZE</code> || UNKNOWN ||
|-
| <code>GR_VCD_ADDR_MASK</code> || UNKNOWN ||
|-
| <code>GR_VCD_BASE</code> || UNKNOWN ||
|-
| <code>GR_VCM_ADDR_MASK</code> || UNKNOWN ||
|-
| <code>GR_VCM_BASE</code> || UNKNOWN ||
|-
| <code>GR_VCM_CI_ADDR_MASK</code> || UNKNOWN ||
|-
| <code>GR_VCM_CI_BASE</code> || UNKNOWN ||
|-
| <code>GR_VPM_VRFCFG_ADDR_MASK</code> || UNKNOWN ||
|-
| <code>GR_VPM_VRFCFG_BASE</code> || UNKNOWN ||
|-
| <code>HW_POINTER_TO_ADDRESS</code> || MACRO ||
|-
| <code>HW_REGISTER_RO</code> || MACRO ||
|-
| <code>HW_REGISTER_RW</code> || MACRO ||
|-
| <code>I1CACHE_BASE</code> || UNKNOWN ||
|-
| <code>I2CA_0</code> || UNKNOWN ||
|-
| <code>I2CA_1</code> || UNKNOWN ||
|-
| <code>I2CA_2</code> || UNKNOWN ||
|-
| <code>I2CA_3</code> || UNKNOWN ||
|-
| <code>I2CA_x</code> || MACRO ||
|-
| <code>I2CCLKT_0</code> || UNKNOWN ||
|-
| <code>I2CCLKT_1</code> || UNKNOWN ||
|-
| <code>I2CCLKT_2</code> || UNKNOWN ||
|-
| <code>I2CCLKT_3</code> || UNKNOWN ||
|-
| <code>I2CCLKT_x</code> || MACRO ||
|-
| <code>I2CC_0</code> || UNKNOWN ||
|-
| <code>I2CC_1</code> || UNKNOWN ||
|-
| <code>I2CC_2</code> || UNKNOWN ||
|-
| <code>I2CC_3</code> || UNKNOWN ||
|-
| <code>I2CC_x</code> || MACRO ||
|-
| <code>I2CDEL_0</code> || UNKNOWN ||
|-
| <code>I2CDEL_1</code> || UNKNOWN ||
|-
| <code>I2CDEL_2</code> || UNKNOWN ||
|-
| <code>I2CDEL_3</code> || UNKNOWN ||
|-
| <code>I2CDEL_x</code> || MACRO ||
|-
| <code>I2CDIV_0</code> || UNKNOWN ||
|-
| <code>I2CDIV_1</code> || UNKNOWN ||
|-
| <code>I2CDIV_2</code> || UNKNOWN ||
|-
| <code>I2CDIV_3</code> || UNKNOWN ||
|-
| <code>I2CDIV_x</code> || MACRO ||
|-
| <code>I2CDLEN_0</code> || UNKNOWN ||
|-
| <code>I2CDLEN_1</code> || UNKNOWN ||
|-
| <code>I2CDLEN_2</code> || UNKNOWN ||
|-
| <code>I2CDLEN_3</code> || UNKNOWN ||
|-
| <code>I2CDLEN_x</code> || MACRO ||
|-
| <code>I2CFIFO_0</code> || UNKNOWN ||
|-
| <code>I2CFIFO_1</code> || UNKNOWN ||
|-
| <code>I2CFIFO_2</code> || UNKNOWN ||
|-
| <code>I2CFIFO_3</code> || UNKNOWN ||
|-
| <code>I2CFIFO_x</code> || MACRO ||
|-
| <code>I2CS_0</code> || UNKNOWN ||
|-
| <code>I2CS_1</code> || UNKNOWN ||
|-
| <code>I2CS_2</code> || UNKNOWN ||
|-
| <code>I2CS_3</code> || UNKNOWN ||
|-
| <code>I2CS_x</code> || MACRO ||
|-
| <code>IC_0</code> || UNKNOWN ||
|-
| <code>IC_1</code> || UNKNOWN ||
|-
| <code>IC_MASK0</code> || UNKNOWN ||
|-
| <code>IC_VADDR</code> || UNKNOWN ||
|-
| <code>IFORCE0_0</code> || UNKNOWN ||
|-
| <code>IFORCE0_1</code> || UNKNOWN ||
|-
| <code>IFORCE1_0</code> || UNKNOWN ||
|-
| <code>IFORCE1_1</code> || UNKNOWN ||
|-
| <code>IMASK0_0</code> || UNKNOWN ||
|-
| <code>IMASK0_1</code> || UNKNOWN ||
|-
| <code>IMASK1_0</code> || UNKNOWN ||
|-
| <code>IMASK1_1</code> || UNKNOWN ||
|-
| <code>IMASK2_0</code> || UNKNOWN ||
|-
| <code>IMASK2_1</code> || UNKNOWN ||
|-
| <code>IMASK3_0</code> || UNKNOWN ||
|-
| <code>IMASK3_1</code> || UNKNOWN ||
|-
| <code>IMASK4_0</code> || UNKNOWN ||
|-
| <code>IMASK4_1</code> || UNKNOWN ||
|-
| <code>IMASK5_0</code> || UNKNOWN ||
|-
| <code>IMASK5_1</code> || UNKNOWN ||
|-
| <code>IMASK6_0</code> || UNKNOWN ||
|-
| <code>IMASK6_1</code> || UNKNOWN ||
|-
| <code>IMASK7_0</code> || UNKNOWN ||
|-
| <code>IMASK7_1</code> || UNKNOWN ||
|-
| <code>IMASKx_0</code> || MACRO ||
|-
| <code>IMASKx_1</code> || MACRO ||
|-
| <code>INTERRUPT_3D</code> || UNKNOWN ||
|-
| <code>INTERRUPT_ADC</code> || UNKNOWN ||
|-
| <code>INTERRUPT_CCP2</code> || UNKNOWN ||
|-
| <code>INTERRUPT_CDP</code> || UNKNOWN ||
|-
| <code>INTERRUPT_CODEC0</code> || UNKNOWN ||
|-
| <code>INTERRUPT_CODEC1</code> || UNKNOWN ||
|-
| <code>INTERRUPT_CODEC2</code> || UNKNOWN ||
|-
| <code>INTERRUPT_CRYPTO</code> || UNKNOWN ||
|-
| <code>INTERRUPT_CSI2</code> || UNKNOWN ||
|-
| <code>INTERRUPT_DMA0</code> || UNKNOWN ||
|-
| <code>INTERRUPT_DMA1</code> || UNKNOWN ||
|-
| <code>INTERRUPT_DMA10</code> || UNKNOWN ||
|-
| <code>INTERRUPT_DMA11</code> || UNKNOWN ||
|-
| <code>INTERRUPT_DMA12</code> || UNKNOWN ||
|-
| <code>INTERRUPT_DMA13</code> || UNKNOWN ||
|-
| <code>INTERRUPT_DMA14</code> || UNKNOWN ||
|-
| <code>INTERRUPT_DMA15</code> || UNKNOWN ||
|-
| <code>INTERRUPT_DMA2</code> || UNKNOWN ||
|-
| <code>INTERRUPT_DMA3</code> || UNKNOWN ||
|-
| <code>INTERRUPT_DMA4</code> || UNKNOWN ||
|-
| <code>INTERRUPT_DMA5</code> || UNKNOWN ||
|-
| <code>INTERRUPT_DMA6</code> || UNKNOWN ||
|-
| <code>INTERRUPT_DMA7</code> || UNKNOWN ||
|-
| <code>INTERRUPT_DMA8</code> || UNKNOWN ||
|-
| <code>INTERRUPT_DMA9</code> || UNKNOWN ||
|-
| <code>INTERRUPT_DSI0</code> || UNKNOWN ||
|-
| <code>INTERRUPT_DUMMY</code> || UNKNOWN ||
|-
| <code>INTERRUPT_EXCEPTION_NUM</code> || UNKNOWN ||
|-
| <code>INTERRUPT_EXCEPTION_OFFSET</code> || UNKNOWN ||
|-
| <code>INTERRUPT_GPIO0</code> || UNKNOWN ||
|-
| <code>INTERRUPT_GPIO1</code> || UNKNOWN ||
|-
| <code>INTERRUPT_GPIO2</code> || UNKNOWN ||
|-
| <code>INTERRUPT_GPION</code> || UNKNOWN ||
|-
| <code>INTERRUPT_HARDINT_NUM</code> || UNKNOWN ||
|-
| <code>INTERRUPT_HARDINT_OFFSET</code> || UNKNOWN ||
|-
| <code>INTERRUPT_HDMI0</code> || UNKNOWN ||
|-
| <code>INTERRUPT_HDMI1</code> || UNKNOWN ||
|-
| <code>INTERRUPT_HOSTINTERFACE</code> || UNKNOWN ||
|-
| <code>INTERRUPT_HOSTPORT</code> || UNKNOWN ||
|-
| <code>INTERRUPT_HW_NUM</code> || UNKNOWN ||
|-
| <code>INTERRUPT_HW_OFFSET</code> || UNKNOWN ||
|-
| <code>INTERRUPT_I2C</code> || UNKNOWN ||
|-
| <code>INTERRUPT_I2SPCM</code> || UNKNOWN ||
|-
| <code>INTERRUPT_ISP</code> || UNKNOWN ||
|-
| <code>INTERRUPT_JPEG</code> || UNKNOWN ||
|-
| <code>INTERRUPT_MULTICORESYNC0</code> || UNKNOWN ||
|-
| <code>INTERRUPT_MULTICORESYNC1</code> || UNKNOWN ||
|-
| <code>INTERRUPT_MULTICORESYNC2</code> || UNKNOWN ||
|-
| <code>INTERRUPT_MULTICORESYNC3</code> || UNKNOWN ||
|-
| <code>INTERRUPT_PARALLELCAMERA</code> || UNKNOWN ||
|-
| <code>INTERRUPT_PIXELVALVE0</code> || UNKNOWN ||
|-
| <code>INTERRUPT_PIXELVALVE1</code> || UNKNOWN ||
|-
| <code>INTERRUPT_PLL</code> || UNKNOWN ||
|-
| <code>INTERRUPT_SDCARDHOST</code> || UNKNOWN ||
|-
| <code>INTERRUPT_SDIO</code> || UNKNOWN ||
|-
| <code>INTERRUPT_SLIMBUS</code> || UNKNOWN ||
|-
| <code>INTERRUPT_SMI</code> || UNKNOWN ||
|-
| <code>INTERRUPT_SOFTINT_NUM</code> || UNKNOWN ||
|-
| <code>INTERRUPT_SOFTINT_OFFSET</code> || UNKNOWN ||
|-
| <code>INTERRUPT_SPARE1</code> || UNKNOWN ||
|-
| <code>INTERRUPT_SPARE2</code> || UNKNOWN ||
|-
| <code>INTERRUPT_SPARE3</code> || UNKNOWN ||
|-
| <code>INTERRUPT_SPARE4</code> || UNKNOWN ||
|-
| <code>INTERRUPT_SPARE5</code> || UNKNOWN ||
|-
| <code>INTERRUPT_SPI</code> || UNKNOWN ||
|-
| <code>INTERRUPT_SW_NUM</code> || UNKNOWN ||
|-
| <code>INTERRUPT_SW_OFFSET</code> || UNKNOWN ||
|-
| <code>INTERRUPT_TIMER0</code> || UNKNOWN ||
|-
| <code>INTERRUPT_TIMER1</code> || UNKNOWN ||
|-
| <code>INTERRUPT_TIMER2</code> || UNKNOWN ||
|-
| <code>INTERRUPT_TIMER3</code> || UNKNOWN ||
|-
| <code>INTERRUPT_TRANSPOSER</code> || UNKNOWN ||
|-
| <code>INTERRUPT_UART</code> || UNKNOWN ||
|-
| <code>INTERRUPT_USB</code> || UNKNOWN ||
|-
| <code>INTERRUPT_VEC</code> || UNKNOWN ||
|-
| <code>INTERRUPT_VECTOR_BASE</code> || UNKNOWN ||
|-
| <code>INTERRUPT_VIDEOSCALER</code> || UNKNOWN ||
|-
| <code>INT_CTL_BASE_ADDR1</code> || UNKNOWN ||
|-
| <code>IPROFILE_0</code> || UNKNOWN ||
|-
| <code>IPROFILE_1</code> || UNKNOWN ||
|-
| <code>ISRC0_0</code> || UNKNOWN ||
|-
| <code>ISRC0_1</code> || UNKNOWN ||
|-
| <code>ISRC1_0</code> || UNKNOWN ||
|-
| <code>ISRC1_1</code> || UNKNOWN ||
|-
| <code>IS_0</code> || UNKNOWN ||
|-
| <code>IS_1</code> || UNKNOWN ||
|-
| <code>IS_ALIAS_COHERENT</code> || MACRO ||
|-
| <code>IS_ALIAS_DIRECT</code> || MACRO ||
|-
| <code>IS_ALIAS_NONALLOCATING</code> || MACRO ||
|-
| <code>IS_ALIAS_NORMAL</code> || MACRO ||
|-
| <code>IS_ALIAS_STREAMING</code> || MACRO ||
|-
| <code>IVADDR_0</code> || UNKNOWN ||
|-
| <code>IVADDR_1</code> || UNKNOWN ||
|-
| <code>IWAKEUP_0</code> || UNKNOWN ||
|-
| <code>IWAKEUP_1</code> || UNKNOWN ||
|-
| <code>JCTRL_FLUSH</code> || UNKNOWN ||
|-
| <code>JCTRL_MODE</code> || UNKNOWN ||
|-
| <code>JCTRL_RESET</code> || UNKNOWN ||
|-
| <code>JCTRL_START</code> || UNKNOWN ||
|-
| <code>JCTRL_STUFF</code> || UNKNOWN ||
|-
| <code>JDCCTRL_DCCOMP_MASK</code> || UNKNOWN ||
|-
| <code>JDCCTRL_DISDC</code> || UNKNOWN ||
|-
| <code>JDCCTRL_SETDC</code> || MACRO ||
|-
| <code>JHADDR_TABLEF</code> || UNKNOWN ||
|-
| <code>JICST_CDONE</code> || UNKNOWN ||
|-
| <code>JICST_ERR</code> || UNKNOWN ||
|-
| <code>JICST_INTCD</code> || UNKNOWN ||
|-
| <code>JICST_INTE</code> || UNKNOWN ||
|-
| <code>JICST_INTM</code> || UNKNOWN ||
|-
| <code>JICST_INTSD</code> || UNKNOWN ||
|-
| <code>JICST_MARKER</code> || UNKNOWN ||
|-
| <code>JICST_SDONE</code> || UNKNOWN ||
|-
| <code>JMCTRL_AC_TAB</code> || MACRO ||
|-
| <code>JMCTRL_CMP</code> || MACRO ||
|-
| <code>JMCTRL_DC_TAB</code> || MACRO ||
|-
| <code>JMCTRL_NUMCMP</code> || UNKNOWN ||
|-
| <code>JMCTRL_UNUSED_BITS</code> || UNKNOWN ||
|-
| <code>MAX_DMA_NUM</code> || UNKNOWN ||
|-
| <code>MAX_DMA_SUB</code> || UNKNOWN ||
|-
| <code>MAX_EXCEPTION_NUM</code> || UNKNOWN ||
|-
| <code>MAX_GPIO_NUM</code> || UNKNOWN ||
|-
| <code>MAX_TIMER_NUM</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_ICCLR_0</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_ICCLR_1</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_ICSET_0</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_ICSET_1</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_IREQ_0</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_IREQ_1</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_MBOX_0</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_MBOX_1</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_MBOX_2</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_MBOX_3</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_MBOX_4</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_MBOX_5</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_MBOX_6</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_MBOX_7</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_MBOX_MASK</code> || MACRO ||
|-
| <code>MULTICORE_SYNC_NUM_SEMAPHORES</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK</code> || MACRO ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_0</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_1</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_10</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_11</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_12</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_13</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_14</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_15</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_16</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_17</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_18</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_19</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_2</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_20</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_21</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_22</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_23</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_24</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_25</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_26</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_27</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_28</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_29</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_3</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_30</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_31</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_4</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_5</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_6</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_7</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_8</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_MASK_9</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_SEMA_STATUS</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_VPU_SEMA_0</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_VPU_SEMA_1</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_VPU_SEMA_STATUS</code> || UNKNOWN ||
|-
| <code>MULTICORE_SYNC_VPU_SEMA_x</code> || MACRO ||
|-
| <code>PIXELVALVE_C_0</code> || UNKNOWN ||
|-
| <code>PIXELVALVE_C_1</code> || UNKNOWN ||
|-
| <code>PIXELVALVE_C_x</code> || MACRO ||
|-
| <code>PIXELVALVE_HSYNC_0</code> || UNKNOWN ||
|-
| <code>PIXELVALVE_HSYNC_1</code> || UNKNOWN ||
|-
| <code>PIXELVALVE_HSYNC_x</code> || MACRO ||
|-
| <code>PIXELVALVE_INTEN_0</code> || UNKNOWN ||
|-
| <code>PIXELVALVE_INTEN_1</code> || UNKNOWN ||
|-
| <code>PIXELVALVE_INTEN_x</code> || MACRO ||
|-
| <code>PIXELVALVE_INTSTAT_0</code> || UNKNOWN ||
|-
| <code>PIXELVALVE_INTSTAT_1</code> || UNKNOWN ||
|-
| <code>PIXELVALVE_INTSTAT_x</code> || MACRO ||
|-
| <code>PIXELVALVE_STAT_0</code> || UNKNOWN ||
|-
| <code>PIXELVALVE_STAT_1</code> || UNKNOWN ||
|-
| <code>PIXELVALVE_STAT_x</code> || MACRO ||
|-
| <code>PIXELVALVE_VC_0</code> || UNKNOWN ||
|-
| <code>PIXELVALVE_VC_1</code> || UNKNOWN ||
|-
| <code>PIXELVALVE_VC_x</code> || MACRO ||
|-
| <code>PIXELVALVE_VSIZE_0</code> || UNKNOWN ||
|-
| <code>PIXELVALVE_VSIZE_1</code> || UNKNOWN ||
|-
| <code>PIXELVALVE_VSIZE_x</code> || MACRO ||
|-
| <code>PIXELVALVE_VSYNC_0</code> || UNKNOWN ||
|-
| <code>PIXELVALVE_VSYNC_1</code> || UNKNOWN ||
|-
| <code>PIXELVALVE_VSYNC_x</code> || MACRO ||
|-
| <code>RUN_ARBITER_CTRL_BASE_ADDRESS</code> || UNKNOWN ||
|-
| <code>SDRAM_CTRL_DMA</code> || UNKNOWN ||
|-
| <code>STC0_0</code> || UNKNOWN ||
|-
| <code>STC0_1</code> || UNKNOWN ||
|-
| <code>STC0_x</code> || MACRO ||
|-
| <code>STC1_0</code> || UNKNOWN ||
|-
| <code>STC1_1</code> || UNKNOWN ||
|-
| <code>STC1_x</code> || MACRO ||
|-
| <code>STC2_0</code> || UNKNOWN ||
|-
| <code>STC2_1</code> || UNKNOWN ||
|-
| <code>STC2_x</code> || MACRO ||
|-
| <code>STC3_0</code> || UNKNOWN ||
|-
| <code>STC3_1</code> || UNKNOWN ||
|-
| <code>STC3_x</code> || MACRO ||
|-
| <code>STCHI_0</code> || UNKNOWN ||
|-
| <code>STCHI_1</code> || UNKNOWN ||
|-
| <code>STCHI_x</code> || MACRO ||
|-
| <code>STCLO_0</code> || UNKNOWN ||
|-
| <code>STCLO_1</code> || UNKNOWN ||
|-
| <code>STCLO_x</code> || MACRO ||
|-
| <code>STCS_0</code> || UNKNOWN ||
|-
| <code>STCS_1</code> || UNKNOWN ||
|-
| <code>STCS_x</code> || MACRO ||
|-
| <code>STC_0</code> || UNKNOWN ||
|-
| <code>STC_1</code> || UNKNOWN ||
|-
| <code>STC_x</code> || MACRO ||
|-
| <code>SYSTEM_TIMER_BASE1</code> || UNKNOWN ||
|-
| <code>TE0_VSWIDTH</code> || UNKNOWN ||
|-
| <code>TE1_VSWIDTH</code> || UNKNOWN ||
|-
| <code>TH0_ADDR_MASK</code> || UNKNOWN ||
|-
| <code>TH0_BASE</code> || UNKNOWN ||
|-
| <code>TH1_ADDR_MASK</code> || UNKNOWN ||
|-
| <code>TH1_BASE</code> || UNKNOWN ||
|-
| <code>TRANSPOSER_CONTROL</code> || UNKNOWN ||
|-
| <code>TRANSPOSER_DIMENSIONS</code> || UNKNOWN ||
|-
| <code>TRANSPOSER_DST_PITCH</code> || UNKNOWN ||
|-
| <code>TRANSPOSER_DST_PTR</code> || UNKNOWN ||
|-
| <code>TRANSPOSER_PROGRESS</code> || UNKNOWN ||
|-
| <code>UNUSED_DMA_12</code> || UNKNOWN ||
|-
| <code>UNUSED_DMA_14</code> || UNKNOWN ||
|-
| <code>VIDEOCORE_NUM_GPIO_PINS</code> || UNKNOWN ||
|-
| <code>VIDEOCORE_NUM_UART_PORTS</code> || UNKNOWN ||
|-
| <code>VIDEO_ENC_PrimaryControl</code> || UNKNOWN ||
|-
| <code>VIDEO_ENC_RevID</code> || UNKNOWN ||
|-
| <code>VPU1_THREAD_CTRL_BASE_ADDRESS</code> || UNKNOWN ||
|-
| <code>VPU1_UNIFORM_MEM_BASE_ADDRESS</code> || UNKNOWN ||
|-
| <code>VRF_SIZE</code> || UNKNOWN ||
|-
| <code>WSE_CONTROL</code> || UNKNOWN ||
|-
| <code>WSE_RESET</code> || UNKNOWN ||
|-
| <code>WSE_VPS_CONTROL</code> || UNKNOWN ||
|-
| <code>WSE_VPS_DATA_1</code> || UNKNOWN ||
|-
| <code>WSE_WSS_DATA</code> || UNKNOWN ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|}
=== Register details ===
== A2W ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e102000</code> ||
|-
| id || <code>0x00613277</code> ||
|-
| password || <code>0x5a000000</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>A2W_PLLA_DIG0</code> ||align="right"| <code>0x7e102000</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLA_DIG1</code> ||align="right"| <code>0x7e102004</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00004000</code> ||
|-
| <code>A2W_PLLA_DIG2</code> ||align="right"| <code>0x7e102008</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00100401</code> ||
|-
| <code>A2W_PLLA_DIG3</code> ||align="right"| <code>0x7e10200c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000004</code> ||
|-
| <code>A2W_PLLA_ANA0</code> ||align="right"| <code>0x7e102010</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLA_ANA1</code> ||align="right"| <code>0x7e102014</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x001d0000</code> ||
|-
| <code>A2W_PLLA_ANA2</code> ||align="right"| <code>0x7e102018</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLA_ANA3</code> ||align="right"| <code>0x7e10201c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000180</code> ||
|-
| <code>A2W_PLLC_DIG0</code> ||align="right"| <code>0x7e102020</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLC_DIG1</code> ||align="right"| <code>0x7e102024</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00004000</code> ||
|-
| <code>A2W_PLLC_DIG2</code> ||align="right"| <code>0x7e102028</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00100401</code> ||
|-
| <code>A2W_PLLC_DIG3</code> ||align="right"| <code>0x7e10202c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000004</code> ||
|-
| <code>A2W_PLLC_ANA0</code> ||align="right"| <code>0x7e102030</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLC_ANA1</code> ||align="right"| <code>0x7e102034</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x001d0000</code> ||
|-
| <code>A2W_PLLC_ANA2</code> ||align="right"| <code>0x7e102038</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLC_ANA3</code> ||align="right"| <code>0x7e10203c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000180</code> ||
|-
| <code>A2W_PLLD_DIG0</code> ||align="right"| <code>0x7e102040</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLD_DIG1</code> ||align="right"| <code>0x7e102044</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00004000</code> ||
|-
| <code>A2W_PLLD_DIG2</code> ||align="right"| <code>0x7e102048</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00100401</code> ||
|-
| <code>A2W_PLLD_DIG3</code> ||align="right"| <code>0x7e10204c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000004</code> ||
|-
| <code>A2W_PLLD_ANA0</code> ||align="right"| <code>0x7e102050</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLD_ANA1</code> ||align="right"| <code>0x7e102054</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x001d0000</code> ||
|-
| <code>A2W_PLLD_ANA2</code> ||align="right"| <code>0x7e102058</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLD_ANA3</code> ||align="right"| <code>0x7e10205c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000180</code> ||
|-
| <code>A2W_PLLH_DIG0</code> ||align="right"| <code>0x7e102060</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLH_DIG1</code> ||align="right"| <code>0x7e102064</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLH_DIG2</code> ||align="right"| <code>0x7e102068</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x000000aa</code> ||
|-
| <code>A2W_PLLH_DIG3</code> ||align="right"| <code>0x7e10206c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLH_ANA0</code> ||align="right"| <code>0x7e102070</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00d80000</code> ||
|-
| <code>A2W_PLLH_ANA1</code> ||align="right"| <code>0x7e102074</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000014</code> ||
|-
| <code>A2W_PLLH_ANA2</code> ||align="right"| <code>0x7e102078</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLH_ANA3</code> ||align="right"| <code>0x7e10207c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_HDMI_CTL0</code> ||align="right"| <code>0x7e102080</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00470238</code> ||
|-
| <code>A2W_HDMI_CTL1</code> ||align="right"| <code>0x7e102084</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00011c00</code> ||
|-
| <code>A2W_HDMI_CTL2</code> ||align="right"| <code>0x7e102088</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x0018048e</code> ||
|-
| <code>A2W_HDMI_CTL3</code> ||align="right"| <code>0x7e10208c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000040</code> ||
|-
| <code>A2W_XOSC0</code> ||align="right"| <code>0x7e102090</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00820080</code> ||
|-
| <code>A2W_XOSC1</code> ||align="right"| <code>0x7e102094</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000006</code> ||
|-
| <code>A2W_SMPS_CTLA0</code> ||align="right"| <code>0x7e1020a0</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_CTLA1</code> ||align="right"| <code>0x7e1020a4</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_CTLA2</code> ||align="right"| <code>0x7e1020a8</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_CTLB0</code> ||align="right"| <code>0x7e1020b0</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_CTLB1</code> ||align="right"| <code>0x7e1020b4</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_CTLB2</code> ||align="right"| <code>0x7e1020b8</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_CTLC0</code> ||align="right"| <code>0x7e1020c0</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_CTLC1</code> ||align="right"| <code>0x7e1020c4</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_CTLC2</code> ||align="right"| <code>0x7e1020c8</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_CTLC3</code> ||align="right"| <code>0x7e1020cc</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_LDO0</code> ||align="right"| <code>0x7e1020d0</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_LDO1</code> ||align="right"| <code>0x7e1020d4</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLB_DIG0</code> ||align="right"| <code>0x7e1020e0</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLB_DIG1</code> ||align="right"| <code>0x7e1020e4</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00004000</code> ||
|-
| <code>A2W_PLLB_DIG2</code> ||align="right"| <code>0x7e1020e8</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00100401</code> ||
|-
| <code>A2W_PLLB_DIG3</code> ||align="right"| <code>0x7e1020ec</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000004</code> ||
|-
| <code>A2W_PLLB_ANA0</code> ||align="right"| <code>0x7e1020f0</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLB_ANA1</code> ||align="right"| <code>0x7e1020f4</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x001d0000</code> ||
|-
| <code>A2W_PLLB_ANA2</code> ||align="right"| <code>0x7e1020f8</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLB_ANA3</code> ||align="right"| <code>0x7e1020fc</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000180</code> ||
|-
| [[#A2W_PLLA_CTRL|<code>A2W_PLLA_CTRL</code>]] ||align="right"| <code>0x7e102100</code> ||align="center"| RW ||align="right"| 18 ||align="right"| <code>0x000373ff</code> ||align="right"| <code>0x00010000</code> ||
|-
| [[#A2W_PLLA_ANA_SSCS|<code>A2W_PLLA_ANA_SSCS</code>]] ||align="right"| <code>0x7e102110</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x0001ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLC_CTRL|<code>A2W_PLLC_CTRL</code>]] ||align="right"| <code>0x7e102120</code> ||align="center"| RW ||align="right"| 18 ||align="right"| <code>0x000373ff</code> ||align="right"| <code>0x00010000</code> ||
|-
| [[#A2W_PLLC_ANA_SSCS|<code>A2W_PLLC_ANA_SSCS</code>]] ||align="right"| <code>0x7e102130</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x0001ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLD_CTRL|<code>A2W_PLLD_CTRL</code>]] ||align="right"| <code>0x7e102140</code> ||align="center"| RW ||align="right"| 18 ||align="right"| <code>0x000373ff</code> ||align="right"| <code>0x00010000</code> ||
|-
| [[#A2W_PLLD_ANA_SSCS|<code>A2W_PLLD_ANA_SSCS</code>]] ||align="right"| <code>0x7e102150</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x0001ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLH_CTRL|<code>A2W_PLLH_CTRL</code>]] ||align="right"| <code>0x7e102160</code> ||align="center"| RW ||align="right"| 18 ||align="right"| <code>0x000370ff</code> ||align="right"| <code>0x00010000</code> ||
|-
| [[#A2W_HDMI_CTL_RCAL|<code>A2W_HDMI_CTL_RCAL</code>]] ||align="right"| <code>0x7e102180</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x00011f33</code> ||align="right"| <code>0x00010000</code> ||
|-
| [[#A2W_XOSC_CTRL|<code>A2W_XOSC_CTRL</code>]] ||align="right"| <code>0x7e102190</code> ||align="center"| RW ||align="right"| 20 ||align="right"| <code>0x000ff0ff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_SMPS_A_MODE|<code>A2W_SMPS_A_MODE</code>]] ||align="right"| <code>0x7e1021a0</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_SMPS_B_STAT|<code>A2W_SMPS_B_STAT</code>]] ||align="right"| <code>0x7e1021b0</code> ||align="center"| RW ||align="right"| 13 ||align="right"| <code>0x0000111f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_SMPS_C_CLK|<code>A2W_SMPS_C_CLK</code>]] ||align="right"| <code>0x7e1021c0</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_SMPS_L_SPV|<code>A2W_SMPS_L_SPV</code>]] ||align="right"| <code>0x7e1021d0</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLB_CTRL|<code>A2W_PLLB_CTRL</code>]] ||align="right"| <code>0x7e1021e0</code> ||align="center"| RW ||align="right"| 18 ||align="right"| <code>0x000373ff</code> ||align="right"| <code>0x00010000</code> ||
|-
| [[#A2W_PLLB_ANA_SSCS|<code>A2W_PLLB_ANA_SSCS</code>]] ||align="right"| <code>0x7e1021f0</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x0001ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLA_FRAC|<code>A2W_PLLA_FRAC</code>]] ||align="right"| <code>0x7e102200</code> ||align="center"| RW ||align="right"| 20 ||align="right"| <code>0x000fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLA_ANA_SSCL|<code>A2W_PLLA_ANA_SSCL</code>]] ||align="right"| <code>0x7e102210</code> ||align="center"| RW ||align="right"| 22 ||align="right"| <code>0x003fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLC_FRAC|<code>A2W_PLLC_FRAC</code>]] ||align="right"| <code>0x7e102220</code> ||align="center"| RW ||align="right"| 20 ||align="right"| <code>0x000fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLC_ANA_SSCL</code> ||align="right"| <code>0x7e102230</code> ||align="center"| RW ||align="right"| 22 ||align="right"| <code>0x003fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLD_FRAC|<code>A2W_PLLD_FRAC</code>]] ||align="right"| <code>0x7e102240</code> ||align="center"| RW ||align="right"| 20 ||align="right"| <code>0x000fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLD_ANA_SSCL</code> ||align="right"| <code>0x7e102250</code> ||align="center"| RW ||align="right"| 22 ||align="right"| <code>0x003fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLH_FRAC|<code>A2W_PLLH_FRAC</code>]] ||align="right"| <code>0x7e102260</code> ||align="center"| RW ||align="right"| 20 ||align="right"| <code>0x000fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_HDMI_CTL_HFEN|<code>A2W_HDMI_CTL_HFEN</code>]] ||align="right"| <code>0x7e102280</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_XOSC_CPR|<code>A2W_XOSC_CPR</code>]] ||align="right"| <code>0x7e102290</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x00000013</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_SMPS_A_VOLTS|<code>A2W_SMPS_A_VOLTS</code>]] ||align="right"| <code>0x7e1022a0</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_SMPS_C_CTL|<code>A2W_SMPS_C_CTL</code>]] ||align="right"| <code>0x7e1022c0</code> ||align="center"| RW ||align="right"| 2 ||align="right"| <code>0x00000003</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_SMPS_L_SPA|<code>A2W_SMPS_L_SPA</code>]] ||align="right"| <code>0x7e1022d0</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLB_FRAC|<code>A2W_PLLB_FRAC</code>]] ||align="right"| <code>0x7e1022e0</code> ||align="center"| RW ||align="right"| 20 ||align="right"| <code>0x000fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLB_ANA_SSCL|<code>A2W_PLLB_ANA_SSCL</code>]] ||align="right"| <code>0x7e1022f0</code> ||align="center"| RW ||align="right"| 22 ||align="right"| <code>0x003fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLA_DSI0|<code>A2W_PLLA_DSI0</code>]] ||align="right"| <code>0x7e102300</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| [[#A2W_PLLA_ANA_KAIP|<code>A2W_PLLA_ANA_KAIP</code>]] ||align="right"| <code>0x7e102310</code> ||align="center"| RW ||align="right"| 11 ||align="right"| <code>0x0000077f</code> ||align="right"| <code>0x0000033a</code> ||
|-
| [[#A2W_PLLC_CORE2|<code>A2W_PLLC_CORE2</code>]] ||align="right"| <code>0x7e102320</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| [[#A2W_PLLC_ANA_KAIP|<code>A2W_PLLC_ANA_KAIP</code>]] ||align="right"| <code>0x7e102330</code> ||align="center"| RW ||align="right"| 11 ||align="right"| <code>0x0000077f</code> ||align="right"| <code>0x0000033a</code> ||
|-
| [[#A2W_PLLD_DSI0|<code>A2W_PLLD_DSI0</code>]] ||align="right"| <code>0x7e102340</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| [[#A2W_PLLD_ANA_KAIP|<code>A2W_PLLD_ANA_KAIP</code>]] ||align="right"| <code>0x7e102350</code> ||align="center"| RW ||align="right"| 11 ||align="right"| <code>0x0000077f</code> ||align="right"| <code>0x0000033a</code> ||
|-
| [[#A2W_PLLH_AUX|<code>A2W_PLLH_AUX</code>]] ||align="right"| <code>0x7e102360</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| [[#A2W_PLLH_ANA_KAIP|<code>A2W_PLLH_ANA_KAIP</code>]] ||align="right"| <code>0x7e102370</code> ||align="center"| RW ||align="right"| 11 ||align="right"| <code>0x0000077f</code> ||align="right"| <code>0x0000033a</code> ||
|-
| [[#A2W_XOSC_BIAS|<code>A2W_XOSC_BIAS</code>]] ||align="right"| <code>0x7e102390</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code>0x00000018</code> ||
|-
| [[#A2W_SMPS_A_GAIN|<code>A2W_SMPS_A_GAIN</code>]] ||align="right"| <code>0x7e1023a0</code> ||align="center"| RW ||align="right"| 3 ||align="right"| <code>0x00000007</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_SMPS_L_SCV|<code>A2W_SMPS_L_SCV</code>]] ||align="right"| <code>0x7e1023d0</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLB_ARM|<code>A2W_PLLB_ARM</code>]] ||align="right"| <code>0x7e1023e0</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| [[#A2W_PLLB_ANA_KAIP|<code>A2W_PLLB_ANA_KAIP</code>]] ||align="right"| <code>0x7e1023f0</code> ||align="center"| RW ||align="right"| 11 ||align="right"| <code>0x0000077f</code> ||align="right"| <code>0x0000033a</code> ||
|-
| [[#A2W_PLLA_CORE|<code>A2W_PLLA_CORE</code>]] ||align="right"| <code>0x7e102400</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| [[#A2W_PLLA_ANA_STAT|<code>A2W_PLLA_ANA_STAT</code>]] ||align="right"| <code>0x7e102410</code> ||align="center"| RW ||align="right"| 12 ||align="right"| <code>0x00000fff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLC_CORE1|<code>A2W_PLLC_CORE1</code>]] ||align="right"| <code>0x7e102420</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| [[#A2W_PLLC_ANA_STAT|<code>A2W_PLLC_ANA_STAT</code>]] ||align="right"| <code>0x7e102430</code> ||align="center"| RW ||align="right"| 12 ||align="right"| <code>0x00000fff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLD_CORE|<code>A2W_PLLD_CORE</code>]] ||align="right"| <code>0x7e102440</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| [[#A2W_PLLD_ANA_STAT|<code>A2W_PLLD_ANA_STAT</code>]] ||align="right"| <code>0x7e102450</code> ||align="center"| RW ||align="right"| 12 ||align="right"| <code>0x00000fff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLH_RCAL|<code>A2W_PLLH_RCAL</code>]] ||align="right"| <code>0x7e102460</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| [[#A2W_XOSC_PWR|<code>A2W_XOSC_PWR</code>]] ||align="right"| <code>0x7e102490</code> ||align="center"| RW ||align="right"| 3 ||align="right"| <code>0x00000007</code> ||align="right"| <code>0x00000004</code> ||
|-
| [[#A2W_SMPS_L_SCA|<code>A2W_SMPS_L_SCA</code>]] ||align="right"| <code>0x7e1024d0</code> ||align="center"| RW ||align="right"| 12 ||align="right"| <code>0x00000fff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLB_SP0|<code>A2W_PLLB_SP0</code>]] ||align="right"| <code>0x7e1024e0</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| [[#A2W_PLLB_ANA_STAT|<code>A2W_PLLB_ANA_STAT</code>]] ||align="right"| <code>0x7e1024f0</code> ||align="center"| RW ||align="right"| 12 ||align="right"| <code>0x00000fff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLA_PER|<code>A2W_PLLA_PER</code>]] ||align="right"| <code>0x7e102500</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| [[#A2W_PLLA_ANA_SCTL|<code>A2W_PLLA_ANA_SCTL</code>]] ||align="right"| <code>0x7e102510</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLC_PER|<code>A2W_PLLC_PER</code>]] ||align="right"| <code>0x7e102520</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| [[#A2W_PLLC_ANA_SCTL|<code>A2W_PLLC_ANA_SCTL</code>]] ||align="right"| <code>0x7e102530</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLD_PER|<code>A2W_PLLD_PER</code>]] ||align="right"| <code>0x7e102540</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| [[#A2W_PLLD_ANA_SCTL|<code>A2W_PLLD_ANA_SCTL</code>]] ||align="right"| <code>0x7e102550</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLH_PIX|<code>A2W_PLLH_PIX</code>]] ||align="right"| <code>0x7e102560</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| [[#A2W_PLLH_ANA_SCTL|<code>A2W_PLLH_ANA_SCTL</code>]] ||align="right"| <code>0x7e102570</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_SMPS_L_SIV|<code>A2W_SMPS_L_SIV</code>]] ||align="right"| <code>0x7e1025d0</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLB_SP1|<code>A2W_PLLB_SP1</code>]] ||align="right"| <code>0x7e1025e0</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| [[#A2W_PLLB_ANA_SCTL|<code>A2W_PLLB_ANA_SCTL</code>]] ||align="right"| <code>0x7e1025f0</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLA_CCP2|<code>A2W_PLLA_CCP2</code>]] ||align="right"| <code>0x7e102600</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| [[#A2W_PLLA_ANA_VCO|<code>A2W_PLLA_ANA_VCO</code>]] ||align="right"| <code>0x7e102610</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLC_CORE0|<code>A2W_PLLC_CORE0</code>]] ||align="right"| <code>0x7e102620</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| [[#A2W_PLLC_ANA_VCO|<code>A2W_PLLC_ANA_VCO</code>]] ||align="right"| <code>0x7e102630</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLD_DSI1|<code>A2W_PLLD_DSI1</code>]] ||align="right"| <code>0x7e102640</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| [[#A2W_PLLD_ANA_VCO|<code>A2W_PLLD_ANA_VCO</code>]] ||align="right"| <code>0x7e102650</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLH_ANA_STAT|<code>A2W_PLLH_ANA_STAT</code>]] ||align="right"| <code>0x7e102660</code> ||align="center"| RW ||align="right"| 21 ||align="right"| <code>0x001f1fff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLH_ANA_VCO|<code>A2W_PLLH_ANA_VCO</code>]] ||align="right"| <code>0x7e102670</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_SMPS_L_SIA|<code>A2W_SMPS_L_SIA</code>]] ||align="right"| <code>0x7e1026d0</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#A2W_PLLB_SP2|<code>A2W_PLLB_SP2</code>]] ||align="right"| <code>0x7e1026e0</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| [[#A2W_PLLB_ANA_VCO|<code>A2W_PLLB_ANA_VCO</code>]] ||align="right"| <code>0x7e1026f0</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLA_DIG0R</code> ||align="right"| <code>0x7e102800</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLA_DIG1R</code> ||align="right"| <code>0x7e102804</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00004000</code> ||
|-
| <code>A2W_PLLA_DIG2R</code> ||align="right"| <code>0x7e102808</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00100401</code> ||
|-
| <code>A2W_PLLA_DIG3R</code> ||align="right"| <code>0x7e10280c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000004</code> ||
|-
| <code>A2W_PLLA_ANA0R</code> ||align="right"| <code>0x7e102810</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLA_ANA1R</code> ||align="right"| <code>0x7e102814</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x001d0000</code> ||
|-
| <code>A2W_PLLA_ANA2R</code> ||align="right"| <code>0x7e102818</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLA_ANA3R</code> ||align="right"| <code>0x7e10281c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000180</code> ||
|-
| <code>A2W_PLLC_DIG0R</code> ||align="right"| <code>0x7e102820</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLC_DIG1R</code> ||align="right"| <code>0x7e102824</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00004000</code> ||
|-
| <code>A2W_PLLC_DIG2R</code> ||align="right"| <code>0x7e102828</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00100401</code> ||
|-
| <code>A2W_PLLC_DIG3R</code> ||align="right"| <code>0x7e10282c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000004</code> ||
|-
| <code>A2W_PLLC_ANA0R</code> ||align="right"| <code>0x7e102830</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLC_ANA1R</code> ||align="right"| <code>0x7e102834</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x001d0000</code> ||
|-
| <code>A2W_PLLC_ANA2R</code> ||align="right"| <code>0x7e102838</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLC_ANA3R</code> ||align="right"| <code>0x7e10283c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000180</code> ||
|-
| <code>A2W_PLLD_DIG0R</code> ||align="right"| <code>0x7e102840</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLD_DIG1R</code> ||align="right"| <code>0x7e102844</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00004000</code> ||
|-
| <code>A2W_PLLD_DIG2R</code> ||align="right"| <code>0x7e102848</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00100401</code> ||
|-
| <code>A2W_PLLD_DIG3R</code> ||align="right"| <code>0x7e10284c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000004</code> ||
|-
| <code>A2W_PLLD_ANA0R</code> ||align="right"| <code>0x7e102850</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLD_ANA1R</code> ||align="right"| <code>0x7e102854</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x001d0000</code> ||
|-
| <code>A2W_PLLD_ANA2R</code> ||align="right"| <code>0x7e102858</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLD_ANA3R</code> ||align="right"| <code>0x7e10285c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000180</code> ||
|-
| <code>A2W_PLLH_DIG0R</code> ||align="right"| <code>0x7e102860</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLH_DIG1R</code> ||align="right"| <code>0x7e102864</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLH_DIG2R</code> ||align="right"| <code>0x7e102868</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x000000aa</code> ||
|-
| <code>A2W_PLLH_DIG3R</code> ||align="right"| <code>0x7e10286c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLH_ANA0R</code> ||align="right"| <code>0x7e102870</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00d80000</code> ||
|-
| <code>A2W_PLLH_ANA1R</code> ||align="right"| <code>0x7e102874</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000014</code> ||
|-
| <code>A2W_PLLH_ANA2R</code> ||align="right"| <code>0x7e102878</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLH_ANA3R</code> ||align="right"| <code>0x7e10287c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_HDMI_CTL0R</code> ||align="right"| <code>0x7e102880</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00470238</code> ||
|-
| <code>A2W_HDMI_CTL1R</code> ||align="right"| <code>0x7e102884</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00011c00</code> ||
|-
| <code>A2W_HDMI_CTL2R</code> ||align="right"| <code>0x7e102888</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x0018048e</code> ||
|-
| <code>A2W_HDMI_CTL3R</code> ||align="right"| <code>0x7e10288c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000040</code> ||
|-
| <code>A2W_XOSC0R</code> ||align="right"| <code>0x7e102890</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00820080</code> ||
|-
| <code>A2W_XOSC1R</code> ||align="right"| <code>0x7e102894</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000006</code> ||
|-
| <code>A2W_SMPS_CTLA0R</code> ||align="right"| <code>0x7e1028a0</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_CTLA1R</code> ||align="right"| <code>0x7e1028a4</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_CTLA2R</code> ||align="right"| <code>0x7e1028a8</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_CTLB0R</code> ||align="right"| <code>0x7e1028b0</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_CTLB1R</code> ||align="right"| <code>0x7e1028b4</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_CTLB2R</code> ||align="right"| <code>0x7e1028b8</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_CTLC0R</code> ||align="right"| <code>0x7e1028c0</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_CTLC1R</code> ||align="right"| <code>0x7e1028c4</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_CTLC2R</code> ||align="right"| <code>0x7e1028c8</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_CTLC3R</code> ||align="right"| <code>0x7e1028cc</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_LDO0R</code> ||align="right"| <code>0x7e1028d0</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_LDO1R</code> ||align="right"| <code>0x7e1028d4</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLB_DIG0R</code> ||align="right"| <code>0x7e1028e0</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLB_DIG1R</code> ||align="right"| <code>0x7e1028e4</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00004000</code> ||
|-
| <code>A2W_PLLB_DIG2R</code> ||align="right"| <code>0x7e1028e8</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00100401</code> ||
|-
| <code>A2W_PLLB_DIG3R</code> ||align="right"| <code>0x7e1028ec</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000004</code> ||
|-
| <code>A2W_PLLB_ANA0R</code> ||align="right"| <code>0x7e1028f0</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLB_ANA1R</code> ||align="right"| <code>0x7e1028f4</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x001d0000</code> ||
|-
| <code>A2W_PLLB_ANA2R</code> ||align="right"| <code>0x7e1028f8</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLB_ANA3R</code> ||align="right"| <code>0x7e1028fc</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000180</code> ||
|-
| <code>A2W_PLLA_CTRLR</code> ||align="right"| <code>0x7e102900</code> ||align="center"| RW ||align="right"| 18 ||align="right"| <code>0x000373ff</code> ||align="right"| <code>0x00010000</code> ||
|-
| <code>A2W_PLLA_ANA_SSCSR</code> ||align="right"| <code>0x7e102910</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x0001ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLC_CTRLR</code> ||align="right"| <code>0x7e102920</code> ||align="center"| RW ||align="right"| 18 ||align="right"| <code>0x000373ff</code> ||align="right"| <code>0x00010000</code> ||
|-
| <code>A2W_PLLC_ANA_SSCSR</code> ||align="right"| <code>0x7e102930</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x0001ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLD_CTRLR</code> ||align="right"| <code>0x7e102940</code> ||align="center"| RW ||align="right"| 18 ||align="right"| <code>0x000373ff</code> ||align="right"| <code>0x00010000</code> ||
|-
| <code>A2W_PLLD_ANA_SSCSR</code> ||align="right"| <code>0x7e102950</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x0001ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLH_CTRLR</code> ||align="right"| <code>0x7e102960</code> ||align="center"| RW ||align="right"| 18 ||align="right"| <code>0x000370ff</code> ||align="right"| <code>0x00010000</code> ||
|-
| <code>A2W_HDMI_CTL_RCALR</code> ||align="right"| <code>0x7e102980</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x00011f33</code> ||align="right"| <code>0x00010000</code> ||
|-
| <code>A2W_XOSC_CTRLR</code> ||align="right"| <code>0x7e102990</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_A_MODER</code> ||align="right"| <code>0x7e1029a0</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_B_STATR</code> ||align="right"| <code>0x7e1029b0</code> ||align="center"| RW ||align="right"| 13 ||align="right"| <code>0x0000111f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_C_CLKR</code> ||align="right"| <code>0x7e1029c0</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_L_SPVR</code> ||align="right"| <code>0x7e1029d0</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLB_CTRLR</code> ||align="right"| <code>0x7e1029e0</code> ||align="center"| RW ||align="right"| 18 ||align="right"| <code>0x000373ff</code> ||align="right"| <code>0x00010000</code> ||
|-
| <code>A2W_PLLB_ANA_SSCSR</code> ||align="right"| <code>0x7e1029f0</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x0001ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLA_FRACR</code> ||align="right"| <code>0x7e102a00</code> ||align="center"| RW ||align="right"| 20 ||align="right"| <code>0x000fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLA_ANA_SSCLR</code> ||align="right"| <code>0x7e102a10</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x0001ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLC_FRACR</code> ||align="right"| <code>0x7e102a20</code> ||align="center"| RW ||align="right"| 20 ||align="right"| <code>0x000fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLC_ANA_SSCLR</code> ||align="right"| <code>0x7e102a30</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x0001ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLD_FRACR</code> ||align="right"| <code>0x7e102a40</code> ||align="center"| RW ||align="right"| 20 ||align="right"| <code>0x000fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLD_ANA_SSCLR</code> ||align="right"| <code>0x7e102a50</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x0001ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLH_FRACR</code> ||align="right"| <code>0x7e102a60</code> ||align="center"| RW ||align="right"| 20 ||align="right"| <code>0x000fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_HDMI_CTL_HFENR</code> ||align="right"| <code>0x7e102a80</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_XOSC_CPRR</code> ||align="right"| <code>0x7e102a90</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x00000013</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_A_VOLTSR</code> ||align="right"| <code>0x7e102aa0</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_C_CTLR</code> ||align="right"| <code>0x7e102ac0</code> ||align="center"| RW ||align="right"| 2 ||align="right"| <code>0x00000003</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_L_SPAR</code> ||align="right"| <code>0x7e102ad0</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLB_FRACR</code> ||align="right"| <code>0x7e102ae0</code> ||align="center"| RW ||align="right"| 20 ||align="right"| <code>0x000fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLB_ANA_SSCLR</code> ||align="right"| <code>0x7e102af0</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x0001ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLA_DSI0R</code> ||align="right"| <code>0x7e102b00</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| <code>A2W_PLLA_ANA_KAIPR</code> ||align="right"| <code>0x7e102b10</code> ||align="center"| RW ||align="right"| 11 ||align="right"| <code>0x0000077f</code> ||align="right"| <code>0x0000033a</code> ||
|-
| <code>A2W_PLLC_CORE2R</code> ||align="right"| <code>0x7e102b20</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| <code>A2W_PLLC_ANA_KAIPR</code> ||align="right"| <code>0x7e102b30</code> ||align="center"| RW ||align="right"| 11 ||align="right"| <code>0x0000077f</code> ||align="right"| <code>0x0000033a</code> ||
|-
| <code>A2W_PLLD_DSI0R</code> ||align="right"| <code>0x7e102b40</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| <code>A2W_PLLD_ANA_KAIPR</code> ||align="right"| <code>0x7e102b50</code> ||align="center"| RW ||align="right"| 11 ||align="right"| <code>0x0000077f</code> ||align="right"| <code>0x0000033a</code> ||
|-
| <code>A2W_PLLH_AUXR</code> ||align="right"| <code>0x7e102b60</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| <code>A2W_PLLH_ANA_KAIPR</code> ||align="right"| <code>0x7e102b70</code> ||align="center"| RW ||align="right"| 11 ||align="right"| <code>0x0000077f</code> ||align="right"| <code>0x0000033a</code> ||
|-
| <code>A2W_XOSC_BIASR</code> ||align="right"| <code>0x7e102b90</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code>0x00000018</code> ||
|-
| <code>A2W_SMPS_A_GAINR</code> ||align="right"| <code>0x7e102ba0</code> ||align="center"| RW ||align="right"| 3 ||align="right"| <code>0x00000007</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_L_SCVR</code> ||align="right"| <code>0x7e102bd0</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLB_ARMR</code> ||align="right"| <code>0x7e102be0</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| <code>A2W_PLLB_ANA_KAIPR</code> ||align="right"| <code>0x7e102bf0</code> ||align="center"| RW ||align="right"| 11 ||align="right"| <code>0x0000077f</code> ||align="right"| <code>0x0000033a</code> ||
|-
| <code>A2W_PLLA_CORER</code> ||align="right"| <code>0x7e102c00</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| <code>A2W_PLLA_ANA_STATR</code> ||align="right"| <code>0x7e102c10</code> ||align="center"| RW ||align="right"| 12 ||align="right"| <code>0x00000fff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLC_CORE1R</code> ||align="right"| <code>0x7e102c20</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| <code>A2W_PLLC_ANA_STATR</code> ||align="right"| <code>0x7e102c30</code> ||align="center"| RW ||align="right"| 12 ||align="right"| <code>0x00000fff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLD_CORER</code> ||align="right"| <code>0x7e102c40</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| <code>A2W_PLLD_ANA_STATR</code> ||align="right"| <code>0x7e102c50</code> ||align="center"| RW ||align="right"| 12 ||align="right"| <code>0x00000fff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLH_RCALR</code> ||align="right"| <code>0x7e102c60</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| <code>A2W_XOSC_PWRR</code> ||align="right"| <code>0x7e102c90</code> ||align="center"| RW ||align="right"| 3 ||align="right"| <code>0x00000007</code> ||align="right"| <code>0x00000004</code> ||
|-
| <code>A2W_SMPS_L_SCAR</code> ||align="right"| <code>0x7e102cd0</code> ||align="center"| RW ||align="right"| 12 ||align="right"| <code>0x00000fff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLB_SP0R</code> ||align="right"| <code>0x7e102ce0</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| <code>A2W_PLLB_ANA_STATR</code> ||align="right"| <code>0x7e102cf0</code> ||align="center"| RW ||align="right"| 12 ||align="right"| <code>0x00000fff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLA_PERR</code> ||align="right"| <code>0x7e102d00</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| <code>A2W_PLLA_ANA_SCTLR</code> ||align="right"| <code>0x7e102d10</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLC_PERR</code> ||align="right"| <code>0x7e102d20</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| <code>A2W_PLLC_ANA_SCTLR</code> ||align="right"| <code>0x7e102d30</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLD_PERR</code> ||align="right"| <code>0x7e102d40</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| <code>A2W_PLLD_ANA_SCTLR</code> ||align="right"| <code>0x7e102d50</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLH_PIXR</code> ||align="right"| <code>0x7e102d60</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| <code>A2W_PLLH_ANA_SCTLR</code> ||align="right"| <code>0x7e102d70</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_L_SIVR</code> ||align="right"| <code>0x7e102dd0</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLB_SP1R</code> ||align="right"| <code>0x7e102de0</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| <code>A2W_PLLB_ANA_SCTLR</code> ||align="right"| <code>0x7e102df0</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLA_CCP2R</code> ||align="right"| <code>0x7e102e00</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| <code>A2W_PLLA_ANA_VCOR</code> ||align="right"| <code>0x7e102e10</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLC_CORE0R</code> ||align="right"| <code>0x7e102e20</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| <code>A2W_PLLC_ANA_VCOR</code> ||align="right"| <code>0x7e102e30</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLD_DSI1R</code> ||align="right"| <code>0x7e102e40</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| <code>A2W_PLLD_ANA_VCOR</code> ||align="right"| <code>0x7e102e50</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLH_ANA_STATR</code> ||align="right"| <code>0x7e102e60</code> ||align="center"| RW ||align="right"| 21 ||align="right"| <code>0x001f1fff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLH_ANA_VCOR</code> ||align="right"| <code>0x7e102e70</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_L_SIAR</code> ||align="right"| <code>0x7e102ed0</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLB_SP2R</code> ||align="right"| <code>0x7e102ee0</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000100</code> ||
|-
| <code>A2W_PLLB_ANA_VCOR</code> ||align="right"| <code>0x7e102ef0</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLA_MULTI</code> ||align="right"| <code>0x7e102f00</code> ||align="center"| RW ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLA_ANA_MULTI</code> ||align="right"| <code>0x7e102f10</code> ||align="center"| RW ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLC_MULTI</code> ||align="right"| <code>0x7e102f20</code> ||align="center"| RW ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLC_ANA_MULTI</code> ||align="right"| <code>0x7e102f30</code> ||align="center"| RW ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLD_MULTI</code> ||align="right"| <code>0x7e102f40</code> ||align="center"| RW ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLD_ANA_MULTI</code> ||align="right"| <code>0x7e102f50</code> ||align="center"| RW ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLH_MULTI</code> ||align="right"| <code>0x7e102f60</code> ||align="center"| RW ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLH_ANA_MULTI</code> ||align="right"| <code>0x7e102f70</code> ||align="center"| RW ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_HDMI_CTL_MULTI</code> ||align="right"| <code>0x7e102f80</code> ||align="center"| RW ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_XOSC_MULTI</code> ||align="right"| <code>0x7e102f90</code> ||align="center"| RW ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_A_MULTI</code> ||align="right"| <code>0x7e102fa0</code> ||align="center"| RW ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_B_MULTI</code> ||align="right"| <code>0x7e102fb0</code> ||align="center"| RW ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_C_MULTI</code> ||align="right"| <code>0x7e102fc0</code> ||align="center"| RW ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_SMPS_L_MULTI</code> ||align="right"| <code>0x7e102fd0</code> ||align="center"| RW ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLB_MULTI</code> ||align="right"| <code>0x7e102fe0</code> ||align="center"| RW ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>A2W_PLLB_ANA_MULTI</code> ||align="right"| <code>0x7e102ff0</code> ||align="center"| RW ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== A2W_PLLA_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102100</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLA_CTRL_NDIV</code> || 0 || 9 || align="right"| <code>0x000003ff</code> || align="right"| <code>0xfffffc00</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 10 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>A2W_PLLA_CTRL_PDIV</code> || 12 || 14 || align="right"| <code>0x00007000</code> || align="right"| <code>0xffff8fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 15 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>A2W_PLLA_CTRL_PWRDN</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>A2W_PLLA_CTRL_PRSTN</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLA_ANA_SSCS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102110</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLA_ANA_SSCS_STEP</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLA_ANA_SSCS_MODE</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLC_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102120</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLC_CTRL_NDIV</code> || 0 || 9 || align="right"| <code>0x000003ff</code> || align="right"| <code>0xfffffc00</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 10 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>A2W_PLLC_CTRL_PDIV</code> || 12 || 14 || align="right"| <code>0x00007000</code> || align="right"| <code>0xffff8fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 15 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>A2W_PLLC_CTRL_PWRDN</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>A2W_PLLC_CTRL_PRSTN</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLC_ANA_SSCS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102130</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLC_ANA_SSCS_STEP</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLC_ANA_SSCS_MODE</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLD_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102140</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLD_CTRL_NDIV</code> || 0 || 9 || align="right"| <code>0x000003ff</code> || align="right"| <code>0xfffffc00</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 10 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>A2W_PLLD_CTRL_PDIV</code> || 12 || 14 || align="right"| <code>0x00007000</code> || align="right"| <code>0xffff8fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 15 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>A2W_PLLD_CTRL_PWRDN</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>A2W_PLLD_CTRL_PRSTN</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLD_ANA_SSCS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102150</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLD_ANA_SSCS_STEP</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLD_ANA_SSCS_MODE</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLH_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102160</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLH_CTRL_NDIV</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 8 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>A2W_PLLH_CTRL_PDIV</code> || 12 || 14 || align="right"| <code>0x00007000</code> || align="right"| <code>0xffff8fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 15 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>A2W_PLLH_CTRL_PWRDN</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>A2W_PLLH_CTRL_PRSTN</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_HDMI_CTL_RCAL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102180</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_HDMI_CTL_RCAL_SELAVG</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 2 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>A2W_HDMI_CTL_RCAL_SELDIV</code> || 4 || 5 || align="right"| <code>0x00000030</code> || align="right"| <code>0xffffffcf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>A2W_HDMI_CTL_RCAL_MANR</code> || 8 || 11 || align="right"| <code>0x00000f00</code> || align="right"| <code>0xfffff0ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_HDMI_CTL_RCAL_MANREN</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 13 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>A2W_HDMI_CTL_RCAL_RSTB</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x1</code> ||
|}
==== A2W_XOSC_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102190</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_XOSC_CTRL_PLLCEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_XOSC_CTRL_HDMIEN</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_XOSC_CTRL_USBEN</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_XOSC_CTRL_SMPSEN</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_XOSC_CTRL_DDREN</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_XOSC_CTRL_PLLDEN</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_XOSC_CTRL_PLLAEN</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_XOSC_CTRL_PLLBEN</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 8 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>A2W_XOSC_CTRL_PLLCOK</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_XOSC_CTRL_HDMIOK</code> || 13 || 13 || align="right"| <code>0x00002000</code> || align="right"| <code>0xffffdfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_XOSC_CTRL_USBOK</code> || 14 || 14 || align="right"| <code>0x00004000</code> || align="right"| <code>0xffffbfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_XOSC_CTRL_SMPSOK</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_XOSC_CTRL_DDROK</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_XOSC_CTRL_PLLDOK</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_XOSC_CTRL_PLLAOK</code> || 18 || 18 || align="right"| <code>0x00040000</code> || align="right"| <code>0xfffbffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_XOSC_CTRL_PLLBOK</code> || 19 || 19 || align="right"| <code>0x00080000</code> || align="right"| <code>0xfff7ffff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_SMPS_A_MODE ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1021a0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_SMPS_A_MODE_BSTPWMB</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_SMPS_B_STAT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1021b0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_SMPS_B_STAT_VOLTS</code> || 0 || 4 || align="right"| <code>0x0000001f</code> || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 5 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>A2W_SMPS_B_STAT_BSTPWMB</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>A2W_SMPS_B_STAT_POK</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_SMPS_C_CLK ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1021c0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_SMPS_C_CLK_OSCDIV</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_SMPS_C_CLK_USEOSC</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_SMPS_C_CLK_TDEN</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_SMPS_L_SPV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1021d0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_SMPS_L_SPV_VOLTS</code> || 0 || 4 || align="right"| <code>0x0000001f</code> || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLB_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1021e0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLB_CTRL_NDIV</code> || 0 || 9 || align="right"| <code>0x000003ff</code> || align="right"| <code>0xfffffc00</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 10 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>A2W_PLLB_CTRL_PDIV</code> || 12 || 14 || align="right"| <code>0x00007000</code> || align="right"| <code>0xffff8fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 15 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>A2W_PLLB_CTRL_PWRDN</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>A2W_PLLB_CTRL_PRSTN</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLB_ANA_SSCS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1021f0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLB_ANA_SSCS_STEP</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLB_ANA_SSCS_MODE</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLA_FRAC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102200</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLA_FRAC_FRAC</code> || 0 || 19 || align="right"| <code>0x000fffff</code> || align="right"| <code>0xfff00000</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLA_ANA_SSCL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102210</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLA_ANA_SSCL_LIMIT</code> || 0 || 21 || align="right"| <code>0x003fffff</code> || align="right"| <code>0xffc00000</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLC_FRAC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102220</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLC_FRAC_FRAC</code> || 0 || 19 || align="right"| <code>0x000fffff</code> || align="right"| <code>0xfff00000</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLD_FRAC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102240</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLD_FRAC_FRAC</code> || 0 || 19 || align="right"| <code>0x000fffff</code> || align="right"| <code>0xfff00000</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLH_FRAC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102260</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLH_FRAC_FRAC</code> || 0 || 19 || align="right"| <code>0x000fffff</code> || align="right"| <code>0xfff00000</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_HDMI_CTL_HFEN ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102280</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_HDMI_CTL_HFEN_HFEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_XOSC_CPR ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102290</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_XOSC_CPR_DIV</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 2 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>A2W_XOSC_CPR_CPR1</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_SMPS_A_VOLTS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1022a0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_SMPS_A_VOLTS_VOLTS</code> || 0 || 4 || align="right"| <code>0x0000001f</code> || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_SMPS_C_CTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1022c0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_SMPS_C_CTL_CTRLEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_SMPS_C_CTL_UPEN</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_SMPS_L_SPA ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1022d0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_SMPS_L_SPA_ANA</code> || 0 || 9 || align="right"| <code>0x000003ff</code> || align="right"| <code>0xfffffc00</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLB_FRAC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1022e0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLB_FRAC_FRAC</code> || 0 || 19 || align="right"| <code>0x000fffff</code> || align="right"| <code>0xfff00000</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLB_ANA_SSCL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1022f0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLB_ANA_SSCL_LIMIT</code> || 0 || 21 || align="right"| <code>0x003fffff</code> || align="right"| <code>0xffc00000</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLA_DSI0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102300</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLA_DSI0_DIV</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLA_DSI0_CHENB</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>A2W_PLLA_DSI0_BYPEN</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLA_ANA_KAIP ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102310</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLA_ANA_KAIP_KP</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0xa</code> ||
|-
| <code>A2W_PLLA_ANA_KAIP_KI</code> || 4 || 6 || align="right"| <code>0x00000070</code> || align="right"| <code>0xffffff8f</code> || align="right"| <code>0x3</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>A2W_PLLA_ANA_KAIP_KA</code> || 8 || 10 || align="right"| <code>0x00000700</code> || align="right"| <code>0xfffff8ff</code> || align="right"| <code>0x3</code> ||
|}
==== A2W_PLLC_CORE2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102320</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLC_CORE2_DIV</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLC_CORE2_CHENB</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>A2W_PLLC_CORE2_BYPEN</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLC_ANA_KAIP ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102330</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLC_ANA_KAIP_KP</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0xa</code> ||
|-
| <code>A2W_PLLC_ANA_KAIP_KI</code> || 4 || 6 || align="right"| <code>0x00000070</code> || align="right"| <code>0xffffff8f</code> || align="right"| <code>0x3</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>A2W_PLLC_ANA_KAIP_KA</code> || 8 || 10 || align="right"| <code>0x00000700</code> || align="right"| <code>0xfffff8ff</code> || align="right"| <code>0x3</code> ||
|}
==== A2W_PLLD_DSI0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102340</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLD_DSI0_DIV</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLD_DSI0_CHENB</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>A2W_PLLD_DSI0_BYPEN</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLD_ANA_KAIP ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102350</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLD_ANA_KAIP_KP</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0xa</code> ||
|-
| <code>A2W_PLLD_ANA_KAIP_KI</code> || 4 || 6 || align="right"| <code>0x00000070</code> || align="right"| <code>0xffffff8f</code> || align="right"| <code>0x3</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>A2W_PLLD_ANA_KAIP_KA</code> || 8 || 10 || align="right"| <code>0x00000700</code> || align="right"| <code>0xfffff8ff</code> || align="right"| <code>0x3</code> ||
|}
==== A2W_PLLH_AUX ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102360</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLH_AUX_DIV</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLH_AUX_CHENB</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>A2W_PLLH_AUX_BYPEN</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLH_ANA_KAIP ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102370</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLH_ANA_KAIP_KP</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0xa</code> ||
|-
| <code>A2W_PLLH_ANA_KAIP_KI</code> || 4 || 6 || align="right"| <code>0x00000070</code> || align="right"| <code>0xffffff8f</code> || align="right"| <code>0x3</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>A2W_PLLH_ANA_KAIP_KA</code> || 8 || 10 || align="right"| <code>0x00000700</code> || align="right"| <code>0xfffff8ff</code> || align="right"| <code>0x3</code> ||
|}
==== A2W_XOSC_BIAS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102390</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_XOSC_BIAS_BIAS</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x8</code> ||
|-
| <code>A2W_XOSC_BIAS_HIGHP</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x1</code> ||
|}
==== A2W_SMPS_A_GAIN ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1023a0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_SMPS_A_GAIN_DIGGAIN</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_SMPS_L_SCV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1023d0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_SMPS_L_SCV_VOLTS</code> || 0 || 4 || align="right"| <code>0x0000001f</code> || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLB_ARM ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1023e0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLB_ARM_DIV</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLB_ARM_CHENB</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>A2W_PLLB_ARM_BYPEN</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLB_ANA_KAIP ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1023f0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLB_ANA_KAIP_KP</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0xa</code> ||
|-
| <code>A2W_PLLB_ANA_KAIP_KI</code> || 4 || 6 || align="right"| <code>0x00000070</code> || align="right"| <code>0xffffff8f</code> || align="right"| <code>0x3</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>A2W_PLLB_ANA_KAIP_KA</code> || 8 || 10 || align="right"| <code>0x00000700</code> || align="right"| <code>0xfffff8ff</code> || align="right"| <code>0x3</code> ||
|}
==== A2W_PLLA_CORE ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102400</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLA_CORE_DIV</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLA_CORE_CHENB</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>A2W_PLLA_CORE_BYPEN</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLA_ANA_STAT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102410</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLA_ANA_STAT_DATA</code> || 0 || 11 || align="right"| <code>0x00000fff</code> || align="right"| <code>0xfffff000</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLC_CORE1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102420</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLC_CORE1_DIV</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLC_CORE1_CHENB</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>A2W_PLLC_CORE1_BYPEN</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLC_ANA_STAT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102430</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLC_ANA_STAT_DATA</code> || 0 || 11 || align="right"| <code>0x00000fff</code> || align="right"| <code>0xfffff000</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLD_CORE ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102440</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLD_CORE_DIV</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLD_CORE_CHENB</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>A2W_PLLD_CORE_BYPEN</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLD_ANA_STAT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102450</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLD_ANA_STAT_DATA</code> || 0 || 11 || align="right"| <code>0x00000fff</code> || align="right"| <code>0xfffff000</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLH_RCAL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102460</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLH_RCAL_DIV</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLH_RCAL_CHENB</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>A2W_PLLH_RCAL_BYPEN</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_XOSC_PWR ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102490</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_XOSC_PWR_BYPASS</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_XOSC_PWR_PWRDN</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_XOSC_PWR_RSTB</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x1</code> ||
|}
==== A2W_SMPS_L_SCA ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1024d0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_SMPS_L_SCA_ANA</code> || 0 || 11 || align="right"| <code>0x00000fff</code> || align="right"| <code>0xfffff000</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLB_SP0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1024e0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLB_SP0_DIV</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLB_SP0_CHENB</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>A2W_PLLB_SP0_BYPEN</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLB_ANA_STAT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1024f0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLB_ANA_STAT_DATA</code> || 0 || 11 || align="right"| <code>0x00000fff</code> || align="right"| <code>0xfffff000</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLA_PER ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102500</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLA_PER_DIV</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLA_PER_CHENB</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>A2W_PLLA_PER_BYPEN</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLA_ANA_SCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102510</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLA_ANA_SCTL_SEL</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLA_ANA_SCTL_UPDATE</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLA_ANA_SCTL_RESET</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLC_PER ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102520</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLC_PER_DIV</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLC_PER_CHENB</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>A2W_PLLC_PER_BYPEN</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLC_ANA_SCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102530</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLC_ANA_SCTL_SEL</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLC_ANA_SCTL_UPDATE</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLC_ANA_SCTL_RESET</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLD_PER ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102540</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLD_PER_DIV</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLD_PER_CHENB</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>A2W_PLLD_PER_BYPEN</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLD_ANA_SCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102550</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLD_ANA_SCTL_SEL</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLD_ANA_SCTL_UPDATE</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLD_ANA_SCTL_RESET</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLH_PIX ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102560</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLH_PIX_DIV</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLH_PIX_CHENB</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>A2W_PLLH_PIX_BYPEN</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLH_ANA_SCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102570</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLH_ANA_SCTL_SEL</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLH_ANA_SCTL_UPDATE</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLH_ANA_SCTL_RESET</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_SMPS_L_SIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1025d0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_SMPS_L_SIV_VOLTS</code> || 0 || 4 || align="right"| <code>0x0000001f</code> || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLB_SP1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1025e0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLB_SP1_DIV</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLB_SP1_CHENB</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>A2W_PLLB_SP1_BYPEN</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLB_ANA_SCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1025f0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLB_ANA_SCTL_SEL</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLB_ANA_SCTL_UPDATE</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLB_ANA_SCTL_RESET</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLA_CCP2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102600</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLA_CCP2_DIV</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLA_CCP2_CHENB</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>A2W_PLLA_CCP2_BYPEN</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLA_ANA_VCO ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102610</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLA_ANA_VCO_RANGE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLC_CORE0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102620</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLC_CORE0_DIV</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLC_CORE0_CHENB</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>A2W_PLLC_CORE0_BYPEN</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLC_ANA_VCO ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102630</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLC_ANA_VCO_RANGE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLD_DSI1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102640</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLD_DSI1_DIV</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLD_DSI1_CHENB</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>A2W_PLLD_DSI1_BYPEN</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLD_ANA_VCO ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102650</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLD_ANA_VCO_RANGE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLH_ANA_STAT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102660</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLH_ANA_STAT_DATA</code> || 0 || 11 || align="right"| <code>0x00000fff</code> || align="right"| <code>0xfffff000</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLH_ANA_STAT_RCALDONE</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 13 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>A2W_PLLH_ANA_STAT_RCALCODE</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLH_ANA_STAT_CNTLENB</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLH_ANA_VCO ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e102670</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLH_ANA_VCO_RANGE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_SMPS_L_SIA ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1026d0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_SMPS_L_SIA_ANA</code> || 0 || 9 || align="right"| <code>0x000003ff</code> || align="right"| <code>0xfffffc00</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLB_SP2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1026e0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLB_SP2_DIV</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>A2W_PLLB_SP2_CHENB</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>A2W_PLLB_SP2_BYPEN</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== A2W_PLLB_ANA_VCO ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1026f0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>A2W_PLLB_ANA_VCO_RANGE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
== APERF0 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e009800</code> ||
|-
| id || <code>0x41584950</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#APERF0_GEN_CTRL|<code>APERF0_GEN_CTRL</code>]] ||align="right"| <code>0x7e009800</code> ||align="center"| RW ||align="right"| 2 ||align="right"| <code>0x00000003</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#APERF0_BW0_CTRL|<code>APERF0_BW0_CTRL</code>]] ||align="right"| <code>0x7e009840</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf0001f1f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW0_ATRANS</code> ||align="right"| <code>0x7e009844</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW0_ATWAIT</code> ||align="right"| <code>0x7e009848</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW0_AMAX</code> ||align="right"| <code>0x7e00984c</code> ||align="center"| RO ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW0_WTRANS</code> ||align="right"| <code>0x7e009850</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW0_WTWAIT</code> ||align="right"| <code>0x7e009854</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW0_WMAX</code> ||align="right"| <code>0x7e009858</code> ||align="center"| RO ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW0_RTRANS</code> ||align="right"| <code>0x7e00985c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW0_RTWAIT</code> ||align="right"| <code>0x7e009860</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW0_RMAX</code> ||align="right"| <code>0x7e009864</code> ||align="center"| RO ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW0_RPEND</code> ||align="right"| <code>0x7e009868</code> ||align="center"| RO ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW2_RPEND</code> ||align="right"| <code>0x7e009868</code> ||align="center"| RO ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW1_RPEND</code> ||align="right"| <code>0x7e009868</code> ||align="center"| RO ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#APERF0_BW1_CTRL|<code>APERF0_BW1_CTRL</code>]] ||align="right"| <code>0x7e009880</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf0001f1f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW1_ATRANS</code> ||align="right"| <code>0x7e009884</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW1_ATWAIT</code> ||align="right"| <code>0x7e009888</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW1_AMAX</code> ||align="right"| <code>0x7e00988c</code> ||align="center"| RO ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW1_WTRANS</code> ||align="right"| <code>0x7e009890</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW1_WTWAIT</code> ||align="right"| <code>0x7e009894</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW1_WMAX</code> ||align="right"| <code>0x7e009898</code> ||align="center"| RO ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW1_RTRANS</code> ||align="right"| <code>0x7e00989c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW1_RTWAIT</code> ||align="right"| <code>0x7e0098a0</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW1_RMAX</code> ||align="right"| <code>0x7e0098a4</code> ||align="center"| RO ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#APERF0_BW2_CTRL|<code>APERF0_BW2_CTRL</code>]] ||align="right"| <code>0x7e0098c0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf0001f1f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW2_ATRANS</code> ||align="right"| <code>0x7e0098c4</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW2_ATWAIT</code> ||align="right"| <code>0x7e0098c8</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW2_AMAX</code> ||align="right"| <code>0x7e0098cc</code> ||align="center"| RO ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW2_WTRANS</code> ||align="right"| <code>0x7e0098d0</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW2_WTWAIT</code> ||align="right"| <code>0x7e0098d4</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW2_WMAX</code> ||align="right"| <code>0x7e0098d8</code> ||align="center"| RO ||align="right"| 28 ||align="right"| <code>0x0ff0ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW2_RTRANS</code> ||align="right"| <code>0x7e0098dc</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW2_RTWAIT</code> ||align="right"| <code>0x7e0098e0</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF0_BW2_RMAX</code> ||align="right"| <code>0x7e0098e4</code> ||align="center"| RO ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== APERF0_GEN_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e009800</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>APERF0_GEN_CTRL_ENABLE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>APERF0_GEN_CTRL_RESET</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|}
==== APERF0_BW0_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e009840</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>APERF0_BW0_CTRL_BUS</code> || 0 || 4 || align="right"| <code>0x0000001f</code> || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 5 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>APERF0_BW0_CTRL_ID</code> || 8 || 12 || align="right"| <code>0x00001f00</code> || align="right"| <code>0xffffe0ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 13 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>APERF0_BW0_CTRL_LATHALT</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>APERF0_BW0_CTRL_ID_EN</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>APERF0_BW0_CTRL_EN</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>APERF0_BW0_CTRL_RESET</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== APERF0_BW1_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e009880</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>APERF0_BW1_CTRL_BUS</code> || 0 || 4 || align="right"| <code>0x0000001f</code> || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 5 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>APERF0_BW1_CTRL_ID</code> || 8 || 12 || align="right"| <code>0x00001f00</code> || align="right"| <code>0xffffe0ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 13 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>APERF0_BW1_CTRL_LATHALT</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>APERF0_BW1_CTRL_ID_EN</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>APERF0_BW1_CTRL_EN</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>APERF0_BW1_CTRL_RESET</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== APERF0_BW2_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e0098c0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>APERF0_BW2_CTRL_BUS</code> || 0 || 4 || align="right"| <code>0x0000001f</code> || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 5 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>APERF0_BW2_CTRL_ID</code> || 8 || 12 || align="right"| <code>0x00001f00</code> || align="right"| <code>0xffffe0ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 13 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>APERF0_BW2_CTRL_LATHALT</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>APERF0_BW2_CTRL_ID_EN</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>APERF0_BW2_CTRL_EN</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>APERF0_BW2_CTRL_RESET</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
== APERF1 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7ee08000</code> ||
|-
| id || <code>0x41584950</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#APERF1_GEN_CTRL|<code>APERF1_GEN_CTRL</code>]] ||align="right"| <code>0x7ee08000</code> ||align="center"| RW ||align="right"| 2 ||align="right"| <code>0x00000003</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#APERF1_BW0_CTRL|<code>APERF1_BW0_CTRL</code>]] ||align="right"| <code>0x7ee08040</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf0001f1f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW0_ATRANS</code> ||align="right"| <code>0x7ee08044</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW0_ATWAIT</code> ||align="right"| <code>0x7ee08048</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW0_AMAX</code> ||align="right"| <code>0x7ee0804c</code> ||align="center"| RO ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW0_WTRANS</code> ||align="right"| <code>0x7ee08050</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW0_WTWAIT</code> ||align="right"| <code>0x7ee08054</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW0_WMAX</code> ||align="right"| <code>0x7ee08058</code> ||align="center"| RO ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW0_RTRANS</code> ||align="right"| <code>0x7ee0805c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW0_RTWAIT</code> ||align="right"| <code>0x7ee08060</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW0_RMAX</code> ||align="right"| <code>0x7ee08064</code> ||align="center"| RO ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW0_RPEND</code> ||align="right"| <code>0x7ee08068</code> ||align="center"| RO ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW1_RPEND</code> ||align="right"| <code>0x7ee08068</code> ||align="center"| RO ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW2_RPEND</code> ||align="right"| <code>0x7ee08068</code> ||align="center"| RO ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#APERF1_BW1_CTRL|<code>APERF1_BW1_CTRL</code>]] ||align="right"| <code>0x7ee08080</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf0001f1f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW1_ATRANS</code> ||align="right"| <code>0x7ee08084</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW1_ATWAIT</code> ||align="right"| <code>0x7ee08088</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW1_AMAX</code> ||align="right"| <code>0x7ee0808c</code> ||align="center"| RO ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW1_WTRANS</code> ||align="right"| <code>0x7ee08090</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW1_WTWAIT</code> ||align="right"| <code>0x7ee08094</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW1_WMAX</code> ||align="right"| <code>0x7ee08098</code> ||align="center"| RO ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW1_RTRANS</code> ||align="right"| <code>0x7ee0809c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW1_RTWAIT</code> ||align="right"| <code>0x7ee080a0</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW1_RMAX</code> ||align="right"| <code>0x7ee080a4</code> ||align="center"| RO ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#APERF1_BW2_CTRL|<code>APERF1_BW2_CTRL</code>]] ||align="right"| <code>0x7ee080c0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf0001f1f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW2_ATRANS</code> ||align="right"| <code>0x7ee080c4</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW2_ATWAIT</code> ||align="right"| <code>0x7ee080c8</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW2_AMAX</code> ||align="right"| <code>0x7ee080cc</code> ||align="center"| RO ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW2_WTRANS</code> ||align="right"| <code>0x7ee080d0</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW2_WTWAIT</code> ||align="right"| <code>0x7ee080d4</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW2_WMAX</code> ||align="right"| <code>0x7ee080d8</code> ||align="center"| RO ||align="right"| 28 ||align="right"| <code>0x0ff0ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW2_RTRANS</code> ||align="right"| <code>0x7ee080dc</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW2_RTWAIT</code> ||align="right"| <code>0x7ee080e0</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>APERF1_BW2_RMAX</code> ||align="right"| <code>0x7ee080e4</code> ||align="center"| RO ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== APERF1_GEN_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee08000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>APERF1_GEN_CTRL_ENABLE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>APERF1_GEN_CTRL_RESET</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|}
==== APERF1_BW0_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee08040</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>APERF1_BW0_CTRL_BUS</code> || 0 || 4 || align="right"| <code>0x0000001f</code> || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 5 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>APERF1_BW0_CTRL_ID</code> || 8 || 12 || align="right"| <code>0x00001f00</code> || align="right"| <code>0xffffe0ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 13 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>APERF1_BW0_CTRL_LATHALT</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>APERF1_BW0_CTRL_ID_EN</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>APERF1_BW0_CTRL_EN</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>APERF1_BW0_CTRL_RESET</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== APERF1_BW1_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee08080</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>APERF1_BW1_CTRL_BUS</code> || 0 || 4 || align="right"| <code>0x0000001f</code> || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 5 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>APERF1_BW1_CTRL_ID</code> || 8 || 12 || align="right"| <code>0x00001f00</code> || align="right"| <code>0xffffe0ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 13 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>APERF1_BW1_CTRL_LATHALT</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>APERF1_BW1_CTRL_ID_EN</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>APERF1_BW1_CTRL_EN</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>APERF1_BW1_CTRL_RESET</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== APERF1_BW2_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee080c0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>APERF1_BW2_CTRL_BUS</code> || 0 || 4 || align="right"| <code>0x0000001f</code> || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 5 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>APERF1_BW2_CTRL_ID</code> || 8 || 12 || align="right"| <code>0x00001f00</code> || align="right"| <code>0xffffe0ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 13 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>APERF1_BW2_CTRL_LATHALT</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>APERF1_BW2_CTRL_ID_EN</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>APERF1_BW2_CTRL_EN</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>APERF1_BW2_CTRL_RESET</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
== APHY_CSR ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7ee06000</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>APHY_CSR_ADDR_REV_ID</code> ||align="right"| <code>0x7ee06000</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_GLBL_ADDR_DLL_RESET</code> ||align="right"| <code>0x7ee06004</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_GLBL_ADDR_DLL_RECAL</code> ||align="right"| <code>0x7ee06008</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_GLBL_ADDR_DLL_CNTRL</code> ||align="right"| <code>0x7ee0600c</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_GLBL_ADDR_DLL_PH_LD_VAL</code> ||align="right"| <code>0x7ee06010</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_ADDR_MASTER_DLL_OUTPUT</code> ||align="right"| <code>0x7ee06014</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_ADDR_SLAVE_DLL_OFFSET</code> ||align="right"| <code>0x7ee06018</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_GLBL_ADR_MSTR_DLL_BYPEN</code> ||align="right"| <code>0x7ee0601c</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_GLBL_ADR_DLL_LOCK_STAT</code> ||align="right"| <code>0x7ee06020</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_DDR_PLL_GLOBAL_RESET</code> ||align="right"| <code>0x7ee06024</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_DDR_PLL_POST_DIV_RESET</code> ||align="right"| <code>0x7ee06028</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_DDR_PLL_VCO_FREQ_CNTRL0</code> ||align="right"| <code>0x7ee0602c</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_DDR_PLL_VCO_FREQ_CNTRL1</code> ||align="right"| <code>0x7ee06030</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_DDR_PLL_MDIV_VALUE</code> ||align="right"| <code>0x7ee06034</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_DDR_PLL_CONFIG_CNTRL</code> ||align="right"| <code>0x7ee06038</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_DDR_PLL_MISC_CNTRL</code> ||align="right"| <code>0x7ee0603c</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_DDR_PLL_SPRDSPECT_CTRL0</code> ||align="right"| <code>0x7ee06040</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_DDR_PLL_SPRDSPECT_CTRL1</code> ||align="right"| <code>0x7ee06044</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_DDR_PLL_LOCK_STATUS</code> ||align="right"| <code>0x7ee06048</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_DDR_PLL_HOLD_CH</code> ||align="right"| <code>0x7ee0604c</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_DDR_PLL_ENABLE_CH</code> ||align="right"| <code>0x7ee06050</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_DDR_PLL_BYPASS</code> ||align="right"| <code>0x7ee06054</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_DDR_PLL_PWRDWN</code> ||align="right"| <code>0x7ee06058</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_DDR_PLL_CH0_DESKEW_CTRL</code> ||align="right"| <code>0x7ee0605c</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_DDR_PLL_CH1_DESKEW_CTRL</code> ||align="right"| <code>0x7ee06060</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_DDR_PLL_DESKEW_STATUS</code> ||align="right"| <code>0x7ee06064</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_ADDR_PAD_DRV_SLEW_CTRL</code> ||align="right"| <code>0x7ee06068</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_ADDR_PAD_MISC_CTRL</code> ||align="right"| <code>0x7ee0606c</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_ADDR_PVT_COMP_CTRL</code> ||align="right"| <code>0x7ee06070</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_ADDR_PVT_COMP_OVRD_CTRL</code> ||align="right"| <code>0x7ee06074</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_ADDR_PVT_COMP_STATUS</code> ||align="right"| <code>0x7ee06078</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_ADDR_PVT_COMP_DEBUG</code> ||align="right"| <code>0x7ee0607c</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_PHY_BIST_CNTRL_SPR</code> ||align="right"| <code>0x7ee06080</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_PHY_BIST_CA_CRC_SPR</code> ||align="right"| <code>0x7ee06084</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_ADDR_SPR0_RW</code> ||align="right"| <code>0x7ee06088</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_ADDR_SPR1_RO</code> ||align="right"| <code>0x7ee0608c</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>APHY_CSR_ADDR_SPR_RO</code> ||align="right"| <code>0x7ee06090</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|}
=== Register details ===
== ASB ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e00a000</code> ||
|-
| id || <code>0x62726467</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>ASB_AXI_BRDG_VERSION</code> ||align="right"| <code>0x7e00a000</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#ASB_CPR_CTRL|<code>ASB_CPR_CTRL</code>]] ||align="right"| <code>0x7e00a004</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000007</code> ||
|-
| [[#ASB_V3D_S_CTRL|<code>ASB_V3D_S_CTRL</code>]] ||align="right"| <code>0x7e00a008</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000007</code> ||
|-
| [[#ASB_V3D_M_CTRL|<code>ASB_V3D_M_CTRL</code>]] ||align="right"| <code>0x7e00a00c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000007</code> ||
|-
| [[#ASB_ISP_S_CTRL|<code>ASB_ISP_S_CTRL</code>]] ||align="right"| <code>0x7e00a010</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000007</code> ||
|-
| [[#ASB_ISP_M_CTRL|<code>ASB_ISP_M_CTRL</code>]] ||align="right"| <code>0x7e00a014</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000007</code> ||
|-
| [[#ASB_H264_S_CTRL|<code>ASB_H264_S_CTRL</code>]] ||align="right"| <code>0x7e00a018</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000007</code> ||
|-
| [[#ASB_H264_M_CTRL|<code>ASB_H264_M_CTRL</code>]] ||align="right"| <code>0x7e00a01c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00000007</code> ||
|}
=== Register details ===
==== ASB_CPR_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00a004</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>ASB_CPR_CTRL_CLR_REQ</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x1</code> ||
|-
| <code>ASB_CPR_CTRL_CLR_ACK</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x1</code> ||
|-
| <code>ASB_CPR_CTRL_EMPTY</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x1</code> ||
|-
| <code>ASB_CPR_CTRL_FULL</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>ASB_CPR_CTRL_RCOUNT</code> || 4 || 13 || align="right"| <code>0x00003ff0</code> || align="right"| <code>0xffffc00f</code> || align="right"| <code>0x0</code> ||
|-
| <code>ASB_CPR_CTRL_WCOUNT</code> || 14 || 23 || align="right"| <code>0x00ffc000</code> || align="right"| <code>0xff003fff</code> || align="right"| <code>0x0</code> ||
|}
==== ASB_V3D_S_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00a008</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>ASB_V3D_S_CTRL_CLR_REQ</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x1</code> ||
|-
| <code>ASB_V3D_S_CTRL_CLR_ACK</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x1</code> ||
|-
| <code>ASB_V3D_S_CTRL_EMPTY</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x1</code> ||
|-
| <code>ASB_V3D_S_CTRL_FULL</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>ASB_V3D_S_CTRL_RCOUNT</code> || 4 || 13 || align="right"| <code>0x00003ff0</code> || align="right"| <code>0xffffc00f</code> || align="right"| <code>0x0</code> ||
|-
| <code>ASB_V3D_S_CTRL_WCOUNT</code> || 14 || 23 || align="right"| <code>0x00ffc000</code> || align="right"| <code>0xff003fff</code> || align="right"| <code>0x0</code> ||
|}
==== ASB_V3D_M_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00a00c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>ASB_V3D_M_CTRL_CLR_REQ</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x1</code> ||
|-
| <code>ASB_V3D_M_CTRL_CLR_ACK</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x1</code> ||
|-
| <code>ASB_V3D_M_CTRL_EMPTY</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x1</code> ||
|-
| <code>ASB_V3D_M_CTRL_FULL</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>ASB_V3D_M_CTRL_RCOUNT</code> || 4 || 13 || align="right"| <code>0x00003ff0</code> || align="right"| <code>0xffffc00f</code> || align="right"| <code>0x0</code> ||
|-
| <code>ASB_V3D_M_CTRL_WCOUNT</code> || 14 || 23 || align="right"| <code>0x00ffc000</code> || align="right"| <code>0xff003fff</code> || align="right"| <code>0x0</code> ||
|}
==== ASB_ISP_S_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00a010</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>ASB_ISP_S_CTRL_CLR_REQ</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x1</code> ||
|-
| <code>ASB_ISP_S_CTRL_CLR_ACK</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x1</code> ||
|-
| <code>ASB_ISP_S_CTRL_EMPTY</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x1</code> ||
|-
| <code>ASB_ISP_S_CTRL_FULL</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>ASB_ISP_S_CTRL_RCOUNT</code> || 4 || 13 || align="right"| <code>0x00003ff0</code> || align="right"| <code>0xffffc00f</code> || align="right"| <code>0x0</code> ||
|-
| <code>ASB_ISP_S_CTRL_WCOUNT</code> || 14 || 23 || align="right"| <code>0x00ffc000</code> || align="right"| <code>0xff003fff</code> || align="right"| <code>0x0</code> ||
|}
==== ASB_ISP_M_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00a014</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>ASB_ISP_M_CTRL_CLR_REQ</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x1</code> ||
|-
| <code>ASB_ISP_M_CTRL_CLR_ACK</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x1</code> ||
|-
| <code>ASB_ISP_M_CTRL_EMPTY</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x1</code> ||
|-
| <code>ASB_ISP_M_CTRL_FULL</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>ASB_ISP_M_CTRL_RCOUNT</code> || 4 || 13 || align="right"| <code>0x00003ff0</code> || align="right"| <code>0xffffc00f</code> || align="right"| <code>0x0</code> ||
|-
| <code>ASB_ISP_M_CTRL_WCOUNT</code> || 14 || 23 || align="right"| <code>0x00ffc000</code> || align="right"| <code>0xff003fff</code> || align="right"| <code>0x0</code> ||
|}
==== ASB_H264_S_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00a018</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>ASB_H264_S_CTRL_CLR_REQ</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x1</code> ||
|-
| <code>ASB_H264_S_CTRL_CLR_ACK</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x1</code> ||
|-
| <code>ASB_H264_S_CTRL_EMPTY</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x1</code> ||
|-
| <code>ASB_H264_S_CTRL_FULL</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>ASB_H264_S_CTRL_RCOUNT</code> || 4 || 13 || align="right"| <code>0x00003ff0</code> || align="right"| <code>0xffffc00f</code> || align="right"| <code>0x0</code> ||
|-
| <code>ASB_H264_S_CTRL_WCOUNT</code> || 14 || 23 || align="right"| <code>0x00ffc000</code> || align="right"| <code>0xff003fff</code> || align="right"| <code>0x0</code> ||
|}
==== ASB_H264_M_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00a01c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>ASB_H264_M_CTRL_CLR_REQ</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x1</code> ||
|-
| <code>ASB_H264_M_CTRL_CLR_ACK</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x1</code> ||
|-
| <code>ASB_H264_M_CTRL_EMPTY</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x1</code> ||
|-
| <code>ASB_H264_M_CTRL_FULL</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>ASB_H264_M_CTRL_RCOUNT</code> || 4 || 13 || align="right"| <code>0x00003ff0</code> || align="right"| <code>0xffffc00f</code> || align="right"| <code>0x0</code> ||
|-
| <code>ASB_H264_M_CTRL_WCOUNT</code> || 14 || 23 || align="right"| <code>0x00ffc000</code> || align="right"| <code>0xff003fff</code> || align="right"| <code>0x0</code> ||
|}
== AVE_IN ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e910000</code> ||
|-
| id || <code>0x61766530</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#AVE_IN_CTRL|<code>AVE_IN_CTRL</code>]] ||align="right"| <code>0x7e910000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0x87ffffff</code> ||align="right"| <code>0x08000080</code> ||
|-
| [[#AVE_IN_STATUS|<code>AVE_IN_STATUS</code>]] ||align="right"| <code>0x7e910004</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0x9f733f7f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#AVE_IN_BUF0_ADDRESS|<code>AVE_IN_BUF0_ADDRESS</code>]] ||align="right"| <code>0x7e910008</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#AVE_IN_BUF1_ADDRESS|<code>AVE_IN_BUF1_ADDRESS</code>]] ||align="right"| <code>0x7e91000c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#AVE_IN_MAX_TRANSFER|<code>AVE_IN_MAX_TRANSFER</code>]] ||align="right"| <code>0x7e910010</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#AVE_IN_LINE_LENGTH|<code>AVE_IN_LINE_LENGTH</code>]] ||align="right"| <code>0x7e910014</code> ||align="center"| RW ||align="right"| 12 ||align="right"| <code>0x00000fff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#AVE_IN_CURRENT_ADDRESS|<code>AVE_IN_CURRENT_ADDRESS</code>]] ||align="right"| <code>0x7e910018</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#AVE_IN_CURRENT_LINE_BUF0|<code>AVE_IN_CURRENT_LINE_BUF0</code>]] ||align="right"| <code>0x7e91001c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0x80000fff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#AVE_IN_CURRENT_LINE_BUF1|<code>AVE_IN_CURRENT_LINE_BUF1</code>]] ||align="right"| <code>0x7e910020</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0x80000fff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#AVE_IN_CURRENT_LINE_NUM|<code>AVE_IN_CURRENT_LINE_NUM</code>]] ||align="right"| <code>0x7e910024</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xe0000fff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#AVE_IN_OVERRUN_ADDRESS|<code>AVE_IN_OVERRUN_ADDRESS</code>]] ||align="right"| <code>0x7e910028</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#AVE_IN_LINE_NUM_INT|<code>AVE_IN_LINE_NUM_INT</code>]] ||align="right"| <code>0x7e91002c</code> ||align="center"| RW ||align="right"| 12 ||align="right"| <code>0x00000fff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#AVE_IN_CALC_LINE_STEP|<code>AVE_IN_CALC_LINE_STEP</code>]] ||align="right"| <code>0x7e910030</code> ||align="center"| RW ||align="right"| 12 ||align="right"| <code>0x00000fff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>AVE_IN_OUTSTANDING_BUFF0</code> ||align="right"| <code>0x7e910034</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>AVE_IN_OUTSTANDING_BUFF1</code> ||align="right"| <code>0x7e910038</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>AVE_IN_CHAR_CTRL</code> ||align="right"| <code>0x7e91003c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0x8000000f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>AVE_IN_SYNC_CTRL</code> ||align="right"| <code>0x7e910040</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x0000008f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#AVE_IN_FRAME_NUM|<code>AVE_IN_FRAME_NUM</code>]] ||align="right"| <code>0x7e910044</code> ||align="center"| RW ||align="right"| 12 ||align="right"| <code>0x00000fff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>AVE_IN_BLOCK_ID</code> ||align="right"| <code>0x7e910060</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x61766530</code> ||
|}
=== Register details ===
==== AVE_IN_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e910000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>AVE_IN_CTRL_OVERRUN_IRQ_EN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_CTRL_BUF0_IRQ_EN</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_CTRL_BUF1_IRQ_EN</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_CTRL_BUF_SER_IRQ_EN</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_CTRL_LINE_IRQ_EN</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_CTRL_HSYNC_IRQ_EN</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_CTRL_FRAME_RATE_IRQ_EN</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_CTRL_PRIV_MODE</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x1</code> ||
|-
| <code>AVE_IN_CTRL_LENGTH_IN_PXLS</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_CTRL_FRAME_MODE</code> || 9 || 10 || align="right"| <code>0x00000600</code> || align="right"| <code>0xfffff9ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_CTRL_BYTE_ORDER</code> || 11 || 13 || align="right"| <code>0x00003800</code> || align="right"| <code>0xffffc7ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_CTRL_EN_TRANSFER_MAX_ABORT</code> || 14 || 14 || align="right"| <code>0x00004000</code> || align="right"| <code>0xffffbfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_CTRL_EN_OVERRUN_ABORT</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_CTRL_LOW_PRIORITY</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_CTRL_HIGH_PRIORITY</code> || 20 || 23 || align="right"| <code>0x00f00000</code> || align="right"| <code>0xff0fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_CTRL_PRIORITY_LIMIT</code> || 24 || 26 || align="right"| <code>0x07000000</code> || align="right"| <code>0xf8ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 27 || 30 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>AVE_IN_CTRL_ENABLE</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== AVE_IN_STATUS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e910004</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>AVE_IN_STATUS_OVERRUN_DET</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_STATUS_BUF0_COMPL</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_STATUS_BUF1_COMPL</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_STATUS_BUF_NOT_SERV</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_STATUS_LINE_NUM_HIT</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_STATUS_HSYNC_DET</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_STATUS_FRAME_RATE_DET</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>AVE_IN_STATUS_FRAME_RATE</code> || 8 || 9 || align="right"| <code>0x00000300</code> || align="right"| <code>0xfffffcff</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_STATUS_INTERLACED</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_STATUS_EVEN_FIELD</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_STATUS_VFORM_FIELD</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_STATUS_CSYNC_FIELD</code> || 13 || 13 || align="right"| <code>0x00002000</code> || align="right"| <code>0xffffdfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 14 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>AVE_IN_STATUS_MAX_HIT</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_STATUS_CURRENT_BUF</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 18 || 19 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>AVE_IN_STATUS_AXI_STATE</code> || 20 || 22 || align="right"| <code>0x00700000</code> || align="right"| <code>0xff8fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 23 || 23 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>AVE_IN_STATUS_OVERRUN_CNT</code> || 24 || 28 || align="right"| <code>0x1f000000</code> || align="right"| <code>0xe0ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 29 || 30 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>AVE_IN_STATUS_CAPTURING</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== AVE_IN_BUF0_ADDRESS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e910008</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>AVE_IN_BUF0_ADDRESS_BUF0_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== AVE_IN_BUF1_ADDRESS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e91000c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>AVE_IN_BUF1_ADDRESS_BUF1_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== AVE_IN_MAX_TRANSFER ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e910010</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>AVE_IN_MAX_TRANSFER_MAX_TRANSFER</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== AVE_IN_LINE_LENGTH ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e910014</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>AVE_IN_LINE_LENGTH_LINE_LENGTH</code> || 0 || 11 || align="right"| <code>0x00000fff</code> || align="right"| <code>0xfffff000</code> || align="right"| <code>0x0</code> ||
|}
==== AVE_IN_CURRENT_ADDRESS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e910018</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>AVE_IN_CURRENT_ADDRESS_CUR_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== AVE_IN_CURRENT_LINE_BUF0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e91001c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>AVE_IN_CURRENT_LINE_BUF0_CURRENT_LINE</code> || 0 || 11 || align="right"| <code>0x00000fff</code> || align="right"| <code>0xfffff000</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 12 || 30 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>AVE_IN_CURRENT_LINE_BUF0_EVEN_FIELD</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== AVE_IN_CURRENT_LINE_BUF1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e910020</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>AVE_IN_CURRENT_LINE_BUF1_CURRENT_LINE</code> || 0 || 11 || align="right"| <code>0x00000fff</code> || align="right"| <code>0xfffff000</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 12 || 30 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>AVE_IN_CURRENT_LINE_BUF1_EVEN_FIELD</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== AVE_IN_CURRENT_LINE_NUM ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e910024</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>AVE_IN_CURRENT_LINE_NUM_CURRENT_LINE</code> || 0 || 11 || align="right"| <code>0x00000fff</code> || align="right"| <code>0xfffff000</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 12 || 28 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>AVE_IN_CURRENT_LINE_NUM_BUFFER_POINTER</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_CURRENT_LINE_NUM_INTERLACED</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_IN_CURRENT_LINE_NUM_EVEN_FIELD</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== AVE_IN_OVERRUN_ADDRESS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e910028</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>AVE_IN_OVERRUN_ADDRESS_OVERRUN_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== AVE_IN_LINE_NUM_INT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e91002c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>AVE_IN_LINE_NUM_INT_LINE_NUM_INT</code> || 0 || 11 || align="right"| <code>0x00000fff</code> || align="right"| <code>0xfffff000</code> || align="right"| <code>0x0</code> ||
|}
==== AVE_IN_CALC_LINE_STEP ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e910030</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>AVE_IN_CALC_LINE_STEP_CALC_LINE_STEP</code> || 0 || 11 || align="right"| <code>0x00000fff</code> || align="right"| <code>0xfffff000</code> || align="right"| <code>0x0</code> ||
|}
==== AVE_IN_FRAME_NUM ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e910044</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>AVE_IN_FRAME_NUM_FRAME_NUM</code> || 0 || 11 || align="right"| <code>0x00000fff</code> || align="right"| <code>0xfffff000</code> || align="right"| <code>0x0</code> ||
|}
== AVE_OUT ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e240000</code> ||
|-
| id || <code>0x61766538</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#AVE_OUT_CTRL|<code>AVE_OUT_CTRL</code>]] ||align="right"| <code>0x7e240000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xc0fff13f</code> ||align="right"| <code>0x40000100</code> ||
|-
| [[#AVE_OUT_STATUS|<code>AVE_OUT_STATUS</code>]] ||align="right"| <code>0x7e240004</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003f7</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#AVE_OUT_OFFSET|<code>AVE_OUT_OFFSET</code>]] ||align="right"| <code>0x7e240008</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0x80ffffff</code> ||align="right"| <code>0x80109090</code> ||
|-
| [[#AVE_OUT_Y_COEFF|<code>AVE_OUT_Y_COEFF</code>]] ||align="right"| <code>0x7e24000c</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code>0x0994b43a</code> ||
|-
| [[#AVE_OUT_CB_COEFF|<code>AVE_OUT_CB_COEFF</code>]] ||align="right"| <code>0x7e240010</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code>0x3a9d5900</code> ||
|-
| [[#AVE_OUT_CR_COEFF|<code>AVE_OUT_CR_COEFF</code>]] ||align="right"| <code>0x7e240014</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code>0x100ca7d6</code> ||
|-
| <code>AVE_OUT_BLOCK_ID</code> ||align="right"| <code>0x7e240060</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x61766538</code> ||
|}
=== Register details ===
==== AVE_OUT_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e240000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>AVE_OUT_CTRL_ERROR_IRQ_EN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_OUT_CTRL_COEFF_IRQ_EN</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_OUT_CTRL_REFRESH_RATE</code> || 2 || 3 || align="right"| <code>0x0000000c</code> || align="right"| <code>0xfffffff3</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_OUT_CTRL_MODE</code> || 4 || 5 || align="right"| <code>0x00000030</code> || align="right"| <code>0xffffffcf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>AVE_OUT_CTRL_PRIV_ACCESS</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>missing definiton</code> || 9 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>AVE_OUT_CTRL_INTERLEAVE</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_OUT_CTRL_NTSC_PAL_IDENT</code> || 13 || 13 || align="right"| <code>0x00002000</code> || align="right"| <code>0xffffdfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_OUT_CTRL_INVERT_HSYNC</code> || 14 || 14 || align="right"| <code>0x00004000</code> || align="right"| <code>0xffffbfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_OUT_CTRL_INVERT_VSYNC</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_OUT_CTRL_INVERT_EVEN_FIELD</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_OUT_CTRL_INVERT_CSYNC</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_OUT_CTRL_INVERT_DSYNC</code> || 18 || 18 || align="right"| <code>0x00040000</code> || align="right"| <code>0xfffbffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_OUT_CTRL_BYTE_SWAP</code> || 19 || 23 || align="right"| <code>0x00f80000</code> || align="right"| <code>0xff07ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 24 || 29 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>AVE_OUT_CTRL_SOFT_RESET</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>AVE_OUT_CTRL_ENABLE</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== AVE_OUT_STATUS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e240004</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>AVE_OUT_STATUS_PXL_FORMAT_ERROR</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_OUT_STATUS_PXL_OUTPUT_ERROR</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_OUT_STATUS_COEFF_ERROR</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>AVE_OUT_STATUS_HFRONT_PORCH</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_OUT_STATUS_HBACK_PORCH</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_OUT_STATUS_HSYNC</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_OUT_STATUS_VFRONT_PORCH</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_OUT_STATUS_VBACK_PORCH</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>AVE_OUT_STATUS_VSYNC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== AVE_OUT_OFFSET ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e240008</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>AVE_OUT_OFFSET_BLUE_OFFSET</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x90</code> ||
|-
| <code>AVE_OUT_OFFSET_GREEN_OFFSET</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x90</code> ||
|-
| <code>AVE_OUT_OFFSET_RED_OFFSET</code> || 16 || 23 || align="right"| <code>0x00ff0000</code> || align="right"| <code>0xff00ffff</code> || align="right"| <code>0x10</code> ||
|-
| <code>missing definiton</code> || 24 || 30 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>AVE_OUT_OFFSET_EN_YCBCR_CLAMPING</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x1</code> ||
|}
==== AVE_OUT_Y_COEFF ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e24000c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>AVE_OUT_Y_COEFF_BLUE_COEFF</code> || 0 || 9 || align="right"| <code>0x000003ff</code> || align="right"| <code>0xfffffc00</code> || align="right"| <code>0x3a</code> ||
|-
| <code>AVE_OUT_Y_COEFF_GREEN_COEFF</code> || 10 || 19 || align="right"| <code>0x000ffc00</code> || align="right"| <code>0xfff003ff</code> || align="right"| <code>0x12d</code> ||
|-
| <code>AVE_OUT_Y_COEFF_RED_COEFF</code> || 20 || 29 || align="right"| <code>0x3ff00000</code> || align="right"| <code>0xc00fffff</code> || align="right"| <code>0x99</code> ||
|}
==== AVE_OUT_CB_COEFF ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e240010</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>AVE_OUT_CB_COEFF_BLUE_COEFF</code> || 0 || 9 || align="right"| <code>0x000003ff</code> || align="right"| <code>0xfffffc00</code> || align="right"| <code>0x100</code> ||
|-
| <code>AVE_OUT_CB_COEFF_GREEN_COEFF</code> || 10 || 19 || align="right"| <code>0x000ffc00</code> || align="right"| <code>0xfff003ff</code> || align="right"| <code>0x356</code> ||
|-
| <code>AVE_OUT_CB_COEFF_RED_COEFF</code> || 20 || 29 || align="right"| <code>0x3ff00000</code> || align="right"| <code>0xc00fffff</code> || align="right"| <code>0x3a9</code> ||
|}
==== AVE_OUT_CR_COEFF ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e240014</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>AVE_OUT_CR_COEFF_BLUE_COEFF</code> || 0 || 9 || align="right"| <code>0x000003ff</code> || align="right"| <code>0xfffffc00</code> || align="right"| <code>0x3d6</code> ||
|-
| <code>AVE_OUT_CR_COEFF_GREEN_COEFF</code> || 10 || 19 || align="right"| <code>0x000ffc00</code> || align="right"| <code>0xfff003ff</code> || align="right"| <code>0x329</code> ||
|-
| <code>AVE_OUT_CR_COEFF_RED_COEFF</code> || 20 || 29 || align="right"| <code>0x3ff00000</code> || align="right"| <code>0xc00fffff</code> || align="right"| <code>0x100</code> ||
|}
== CAM0 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e800000</code> ||
|-
| id || <code>0x7563616d</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>CAM0_CAMCTL</code> ||align="right"| <code>0x7e800000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMSTA</code> ||align="right"| <code>0x7e800004</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMANA</code> ||align="right"| <code>0x7e800008</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x00000777</code> ||
|-
| <code>CAM0_CAMPRI</code> ||align="right"| <code>0x7e80000c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMCLK</code> ||align="right"| <code>0x7e800010</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x00000002</code> ||
|-
| <code>CAM0_CAMCLT</code> ||align="right"| <code>0x7e800014</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMDAT0</code> ||align="right"| <code>0x7e800018</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x00000002</code> ||
|-
| <code>CAM0_CAMDAT1</code> ||align="right"| <code>0x7e80001c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x00000002</code> ||
|-
| <code>CAM0_CAMDAT2</code> ||align="right"| <code>0x7e800020</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x00000002</code> ||
|-
| <code>CAM0_CAMDAT3</code> ||align="right"| <code>0x7e800024</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x00000002</code> ||
|-
| <code>CAM0_CAMDLT</code> ||align="right"| <code>0x7e800028</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMCMP0</code> ||align="right"| <code>0x7e80002c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMCMP1</code> ||align="right"| <code>0x7e800030</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMCAP0</code> ||align="right"| <code>0x7e800034</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMCAP1</code> ||align="right"| <code>0x7e800038</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMDBG0</code> ||align="right"| <code>0x7e8000f0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMDBG1</code> ||align="right"| <code>0x7e8000f4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMDBG2</code> ||align="right"| <code>0x7e8000f8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMDBG3</code> ||align="right"| <code>0x7e8000fc</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMICTL</code> ||align="right"| <code>0x7e800100</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMISTA</code> ||align="right"| <code>0x7e800104</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMIDI0</code> ||align="right"| <code>0x7e800108</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMIPIPE</code> ||align="right"| <code>0x7e80010c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMIBSA0</code> ||align="right"| <code>0x7e800110</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMIBEA0</code> ||align="right"| <code>0x7e800114</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMIBLS</code> ||align="right"| <code>0x7e800118</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMIBWP</code> ||align="right"| <code>0x7e80011c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMIHWIN</code> ||align="right"| <code>0x7e800120</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMIHSTA</code> ||align="right"| <code>0x7e800124</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMIVWIN</code> ||align="right"| <code>0x7e800128</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMIVSTA</code> ||align="right"| <code>0x7e80012c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMICC</code> ||align="right"| <code>0x7e800130</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMICS</code> ||align="right"| <code>0x7e800134</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMIDC</code> ||align="right"| <code>0x7e800138</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMIDPO</code> ||align="right"| <code>0x7e80013c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMIDCA</code> ||align="right"| <code>0x7e800140</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMIDCD</code> ||align="right"| <code>0x7e800144</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMIDS</code> ||align="right"| <code>0x7e800148</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMDCS</code> ||align="right"| <code>0x7e800200</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMDBSA0</code> ||align="right"| <code>0x7e800204</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMDBEA0</code> ||align="right"| <code>0x7e800208</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMDBWP</code> ||align="right"| <code>0x7e80020c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMDBCTL</code> ||align="right"| <code>0x7e800300</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMIBSA1</code> ||align="right"| <code>0x7e800304</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMIBEA1</code> ||align="right"| <code>0x7e800308</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMIDI1</code> ||align="right"| <code>0x7e80030c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMDBSA1</code> ||align="right"| <code>0x7e800310</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMDBEA1</code> ||align="right"| <code>0x7e800314</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM0_CAMMISC</code> ||align="right"| <code>0x7e800400</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
== CAM1 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e801000</code> ||
|-
| id || <code>0x7563616d</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>CAM1_CAMCTL</code> ||align="right"| <code>0x7e801000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMSTA</code> ||align="right"| <code>0x7e801004</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMANA</code> ||align="right"| <code>0x7e801008</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x00000777</code> ||
|-
| <code>CAM1_CAMPRI</code> ||align="right"| <code>0x7e80100c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMCLK</code> ||align="right"| <code>0x7e801010</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x00000002</code> ||
|-
| <code>CAM1_CAMCLT</code> ||align="right"| <code>0x7e801014</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMDAT0</code> ||align="right"| <code>0x7e801018</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x00000002</code> ||
|-
| <code>CAM1_CAMDAT1</code> ||align="right"| <code>0x7e80101c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x00000002</code> ||
|-
| <code>CAM1_CAMDAT2</code> ||align="right"| <code>0x7e801020</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x00000002</code> ||
|-
| <code>CAM1_CAMDAT3</code> ||align="right"| <code>0x7e801024</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x00000002</code> ||
|-
| <code>CAM1_CAMDLT</code> ||align="right"| <code>0x7e801028</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMCMP0</code> ||align="right"| <code>0x7e80102c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMCMP1</code> ||align="right"| <code>0x7e801030</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMCAP0</code> ||align="right"| <code>0x7e801034</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMCAP1</code> ||align="right"| <code>0x7e801038</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMDBG0</code> ||align="right"| <code>0x7e8010f0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMDBG1</code> ||align="right"| <code>0x7e8010f4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMDBG2</code> ||align="right"| <code>0x7e8010f8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMDBG3</code> ||align="right"| <code>0x7e8010fc</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMICTL</code> ||align="right"| <code>0x7e801100</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMISTA</code> ||align="right"| <code>0x7e801104</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMIDI0</code> ||align="right"| <code>0x7e801108</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMIPIPE</code> ||align="right"| <code>0x7e80110c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMIBSA0</code> ||align="right"| <code>0x7e801110</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMIBEA0</code> ||align="right"| <code>0x7e801114</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMIBLS</code> ||align="right"| <code>0x7e801118</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMIBWP</code> ||align="right"| <code>0x7e80111c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMIHWIN</code> ||align="right"| <code>0x7e801120</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMIHSTA</code> ||align="right"| <code>0x7e801124</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMIVWIN</code> ||align="right"| <code>0x7e801128</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMIVSTA</code> ||align="right"| <code>0x7e80112c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMICC</code> ||align="right"| <code>0x7e801130</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMICS</code> ||align="right"| <code>0x7e801134</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMIDC</code> ||align="right"| <code>0x7e801138</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMIDPO</code> ||align="right"| <code>0x7e80113c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMIDCA</code> ||align="right"| <code>0x7e801140</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMIDCD</code> ||align="right"| <code>0x7e801144</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMIDS</code> ||align="right"| <code>0x7e801148</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMDCS</code> ||align="right"| <code>0x7e801200</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMDBSA0</code> ||align="right"| <code>0x7e801204</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMDBEA0</code> ||align="right"| <code>0x7e801208</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMDBWP</code> ||align="right"| <code>0x7e80120c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMDBCTL</code> ||align="right"| <code>0x7e801300</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMIBSA1</code> ||align="right"| <code>0x7e801304</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMIBEA1</code> ||align="right"| <code>0x7e801308</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMIDI1</code> ||align="right"| <code>0x7e80130c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMDBSA1</code> ||align="right"| <code>0x7e801310</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMDBEA1</code> ||align="right"| <code>0x7e801314</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>CAM1_CAMMISC</code> ||align="right"| <code>0x7e801400</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
== CCP2TX ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e001000</code> ||
|-
| id || <code>0x63637032</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#CCP2TX_TC|<code>CCP2TX_TC</code>]] ||align="right"| <code>0x7e001000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0x8000ff07</code> ||align="right"| <code>0x0000ff00</code> ||
|-
| [[#CCP2TX_TS|<code>CCP2TX_TS</code>]] ||align="right"| <code>0x7e001004</code> ||align="center"| RW ||align="right"| 20 ||align="right"| <code>0x000f1f7f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CCP2TX_TAC|<code>CCP2TX_TAC</code>]] ||align="right"| <code>0x7e001008</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffff0f</code> ||align="right"| <code>0x77434307</code> ||
|-
| [[#CCP2TX_TPC|<code>CCP2TX_TPC</code>]] ||align="right"| <code>0x7e00100c</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CCP2TX_TSC|<code>CCP2TX_TSC</code>]] ||align="right"| <code>0x7e001010</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code>0x00000002</code> ||
|-
| [[#CCP2TX_TIC|<code>CCP2TX_TIC</code>]] ||align="right"| <code>0x7e001014</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000f7</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CCP2TX_TTC|<code>CCP2TX_TTC</code>]] ||align="right"| <code>0x7e001018</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0x80ff1fff</code> ||align="right"| <code>0x00000100</code> ||
|-
| [[#CCP2TX_TBA|<code>CCP2TX_TBA</code>]] ||align="right"| <code>0x7e00101c</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CCP2TX_TDL|<code>CCP2TX_TDL</code>]] ||align="right"| <code>0x7e001020</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CCP2TX_TD|<code>CCP2TX_TD</code>]] ||align="right"| <code>0x7e001024</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code></code> ||
|-
| <code>CCP2TX_TSPARE</code> ||align="right"| <code>0x7e001028</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|}
=== Register details ===
==== CCP2TX_TC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e001000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CCP2TX_TC_TEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>CCP2TX_TC_MEN</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>CCP2TX_TC_CLKM</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CCP2TX_TC_TIP</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0xff</code> ||
|-
| <code>missing definiton</code> || 16 || 30 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CCP2TX_TC_SWR</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== CCP2TX_TS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e001004</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CCP2TX_TS_TXB</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>CCP2TX_TS_IEB</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>CCP2TX_TS_ARE</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>CCP2TX_TS_TUE</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>CCP2TX_TS_TFE</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CCP2TX_TS_TFF</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CCP2TX_TS_TFP</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CCP2TX_TS_TQL</code> || 8 || 12 || align="right"| <code>0x00001f00</code> || align="right"| <code>0xffffe0ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 13 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CCP2TX_TS_IS</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CCP2TX_TS_TII</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CCP2TX_TS_TEI</code> || 18 || 18 || align="right"| <code>0x00040000</code> || align="right"| <code>0xfffbffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CCP2TX_TS_TQI</code> || 19 || 19 || align="right"| <code>0x00080000</code> || align="right"| <code>0xfff7ffff</code> || align="right"| <code>0x0</code> ||
|}
==== CCP2TX_TAC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e001008</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CCP2TX_TAC_ARST</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x1</code> ||
|-
| <code>CCP2TX_TAC_APD</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x1</code> ||
|-
| <code>CCP2TX_TAC_BPD</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x1</code> ||
|-
| <code>CCP2TX_TAC_TPC</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 4 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CCP2TX_TAC_DLAC</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x43</code> ||
|-
| <code>CCP2TX_TAC_CLAC</code> || 16 || 23 || align="right"| <code>0x00ff0000</code> || align="right"| <code>0xff00ffff</code> || align="right"| <code>0x43</code> ||
|-
| <code>CCP2TX_TAC_PTATADJ</code> || 24 || 27 || align="right"| <code>0x0f000000</code> || align="right"| <code>0xf0ffffff</code> || align="right"| <code>0x7</code> ||
|-
| <code>CCP2TX_TAC_CTATADJ</code> || 28 || 31 || align="right"| <code>0xf0000000</code> || align="right"| <code>0x0fffffff</code> || align="right"| <code>0x7</code> ||
|}
==== CCP2TX_TPC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00100c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CCP2TX_TPC_TNP</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CCP2TX_TPC_TPP</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CCP2TX_TPC_TPT</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|}
==== CCP2TX_TSC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e001010</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CCP2TX_TSC_TSM</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x2</code> ||
|}
==== CCP2TX_TIC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e001014</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CCP2TX_TIC_TIIE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>CCP2TX_TIC_TEIE</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>CCP2TX_TIC_TQIE</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CCP2TX_TIC_TQIT</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x0</code> ||
|}
==== CCP2TX_TTC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e001018</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CCP2TX_TTC_LCN</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CCP2TX_TTC_LSC</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CCP2TX_TTC_LEC</code> || 8 || 11 || align="right"| <code>0x00000f00</code> || align="right"| <code>0xfffff0ff</code> || align="right"| <code>0x1</code> ||
|-
| <code>CCP2TX_TTC_FSP</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 13 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CCP2TX_TTC_BI</code> || 16 || 23 || align="right"| <code>0x00ff0000</code> || align="right"| <code>0xff00ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 24 || 30 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CCP2TX_TTC_ATX</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== CCP2TX_TBA ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00101c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CCP2TX_TBA_ADDR</code> || 0 || 29 || align="right"| <code>0x3fffffff</code> || align="right"| <code>0xc0000000</code> || align="right"| <code>0x0</code> ||
|}
==== CCP2TX_TDL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e001020</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CCP2TX_TDL_LEN</code> || 0 || 29 || align="right"| <code>0x3fffffff</code> || align="right"| <code>0xc0000000</code> || align="right"| <code>0x0</code> ||
|}
==== CCP2TX_TD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e001024</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CCP2TX_TD_TCS</code> || 0 || 4 || align="right"| <code>0x0000001f</code> || align="right"| <code>0xffffffe0</code> || align="right"| <code></code> ||
|-
| <code>CCP2TX_TD_IES</code> || 5 || 6 || align="right"| <code>0x00000060</code> || align="right"| <code>0xffffff9f</code> || align="right"| <code></code> ||
|}
== CM ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e101000</code> ||
|-
| id || <code>0x0000636d</code> ||
|-
| password || <code>0x5a000000</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#CM_GNRICCTL|<code>CM_GNRICCTL</code>]] ||align="right"| <code>0x7e101000</code> ||align="center"| RW ||align="right"| 20 ||align="right"| <code>0x000fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_GNRICDIV|<code>CM_GNRICDIV</code>]] ||align="right"| <code>0x7e101004</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_VPUCTL|<code>CM_VPUCTL</code>]] ||align="right"| <code>0x7e101008</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003cf</code> ||align="right"| <code>0x00000041</code> ||
|-
| [[#CM_VPUDIV|<code>CM_VPUDIV</code>]] ||align="right"| <code>0x7e10100c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00fffff0</code> ||align="right"| <code>0x00001000</code> ||
|-
| [[#CM_SYSCTL|<code>CM_SYSCTL</code>]] ||align="right"| <code>0x7e101010</code> ||align="center"| RW ||align="right"| 7 ||align="right"| <code>0x00000040</code> ||align="right"| <code>0x00000040</code> ||
|-
| [[#CM_SYSDIV|<code>CM_SYSDIV</code>]] ||align="right"| <code>0x7e101014</code> ||align="center"| RO ||align="right"| 13 ||align="right"| <code>0x00001000</code> ||align="right"| <code>0x00001000</code> ||
|-
| [[#CM_PERIACTL|<code>CM_PERIACTL</code>]] ||align="right"| <code>0x7e101018</code> ||align="center"| RW ||align="right"| 7 ||align="right"| <code>0x00000040</code> ||align="right"| <code>0x00000040</code> ||
|-
| [[#CM_PERIADIV|<code>CM_PERIADIV</code>]] ||align="right"| <code>0x7e10101c</code> ||align="center"| RO ||align="right"| 13 ||align="right"| <code>0x00001000</code> ||align="right"| <code>0x00001000</code> ||
|-
| [[#CM_PERIICTL|<code>CM_PERIICTL</code>]] ||align="right"| <code>0x7e101020</code> ||align="center"| RW ||align="right"| 7 ||align="right"| <code>0x00000040</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_PERIIDIV|<code>CM_PERIIDIV</code>]] ||align="right"| <code>0x7e101024</code> ||align="center"| RO ||align="right"| 13 ||align="right"| <code>0x00001000</code> ||align="right"| <code>0x00001000</code> ||
|-
| [[#CM_H264CTL|<code>CM_H264CTL</code>]] ||align="right"| <code>0x7e101028</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000040</code> ||
|-
| [[#CM_H264DIV|<code>CM_H264DIV</code>]] ||align="right"| <code>0x7e10102c</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000fff0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_ISPCTL|<code>CM_ISPCTL</code>]] ||align="right"| <code>0x7e101030</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000040</code> ||
|-
| [[#CM_ISPDIV|<code>CM_ISPDIV</code>]] ||align="right"| <code>0x7e101034</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000fff0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_V3DCTL|<code>CM_V3DCTL</code>]] ||align="right"| <code>0x7e101038</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000040</code> ||
|-
| [[#CM_V3DDIV|<code>CM_V3DDIV</code>]] ||align="right"| <code>0x7e10103c</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000fff0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_CAM0CTL|<code>CM_CAM0CTL</code>]] ||align="right"| <code>0x7e101040</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003bf</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_CAM0DIV|<code>CM_CAM0DIV</code>]] ||align="right"| <code>0x7e101044</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000fff0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_CAM1CTL|<code>CM_CAM1CTL</code>]] ||align="right"| <code>0x7e101048</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003bf</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_CAM1DIV|<code>CM_CAM1DIV</code>]] ||align="right"| <code>0x7e10104c</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000fff0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_CCP2CTL|<code>CM_CCP2CTL</code>]] ||align="right"| <code>0x7e101050</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x00000397</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_CCP2DIV|<code>CM_CCP2DIV</code>]] ||align="right"| <code>0x7e101054</code> ||align="center"| RO ||align="right"| 13 ||align="right"| <code>0x00001000</code> ||align="right"| <code>0x00001000</code> ||
|-
| [[#CM_DSI0ECTL|<code>CM_DSI0ECTL</code>]] ||align="right"| <code>0x7e101058</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003bf</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_DSI0EDIV|<code>CM_DSI0EDIV</code>]] ||align="right"| <code>0x7e10105c</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000fff0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_DSI0PCTL|<code>CM_DSI0PCTL</code>]] ||align="right"| <code>0x7e101060</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x0000039f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_DSI0PDIV|<code>CM_DSI0PDIV</code>]] ||align="right"| <code>0x7e101064</code> ||align="center"| RO ||align="right"| 13 ||align="right"| <code>0x00001000</code> ||align="right"| <code>0x00001000</code> ||
|-
| [[#CM_DPICTL|<code>CM_DPICTL</code>]] ||align="right"| <code>0x7e101068</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003bf</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_DPIDIV|<code>CM_DPIDIV</code>]] ||align="right"| <code>0x7e10106c</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000fff0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_GP0CTL|<code>CM_GP0CTL</code>]] ||align="right"| <code>0x7e101070</code> ||align="center"| RW ||align="right"| 11 ||align="right"| <code>0x000007bf</code> ||align="right"| <code>0x00000200</code> ||
|-
| [[#CM_GP0DIV|<code>CM_GP0DIV</code>]] ||align="right"| <code>0x7e101074</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_GP1CTL|<code>CM_GP1CTL</code>]] ||align="right"| <code>0x7e101078</code> ||align="center"| RW ||align="right"| 11 ||align="right"| <code>0x000007bf</code> ||align="right"| <code>0x00000200</code> ||
|-
| [[#CM_GP1DIV|<code>CM_GP1DIV</code>]] ||align="right"| <code>0x7e10107c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_GP2CTL|<code>CM_GP2CTL</code>]] ||align="right"| <code>0x7e101080</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003bf</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_GP2DIV|<code>CM_GP2DIV</code>]] ||align="right"| <code>0x7e101084</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_HSMCTL|<code>CM_HSMCTL</code>]] ||align="right"| <code>0x7e101088</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_HSMDIV|<code>CM_HSMDIV</code>]] ||align="right"| <code>0x7e10108c</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000fff0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_OTPCTL|<code>CM_OTPCTL</code>]] ||align="right"| <code>0x7e101090</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003b3</code> ||align="right"| <code>0x00000011</code> ||
|-
| [[#CM_OTPDIV|<code>CM_OTPDIV</code>]] ||align="right"| <code>0x7e101094</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x0001f000</code> ||align="right"| <code>0x00004000</code> ||
|-
| [[#CM_PCMCTL|<code>CM_PCMCTL</code>]] ||align="right"| <code>0x7e101098</code> ||align="center"| RW ||align="right"| 11 ||align="right"| <code>0x000007bf</code> ||align="right"| <code>0x00000200</code> ||
|-
| [[#CM_PCMDIV|<code>CM_PCMDIV</code>]] ||align="right"| <code>0x7e10109c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_PWMCTL|<code>CM_PWMCTL</code>]] ||align="right"| <code>0x7e1010a0</code> ||align="center"| RW ||align="right"| 11 ||align="right"| <code>0x000007bf</code> ||align="right"| <code>0x00000200</code> ||
|-
| [[#CM_PWMDIV|<code>CM_PWMDIV</code>]] ||align="right"| <code>0x7e1010a4</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_SLIMCTL|<code>CM_SLIMCTL</code>]] ||align="right"| <code>0x7e1010a8</code> ||align="center"| RW ||align="right"| 11 ||align="right"| <code>0x000007bf</code> ||align="right"| <code>0x00000200</code> ||
|-
| [[#CM_SLIMDIV|<code>CM_SLIMDIV</code>]] ||align="right"| <code>0x7e1010ac</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_SMICTL|<code>CM_SMICTL</code>]] ||align="right"| <code>0x7e1010b0</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003bf</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_SMIDIV|<code>CM_SMIDIV</code>]] ||align="right"| <code>0x7e1010b4</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000fff0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_TCNTCTL|<code>CM_TCNTCTL</code>]] ||align="right"| <code>0x7e1010c0</code> ||align="center"| RW ||align="right"| 14 ||align="right"| <code>0x000030cf</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_TCNTCNT|<code>CM_TCNTCNT</code>]] ||align="right"| <code>0x7e1010c4</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_TECCTL|<code>CM_TECCTL</code>]] ||align="right"| <code>0x7e1010c8</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003b3</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_TECDIV|<code>CM_TECDIV</code>]] ||align="right"| <code>0x7e1010cc</code> ||align="center"| RW ||align="right"| 18 ||align="right"| <code>0x0003f000</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_TD0CTL|<code>CM_TD0CTL</code>]] ||align="right"| <code>0x7e1010d0</code> ||align="center"| RW ||align="right"| 13 ||align="right"| <code>0x00001bff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_TD0DIV|<code>CM_TD0DIV</code>]] ||align="right"| <code>0x7e1010d4</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_TD1CTL|<code>CM_TD1CTL</code>]] ||align="right"| <code>0x7e1010d8</code> ||align="center"| RW ||align="right"| 13 ||align="right"| <code>0x00001bff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_TD1DIV|<code>CM_TD1DIV</code>]] ||align="right"| <code>0x7e1010dc</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_TSENSCTL|<code>CM_TSENSCTL</code>]] ||align="right"| <code>0x7e1010e0</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003b3</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_TSENSDIV|<code>CM_TSENSDIV</code>]] ||align="right"| <code>0x7e1010e4</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x0001f000</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_TIMERCTL|<code>CM_TIMERCTL</code>]] ||align="right"| <code>0x7e1010e8</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003b3</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_TIMERDIV|<code>CM_TIMERDIV</code>]] ||align="right"| <code>0x7e1010ec</code> ||align="center"| RW ||align="right"| 18 ||align="right"| <code>0x0003ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_UARTCTL|<code>CM_UARTCTL</code>]] ||align="right"| <code>0x7e1010f0</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003bf</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_UARTDIV|<code>CM_UARTDIV</code>]] ||align="right"| <code>0x7e1010f4</code> ||align="center"| RW ||align="right"| 22 ||align="right"| <code>0x003fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_VECCTL|<code>CM_VECCTL</code>]] ||align="right"| <code>0x7e1010f8</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003bf</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_VECDIV|<code>CM_VECDIV</code>]] ||align="right"| <code>0x7e1010fc</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000f000</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_OSCCOUNT|<code>CM_OSCCOUNT</code>]] ||align="right"| <code>0x7e101100</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_PLLA|<code>CM_PLLA</code>]] ||align="right"| <code>0x7e101104</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000300</code> ||
|-
| [[#CM_PLLC|<code>CM_PLLC</code>]] ||align="right"| <code>0x7e101108</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000300</code> ||
|-
| [[#CM_PLLD|<code>CM_PLLD</code>]] ||align="right"| <code>0x7e10110c</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x00000300</code> ||
|-
| [[#CM_PLLH|<code>CM_PLLH</code>]] ||align="right"| <code>0x7e101110</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x00000307</code> ||align="right"| <code>0x00000300</code> ||
|-
| [[#CM_LOCK|<code>CM_LOCK</code>]] ||align="right"| <code>0x7e101114</code> ||align="center"| RW ||align="right"| 13 ||align="right"| <code>0x00001f1f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_EVENT|<code>CM_EVENT</code>]] ||align="right"| <code>0x7e101118</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_INTEN|<code>CM_INTEN</code>]] ||align="right"| <code>0x7e10111c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_DSI0HSCK|<code>CM_DSI0HSCK</code>]] ||align="right"| <code>0x7e101120</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_CKSM|<code>CM_CKSM</code>]] ||align="right"| <code>0x7e101124</code> ||align="center"| RW ||align="right"| 22 ||align="right"| <code>0x003fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_OSCFREQI|<code>CM_OSCFREQI</code>]] ||align="right"| <code>0x7e101128</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_OSCFREQF|<code>CM_OSCFREQF</code>]] ||align="right"| <code>0x7e10112c</code> ||align="center"| RW ||align="right"| 20 ||align="right"| <code>0x000fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_PLLTCTL|<code>CM_PLLTCTL</code>]] ||align="right"| <code>0x7e101130</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000a7</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_PLLTCNT0|<code>CM_PLLTCNT0</code>]] ||align="right"| <code>0x7e101134</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_PLLTCNT1|<code>CM_PLLTCNT1</code>]] ||align="right"| <code>0x7e101138</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_PLLTCNT2|<code>CM_PLLTCNT2</code>]] ||align="right"| <code>0x7e10113c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_PLLTCNT3|<code>CM_PLLTCNT3</code>]] ||align="right"| <code>0x7e101140</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_TDCLKEN|<code>CM_TDCLKEN</code>]] ||align="right"| <code>0x7e101144</code> ||align="center"| RW ||align="right"| 14 ||align="right"| <code>0x00003fff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_BURSTCTL|<code>CM_BURSTCTL</code>]] ||align="right"| <code>0x7e101148</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000b0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_BURSTCNT|<code>CM_BURSTCNT</code>]] ||align="right"| <code>0x7e10114c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_DSI1ECTL|<code>CM_DSI1ECTL</code>]] ||align="right"| <code>0x7e101158</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003bf</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_DSI1EDIV|<code>CM_DSI1EDIV</code>]] ||align="right"| <code>0x7e10115c</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000fff0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_DSI1PCTL|<code>CM_DSI1PCTL</code>]] ||align="right"| <code>0x7e101160</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x0000039f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_DSI1PDIV|<code>CM_DSI1PDIV</code>]] ||align="right"| <code>0x7e101164</code> ||align="center"| RO ||align="right"| 13 ||align="right"| <code>0x00001000</code> ||align="right"| <code>0x00001000</code> ||
|-
| [[#CM_DFTCTL|<code>CM_DFTCTL</code>]] ||align="right"| <code>0x7e101168</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003bf</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_DFTDIV|<code>CM_DFTDIV</code>]] ||align="right"| <code>0x7e10116c</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x0001f000</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_PLLB|<code>CM_PLLB</code>]] ||align="right"| <code>0x7e101170</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x00000303</code> ||align="right"| <code>0x00000300</code> ||
|-
| [[#CM_PULSECTL|<code>CM_PULSECTL</code>]] ||align="right"| <code>0x7e101190</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003b3</code> ||align="right"| <code>0x00000011</code> ||
|-
| [[#CM_PULSEDIV|<code>CM_PULSEDIV</code>]] ||align="right"| <code>0x7e101194</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00fff000</code> ||align="right"| <code>0x0001b000</code> ||
|-
| [[#CM_SDCCTL|<code>CM_SDCCTL</code>]] ||align="right"| <code>0x7e1011a8</code> ||align="center"| RW ||align="right"| 18 ||align="right"| <code>0x0003f3bf</code> ||align="right"| <code>0x00004000</code> ||
|-
| [[#CM_SDCDIV|<code>CM_SDCDIV</code>]] ||align="right"| <code>0x7e1011ac</code> ||align="center"| RW ||align="right"| 18 ||align="right"| <code>0x0003f000</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_ARMCTL|<code>CM_ARMCTL</code>]] ||align="right"| <code>0x7e1011b0</code> ||align="center"| RW ||align="right"| 13 ||align="right"| <code>0x000013bf</code> ||align="right"| <code>0x00000004</code> ||
|-
| [[#CM_ARMDIV|<code>CM_ARMDIV</code>]] ||align="right"| <code>0x7e1011b4</code> ||align="center"| RO ||align="right"| 13 ||align="right"| <code>0x00001000</code> ||align="right"| <code>0x00001000</code> ||
|-
| [[#CM_AVEOCTL|<code>CM_AVEOCTL</code>]] ||align="right"| <code>0x7e1011b8</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003bf</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_AVEODIV|<code>CM_AVEODIV</code>]] ||align="right"| <code>0x7e1011bc</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000f000</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_EMMCCTL|<code>CM_EMMCCTL</code>]] ||align="right"| <code>0x7e1011c0</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003bf</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CM_EMMCDIV|<code>CM_EMMCDIV</code>]] ||align="right"| <code>0x7e1011c4</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000fff0</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== CM_GNRICCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_GNRICCTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_GNRICCTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_GNRICCTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_GNRICCTL_GATE</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_GNRICCTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_GNRICCTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_GNRICCTL_MASH</code> || 9 || 10 || align="right"| <code>0x00000600</code> || align="right"| <code>0xfffff9ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_GNRICCTL_FLIP</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_GNRICDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101004</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_GNRICDIV_DIV</code> || 0 || 23 || align="right"| <code>0x00ffffff</code> || align="right"| <code>0xff000000</code> || align="right"| <code>0x0</code> ||
|}
==== CM_VPUCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101008</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_VPUCTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x1</code> ||
|-
| <code>missing definiton</code> || 4 || 5 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_VPUCTL_GATE</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x1</code> ||
|-
| <code>CM_VPUCTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_VPUCTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_VPUCTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_VPUDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e10100c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_VPUDIV_DIV</code> || 4 || 23 || align="right"| <code>0x00fffff0</code> || align="right"| <code>0xff00000f</code> || align="right"| <code>0x100</code> ||
|}
==== CM_SYSCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101010</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 5 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_SYSCTL_GATE</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x1</code> ||
|}
==== CM_SYSDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101014</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_SYSDIV_DIV</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x1</code> ||
|}
==== CM_PERIACTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101018</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 5 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_PERIACTL_GATE</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x1</code> ||
|}
==== CM_PERIADIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e10101c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_PERIADIV_DIV</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x1</code> ||
|}
==== CM_PERIICTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101020</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 5 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_PERIICTL_GATE</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|}
==== CM_PERIIDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101024</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_PERIIDIV_DIV</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x1</code> ||
|}
==== CM_H264CTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101028</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_H264CTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_H264CTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_H264CTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_H264CTL_GATE</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x1</code> ||
|-
| <code>CM_H264CTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_H264CTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_H264CTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_H264DIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e10102c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_H264DIV_DIV</code> || 4 || 15 || align="right"| <code>0x0000fff0</code> || align="right"| <code>0xffff000f</code> || align="right"| <code>0x0</code> ||
|}
==== CM_ISPCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101030</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_ISPCTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_ISPCTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_ISPCTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_ISPCTL_GATE</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x1</code> ||
|-
| <code>CM_ISPCTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_ISPCTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_ISPCTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_ISPDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101034</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_ISPDIV_DIV</code> || 4 || 15 || align="right"| <code>0x0000fff0</code> || align="right"| <code>0xffff000f</code> || align="right"| <code>0x0</code> ||
|}
==== CM_V3DCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101038</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_V3DCTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_V3DCTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_V3DCTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_V3DCTL_GATE</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x1</code> ||
|-
| <code>CM_V3DCTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_V3DCTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_V3DCTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_V3DDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e10103c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_V3DDIV_DIV</code> || 4 || 15 || align="right"| <code>0x0000fff0</code> || align="right"| <code>0xffff000f</code> || align="right"| <code>0x0</code> ||
|}
==== CM_CAM0CTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101040</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_CAM0CTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_CAM0CTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_CAM0CTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_CAM0CTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_CAM0CTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_CAM0CTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_CAM0DIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101044</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_CAM0DIV_DIV</code> || 4 || 15 || align="right"| <code>0x0000fff0</code> || align="right"| <code>0xffff000f</code> || align="right"| <code>0x0</code> ||
|}
==== CM_CAM1CTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101048</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_CAM1CTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_CAM1CTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_CAM1CTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_CAM1CTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_CAM1CTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_CAM1CTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_CAM1DIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e10104c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_CAM1DIV_DIV</code> || 4 || 15 || align="right"| <code>0x0000fff0</code> || align="right"| <code>0xffff000f</code> || align="right"| <code>0x0</code> ||
|}
==== CM_CCP2CTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101050</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_CCP2CTL_SRC</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_CCP2CTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 5 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_CCP2CTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_CCP2CTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_CCP2CTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_CCP2DIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101054</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_CCP2DIV_DIV</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x1</code> ||
|}
==== CM_DSI0ECTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101058</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_DSI0ECTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_DSI0ECTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_DSI0ECTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_DSI0ECTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_DSI0ECTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_DSI0ECTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_DSI0EDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e10105c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_DSI0EDIV_DIV</code> || 4 || 15 || align="right"| <code>0x0000fff0</code> || align="right"| <code>0xffff000f</code> || align="right"| <code>0x0</code> ||
|}
==== CM_DSI0PCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101060</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_DSI0PCTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_DSI0PCTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 5 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_DSI0PCTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_DSI0PCTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_DSI0PCTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_DSI0PDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101064</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_DSI0PDIV_DIV</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x1</code> ||
|}
==== CM_DPICTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101068</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_DPICTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_DPICTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_DPICTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_DPICTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_DPICTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_DPICTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_DPIDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e10106c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_DPIDIV_DIV</code> || 4 || 15 || align="right"| <code>0x0000fff0</code> || align="right"| <code>0xffff000f</code> || align="right"| <code>0x0</code> ||
|}
==== CM_GP0CTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101070</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_GP0CTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_GP0CTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_GP0CTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_GP0CTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_GP0CTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_GP0CTL_MASH</code> || 9 || 10 || align="right"| <code>0x00000600</code> || align="right"| <code>0xfffff9ff</code> || align="right"| <code>0x1</code> ||
|}
==== CM_GP0DIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101074</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_GP0DIV_DIV</code> || 0 || 23 || align="right"| <code>0x00ffffff</code> || align="right"| <code>0xff000000</code> || align="right"| <code>0x0</code> ||
|}
==== CM_GP1CTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101078</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_GP1CTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_GP1CTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_GP1CTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_GP1CTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_GP1CTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_GP1CTL_MASH</code> || 9 || 10 || align="right"| <code>0x00000600</code> || align="right"| <code>0xfffff9ff</code> || align="right"| <code>0x1</code> ||
|}
==== CM_GP1DIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e10107c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_GP1DIV_DIV</code> || 0 || 23 || align="right"| <code>0x00ffffff</code> || align="right"| <code>0xff000000</code> || align="right"| <code>0x0</code> ||
|}
==== CM_GP2CTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101080</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_GP2CTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_GP2CTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_GP2CTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_GP2CTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_GP2CTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_GP2CTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_GP2DIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101084</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_GP2DIV_DIV</code> || 0 || 23 || align="right"| <code>0x00ffffff</code> || align="right"| <code>0xff000000</code> || align="right"| <code>0x0</code> ||
|}
==== CM_HSMCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101088</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_HSMCTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_HSMCTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_HSMCTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_HSMCTL_GATE</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_HSMCTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_HSMCTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_HSMCTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_HSMDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e10108c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_HSMDIV_DIV</code> || 4 || 15 || align="right"| <code>0x0000fff0</code> || align="right"| <code>0xffff000f</code> || align="right"| <code>0x0</code> ||
|}
==== CM_OTPCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101090</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_OTPCTL_SRC</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x1</code> ||
|-
| <code>missing definiton</code> || 2 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_OTPCTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x1</code> ||
|-
| <code>CM_OTPCTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_OTPCTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_OTPCTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_OTPCTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_OTPDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101094</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_OTPDIV_DIV</code> || 12 || 16 || align="right"| <code>0x0001f000</code> || align="right"| <code>0xfffe0fff</code> || align="right"| <code>0x4</code> ||
|}
==== CM_PCMCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101098</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_PCMCTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PCMCTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PCMCTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_PCMCTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PCMCTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PCMCTL_MASH</code> || 9 || 10 || align="right"| <code>0x00000600</code> || align="right"| <code>0xfffff9ff</code> || align="right"| <code>0x1</code> ||
|}
==== CM_PCMDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e10109c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_PCMDIV_DIV</code> || 0 || 23 || align="right"| <code>0x00ffffff</code> || align="right"| <code>0xff000000</code> || align="right"| <code>0x0</code> ||
|}
==== CM_PWMCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1010a0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_PWMCTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PWMCTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PWMCTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_PWMCTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PWMCTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PWMCTL_MASH</code> || 9 || 10 || align="right"| <code>0x00000600</code> || align="right"| <code>0xfffff9ff</code> || align="right"| <code>0x1</code> ||
|}
==== CM_PWMDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1010a4</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_PWMDIV_DIV</code> || 0 || 23 || align="right"| <code>0x00ffffff</code> || align="right"| <code>0xff000000</code> || align="right"| <code>0x0</code> ||
|}
==== CM_SLIMCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1010a8</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_SLIMCTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_SLIMCTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_SLIMCTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_SLIMCTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_SLIMCTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_SLIMCTL_MASH</code> || 9 || 10 || align="right"| <code>0x00000600</code> || align="right"| <code>0xfffff9ff</code> || align="right"| <code>0x1</code> ||
|}
==== CM_SLIMDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1010ac</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_SLIMDIV_DIV</code> || 0 || 23 || align="right"| <code>0x00ffffff</code> || align="right"| <code>0xff000000</code> || align="right"| <code>0x0</code> ||
|}
==== CM_SMICTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1010b0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_SMICTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_SMICTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_SMICTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_SMICTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_SMICTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_SMICTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_SMIDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1010b4</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_SMIDIV_DIV</code> || 4 || 15 || align="right"| <code>0x0000fff0</code> || align="right"| <code>0xffff000f</code> || align="right"| <code>0x0</code> ||
|}
==== CM_TCNTCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1010c0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_TCNTCTL_SRC0</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 4 || 5 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_TCNTCTL_KILL</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TCNTCTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 8 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_TCNTCTL_SRC1</code> || 12 || 13 || align="right"| <code>0x00003000</code> || align="right"| <code>0xffffcfff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_TCNTCNT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1010c4</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_TCNTCNT_CNT</code> || 0 || 23 || align="right"| <code>0x00ffffff</code> || align="right"| <code>0xff000000</code> || align="right"| <code>0x0</code> ||
|}
==== CM_TECCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1010c8</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_TECCTL_SRC</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 2 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_TECCTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TECCTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_TECCTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TECCTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TECCTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_TECDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1010cc</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_TECDIV_DIV</code> || 12 || 17 || align="right"| <code>0x0003f000</code> || align="right"| <code>0xfffc0fff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_TD0CTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1010d0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_TD0CTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TD0CTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TD0CTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TD0CTL_GATE</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TD0CTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TD0CTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TD0CTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 10 || 10 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_TD0CTL_FLIP</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TD0CTL_STEP</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_TD0DIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1010d4</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_TD0DIV_DIV</code> || 0 || 23 || align="right"| <code>0x00ffffff</code> || align="right"| <code>0xff000000</code> || align="right"| <code>0x0</code> ||
|}
==== CM_TD1CTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1010d8</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_TD1CTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TD1CTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TD1CTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TD1CTL_GATE</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TD1CTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TD1CTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TD1CTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 10 || 10 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_TD1CTL_FLIP</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TD1CTL_STEP</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_TD1DIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1010dc</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_TD1DIV_DIV</code> || 0 || 23 || align="right"| <code>0x00ffffff</code> || align="right"| <code>0xff000000</code> || align="right"| <code>0x0</code> ||
|}
==== CM_TSENSCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1010e0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_TSENSCTL_SRC</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 2 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_TSENSCTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TSENSCTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_TSENSCTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TSENSCTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TSENSCTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_TSENSDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1010e4</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_TSENSDIV_DIV</code> || 12 || 16 || align="right"| <code>0x0001f000</code> || align="right"| <code>0xfffe0fff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_TIMERCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1010e8</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_TIMERCTL_SRC</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 2 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_TIMERCTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TIMERCTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_TIMERCTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TIMERCTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TIMERCTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_TIMERDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1010ec</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_TIMERDIV_DIV</code> || 0 || 17 || align="right"| <code>0x0003ffff</code> || align="right"| <code>0xfffc0000</code> || align="right"| <code>0x0</code> ||
|}
==== CM_UARTCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1010f0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_UARTCTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_UARTCTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_UARTCTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_UARTCTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_UARTCTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_UARTCTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_UARTDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1010f4</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_UARTDIV_DIV</code> || 0 || 21 || align="right"| <code>0x003fffff</code> || align="right"| <code>0xffc00000</code> || align="right"| <code>0x0</code> ||
|}
==== CM_VECCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1010f8</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_VECCTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_VECCTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_VECCTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_VECCTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_VECCTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_VECCTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_VECDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1010fc</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_VECDIV_DIV</code> || 12 || 15 || align="right"| <code>0x0000f000</code> || align="right"| <code>0xffff0fff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_OSCCOUNT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101100</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_OSCCOUNT_NUM</code> || 0 || 23 || align="right"| <code>0x00ffffff</code> || align="right"| <code>0xff000000</code> || align="right"| <code>0x0</code> ||
|}
==== CM_PLLA ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101104</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_PLLA_LOADDSI0</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLA_HOLDDSI0</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLA_LOADCCP2</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLA_HOLDCCP2</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLA_LOADCORE</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLA_HOLDCORE</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLA_LOADPER</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLA_HOLDPER</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLA_ANARST</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>CM_PLLA_DIGRST</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x1</code> ||
|}
==== CM_PLLC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101108</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_PLLC_LOADCORE0</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLC_HOLDCORE0</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLC_LOADCORE1</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLC_HOLDCORE1</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLC_LOADCORE2</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLC_HOLDCORE2</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLC_LOADPER</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLC_HOLDPER</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLC_ANARST</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>CM_PLLC_DIGRST</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x1</code> ||
|}
==== CM_PLLD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e10110c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_PLLD_LOADDSI0</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLD_HOLDDSI0</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLD_LOADDSI1</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLD_HOLDDSI1</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLD_LOADCORE</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLD_HOLDCORE</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLD_LOADPER</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLD_HOLDPER</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLD_ANARST</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>CM_PLLD_DIGRST</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x1</code> ||
|}
==== CM_PLLH ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101110</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_PLLH_LOADPIX</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLH_LOADAUX</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLH_LOADRCAL</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_PLLH_ANARST</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>CM_PLLH_DIGRST</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x1</code> ||
|}
==== CM_LOCK ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101114</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_LOCK_LOCKA</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_LOCK_LOCKB</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_LOCK_LOCKC</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_LOCK_LOCKD</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_LOCK_LOCKH</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 5 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_LOCK_FLOCKA</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_LOCK_FLOCKB</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_LOCK_FLOCKC</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_LOCK_FLOCKD</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_LOCK_FLOCKH</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_EVENT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101118</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_EVENT_GAINA</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EVENT_GAINB</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EVENT_GAINC</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EVENT_GAIND</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EVENT_GAINH</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EVENT_LOSSA</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EVENT_LOSSB</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EVENT_LOSSC</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EVENT_LOSSD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EVENT_LOSSH</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EVENT_FGAINA</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EVENT_FGAINB</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EVENT_FGAINC</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EVENT_FGAIND</code> || 13 || 13 || align="right"| <code>0x00002000</code> || align="right"| <code>0xffffdfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EVENT_FLOSSA</code> || 14 || 14 || align="right"| <code>0x00004000</code> || align="right"| <code>0xffffbfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EVENT_FLOSSB</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EVENT_FLOSSC</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EVENT_FLOSSD</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EVENT_BADPASS</code> || 18 || 18 || align="right"| <code>0x00040000</code> || align="right"| <code>0xfffbffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EVENT_WRFAIL</code> || 19 || 19 || align="right"| <code>0x00080000</code> || align="right"| <code>0xfff7ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EVENT_A2WDONE</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EVENT_OCDONE</code> || 21 || 21 || align="right"| <code>0x00200000</code> || align="right"| <code>0xffdfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EVENT_RESUS</code> || 22 || 22 || align="right"| <code>0x00400000</code> || align="right"| <code>0xffbfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EVENT_BURSTDONE</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_INTEN ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e10111c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_INTEN_GAINA</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_INTEN_GAINB</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_INTEN_GAINC</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_INTEN_GAIND</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_INTEN_GAINH</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_INTEN_LOSSA</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_INTEN_LOSSB</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_INTEN_LOSSC</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_INTEN_LOSSD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_INTEN_LOSSH</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_INTEN_FGAINA</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_INTEN_FGAINB</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_INTEN_FGAINC</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_INTEN_FGAIND</code> || 13 || 13 || align="right"| <code>0x00002000</code> || align="right"| <code>0xffffdfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_INTEN_FLOSSA</code> || 14 || 14 || align="right"| <code>0x00004000</code> || align="right"| <code>0xffffbfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_INTEN_FLOSSB</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_INTEN_FLOSSC</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_INTEN_FLOSSD</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_INTEN_BADPASS</code> || 18 || 18 || align="right"| <code>0x00040000</code> || align="right"| <code>0xfffbffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_INTEN_WRFAIL</code> || 19 || 19 || align="right"| <code>0x00080000</code> || align="right"| <code>0xfff7ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_INTEN_A2WDONE</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_INTEN_OCDONE</code> || 21 || 21 || align="right"| <code>0x00200000</code> || align="right"| <code>0xffdfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_INTEN_RESUS</code> || 22 || 22 || align="right"| <code>0x00400000</code> || align="right"| <code>0xffbfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_INTEN_BURSTDONE</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_DSI0HSCK ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101120</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_DSI0HSCK_SELPLLD</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== CM_CKSM ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101124</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_CKSM_STATE</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_CKSM_FRCE</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_CKSM_CFG</code> || 16 || 17 || align="right"| <code>0x00030000</code> || align="right"| <code>0xfffcffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_CKSM_OSC</code> || 18 || 19 || align="right"| <code>0x000c0000</code> || align="right"| <code>0xfff3ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_CKSM_AUTO</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_CKSM_STEP</code> || 21 || 21 || align="right"| <code>0x00200000</code> || align="right"| <code>0xffdfffff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_OSCFREQI ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101128</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_OSCFREQI_INT</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|}
==== CM_OSCFREQF ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e10112c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_OSCFREQF_FRAC</code> || 0 || 19 || align="right"| <code>0x000fffff</code> || align="right"| <code>0xfff00000</code> || align="right"| <code>0x0</code> ||
|}
==== CM_PLLTCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101130</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_PLLTCTL_SRC</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_PLLTCTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_PLLTCTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|}
==== CM_PLLTCNT0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101134</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_PLLTCNT0_CNT</code> || 0 || 23 || align="right"| <code>0x00ffffff</code> || align="right"| <code>0xff000000</code> || align="right"| <code>0x0</code> ||
|}
==== CM_PLLTCNT1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101138</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_PLLTCNT1_CNT</code> || 0 || 23 || align="right"| <code>0x00ffffff</code> || align="right"| <code>0xff000000</code> || align="right"| <code>0x0</code> ||
|}
==== CM_PLLTCNT2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e10113c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_PLLTCNT2_CNT</code> || 0 || 23 || align="right"| <code>0x00ffffff</code> || align="right"| <code>0xff000000</code> || align="right"| <code>0x0</code> ||
|}
==== CM_PLLTCNT3 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101140</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_PLLTCNT3_CNT</code> || 0 || 23 || align="right"| <code>0x00ffffff</code> || align="right"| <code>0xff000000</code> || align="right"| <code>0x0</code> ||
|}
==== CM_TDCLKEN ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101144</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_TDCLKEN_PLLABYP</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TDCLKEN_PLLBBYP</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TDCLKEN_PLLCBYP</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TDCLKEN_PLLDBYP</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TDCLKEN_PLLADIV2</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TDCLKEN_PLLBDIV2</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TDCLKEN_PLLCDIV2</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TDCLKEN_PLLDDIV2</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TDCLKEN_HDMIBYP</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TDCLKEN_MPHIWDFT</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TDCLKEN_MPHIRDFT</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TDCLKEN_USBDFT</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TDCLKEN_SLIMDFT</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_TDCLKEN_IMAGETD</code> || 13 || 13 || align="right"| <code>0x00002000</code> || align="right"| <code>0xffffdfff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_BURSTCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101148</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_BURSTCTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_BURSTCTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_BURSTCTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|}
==== CM_BURSTCNT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e10114c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_BURSTCNT_CNT</code> || 0 || 23 || align="right"| <code>0x00ffffff</code> || align="right"| <code>0xff000000</code> || align="right"| <code>0x0</code> ||
|}
==== CM_DSI1ECTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101158</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_DSI1ECTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_DSI1ECTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_DSI1ECTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_DSI1ECTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_DSI1ECTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_DSI1ECTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_DSI1EDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e10115c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_DSI1EDIV_DIV</code> || 4 || 15 || align="right"| <code>0x0000fff0</code> || align="right"| <code>0xffff000f</code> || align="right"| <code>0x0</code> ||
|}
==== CM_DSI1PCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101160</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_DSI1PCTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_DSI1PCTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 5 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_DSI1PCTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_DSI1PCTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_DSI1PCTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_DSI1PDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101164</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_DSI1PDIV_DIV</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x1</code> ||
|}
==== CM_DFTCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101168</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_DFTCTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_DFTCTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_DFTCTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_DFTCTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_DFTCTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_DFTCTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_DFTDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e10116c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_DFTDIV_DIV</code> || 12 || 16 || align="right"| <code>0x0001f000</code> || align="right"| <code>0xfffe0fff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_PLLB ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101170</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_PLLB_LOADARM</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PLLB_HOLDARM</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 2 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_PLLB_ANARST</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>CM_PLLB_DIGRST</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x1</code> ||
|}
==== CM_PULSECTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101190</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_PULSECTL_SRC</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x1</code> ||
|-
| <code>missing definiton</code> || 2 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_PULSECTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x1</code> ||
|-
| <code>CM_PULSECTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_PULSECTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PULSECTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_PULSECTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_PULSEDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e101194</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_PULSEDIV_DIV</code> || 12 || 23 || align="right"| <code>0x00fff000</code> || align="right"| <code>0xff000fff</code> || align="right"| <code>0x1b</code> ||
|}
==== CM_SDCCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1011a8</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_SDCCTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_SDCCTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_SDCCTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_SDCCTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_SDCCTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_SDCCTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 10 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_SDCCTL_CTRL</code> || 12 || 15 || align="right"| <code>0x0000f000</code> || align="right"| <code>0xffff0fff</code> || align="right"| <code>0x4</code> ||
|-
| <code>CM_SDCCTL_ACCPT</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_SDCCTL_UPDATE</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_SDCDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1011ac</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_SDCDIV_DIV</code> || 12 || 17 || align="right"| <code>0x0003f000</code> || align="right"| <code>0xfffc0fff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_ARMCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1011b0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_ARMCTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x4</code> ||
|-
| <code>CM_ARMCTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_ARMCTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_ARMCTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_ARMCTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_ARMCTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 10 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_ARMCTL_AXIHALF</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_ARMDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1011b4</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_ARMDIV_DIV</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x1</code> ||
|}
==== CM_AVEOCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1011b8</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_AVEOCTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_AVEOCTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_AVEOCTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_AVEOCTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_AVEOCTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_AVEOCTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_AVEODIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1011bc</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_AVEODIV_DIV</code> || 12 || 15 || align="right"| <code>0x0000f000</code> || align="right"| <code>0xffff0fff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_EMMCCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1011c0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CM_EMMCCTL_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EMMCCTL_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EMMCCTL_KILL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_EMMCCTL_BUSY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EMMCCTL_BUSYD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>CM_EMMCCTL_FRAC</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== CM_EMMCDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1011c4</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CM_EMMCDIV_DIV</code> || 4 || 15 || align="right"| <code>0x0000fff0</code> || align="right"| <code>0xffff000f</code> || align="right"| <code>0x0</code> ||
|}
== CMI ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e802000</code> ||
|-
| id || <code>0x00636d69</code> ||
|-
| password || <code>0x5a000000</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#CMI_CAM0|<code>CMI_CAM0</code>]] ||align="right"| <code>0x7e802000</code> ||align="center"| RW ||align="right"| 6 ||align="right"| <code>0x0000003f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CMI_CAM1|<code>CMI_CAM1</code>]] ||align="right"| <code>0x7e802004</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CMI_CAMTEST|<code>CMI_CAMTEST</code>]] ||align="right"| <code>0x7e802008</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#CMI_USBCTL|<code>CMI_USBCTL</code>]] ||align="right"| <code>0x7e802010</code> ||align="center"| RW ||align="right"| 7 ||align="right"| <code>0x00000040</code> ||align="right"| <code>0x00000040</code> ||
|}
=== Register details ===
==== CMI_CAM0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e802000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CMI_CAM0_HSSRC</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x0</code> ||
|-
| <code>CMI_CAM0_RX0SRC</code> || 2 || 3 || align="right"| <code>0x0000000c</code> || align="right"| <code>0xfffffff3</code> || align="right"| <code>0x0</code> ||
|-
| <code>CMI_CAM0_RX1SRC</code> || 4 || 5 || align="right"| <code>0x00000030</code> || align="right"| <code>0xffffffcf</code> || align="right"| <code>0x0</code> ||
|}
==== CMI_CAM1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e802004</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CMI_CAM1_HSSRC</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x0</code> ||
|-
| <code>CMI_CAM1_RX0SRC</code> || 2 || 3 || align="right"| <code>0x0000000c</code> || align="right"| <code>0xfffffff3</code> || align="right"| <code>0x0</code> ||
|-
| <code>CMI_CAM1_RX1SRC</code> || 4 || 5 || align="right"| <code>0x00000030</code> || align="right"| <code>0xffffffcf</code> || align="right"| <code>0x0</code> ||
|-
| <code>CMI_CAM1_RX2SRC</code> || 6 || 7 || align="right"| <code>0x000000c0</code> || align="right"| <code>0xffffff3f</code> || align="right"| <code>0x0</code> ||
|-
| <code>CMI_CAM1_RX3SRC</code> || 8 || 9 || align="right"| <code>0x00000300</code> || align="right"| <code>0xfffffcff</code> || align="right"| <code>0x0</code> ||
|}
==== CMI_CAMTEST ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e802008</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>CMI_CAMTEST_SRC</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>CMI_CAMTEST_ENAB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|}
==== CMI_USBCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e802010</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 5 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>CMI_USBCTL_GATE</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x1</code> ||
|}
== CPG ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e211000</code> ||
|-
| id || <code>0x67706320</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>CPG_Config</code> ||align="right"| <code>0x7e211000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>CPG_IntStatus</code> ||align="right"| <code>0x7e211004</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>CPG_Trigger</code> ||align="right"| <code>0x7e211008</code> ||align="center"| RW ||align="right"| 2 ||align="right"| <code>0x00000003</code> ||align="right"| <code></code> ||
|-
| <code>CPG_Param0</code> ||align="right"| <code>0x7e211010</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>CPG_Param1</code> ||align="right"| <code>0x7e211014</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>CPG_Param2</code> ||align="right"| <code>0x7e211018</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>CPG_Param3</code> ||align="right"| <code>0x7e21101c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>CPG_Debug0</code> ||align="right"| <code>0x7e211040</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>CPG_Debug1</code> ||align="right"| <code>0x7e211044</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>CPG_Debug2</code> ||align="right"| <code>0x7e211048</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>CPG_Debug3</code> ||align="right"| <code>0x7e21104c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|}
=== Register details ===
== DMA ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e007fe0</code> ||
|}
=== unknown defined macro ===
{|class="wikitable"
!define !! type !! description
|-
| <code>DMA_CB_2DSTR</code> || MACRO ||
|-
| <code>DMA_CB_ADDR</code> || MACRO ||
|-
| <code>DMA_CB_DA</code> || MACRO ||
|-
| <code>DMA_CB_NEXT</code> || MACRO ||
|-
| <code>DMA_CB_SA</code> || MACRO ||
|-
| <code>DMA_CB_TI</code> || MACRO ||
|-
| <code>DMA_CB_TL</code> || MACRO ||
|-
| <code>DMA_CH_BASE</code> || MACRO ||
|-
| <code>DMA_CS</code> || MACRO ||
|-
| <code>DMA_CS_ABORT</code> || UNKNOWN ||
|-
| <code>DMA_CS_ACTIVE</code> || UNKNOWN ||
|-
| <code>DMA_CS_DIS_DBS_PAUSE</code> || UNKNOWN ||
|-
| <code>DMA_CS_DREQ</code> || UNKNOWN ||
|-
| <code>DMA_CS_DREQ_PAUSED</code> || UNKNOWN ||
|-
| <code>DMA_CS_END</code> || UNKNOWN ||
|-
| <code>DMA_CS_ERROR</code> || UNKNOWN ||
|-
| <code>DMA_CS_INT</code> || UNKNOWN ||
|-
| <code>DMA_CS_PANIC_PRIORITY</code> || UNKNOWN ||
|-
| <code>DMA_CS_PAUSED</code> || UNKNOWN ||
|-
| <code>DMA_CS_PRIORITY</code> || UNKNOWN ||
|-
| <code>DMA_CS_RESET</code> || UNKNOWN ||
|-
| <code>DMA_CS_WAITING_FOR_LAST_WRITE</code> || UNKNOWN ||
|-
| <code>DMA_CS_WAIT_FOR_LAST_WRITE</code> || UNKNOWN ||
|-
| <code>DMA_DEBUG</code> || MACRO ||
|-
| <code>DMA_DEBUG_FIFO_ERR</code> || UNKNOWN ||
|-
| <code>DMA_DEBUG_ID</code> || UNKNOWN ||
|-
| <code>DMA_DEBUG_OUTSTANDING_WRITES</code> || UNKNOWN ||
|-
| <code>DMA_DEBUG_READ_ERR</code> || UNKNOWN ||
|-
| <code>DMA_DEBUG_READ_LAST_ERR</code> || UNKNOWN ||
|-
| <code>DMA_DEBUG_STATE</code> || UNKNOWN ||
|-
| <code>DMA_DEBUG_VERSION</code> || UNKNOWN ||
|-
| <code>DMA_INTERRUPT</code> || MACRO ||
|-
| <code>DMA_REG</code> || MACRO ||
|-
| <code>DMA_TI_BURST_N</code> || MACRO ||
|-
| <code>DMA_TI_D_128</code> || UNKNOWN ||
|-
| <code>DMA_TI_D_32</code> || UNKNOWN ||
|-
| <code>DMA_TI_D_DREQ</code> || UNKNOWN ||
|-
| <code>DMA_TI_D_IGNORE</code> || UNKNOWN ||
|-
| <code>DMA_TI_D_INC</code> || UNKNOWN ||
|-
| <code>DMA_TI_D_WIDTH</code> || UNKNOWN ||
|-
| <code>DMA_TI_INT</code> || UNKNOWN ||
|-
| <code>DMA_TI_NO_WIDE_BURSTS</code> || UNKNOWN ||
|-
| <code>DMA_TI_PERMAP</code> || UNKNOWN ||
|-
| <code>DMA_TI_PER_MAP</code> || MACRO ||
|-
| <code>DMA_TI_S_128</code> || UNKNOWN ||
|-
| <code>DMA_TI_S_32</code> || UNKNOWN ||
|-
| <code>DMA_TI_S_DREQ</code> || UNKNOWN ||
|-
| <code>DMA_TI_S_IGNORE</code> || UNKNOWN ||
|-
| <code>DMA_TI_S_INC</code> || UNKNOWN ||
|-
| <code>DMA_TI_S_WIDTH</code> || UNKNOWN ||
|-
| <code>DMA_TI_TDMODE</code> || UNKNOWN ||
|-
| <code>DMA_TI_WAITS</code> || MACRO ||
|-
| <code>DMA_TI_WAIT_RESP</code> || UNKNOWN ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA_INT_STATUS|<code>DMA_INT_STATUS</code>]] ||align="right"| <code>0x7e007fe0</code> ||align="center"| RO ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA_ENABLE|<code>DMA_ENABLE</code>]] ||align="right"| <code>0x7e007ff0</code> ||align="center"| RW ||align="right"| 15 ||align="right"| <code>0x00007fff</code> ||align="right"| <code>0x00007fff</code> ||
|}
=== Register details ===
==== DMA_INT_STATUS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007fe0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA_INT_STATUS_INT0</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA_INT_STATUS_INT1</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA_INT_STATUS_INT2</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA_INT_STATUS_INT3</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA_INT_STATUS_INT4</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA_INT_STATUS_INT5</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA_INT_STATUS_INT6</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA_INT_STATUS_INT7</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA_INT_STATUS_INT8</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA_INT_STATUS_INT9</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA_INT_STATUS_INT10</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA_INT_STATUS_INT11</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA_INT_STATUS_INT12</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA_INT_STATUS_INT13</code> || 13 || 13 || align="right"| <code>0x00002000</code> || align="right"| <code>0xffffdfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA_INT_STATUS_INT14</code> || 14 || 14 || align="right"| <code>0x00004000</code> || align="right"| <code>0xffffbfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA_INT_STATUS_INT15</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|}
==== DMA_ENABLE ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007ff0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA_ENABLE_EN0</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x1</code> ||
|-
| <code>DMA_ENABLE_EN1</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x1</code> ||
|-
| <code>DMA_ENABLE_EN2</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x1</code> ||
|-
| <code>DMA_ENABLE_EN3</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x1</code> ||
|-
| <code>DMA_ENABLE_EN4</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x1</code> ||
|-
| <code>DMA_ENABLE_EN5</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x1</code> ||
|-
| <code>DMA_ENABLE_EN6</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x1</code> ||
|-
| <code>DMA_ENABLE_EN7</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x1</code> ||
|-
| <code>DMA_ENABLE_EN8</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x1</code> ||
|-
| <code>DMA_ENABLE_EN9</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x1</code> ||
|-
| <code>DMA_ENABLE_EN10</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x1</code> ||
|-
| <code>DMA_ENABLE_EN11</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x1</code> ||
|-
| <code>DMA_ENABLE_EN12</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x1</code> ||
|-
| <code>DMA_ENABLE_EN13</code> || 13 || 13 || align="right"| <code>0x00002000</code> || align="right"| <code>0xffffdfff</code> || align="right"| <code>0x1</code> ||
|-
| <code>DMA_ENABLE_EN14</code> || 14 || 14 || align="right"| <code>0x00004000</code> || align="right"| <code>0xffffbfff</code> || align="right"| <code>0x1</code> ||
|}
== DMA0 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e007000</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA0_CS|<code>DMA0_CS</code>]] ||align="right"| <code>0x7e007000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf0ff017f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA0_CONBLK_AD|<code>DMA0_CONBLK_AD</code>]] ||align="right"| <code>0x7e007004</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA0_TI|<code>DMA0_TI</code>]] ||align="right"| <code>0x7e007008</code> ||align="center"| RO ||align="right"| 27 ||align="right"| <code>0x07fffffb</code> ||align="right"| <code></code> ||
|-
| [[#DMA0_SOURCE_AD|<code>DMA0_SOURCE_AD</code>]] ||align="right"| <code>0x7e00700c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA0_DEST_AD|<code>DMA0_DEST_AD</code>]] ||align="right"| <code>0x7e007010</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA0_TXFR_LEN|<code>DMA0_TXFR_LEN</code>]] ||align="right"| <code>0x7e007014</code> ||align="center"| RO ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA0_STRIDE|<code>DMA0_STRIDE</code>]] ||align="right"| <code>0x7e007018</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA0_NEXTCONBK|<code>DMA0_NEXTCONBK</code>]] ||align="right"| <code>0x7e00701c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code></code> ||
|-
| [[#DMA0_DEBUG|<code>DMA0_DEBUG</code>]] ||align="right"| <code>0x7e007020</code> ||align="center"| RW ||align="right"| 29 ||align="right"| <code>0x1ffffff7</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== DMA0_CS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA0_CS_ACTIVE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA0_CS_END</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA0_CS_INT</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA0_CS_DREQ</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA0_CS_PAUSED</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA0_CS_DREQ_STOPS_DMA</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA0_CS_WAITING_FOR_OUTSTANDING_WRITES</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA0_CS_ERROR</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA0_CS_PRIORITY</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA0_CS_PANIC_PRIORITY</code> || 20 || 23 || align="right"| <code>0x00f00000</code> || align="right"| <code>0xff0fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 24 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA0_CS_WAIT_FOR_OUTSTANDING_WRITES</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA0_CS_DISDEBUG</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA0_CS_ABORT</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA0_CS_RESET</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== DMA0_CONBLK_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007004</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA0_CONBLK_AD_SCB_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code>0x0</code> ||
|}
==== DMA0_TI ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007008</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA0_TI_INTEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code></code> ||
|-
| <code>DMA0_TI_TDMODE</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 2 || 2 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA0_TI_WAIT_RESP</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code></code> ||
|-
| <code>DMA0_TI_DEST_INC</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code></code> ||
|-
| <code>DMA0_TI_DEST_WIDTH</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code></code> ||
|-
| <code>DMA0_TI_DEST_DREQ</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code></code> ||
|-
| <code>DMA0_TI_DEST_IGNORE</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code></code> ||
|-
| <code>DMA0_TI_SRC_INC</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code></code> ||
|-
| <code>DMA0_TI_SRC_WIDTH</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code></code> ||
|-
| <code>DMA0_TI_SRC_DREQ</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code></code> ||
|-
| <code>DMA0_TI_SRC_IGNORE</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code></code> ||
|-
| <code>DMA0_TI_BURST_LENGTH</code> || 12 || 15 || align="right"| <code>0x0000f000</code> || align="right"| <code>0xffff0fff</code> || align="right"| <code></code> ||
|-
| <code>DMA0_TI_PERMAP</code> || 16 || 20 || align="right"| <code>0x001f0000</code> || align="right"| <code>0xffe0ffff</code> || align="right"| <code></code> ||
|-
| <code>DMA0_TI_WAITS</code> || 21 || 25 || align="right"| <code>0x03e00000</code> || align="right"| <code>0xfc1fffff</code> || align="right"| <code></code> ||
|-
| <code>DMA0_TI_NO_WIDE_BURSTS</code> || 26 || 26 || align="right"| <code>0x04000000</code> || align="right"| <code>0xfbffffff</code> || align="right"| <code></code> ||
|}
==== DMA0_SOURCE_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00700c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA0_SOURCE_AD_S_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA0_DEST_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007010</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA0_DEST_AD_D_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA0_TXFR_LEN ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007014</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA0_TXFR_LEN_XLENGTH</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|-
| <code>DMA0_TXFR_LEN_YLENGTH</code> || 16 || 29 || align="right"| <code>0x3fff0000</code> || align="right"| <code>0xc000ffff</code> || align="right"| <code></code> ||
|}
==== DMA0_STRIDE ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007018</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA0_STRIDE_S_STRIDE</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|-
| <code>DMA0_STRIDE_D_STRIDE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code></code> ||
|}
==== DMA0_NEXTCONBK ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00701c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA0_NEXTCONBK_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code></code> ||
|}
==== DMA0_DEBUG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007020</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA0_DEBUG_READ_LAST_NOT_SET_ERROR</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA0_DEBUG_FIFO_ERROR</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA0_DEBUG_READ_ERROR</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA0_DEBUG_OUTSTANDING_WRITES</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA0_DEBUG_DMA_ID</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA0_DEBUG_DMA_STATE</code> || 16 || 24 || align="right"| <code>0x01ff0000</code> || align="right"| <code>0xfe00ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA0_DEBUG_VERSION</code> || 25 || 27 || align="right"| <code>0x0e000000</code> || align="right"| <code>0xf1ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA0_DEBUG_LITE</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|}
== DMA1 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e007100</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA1_CS|<code>DMA1_CS</code>]] ||align="right"| <code>0x7e007100</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf0ff017f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA1_CONBLK_AD|<code>DMA1_CONBLK_AD</code>]] ||align="right"| <code>0x7e007104</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA1_TI|<code>DMA1_TI</code>]] ||align="right"| <code>0x7e007108</code> ||align="center"| RO ||align="right"| 27 ||align="right"| <code>0x07fffffb</code> ||align="right"| <code></code> ||
|-
| [[#DMA1_SOURCE_AD|<code>DMA1_SOURCE_AD</code>]] ||align="right"| <code>0x7e00710c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA1_DEST_AD|<code>DMA1_DEST_AD</code>]] ||align="right"| <code>0x7e007110</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA1_TXFR_LEN|<code>DMA1_TXFR_LEN</code>]] ||align="right"| <code>0x7e007114</code> ||align="center"| RO ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA1_STRIDE|<code>DMA1_STRIDE</code>]] ||align="right"| <code>0x7e007118</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA1_NEXTCONBK|<code>DMA1_NEXTCONBK</code>]] ||align="right"| <code>0x7e00711c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code></code> ||
|-
| [[#DMA1_DEBUG|<code>DMA1_DEBUG</code>]] ||align="right"| <code>0x7e007120</code> ||align="center"| RW ||align="right"| 29 ||align="right"| <code>0x1ffffff7</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== DMA1_CS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007100</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA1_CS_ACTIVE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA1_CS_END</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA1_CS_INT</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA1_CS_DREQ</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA1_CS_PAUSED</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA1_CS_DREQ_STOPS_DMA</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA1_CS_WAITING_FOR_OUTSTANDING_WRITES</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA1_CS_ERROR</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA1_CS_PRIORITY</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA1_CS_PANIC_PRIORITY</code> || 20 || 23 || align="right"| <code>0x00f00000</code> || align="right"| <code>0xff0fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 24 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA1_CS_WAIT_FOR_OUTSTANDING_WRITES</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA1_CS_DISDEBUG</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA1_CS_ABORT</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA1_CS_RESET</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== DMA1_CONBLK_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007104</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA1_CONBLK_AD_SCB_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code>0x0</code> ||
|}
==== DMA1_TI ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007108</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA1_TI_INTEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code></code> ||
|-
| <code>DMA1_TI_TDMODE</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 2 || 2 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA1_TI_WAIT_RESP</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code></code> ||
|-
| <code>DMA1_TI_DEST_INC</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code></code> ||
|-
| <code>DMA1_TI_DEST_WIDTH</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code></code> ||
|-
| <code>DMA1_TI_DEST_DREQ</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code></code> ||
|-
| <code>DMA1_TI_DEST_IGNORE</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code></code> ||
|-
| <code>DMA1_TI_SRC_INC</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code></code> ||
|-
| <code>DMA1_TI_SRC_WIDTH</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code></code> ||
|-
| <code>DMA1_TI_SRC_DREQ</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code></code> ||
|-
| <code>DMA1_TI_SRC_IGNORE</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code></code> ||
|-
| <code>DMA1_TI_BURST_LENGTH</code> || 12 || 15 || align="right"| <code>0x0000f000</code> || align="right"| <code>0xffff0fff</code> || align="right"| <code></code> ||
|-
| <code>DMA1_TI_PERMAP</code> || 16 || 20 || align="right"| <code>0x001f0000</code> || align="right"| <code>0xffe0ffff</code> || align="right"| <code></code> ||
|-
| <code>DMA1_TI_WAITS</code> || 21 || 25 || align="right"| <code>0x03e00000</code> || align="right"| <code>0xfc1fffff</code> || align="right"| <code></code> ||
|-
| <code>DMA1_TI_NO_WIDE_BURSTS</code> || 26 || 26 || align="right"| <code>0x04000000</code> || align="right"| <code>0xfbffffff</code> || align="right"| <code></code> ||
|}
==== DMA1_SOURCE_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00710c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA1_SOURCE_AD_S_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA1_DEST_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007110</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA1_DEST_AD_D_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA1_TXFR_LEN ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007114</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA1_TXFR_LEN_XLENGTH</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|-
| <code>DMA1_TXFR_LEN_YLENGTH</code> || 16 || 29 || align="right"| <code>0x3fff0000</code> || align="right"| <code>0xc000ffff</code> || align="right"| <code></code> ||
|}
==== DMA1_STRIDE ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007118</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA1_STRIDE_S_STRIDE</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|-
| <code>DMA1_STRIDE_D_STRIDE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code></code> ||
|}
==== DMA1_NEXTCONBK ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00711c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA1_NEXTCONBK_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code></code> ||
|}
==== DMA1_DEBUG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007120</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA1_DEBUG_READ_LAST_NOT_SET_ERROR</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA1_DEBUG_FIFO_ERROR</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA1_DEBUG_READ_ERROR</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA1_DEBUG_OUTSTANDING_WRITES</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA1_DEBUG_DMA_ID</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA1_DEBUG_DMA_STATE</code> || 16 || 24 || align="right"| <code>0x01ff0000</code> || align="right"| <code>0xfe00ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA1_DEBUG_VERSION</code> || 25 || 27 || align="right"| <code>0x0e000000</code> || align="right"| <code>0xf1ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA1_DEBUG_LITE</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|}
== DMA10 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e007a00</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA10_CS|<code>DMA10_CS</code>]] ||align="right"| <code>0x7e007a00</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf0ff017f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA10_CONBLK_AD|<code>DMA10_CONBLK_AD</code>]] ||align="right"| <code>0x7e007a04</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA10_TI|<code>DMA10_TI</code>]] ||align="right"| <code>0x7e007a08</code> ||align="center"| RO ||align="right"| 26 ||align="right"| <code>0x03fffff9</code> ||align="right"| <code></code> ||
|-
| [[#DMA10_SOURCE_AD|<code>DMA10_SOURCE_AD</code>]] ||align="right"| <code>0x7e007a0c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA10_DEST_AD|<code>DMA10_DEST_AD</code>]] ||align="right"| <code>0x7e007a10</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA10_TXFR_LEN|<code>DMA10_TXFR_LEN</code>]] ||align="right"| <code>0x7e007a14</code> ||align="center"| RO ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA10_NEXTCONBK|<code>DMA10_NEXTCONBK</code>]] ||align="right"| <code>0x7e007a1c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code></code> ||
|-
| [[#DMA10_DEBUG|<code>DMA10_DEBUG</code>]] ||align="right"| <code>0x7e007a20</code> ||align="center"| RW ||align="right"| 29 ||align="right"| <code>0x1ffffff7</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== DMA10_CS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007a00</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA10_CS_ACTIVE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA10_CS_END</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA10_CS_INT</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA10_CS_DREQ</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA10_CS_PAUSED</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA10_CS_DREQ_STOPS_DMA</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA10_CS_WAITING_FOR_OUTSTANDING_WRITES</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA10_CS_ERROR</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA10_CS_PRIORITY</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA10_CS_PANIC_PRIORITY</code> || 20 || 23 || align="right"| <code>0x00f00000</code> || align="right"| <code>0xff0fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 24 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA10_CS_WAIT_FOR_OUTSTANDING_WRITES</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA10_CS_DISDEBUG</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA10_CS_ABORT</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA10_CS_RESET</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== DMA10_CONBLK_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007a04</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA10_CONBLK_AD_SCB_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code>0x0</code> ||
|}
==== DMA10_TI ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007a08</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA10_TI_INTEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 1 || 2 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA10_TI_WAIT_RESP</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code></code> ||
|-
| <code>DMA10_TI_DEST_INC</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code></code> ||
|-
| <code>DMA10_TI_DEST_WIDTH</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code></code> ||
|-
| <code>DMA10_TI_DEST_DREQ</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code></code> ||
|-
| <code>DMA10_TI_DEST_IGNORE</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code></code> ||
|-
| <code>DMA10_TI_SRC_INC</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code></code> ||
|-
| <code>DMA10_TI_SRC_WIDTH</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code></code> ||
|-
| <code>DMA10_TI_SRC_DREQ</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code></code> ||
|-
| <code>DMA10_TI_SRC_IGNORE</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code></code> ||
|-
| <code>DMA10_TI_BURST_LENGTH</code> || 12 || 15 || align="right"| <code>0x0000f000</code> || align="right"| <code>0xffff0fff</code> || align="right"| <code></code> ||
|-
| <code>DMA10_TI_PERMAP</code> || 16 || 20 || align="right"| <code>0x001f0000</code> || align="right"| <code>0xffe0ffff</code> || align="right"| <code></code> ||
|-
| <code>DMA10_TI_WAITS</code> || 21 || 25 || align="right"| <code>0x03e00000</code> || align="right"| <code>0xfc1fffff</code> || align="right"| <code></code> ||
|}
==== DMA10_SOURCE_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007a0c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA10_SOURCE_AD_S_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA10_DEST_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007a10</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA10_DEST_AD_D_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA10_TXFR_LEN ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007a14</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA10_TXFR_LEN_XLENGTH</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|}
==== DMA10_NEXTCONBK ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007a1c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA10_NEXTCONBK_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code></code> ||
|}
==== DMA10_DEBUG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007a20</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA10_DEBUG_READ_LAST_NOT_SET_ERROR</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA10_DEBUG_FIFO_ERROR</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA10_DEBUG_READ_ERROR</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA10_DEBUG_OUTSTANDING_WRITES</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA10_DEBUG_DMA_ID</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA10_DEBUG_DMA_STATE</code> || 16 || 24 || align="right"| <code>0x01ff0000</code> || align="right"| <code>0xfe00ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA10_DEBUG_VERSION</code> || 25 || 27 || align="right"| <code>0x0e000000</code> || align="right"| <code>0xf1ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA10_DEBUG_LITE</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|}
== DMA11 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e007b00</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA11_CS|<code>DMA11_CS</code>]] ||align="right"| <code>0x7e007b00</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf0ff017f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA11_CONBLK_AD|<code>DMA11_CONBLK_AD</code>]] ||align="right"| <code>0x7e007b04</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA11_TI|<code>DMA11_TI</code>]] ||align="right"| <code>0x7e007b08</code> ||align="center"| RO ||align="right"| 26 ||align="right"| <code>0x03fffff9</code> ||align="right"| <code></code> ||
|-
| [[#DMA11_SOURCE_AD|<code>DMA11_SOURCE_AD</code>]] ||align="right"| <code>0x7e007b0c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA11_DEST_AD|<code>DMA11_DEST_AD</code>]] ||align="right"| <code>0x7e007b10</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA11_TXFR_LEN|<code>DMA11_TXFR_LEN</code>]] ||align="right"| <code>0x7e007b14</code> ||align="center"| RO ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA11_NEXTCONBK|<code>DMA11_NEXTCONBK</code>]] ||align="right"| <code>0x7e007b1c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code></code> ||
|-
| [[#DMA11_DEBUG|<code>DMA11_DEBUG</code>]] ||align="right"| <code>0x7e007b20</code> ||align="center"| RW ||align="right"| 29 ||align="right"| <code>0x1ffffff7</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== DMA11_CS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007b00</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA11_CS_ACTIVE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA11_CS_END</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA11_CS_INT</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA11_CS_DREQ</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA11_CS_PAUSED</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA11_CS_DREQ_STOPS_DMA</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA11_CS_WAITING_FOR_OUTSTANDING_WRITES</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA11_CS_ERROR</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA11_CS_PRIORITY</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA11_CS_PANIC_PRIORITY</code> || 20 || 23 || align="right"| <code>0x00f00000</code> || align="right"| <code>0xff0fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 24 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA11_CS_WAIT_FOR_OUTSTANDING_WRITES</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA11_CS_DISDEBUG</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA11_CS_ABORT</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA11_CS_RESET</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== DMA11_CONBLK_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007b04</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA11_CONBLK_AD_SCB_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code>0x0</code> ||
|}
==== DMA11_TI ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007b08</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA11_TI_INTEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 1 || 2 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA11_TI_WAIT_RESP</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code></code> ||
|-
| <code>DMA11_TI_DEST_INC</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code></code> ||
|-
| <code>DMA11_TI_DEST_WIDTH</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code></code> ||
|-
| <code>DMA11_TI_DEST_DREQ</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code></code> ||
|-
| <code>DMA11_TI_DEST_IGNORE</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code></code> ||
|-
| <code>DMA11_TI_SRC_INC</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code></code> ||
|-
| <code>DMA11_TI_SRC_WIDTH</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code></code> ||
|-
| <code>DMA11_TI_SRC_DREQ</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code></code> ||
|-
| <code>DMA11_TI_SRC_IGNORE</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code></code> ||
|-
| <code>DMA11_TI_BURST_LENGTH</code> || 12 || 15 || align="right"| <code>0x0000f000</code> || align="right"| <code>0xffff0fff</code> || align="right"| <code></code> ||
|-
| <code>DMA11_TI_PERMAP</code> || 16 || 20 || align="right"| <code>0x001f0000</code> || align="right"| <code>0xffe0ffff</code> || align="right"| <code></code> ||
|-
| <code>DMA11_TI_WAITS</code> || 21 || 25 || align="right"| <code>0x03e00000</code> || align="right"| <code>0xfc1fffff</code> || align="right"| <code></code> ||
|}
==== DMA11_SOURCE_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007b0c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA11_SOURCE_AD_S_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA11_DEST_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007b10</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA11_DEST_AD_D_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA11_TXFR_LEN ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007b14</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA11_TXFR_LEN_XLENGTH</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|}
==== DMA11_NEXTCONBK ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007b1c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA11_NEXTCONBK_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code></code> ||
|}
==== DMA11_DEBUG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007b20</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA11_DEBUG_READ_LAST_NOT_SET_ERROR</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA11_DEBUG_FIFO_ERROR</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA11_DEBUG_READ_ERROR</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA11_DEBUG_OUTSTANDING_WRITES</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA11_DEBUG_DMA_ID</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA11_DEBUG_DMA_STATE</code> || 16 || 24 || align="right"| <code>0x01ff0000</code> || align="right"| <code>0xfe00ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA11_DEBUG_VERSION</code> || 25 || 27 || align="right"| <code>0x0e000000</code> || align="right"| <code>0xf1ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA11_DEBUG_LITE</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|}
== DMA12 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e007c00</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA12_CS|<code>DMA12_CS</code>]] ||align="right"| <code>0x7e007c00</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf0ff017f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA12_CONBLK_AD|<code>DMA12_CONBLK_AD</code>]] ||align="right"| <code>0x7e007c04</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA12_TI|<code>DMA12_TI</code>]] ||align="right"| <code>0x7e007c08</code> ||align="center"| RO ||align="right"| 26 ||align="right"| <code>0x03fffff9</code> ||align="right"| <code></code> ||
|-
| [[#DMA12_SOURCE_AD|<code>DMA12_SOURCE_AD</code>]] ||align="right"| <code>0x7e007c0c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA12_DEST_AD|<code>DMA12_DEST_AD</code>]] ||align="right"| <code>0x7e007c10</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA12_TXFR_LEN|<code>DMA12_TXFR_LEN</code>]] ||align="right"| <code>0x7e007c14</code> ||align="center"| RO ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA12_NEXTCONBK|<code>DMA12_NEXTCONBK</code>]] ||align="right"| <code>0x7e007c1c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code></code> ||
|-
| [[#DMA12_DEBUG|<code>DMA12_DEBUG</code>]] ||align="right"| <code>0x7e007c20</code> ||align="center"| RW ||align="right"| 29 ||align="right"| <code>0x1ffffff7</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== DMA12_CS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007c00</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA12_CS_ACTIVE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA12_CS_END</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA12_CS_INT</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA12_CS_DREQ</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA12_CS_PAUSED</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA12_CS_DREQ_STOPS_DMA</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA12_CS_WAITING_FOR_OUTSTANDING_WRITES</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA12_CS_ERROR</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA12_CS_PRIORITY</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA12_CS_PANIC_PRIORITY</code> || 20 || 23 || align="right"| <code>0x00f00000</code> || align="right"| <code>0xff0fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 24 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA12_CS_WAIT_FOR_OUTSTANDING_WRITES</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA12_CS_DISDEBUG</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA12_CS_ABORT</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA12_CS_RESET</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== DMA12_CONBLK_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007c04</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA12_CONBLK_AD_SCB_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code>0x0</code> ||
|}
==== DMA12_TI ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007c08</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA12_TI_INTEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 1 || 2 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA12_TI_WAIT_RESP</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code></code> ||
|-
| <code>DMA12_TI_DEST_INC</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code></code> ||
|-
| <code>DMA12_TI_DEST_WIDTH</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code></code> ||
|-
| <code>DMA12_TI_DEST_DREQ</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code></code> ||
|-
| <code>DMA12_TI_DEST_IGNORE</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code></code> ||
|-
| <code>DMA12_TI_SRC_INC</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code></code> ||
|-
| <code>DMA12_TI_SRC_WIDTH</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code></code> ||
|-
| <code>DMA12_TI_SRC_DREQ</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code></code> ||
|-
| <code>DMA12_TI_SRC_IGNORE</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code></code> ||
|-
| <code>DMA12_TI_BURST_LENGTH</code> || 12 || 15 || align="right"| <code>0x0000f000</code> || align="right"| <code>0xffff0fff</code> || align="right"| <code></code> ||
|-
| <code>DMA12_TI_PERMAP</code> || 16 || 20 || align="right"| <code>0x001f0000</code> || align="right"| <code>0xffe0ffff</code> || align="right"| <code></code> ||
|-
| <code>DMA12_TI_WAITS</code> || 21 || 25 || align="right"| <code>0x03e00000</code> || align="right"| <code>0xfc1fffff</code> || align="right"| <code></code> ||
|}
==== DMA12_SOURCE_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007c0c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA12_SOURCE_AD_S_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA12_DEST_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007c10</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA12_DEST_AD_D_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA12_TXFR_LEN ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007c14</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA12_TXFR_LEN_XLENGTH</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|}
==== DMA12_NEXTCONBK ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007c1c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA12_NEXTCONBK_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code></code> ||
|}
==== DMA12_DEBUG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007c20</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA12_DEBUG_READ_LAST_NOT_SET_ERROR</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA12_DEBUG_FIFO_ERROR</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA12_DEBUG_READ_ERROR</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA12_DEBUG_OUTSTANDING_WRITES</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA12_DEBUG_DMA_ID</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA12_DEBUG_DMA_STATE</code> || 16 || 24 || align="right"| <code>0x01ff0000</code> || align="right"| <code>0xfe00ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA12_DEBUG_VERSION</code> || 25 || 27 || align="right"| <code>0x0e000000</code> || align="right"| <code>0xf1ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA12_DEBUG_LITE</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|}
== DMA13 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e007d00</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA13_CS|<code>DMA13_CS</code>]] ||align="right"| <code>0x7e007d00</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf0ff017f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA13_CONBLK_AD|<code>DMA13_CONBLK_AD</code>]] ||align="right"| <code>0x7e007d04</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA13_TI|<code>DMA13_TI</code>]] ||align="right"| <code>0x7e007d08</code> ||align="center"| RO ||align="right"| 26 ||align="right"| <code>0x03fffff9</code> ||align="right"| <code></code> ||
|-
| [[#DMA13_SOURCE_AD|<code>DMA13_SOURCE_AD</code>]] ||align="right"| <code>0x7e007d0c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA13_DEST_AD|<code>DMA13_DEST_AD</code>]] ||align="right"| <code>0x7e007d10</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA13_TXFR_LEN|<code>DMA13_TXFR_LEN</code>]] ||align="right"| <code>0x7e007d14</code> ||align="center"| RO ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA13_NEXTCONBK|<code>DMA13_NEXTCONBK</code>]] ||align="right"| <code>0x7e007d1c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code></code> ||
|-
| [[#DMA13_DEBUG|<code>DMA13_DEBUG</code>]] ||align="right"| <code>0x7e007d20</code> ||align="center"| RW ||align="right"| 29 ||align="right"| <code>0x1ffffff7</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== DMA13_CS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007d00</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA13_CS_ACTIVE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA13_CS_END</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA13_CS_INT</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA13_CS_DREQ</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA13_CS_PAUSED</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA13_CS_DREQ_STOPS_DMA</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA13_CS_WAITING_FOR_OUTSTANDING_WRITES</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA13_CS_ERROR</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA13_CS_PRIORITY</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA13_CS_PANIC_PRIORITY</code> || 20 || 23 || align="right"| <code>0x00f00000</code> || align="right"| <code>0xff0fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 24 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA13_CS_WAIT_FOR_OUTSTANDING_WRITES</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA13_CS_DISDEBUG</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA13_CS_ABORT</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA13_CS_RESET</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== DMA13_CONBLK_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007d04</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA13_CONBLK_AD_SCB_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code>0x0</code> ||
|}
==== DMA13_TI ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007d08</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA13_TI_INTEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 1 || 2 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA13_TI_WAIT_RESP</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code></code> ||
|-
| <code>DMA13_TI_DEST_INC</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code></code> ||
|-
| <code>DMA13_TI_DEST_WIDTH</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code></code> ||
|-
| <code>DMA13_TI_DEST_DREQ</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code></code> ||
|-
| <code>DMA13_TI_DEST_IGNORE</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code></code> ||
|-
| <code>DMA13_TI_SRC_INC</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code></code> ||
|-
| <code>DMA13_TI_SRC_WIDTH</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code></code> ||
|-
| <code>DMA13_TI_SRC_DREQ</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code></code> ||
|-
| <code>DMA13_TI_SRC_IGNORE</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code></code> ||
|-
| <code>DMA13_TI_BURST_LENGTH</code> || 12 || 15 || align="right"| <code>0x0000f000</code> || align="right"| <code>0xffff0fff</code> || align="right"| <code></code> ||
|-
| <code>DMA13_TI_PERMAP</code> || 16 || 20 || align="right"| <code>0x001f0000</code> || align="right"| <code>0xffe0ffff</code> || align="right"| <code></code> ||
|-
| <code>DMA13_TI_WAITS</code> || 21 || 25 || align="right"| <code>0x03e00000</code> || align="right"| <code>0xfc1fffff</code> || align="right"| <code></code> ||
|}
==== DMA13_SOURCE_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007d0c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA13_SOURCE_AD_S_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA13_DEST_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007d10</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA13_DEST_AD_D_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA13_TXFR_LEN ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007d14</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA13_TXFR_LEN_XLENGTH</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|}
==== DMA13_NEXTCONBK ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007d1c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA13_NEXTCONBK_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code></code> ||
|}
==== DMA13_DEBUG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007d20</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA13_DEBUG_READ_LAST_NOT_SET_ERROR</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA13_DEBUG_FIFO_ERROR</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA13_DEBUG_READ_ERROR</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA13_DEBUG_OUTSTANDING_WRITES</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA13_DEBUG_DMA_ID</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA13_DEBUG_DMA_STATE</code> || 16 || 24 || align="right"| <code>0x01ff0000</code> || align="right"| <code>0xfe00ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA13_DEBUG_VERSION</code> || 25 || 27 || align="right"| <code>0x0e000000</code> || align="right"| <code>0xf1ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA13_DEBUG_LITE</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|}
== DMA14 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e007e00</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA14_CS|<code>DMA14_CS</code>]] ||align="right"| <code>0x7e007e00</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf0ff017f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA14_CONBLK_AD|<code>DMA14_CONBLK_AD</code>]] ||align="right"| <code>0x7e007e04</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA14_TI|<code>DMA14_TI</code>]] ||align="right"| <code>0x7e007e08</code> ||align="center"| RO ||align="right"| 26 ||align="right"| <code>0x03fffff9</code> ||align="right"| <code></code> ||
|-
| [[#DMA14_SOURCE_AD|<code>DMA14_SOURCE_AD</code>]] ||align="right"| <code>0x7e007e0c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA14_DEST_AD|<code>DMA14_DEST_AD</code>]] ||align="right"| <code>0x7e007e10</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA14_TXFR_LEN|<code>DMA14_TXFR_LEN</code>]] ||align="right"| <code>0x7e007e14</code> ||align="center"| RO ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA14_NEXTCONBK|<code>DMA14_NEXTCONBK</code>]] ||align="right"| <code>0x7e007e1c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code></code> ||
|-
| [[#DMA14_DEBUG|<code>DMA14_DEBUG</code>]] ||align="right"| <code>0x7e007e20</code> ||align="center"| RW ||align="right"| 29 ||align="right"| <code>0x1ffffff7</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== DMA14_CS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007e00</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA14_CS_ACTIVE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA14_CS_END</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA14_CS_INT</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA14_CS_DREQ</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA14_CS_PAUSED</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA14_CS_DREQ_STOPS_DMA</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA14_CS_WAITING_FOR_OUTSTANDING_WRITES</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA14_CS_ERROR</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA14_CS_PRIORITY</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA14_CS_PANIC_PRIORITY</code> || 20 || 23 || align="right"| <code>0x00f00000</code> || align="right"| <code>0xff0fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 24 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA14_CS_WAIT_FOR_OUTSTANDING_WRITES</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA14_CS_DISDEBUG</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA14_CS_ABORT</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA14_CS_RESET</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== DMA14_CONBLK_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007e04</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA14_CONBLK_AD_SCB_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code>0x0</code> ||
|}
==== DMA14_TI ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007e08</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA14_TI_INTEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 1 || 2 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA14_TI_WAIT_RESP</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code></code> ||
|-
| <code>DMA14_TI_DEST_INC</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code></code> ||
|-
| <code>DMA14_TI_DEST_WIDTH</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code></code> ||
|-
| <code>DMA14_TI_DEST_DREQ</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code></code> ||
|-
| <code>DMA14_TI_DEST_IGNORE</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code></code> ||
|-
| <code>DMA14_TI_SRC_INC</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code></code> ||
|-
| <code>DMA14_TI_SRC_WIDTH</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code></code> ||
|-
| <code>DMA14_TI_SRC_DREQ</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code></code> ||
|-
| <code>DMA14_TI_SRC_IGNORE</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code></code> ||
|-
| <code>DMA14_TI_BURST_LENGTH</code> || 12 || 15 || align="right"| <code>0x0000f000</code> || align="right"| <code>0xffff0fff</code> || align="right"| <code></code> ||
|-
| <code>DMA14_TI_PERMAP</code> || 16 || 20 || align="right"| <code>0x001f0000</code> || align="right"| <code>0xffe0ffff</code> || align="right"| <code></code> ||
|-
| <code>DMA14_TI_WAITS</code> || 21 || 25 || align="right"| <code>0x03e00000</code> || align="right"| <code>0xfc1fffff</code> || align="right"| <code></code> ||
|}
==== DMA14_SOURCE_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007e0c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA14_SOURCE_AD_S_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA14_DEST_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007e10</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA14_DEST_AD_D_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA14_TXFR_LEN ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007e14</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA14_TXFR_LEN_XLENGTH</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|}
==== DMA14_NEXTCONBK ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007e1c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA14_NEXTCONBK_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code></code> ||
|}
==== DMA14_DEBUG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007e20</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA14_DEBUG_READ_LAST_NOT_SET_ERROR</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA14_DEBUG_FIFO_ERROR</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA14_DEBUG_READ_ERROR</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA14_DEBUG_OUTSTANDING_WRITES</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA14_DEBUG_DMA_ID</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA14_DEBUG_DMA_STATE</code> || 16 || 24 || align="right"| <code>0x01ff0000</code> || align="right"| <code>0xfe00ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA14_DEBUG_VERSION</code> || 25 || 27 || align="right"| <code>0x0e000000</code> || align="right"| <code>0xf1ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA14_DEBUG_LITE</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|}
== DMA15 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7ee05000</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA15_CS|<code>DMA15_CS</code>]] ||align="right"| <code>0x7ee05000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf0ff017f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA15_CONBLK_AD|<code>DMA15_CONBLK_AD</code>]] ||align="right"| <code>0x7ee05004</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA15_TI|<code>DMA15_TI</code>]] ||align="right"| <code>0x7ee05008</code> ||align="center"| RO ||align="right"| 27 ||align="right"| <code>0x07fffffb</code> ||align="right"| <code></code> ||
|-
| [[#DMA15_SOURCE_AD|<code>DMA15_SOURCE_AD</code>]] ||align="right"| <code>0x7ee0500c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA15_DEST_AD|<code>DMA15_DEST_AD</code>]] ||align="right"| <code>0x7ee05010</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA15_TXFR_LEN|<code>DMA15_TXFR_LEN</code>]] ||align="right"| <code>0x7ee05014</code> ||align="center"| RO ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA15_STRIDE|<code>DMA15_STRIDE</code>]] ||align="right"| <code>0x7ee05018</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA15_NEXTCONBK|<code>DMA15_NEXTCONBK</code>]] ||align="right"| <code>0x7ee0501c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code></code> ||
|-
| [[#DMA15_DEBUG|<code>DMA15_DEBUG</code>]] ||align="right"| <code>0x7ee05020</code> ||align="center"| RW ||align="right"| 29 ||align="right"| <code>0x1ffffff7</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== DMA15_CS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee05000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA15_CS_ACTIVE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA15_CS_END</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA15_CS_INT</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA15_CS_DREQ</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA15_CS_PAUSED</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA15_CS_DREQ_STOPS_DMA</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA15_CS_WAITING_FOR_OUTSTANDING_WRITES</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA15_CS_ERROR</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA15_CS_PRIORITY</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA15_CS_PANIC_PRIORITY</code> || 20 || 23 || align="right"| <code>0x00f00000</code> || align="right"| <code>0xff0fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 24 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA15_CS_WAIT_FOR_OUTSTANDING_WRITES</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA15_CS_DISDEBUG</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA15_CS_ABORT</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA15_CS_RESET</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== DMA15_CONBLK_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee05004</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA15_CONBLK_AD_SCB_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code>0x0</code> ||
|}
==== DMA15_TI ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee05008</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA15_TI_INTEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code></code> ||
|-
| <code>DMA15_TI_TDMODE</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 2 || 2 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA15_TI_WAIT_RESP</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code></code> ||
|-
| <code>DMA15_TI_DEST_INC</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code></code> ||
|-
| <code>DMA15_TI_DEST_WIDTH</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code></code> ||
|-
| <code>DMA15_TI_DEST_DREQ</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code></code> ||
|-
| <code>DMA15_TI_DEST_IGNORE</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code></code> ||
|-
| <code>DMA15_TI_SRC_INC</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code></code> ||
|-
| <code>DMA15_TI_SRC_WIDTH</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code></code> ||
|-
| <code>DMA15_TI_SRC_DREQ</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code></code> ||
|-
| <code>DMA15_TI_SRC_IGNORE</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code></code> ||
|-
| <code>DMA15_TI_BURST_LENGTH</code> || 12 || 15 || align="right"| <code>0x0000f000</code> || align="right"| <code>0xffff0fff</code> || align="right"| <code></code> ||
|-
| <code>DMA15_TI_PERMAP</code> || 16 || 20 || align="right"| <code>0x001f0000</code> || align="right"| <code>0xffe0ffff</code> || align="right"| <code></code> ||
|-
| <code>DMA15_TI_WAITS</code> || 21 || 25 || align="right"| <code>0x03e00000</code> || align="right"| <code>0xfc1fffff</code> || align="right"| <code></code> ||
|-
| <code>DMA15_TI_NO_WIDE_BURSTS</code> || 26 || 26 || align="right"| <code>0x04000000</code> || align="right"| <code>0xfbffffff</code> || align="right"| <code></code> ||
|}
==== DMA15_SOURCE_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee0500c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA15_SOURCE_AD_S_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA15_DEST_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee05010</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA15_DEST_AD_D_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA15_TXFR_LEN ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee05014</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA15_TXFR_LEN_XLENGTH</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|-
| <code>DMA15_TXFR_LEN_YLENGTH</code> || 16 || 29 || align="right"| <code>0x3fff0000</code> || align="right"| <code>0xc000ffff</code> || align="right"| <code></code> ||
|}
==== DMA15_STRIDE ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee05018</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA15_STRIDE_S_STRIDE</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|-
| <code>DMA15_STRIDE_D_STRIDE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code></code> ||
|}
==== DMA15_NEXTCONBK ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee0501c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA15_NEXTCONBK_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code></code> ||
|}
==== DMA15_DEBUG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee05020</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA15_DEBUG_READ_LAST_NOT_SET_ERROR</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA15_DEBUG_FIFO_ERROR</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA15_DEBUG_READ_ERROR</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA15_DEBUG_OUTSTANDING_WRITES</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA15_DEBUG_DMA_ID</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA15_DEBUG_DMA_STATE</code> || 16 || 24 || align="right"| <code>0x01ff0000</code> || align="right"| <code>0xfe00ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA15_DEBUG_VERSION</code> || 25 || 27 || align="right"| <code>0x0e000000</code> || align="right"| <code>0xf1ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA15_DEBUG_LITE</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|}
== DMA2 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e007200</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA2_CS|<code>DMA2_CS</code>]] ||align="right"| <code>0x7e007200</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf0ff017f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA2_CONBLK_AD|<code>DMA2_CONBLK_AD</code>]] ||align="right"| <code>0x7e007204</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA2_TI|<code>DMA2_TI</code>]] ||align="right"| <code>0x7e007208</code> ||align="center"| RO ||align="right"| 27 ||align="right"| <code>0x07fffffb</code> ||align="right"| <code></code> ||
|-
| [[#DMA2_SOURCE_AD|<code>DMA2_SOURCE_AD</code>]] ||align="right"| <code>0x7e00720c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA2_DEST_AD|<code>DMA2_DEST_AD</code>]] ||align="right"| <code>0x7e007210</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA2_TXFR_LEN|<code>DMA2_TXFR_LEN</code>]] ||align="right"| <code>0x7e007214</code> ||align="center"| RO ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA2_STRIDE|<code>DMA2_STRIDE</code>]] ||align="right"| <code>0x7e007218</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA2_NEXTCONBK|<code>DMA2_NEXTCONBK</code>]] ||align="right"| <code>0x7e00721c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code></code> ||
|-
| [[#DMA2_DEBUG|<code>DMA2_DEBUG</code>]] ||align="right"| <code>0x7e007220</code> ||align="center"| RW ||align="right"| 29 ||align="right"| <code>0x1ffffff7</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== DMA2_CS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007200</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA2_CS_ACTIVE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA2_CS_END</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA2_CS_INT</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA2_CS_DREQ</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA2_CS_PAUSED</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA2_CS_DREQ_STOPS_DMA</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA2_CS_WAITING_FOR_OUTSTANDING_WRITES</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA2_CS_ERROR</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA2_CS_PRIORITY</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA2_CS_PANIC_PRIORITY</code> || 20 || 23 || align="right"| <code>0x00f00000</code> || align="right"| <code>0xff0fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 24 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA2_CS_WAIT_FOR_OUTSTANDING_WRITES</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA2_CS_DISDEBUG</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA2_CS_ABORT</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA2_CS_RESET</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== DMA2_CONBLK_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007204</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA2_CONBLK_AD_SCB_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code>0x0</code> ||
|}
==== DMA2_TI ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007208</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA2_TI_INTEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code></code> ||
|-
| <code>DMA2_TI_TDMODE</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 2 || 2 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA2_TI_WAIT_RESP</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code></code> ||
|-
| <code>DMA2_TI_DEST_INC</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code></code> ||
|-
| <code>DMA2_TI_DEST_WIDTH</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code></code> ||
|-
| <code>DMA2_TI_DEST_DREQ</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code></code> ||
|-
| <code>DMA2_TI_DEST_IGNORE</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code></code> ||
|-
| <code>DMA2_TI_SRC_INC</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code></code> ||
|-
| <code>DMA2_TI_SRC_WIDTH</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code></code> ||
|-
| <code>DMA2_TI_SRC_DREQ</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code></code> ||
|-
| <code>DMA2_TI_SRC_IGNORE</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code></code> ||
|-
| <code>DMA2_TI_BURST_LENGTH</code> || 12 || 15 || align="right"| <code>0x0000f000</code> || align="right"| <code>0xffff0fff</code> || align="right"| <code></code> ||
|-
| <code>DMA2_TI_PERMAP</code> || 16 || 20 || align="right"| <code>0x001f0000</code> || align="right"| <code>0xffe0ffff</code> || align="right"| <code></code> ||
|-
| <code>DMA2_TI_WAITS</code> || 21 || 25 || align="right"| <code>0x03e00000</code> || align="right"| <code>0xfc1fffff</code> || align="right"| <code></code> ||
|-
| <code>DMA2_TI_NO_WIDE_BURSTS</code> || 26 || 26 || align="right"| <code>0x04000000</code> || align="right"| <code>0xfbffffff</code> || align="right"| <code></code> ||
|}
==== DMA2_SOURCE_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00720c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA2_SOURCE_AD_S_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA2_DEST_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007210</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA2_DEST_AD_D_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA2_TXFR_LEN ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007214</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA2_TXFR_LEN_XLENGTH</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|-
| <code>DMA2_TXFR_LEN_YLENGTH</code> || 16 || 29 || align="right"| <code>0x3fff0000</code> || align="right"| <code>0xc000ffff</code> || align="right"| <code></code> ||
|}
==== DMA2_STRIDE ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007218</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA2_STRIDE_S_STRIDE</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|-
| <code>DMA2_STRIDE_D_STRIDE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code></code> ||
|}
==== DMA2_NEXTCONBK ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00721c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA2_NEXTCONBK_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code></code> ||
|}
==== DMA2_DEBUG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007220</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA2_DEBUG_READ_LAST_NOT_SET_ERROR</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA2_DEBUG_FIFO_ERROR</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA2_DEBUG_READ_ERROR</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA2_DEBUG_OUTSTANDING_WRITES</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA2_DEBUG_DMA_ID</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA2_DEBUG_DMA_STATE</code> || 16 || 24 || align="right"| <code>0x01ff0000</code> || align="right"| <code>0xfe00ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA2_DEBUG_VERSION</code> || 25 || 27 || align="right"| <code>0x0e000000</code> || align="right"| <code>0xf1ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA2_DEBUG_LITE</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|}
== DMA3 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e007300</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA3_CS|<code>DMA3_CS</code>]] ||align="right"| <code>0x7e007300</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf0ff017f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA3_CONBLK_AD|<code>DMA3_CONBLK_AD</code>]] ||align="right"| <code>0x7e007304</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA3_TI|<code>DMA3_TI</code>]] ||align="right"| <code>0x7e007308</code> ||align="center"| RO ||align="right"| 27 ||align="right"| <code>0x07fffffb</code> ||align="right"| <code></code> ||
|-
| [[#DMA3_SOURCE_AD|<code>DMA3_SOURCE_AD</code>]] ||align="right"| <code>0x7e00730c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA3_DEST_AD|<code>DMA3_DEST_AD</code>]] ||align="right"| <code>0x7e007310</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA3_TXFR_LEN|<code>DMA3_TXFR_LEN</code>]] ||align="right"| <code>0x7e007314</code> ||align="center"| RO ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA3_STRIDE|<code>DMA3_STRIDE</code>]] ||align="right"| <code>0x7e007318</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA3_NEXTCONBK|<code>DMA3_NEXTCONBK</code>]] ||align="right"| <code>0x7e00731c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code></code> ||
|-
| [[#DMA3_DEBUG|<code>DMA3_DEBUG</code>]] ||align="right"| <code>0x7e007320</code> ||align="center"| RW ||align="right"| 29 ||align="right"| <code>0x1ffffff7</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== DMA3_CS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007300</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA3_CS_ACTIVE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA3_CS_END</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA3_CS_INT</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA3_CS_DREQ</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA3_CS_PAUSED</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA3_CS_DREQ_STOPS_DMA</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA3_CS_WAITING_FOR_OUTSTANDING_WRITES</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA3_CS_ERROR</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA3_CS_PRIORITY</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA3_CS_PANIC_PRIORITY</code> || 20 || 23 || align="right"| <code>0x00f00000</code> || align="right"| <code>0xff0fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 24 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA3_CS_WAIT_FOR_OUTSTANDING_WRITES</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA3_CS_DISDEBUG</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA3_CS_ABORT</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA3_CS_RESET</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== DMA3_CONBLK_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007304</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA3_CONBLK_AD_SCB_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code>0x0</code> ||
|}
==== DMA3_TI ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007308</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA3_TI_INTEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code></code> ||
|-
| <code>DMA3_TI_TDMODE</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 2 || 2 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA3_TI_WAIT_RESP</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code></code> ||
|-
| <code>DMA3_TI_DEST_INC</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code></code> ||
|-
| <code>DMA3_TI_DEST_WIDTH</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code></code> ||
|-
| <code>DMA3_TI_DEST_DREQ</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code></code> ||
|-
| <code>DMA3_TI_DEST_IGNORE</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code></code> ||
|-
| <code>DMA3_TI_SRC_INC</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code></code> ||
|-
| <code>DMA3_TI_SRC_WIDTH</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code></code> ||
|-
| <code>DMA3_TI_SRC_DREQ</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code></code> ||
|-
| <code>DMA3_TI_SRC_IGNORE</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code></code> ||
|-
| <code>DMA3_TI_BURST_LENGTH</code> || 12 || 15 || align="right"| <code>0x0000f000</code> || align="right"| <code>0xffff0fff</code> || align="right"| <code></code> ||
|-
| <code>DMA3_TI_PERMAP</code> || 16 || 20 || align="right"| <code>0x001f0000</code> || align="right"| <code>0xffe0ffff</code> || align="right"| <code></code> ||
|-
| <code>DMA3_TI_WAITS</code> || 21 || 25 || align="right"| <code>0x03e00000</code> || align="right"| <code>0xfc1fffff</code> || align="right"| <code></code> ||
|-
| <code>DMA3_TI_NO_WIDE_BURSTS</code> || 26 || 26 || align="right"| <code>0x04000000</code> || align="right"| <code>0xfbffffff</code> || align="right"| <code></code> ||
|}
==== DMA3_SOURCE_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00730c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA3_SOURCE_AD_S_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA3_DEST_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007310</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA3_DEST_AD_D_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA3_TXFR_LEN ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007314</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA3_TXFR_LEN_XLENGTH</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|-
| <code>DMA3_TXFR_LEN_YLENGTH</code> || 16 || 29 || align="right"| <code>0x3fff0000</code> || align="right"| <code>0xc000ffff</code> || align="right"| <code></code> ||
|}
==== DMA3_STRIDE ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007318</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA3_STRIDE_S_STRIDE</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|-
| <code>DMA3_STRIDE_D_STRIDE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code></code> ||
|}
==== DMA3_NEXTCONBK ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00731c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA3_NEXTCONBK_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code></code> ||
|}
==== DMA3_DEBUG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007320</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA3_DEBUG_READ_LAST_NOT_SET_ERROR</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA3_DEBUG_FIFO_ERROR</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA3_DEBUG_READ_ERROR</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA3_DEBUG_OUTSTANDING_WRITES</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA3_DEBUG_DMA_ID</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA3_DEBUG_DMA_STATE</code> || 16 || 24 || align="right"| <code>0x01ff0000</code> || align="right"| <code>0xfe00ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA3_DEBUG_VERSION</code> || 25 || 27 || align="right"| <code>0x0e000000</code> || align="right"| <code>0xf1ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA3_DEBUG_LITE</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|}
== DMA4 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e007400</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA4_CS|<code>DMA4_CS</code>]] ||align="right"| <code>0x7e007400</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf0ff017f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA4_CONBLK_AD|<code>DMA4_CONBLK_AD</code>]] ||align="right"| <code>0x7e007404</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA4_TI|<code>DMA4_TI</code>]] ||align="right"| <code>0x7e007408</code> ||align="center"| RO ||align="right"| 27 ||align="right"| <code>0x07fffffb</code> ||align="right"| <code></code> ||
|-
| [[#DMA4_SOURCE_AD|<code>DMA4_SOURCE_AD</code>]] ||align="right"| <code>0x7e00740c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA4_DEST_AD|<code>DMA4_DEST_AD</code>]] ||align="right"| <code>0x7e007410</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA4_TXFR_LEN|<code>DMA4_TXFR_LEN</code>]] ||align="right"| <code>0x7e007414</code> ||align="center"| RO ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA4_STRIDE|<code>DMA4_STRIDE</code>]] ||align="right"| <code>0x7e007418</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA4_NEXTCONBK|<code>DMA4_NEXTCONBK</code>]] ||align="right"| <code>0x7e00741c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code></code> ||
|-
| [[#DMA4_DEBUG|<code>DMA4_DEBUG</code>]] ||align="right"| <code>0x7e007420</code> ||align="center"| RW ||align="right"| 29 ||align="right"| <code>0x1ffffff7</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== DMA4_CS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007400</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA4_CS_ACTIVE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA4_CS_END</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA4_CS_INT</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA4_CS_DREQ</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA4_CS_PAUSED</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA4_CS_DREQ_STOPS_DMA</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA4_CS_WAITING_FOR_OUTSTANDING_WRITES</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA4_CS_ERROR</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA4_CS_PRIORITY</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA4_CS_PANIC_PRIORITY</code> || 20 || 23 || align="right"| <code>0x00f00000</code> || align="right"| <code>0xff0fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 24 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA4_CS_WAIT_FOR_OUTSTANDING_WRITES</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA4_CS_DISDEBUG</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA4_CS_ABORT</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA4_CS_RESET</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== DMA4_CONBLK_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007404</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA4_CONBLK_AD_SCB_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code>0x0</code> ||
|}
==== DMA4_TI ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007408</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA4_TI_INTEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code></code> ||
|-
| <code>DMA4_TI_TDMODE</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 2 || 2 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA4_TI_WAIT_RESP</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code></code> ||
|-
| <code>DMA4_TI_DEST_INC</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code></code> ||
|-
| <code>DMA4_TI_DEST_WIDTH</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code></code> ||
|-
| <code>DMA4_TI_DEST_DREQ</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code></code> ||
|-
| <code>DMA4_TI_DEST_IGNORE</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code></code> ||
|-
| <code>DMA4_TI_SRC_INC</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code></code> ||
|-
| <code>DMA4_TI_SRC_WIDTH</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code></code> ||
|-
| <code>DMA4_TI_SRC_DREQ</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code></code> ||
|-
| <code>DMA4_TI_SRC_IGNORE</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code></code> ||
|-
| <code>DMA4_TI_BURST_LENGTH</code> || 12 || 15 || align="right"| <code>0x0000f000</code> || align="right"| <code>0xffff0fff</code> || align="right"| <code></code> ||
|-
| <code>DMA4_TI_PERMAP</code> || 16 || 20 || align="right"| <code>0x001f0000</code> || align="right"| <code>0xffe0ffff</code> || align="right"| <code></code> ||
|-
| <code>DMA4_TI_WAITS</code> || 21 || 25 || align="right"| <code>0x03e00000</code> || align="right"| <code>0xfc1fffff</code> || align="right"| <code></code> ||
|-
| <code>DMA4_TI_NO_WIDE_BURSTS</code> || 26 || 26 || align="right"| <code>0x04000000</code> || align="right"| <code>0xfbffffff</code> || align="right"| <code></code> ||
|}
==== DMA4_SOURCE_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00740c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA4_SOURCE_AD_S_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA4_DEST_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007410</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA4_DEST_AD_D_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA4_TXFR_LEN ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007414</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA4_TXFR_LEN_XLENGTH</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|-
| <code>DMA4_TXFR_LEN_YLENGTH</code> || 16 || 29 || align="right"| <code>0x3fff0000</code> || align="right"| <code>0xc000ffff</code> || align="right"| <code></code> ||
|}
==== DMA4_STRIDE ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007418</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA4_STRIDE_S_STRIDE</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|-
| <code>DMA4_STRIDE_D_STRIDE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code></code> ||
|}
==== DMA4_NEXTCONBK ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00741c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA4_NEXTCONBK_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code></code> ||
|}
==== DMA4_DEBUG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007420</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA4_DEBUG_READ_LAST_NOT_SET_ERROR</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA4_DEBUG_FIFO_ERROR</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA4_DEBUG_READ_ERROR</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA4_DEBUG_OUTSTANDING_WRITES</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA4_DEBUG_DMA_ID</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA4_DEBUG_DMA_STATE</code> || 16 || 24 || align="right"| <code>0x01ff0000</code> || align="right"| <code>0xfe00ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA4_DEBUG_VERSION</code> || 25 || 27 || align="right"| <code>0x0e000000</code> || align="right"| <code>0xf1ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA4_DEBUG_LITE</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|}
== DMA5 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e007500</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA5_CS|<code>DMA5_CS</code>]] ||align="right"| <code>0x7e007500</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf0ff017f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA5_CONBLK_AD|<code>DMA5_CONBLK_AD</code>]] ||align="right"| <code>0x7e007504</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA5_TI|<code>DMA5_TI</code>]] ||align="right"| <code>0x7e007508</code> ||align="center"| RO ||align="right"| 27 ||align="right"| <code>0x07fffffb</code> ||align="right"| <code></code> ||
|-
| [[#DMA5_SOURCE_AD|<code>DMA5_SOURCE_AD</code>]] ||align="right"| <code>0x7e00750c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA5_DEST_AD|<code>DMA5_DEST_AD</code>]] ||align="right"| <code>0x7e007510</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA5_TXFR_LEN|<code>DMA5_TXFR_LEN</code>]] ||align="right"| <code>0x7e007514</code> ||align="center"| RO ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA5_STRIDE|<code>DMA5_STRIDE</code>]] ||align="right"| <code>0x7e007518</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA5_NEXTCONBK|<code>DMA5_NEXTCONBK</code>]] ||align="right"| <code>0x7e00751c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code></code> ||
|-
| [[#DMA5_DEBUG|<code>DMA5_DEBUG</code>]] ||align="right"| <code>0x7e007520</code> ||align="center"| RW ||align="right"| 29 ||align="right"| <code>0x1ffffff7</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== DMA5_CS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007500</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA5_CS_ACTIVE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA5_CS_END</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA5_CS_INT</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA5_CS_DREQ</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA5_CS_PAUSED</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA5_CS_DREQ_STOPS_DMA</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA5_CS_WAITING_FOR_OUTSTANDING_WRITES</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA5_CS_ERROR</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA5_CS_PRIORITY</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA5_CS_PANIC_PRIORITY</code> || 20 || 23 || align="right"| <code>0x00f00000</code> || align="right"| <code>0xff0fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 24 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA5_CS_WAIT_FOR_OUTSTANDING_WRITES</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA5_CS_DISDEBUG</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA5_CS_ABORT</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA5_CS_RESET</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== DMA5_CONBLK_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007504</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA5_CONBLK_AD_SCB_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code>0x0</code> ||
|}
==== DMA5_TI ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007508</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA5_TI_INTEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code></code> ||
|-
| <code>DMA5_TI_TDMODE</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 2 || 2 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA5_TI_WAIT_RESP</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code></code> ||
|-
| <code>DMA5_TI_DEST_INC</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code></code> ||
|-
| <code>DMA5_TI_DEST_WIDTH</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code></code> ||
|-
| <code>DMA5_TI_DEST_DREQ</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code></code> ||
|-
| <code>DMA5_TI_DEST_IGNORE</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code></code> ||
|-
| <code>DMA5_TI_SRC_INC</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code></code> ||
|-
| <code>DMA5_TI_SRC_WIDTH</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code></code> ||
|-
| <code>DMA5_TI_SRC_DREQ</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code></code> ||
|-
| <code>DMA5_TI_SRC_IGNORE</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code></code> ||
|-
| <code>DMA5_TI_BURST_LENGTH</code> || 12 || 15 || align="right"| <code>0x0000f000</code> || align="right"| <code>0xffff0fff</code> || align="right"| <code></code> ||
|-
| <code>DMA5_TI_PERMAP</code> || 16 || 20 || align="right"| <code>0x001f0000</code> || align="right"| <code>0xffe0ffff</code> || align="right"| <code></code> ||
|-
| <code>DMA5_TI_WAITS</code> || 21 || 25 || align="right"| <code>0x03e00000</code> || align="right"| <code>0xfc1fffff</code> || align="right"| <code></code> ||
|-
| <code>DMA5_TI_NO_WIDE_BURSTS</code> || 26 || 26 || align="right"| <code>0x04000000</code> || align="right"| <code>0xfbffffff</code> || align="right"| <code></code> ||
|}
==== DMA5_SOURCE_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00750c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA5_SOURCE_AD_S_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA5_DEST_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007510</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA5_DEST_AD_D_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA5_TXFR_LEN ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007514</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA5_TXFR_LEN_XLENGTH</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|-
| <code>DMA5_TXFR_LEN_YLENGTH</code> || 16 || 29 || align="right"| <code>0x3fff0000</code> || align="right"| <code>0xc000ffff</code> || align="right"| <code></code> ||
|}
==== DMA5_STRIDE ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007518</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA5_STRIDE_S_STRIDE</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|-
| <code>DMA5_STRIDE_D_STRIDE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code></code> ||
|}
==== DMA5_NEXTCONBK ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00751c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA5_NEXTCONBK_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code></code> ||
|}
==== DMA5_DEBUG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007520</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA5_DEBUG_READ_LAST_NOT_SET_ERROR</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA5_DEBUG_FIFO_ERROR</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA5_DEBUG_READ_ERROR</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA5_DEBUG_OUTSTANDING_WRITES</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA5_DEBUG_DMA_ID</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA5_DEBUG_DMA_STATE</code> || 16 || 24 || align="right"| <code>0x01ff0000</code> || align="right"| <code>0xfe00ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA5_DEBUG_VERSION</code> || 25 || 27 || align="right"| <code>0x0e000000</code> || align="right"| <code>0xf1ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA5_DEBUG_LITE</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|}
== DMA6 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e007600</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA6_CS|<code>DMA6_CS</code>]] ||align="right"| <code>0x7e007600</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf0ff017f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA6_CONBLK_AD|<code>DMA6_CONBLK_AD</code>]] ||align="right"| <code>0x7e007604</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA6_TI|<code>DMA6_TI</code>]] ||align="right"| <code>0x7e007608</code> ||align="center"| RO ||align="right"| 27 ||align="right"| <code>0x07fffffb</code> ||align="right"| <code></code> ||
|-
| [[#DMA6_SOURCE_AD|<code>DMA6_SOURCE_AD</code>]] ||align="right"| <code>0x7e00760c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA6_DEST_AD|<code>DMA6_DEST_AD</code>]] ||align="right"| <code>0x7e007610</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA6_TXFR_LEN|<code>DMA6_TXFR_LEN</code>]] ||align="right"| <code>0x7e007614</code> ||align="center"| RO ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA6_STRIDE|<code>DMA6_STRIDE</code>]] ||align="right"| <code>0x7e007618</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA6_NEXTCONBK|<code>DMA6_NEXTCONBK</code>]] ||align="right"| <code>0x7e00761c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code></code> ||
|-
| [[#DMA6_DEBUG|<code>DMA6_DEBUG</code>]] ||align="right"| <code>0x7e007620</code> ||align="center"| RW ||align="right"| 29 ||align="right"| <code>0x1ffffff7</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== DMA6_CS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007600</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA6_CS_ACTIVE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA6_CS_END</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA6_CS_INT</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA6_CS_DREQ</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA6_CS_PAUSED</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA6_CS_DREQ_STOPS_DMA</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA6_CS_WAITING_FOR_OUTSTANDING_WRITES</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA6_CS_ERROR</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA6_CS_PRIORITY</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA6_CS_PANIC_PRIORITY</code> || 20 || 23 || align="right"| <code>0x00f00000</code> || align="right"| <code>0xff0fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 24 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA6_CS_WAIT_FOR_OUTSTANDING_WRITES</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA6_CS_DISDEBUG</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA6_CS_ABORT</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA6_CS_RESET</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== DMA6_CONBLK_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007604</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA6_CONBLK_AD_SCB_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code>0x0</code> ||
|}
==== DMA6_TI ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007608</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA6_TI_INTEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code></code> ||
|-
| <code>DMA6_TI_TDMODE</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 2 || 2 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA6_TI_WAIT_RESP</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code></code> ||
|-
| <code>DMA6_TI_DEST_INC</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code></code> ||
|-
| <code>DMA6_TI_DEST_WIDTH</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code></code> ||
|-
| <code>DMA6_TI_DEST_DREQ</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code></code> ||
|-
| <code>DMA6_TI_DEST_IGNORE</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code></code> ||
|-
| <code>DMA6_TI_SRC_INC</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code></code> ||
|-
| <code>DMA6_TI_SRC_WIDTH</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code></code> ||
|-
| <code>DMA6_TI_SRC_DREQ</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code></code> ||
|-
| <code>DMA6_TI_SRC_IGNORE</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code></code> ||
|-
| <code>DMA6_TI_BURST_LENGTH</code> || 12 || 15 || align="right"| <code>0x0000f000</code> || align="right"| <code>0xffff0fff</code> || align="right"| <code></code> ||
|-
| <code>DMA6_TI_PERMAP</code> || 16 || 20 || align="right"| <code>0x001f0000</code> || align="right"| <code>0xffe0ffff</code> || align="right"| <code></code> ||
|-
| <code>DMA6_TI_WAITS</code> || 21 || 25 || align="right"| <code>0x03e00000</code> || align="right"| <code>0xfc1fffff</code> || align="right"| <code></code> ||
|-
| <code>DMA6_TI_NO_WIDE_BURSTS</code> || 26 || 26 || align="right"| <code>0x04000000</code> || align="right"| <code>0xfbffffff</code> || align="right"| <code></code> ||
|}
==== DMA6_SOURCE_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00760c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA6_SOURCE_AD_S_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA6_DEST_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007610</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA6_DEST_AD_D_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA6_TXFR_LEN ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007614</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA6_TXFR_LEN_XLENGTH</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|-
| <code>DMA6_TXFR_LEN_YLENGTH</code> || 16 || 29 || align="right"| <code>0x3fff0000</code> || align="right"| <code>0xc000ffff</code> || align="right"| <code></code> ||
|}
==== DMA6_STRIDE ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007618</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA6_STRIDE_S_STRIDE</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|-
| <code>DMA6_STRIDE_D_STRIDE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code></code> ||
|}
==== DMA6_NEXTCONBK ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00761c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA6_NEXTCONBK_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code></code> ||
|}
==== DMA6_DEBUG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007620</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA6_DEBUG_READ_LAST_NOT_SET_ERROR</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA6_DEBUG_FIFO_ERROR</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA6_DEBUG_READ_ERROR</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA6_DEBUG_OUTSTANDING_WRITES</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA6_DEBUG_DMA_ID</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA6_DEBUG_DMA_STATE</code> || 16 || 24 || align="right"| <code>0x01ff0000</code> || align="right"| <code>0xfe00ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA6_DEBUG_VERSION</code> || 25 || 27 || align="right"| <code>0x0e000000</code> || align="right"| <code>0xf1ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA6_DEBUG_LITE</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|}
== DMA7 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e007700</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA7_CS|<code>DMA7_CS</code>]] ||align="right"| <code>0x7e007700</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf0ff017f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA7_CONBLK_AD|<code>DMA7_CONBLK_AD</code>]] ||align="right"| <code>0x7e007704</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA7_TI|<code>DMA7_TI</code>]] ||align="right"| <code>0x7e007708</code> ||align="center"| RO ||align="right"| 26 ||align="right"| <code>0x03fffff9</code> ||align="right"| <code></code> ||
|-
| [[#DMA7_SOURCE_AD|<code>DMA7_SOURCE_AD</code>]] ||align="right"| <code>0x7e00770c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA7_DEST_AD|<code>DMA7_DEST_AD</code>]] ||align="right"| <code>0x7e007710</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA7_TXFR_LEN|<code>DMA7_TXFR_LEN</code>]] ||align="right"| <code>0x7e007714</code> ||align="center"| RO ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA7_NEXTCONBK|<code>DMA7_NEXTCONBK</code>]] ||align="right"| <code>0x7e00771c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code></code> ||
|-
| [[#DMA7_DEBUG|<code>DMA7_DEBUG</code>]] ||align="right"| <code>0x7e007720</code> ||align="center"| RW ||align="right"| 29 ||align="right"| <code>0x1ffffff7</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== DMA7_CS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007700</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA7_CS_ACTIVE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA7_CS_END</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA7_CS_INT</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA7_CS_DREQ</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA7_CS_PAUSED</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA7_CS_DREQ_STOPS_DMA</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA7_CS_WAITING_FOR_OUTSTANDING_WRITES</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA7_CS_ERROR</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA7_CS_PRIORITY</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA7_CS_PANIC_PRIORITY</code> || 20 || 23 || align="right"| <code>0x00f00000</code> || align="right"| <code>0xff0fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 24 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA7_CS_WAIT_FOR_OUTSTANDING_WRITES</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA7_CS_DISDEBUG</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA7_CS_ABORT</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA7_CS_RESET</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== DMA7_CONBLK_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007704</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA7_CONBLK_AD_SCB_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code>0x0</code> ||
|}
==== DMA7_TI ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007708</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA7_TI_INTEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 1 || 2 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA7_TI_WAIT_RESP</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code></code> ||
|-
| <code>DMA7_TI_DEST_INC</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code></code> ||
|-
| <code>DMA7_TI_DEST_WIDTH</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code></code> ||
|-
| <code>DMA7_TI_DEST_DREQ</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code></code> ||
|-
| <code>DMA7_TI_DEST_IGNORE</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code></code> ||
|-
| <code>DMA7_TI_SRC_INC</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code></code> ||
|-
| <code>DMA7_TI_SRC_WIDTH</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code></code> ||
|-
| <code>DMA7_TI_SRC_DREQ</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code></code> ||
|-
| <code>DMA7_TI_SRC_IGNORE</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code></code> ||
|-
| <code>DMA7_TI_BURST_LENGTH</code> || 12 || 15 || align="right"| <code>0x0000f000</code> || align="right"| <code>0xffff0fff</code> || align="right"| <code></code> ||
|-
| <code>DMA7_TI_PERMAP</code> || 16 || 20 || align="right"| <code>0x001f0000</code> || align="right"| <code>0xffe0ffff</code> || align="right"| <code></code> ||
|-
| <code>DMA7_TI_WAITS</code> || 21 || 25 || align="right"| <code>0x03e00000</code> || align="right"| <code>0xfc1fffff</code> || align="right"| <code></code> ||
|}
==== DMA7_SOURCE_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00770c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA7_SOURCE_AD_S_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA7_DEST_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007710</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA7_DEST_AD_D_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA7_TXFR_LEN ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007714</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA7_TXFR_LEN_XLENGTH</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|}
==== DMA7_NEXTCONBK ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00771c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA7_NEXTCONBK_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code></code> ||
|}
==== DMA7_DEBUG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007720</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA7_DEBUG_READ_LAST_NOT_SET_ERROR</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA7_DEBUG_FIFO_ERROR</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA7_DEBUG_READ_ERROR</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA7_DEBUG_OUTSTANDING_WRITES</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA7_DEBUG_DMA_ID</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA7_DEBUG_DMA_STATE</code> || 16 || 24 || align="right"| <code>0x01ff0000</code> || align="right"| <code>0xfe00ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA7_DEBUG_VERSION</code> || 25 || 27 || align="right"| <code>0x0e000000</code> || align="right"| <code>0xf1ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA7_DEBUG_LITE</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|}
== DMA8 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e007800</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA8_CS|<code>DMA8_CS</code>]] ||align="right"| <code>0x7e007800</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf0ff017f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA8_CONBLK_AD|<code>DMA8_CONBLK_AD</code>]] ||align="right"| <code>0x7e007804</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA8_TI|<code>DMA8_TI</code>]] ||align="right"| <code>0x7e007808</code> ||align="center"| RO ||align="right"| 26 ||align="right"| <code>0x03fffff9</code> ||align="right"| <code></code> ||
|-
| [[#DMA8_SOURCE_AD|<code>DMA8_SOURCE_AD</code>]] ||align="right"| <code>0x7e00780c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA8_DEST_AD|<code>DMA8_DEST_AD</code>]] ||align="right"| <code>0x7e007810</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA8_TXFR_LEN|<code>DMA8_TXFR_LEN</code>]] ||align="right"| <code>0x7e007814</code> ||align="center"| RO ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA8_NEXTCONBK|<code>DMA8_NEXTCONBK</code>]] ||align="right"| <code>0x7e00781c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code></code> ||
|-
| [[#DMA8_DEBUG|<code>DMA8_DEBUG</code>]] ||align="right"| <code>0x7e007820</code> ||align="center"| RW ||align="right"| 29 ||align="right"| <code>0x1ffffff7</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== DMA8_CS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007800</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA8_CS_ACTIVE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA8_CS_END</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA8_CS_INT</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA8_CS_DREQ</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA8_CS_PAUSED</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA8_CS_DREQ_STOPS_DMA</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA8_CS_WAITING_FOR_OUTSTANDING_WRITES</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA8_CS_ERROR</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA8_CS_PRIORITY</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA8_CS_PANIC_PRIORITY</code> || 20 || 23 || align="right"| <code>0x00f00000</code> || align="right"| <code>0xff0fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 24 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA8_CS_WAIT_FOR_OUTSTANDING_WRITES</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA8_CS_DISDEBUG</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA8_CS_ABORT</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA8_CS_RESET</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== DMA8_CONBLK_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007804</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA8_CONBLK_AD_SCB_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code>0x0</code> ||
|}
==== DMA8_TI ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007808</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA8_TI_INTEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 1 || 2 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA8_TI_WAIT_RESP</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code></code> ||
|-
| <code>DMA8_TI_DEST_INC</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code></code> ||
|-
| <code>DMA8_TI_DEST_WIDTH</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code></code> ||
|-
| <code>DMA8_TI_DEST_DREQ</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code></code> ||
|-
| <code>DMA8_TI_DEST_IGNORE</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code></code> ||
|-
| <code>DMA8_TI_SRC_INC</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code></code> ||
|-
| <code>DMA8_TI_SRC_WIDTH</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code></code> ||
|-
| <code>DMA8_TI_SRC_DREQ</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code></code> ||
|-
| <code>DMA8_TI_SRC_IGNORE</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code></code> ||
|-
| <code>DMA8_TI_BURST_LENGTH</code> || 12 || 15 || align="right"| <code>0x0000f000</code> || align="right"| <code>0xffff0fff</code> || align="right"| <code></code> ||
|-
| <code>DMA8_TI_PERMAP</code> || 16 || 20 || align="right"| <code>0x001f0000</code> || align="right"| <code>0xffe0ffff</code> || align="right"| <code></code> ||
|-
| <code>DMA8_TI_WAITS</code> || 21 || 25 || align="right"| <code>0x03e00000</code> || align="right"| <code>0xfc1fffff</code> || align="right"| <code></code> ||
|}
==== DMA8_SOURCE_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00780c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA8_SOURCE_AD_S_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA8_DEST_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007810</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA8_DEST_AD_D_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA8_TXFR_LEN ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007814</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA8_TXFR_LEN_XLENGTH</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|}
==== DMA8_NEXTCONBK ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00781c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA8_NEXTCONBK_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code></code> ||
|}
==== DMA8_DEBUG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007820</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA8_DEBUG_READ_LAST_NOT_SET_ERROR</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA8_DEBUG_FIFO_ERROR</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA8_DEBUG_READ_ERROR</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA8_DEBUG_OUTSTANDING_WRITES</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA8_DEBUG_DMA_ID</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA8_DEBUG_DMA_STATE</code> || 16 || 24 || align="right"| <code>0x01ff0000</code> || align="right"| <code>0xfe00ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA8_DEBUG_VERSION</code> || 25 || 27 || align="right"| <code>0x0e000000</code> || align="right"| <code>0xf1ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA8_DEBUG_LITE</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|}
== DMA9 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e007900</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA9_CS|<code>DMA9_CS</code>]] ||align="right"| <code>0x7e007900</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf0ff017f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA9_CONBLK_AD|<code>DMA9_CONBLK_AD</code>]] ||align="right"| <code>0x7e007904</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DMA9_TI|<code>DMA9_TI</code>]] ||align="right"| <code>0x7e007908</code> ||align="center"| RO ||align="right"| 26 ||align="right"| <code>0x03fffff9</code> ||align="right"| <code></code> ||
|-
| [[#DMA9_SOURCE_AD|<code>DMA9_SOURCE_AD</code>]] ||align="right"| <code>0x7e00790c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA9_DEST_AD|<code>DMA9_DEST_AD</code>]] ||align="right"| <code>0x7e007910</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA9_TXFR_LEN|<code>DMA9_TXFR_LEN</code>]] ||align="right"| <code>0x7e007914</code> ||align="center"| RO ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code></code> ||
|-
| [[#DMA9_NEXTCONBK|<code>DMA9_NEXTCONBK</code>]] ||align="right"| <code>0x7e00791c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code></code> ||
|-
| [[#DMA9_DEBUG|<code>DMA9_DEBUG</code>]] ||align="right"| <code>0x7e007920</code> ||align="center"| RW ||align="right"| 29 ||align="right"| <code>0x1ffffff7</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== DMA9_CS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007900</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA9_CS_ACTIVE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA9_CS_END</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA9_CS_INT</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA9_CS_DREQ</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA9_CS_PAUSED</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA9_CS_DREQ_STOPS_DMA</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA9_CS_WAITING_FOR_OUTSTANDING_WRITES</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA9_CS_ERROR</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA9_CS_PRIORITY</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA9_CS_PANIC_PRIORITY</code> || 20 || 23 || align="right"| <code>0x00f00000</code> || align="right"| <code>0xff0fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 24 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA9_CS_WAIT_FOR_OUTSTANDING_WRITES</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA9_CS_DISDEBUG</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA9_CS_ABORT</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA9_CS_RESET</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== DMA9_CONBLK_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007904</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA9_CONBLK_AD_SCB_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code>0x0</code> ||
|}
==== DMA9_TI ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007908</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA9_TI_INTEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 1 || 2 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA9_TI_WAIT_RESP</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code></code> ||
|-
| <code>DMA9_TI_DEST_INC</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code></code> ||
|-
| <code>DMA9_TI_DEST_WIDTH</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code></code> ||
|-
| <code>DMA9_TI_DEST_DREQ</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code></code> ||
|-
| <code>DMA9_TI_DEST_IGNORE</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code></code> ||
|-
| <code>DMA9_TI_SRC_INC</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code></code> ||
|-
| <code>DMA9_TI_SRC_WIDTH</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code></code> ||
|-
| <code>DMA9_TI_SRC_DREQ</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code></code> ||
|-
| <code>DMA9_TI_SRC_IGNORE</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code></code> ||
|-
| <code>DMA9_TI_BURST_LENGTH</code> || 12 || 15 || align="right"| <code>0x0000f000</code> || align="right"| <code>0xffff0fff</code> || align="right"| <code></code> ||
|-
| <code>DMA9_TI_PERMAP</code> || 16 || 20 || align="right"| <code>0x001f0000</code> || align="right"| <code>0xffe0ffff</code> || align="right"| <code></code> ||
|-
| <code>DMA9_TI_WAITS</code> || 21 || 25 || align="right"| <code>0x03e00000</code> || align="right"| <code>0xfc1fffff</code> || align="right"| <code></code> ||
|}
==== DMA9_SOURCE_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00790c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA9_SOURCE_AD_S_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA9_DEST_AD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007910</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA9_DEST_AD_D_ADDR</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== DMA9_TXFR_LEN ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007914</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA9_TXFR_LEN_XLENGTH</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|}
==== DMA9_NEXTCONBK ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00791c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA9_NEXTCONBK_ADDR</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code></code> ||
|}
==== DMA9_DEBUG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e007920</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DMA9_DEBUG_READ_LAST_NOT_SET_ERROR</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA9_DEBUG_FIFO_ERROR</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA9_DEBUG_READ_ERROR</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DMA9_DEBUG_OUTSTANDING_WRITES</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA9_DEBUG_DMA_ID</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA9_DEBUG_DMA_STATE</code> || 16 || 24 || align="right"| <code>0x01ff0000</code> || align="right"| <code>0xfe00ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA9_DEBUG_VERSION</code> || 25 || 27 || align="right"| <code>0x0e000000</code> || align="right"| <code>0xf1ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DMA9_DEBUG_LITE</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|}
== DPHY_CSR ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7ee07000</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>DPHY_CSR_DQ_REV_ID</code> ||align="right"| <code>0x7ee07000</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_GLBL_DQ_DLL_RESET</code> ||align="right"| <code>0x7ee07004</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_GLBL_DQ_DLL_RECALIBRATE</code> ||align="right"| <code>0x7ee07008</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_GLBL_DQ_DLL_CNTRL</code> ||align="right"| <code>0x7ee0700c</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_GLBL_DQ_DLL_PHASE_LD_VL</code> ||align="right"| <code>0x7ee07010</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_GLBL_DQ_MSTR_DLL_BYP_EN</code> ||align="right"| <code>0x7ee07014</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_GLBL_MSTR_DLL_LOCK_STAT</code> ||align="right"| <code>0x7ee07018</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_BYTE0_SLAVE_DLL_OFFSET</code> ||align="right"| <code>0x7ee0701c</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_BYTE1_SLAVE_DLL_OFFSET</code> ||align="right"| <code>0x7ee07020</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_BYTE2_SLAVE_DLL_OFFSET</code> ||align="right"| <code>0x7ee07024</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_BYTE3_SLAVE_DLL_OFFSET</code> ||align="right"| <code>0x7ee07028</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_BYTE0_MASTER_DLL_OUTPUT</code> ||align="right"| <code>0x7ee0702c</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_BYTE1_MASTER_DLL_OUTPUT</code> ||align="right"| <code>0x7ee07030</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_BYTE2_MASTER_DLL_OUTPUT</code> ||align="right"| <code>0x7ee07034</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_BYTE3_MASTER_DLL_OUTPUT</code> ||align="right"| <code>0x7ee07038</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_NORM_READ_DQS_GATE_CTRL</code> ||align="right"| <code>0x7ee0703c</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_BOOT_READ_DQS_GATE_CTRL</code> ||align="right"| <code>0x7ee07040</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_PHY_FIFO_PNTRS</code> ||align="right"| <code>0x7ee07044</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_DQ_PHY_MISC_CTRL</code> ||align="right"| <code>0x7ee07048</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_DQ_PAD_DRV_SLEW_CTRL</code> ||align="right"| <code>0x7ee0704c</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_DQ_PAD_MISC_CTRL</code> ||align="right"| <code>0x7ee07050</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_DQ_PVT_COMP_CTRL</code> ||align="right"| <code>0x7ee07054</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_DQ_PVT_COMP_OVERRD_CTRL</code> ||align="right"| <code>0x7ee07058</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_DQ_PVT_COMP_STATUS</code> ||align="right"| <code>0x7ee0705c</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_DQ_PVT_COMP_DEBUG</code> ||align="right"| <code>0x7ee07060</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_DQ_PHY_READ_CTRL</code> ||align="right"| <code>0x7ee07064</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_DQ_PHY_READ_STATUS</code> ||align="right"| <code>0x7ee07068</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_DQ_SPR_RW</code> ||align="right"| <code>0x7ee0706c</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_DQ_SPR1_RO</code> ||align="right"| <code>0x7ee07070</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_DQ_SPR_RO</code> ||align="right"| <code>0x7ee07074</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>DPHY_CSR_CRC_CTRL</code> ||align="right"| <code>0x7ee07800</code> ||align="center"| RW ||align="right"| 9 ||align="right"| <code>0x00000111</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DPHY_CSR_CRC_DATA</code> ||align="right"| <code>0x7ee07804</code> ||align="center"| RW ||align="right"| 28 ||align="right"| <code>0x0fffffff</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
== DPI ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e208000</code> ||
|-
| id || <code>0x44504920</code> ||
|}
=== unknown defined macro ===
{|class="wikitable"
!define !! type !! description
|-
| <code>DPI_DPIC</code> || UNKNOWN ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>DPI_C</code> ||align="right"| <code>0x7e208000</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0x00003000</code> ||
|}
=== Register details ===
== DSI0 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e209000</code> ||
|-
| id || <code>0x00647369</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DSI0_CTRL|<code>DSI0_CTRL</code>]] ||align="right"| <code>0x7e209000</code> ||align="center"| RW ||align="right"| 3 ||align="right"| <code>0x00000007</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI0_CMD_PKTC</code> ||align="right"| <code>0x7e209004</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI0_CMD_PKTH</code> ||align="right"| <code>0x7e209008</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI0_RX1_PKTH</code> ||align="right"| <code>0x7e20900c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>DSI0_RX2_PKTH</code> ||align="right"| <code>0x7e209010</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>DSI0_CMD_DATAF</code> ||align="right"| <code>0x7e209014</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code></code> ||
|-
| <code>DSI0_DISP0_CTR</code> ||align="right"| <code>0x7e209018</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI0_DISP1_CTR</code> ||align="right"| <code>0x7e20901c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI0_PIX_FIFO</code> ||align="right"| <code>0x7e209020</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>DSI0_INT_STAT</code> ||align="right"| <code>0x7e209024</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>DSI0_INT_EN</code> ||align="right"| <code>0x7e209028</code> ||align="center"| RW ||align="right"| 28 ||align="right"| <code>0x0fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI0_STAT</code> ||align="right"| <code>0x7e20902c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>DSI0_HSTX_TO_C</code> ||align="right"| <code>0x7e209030</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI0_LPRX_TO_C</code> ||align="right"| <code>0x7e209034</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI0_TA_TO_CNT</code> ||align="right"| <code>0x7e209038</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI0_PR_TO_CNT</code> ||align="right"| <code>0x7e20903c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#DSI0_PHYC|<code>DSI0_PHYC</code>]] ||align="right"| <code>0x7e209040</code> ||align="center"| RW ||align="right"| 18 ||align="right"| <code>0x0003f777</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI0_HS_CLT0</code> ||align="right"| <code>0x7e209044</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xfffffffc</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI0_HS_CLT1</code> ||align="right"| <code>0x7e209048</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003fc</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI0_HS_CLT2</code> ||align="right"| <code>0x7e20904c</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003fc</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI0_HS_DLT3</code> ||align="right"| <code>0x7e209050</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003fc</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI0_HS_DLT4</code> ||align="right"| <code>0x7e209054</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003fc</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI0_HS_DLT5</code> ||align="right"| <code>0x7e209058</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003fc</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI0_LP_DLT6</code> ||align="right"| <code>0x7e20905c</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003fc</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI0_LP_DLT7</code> ||align="right"| <code>0x7e209060</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003fc</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI0_PHY_AFEC0</code> ||align="right"| <code>0x7e209064</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI0_PHY_AFEC1</code> ||align="right"| <code>0x7e209068</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI0_TST_SEL</code> ||align="right"| <code>0x7e20906c</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI0_TST_MON</code> ||align="right"| <code>0x7e209070</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== DSI0_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e209000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DSI0_CTRL_CTRL0</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DSI0_CTRL_CTRL1</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DSI0_CTRL_CTRL2</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|}
==== DSI0_PHYC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e209040</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>DSI0_PHYC_dlane_hsen_0_sync</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>DSI0_PHYC_txulpshs_0_sync</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>DSI0_PHYC_forcehsstop_sync</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DSI0_PHYC_unused</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>DSI0_PHYC_dlane_hsen_1_sync</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>DSI0_PHYC_txulpshs_1_sync</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DSI0_PHYC_clane_hsen_sync</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DSI0_PHYC_txulps_clk_sync</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>DSI0_PHYC_txhsclk_cont_sync</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 11 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>DSI0_PHYC_dsi_esc_lpdt</code> || 12 || 17 || align="right"| <code>0x0003f000</code> || align="right"| <code>0xfffc0fff</code> || align="right"| <code>0x0</code> ||
|}
== DSI1 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e700000</code> ||
|-
| id || <code>0x64736934</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>DSI1_CTRL</code> ||align="right"| <code>0x7e700000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI1_TXPKT1_C</code> ||align="right"| <code>0x7e700004</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI1_TXPKT1_H</code> ||align="right"| <code>0x7e700008</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI1_TXPKT2_C</code> ||align="right"| <code>0x7e70000c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI1_TXPKT2_H</code> ||align="right"| <code>0x7e700010</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI1_RXPKT1_H</code> ||align="right"| <code>0x7e700014</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>DSI1_RXPKT2_H</code> ||align="right"| <code>0x7e700018</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>DSI1_TXPKT_CMD_FIFO</code> ||align="right"| <code>0x7e70001c</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code></code> ||
|-
| <code>DSI1_TXPKT_PIXD_FIFO</code> ||align="right"| <code>0x7e700020</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI1_RXPKT_FIFO</code> ||align="right"| <code>0x7e700024</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI1_DISP0_CTRL</code> ||align="right"| <code>0x7e700028</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>DSI1_DISP1_CTRL</code> ||align="right"| <code>0x7e70002c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>DSI1_INT_STAT</code> ||align="right"| <code>0x7e700030</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>DSI1_INT_EN</code> ||align="right"| <code>0x7e700034</code> ||align="center"| RW ||align="right"| 28 ||align="right"| <code>0x0fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI1_STAT</code> ||align="right"| <code>0x7e700038</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>DSI1_HSTX_TO_CNT</code> ||align="right"| <code>0x7e70003c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI1_LPRX_TO_CNT</code> ||align="right"| <code>0x7e700040</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI1_TA_TO_CNT</code> ||align="right"| <code>0x7e700044</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI1_PR_TO_CNT</code> ||align="right"| <code>0x7e700048</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI1_PHYC</code> ||align="right"| <code>0x7e70004c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI1_HS_CLT0</code> ||align="right"| <code>0x7e700050</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI1_HS_CLT1</code> ||align="right"| <code>0x7e700054</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI1_HS_CLT2</code> ||align="right"| <code>0x7e700058</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI1_HS_DLT3</code> ||align="right"| <code>0x7e70005c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI1_HS_DLT4</code> ||align="right"| <code>0x7e700060</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI1_HS_DLT5</code> ||align="right"| <code>0x7e700064</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI1_LP_DLT6</code> ||align="right"| <code>0x7e700068</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI1_LP_DLT7</code> ||align="right"| <code>0x7e70006c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI1_PHY_AFEC0</code> ||align="right"| <code>0x7e700070</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI1_PHY_AFEC1</code> ||align="right"| <code>0x7e700074</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI1_TST_SEL</code> ||align="right"| <code>0x7e700078</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>DSI1_TST_MON</code> ||align="right"| <code>0x7e70007c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
== EMMC ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e300000</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>EMMC_ARG2</code> ||align="right"| <code>0x7e300000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#EMMC_BLKSIZECNT|<code>EMMC_BLKSIZECNT</code>]] ||align="right"| <code>0x7e300004</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>EMMC_ARG1</code> ||align="right"| <code>0x7e300008</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#EMMC_CMDTM|<code>EMMC_CMDTM</code>]] ||align="right"| <code>0x7e30000c</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3ffb003f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>EMMC_RESP0</code> ||align="right"| <code>0x7e300010</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>EMMC_RESP1</code> ||align="right"| <code>0x7e300014</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>EMMC_RESP2</code> ||align="right"| <code>0x7e300018</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>EMMC_RESP3</code> ||align="right"| <code>0x7e30001c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>EMMC_DATA</code> ||align="right"| <code>0x7e300020</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#EMMC_STATUS|<code>EMMC_STATUS</code>]] ||align="right"| <code>0x7e300024</code> ||align="center"| RW ||align="right"| 29 ||align="right"| <code>0x1fff0f0f</code> ||align="right"| <code>0x1ff00000</code> ||
|-
| [[#EMMC_CONTROL0|<code>EMMC_CONTROL0</code>]] ||align="right"| <code>0x7e300028</code> ||align="center"| RW ||align="right"| 27 ||align="right"| <code>0x07ff1fff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#EMMC_CONTROL1|<code>EMMC_CONTROL1</code>]] ||align="right"| <code>0x7e30002c</code> ||align="center"| RW ||align="right"| 27 ||align="right"| <code>0x070fffe7</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#EMMC_INTERRUPT|<code>EMMC_INTERRUPT</code>]] ||align="right"| <code>0x7e300030</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#EMMC_IRPT_MASK|<code>EMMC_IRPT_MASK</code>]] ||align="right"| <code>0x7e300034</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#EMMC_IRPT_EN|<code>EMMC_IRPT_EN</code>]] ||align="right"| <code>0x7e300038</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#EMMC_CONTROL2|<code>EMMC_CONTROL2</code>]] ||align="right"| <code>0x7e30003c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xc0ff009f</code> ||align="right"| <code>0x00080000</code> ||
|-
| [[#EMMC_HWCAP0|<code>EMMC_HWCAP0</code>]] ||align="right"| <code>0x7e300040</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#EMMC_HWCAP1|<code>EMMC_HWCAP1</code>]] ||align="right"| <code>0x7e300044</code> ||align="center"| RW ||align="right"| 26 ||align="right"| <code>0x03ffef77</code> ||align="right"| <code>0x03000777</code> ||
|-
| [[#EMMC_HWMAXAMP0|<code>EMMC_HWMAXAMP0</code>]] ||align="right"| <code>0x7e300048</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#EMMC_FORCE_IRPT|<code>EMMC_FORCE_IRPT</code>]] ||align="right"| <code>0x7e300050</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffff00ff</code> ||align="right"| <code>0x00000001</code> ||
|-
| [[#EMMC_DMA_STATUS|<code>EMMC_DMA_STATUS</code>]] ||align="right"| <code>0x7e300054</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffff00ff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#EMMC_BOOT_TIMEOUT|<code>EMMC_BOOT_TIMEOUT</code>]] ||align="right"| <code>0x7e300070</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#EMMC_DBG_SEL|<code>EMMC_DBG_SEL</code>]] ||align="right"| <code>0x7e300074</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#EMMC_EXRDFIFO_CFG|<code>EMMC_EXRDFIFO_CFG</code>]] ||align="right"| <code>0x7e300080</code> ||align="center"| RW ||align="right"| 3 ||align="right"| <code>0x00000007</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#EMMC_EXRDFIFO_EN|<code>EMMC_EXRDFIFO_EN</code>]] ||align="right"| <code>0x7e300084</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#EMMC_TUNE_STEP|<code>EMMC_TUNE_STEP</code>]] ||align="right"| <code>0x7e300088</code> ||align="center"| RW ||align="right"| 3 ||align="right"| <code>0x00000007</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#EMMC_TUNE_STEPS_STD|<code>EMMC_TUNE_STEPS_STD</code>]] ||align="right"| <code>0x7e30008c</code> ||align="center"| RW ||align="right"| 6 ||align="right"| <code>0x0000003f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#EMMC_TUNE_STEPS_DDR|<code>EMMC_TUNE_STEPS_DDR</code>]] ||align="right"| <code>0x7e300090</code> ||align="center"| RW ||align="right"| 6 ||align="right"| <code>0x0000003f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#EMMC_BUS_CTRL|<code>EMMC_BUS_CTRL</code>]] ||align="right"| <code>0x7e3000e0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#EMMC_SPI_INT_SPT|<code>EMMC_SPI_INT_SPT</code>]] ||align="right"| <code>0x7e3000f0</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#EMMC_SLOTISR_VER|<code>EMMC_SLOTISR_VER</code>]] ||align="right"| <code>0x7e3000fc</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffff00ff</code> ||align="right"| <code>0x99020000</code> ||
|}
=== Register details ===
==== EMMC_BLKSIZECNT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e300004</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>EMMC_BLKSIZECNT_BLKSIZE</code> || 0 || 11 || align="right"| <code>0x00000fff</code> || align="right"| <code>0xfffff000</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_BLKSIZECNT_SDMA_BLKSIZE</code> || 12 || 14 || align="right"| <code>0x00007000</code> || align="right"| <code>0xffff8fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_BLKSIZECNT_BLKSIZE_MS1</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_BLKSIZECNT_BLKCNT</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== EMMC_CMDTM ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e30000c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>EMMC_CMDTM_TM_DMA_EN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CMDTM_TM_BLKCNT_EN</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CMDTM_TM_AUTO_CMD_EN</code> || 2 || 3 || align="right"| <code>0x0000000c</code> || align="right"| <code>0xfffffff3</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CMDTM_TM_DAT_DIR</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CMDTM_TM_MULTI_BLOCK</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_CMDTM_CMD_RSPNS_TYPE</code> || 16 || 17 || align="right"| <code>0x00030000</code> || align="right"| <code>0xfffcffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 18 || 18 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_CMDTM_CMD_CRCCHK_EN</code> || 19 || 19 || align="right"| <code>0x00080000</code> || align="right"| <code>0xfff7ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CMDTM_CMD_IXCHK_EN</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CMDTM_CMD_ISDATA</code> || 21 || 21 || align="right"| <code>0x00200000</code> || align="right"| <code>0xffdfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CMDTM_CMD_TYPE</code> || 22 || 23 || align="right"| <code>0x00c00000</code> || align="right"| <code>0xff3fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CMDTM_CMD_INDEX</code> || 24 || 29 || align="right"| <code>0x3f000000</code> || align="right"| <code>0xc0ffffff</code> || align="right"| <code>0x0</code> ||
|}
==== EMMC_STATUS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e300024</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>EMMC_STATUS_CMD_INHIBIT</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_STATUS_DAT_INHIBIT</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_STATUS_DAT_ACTIVE</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_STATUS_RETUNING_REQ</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 4 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_STATUS_WRITE_TRANSFER</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_STATUS_READ_TRANSFER</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_STATUS_NEW_WRITE_DATA</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_STATUS_NEW_READ_DATA</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 12 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_STATUS_CARD_INSERT</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_STATUS_CARD_STABLE</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_STATUS_CARD_DETECT</code> || 18 || 18 || align="right"| <code>0x00040000</code> || align="right"| <code>0xfffbffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_STATUS_WRT_PROTECT</code> || 19 || 19 || align="right"| <code>0x00080000</code> || align="right"| <code>0xfff7ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_STATUS_DAT_LEVEL0</code> || 20 || 23 || align="right"| <code>0x00f00000</code> || align="right"| <code>0xff0fffff</code> || align="right"| <code>0xf</code> ||
|-
| <code>EMMC_STATUS_CMD_LEVEL</code> || 24 || 24 || align="right"| <code>0x01000000</code> || align="right"| <code>0xfeffffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>EMMC_STATUS_DAT_LEVEL1</code> || 25 || 28 || align="right"| <code>0x1e000000</code> || align="right"| <code>0xe1ffffff</code> || align="right"| <code>0xf</code> ||
|}
==== EMMC_CONTROL0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e300028</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>EMMC_CONTROL0_HCTL_LED</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL0_HCTL_DWIDTH</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL0_HCTL_HS_EN</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL0_HCTL_DMA</code> || 3 || 4 || align="right"| <code>0x00000018</code> || align="right"| <code>0xffffffe7</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL0_HCTL_8BIT</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL0_HCTL_CRDDET</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL0_HCTL_CRDDET_S</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL0_PWCTL_ON</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL0_PWCTL_SDVOLTS</code> || 9 || 11 || align="right"| <code>0x00000e00</code> || align="right"| <code>0xfffff1ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL0_PWCTL_HWRST</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 13 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_CONTROL0_GAP_STOP</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL0_GAP_RESTART</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL0_READWAIT_EN</code> || 18 || 18 || align="right"| <code>0x00040000</code> || align="right"| <code>0xfffbffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL0_GAP_IEN</code> || 19 || 19 || align="right"| <code>0x00080000</code> || align="right"| <code>0xfff7ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL0_SPI_MODE</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL0_BOOT_EN</code> || 21 || 21 || align="right"| <code>0x00200000</code> || align="right"| <code>0xffdfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL0_ALT_BOOT_EN</code> || 22 || 22 || align="right"| <code>0x00400000</code> || align="right"| <code>0xffbfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 23 || 23 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_CONTROL0_WAKE_ONINT_EN</code> || 24 || 24 || align="right"| <code>0x01000000</code> || align="right"| <code>0xfeffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL0_WAKE_ONINS_EN</code> || 25 || 25 || align="right"| <code>0x02000000</code> || align="right"| <code>0xfdffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL0_WAKE_ONREM_EN</code> || 26 || 26 || align="right"| <code>0x04000000</code> || align="right"| <code>0xfbffffff</code> || align="right"| <code>0x0</code> ||
|}
==== EMMC_CONTROL1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e30002c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>EMMC_CONTROL1_CLK_INTLEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL1_CLK_STABLE</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL1_CLK_EN</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_CONTROL1_CLK_GENSEL</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL1_CLK_FREQ_MS2</code> || 6 || 7 || align="right"| <code>0x000000c0</code> || align="right"| <code>0xffffff3f</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL1_CLK_FREQ8</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL1_DATA_TOUNIT</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 20 || 23 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_CONTROL1_SRST_HC</code> || 24 || 24 || align="right"| <code>0x01000000</code> || align="right"| <code>0xfeffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL1_SRST_CMD</code> || 25 || 25 || align="right"| <code>0x02000000</code> || align="right"| <code>0xfdffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL1_SRST_DATA</code> || 26 || 26 || align="right"| <code>0x04000000</code> || align="right"| <code>0xfbffffff</code> || align="right"| <code>0x0</code> ||
|}
==== EMMC_INTERRUPT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e300030</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>EMMC_INTERRUPT_CMD_DONE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_DATA_DONE</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_BLOCK_GAP</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_DMA</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_WRITE_RDY</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_READ_RDY</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_CARD_IN</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_CARD_OUT</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_CARD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_INT_A</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_INT_B</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_INT_C</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_RETUNE</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_BOOTACK</code> || 13 || 13 || align="right"| <code>0x00002000</code> || align="right"| <code>0xffffdfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_ENDBOOT</code> || 14 || 14 || align="right"| <code>0x00004000</code> || align="right"| <code>0xffffbfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_ERR</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_CTO_ERR</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_CCRC_ERR</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_CEND_ERR</code> || 18 || 18 || align="right"| <code>0x00040000</code> || align="right"| <code>0xfffbffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_CBAD_ERR</code> || 19 || 19 || align="right"| <code>0x00080000</code> || align="right"| <code>0xfff7ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_DTO_ERR</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_DCRC_ERR</code> || 21 || 21 || align="right"| <code>0x00200000</code> || align="right"| <code>0xffdfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_DEND_ERR</code> || 22 || 22 || align="right"| <code>0x00400000</code> || align="right"| <code>0xffbfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_SDOFF_ERR</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_ACMD_ERR</code> || 24 || 24 || align="right"| <code>0x01000000</code> || align="right"| <code>0xfeffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_ADMA_ERR</code> || 25 || 25 || align="right"| <code>0x02000000</code> || align="right"| <code>0xfdffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_TUNE_ERR</code> || 26 || 26 || align="right"| <code>0x04000000</code> || align="right"| <code>0xfbffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 27 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_INTERRUPT_DMA_ERR</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_ATA_ERR</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_INTERRUPT_OEM_ERR</code> || 30 || 31 || align="right"| <code>0xc0000000</code> || align="right"| <code>0x3fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== EMMC_IRPT_MASK ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e300034</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>EMMC_IRPT_MASK_CMD_DONE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_MASK_DATA_DONE</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_MASK_BLOCK_GAP</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_MASK_DMA</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_MASK_WRITE_RDY</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_MASK_READ_RDY</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_MASK_CARD_IN</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_MASK_CARD_OUT</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_MASK_CARD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_MASK_INT_A</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_MASK_INT_B</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_MASK_INT_C</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_MASK_RETUNE</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_MASK_BOOTACK</code> || 13 || 13 || align="right"| <code>0x00002000</code> || align="right"| <code>0xffffdfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_MASK_ENDBOOT</code> || 14 || 14 || align="right"| <code>0x00004000</code> || align="right"| <code>0xffffbfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 15 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_IRPT_MASK_CTO_ERR</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_MASK_CCRC_ERR</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_MASK_CEND_ERR</code> || 18 || 18 || align="right"| <code>0x00040000</code> || align="right"| <code>0xfffbffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_MASK_CBAD_ERR</code> || 19 || 19 || align="right"| <code>0x00080000</code> || align="right"| <code>0xfff7ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_MASK_DTO_ERR</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_MASK_DCRC_ERR</code> || 21 || 21 || align="right"| <code>0x00200000</code> || align="right"| <code>0xffdfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_MASK_DEND_ERR</code> || 22 || 22 || align="right"| <code>0x00400000</code> || align="right"| <code>0xffbfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_MASK_SDOFF_ERR</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_MASK_ACMD_ERR</code> || 24 || 24 || align="right"| <code>0x01000000</code> || align="right"| <code>0xfeffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_MASK_ADMA_ERR</code> || 25 || 25 || align="right"| <code>0x02000000</code> || align="right"| <code>0xfdffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 26 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_IRPT_MASK_DMA_ERR</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_MASK_ATA_ERR</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_MASK_OEM_ERR</code> || 30 || 31 || align="right"| <code>0xc0000000</code> || align="right"| <code>0x3fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== EMMC_IRPT_EN ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e300038</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>EMMC_IRPT_EN_CMD_DONE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_DATA_DONE</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_BLOCK_GAP</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_DMA</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_WRITE_RDY</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_READ_RDY</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_CARD_IN</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_CARD_OUT</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_CARD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_INT_A</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_INT_B</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_INT_C</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_RETUNE</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_BOOTACK</code> || 13 || 13 || align="right"| <code>0x00002000</code> || align="right"| <code>0xffffdfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_ENDBOOT</code> || 14 || 14 || align="right"| <code>0x00004000</code> || align="right"| <code>0xffffbfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 15 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_IRPT_EN_CTO_ERR</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_CCRC_ERR</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_CEND_ERR</code> || 18 || 18 || align="right"| <code>0x00040000</code> || align="right"| <code>0xfffbffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_CBAD_ERR</code> || 19 || 19 || align="right"| <code>0x00080000</code> || align="right"| <code>0xfff7ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_DTO_ERR</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_DCRC_ERR</code> || 21 || 21 || align="right"| <code>0x00200000</code> || align="right"| <code>0xffdfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_DEND_ERR</code> || 22 || 22 || align="right"| <code>0x00400000</code> || align="right"| <code>0xffbfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_SDOFF_ERR</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_ACMD_ERR</code> || 24 || 24 || align="right"| <code>0x01000000</code> || align="right"| <code>0xfeffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_ADMA_ERR</code> || 25 || 25 || align="right"| <code>0x02000000</code> || align="right"| <code>0xfdffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_TUNE_ERR</code> || 26 || 26 || align="right"| <code>0x04000000</code> || align="right"| <code>0xfbffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 27 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_IRPT_EN_DMA_ERR</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_ATA_ERR</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_IRPT_EN_OEM_ERR</code> || 30 || 31 || align="right"| <code>0xc0000000</code> || align="right"| <code>0x3fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== EMMC_CONTROL2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e30003c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>EMMC_CONTROL2_ACNOX_ERR</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL2_ACTO_ERR</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL2_ACCRC_ERR</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL2_ACEND_ERR</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL2_ACBAD_ERR</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 5 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_CONTROL2_NOTC12_ERR</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 8 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_CONTROL2_UHSMODE</code> || 16 || 18 || align="right"| <code>0x00070000</code> || align="right"| <code>0xfff8ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL2_SIGTYPE</code> || 19 || 19 || align="right"| <code>0x00080000</code> || align="right"| <code>0xfff7ffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>EMMC_CONTROL2_DRVTYPE</code> || 20 || 21 || align="right"| <code>0x00300000</code> || align="right"| <code>0xffcfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL2_TUNEON</code> || 22 || 22 || align="right"| <code>0x00400000</code> || align="right"| <code>0xffbfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL2_TUNED</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 24 || 29 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_CONTROL2_EN_AINT</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_CONTROL2_EN_PSV</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== EMMC_HWCAP0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e300040</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>EMMC_HWCAP0_TCLKFREQ</code> || 0 || 5 || align="right"| <code>0x0000003f</code> || align="right"| <code>0xffffffc0</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_HWCAP0_TCLKUNIT</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_HWCAP0_BASEMHZ</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_HWCAP0_MAXLEN</code> || 16 || 17 || align="right"| <code>0x00030000</code> || align="right"| <code>0xfffcffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_HWCAP0_XMEDBUS</code> || 18 || 18 || align="right"| <code>0x00040000</code> || align="right"| <code>0xfffbffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_HWCAP0_ADMA2</code> || 19 || 19 || align="right"| <code>0x00080000</code> || align="right"| <code>0xfff7ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 20 || 20 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_HWCAP0_HS</code> || 21 || 21 || align="right"| <code>0x00200000</code> || align="right"| <code>0xffdfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_HWCAP0_SDMA</code> || 22 || 22 || align="right"| <code>0x00400000</code> || align="right"| <code>0xffbfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_HWCAP0_RESUME</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_HWCAP0_V3_3</code> || 24 || 24 || align="right"| <code>0x01000000</code> || align="right"| <code>0xfeffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_HWCAP0_V3_0</code> || 25 || 25 || align="right"| <code>0x02000000</code> || align="right"| <code>0xfdffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_HWCAP0_V1_8</code> || 26 || 26 || align="right"| <code>0x04000000</code> || align="right"| <code>0xfbffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 27 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_HWCAP0_BUS64</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_HWCAP0_AINT</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_HWCAP0_SLOT_TYPE</code> || 30 || 31 || align="right"| <code>0xc0000000</code> || align="right"| <code>0x3fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== EMMC_HWCAP1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e300044</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>EMMC_HWCAP1_SDR50</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x1</code> ||
|-
| <code>EMMC_HWCAP1_SDR104</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x1</code> ||
|-
| <code>EMMC_HWCAP1_DDR50</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x1</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_HWCAP1_DRV18_TYPEA</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x1</code> ||
|-
| <code>EMMC_HWCAP1_DRV18_TYPEC</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x1</code> ||
|-
| <code>EMMC_HWCAP1_DRV18_TYPED</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x1</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_HWCAP1_RETUNE_TMR</code> || 8 || 11 || align="right"| <code>0x00000f00</code> || align="right"| <code>0xfffff0ff</code> || align="right"| <code>0x7</code> ||
|-
| <code>missing definiton</code> || 12 || 12 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_HWCAP1_SDR50_TUNE</code> || 13 || 13 || align="right"| <code>0x00002000</code> || align="right"| <code>0xffffdfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_HWCAP1_DATA_RETUNE</code> || 14 || 15 || align="right"| <code>0x0000c000</code> || align="right"| <code>0xffff3fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_HWCAP1_MULTIPLIER</code> || 16 || 23 || align="right"| <code>0x00ff0000</code> || align="right"| <code>0xff00ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_HWCAP1_SPI_MODE</code> || 24 || 24 || align="right"| <code>0x01000000</code> || align="right"| <code>0xfeffffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>EMMC_HWCAP1_SPI_BLOCKMODE</code> || 25 || 25 || align="right"| <code>0x02000000</code> || align="right"| <code>0xfdffffff</code> || align="right"| <code>0x1</code> ||
|}
==== EMMC_HWMAXAMP0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e300048</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>EMMC_HWMAXAMP0_AMP_33V</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_HWMAXAMP0_AMP_30V</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_HWMAXAMP0_AMP_18V</code> || 16 || 23 || align="right"| <code>0x00ff0000</code> || align="right"| <code>0xff00ffff</code> || align="right"| <code>0x0</code> ||
|}
==== EMMC_FORCE_IRPT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e300050</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>EMMC_FORCE_IRPT_CMD_DONE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x1</code> ||
|-
| <code>EMMC_FORCE_IRPT_DATA_DONE</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_FORCE_IRPT_BLOCK_GAP</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_FORCE_IRPT_DMA</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_FORCE_IRPT_WRITE_RDY</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_FORCE_IRPT_READ_RDY</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_FORCE_IRPT_CARD_IN</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_FORCE_IRPT_CARD_OUT</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 8 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_FORCE_IRPT_CTO_ERR</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_FORCE_IRPT_CCRC_ERR</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_FORCE_IRPT_CEND_ERR</code> || 18 || 18 || align="right"| <code>0x00040000</code> || align="right"| <code>0xfffbffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_FORCE_IRPT_CBAD_ERR</code> || 19 || 19 || align="right"| <code>0x00080000</code> || align="right"| <code>0xfff7ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_FORCE_IRPT_DTO_ERR</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_FORCE_IRPT_DCRC_ERR</code> || 21 || 21 || align="right"| <code>0x00200000</code> || align="right"| <code>0xffdfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_FORCE_IRPT_DEND_ERR</code> || 22 || 22 || align="right"| <code>0x00400000</code> || align="right"| <code>0xffbfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_FORCE_IRPT_SDOFF_ERR</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_FORCE_IRPT_ACMD_ERR</code> || 24 || 24 || align="right"| <code>0x01000000</code> || align="right"| <code>0xfeffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_FORCE_IRPT_ADMA_ERR</code> || 25 || 25 || align="right"| <code>0x02000000</code> || align="right"| <code>0xfdffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_FORCE_IRPT_TUNE_ERR</code> || 26 || 26 || align="right"| <code>0x04000000</code> || align="right"| <code>0xfbffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 27 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_FORCE_IRPT_DMA_ERR</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_FORCE_IRPT_ATA_ERR</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_FORCE_IRPT_OEM_ERR</code> || 30 || 31 || align="right"| <code>0xc0000000</code> || align="right"| <code>0x3fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== EMMC_DMA_STATUS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e300054</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>EMMC_DMA_STATUS_ERR_AT</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_DMA_STATUS_LEN_NOMATCH</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|}
==== EMMC_BOOT_TIMEOUT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e300070</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>EMMC_BOOT_TIMEOUT_TIMEOUT</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== EMMC_DBG_SEL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e300074</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>EMMC_DBG_SEL_SELECT</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== EMMC_EXRDFIFO_CFG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e300080</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>EMMC_EXRDFIFO_CFG_RD_THRSH</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x0</code> ||
|}
==== EMMC_EXRDFIFO_EN ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e300084</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>EMMC_EXRDFIFO_EN_ENABLE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== EMMC_TUNE_STEP ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e300088</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>EMMC_TUNE_STEP_DELAY</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x0</code> ||
|}
==== EMMC_TUNE_STEPS_STD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e30008c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>EMMC_TUNE_STEPS_STD_STEPS</code> || 0 || 5 || align="right"| <code>0x0000003f</code> || align="right"| <code>0xffffffc0</code> || align="right"| <code>0x0</code> ||
|}
==== EMMC_TUNE_STEPS_DDR ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e300090</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>EMMC_TUNE_STEPS_DDR_STEPS</code> || 0 || 5 || align="right"| <code>0x0000003f</code> || align="right"| <code>0xffffffc0</code> || align="right"| <code>0x0</code> ||
|}
==== EMMC_BUS_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e3000e0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>EMMC_BUS_CTRL_CLK_PINS</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x0</code> ||
|-
| <code>EMMC_BUS_CTRL_IRQ_PINS</code> || 3 || 5 || align="right"| <code>0x00000038</code> || align="right"| <code>0xffffffc7</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_BUS_CTRL_BUS_WIDTH</code> || 8 || 14 || align="right"| <code>0x00007f00</code> || align="right"| <code>0xffff80ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 15 || 19 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_BUS_CTRL_IRQSEL</code> || 20 || 22 || align="right"| <code>0x00700000</code> || align="right"| <code>0xff8fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 23 || 23 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_BUS_CTRL_BE_PWR</code> || 24 || 30 || align="right"| <code>0x7f000000</code> || align="right"| <code>0x80ffffff</code> || align="right"| <code>0x0</code> ||
|}
==== EMMC_SPI_INT_SPT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e3000f0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>EMMC_SPI_INT_SPT_SELECT</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|}
==== EMMC_SLOTISR_VER ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e3000fc</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>EMMC_SLOTISR_VER_SLOT_STATUS</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 8 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>EMMC_SLOTISR_VER_SDVERSION</code> || 16 || 23 || align="right"| <code>0x00ff0000</code> || align="right"| <code>0xff00ffff</code> || align="right"| <code>0x2</code> ||
|-
| <code>EMMC_SLOTISR_VER_VENDOR</code> || 24 || 31 || align="right"| <code>0xff000000</code> || align="right"| <code>0x00ffffff</code> || align="right"| <code>0x99</code> ||
|}
== FPGA ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e20b600</code> ||
|-
| id || <code>0x66706761</code> ||
|}
=== unknown defined macro ===
{|class="wikitable"
!define !! type !! description
|-
| <code>FPGA_CTRL0_OFFSET</code> || 0x08 ||
|-
| <code>FPGA_STATUS0_OFFSET</code> || 0x0C ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>FPGA_VERSION</code> ||align="right"| <code>0x7e20b600</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>FPGA_SCRATCH</code> ||align="right"| <code>0x7e20b604</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#FPGA_CTRL0|<code>FPGA_CTRL0</code>]] ||align="right"| <code>0x7e20b608</code> ||align="center"| RW ||align="right"| 36 ||align="right"| <code>0xfffff3fff</code> ||align="right"| <code></code> ||
|-
| [[#FPGA_STATUS0|<code>FPGA_STATUS0</code>]] ||align="right"| <code>0x7e20b60c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xfff800ff</code> ||align="right"| <code></code> ||
|-
| [[#FPGA_DCM_WR_DATA|<code>FPGA_DCM_WR_DATA</code>]] ||align="right"| <code>0x7e20b610</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code></code> ||
|-
| [[#FPGA_DCM_CTRL|<code>FPGA_DCM_CTRL</code>]] ||align="right"| <code>0x7e20b614</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xff0fffff</code> ||align="right"| <code></code> ||
|-
| [[#FPGA_DCM_RD_DATA|<code>FPGA_DCM_RD_DATA</code>]] ||align="right"| <code>0x7e20b618</code> ||align="center"| RO ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code></code> ||
|}
=== Register details ===
==== FPGA_CTRL0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20b608</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>FPGA_CTRL0_DIS_CTL0</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code></code> ||
|-
| <code>FPGA_CTRL0_CAM_CTL0</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code></code> ||
|-
| <code>FPGA_CTRL0_DIS_BL</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code></code> ||
|-
| <code>FPGA_CTRL0_CAM_CTL1</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 1 || -1 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>FPGA_CTRL0_CAM_CTL2</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 2 || 0 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>FPGA_CTRL0_DIS_CTL2</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 3 || 1 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>FPGA_CTRL0_DIS_RST</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code></code> ||
|-
| <code>FPGA_CTRL0_SD_PSU_EN</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code></code> ||
|-
| <code>FPGA_CTRL0_DIS_SW_SPI</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code></code> ||
|-
| <code>FPGA_CTRL0_SW_SPI_SCL</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code></code> ||
|-
| <code>FPGA_CTRL0_SW_SPI_SDA_O</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code></code> ||
|-
| <code>FPGA_CTRL0_SW_SPI_CS</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code></code> ||
|-
| <code>FPGA_CTRL0_SPI0_SEL_A</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code></code> ||
|-
| <code>FPGA_CTRL0_SPI1_SEL</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code></code> ||
|-
| <code>FPGA_CTRL0_DISP_BUFFER</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code></code> ||
|-
| <code>FPGA_CTRL0_SPI0_SEL_B</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code></code> ||
|-
| <code>FPGA_CTRL0_TV_ACTIVITY</code> || 13 || 13 || align="right"| <code>0x00002000</code> || align="right"| <code>0xffffdfff</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 14 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>FPGA_CTRL0_TERMEN_DO</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code></code> ||
|-
| <code>FPGA_CTRL0_TERMEN_CLK</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code></code> ||
|-
| <code>FPGA_CTRL0_LV_SPARE_OUT</code> || 18 || 19 || align="right"| <code>0x000c0000</code> || align="right"| <code>0xfff3ffff</code> || align="right"| <code></code> ||
|-
| <code>FPGA_CTRL0_SPARE_OUT</code> || 20 || 31 || align="right"| <code>0xfff00000</code> || align="right"| <code>0x000fffff</code> || align="right"| <code></code> ||
|}
==== FPGA_STATUS0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20b60c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>FPGA_STATUS0_HW_ID</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code></code> ||
|-
| <code>FPGA_STATUS0_SD_WP</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code></code> ||
|-
| <code>FPGA_STATUS0_SD_CD</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code></code> ||
|-
| <code>FPGA_STATUS0_NAND_RNB</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code></code> ||
|-
| <code>FPGA_STATUS0_SW_SPI_SPI_IN</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 8 || 18 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>FPGA_STATUS0_SPARE_IN</code> || 19 || 31 || align="right"| <code>0xfff80000</code> || align="right"| <code>0x0007ffff</code> || align="right"| <code></code> ||
|}
==== FPGA_DCM_WR_DATA ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20b610</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>FPGA_DCM_WR_DATA_DATA</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|-
| <code>FPGA_DCM_WR_DATA_ADDRESS</code> || 16 || 23 || align="right"| <code>0x00ff0000</code> || align="right"| <code>0xff00ffff</code> || align="right"| <code></code> ||
|}
==== FPGA_DCM_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20b614</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>FPGA_DCM_CTRL_REMOTE_RST</code> || 0 || 4 || align="right"| <code>0x0000001f</code> || align="right"| <code>0xffffffe0</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 5 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>FPGA_DCM_CTRL_REMOTE_EN</code> || 8 || 12 || align="right"| <code>0x00001f00</code> || align="right"| <code>0xffffe0ff</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 13 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>FPGA_DCM_CTRL_PERI_RST</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 20 || 23 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>FPGA_DCM_CTRL_PERI_EN</code> || 24 || 27 || align="right"| <code>0x0f000000</code> || align="right"| <code>0xf0ffffff</code> || align="right"| <code></code> ||
|-
| <code>FPGA_DCM_CTRL_PERI_WR_EN</code> || 28 || 31 || align="right"| <code>0xf0000000</code> || align="right"| <code>0x0fffffff</code> || align="right"| <code></code> ||
|}
==== FPGA_DCM_RD_DATA ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20b618</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>FPGA_DCM_RD_DATA_DATA</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|}
== FPGA_A0 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e213000</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|}
=== Register details ===
== FPGA_B0 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e214000</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|}
=== Register details ===
== FPGA_MB ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e20b700</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>FPGA_MB_XSYS_BUILD_NUM</code> ||align="right"| <code>0x7e20b700</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>FPGA_MB_XC0_BUILD_NUM</code> ||align="right"| <code>0x7e20b704</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>FPGA_MB_XC1_BUILD_NUM</code> ||align="right"| <code>0x7e20b708</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>FPGA_MB_XPERI_BUILD_NUM</code> ||align="right"| <code>0x7e20b70c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>FPGA_MB_XH264_BUILD_NUM</code> ||align="right"| <code>0x7e20b710</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>FPGA_MB_XV3D_BUILD_NUM</code> ||align="right"| <code>0x7e20b714</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>FPGA_MB_XSLC1_BUILD_NUM</code> ||align="right"| <code>0x7e20b718</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>FPGA_MB_XSLC2_BUILD_NUM</code> ||align="right"| <code>0x7e20b71c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>FPGA_MB_XSLC3_BUILD_NUM</code> ||align="right"| <code>0x7e20b720</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>FPGA_MB_CORE_CLK_FREQ</code> ||align="right"| <code>0x7e20b724</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>FPGA_MB_SDC_CLK_FREQ</code> ||align="right"| <code>0x7e20b728</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>FPGA_MB_SDC_H264_FREQ</code> ||align="right"| <code>0x7e20b72c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>FPGA_MB_SDC_V3D_FREQ</code> ||align="right"| <code>0x7e20b730</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>FPGA_MB_SDC_ISP_FREQ</code> ||align="right"| <code>0x7e20b734</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|}
=== Register details ===
== GP ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e200000</code> ||
|-
| id || <code>0x6770696f</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#GP_FSEL0|<code>GP_FSEL0</code>]] ||align="right"| <code>0x7e200000</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_FSEL1|<code>GP_FSEL1</code>]] ||align="right"| <code>0x7e200004</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_FSEL2|<code>GP_FSEL2</code>]] ||align="right"| <code>0x7e200008</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_FSEL3|<code>GP_FSEL3</code>]] ||align="right"| <code>0x7e20000c</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_FSEL4|<code>GP_FSEL4</code>]] ||align="right"| <code>0x7e200010</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_FSEL5|<code>GP_FSEL5</code>]] ||align="right"| <code>0x7e200014</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_FSEL6|<code>GP_FSEL6</code>]] ||align="right"| <code>0x7e200018</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_SET0|<code>GP_SET0</code>]] ||align="right"| <code>0x7e20001c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_SET1|<code>GP_SET1</code>]] ||align="right"| <code>0x7e200020</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_SET2|<code>GP_SET2</code>]] ||align="right"| <code>0x7e200024</code> ||align="center"| RW ||align="right"| 6 ||align="right"| <code>0x0000003f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_CLR0|<code>GP_CLR0</code>]] ||align="right"| <code>0x7e200028</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_CLR1|<code>GP_CLR1</code>]] ||align="right"| <code>0x7e20002c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_CLR2|<code>GP_CLR2</code>]] ||align="right"| <code>0x7e200030</code> ||align="center"| RW ||align="right"| 6 ||align="right"| <code>0x0000003f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_LEV0|<code>GP_LEV0</code>]] ||align="right"| <code>0x7e200034</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_LEV1|<code>GP_LEV1</code>]] ||align="right"| <code>0x7e200038</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_LEV2|<code>GP_LEV2</code>]] ||align="right"| <code>0x7e20003c</code> ||align="center"| RO ||align="right"| 6 ||align="right"| <code>0x0000003f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_EDS0|<code>GP_EDS0</code>]] ||align="right"| <code>0x7e200040</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_EDS1|<code>GP_EDS1</code>]] ||align="right"| <code>0x7e200044</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_EDS2|<code>GP_EDS2</code>]] ||align="right"| <code>0x7e200048</code> ||align="center"| RW ||align="right"| 6 ||align="right"| <code>0x0000003f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_REN0|<code>GP_REN0</code>]] ||align="right"| <code>0x7e20004c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_REN1|<code>GP_REN1</code>]] ||align="right"| <code>0x7e200050</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_REN2|<code>GP_REN2</code>]] ||align="right"| <code>0x7e200054</code> ||align="center"| RW ||align="right"| 6 ||align="right"| <code>0x0000003f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_FEN0|<code>GP_FEN0</code>]] ||align="right"| <code>0x7e200058</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_FEN1|<code>GP_FEN1</code>]] ||align="right"| <code>0x7e20005c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_FEN2|<code>GP_FEN2</code>]] ||align="right"| <code>0x7e200060</code> ||align="center"| RW ||align="right"| 6 ||align="right"| <code>0x0000003f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_HEN0|<code>GP_HEN0</code>]] ||align="right"| <code>0x7e200064</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_HEN1|<code>GP_HEN1</code>]] ||align="right"| <code>0x7e200068</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_HEN2|<code>GP_HEN2</code>]] ||align="right"| <code>0x7e20006c</code> ||align="center"| RW ||align="right"| 6 ||align="right"| <code>0x0000003f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_LEN0|<code>GP_LEN0</code>]] ||align="right"| <code>0x7e200070</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_LEN1|<code>GP_LEN1</code>]] ||align="right"| <code>0x7e200074</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_LEN2|<code>GP_LEN2</code>]] ||align="right"| <code>0x7e200078</code> ||align="center"| RW ||align="right"| 6 ||align="right"| <code>0x0000003f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_AREN0|<code>GP_AREN0</code>]] ||align="right"| <code>0x7e20007c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_AREN1|<code>GP_AREN1</code>]] ||align="right"| <code>0x7e200080</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_AREN2|<code>GP_AREN2</code>]] ||align="right"| <code>0x7e200084</code> ||align="center"| RW ||align="right"| 6 ||align="right"| <code>0x0000003f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_AFEN0|<code>GP_AFEN0</code>]] ||align="right"| <code>0x7e200088</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_AFEN1|<code>GP_AFEN1</code>]] ||align="right"| <code>0x7e20008c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_AFEN2|<code>GP_AFEN2</code>]] ||align="right"| <code>0x7e200090</code> ||align="center"| RW ||align="right"| 6 ||align="right"| <code>0x0000003f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_PUD|<code>GP_PUD</code>]] ||align="right"| <code>0x7e200094</code> ||align="center"| RW ||align="right"| 2 ||align="right"| <code>0x00000003</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_PUDCLK0|<code>GP_PUDCLK0</code>]] ||align="right"| <code>0x7e200098</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_PUDCLK1|<code>GP_PUDCLK1</code>]] ||align="right"| <code>0x7e20009c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_PUDCLK2|<code>GP_PUDCLK2</code>]] ||align="right"| <code>0x7e2000a0</code> ||align="center"| RW ||align="right"| 6 ||align="right"| <code>0x0000003f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#GP_SEN0|<code>GP_SEN0</code>]] ||align="right"| <code>0x7e2000a4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0xffffffff</code> ||
|-
| [[#GP_SEN1|<code>GP_SEN1</code>]] ||align="right"| <code>0x7e2000a8</code> ||align="center"| RW ||align="right"| 22 ||align="right"| <code>0x003fffff</code> ||align="right"| <code>0x003fffff</code> ||
|-
| [[#GP_GPTEST|<code>GP_GPTEST</code>]] ||align="right"| <code>0x7e2000b0</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>GP_AJBCONF</code> ||align="right"| <code>0x7e2000c0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0x80ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>GP_AJBTMS</code> ||align="right"| <code>0x7e2000c4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>GP_AJBTDI</code> ||align="right"| <code>0x7e2000c8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>GP_AJBTDO</code> ||align="right"| <code>0x7e2000cc</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== GP_FSEL0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_FSEL0_FSEL00</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL0_FSEL01</code> || 3 || 5 || align="right"| <code>0x00000038</code> || align="right"| <code>0xffffffc7</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL0_FSEL02</code> || 6 || 8 || align="right"| <code>0x000001c0</code> || align="right"| <code>0xfffffe3f</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL0_FSEL03</code> || 9 || 11 || align="right"| <code>0x00000e00</code> || align="right"| <code>0xfffff1ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL0_FSEL04</code> || 12 || 14 || align="right"| <code>0x00007000</code> || align="right"| <code>0xffff8fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL0_FSEL05</code> || 15 || 17 || align="right"| <code>0x00038000</code> || align="right"| <code>0xfffc7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL0_FSEL06</code> || 18 || 20 || align="right"| <code>0x001c0000</code> || align="right"| <code>0xffe3ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL0_FSEL07</code> || 21 || 23 || align="right"| <code>0x00e00000</code> || align="right"| <code>0xff1fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL0_FSEL08</code> || 24 || 26 || align="right"| <code>0x07000000</code> || align="right"| <code>0xf8ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL0_FSEL09</code> || 27 || 29 || align="right"| <code>0x38000000</code> || align="right"| <code>0xc7ffffff</code> || align="right"| <code>0x0</code> ||
|}
==== GP_FSEL1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200004</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_FSEL1_FSEL10</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL1_FSEL11</code> || 3 || 5 || align="right"| <code>0x00000038</code> || align="right"| <code>0xffffffc7</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL1_FSEL12</code> || 6 || 8 || align="right"| <code>0x000001c0</code> || align="right"| <code>0xfffffe3f</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL1_FSEL13</code> || 9 || 11 || align="right"| <code>0x00000e00</code> || align="right"| <code>0xfffff1ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL1_FSEL14</code> || 12 || 14 || align="right"| <code>0x00007000</code> || align="right"| <code>0xffff8fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL1_FSEL15</code> || 15 || 17 || align="right"| <code>0x00038000</code> || align="right"| <code>0xfffc7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL1_FSEL16</code> || 18 || 20 || align="right"| <code>0x001c0000</code> || align="right"| <code>0xffe3ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL1_FSEL17</code> || 21 || 23 || align="right"| <code>0x00e00000</code> || align="right"| <code>0xff1fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL1_FSEL18</code> || 24 || 26 || align="right"| <code>0x07000000</code> || align="right"| <code>0xf8ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL1_FSEL19</code> || 27 || 29 || align="right"| <code>0x38000000</code> || align="right"| <code>0xc7ffffff</code> || align="right"| <code>0x0</code> ||
|}
==== GP_FSEL2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200008</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_FSEL2_FSEL20</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL2_FSEL21</code> || 3 || 5 || align="right"| <code>0x00000038</code> || align="right"| <code>0xffffffc7</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL2_FSEL22</code> || 6 || 8 || align="right"| <code>0x000001c0</code> || align="right"| <code>0xfffffe3f</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL2_FSEL23</code> || 9 || 11 || align="right"| <code>0x00000e00</code> || align="right"| <code>0xfffff1ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL2_FSEL24</code> || 12 || 14 || align="right"| <code>0x00007000</code> || align="right"| <code>0xffff8fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL2_FSEL25</code> || 15 || 17 || align="right"| <code>0x00038000</code> || align="right"| <code>0xfffc7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL2_FSEL26</code> || 18 || 20 || align="right"| <code>0x001c0000</code> || align="right"| <code>0xffe3ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL2_FSEL27</code> || 21 || 23 || align="right"| <code>0x00e00000</code> || align="right"| <code>0xff1fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL2_FSEL28</code> || 24 || 26 || align="right"| <code>0x07000000</code> || align="right"| <code>0xf8ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL2_FSEL29</code> || 27 || 29 || align="right"| <code>0x38000000</code> || align="right"| <code>0xc7ffffff</code> || align="right"| <code>0x0</code> ||
|}
==== GP_FSEL3 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20000c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_FSEL3_FSEL30</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL3_FSEL31</code> || 3 || 5 || align="right"| <code>0x00000038</code> || align="right"| <code>0xffffffc7</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL3_FSEL32</code> || 6 || 8 || align="right"| <code>0x000001c0</code> || align="right"| <code>0xfffffe3f</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL3_FSEL33</code> || 9 || 11 || align="right"| <code>0x00000e00</code> || align="right"| <code>0xfffff1ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL3_FSEL34</code> || 12 || 14 || align="right"| <code>0x00007000</code> || align="right"| <code>0xffff8fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL3_FSEL35</code> || 15 || 17 || align="right"| <code>0x00038000</code> || align="right"| <code>0xfffc7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL3_FSEL36</code> || 18 || 20 || align="right"| <code>0x001c0000</code> || align="right"| <code>0xffe3ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL3_FSEL37</code> || 21 || 23 || align="right"| <code>0x00e00000</code> || align="right"| <code>0xff1fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL3_FSEL38</code> || 24 || 26 || align="right"| <code>0x07000000</code> || align="right"| <code>0xf8ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL3_FSEL39</code> || 27 || 29 || align="right"| <code>0x38000000</code> || align="right"| <code>0xc7ffffff</code> || align="right"| <code>0x0</code> ||
|}
==== GP_FSEL4 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200010</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_FSEL4_FSEL40</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL4_FSEL41</code> || 3 || 5 || align="right"| <code>0x00000038</code> || align="right"| <code>0xffffffc7</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL4_FSEL42</code> || 6 || 8 || align="right"| <code>0x000001c0</code> || align="right"| <code>0xfffffe3f</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL4_FSEL43</code> || 9 || 11 || align="right"| <code>0x00000e00</code> || align="right"| <code>0xfffff1ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL4_FSEL44</code> || 12 || 14 || align="right"| <code>0x00007000</code> || align="right"| <code>0xffff8fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL4_FSEL45</code> || 15 || 17 || align="right"| <code>0x00038000</code> || align="right"| <code>0xfffc7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL4_FSEL46</code> || 18 || 20 || align="right"| <code>0x001c0000</code> || align="right"| <code>0xffe3ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL4_FSEL47</code> || 21 || 23 || align="right"| <code>0x00e00000</code> || align="right"| <code>0xff1fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL4_FSEL48</code> || 24 || 26 || align="right"| <code>0x07000000</code> || align="right"| <code>0xf8ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL4_FSEL49</code> || 27 || 29 || align="right"| <code>0x38000000</code> || align="right"| <code>0xc7ffffff</code> || align="right"| <code>0x0</code> ||
|}
==== GP_FSEL5 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200014</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_FSEL5_FSEL50</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL5_FSEL51</code> || 3 || 5 || align="right"| <code>0x00000038</code> || align="right"| <code>0xffffffc7</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL5_FSEL52</code> || 6 || 8 || align="right"| <code>0x000001c0</code> || align="right"| <code>0xfffffe3f</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL5_FSEL53</code> || 9 || 11 || align="right"| <code>0x00000e00</code> || align="right"| <code>0xfffff1ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL5_FSEL54</code> || 12 || 14 || align="right"| <code>0x00007000</code> || align="right"| <code>0xffff8fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL5_FSEL55</code> || 15 || 17 || align="right"| <code>0x00038000</code> || align="right"| <code>0xfffc7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL5_FSEL56</code> || 18 || 20 || align="right"| <code>0x001c0000</code> || align="right"| <code>0xffe3ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL5_FSEL57</code> || 21 || 23 || align="right"| <code>0x00e00000</code> || align="right"| <code>0xff1fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL5_FSEL58</code> || 24 || 26 || align="right"| <code>0x07000000</code> || align="right"| <code>0xf8ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL5_FSEL59</code> || 27 || 29 || align="right"| <code>0x38000000</code> || align="right"| <code>0xc7ffffff</code> || align="right"| <code>0x0</code> ||
|}
==== GP_FSEL6 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200018</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_FSEL6_FSEL60</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL6_FSEL61</code> || 3 || 5 || align="right"| <code>0x00000038</code> || align="right"| <code>0xffffffc7</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL6_FSEL62</code> || 6 || 8 || align="right"| <code>0x000001c0</code> || align="right"| <code>0xfffffe3f</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL6_FSEL63</code> || 9 || 11 || align="right"| <code>0x00000e00</code> || align="right"| <code>0xfffff1ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL6_FSEL64</code> || 12 || 14 || align="right"| <code>0x00007000</code> || align="right"| <code>0xffff8fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL6_FSEL65</code> || 15 || 17 || align="right"| <code>0x00038000</code> || align="right"| <code>0xfffc7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL6_FSEL66</code> || 18 || 20 || align="right"| <code>0x001c0000</code> || align="right"| <code>0xffe3ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL6_FSEL67</code> || 21 || 23 || align="right"| <code>0x00e00000</code> || align="right"| <code>0xff1fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL6_FSEL68</code> || 24 || 26 || align="right"| <code>0x07000000</code> || align="right"| <code>0xf8ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_FSEL6_FSEL69</code> || 27 || 29 || align="right"| <code>0x38000000</code> || align="right"| <code>0xc7ffffff</code> || align="right"| <code>0x0</code> ||
|}
==== GP_SET0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20001c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_SET0_SETn0</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== GP_SET1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200020</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_SET1_SETn32</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== GP_SET2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200024</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_SET2_SETn64</code> || 0 || 5 || align="right"| <code>0x0000003f</code> || align="right"| <code>0xffffffc0</code> || align="right"| <code>0x0</code> ||
|}
==== GP_CLR0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200028</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_CLR0_CLRn0</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== GP_CLR1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20002c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_CLR1_CLRn32</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== GP_CLR2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200030</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_CLR2_CLRn64</code> || 0 || 5 || align="right"| <code>0x0000003f</code> || align="right"| <code>0xffffffc0</code> || align="right"| <code>0x0</code> ||
|}
==== GP_LEV0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200034</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_LEV0_LEVn0</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== GP_LEV1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200038</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_LEV1_LEVn32</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== GP_LEV2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20003c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_LEV2_LEVn64</code> || 0 || 5 || align="right"| <code>0x0000003f</code> || align="right"| <code>0xffffffc0</code> || align="right"| <code>0x0</code> ||
|}
==== GP_EDS0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200040</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_EDS0_EDSn0</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== GP_EDS1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200044</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_EDS1_EDSn32</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== GP_EDS2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200048</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_EDS2_EDSn64</code> || 0 || 5 || align="right"| <code>0x0000003f</code> || align="right"| <code>0xffffffc0</code> || align="right"| <code>0x0</code> ||
|}
==== GP_REN0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20004c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_REN0_RENn0</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== GP_REN1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200050</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_REN1_RENn32</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== GP_REN2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200054</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_REN2_RENn64</code> || 0 || 5 || align="right"| <code>0x0000003f</code> || align="right"| <code>0xffffffc0</code> || align="right"| <code>0x0</code> ||
|}
==== GP_FEN0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200058</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_FEN0_FENn0</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== GP_FEN1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20005c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_FEN1_FENn32</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== GP_FEN2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200060</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_FEN2_FENn64</code> || 0 || 5 || align="right"| <code>0x0000003f</code> || align="right"| <code>0xffffffc0</code> || align="right"| <code>0x0</code> ||
|}
==== GP_HEN0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200064</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_HEN0_HENn0</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== GP_HEN1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200068</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_HEN1_HENn32</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== GP_HEN2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20006c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_HEN2_HENn64</code> || 0 || 5 || align="right"| <code>0x0000003f</code> || align="right"| <code>0xffffffc0</code> || align="right"| <code>0x0</code> ||
|}
==== GP_LEN0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200070</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_LEN0_LENn0</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== GP_LEN1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200074</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_LEN1_LENn32</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== GP_LEN2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200078</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_LEN2_LENn64</code> || 0 || 5 || align="right"| <code>0x0000003f</code> || align="right"| <code>0xffffffc0</code> || align="right"| <code>0x0</code> ||
|}
==== GP_AREN0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20007c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_AREN0_ARENn0</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== GP_AREN1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200080</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_AREN1_ARENn32</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== GP_AREN2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200084</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_AREN2_ARENn64</code> || 0 || 5 || align="right"| <code>0x0000003f</code> || align="right"| <code>0xffffffc0</code> || align="right"| <code>0x0</code> ||
|}
==== GP_AFEN0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200088</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_AFEN0_AFENn0</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== GP_AFEN1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20008c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_AFEN1_AFENn32</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== GP_AFEN2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200090</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_AFEN2_AFENn64</code> || 0 || 5 || align="right"| <code>0x0000003f</code> || align="right"| <code>0xffffffc0</code> || align="right"| <code>0x0</code> ||
|}
==== GP_PUD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200094</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_PUD_PUD</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x0</code> ||
|}
==== GP_PUDCLK0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e200098</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_PUDCLK0_PUDCLKn0</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== GP_PUDCLK1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20009c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_PUDCLK1_PUDCLKn32</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== GP_PUDCLK2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e2000a0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_PUDCLK2_PUDCLKn64</code> || 0 || 5 || align="right"| <code>0x0000003f</code> || align="right"| <code>0xffffffc0</code> || align="right"| <code>0x0</code> ||
|}
==== GP_SEN0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e2000a4</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_SEN0_SEN</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0xffffffff</code> ||
|}
==== GP_SEN1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e2000a8</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_SEN1_SEN</code> || 0 || 21 || align="right"| <code>0x003fffff</code> || align="right"| <code>0xffc00000</code> || align="right"| <code>0x3fffff</code> ||
|}
==== GP_GPTEST ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e2000b0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>GP_GPTEST_SMPS</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>GP_GPTEST_SPARE</code> || 1 || 3 || align="right"| <code>0x0000000e</code> || align="right"| <code>0xfffffff1</code> || align="right"| <code>0x0</code> ||
|}
== H264 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7f000000</code> ||
|-
| id || <code>0x68323634</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>H264_RC</code> ||align="right"| <code>0x7f000000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|}
=== Register details ===
== HD ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e808000</code> ||
|-
| id || <code>0x48444d49</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#HD_HDM_CTL|<code>HD_HDM_CTL</code>]] ||align="right"| <code>0x7e80800c</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003f7</code> ||align="right"| <code>0x000000f0</code> ||
|-
| [[#HD_MAI_CTL|<code>HD_MAI_CTL</code>]] ||align="right"| <code>0x7e808014</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0x00000020</code> ||
|-
| [[#HD_MAI_THR|<code>HD_MAI_THR</code>]] ||align="right"| <code>0x7e808018</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x01010101</code> ||
|-
| <code>HD_MAI_FMT</code> ||align="right"| <code>0x7e80801c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HD_MAI_DAT</code> ||align="right"| <code>0x7e808020</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HD_SPARE</code> ||align="right"| <code>0x7e808024</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HD_MAI_SMP</code> ||align="right"| <code>0x7e80802c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#HD_VID_CTL|<code>HD_VID_CTL</code>]] ||align="right"| <code>0x7e808038</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xfffc0000</code> ||align="right"| <code>0x00040000</code> ||
|-
| [[#HD_CSC_CTL|<code>HD_CSC_CTL</code>]] ||align="right"| <code>0x7e808040</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HD_CSC_12_11</code> ||align="right"| <code>0x7e808044</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HD_CSC_14_13</code> ||align="right"| <code>0x7e808048</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HD_CSC_22_21</code> ||align="right"| <code>0x7e80804c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HD_CSC_24_23</code> ||align="right"| <code>0x7e808050</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HD_CSC_32_31</code> ||align="right"| <code>0x7e808054</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HD_CSC_34_33</code> ||align="right"| <code>0x7e808058</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HD_FRAME_CNT</code> ||align="right"| <code>0x7e808068</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== HD_HDM_CTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e80800c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>HD_HDM_CTL_ENABLE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_HDM_CTL_ENDIAN</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_HDM_CTL_SW_RST</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>HD_HDM_CTL_PDSTBY</code> || 4 || 5 || align="right"| <code>0x00000030</code> || align="right"| <code>0xffffffcf</code> || align="right"| <code>0x3</code> ||
|-
| <code>HD_HDM_CTL_RFSTBY</code> || 6 || 7 || align="right"| <code>0x000000c0</code> || align="right"| <code>0xffffff3f</code> || align="right"| <code>0x3</code> ||
|-
| <code>HD_HDM_CTL_CECOVR</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_HDM_CTL_CECRXD</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|}
==== HD_MAI_CTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e808014</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>HD_MAI_CTL_RST_MAI</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_MAI_CTL_ERRORF</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_MAI_CTL_ERRORE</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_MAI_CTL_ENABLE</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_MAI_CTL_CHNUM</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x2</code> ||
|-
| <code>HD_MAI_CTL_PAREN</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_MAI_CTL_FLUSH</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_MAI_CTL_EMPTY</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_MAI_CTL_FULL</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_MAI_CTL_WHOLSMP</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_MAI_CTL_CHALIGN</code> || 13 || 13 || align="right"| <code>0x00002000</code> || align="right"| <code>0xffffdfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_MAI_CTL_BUSY</code> || 14 || 14 || align="right"| <code>0x00004000</code> || align="right"| <code>0xffffbfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_MAI_CTL_DLATE</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|}
==== HD_MAI_THR ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e808018</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>HD_MAI_THR_DREQLOW</code> || 0 || 5 || align="right"| <code>0x0000003f</code> || align="right"| <code>0xffffffc0</code> || align="right"| <code>0x1</code> ||
|-
| <code>missing definiton</code> || 6 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>HD_MAI_THR_DREQHIGH</code> || 8 || 13 || align="right"| <code>0x00003f00</code> || align="right"| <code>0xffffc0ff</code> || align="right"| <code>0x1</code> ||
|-
| <code>missing definiton</code> || 14 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>HD_MAI_THR_PANICLOW</code> || 16 || 21 || align="right"| <code>0x003f0000</code> || align="right"| <code>0xffc0ffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>missing definiton</code> || 22 || 23 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>HD_MAI_THR_PANICHIGH</code> || 24 || 29 || align="right"| <code>0x3f000000</code> || align="right"| <code>0xc0ffffff</code> || align="right"| <code>0x1</code> ||
|}
==== HD_VID_CTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e808038</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 17 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>HD_VID_CTL_BLANKPIX</code> || 18 || 18 || align="right"| <code>0x00040000</code> || align="right"| <code>0xfffbffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>HD_VID_CTL_EMPRGB</code> || 19 || 19 || align="right"| <code>0x00080000</code> || align="right"| <code>0xfff7ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_VID_CTL_EMPSYNC</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_VID_CTL_FULRGB</code> || 21 || 21 || align="right"| <code>0x00200000</code> || align="right"| <code>0xffdfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_VID_CTL_FULSYNC</code> || 22 || 22 || align="right"| <code>0x00400000</code> || align="right"| <code>0xffbfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_VID_CTL_CLRRGB</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_VID_CTL_CLRSYNC</code> || 24 || 24 || align="right"| <code>0x01000000</code> || align="right"| <code>0xfeffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_VID_CTL_ERROR</code> || 25 || 26 || align="right"| <code>0x06000000</code> || align="right"| <code>0xf9ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_VID_CTL_HPOL</code> || 27 || 27 || align="right"| <code>0x08000000</code> || align="right"| <code>0xf7ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_VID_CTL_VPOL</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_VID_CTL_RST_FRAMEC</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_VID_CTL_UFEN</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_VID_CTL_ENABLE</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== HD_CSC_CTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e808040</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>HD_CSC_CTL_ENABLE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_CSC_CTL_USERGB2YCC</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_CSC_CTL_MODE</code> || 2 || 3 || align="right"| <code>0x0000000c</code> || align="right"| <code>0xfffffff3</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_CSC_CTL_PADMSB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>HD_CSC_CTL_COLORD</code> || 5 || 7 || align="right"| <code>0x000000e0</code> || align="right"| <code>0xffffff1f</code> || align="right"| <code>0x0</code> ||
|}
== HDCP ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e809000</code> ||
|-
| id || <code>0x48444350</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#HDCP_KEY_CTL|<code>HDCP_KEY_CTL</code>]] ||align="right"| <code>0x7e809000</code> ||align="center"| RW ||align="right"| 3 ||align="right"| <code>0x00000007</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDCP_KEY_ADR</code> ||align="right"| <code>0x7e809004</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDCP_KEY_KY0</code> ||align="right"| <code>0x7e809008</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDCP_KEY_KY1</code> ||align="right"| <code>0x7e80900c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== HDCP_KEY_CTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e809000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>HDCP_KEY_CTL_START</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDCP_KEY_CTL_DONE</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDCP_KEY_CTL_DISHDCP</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|}
== HDMI ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e902000</code> ||
|}
=== unknown defined macro ===
{|class="wikitable"
!define !! type !! description
|-
| <code>HDMI_ASYNC_RM_BASE</code> || UNKNOWN ||
|-
| <code>HDMI_ASYNC_RM_CONTROL</code> || UNKNOWN ||
|-
| <code>HDMI_ASYNC_RM_FORMAT</code> || UNKNOWN ||
|-
| <code>HDMI_ASYNC_RM_INTEGRATOR</code> || UNKNOWN ||
|-
| <code>HDMI_ASYNC_RM_OFFSET</code> || UNKNOWN ||
|-
| <code>HDMI_ASYNC_RM_PHASE_INC</code> || UNKNOWN ||
|-
| <code>HDMI_ASYNC_RM_RATE_RATIO</code> || UNKNOWN ||
|-
| <code>HDMI_ASYNC_RM_SAMPLE_INC</code> || UNKNOWN ||
|-
| <code>HDMI_DMA</code> || UNKNOWN ||
|-
| <code>HDMI_HDMI_13_AUDIO_CFG_1</code> || UNKNOWN ||
|-
| <code>HDMI_HDMI_13_AUDIO_STATUS_1</code> || UNKNOWN ||
|-
| <code>HDMI_HDMI_HBR_AUDIO_PACKET_HEADER</code> || UNKNOWN ||
|-
| <code>HDMI_INTR2_BASE</code> || UNKNOWN ||
|-
| <code>HDMI_PCI_CLEAR</code> || UNKNOWN ||
|-
| <code>HDMI_PCI_MASK_CLEAR</code> || UNKNOWN ||
|-
| <code>HDMI_PCI_MASK_SET</code> || UNKNOWN ||
|-
| <code>HDMI_PCI_MASK_STATUS</code> || UNKNOWN ||
|-
| <code>HDMI_PCI_SET</code> || UNKNOWN ||
|-
| <code>HDMI_PCI_STATUS</code> || UNKNOWN ||
|-
| <code>HDMI_PERT_INSERT_ERR_SEPARATION</code> || UNKNOWN ||
|-
| <code>HDMI_RAM_BASE</code> || UNKNOWN ||
|-
| <code>HDMI_RAM_PACKET_RSVD_0</code> || UNKNOWN ||
|-
| <code>HDMI_RAM_PACKET_RSVD_1</code> || UNKNOWN ||
|-
| <code>HDMI_RBUS_REGS</code> || UNKNOWN ||
|-
| <code>HDMI_TX_PHY_BASE</code> || UNKNOWN ||
|-
| <code>HDMI_TX_PHY_HDMI65_TX_PHY_TMDS_CFG</code> || UNKNOWN ||
|-
| <code>HDMI_TX_PHY_HDMI_TX_PHY_CTL_0</code> || UNKNOWN ||
|-
| <code>HDMI_TX_PHY_HDMI_TX_PHY_CTL_1</code> || UNKNOWN ||
|-
| <code>HDMI_TX_PHY_HDMI_TX_PHY_CTL_2</code> || UNKNOWN ||
|-
| <code>HDMI_TX_PHY_HDMI_TX_PHY_PLL_CFG</code> || UNKNOWN ||
|-
| <code>HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL</code> || UNKNOWN ||
|-
| <code>HDMI_TX_PHY_HDMI_TX_PHY_SPARE</code> || UNKNOWN ||
|-
| <code>HDMI_TX_PHY_HDMI_TX_PHY_STATUS</code> || UNKNOWN ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>HDMI_CORE_REV</code> ||align="right"| <code>0x7e902000</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0x00000600</code> ||
|-
| <code>HDMI_SW_RESET_CNTRL</code> ||align="right"| <code>0x7e902004</code> ||align="center"| RW ||align="right"| 2 ||align="right"| <code>0x00000003</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_HOTPLUG_INT</code> ||align="right"| <code>0x7e902008</code> ||align="center"| RW ||align="right"| 3 ||align="right"| <code>0x00000007</code> ||align="right"| <code>0x00000006</code> ||
|-
| <code>HDMI_HOTPLUG</code> ||align="right"| <code>0x7e90200c</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_BKSV0</code> ||align="right"| <code>0x7e902010</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_BKSV1</code> ||align="right"| <code>0x7e902014</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_AN0</code> ||align="right"| <code>0x7e902018</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_AN1</code> ||align="right"| <code>0x7e90201c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_AN_INFLUENCE_1</code> ||align="right"| <code>0x7e902020</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_AN_INFLUENCE_2</code> ||align="right"| <code>0x7e902024</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_TST_AN0</code> ||align="right"| <code>0x7e902028</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_TST_AN1</code> ||align="right"| <code>0x7e90202c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_KSV_FIFO_0</code> ||align="right"| <code>0x7e902030</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_KSV_FIFO_1</code> ||align="right"| <code>0x7e902034</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_V</code> ||align="right"| <code>0x7e902038</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_HDCP_KEY_1</code> ||align="right"| <code>0x7e90203c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffff3f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_HDCP_KEY_2</code> ||align="right"| <code>0x7e902040</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_HDCP_CTL</code> ||align="right"| <code>0x7e902044</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x0001030f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_CP_STATUS</code> ||align="right"| <code>0x7e902048</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0x8000031f</code> ||align="right"| <code>0x00000100</code> ||
|-
| <code>HDMI_CP_INTEGRITY</code> ||align="right"| <code>0x7e90204c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffff03</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_CP_INTEGRITY_CFG</code> ||align="right"| <code>0x7e902050</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x0001ffff</code> ||align="right"| <code>0x00001000</code> ||
|-
| <code>HDMI_CP_CONFIG</code> ||align="right"| <code>0x7e902054</code> ||align="center"| RW ||align="right"| 31 ||align="right"| <code>0x7fffffff</code> ||align="right"| <code>0x00130080</code> ||
|-
| <code>HDMI_CP_TST</code> ||align="right"| <code>0x7e902058</code> ||align="center"| RW ||align="right"| 22 ||align="right"| <code>0x002001ff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#HDMI_FIFO_CTL|<code>HDMI_FIFO_CTL</code>]] ||align="right"| <code>0x7e90205c</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000efff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#HDMI_READ_POINTERS|<code>HDMI_READ_POINTERS</code>]] ||align="right"| <code>0x7e902060</code> ||align="center"| RW ||align="right"| 31 ||align="right"| <code>0x7fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_ENCODER_CTL</code> ||align="right"| <code>0x7e902070</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_PERT_CONFIG</code> ||align="right"| <code>0x7e902074</code> ||align="center"| RW ||align="right"| 12 ||align="right"| <code>0x00000fff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_PERT_LFSR_PRELOAD</code> ||align="right"| <code>0x7e902078</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_PERT_LFSR_FEEDBACK_MASK</code> ||align="right"| <code>0x7e90207c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_PERT_INSERT_ERR</code> ||align="right"| <code>0x7e902080</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_PERT_INSERT_ERR_SEP</code> ||align="right"| <code>0x7e902084</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_PERT_TEST_LENGTH</code> ||align="right"| <code>0x7e902088</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_PERT_DATA</code> ||align="right"| <code>0x7e90208c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_MAI_CHANNEL_MAP</code> ||align="right"| <code>0x7e902090</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00fac688</code> ||
|-
| <code>HDMI_MAI_CONFIG</code> ||align="right"| <code>0x7e902094</code> ||align="center"| RW ||align="right"| 28 ||align="right"| <code>0x0fffffff</code> ||align="right"| <code>0x00000003</code> ||
|-
| <code>HDMI_MAI_FORMAT</code> ||align="right"| <code>0x7e902098</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_AUDIO_PACKET_CONFIG</code> ||align="right"| <code>0x7e90209c</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code>0x21000403</code> ||
|-
| <code>HDMI_RAM_PACKET_CONFIG</code> ||align="right"| <code>0x7e9020a0</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x00013fff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_STATUS</code> ||align="right"| <code>0x7e9020a4</code> ||align="center"| RW ||align="right"| 14 ||align="right"| <code>0x00003fff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_CRP_CFG</code> ||align="right"| <code>0x7e9020a8</code> ||align="center"| RW ||align="right"| 28 ||align="right"| <code>0x0fffffff</code> ||align="right"| <code>0x08000000</code> ||
|-
| <code>HDMI_CTS_0</code> ||align="right"| <code>0x7e9020ac</code> ||align="center"| RW ||align="right"| 20 ||align="right"| <code>0x000fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_CTS_1</code> ||align="right"| <code>0x7e9020b0</code> ||align="center"| RW ||align="right"| 20 ||align="right"| <code>0x000fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_CTS_PERIOD_0</code> ||align="right"| <code>0x7e9020b4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xff0fffff</code> ||align="right"| <code>0x010124f8</code> ||
|-
| <code>HDMI_CTS_PERIOD_1</code> ||align="right"| <code>0x7e9020b8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xff0fffff</code> ||align="right"| <code>0x010124f8</code> ||
|-
| <code>HDMI_BCH_CONFIGURATION</code> ||align="right"| <code>0x7e9020bc</code> ||align="center"| RW ||align="right"| 9 ||align="right"| <code>0x000001ff</code> ||align="right"| <code>0x00000083</code> ||
|-
| [[#HDMI_SCHEDULER_CONTROL|<code>HDMI_SCHEDULER_CONTROL</code>]] ||align="right"| <code>0x7e9020c0</code> ||align="center"| RW ||align="right"| 22 ||align="right"| <code>0x003fff7f</code> ||align="right"| <code>0x000cb008</code> ||
|-
| [[#HDMI_HORZA|<code>HDMI_HORZA</code>]] ||align="right"| <code>0x7e9020c4</code> ||align="center"| RW ||align="right"| 15 ||align="right"| <code>0x00007fff</code> ||align="right"| <code>0x00000280</code> ||
|-
| [[#HDMI_HORZB|<code>HDMI_HORZB</code>]] ||align="right"| <code>0x7e9020c8</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code>0x03018010</code> ||
|-
| [[#HDMI_VERTA0|<code>HDMI_VERTA0</code>]] ||align="right"| <code>0x7e9020cc</code> ||align="center"| RW ||align="right"| 25 ||align="right"| <code>0x01ffffff</code> ||align="right"| <code>0x002141e0</code> ||
|-
| [[#HDMI_VERTB0|<code>HDMI_VERTB0</code>]] ||align="right"| <code>0x7e9020d0</code> ||align="center"| RW ||align="right"| 22 ||align="right"| <code>0x003fffff</code> ||align="right"| <code>0x00000021</code> ||
|-
| [[#HDMI_VERTA1|<code>HDMI_VERTA1</code>]] ||align="right"| <code>0x7e9020d4</code> ||align="center"| RW ||align="right"| 25 ||align="right"| <code>0x01ffffff</code> ||align="right"| <code>0x002141e0</code> ||
|-
| [[#HDMI_VERTB1|<code>HDMI_VERTB1</code>]] ||align="right"| <code>0x7e9020d8</code> ||align="center"| RW ||align="right"| 22 ||align="right"| <code>0x003fffff</code> ||align="right"| <code>0x00000021</code> ||
|-
| <code>HDMI_TEST</code> ||align="right"| <code>0x7e9020dc</code> ||align="center"| RW ||align="right"| 12 ||align="right"| <code>0x00000fff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_MBIST_TM</code> ||align="right"| <code>0x7e9020e0</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_MISC_CONTROL</code> ||align="right"| <code>0x7e9020e4</code> ||align="center"| RW ||align="right"| 31 ||align="right"| <code>0x7fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_CEC_CNTRL_1</code> ||align="right"| <code>0x7e9020e8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x0000e7be</code> ||
|-
| <code>HDMI_CEC_CNTRL_2</code> ||align="right"| <code>0x7e9020ec</code> ||align="center"| RW ||align="right"| 31 ||align="right"| <code>0x7fffffff</code> ||align="right"| <code>0x508d63d5</code> ||
|-
| <code>HDMI_CEC_CNTRL_3</code> ||align="right"| <code>0x7e9020f0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x96826f5c</code> ||
|-
| <code>HDMI_CEC_CNTRL_4</code> ||align="right"| <code>0x7e9020f4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0xead4c3be</code> ||
|-
| <code>HDMI_CEC_CNTRL_5</code> ||align="right"| <code>0x7e9020f8</code> ||align="center"| RW ||align="right"| 28 ||align="right"| <code>0x0fffffff</code> ||align="right"| <code>0x004cfff5</code> ||
|-
| <code>HDMI_CEC_TX_DATA_1</code> ||align="right"| <code>0x7e9020fc</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_CEC_TX_DATA_2</code> ||align="right"| <code>0x7e902100</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_CEC_TX_DATA_3</code> ||align="right"| <code>0x7e902104</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_CEC_TX_DATA_4</code> ||align="right"| <code>0x7e902108</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_CEC_RX_DATA_1</code> ||align="right"| <code>0x7e90210c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_CEC_RX_DATA_2</code> ||align="right"| <code>0x7e902110</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_CEC_RX_DATA_3</code> ||align="right"| <code>0x7e902114</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_CEC_RX_DATA_4</code> ||align="right"| <code>0x7e902118</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_PACKET_FIFO_CTL</code> ||align="right"| <code>0x7e90211c</code> ||align="center"| RW ||align="right"| 2 ||align="right"| <code>0x00000003</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_PACKET_FIFO_CFG</code> ||align="right"| <code>0x7e902120</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_PACKET_FIFO_STATUS</code> ||align="right"| <code>0x7e902124</code> ||align="center"| RW ||align="right"| 26 ||align="right"| <code>0x03073f1f</code> ||align="right"| <code>0x03010000</code> ||
|-
| <code>HDMI_DVO_TIMING_ADJUST_A</code> ||align="right"| <code>0x7e902128</code> ||align="center"| RW ||align="right"| 20 ||align="right"| <code>0x000fffff</code> ||align="right"| <code>0x00088888</code> ||
|-
| <code>HDMI_DVO_TIMING_ADJUST_B</code> ||align="right"| <code>0x7e90212c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x88888888</code> ||
|-
| <code>HDMI_DVO_TIMING_ADJUST_C</code> ||align="right"| <code>0x7e902130</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x88888888</code> ||
|-
| <code>HDMI_DVO_TIMING_ADJUST_D</code> ||align="right"| <code>0x7e902134</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x88888888</code> ||
|-
| [[#HDMI_DETECTED_HORZA|<code>HDMI_DETECTED_HORZA</code>]] ||align="right"| <code>0x7e902138</code> ||align="center"| RW ||align="right"| 15 ||align="right"| <code>0x00007fff</code> ||align="right"| <code>0x00000280</code> ||
|-
| [[#HDMI_DETECTED_HORZB|<code>HDMI_DETECTED_HORZB</code>]] ||align="right"| <code>0x7e90213c</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3ffffe00</code> ||align="right"| <code>0x03018010</code> ||
|-
| [[#HDMI_DETECTED_VERTA0|<code>HDMI_DETECTED_VERTA0</code>]] ||align="right"| <code>0x7e902140</code> ||align="center"| RW ||align="right"| 25 ||align="right"| <code>0x01ffffff</code> ||align="right"| <code>0x002141e0</code> ||
|-
| [[#HDMI_DETECTED_VERTB0|<code>HDMI_DETECTED_VERTB0</code>]] ||align="right"| <code>0x7e902144</code> ||align="center"| RW ||align="right"| 22 ||align="right"| <code>0x003fff00</code> ||align="right"| <code>0x00000021</code> ||
|-
| [[#HDMI_DETECTED_VERTA1|<code>HDMI_DETECTED_VERTA1</code>]] ||align="right"| <code>0x7e902148</code> ||align="center"| RW ||align="right"| 25 ||align="right"| <code>0x01ffffff</code> ||align="right"| <code>0x002141e0</code> ||
|-
| [[#HDMI_DETECTED_VERTB1|<code>HDMI_DETECTED_VERTB1</code>]] ||align="right"| <code>0x7e90214c</code> ||align="center"| RW ||align="right"| 22 ||align="right"| <code>0x003fff00</code> ||align="right"| <code>0x00000021</code> ||
|-
| <code>HDMI_13_AUDIO_CFG_1</code> ||align="right"| <code>0x7e902150</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code>0x000000c8</code> ||
|-
| <code>HDMI_13_AUDIO_STATUS_1</code> ||align="right"| <code>0x7e902154</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_HBR_AUDIO_PACKET_HEADER</code> ||align="right"| <code>0x7e902158</code> ||align="center"| RW ||align="right"| 20 ||align="right"| <code>0x000fffff</code> ||align="right"| <code>0x00000009</code> ||
|-
| <code>HDMI_POSTING_MASTER</code> ||align="right"| <code>0x7e90215c</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0x000000ff</code> ||
|-
| <code>HDMI_TX_PHY_TX_PHY_RESET_CTL</code> ||align="right"| <code>0x7e9022c0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x003f01ff</code> ||
|-
| <code>HDMI_TX_PHY_TX_PHY_CTL_0</code> ||align="right"| <code>0x7e9022c4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x8e000000</code> ||
|-
| <code>HDMI_TX_PHY_TX_PHY_CTL_1</code> ||align="right"| <code>0x7e9022c8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x0404a808</code> ||
|-
| <code>HDMI_TX_PHY_TX_PHY_CTL_2</code> ||align="right"| <code>0x7e9022cc</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x00a63004</code> ||
|-
| <code>HDMI_TX_PHY_TX_PHY_PLL_CFG</code> ||align="right"| <code>0x7e9022d0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xc3fbffff</code> ||align="right"| <code>0x07f80112</code> ||
|-
| <code>HDMI_TX_PHY_TX_PHY_TMDS_CFG</code> ||align="right"| <code>0x7e9022d4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x0000001f</code> ||
|-
| <code>HDMI_TX_PHY_TX_PHY_STATUS</code> ||align="right"| <code>0x7e9022d8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_TX_PHY_SPREAD_SPECTRUM</code> ||align="right"| <code>0x7e9022dc</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x00003c00</code> ||
|-
| <code>HDMI_TX_PHY_TX_PHY_SPARE</code> ||align="right"| <code>0x7e9022e0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0xffff0000</code> ||
|-
| <code>HDMI_CPU_STATUS</code> ||align="right"| <code>0x7e902340</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_CPU_SET</code> ||align="right"| <code>0x7e902344</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_CPU_CLEAR</code> ||align="right"| <code>0x7e902348</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_CPU_MASK_STATUS</code> ||align="right"| <code>0x7e90234c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x0001ffff</code> ||
|-
| <code>HDMI_CPU_MASK_SET</code> ||align="right"| <code>0x7e902350</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x0001ffff</code> ||
|-
| <code>HDMI_CPU_MASK_CLEAR</code> ||align="right"| <code>0x7e902354</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x0001ffff</code> ||
|-
| <code>HDMI_RAM_GCP_0</code> ||align="right"| <code>0x7e902400</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_GCP_1</code> ||align="right"| <code>0x7e902404</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_GCP_2</code> ||align="right"| <code>0x7e902408</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_GCP_3</code> ||align="right"| <code>0x7e90240c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_GCP_4</code> ||align="right"| <code>0x7e902410</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_GCP_5</code> ||align="right"| <code>0x7e902414</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_GCP_6</code> ||align="right"| <code>0x7e902418</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_GCP_7</code> ||align="right"| <code>0x7e90241c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_GCP_8</code> ||align="right"| <code>0x7e902420</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_1_0</code> ||align="right"| <code>0x7e902424</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_1_1</code> ||align="right"| <code>0x7e902428</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_1_2</code> ||align="right"| <code>0x7e90242c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_1_3</code> ||align="right"| <code>0x7e902430</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_1_4</code> ||align="right"| <code>0x7e902434</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_1_5</code> ||align="right"| <code>0x7e902438</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_1_6</code> ||align="right"| <code>0x7e90243c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_1_7</code> ||align="right"| <code>0x7e902440</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_1_8</code> ||align="right"| <code>0x7e902444</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_2_0</code> ||align="right"| <code>0x7e902448</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_2_1</code> ||align="right"| <code>0x7e90244c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_2_2</code> ||align="right"| <code>0x7e902450</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_2_3</code> ||align="right"| <code>0x7e902454</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_2_4</code> ||align="right"| <code>0x7e902458</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_2_5</code> ||align="right"| <code>0x7e90245c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_2_6</code> ||align="right"| <code>0x7e902460</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_2_7</code> ||align="right"| <code>0x7e902464</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_2_8</code> ||align="right"| <code>0x7e902468</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_3_0</code> ||align="right"| <code>0x7e90246c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_3_1</code> ||align="right"| <code>0x7e902470</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_3_2</code> ||align="right"| <code>0x7e902474</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_3_3</code> ||align="right"| <code>0x7e902478</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_3_4</code> ||align="right"| <code>0x7e90247c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_3_5</code> ||align="right"| <code>0x7e902480</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_3_6</code> ||align="right"| <code>0x7e902484</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_3_7</code> ||align="right"| <code>0x7e902488</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_3_8</code> ||align="right"| <code>0x7e90248c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_4_0</code> ||align="right"| <code>0x7e902490</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_4_1</code> ||align="right"| <code>0x7e902494</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_4_2</code> ||align="right"| <code>0x7e902498</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_4_3</code> ||align="right"| <code>0x7e90249c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_4_4</code> ||align="right"| <code>0x7e9024a0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_4_5</code> ||align="right"| <code>0x7e9024a4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_4_6</code> ||align="right"| <code>0x7e9024a8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_4_7</code> ||align="right"| <code>0x7e9024ac</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_4_8</code> ||align="right"| <code>0x7e9024b0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_5_0</code> ||align="right"| <code>0x7e9024b4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_5_1</code> ||align="right"| <code>0x7e9024b8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_5_2</code> ||align="right"| <code>0x7e9024bc</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_5_3</code> ||align="right"| <code>0x7e9024c0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_5_4</code> ||align="right"| <code>0x7e9024c4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_5_5</code> ||align="right"| <code>0x7e9024c8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_5_6</code> ||align="right"| <code>0x7e9024cc</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_5_7</code> ||align="right"| <code>0x7e9024d0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_5_8</code> ||align="right"| <code>0x7e9024d4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_6_0</code> ||align="right"| <code>0x7e9024d8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_6_1</code> ||align="right"| <code>0x7e9024dc</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_6_2</code> ||align="right"| <code>0x7e9024e0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_6_3</code> ||align="right"| <code>0x7e9024e4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_6_4</code> ||align="right"| <code>0x7e9024e8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_6_5</code> ||align="right"| <code>0x7e9024ec</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_6_6</code> ||align="right"| <code>0x7e9024f0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_6_7</code> ||align="right"| <code>0x7e9024f4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_6_8</code> ||align="right"| <code>0x7e9024f8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_7_0</code> ||align="right"| <code>0x7e9024fc</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_7_1</code> ||align="right"| <code>0x7e902500</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_7_2</code> ||align="right"| <code>0x7e902504</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_7_3</code> ||align="right"| <code>0x7e902508</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_7_4</code> ||align="right"| <code>0x7e90250c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_7_5</code> ||align="right"| <code>0x7e902510</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_7_6</code> ||align="right"| <code>0x7e902514</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_7_7</code> ||align="right"| <code>0x7e902518</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_7_8</code> ||align="right"| <code>0x7e90251c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_8_0</code> ||align="right"| <code>0x7e902520</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_8_1</code> ||align="right"| <code>0x7e902524</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_8_2</code> ||align="right"| <code>0x7e902528</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_8_3</code> ||align="right"| <code>0x7e90252c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_8_4</code> ||align="right"| <code>0x7e902530</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_8_5</code> ||align="right"| <code>0x7e902534</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_8_6</code> ||align="right"| <code>0x7e902538</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_8_7</code> ||align="right"| <code>0x7e90253c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_8_8</code> ||align="right"| <code>0x7e902540</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_9_0</code> ||align="right"| <code>0x7e902544</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_9_1</code> ||align="right"| <code>0x7e902548</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_9_2</code> ||align="right"| <code>0x7e90254c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_9_3</code> ||align="right"| <code>0x7e902550</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_9_4</code> ||align="right"| <code>0x7e902554</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_9_5</code> ||align="right"| <code>0x7e902558</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_9_6</code> ||align="right"| <code>0x7e90255c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_9_7</code> ||align="right"| <code>0x7e902560</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_9_8</code> ||align="right"| <code>0x7e902564</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_10_0</code> ||align="right"| <code>0x7e902568</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_10_1</code> ||align="right"| <code>0x7e90256c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_10_2</code> ||align="right"| <code>0x7e902570</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_10_3</code> ||align="right"| <code>0x7e902574</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_10_4</code> ||align="right"| <code>0x7e902578</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_10_5</code> ||align="right"| <code>0x7e90257c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_10_6</code> ||align="right"| <code>0x7e902580</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_10_7</code> ||align="right"| <code>0x7e902584</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_10_8</code> ||align="right"| <code>0x7e902588</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_11_0</code> ||align="right"| <code>0x7e90258c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_11_1</code> ||align="right"| <code>0x7e902590</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_11_2</code> ||align="right"| <code>0x7e902594</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_11_3</code> ||align="right"| <code>0x7e902598</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_11_4</code> ||align="right"| <code>0x7e90259c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_11_5</code> ||align="right"| <code>0x7e9025a0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_11_6</code> ||align="right"| <code>0x7e9025a4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_11_7</code> ||align="right"| <code>0x7e9025a8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_11_8</code> ||align="right"| <code>0x7e9025ac</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_12_0</code> ||align="right"| <code>0x7e9025b0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_12_1</code> ||align="right"| <code>0x7e9025b4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_12_2</code> ||align="right"| <code>0x7e9025b8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_12_3</code> ||align="right"| <code>0x7e9025bc</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_12_4</code> ||align="right"| <code>0x7e9025c0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_12_5</code> ||align="right"| <code>0x7e9025c4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_12_6</code> ||align="right"| <code>0x7e9025c8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_12_7</code> ||align="right"| <code>0x7e9025cc</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_12_8</code> ||align="right"| <code>0x7e9025d0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_13_0</code> ||align="right"| <code>0x7e9025d4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_13_1</code> ||align="right"| <code>0x7e9025d8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_13_2</code> ||align="right"| <code>0x7e9025dc</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_13_3</code> ||align="right"| <code>0x7e9025e0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_13_4</code> ||align="right"| <code>0x7e9025e4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_13_5</code> ||align="right"| <code>0x7e9025e8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_13_6</code> ||align="right"| <code>0x7e9025ec</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_13_7</code> ||align="right"| <code>0x7e9025f0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>HDMI_RAM_PACKET_13_8</code> ||align="right"| <code>0x7e9025f4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== HDMI_FIFO_CTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e90205c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>HDMI_FIFO_CTL_MASTER_SLAVE_N</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_FIFO_CTL_USE_FULL</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_FIFO_CTL_CAPTURE_POINTER</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_FIFO_CTL_INV_CLK_XFR</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_FIFO_CTL_USE_PLL_LOCK</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_FIFO_CTL_FIFO_RESET</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_FIFO_CTL_RECENTER</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_FIFO_CTL_ON_VB</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_FIFO_CTL_VB_CNT</code> || 8 || 11 || align="right"| <code>0x00000f00</code> || align="right"| <code>0xfffff0ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 12 || 12 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>HDMI_FIFO_CTL_USE_EMPTY</code> || 13 || 13 || align="right"| <code>0x00002000</code> || align="right"| <code>0xffffdfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_FIFO_CTL_RECENTER_DONE</code> || 14 || 14 || align="right"| <code>0x00004000</code> || align="right"| <code>0xffffbfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_FIFO_CTL_ON_VB_DONE</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|}
==== HDMI_READ_POINTERS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e902060</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>HDMI_READ_POINTERS_DRFT_RD_ADDR</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_READ_POINTERS_DRFT_WR_ADDR</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_READ_POINTERS_DRFT_UNDERFLOW</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_READ_POINTERS_DRFT_EMPTY_MINUS</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_READ_POINTERS_DRFT_ALMOST_MT</code> || 18 || 18 || align="right"| <code>0x00040000</code> || align="right"| <code>0xfffbffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_READ_POINTERS_DRFT_OVERFLOW</code> || 19 || 19 || align="right"| <code>0x00080000</code> || align="right"| <code>0xfff7ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_READ_POINTERS_DRFT_FULL_MINUS</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_READ_POINTERS_DRFT_ALMOST_FULL</code> || 21 || 21 || align="right"| <code>0x00200000</code> || align="right"| <code>0xffdfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_READ_POINTERS_DRFT_HOLD_RD</code> || 22 || 22 || align="right"| <code>0x00400000</code> || align="right"| <code>0xffbfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_READ_POINTERS_DRFT_HOLD_WR</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_READ_POINTERS_DOMAIN_RESYNC_RD</code> || 24 || 26 || align="right"| <code>0x07000000</code> || align="right"| <code>0xf8ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_READ_POINTERS_DOMAIN_WR_ADDR</code> || 27 || 29 || align="right"| <code>0x38000000</code> || align="right"| <code>0xc7ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_READ_POINTERS_DOMAIN_HALF_FULL</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|}
==== HDMI_SCHEDULER_CONTROL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e9020c0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>HDMI_SCHEDULER_CONTROL_MODE_REQ</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_SCHEDULER_CONTROL_MODE_ACTIVE</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_SCHEDULER_CONTROL_USE_PREDICTS</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_SCHEDULER_CONTROL_ALWS_VERT_KEEPOUT</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x1</code> ||
|-
| <code>HDMI_SCHEDULER_CONTROL_ALWS_REKEY_KEEPOUT</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_SCHEDULER_CONTROL_IGN_VSYNC_PREDS</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_SCHEDULER_CONTROL_ENC_ONLY_WHEN_AUTH</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>HDMI_SCHEDULER_CONTROL_POSTLN_AVOID</code> || 8 || 13 || align="right"| <code>0x00003f00</code> || align="right"| <code>0xffffc0ff</code> || align="right"| <code>0x30</code> ||
|-
| <code>HDMI_SCHEDULER_CONTROL_USE_POSTLN_AVOID</code> || 14 || 14 || align="right"| <code>0x00004000</code> || align="right"| <code>0xffffbfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_SCHEDULER_CONTROL_MANUAL_FORMAT</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x1</code> ||
|-
| <code>HDMI_SCHEDULER_CONTROL_HSYNC_PHYST_EN</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_SCHEDULER_CONTROL_VSYNC_PHYST_EN</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_SCHEDULER_CONTROL_VSYNC_RESET_VAL</code> || 18 || 21 || align="right"| <code>0x003c0000</code> || align="right"| <code>0xffc3ffff</code> || align="right"| <code>0x3</code> ||
|}
==== HDMI_HORZA ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e9020c4</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>HDMI_HORZA_MANUAL_HAP</code> || 0 || 12 || align="right"| <code>0x00001fff</code> || align="right"| <code>0xffffe000</code> || align="right"| <code>0x280</code> ||
|-
| <code>HDMI_HORZA_MANUAL_HPOL</code> || 13 || 13 || align="right"| <code>0x00002000</code> || align="right"| <code>0xffffdfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_HORZA_MANUAL_VPOL</code> || 14 || 14 || align="right"| <code>0x00004000</code> || align="right"| <code>0xffffbfff</code> || align="right"| <code>0x0</code> ||
|}
==== HDMI_HORZB ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e9020c8</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 8 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>HDMI_HORZB_MANUAL_HFP</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_HORZB_MANUAL_HSP</code> || 10 || 19 || align="right"| <code>0x000ffc00</code> || align="right"| <code>0xfff003ff</code> || align="right"| <code>0x60</code> ||
|-
| <code>HDMI_HORZB_MANUAL_HBP</code> || 20 || 29 || align="right"| <code>0x3ff00000</code> || align="right"| <code>0xc00fffff</code> || align="right"| <code>0x30</code> ||
|}
==== HDMI_VERTA0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e9020cc</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>HDMI_VERTA0_MANUAL_VAL0</code> || 0 || 12 || align="right"| <code>0x00001fff</code> || align="right"| <code>0xffffe000</code> || align="right"| <code>0x1e0</code> ||
|-
| <code>HDMI_VERTA0_MANUAL_VFP0</code> || 13 || 19 || align="right"| <code>0x000fe000</code> || align="right"| <code>0xfff01fff</code> || align="right"| <code>0xa</code> ||
|-
| <code>HDMI_VERTA0_MANUAL_VSP0</code> || 20 || 24 || align="right"| <code>0x01f00000</code> || align="right"| <code>0xfe0fffff</code> || align="right"| <code>0x2</code> ||
|}
==== HDMI_VERTB0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e9020d0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>HDMI_VERTB0_MANUAL_VBP0</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_VERTB0_MANUAL_VSPO0</code> || 9 || 21 || align="right"| <code>0x003ffe00</code> || align="right"| <code>0xffc001ff</code> || align="right"| <code>0x0</code> ||
|}
==== HDMI_VERTA1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e9020d4</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>HDMI_VERTA1_MANUAL_VAL1</code> || 0 || 12 || align="right"| <code>0x00001fff</code> || align="right"| <code>0xffffe000</code> || align="right"| <code>0x1e0</code> ||
|-
| <code>HDMI_VERTA1_MANUAL_VFP1</code> || 13 || 19 || align="right"| <code>0x000fe000</code> || align="right"| <code>0xfff01fff</code> || align="right"| <code>0xa</code> ||
|-
| <code>HDMI_VERTA1_MANUAL_VSP1</code> || 20 || 24 || align="right"| <code>0x01f00000</code> || align="right"| <code>0xfe0fffff</code> || align="right"| <code>0x2</code> ||
|}
==== HDMI_VERTB1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e9020d8</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>HDMI_VERTB1_MANUAL_VBP1</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_VERTB1_MANUAL_VSPO1</code> || 9 || 21 || align="right"| <code>0x003ffe00</code> || align="right"| <code>0xffc001ff</code> || align="right"| <code>0x0</code> ||
|}
==== HDMI_DETECTED_HORZA ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e902138</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>HDMI_DETECTED_HORZA_MANUAL_HAP</code> || 0 || 12 || align="right"| <code>0x00001fff</code> || align="right"| <code>0xffffe000</code> || align="right"| <code>0x280</code> ||
|-
| <code>HDMI_DETECTED_HORZA_MANUAL_HPOL</code> || 13 || 13 || align="right"| <code>0x00002000</code> || align="right"| <code>0xffffdfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_DETECTED_HORZA_MANUAL_VPOL</code> || 14 || 14 || align="right"| <code>0x00004000</code> || align="right"| <code>0xffffbfff</code> || align="right"| <code>0x0</code> ||
|}
==== HDMI_DETECTED_HORZB ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e90213c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 8 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>HDMI_DETECTED_HORZB_MANUAL_HFP</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_DETECTED_HORZB_MANUAL_HSP</code> || 10 || 19 || align="right"| <code>0x000ffc00</code> || align="right"| <code>0xfff003ff</code> || align="right"| <code>0x60</code> ||
|-
| <code>HDMI_DETECTED_HORZB_MANUAL_HBP</code> || 20 || 29 || align="right"| <code>0x3ff00000</code> || align="right"| <code>0xc00fffff</code> || align="right"| <code>0x30</code> ||
|}
==== HDMI_DETECTED_VERTA0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e902140</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>HDMI_DETECTED_VERTA0_MANUAL_VAL0</code> || 0 || 12 || align="right"| <code>0x00001fff</code> || align="right"| <code>0xffffe000</code> || align="right"| <code>0x1e0</code> ||
|-
| <code>HDMI_DETECTED_VERTA0_MANUAL_VFP0</code> || 13 || 19 || align="right"| <code>0x000fe000</code> || align="right"| <code>0xfff01fff</code> || align="right"| <code>0xa</code> ||
|-
| <code>HDMI_DETECTED_VERTA0_MANUAL_VSP0</code> || 20 || 24 || align="right"| <code>0x01f00000</code> || align="right"| <code>0xfe0fffff</code> || align="right"| <code>0x2</code> ||
|}
==== HDMI_DETECTED_VERTB0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e902144</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>HDMI_DETECTED_VERTB0_MANUAL_VBP0</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_DETECTED_VERTB0_MANUAL_VSPO0</code> || 9 || 21 || align="right"| <code>0x003ffe00</code> || align="right"| <code>0xffc001ff</code> || align="right"| <code>0x0</code> ||
|}
==== HDMI_DETECTED_VERTA1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e902148</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>HDMI_DETECTED_VERTA1_MANUAL_VAL1</code> || 0 || 12 || align="right"| <code>0x00001fff</code> || align="right"| <code>0xffffe000</code> || align="right"| <code>0x1e0</code> ||
|-
| <code>HDMI_DETECTED_VERTA1_MANUAL_VFP1</code> || 13 || 19 || align="right"| <code>0x000fe000</code> || align="right"| <code>0xfff01fff</code> || align="right"| <code>0xa</code> ||
|-
| <code>HDMI_DETECTED_VERTA1_MANUAL_VSP1</code> || 20 || 24 || align="right"| <code>0x01f00000</code> || align="right"| <code>0xfe0fffff</code> || align="right"| <code>0x2</code> ||
|}
==== HDMI_DETECTED_VERTB1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e90214c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>HDMI_DETECTED_VERTB1_MANUAL_VBP1</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>HDMI_DETECTED_VERTB1_MANUAL_VSPO1</code> || 9 || 21 || align="right"| <code>0x003ffe00</code> || align="right"| <code>0xffc001ff</code> || align="right"| <code>0x0</code> ||
|}
== I2C0 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e205000</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>I2C0_C</code> ||align="right"| <code>0x7e205000</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x00008701</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>I2C0_S</code> ||align="right"| <code>0x7e205004</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x00000050</code> ||
|-
| <code>I2C0_DLEN</code> ||align="right"| <code>0x7e205008</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>I2C0_A</code> ||align="right"| <code>0x7e20500c</code> ||align="center"| RW ||align="right"| 7 ||align="right"| <code>0x0000007f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>I2C0_FIFO</code> ||align="right"| <code>0x7e205010</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>I2C0_DIV</code> ||align="right"| <code>0x7e205014</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0x000005dc</code> ||
|-
| <code>I2C0_DEL</code> ||align="right"| <code>0x7e205018</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x00300030</code> ||
|-
| <code>I2C0_CLKT</code> ||align="right"| <code>0x7e20501c</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0x00000040</code> ||
|}
=== Register details ===
== I2C1 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e804000</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>I2C1_C</code> ||align="right"| <code>0x7e804000</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x00008701</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>I2C1_S</code> ||align="right"| <code>0x7e804004</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x00000050</code> ||
|-
| <code>I2C1_DLEN</code> ||align="right"| <code>0x7e804008</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>I2C1_A</code> ||align="right"| <code>0x7e80400c</code> ||align="center"| RW ||align="right"| 7 ||align="right"| <code>0x0000007f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>I2C1_FIFO</code> ||align="right"| <code>0x7e804010</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>I2C1_DIV</code> ||align="right"| <code>0x7e804014</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0x000005dc</code> ||
|-
| <code>I2C1_DEL</code> ||align="right"| <code>0x7e804018</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x00300030</code> ||
|-
| <code>I2C1_CLKT</code> ||align="right"| <code>0x7e80401c</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0x00000040</code> ||
|}
=== Register details ===
== I2C2 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e805000</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>I2C2_C</code> ||align="right"| <code>0x7e805000</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x00008701</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>I2C2_S</code> ||align="right"| <code>0x7e805004</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x00000050</code> ||
|-
| <code>I2C2_DLEN</code> ||align="right"| <code>0x7e805008</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>I2C2_A</code> ||align="right"| <code>0x7e80500c</code> ||align="center"| RW ||align="right"| 7 ||align="right"| <code>0x0000007f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>I2C2_FIFO</code> ||align="right"| <code>0x7e805010</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>I2C2_DIV</code> ||align="right"| <code>0x7e805014</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0x000005dc</code> ||
|-
| <code>I2C2_DEL</code> ||align="right"| <code>0x7e805018</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x00300030</code> ||
|-
| <code>I2C2_CLKT</code> ||align="right"| <code>0x7e80501c</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0x00000040</code> ||
|}
=== Register details ===
== I2C_SPI_SLV ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e214000</code> ||
|-
| id || <code>0x73506783</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#I2C_SPI_SLV_DR|<code>I2C_SPI_SLV_DR</code>]] ||align="right"| <code>0x7e214000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffff3fff</code> ||align="right"| <code>0x00120000</code> ||
|-
| [[#I2C_SPI_SLV_RSR|<code>I2C_SPI_SLV_RSR</code>]] ||align="right"| <code>0x7e214004</code> ||align="center"| RW ||align="right"| 6 ||align="right"| <code>0x0000003f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#I2C_SPI_SLV_SLV|<code>I2C_SPI_SLV_SLV</code>]] ||align="right"| <code>0x7e214008</code> ||align="center"| RW ||align="right"| 7 ||align="right"| <code>0x0000007f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#I2C_SPI_SLV_CR|<code>I2C_SPI_SLV_CR</code>]] ||align="right"| <code>0x7e21400c</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x0001ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#I2C_SPI_SLV_FR|<code>I2C_SPI_SLV_FR</code>]] ||align="right"| <code>0x7e214010</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0x00000012</code> ||
|-
| [[#I2C_SPI_SLV_IFLS|<code>I2C_SPI_SLV_IFLS</code>]] ||align="right"| <code>0x7e214014</code> ||align="center"| RW ||align="right"| 12 ||align="right"| <code>0x00000fff</code> ||align="right"| <code>0x00000492</code> ||
|-
| [[#I2C_SPI_SLV_IMSC|<code>I2C_SPI_SLV_IMSC</code>]] ||align="right"| <code>0x7e214018</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#I2C_SPI_SLV_RIS|<code>I2C_SPI_SLV_RIS</code>]] ||align="right"| <code>0x7e21401c</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code>0x00000002</code> ||
|-
| [[#I2C_SPI_SLV_MIS|<code>I2C_SPI_SLV_MIS</code>]] ||align="right"| <code>0x7e214020</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#I2C_SPI_SLV_ICR|<code>I2C_SPI_SLV_ICR</code>]] ||align="right"| <code>0x7e214024</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#I2C_SPI_SLV_DMACR|<code>I2C_SPI_SLV_DMACR</code>]] ||align="right"| <code>0x7e214028</code> ||align="center"| RW ||align="right"| 3 ||align="right"| <code>0x00000007</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#I2C_SPI_SLV_TDR|<code>I2C_SPI_SLV_TDR</code>]] ||align="right"| <code>0x7e21402c</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#I2C_SPI_SLV_VCSTAT|<code>I2C_SPI_SLV_VCSTAT</code>]] ||align="right"| <code>0x7e214030</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#I2C_SPI_SLV_HCTRL|<code>I2C_SPI_SLV_HCTRL</code>]] ||align="right"| <code>0x7e214034</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#I2C_SPI_SLV_DEBUG1|<code>I2C_SPI_SLV_DEBUG1</code>]] ||align="right"| <code>0x7e214038</code> ||align="center"| RW ||align="right"| 26 ||align="right"| <code>0x03ffffff</code> ||align="right"| <code>0x0000000e</code> ||
|-
| [[#I2C_SPI_SLV_DEBUG2|<code>I2C_SPI_SLV_DEBUG2</code>]] ||align="right"| <code>0x7e21403c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0x00400000</code> ||
|}
=== Register details ===
==== I2C_SPI_SLV_DR ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e214000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>I2C_SPI_SLV_DR_DATA</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_DR_OE</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_DR_UE</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_DR_TXDMAPREQ</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_DR_TXDMABREQ</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_DR_RXDMAPREQ</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_DR_RXDMABREQ</code> || 13 || 13 || align="right"| <code>0x00002000</code> || align="right"| <code>0xffffdfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 14 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>I2C_SPI_SLV_DR_TXBUSY</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_DR_RXFE</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>I2C_SPI_SLV_DR_TXFF</code> || 18 || 18 || align="right"| <code>0x00040000</code> || align="right"| <code>0xfffbffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_DR_RXFF</code> || 19 || 19 || align="right"| <code>0x00080000</code> || align="right"| <code>0xfff7ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_DR_TXFE</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>I2C_SPI_SLV_DR_RXBUSY</code> || 21 || 21 || align="right"| <code>0x00200000</code> || align="right"| <code>0xffdfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_DR_TXFLEVEL</code> || 22 || 26 || align="right"| <code>0x07c00000</code> || align="right"| <code>0xf83fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_DR_RXFLEVEL</code> || 27 || 31 || align="right"| <code>0xf8000000</code> || align="right"| <code>0x07ffffff</code> || align="right"| <code>0x0</code> ||
|}
==== I2C_SPI_SLV_RSR ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e214004</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>I2C_SPI_SLV_RSR_OE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_RSR_UE</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_RSR_TXDMAPREQ</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_RSR_TXDMABREQ</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_RSR_RXDMAPREQ</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_RSR_RXDMABREQ</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|}
==== I2C_SPI_SLV_SLV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e214008</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>I2C_SPI_SLV_SLV_ADDR</code> || 0 || 6 || align="right"| <code>0x0000007f</code> || align="right"| <code>0xffffff80</code> || align="right"| <code>0x0</code> ||
|}
==== I2C_SPI_SLV_CR ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e21400c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>I2C_SPI_SLV_CR_EN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_CR_SPI</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_CR_I2C</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_CR_CPHA</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_CR_CPOL</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_CR_ENSTAT</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_CR_ENCTRL</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_CR_BRK</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_CR_TXE</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_CR_RXE</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_CR_INV_RXF</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_CR_TESTFIFO</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_CR_HOSTCTRLEN</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_CR_INV_TXF</code> || 13 || 13 || align="right"| <code>0x00002000</code> || align="right"| <code>0xffffdfff</code> || align="right"| <code>0x0</code> ||
|}
==== I2C_SPI_SLV_FR ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e214010</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>I2C_SPI_SLV_FR_TXBUSY</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_FR_RXFE</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x1</code> ||
|-
| <code>I2C_SPI_SLV_FR_TXFF</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_FR_RXFF</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_FR_TXFE</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x1</code> ||
|-
| <code>I2C_SPI_SLV_FR_RXBUSY</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 9 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>missing definiton</code> || 7 || 10 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>I2C_SPI_SLV_FR_TXFLEVEL</code> || 10 || 6 || align="right"| <code>0x00000000000</code> || align="right"| <code>0xffffffff111</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_FR_RXFLEVEL</code> || 11 || 15 || align="right"| <code>0x0000f800</code> || align="right"| <code>0xffff07ff</code> || align="right"| <code>0x0</code> ||
|}
==== I2C_SPI_SLV_IFLS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e214014</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>I2C_SPI_SLV_IFLS_TXIFLSEL</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x2</code> ||
|-
| <code>I2C_SPI_SLV_IFLS_RXIFLSEL</code> || 3 || 5 || align="right"| <code>0x00000038</code> || align="right"| <code>0xffffffc7</code> || align="right"| <code>0x2</code> ||
|-
| <code>I2C_SPI_SLV_IFLS_TXIFPSEL</code> || 6 || 8 || align="right"| <code>0x000001c0</code> || align="right"| <code>0xfffffe3f</code> || align="right"| <code>0x2</code> ||
|-
| <code>I2C_SPI_SLV_IFLS_RXIFPSEL</code> || 9 || 11 || align="right"| <code>0x00000e00</code> || align="right"| <code>0xfffff1ff</code> || align="right"| <code>0x2</code> ||
|}
==== I2C_SPI_SLV_IMSC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e214018</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>I2C_SPI_SLV_IMSC_RXIM</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_IMSC_TXIM</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_IMSC_BEIM</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_IMSC_OEIM</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|}
==== I2C_SPI_SLV_RIS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e21401c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>I2C_SPI_SLV_RIS_RXRIS</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_RIS_TXRIS</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x1</code> ||
|-
| <code>I2C_SPI_SLV_RIS_BERIS</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_RIS_OERIS</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|}
==== I2C_SPI_SLV_MIS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e214020</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>I2C_SPI_SLV_MIS_RXMIS</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_MIS_TXMIS</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_MIS_BEMIS</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_MIS_OEMIS</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|}
==== I2C_SPI_SLV_ICR ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e214024</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>I2C_SPI_SLV_ICR_RXIC</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_ICR_TXIC</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_ICR_BEIC</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_ICR_OEIC</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|}
==== I2C_SPI_SLV_DMACR ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e214028</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>I2C_SPI_SLV_DMACR_RXDMAE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_DMACR_TXDMAE</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>I2C_SPI_SLV_DMACR_DMAONERR</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|}
==== I2C_SPI_SLV_TDR ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e21402c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>I2C_SPI_SLV_TDR_DATA</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|}
==== I2C_SPI_SLV_VCSTAT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e214030</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>I2C_SPI_SLV_VCSTAT_DATA</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|}
==== I2C_SPI_SLV_HCTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e214034</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>I2C_SPI_SLV_HCTRL_DATA</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|}
==== I2C_SPI_SLV_DEBUG1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e214038</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>I2C_SPI_SLV_DEBUG1_DATA</code> || 0 || 25 || align="right"| <code>0x03ffffff</code> || align="right"| <code>0xfc000000</code> || align="right"| <code>0xe</code> ||
|}
==== I2C_SPI_SLV_DEBUG2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e21403c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>I2C_SPI_SLV_DEBUG2_DATA</code> || 0 || 23 || align="right"| <code>0x00ffffff</code> || align="right"| <code>0xff000000</code> || align="right"| <code>0x400000</code> ||
|}
== IC0 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e002000</code> ||
|-
| id || <code>0x494e5445</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>IC0_C</code> ||align="right"| <code>0x7e002000</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC0_S</code> ||align="right"| <code>0x7e002004</code> ||align="center"| RO ||align="right"| 27 ||align="right"| <code>0x073f073f</code> ||align="right"| <code></code> ||
|-
| <code>IC0_SRC0</code> ||align="right"| <code>0x7e002008</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>IC0_SRC1</code> ||align="right"| <code>0x7e00200c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>IC0_MASK0</code> ||align="right"| <code>0x7e002010</code> ||align="center"| RW ||align="right"| 31 ||align="right"| <code>0x77777777</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC0_MASK1</code> ||align="right"| <code>0x7e002014</code> ||align="center"| RW ||align="right"| 31 ||align="right"| <code>0x77777777</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC0_MASK2</code> ||align="right"| <code>0x7e002018</code> ||align="center"| RW ||align="right"| 31 ||align="right"| <code>0x77777777</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC0_MASK3</code> ||align="right"| <code>0x7e00201c</code> ||align="center"| RW ||align="right"| 31 ||align="right"| <code>0x77777777</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC0_MASK4</code> ||align="right"| <code>0x7e002020</code> ||align="center"| RW ||align="right"| 31 ||align="right"| <code>0x77777777</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC0_MASK5</code> ||align="right"| <code>0x7e002024</code> ||align="center"| RW ||align="right"| 31 ||align="right"| <code>0x77777777</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC0_MASK6</code> ||align="right"| <code>0x7e002028</code> ||align="center"| RW ||align="right"| 31 ||align="right"| <code>0x77777777</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC0_MASK7</code> ||align="right"| <code>0x7e00202c</code> ||align="center"| RW ||align="right"| 31 ||align="right"| <code>0x77777777</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC0_VADDR</code> ||align="right"| <code>0x7e002030</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xfffffe00</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC0_WAKEUP</code> ||align="right"| <code>0x7e002034</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xfffffffe</code> ||align="right"| <code>0x10000000</code> ||
|-
| <code>IC0_PROFILE</code> ||align="right"| <code>0x7e002038</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code></code> ||
|-
| <code>IC0_FORCE0</code> ||align="right"| <code>0x7e002040</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC0_FORCE1</code> ||align="right"| <code>0x7e002044</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC0_FORCE0_SET</code> ||align="right"| <code>0x7e002048</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC0_FORCE1_SET</code> ||align="right"| <code>0x7e00204c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC0_FORCE0_CLR</code> ||align="right"| <code>0x7e002050</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC0_FORCE1_CLR</code> ||align="right"| <code>0x7e002054</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
== IC1 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e002800</code> ||
|-
| id || <code>0x494e5445</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>IC1_C</code> ||align="right"| <code>0x7e002800</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC1_S</code> ||align="right"| <code>0x7e002804</code> ||align="center"| RO ||align="right"| 27 ||align="right"| <code>0x073f073f</code> ||align="right"| <code></code> ||
|-
| <code>IC1_SRC0</code> ||align="right"| <code>0x7e002808</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>IC1_SRC1</code> ||align="right"| <code>0x7e00280c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>IC1_MASK0</code> ||align="right"| <code>0x7e002810</code> ||align="center"| RW ||align="right"| 31 ||align="right"| <code>0x77777777</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC1_MASK1</code> ||align="right"| <code>0x7e002814</code> ||align="center"| RW ||align="right"| 31 ||align="right"| <code>0x77777777</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC1_MASK2</code> ||align="right"| <code>0x7e002818</code> ||align="center"| RW ||align="right"| 31 ||align="right"| <code>0x77777777</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC1_MASK3</code> ||align="right"| <code>0x7e00281c</code> ||align="center"| RW ||align="right"| 31 ||align="right"| <code>0x77777777</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC1_MASK4</code> ||align="right"| <code>0x7e002820</code> ||align="center"| RW ||align="right"| 31 ||align="right"| <code>0x77777777</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC1_MASK5</code> ||align="right"| <code>0x7e002824</code> ||align="center"| RW ||align="right"| 31 ||align="right"| <code>0x77777777</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC1_MASK6</code> ||align="right"| <code>0x7e002828</code> ||align="center"| RW ||align="right"| 31 ||align="right"| <code>0x77777777</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC1_MASK7</code> ||align="right"| <code>0x7e00282c</code> ||align="center"| RW ||align="right"| 31 ||align="right"| <code>0x77777777</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC1_VADDR</code> ||align="right"| <code>0x7e002830</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xfffffe00</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC1_WAKEUP</code> ||align="right"| <code>0x7e002834</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xfffffffe</code> ||align="right"| <code>0x10000000</code> ||
|-
| <code>IC1_PROFILE</code> ||align="right"| <code>0x7e002838</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code></code> ||
|-
| <code>IC1_FORCE0</code> ||align="right"| <code>0x7e002840</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC1_FORCE1</code> ||align="right"| <code>0x7e002844</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC1_FORCE0_SET</code> ||align="right"| <code>0x7e002848</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC1_FORCE1_SET</code> ||align="right"| <code>0x7e00284c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC1_FORCE0_CLR</code> ||align="right"| <code>0x7e002850</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>IC1_FORCE1_CLR</code> ||align="right"| <code>0x7e002854</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
== ISP ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7ea00000</code> ||
|-
| id || <code>0x20697370</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>ISP_RC</code> ||align="right"| <code>0x7ea00000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|}
=== Register details ===
== JP ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e005000</code> ||
|-
| id || <code>0x4a504547</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>JP_CTRL</code> ||align="right"| <code>0x7e005000</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_ICST</code> ||align="right"| <code>0x7e005004</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_MCTRL</code> ||align="right"| <code>0x7e005008</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_DCCTRL</code> ||align="right"| <code>0x7e00500c</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_CBA</code> ||align="right"| <code>0x7e005010</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_NCB</code> ||align="right"| <code>0x7e005014</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_SDA</code> ||align="right"| <code>0x7e005018</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_NSB</code> ||align="right"| <code>0x7e00501c</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_SBO</code> ||align="right"| <code>0x7e005020</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_MOP</code> ||align="right"| <code>0x7e005024</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_HADDR</code> ||align="right"| <code>0x7e005028</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_HWDATA</code> ||align="right"| <code>0x7e00502c</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_MADDR</code> ||align="right"| <code>0x7e005030</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_MWDATA</code> ||align="right"| <code>0x7e005034</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_OADDR</code> ||align="right"| <code>0x7e005038</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_OWDATA</code> ||align="right"| <code>0x7e00503c</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_QADDR</code> ||align="right"| <code>0x7e005040</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_QWDATA</code> ||align="right"| <code>0x7e005044</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_QCTRL</code> ||align="right"| <code>0x7e005048</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_C0BA</code> ||align="right"| <code>0x7e00504c</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_C1BA</code> ||align="right"| <code>0x7e005050</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_C2BA</code> ||align="right"| <code>0x7e005054</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_C0S</code> ||align="right"| <code>0x7e005058</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_C1S</code> ||align="right"| <code>0x7e00505c</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_C2S</code> ||align="right"| <code>0x7e005060</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_C0W</code> ||align="right"| <code>0x7e005064</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_C1W</code> ||align="right"| <code>0x7e005068</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| <code>JP_C2W</code> ||align="right"| <code>0x7e00506c</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|}
=== Register details ===
== L1 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7ee02000</code> ||
|-
| id || <code>0x4c314343</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#L1_IC0_CONTROL|<code>L1_IC0_CONTROL</code>]] ||align="right"| <code>0x7ee02000</code> ||align="center"| RW ||align="right"| 7 ||align="right"| <code>0x0000007f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#L1_IC0_PRIORITY|<code>L1_IC0_PRIORITY</code>]] ||align="right"| <code>0x7ee02004</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0x000034af</code> ||
|-
| <code>L1_IC0_FLUSH_S</code> ||align="right"| <code>0x7ee02008</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>L1_IC0_FLUSH_E</code> ||align="right"| <code>0x7ee0200c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code>0xffffffff</code> ||
|-
| <code>L1_IC0_RD_HITS</code> ||align="right"| <code>0x7ee02040</code> ||align="center"| RW ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_IC0_RD_MISSES</code> ||align="right"| <code>0x7ee02044</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_IC0_BP_HITS</code> ||align="right"| <code>0x7ee02048</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_IC0_BP_MISSES</code> ||align="right"| <code>0x7ee0204c</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_IC0_RAS_PUSHES</code> ||align="right"| <code>0x7ee02050</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_IC0_RAS_POPS</code> ||align="right"| <code>0x7ee02054</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_IC0_RAS_UNDERFLOW</code> ||align="right"| <code>0x7ee02058</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| [[#L1_IC1_CONTROL|<code>L1_IC1_CONTROL</code>]] ||align="right"| <code>0x7ee02080</code> ||align="center"| RW ||align="right"| 7 ||align="right"| <code>0x0000007f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#L1_IC1_PRIORITY|<code>L1_IC1_PRIORITY</code>]] ||align="right"| <code>0x7ee02084</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0x000034af</code> ||
|-
| <code>L1_IC1_FLUSH_S</code> ||align="right"| <code>0x7ee02088</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>L1_IC1_FLUSH_E</code> ||align="right"| <code>0x7ee0208c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffe0</code> ||align="right"| <code>0xffffffff</code> ||
|-
| <code>L1_IC1_RD_HITS</code> ||align="right"| <code>0x7ee020c0</code> ||align="center"| RW ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_IC1_RD_MISSES</code> ||align="right"| <code>0x7ee020c4</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_IC1_BP_HITS</code> ||align="right"| <code>0x7ee020c8</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_IC1_BP_MISSES</code> ||align="right"| <code>0x7ee020cc</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_IC1_RAS_PUSHES</code> ||align="right"| <code>0x7ee020d0</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_IC1_RAS_POPS</code> ||align="right"| <code>0x7ee020d4</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_IC1_RAS_UNDERFLOW</code> ||align="right"| <code>0x7ee020d8</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| [[#L1_D_CONTROL|<code>L1_D_CONTROL</code>]] ||align="right"| <code>0x7ee02100</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>L1_D_FLUSH_S</code> ||align="right"| <code>0x7ee02104</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>L1_D_FLUSH_E</code> ||align="right"| <code>0x7ee02108</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffe0</code> ||align="right"| <code>0x3fffffff</code> ||
|-
| [[#L1_D_PRIORITY|<code>L1_D_PRIORITY</code>]] ||align="right"| <code>0x7ee0210c</code> ||align="center"| RW ||align="right"| 28 ||align="right"| <code>0x0fff0fff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>L1_D0_RD_HITS</code> ||align="right"| <code>0x7ee02140</code> ||align="center"| RW ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_D0_RD_SNOOPS</code> ||align="right"| <code>0x7ee02144</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_D0_RD_MISSES</code> ||align="right"| <code>0x7ee02148</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_D0_RD_THRUS</code> ||align="right"| <code>0x7ee0214c</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_D0_WR_HITS</code> ||align="right"| <code>0x7ee02150</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_D0_WR_SNOOPS</code> ||align="right"| <code>0x7ee02154</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_D0_WR_MISSES</code> ||align="right"| <code>0x7ee02158</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_D0_WR_THRUS</code> ||align="right"| <code>0x7ee0215c</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_D0_WBACKS</code> ||align="right"| <code>0x7ee02160</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_D1_RD_HITS</code> ||align="right"| <code>0x7ee02180</code> ||align="center"| RW ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_D1_RD_SNOOPS</code> ||align="right"| <code>0x7ee02184</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_D1_RD_MISSES</code> ||align="right"| <code>0x7ee02188</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_D1_RD_THRUS</code> ||align="right"| <code>0x7ee0218c</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_D1_WR_HITS</code> ||align="right"| <code>0x7ee02190</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_D1_WR_SNOOPS</code> ||align="right"| <code>0x7ee02194</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_D1_WR_MISSES</code> ||align="right"| <code>0x7ee02198</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_D1_WR_THRUS</code> ||align="right"| <code>0x7ee0219c</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| <code>L1_D1_WBACKS</code> ||align="right"| <code>0x7ee021a0</code> ||align="center"| RO ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code></code> ||
|-
| [[#L1_L1_SANDBOX_START0|<code>L1_L1_SANDBOX_START0</code>]] ||align="right"| <code>0x7ee02800</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code>0x00000007</code> ||
|-
| <code>L1_L1_SANDBOX_END0</code> ||align="right"| <code>0x7ee02804</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffe0</code> ||align="right"| <code>0x3fffffe0</code> ||
|-
| [[#L1_L1_SANDBOX_START1|<code>L1_L1_SANDBOX_START1</code>]] ||align="right"| <code>0x7ee02808</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>L1_L1_SANDBOX_END1</code> ||align="right"| <code>0x7ee0280c</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#L1_L1_SANDBOX_START2|<code>L1_L1_SANDBOX_START2</code>]] ||align="right"| <code>0x7ee02810</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>L1_L1_SANDBOX_END2</code> ||align="right"| <code>0x7ee02814</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#L1_L1_SANDBOX_START3|<code>L1_L1_SANDBOX_START3</code>]] ||align="right"| <code>0x7ee02818</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>L1_L1_SANDBOX_END3</code> ||align="right"| <code>0x7ee0281c</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#L1_L1_SANDBOX_START4|<code>L1_L1_SANDBOX_START4</code>]] ||align="right"| <code>0x7ee02820</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>L1_L1_SANDBOX_END4</code> ||align="right"| <code>0x7ee02824</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#L1_L1_SANDBOX_START5|<code>L1_L1_SANDBOX_START5</code>]] ||align="right"| <code>0x7ee02828</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>L1_L1_SANDBOX_END5</code> ||align="right"| <code>0x7ee0282c</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#L1_L1_SANDBOX_START6|<code>L1_L1_SANDBOX_START6</code>]] ||align="right"| <code>0x7ee02830</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>L1_L1_SANDBOX_END6</code> ||align="right"| <code>0x7ee02834</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#L1_L1_SANDBOX_START7|<code>L1_L1_SANDBOX_START7</code>]] ||align="right"| <code>0x7ee02838</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>L1_L1_SANDBOX_END7</code> ||align="right"| <code>0x7ee0283c</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#L1_L1_SANDBOX_PERI_BR|<code>L1_L1_SANDBOX_PERI_BR</code>]] ||align="right"| <code>0x7ee02840</code> ||align="center"| RW ||align="right"| 13 ||align="right"| <code>0x00001f1f</code> ||align="right"| <code>0x00000707</code> ||
|}
=== Register details ===
==== L1_IC0_CONTROL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee02000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>L1_IC0_CONTROL_DISABLE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>L1_IC0_CONTROL_START_FLUSH</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>L1_IC0_CONTROL_ENABLE_STATS</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>L1_IC0_CONTROL_BP_DISABLE</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>L1_IC0_CONTROL_RAS_DISABLE</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>L1_IC0_CONTROL_DISABLE_VLINE</code> || 5 || 6 || align="right"| <code>0x00000060</code> || align="right"| <code>0xffffff9f</code> || align="right"| <code>0x0</code> ||
|}
==== L1_IC0_PRIORITY ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee02004</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>L1_IC0_PRIORITY_IC0_APRIORITY0</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0xf</code> ||
|-
| <code>L1_IC0_PRIORITY_IC0_APRIORITY1</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0xa</code> ||
|-
| <code>L1_IC0_PRIORITY_IC0_APRIORITY2</code> || 8 || 11 || align="right"| <code>0x00000f00</code> || align="right"| <code>0xfffff0ff</code> || align="right"| <code>0x4</code> ||
|-
| <code>L1_IC0_PRIORITY_IC0_APRIORITY3</code> || 12 || 15 || align="right"| <code>0x0000f000</code> || align="right"| <code>0xffff0fff</code> || align="right"| <code>0x3</code> ||
|}
==== L1_IC1_CONTROL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee02080</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>L1_IC1_CONTROL_DISABLE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>L1_IC1_CONTROL_START_FLUSH</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>L1_IC1_CONTROL_ENABLE_STATS</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>L1_IC1_CONTROL_BP_DISABLE</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>L1_IC1_CONTROL_RAS_DISABLE</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>L1_IC1_CONTROL_DISABLE_VLINE</code> || 5 || 6 || align="right"| <code>0x00000060</code> || align="right"| <code>0xffffff9f</code> || align="right"| <code>0x0</code> ||
|}
==== L1_IC1_PRIORITY ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee02084</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>L1_IC1_PRIORITY_IC1_APRIORITY0</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0xf</code> ||
|-
| <code>L1_IC1_PRIORITY_IC1_APRIORITY1</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0xa</code> ||
|-
| <code>L1_IC1_PRIORITY_IC1_APRIORITY2</code> || 8 || 11 || align="right"| <code>0x00000f00</code> || align="right"| <code>0xfffff0ff</code> || align="right"| <code>0x4</code> ||
|-
| <code>L1_IC1_PRIORITY_IC1_APRIORITY3</code> || 12 || 15 || align="right"| <code>0x0000f000</code> || align="right"| <code>0xffff0fff</code> || align="right"| <code>0x3</code> ||
|}
==== L1_D_CONTROL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee02100</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>L1_D_CONTROL_DC_DISABLE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>L1_D_CONTROL_DC0_FLUSH</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>L1_D_CONTROL_DC1_FLUSH</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>L1_D_CONTROL_DC_EN_STATS</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|}
==== L1_D_PRIORITY ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee0210c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>L1_D_PRIORITY_c0_l2_priority</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>L1_D_PRIORITY_c0_uc_priority</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x0</code> ||
|-
| <code>L1_D_PRIORITY_c0_per_priority</code> || 8 || 11 || align="right"| <code>0x00000f00</code> || align="right"| <code>0xfffff0ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 12 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>L1_D_PRIORITY_c1_l2_priority</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>L1_D_PRIORITY_c1_uc_priority</code> || 20 || 23 || align="right"| <code>0x00f00000</code> || align="right"| <code>0xff0fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>L1_D_PRIORITY_c1_per_priority</code> || 24 || 27 || align="right"| <code>0x0f000000</code> || align="right"| <code>0xf0ffffff</code> || align="right"| <code>0x0</code> ||
|}
==== L1_L1_SANDBOX_START0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee02800</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>L1_L1_SANDBOX_START0_CTRL</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x1</code> ||
|-
| <code>missing definiton</code> || 1 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>L1_L1_SANDBOX_START0_START_ADDR</code> || 5 || 29 || align="right"| <code>0x3fffffe0</code> || align="right"| <code>0xc000001f</code> || align="right"| <code>0x0</code> ||
|}
==== L1_L1_SANDBOX_START1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee02808</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>L1_L1_SANDBOX_START1_CTRL</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 1 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>L1_L1_SANDBOX_START1_START_ADDR</code> || 5 || 29 || align="right"| <code>0x3fffffe0</code> || align="right"| <code>0xc000001f</code> || align="right"| <code>0x0</code> ||
|}
==== L1_L1_SANDBOX_START2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee02810</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>L1_L1_SANDBOX_START2_CTRL</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 1 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>L1_L1_SANDBOX_START2_START_ADDR</code> || 5 || 29 || align="right"| <code>0x3fffffe0</code> || align="right"| <code>0xc000001f</code> || align="right"| <code>0x0</code> ||
|}
==== L1_L1_SANDBOX_START3 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee02818</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>L1_L1_SANDBOX_START3_CTRL</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 1 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>L1_L1_SANDBOX_START3_START_ADDR</code> || 5 || 29 || align="right"| <code>0x3fffffe0</code> || align="right"| <code>0xc000001f</code> || align="right"| <code>0x0</code> ||
|}
==== L1_L1_SANDBOX_START4 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee02820</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>L1_L1_SANDBOX_START4_CTRL</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 1 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>L1_L1_SANDBOX_START4_START_ADDR</code> || 5 || 29 || align="right"| <code>0x3fffffe0</code> || align="right"| <code>0xc000001f</code> || align="right"| <code>0x0</code> ||
|}
==== L1_L1_SANDBOX_START5 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee02828</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>L1_L1_SANDBOX_START5_CTRL</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 1 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>L1_L1_SANDBOX_START5_START_ADDR</code> || 5 || 29 || align="right"| <code>0x3fffffe0</code> || align="right"| <code>0xc000001f</code> || align="right"| <code>0x0</code> ||
|}
==== L1_L1_SANDBOX_START6 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee02830</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>L1_L1_SANDBOX_START6_CTRL</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 1 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>L1_L1_SANDBOX_START6_START_ADDR</code> || 5 || 29 || align="right"| <code>0x3fffffe0</code> || align="right"| <code>0xc000001f</code> || align="right"| <code>0x0</code> ||
|}
==== L1_L1_SANDBOX_START7 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee02838</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>L1_L1_SANDBOX_START7_CTRL</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 1 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>L1_L1_SANDBOX_START7_START_ADDR</code> || 5 || 29 || align="right"| <code>0x3fffffe0</code> || align="right"| <code>0xc000001f</code> || align="right"| <code>0x0</code> ||
|}
==== L1_L1_SANDBOX_PERI_BR ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee02840</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>L1_L1_SANDBOX_PERI_BR_sandbox_bootrom</code> || 0 || 4 || align="right"| <code>0x0000001f</code> || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x7</code> ||
|-
| <code>missing definiton</code> || 5 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>L1_L1_SANDBOX_PERI_BR_sandbox_peri</code> || 8 || 12 || align="right"| <code>0x00001f00</code> || align="right"| <code>0xffffe0ff</code> || align="right"| <code>0x7</code> ||
|}
== L2 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7ee01000</code> ||
|-
| id || <code>0x4c324343</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#L2_CONT_OFF|<code>L2_CONT_OFF</code>]] ||align="right"| <code>0x7ee01000</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ff0c3f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>L2_FLUSH_STA</code> ||align="right"| <code>0x7ee01004</code> ||align="center"| RW ||align="right"| 28 ||align="right"| <code>0x0fffffe0</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>L2_FLUSH_END</code> ||align="right"| <code>0x7ee01008</code> ||align="center"| RW ||align="right"| 28 ||align="right"| <code>0x0fffffe0</code> ||align="right"| <code>0x0fffffe0</code> ||
|-
| <code>L2_L2_ALIAS_EXCEPTION</code> ||align="right"| <code>0x7ee01080</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code>0000000000</code> ||
|-
| <code>L2_L2_ALIAS_EXCEPTION_ID</code> ||align="right"| <code>0x7ee01084</code> ||align="center"| RO ||align="right"|  ||align="right"| <code></code> ||align="right"| <code>0000000000</code> ||
|-
| <code>L2_L2_ALIAS_EXCEPTION_ADDR</code> ||align="right"| <code>0x7ee01088</code> ||align="center"| RO ||align="right"|  ||align="right"| <code></code> ||align="right"| <code>0000000000</code> ||
|-
| <code>L2_RD_HITS</code> ||align="right"| <code>0x7ee01100</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>L2_RD_MISSES</code> ||align="right"| <code>0x7ee01104</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>L2_WR_HITS</code> ||align="right"| <code>0x7ee01108</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>L2_WR_MISSES</code> ||align="right"| <code>0x7ee0110c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>L2_WR_BACKS</code> ||align="right"| <code>0x7ee01110</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>L2_IN_FLIGHT</code> ||align="right"| <code>0x7ee01114</code> ||align="center"| RO ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code></code> ||
|-
| <code>L2_STALLS</code> ||align="right"| <code>0x7ee0111c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>L2_TAG_STALLS</code> ||align="right"| <code>0x7ee01120</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>L2_SD_STALLS</code> ||align="right"| <code>0x7ee01124</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|}
=== Register details ===
==== L2_CONT_OFF ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee01000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>L2_CONT_OFF_l2_disable</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>L2_CONT_OFF_l2_no_wr_allocate</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>L2_CONT_OFF_l2_flush</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>L2_CONT_OFF_l2_flush_mode</code> || 3 || 4 || align="right"| <code>0x00000018</code> || align="right"| <code>0xffffffe7</code> || align="right"| <code>0x0</code> ||
|-
| <code>L2_CONT_OFF_l2_enable_stats</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 9 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>L2_CONT_OFF_l2_standby</code> || 10 || 11 || align="right"| <code>0x00000c00</code> || align="right"| <code>0xfffff3ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 12 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>L2_CONT_OFF_l2_flush_flush_limit</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>L2_CONT_OFF_l2_flush_core_limit</code> || 20 || 23 || align="right"| <code>0x00f00000</code> || align="right"| <code>0xff0fffff</code> || align="right"| <code>0x0</code> ||
|}
== MPHI ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e006000</code> ||
|-
| id || <code>0x6d706869</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#MPHI_C0INDDA|<code>MPHI_C0INDDA</code>]] ||align="right"| <code>0x7e006000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_C0INDDB|<code>MPHI_C0INDDB</code>]] ||align="right"| <code>0x7e006004</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_C1INDDA|<code>MPHI_C1INDDA</code>]] ||align="right"| <code>0x7e006008</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_C1INDDB|<code>MPHI_C1INDDB</code>]] ||align="right"| <code>0x7e00600c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_C0INDS|<code>MPHI_C0INDS</code>]] ||align="right"| <code>0x7e006010</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xdfffffff</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_C1INDS|<code>MPHI_C1INDS</code>]] ||align="right"| <code>0x7e006014</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xdfffffff</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_C0INDCF|<code>MPHI_C0INDCF</code>]] ||align="right"| <code>0x7e006018</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_C1INDCF|<code>MPHI_C1INDCF</code>]] ||align="right"| <code>0x7e00601c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_C0INDFS|<code>MPHI_C0INDFS</code>]] ||align="right"| <code>0x7e006020</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_C1INDFS|<code>MPHI_C1INDFS</code>]] ||align="right"| <code>0x7e006024</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_OUTDDA|<code>MPHI_OUTDDA</code>]] ||align="right"| <code>0x7e006028</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_OUTDDB|<code>MPHI_OUTDDB</code>]] ||align="right"| <code>0x7e00602c</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_OUTDS|<code>MPHI_OUTDS</code>]] ||align="right"| <code>0x7e006030</code> ||align="center"| RW ||align="right"| 31 ||align="right"| <code>0x5fffffff</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_OUTDFS|<code>MPHI_OUTDFS</code>]] ||align="right"| <code>0x7e006034</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_MINFS|<code>MPHI_MINFS</code>]] ||align="right"| <code>0x7e006038</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xbfffffff</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_MOUTFS|<code>MPHI_MOUTFS</code>]] ||align="right"| <code>0x7e00603c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xbfffffff</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_AXIPRIV|<code>MPHI_AXIPRIV</code>]] ||align="right"| <code>0x7e006040</code> ||align="center"| RW ||align="right"| 9 ||align="right"| <code>0x00000177</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_RXAXICFG|<code>MPHI_RXAXICFG</code>]] ||align="right"| <code>0x7e006044</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x0001ffff</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_TXAXICFG|<code>MPHI_TXAXICFG</code>]] ||align="right"| <code>0x7e006048</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x0001ffff</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_CTRL|<code>MPHI_CTRL</code>]] ||align="right"| <code>0x7e00604c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0x88031111</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_INTSTAT|<code>MPHI_INTSTAT</code>]] ||align="right"| <code>0x7e006050</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf9111111</code> ||align="right"| <code></code> ||
|-
| <code>MPHI_VERSION</code> ||align="right"| <code>0x7e006054</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_INTCTRL|<code>MPHI_INTCTRL</code>]] ||align="right"| <code>0x7e006058</code> ||align="center"| RW ||align="right"| 21 ||align="right"| <code>0x00111111</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_HSINDCF|<code>MPHI_HSINDCF</code>]] ||align="right"| <code>0x7e00605c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xdfffffff</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_HSINDS|<code>MPHI_HSINDS</code>]] ||align="right"| <code>0x7e006060</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xdfffffff</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_HSINDDA|<code>MPHI_HSINDDA</code>]] ||align="right"| <code>0x7e006064</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_HSINDDB|<code>MPHI_HSINDDB</code>]] ||align="right"| <code>0x7e006068</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x2fffffff</code> ||align="right"| <code></code> ||
|-
| [[#MPHI_HSINDFS|<code>MPHI_HSINDFS</code>]] ||align="right"| <code>0x7e00606c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffff0001</code> ||align="right"| <code></code> ||
|}
=== Register details ===
==== MPHI_C0INDDA ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e006000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_C0INDDA_START</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_C0INDDB ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e006004</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_C0INDDB_LENGTH</code> || 0 || 19 || align="right"| <code>0x000fffff</code> || align="right"| <code>0xfff00000</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C0INDDB_HANDLE</code> || 20 || 27 || align="right"| <code>0x0ff00000</code> || align="right"| <code>0xf00fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C0INDDB_MTERM</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C0INDDB_TENDINT</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C0INDDB_MENDINT</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C0INDDB_MORUN</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_C1INDDA ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e006008</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_C1INDDA_START</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_C1INDDB ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00600c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_C1INDDB_LENGTH</code> || 0 || 19 || align="right"| <code>0x000fffff</code> || align="right"| <code>0xfff00000</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C1INDDB_HANDLE</code> || 20 || 27 || align="right"| <code>0x0ff00000</code> || align="right"| <code>0xf00fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C1INDDB_MTERM</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C1INDDB_TENDINT</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C1INDDB_MENDINT</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C1INDDB_MORUN</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_C0INDS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e006010</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_C0INDS_WORDS</code> || 0 || 20 || align="right"| <code>0x001fffff</code> || align="right"| <code>0xffe00000</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C0INDS_HANDLE</code> || 21 || 28 || align="right"| <code>0x1fe00000</code> || align="right"| <code>0xe01fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 29 || 29 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_C0INDS_VALID</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C0INDS_DISCARD</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_C1INDS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e006014</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_C1INDS_WORDS</code> || 0 || 20 || align="right"| <code>0x001fffff</code> || align="right"| <code>0xffe00000</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C1INDS_HANDLE</code> || 21 || 28 || align="right"| <code>0x1fe00000</code> || align="right"| <code>0xe01fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 29 || 29 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_C1INDS_VALID</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C1INDS_DISCARD</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_C0INDCF ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e006018</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_C0INDCF_LENGTH</code> || 0 || 19 || align="right"| <code>0x000fffff</code> || align="right"| <code>0xfff00000</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C0INDCF_HANDLE</code> || 20 || 27 || align="right"| <code>0x0ff00000</code> || align="right"| <code>0xf00fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C0INDCF_MTERM</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C0INDCF_ORUN</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C0INDCF_LENERR</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C0INDCF_EMPTY</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_C1INDCF ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00601c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_C1INDCF_LENGTH</code> || 0 || 19 || align="right"| <code>0x000fffff</code> || align="right"| <code>0xfff00000</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C1INDCF_HANDLE</code> || 20 || 27 || align="right"| <code>0x0ff00000</code> || align="right"| <code>0xf00fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C1INDCF_MTERM</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C1INDCF_ORUN</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C1INDCF_LENERR</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C1INDCF_EMPTY</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_C0INDFS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e006020</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_C0INDFS_DFIFOLVL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C0INDFS_CFIFOLVL</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_C1INDFS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e006024</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_C1INDFS_DFIFOLVL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_C1INDFS_CFIFOLVL</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_OUTDDA ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e006028</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_OUTDDA_START</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_OUTDDB ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00602c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_OUTDDB_LENGTH</code> || 0 || 19 || align="right"| <code>0x000fffff</code> || align="right"| <code>0xfff00000</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_OUTDDB_HANDLE</code> || 20 || 27 || align="right"| <code>0x0ff00000</code> || align="right"| <code>0xf00fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_OUTDDB_CHANNEL</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_OUTDDB_TENDINT</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_OUTDS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e006030</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_OUTDS_WORDS</code> || 0 || 20 || align="right"| <code>0x001fffff</code> || align="right"| <code>0xffe00000</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_OUTDS_HANDLE</code> || 21 || 28 || align="right"| <code>0x1fe00000</code> || align="right"| <code>0xe01fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 29 || 29 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_OUTDS_VALID</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_OUTDFS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e006034</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_OUTDFS_DFIFOLVL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_MINFS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e006038</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_MINFS_LEVEL</code> || 0 || 9 || align="right"| <code>0x000003ff</code> || align="right"| <code>0xfffffc00</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_MINFS_WPTR</code> || 10 || 19 || align="right"| <code>0x000ffc00</code> || align="right"| <code>0xfff003ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_MINFS_RPTR</code> || 20 || 29 || align="right"| <code>0x3ff00000</code> || align="right"| <code>0xc00fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 30 || 30 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_MINFS_OFLOW</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_MOUTFS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00603c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_MOUTFS_LEVEL</code> || 0 || 9 || align="right"| <code>0x000003ff</code> || align="right"| <code>0xfffffc00</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_MOUTFS_WPTR</code> || 10 || 19 || align="right"| <code>0x000ffc00</code> || align="right"| <code>0xfff003ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_MOUTFS_RPTR</code> || 20 || 29 || align="right"| <code>0x3ff00000</code> || align="right"| <code>0xc00fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 30 || 30 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_MOUTFS_UFLOW</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_AXIPRIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e006040</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_AXIPRIV_TXPROT</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x2</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_AXIPRIV_RXPROT</code> || 4 || 6 || align="right"| <code>0x00000070</code> || align="right"| <code>0xffffff8f</code> || align="right"| <code>0x2</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_AXIPRIV_HSPECEN</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_RXAXICFG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e006044</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_RXAXICFG_RXNPRIO</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_RXAXICFG_RXPPRIO</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_RXAXICFG_INTHRESH</code> || 8 || 16 || align="right"| <code>0x0001ff00</code> || align="right"| <code>0xfffe00ff</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_TXAXICFG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e006048</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_TXAXICFG_TXNPRIO</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_TXAXICFG_TXPPRIO</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_TXAXICFG_INTHRESH</code> || 8 || 16 || align="right"| <code>0x0001ff00</code> || align="right"| <code>0xfffe00ff</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00604c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_CTRL_HATVAL</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 1 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_CTRL_DIRECT</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 5 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_CTRL_INVERT</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_CTRL_EIGHTBIT</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x1</code> ||
|-
| <code>missing definiton</code> || 13 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_CTRL_REQ_SOFT_RST</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_CTRL_SOFT_RST_DNE</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 18 || 26 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_CTRL_STBY</code> || 27 || 27 || align="right"| <code>0x08000000</code> || align="right"| <code>0xf7ffffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>missing definiton</code> || 28 || 30 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_CTRL_ENABLE</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_INTSTAT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e006050</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_INTSTAT_RX0MEND</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 1 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_INTSTAT_RX0TEND</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 5 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_INTSTAT_RX1MEND</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_INTSTAT_RX1TEND</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 13 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_INTSTAT_TXEND</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 17 || 19 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_INTSTAT_RX0DISC</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 21 || 23 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_INTSTAT_RX1DISC</code> || 24 || 24 || align="right"| <code>0x01000000</code> || align="right"| <code>0xfeffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 25 || 26 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_INTSTAT_HSDCFOFLW</code> || 27 || 27 || align="right"| <code>0x08000000</code> || align="right"| <code>0xf7ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_INTSTAT_OMFUFLW</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_INTSTAT_IMFOFLW</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_INTSTAT_HSDISC</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_INTSTAT_HSTEND</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_INTCTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e006058</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_INTCTRL_RX0DISC</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 1 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_INTCTRL_RX1DISC</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 5 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_INTCTRL_IMFOFLW</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_INTCTRL_OMFUFLW</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 13 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_INTCTRL_HSDISC</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 17 || 19 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_INTCTRL_HSDCOFLW</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_HSINDCF ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00605c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_HSINDCF_LENGTH</code> || 0 || 19 || align="right"| <code>0x000fffff</code> || align="right"| <code>0xfff00000</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_HSINDCF_HANDLE</code> || 20 || 27 || align="right"| <code>0x0ff00000</code> || align="right"| <code>0xf00fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_HSINDCF_MTERM</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 29 || 29 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_HSINDCF_LENERR</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_HSINDCF_EMPTY</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_HSINDS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e006060</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_HSINDS_WORDS</code> || 0 || 20 || align="right"| <code>0x001fffff</code> || align="right"| <code>0xffe00000</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_HSINDS_HANDLE</code> || 21 || 28 || align="right"| <code>0x1fe00000</code> || align="right"| <code>0xe01fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 29 || 29 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_HSINDS_VALID</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_HSINDS_DISCARD</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_HSINDDA ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e006064</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_HSINDDA_START</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_HSINDDB ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e006068</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_HSINDDB_LENGTH</code> || 0 || 19 || align="right"| <code>0x000fffff</code> || align="right"| <code>0xfff00000</code> || align="right"| <code>0x0</code> ||
|-
| <code>MPHI_HSINDDB_HANDLE</code> || 20 || 27 || align="right"| <code>0x0ff00000</code> || align="right"| <code>0xf00fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 28 || 28 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_HSINDDB_TENDINT</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|}
==== MPHI_HSINDFS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00606c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MPHI_HSINDFS_DFIFOLVL</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 1 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>MPHI_HSINDFS_CFIFOLVL</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
== MS ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e000000</code> ||
|-
| id || <code>0x4d554c54</code> ||
|}
=== unknown defined macro ===
{|class="wikitable"
!define !! type !! description
|-
| <code>MS_DMA</code> || UNKNOWN ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#MS_SEMA_0|<code>MS_SEMA_0</code>]] ||align="right"| <code>0x7e000000</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_1|<code>MS_SEMA_1</code>]] ||align="right"| <code>0x7e000004</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_2|<code>MS_SEMA_2</code>]] ||align="right"| <code>0x7e000008</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_3|<code>MS_SEMA_3</code>]] ||align="right"| <code>0x7e00000c</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_4|<code>MS_SEMA_4</code>]] ||align="right"| <code>0x7e000010</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_5|<code>MS_SEMA_5</code>]] ||align="right"| <code>0x7e000014</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_6|<code>MS_SEMA_6</code>]] ||align="right"| <code>0x7e000018</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_7|<code>MS_SEMA_7</code>]] ||align="right"| <code>0x7e00001c</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_8|<code>MS_SEMA_8</code>]] ||align="right"| <code>0x7e000020</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_9|<code>MS_SEMA_9</code>]] ||align="right"| <code>0x7e000024</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_10|<code>MS_SEMA_10</code>]] ||align="right"| <code>0x7e000028</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_11|<code>MS_SEMA_11</code>]] ||align="right"| <code>0x7e00002c</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_12|<code>MS_SEMA_12</code>]] ||align="right"| <code>0x7e000030</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_13|<code>MS_SEMA_13</code>]] ||align="right"| <code>0x7e000034</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_14|<code>MS_SEMA_14</code>]] ||align="right"| <code>0x7e000038</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_15|<code>MS_SEMA_15</code>]] ||align="right"| <code>0x7e00003c</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_16|<code>MS_SEMA_16</code>]] ||align="right"| <code>0x7e000040</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_17|<code>MS_SEMA_17</code>]] ||align="right"| <code>0x7e000044</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_18|<code>MS_SEMA_18</code>]] ||align="right"| <code>0x7e000048</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_19|<code>MS_SEMA_19</code>]] ||align="right"| <code>0x7e00004c</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_20|<code>MS_SEMA_20</code>]] ||align="right"| <code>0x7e000050</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_21|<code>MS_SEMA_21</code>]] ||align="right"| <code>0x7e000054</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_22|<code>MS_SEMA_22</code>]] ||align="right"| <code>0x7e000058</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_23|<code>MS_SEMA_23</code>]] ||align="right"| <code>0x7e00005c</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_24|<code>MS_SEMA_24</code>]] ||align="right"| <code>0x7e000060</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_25|<code>MS_SEMA_25</code>]] ||align="right"| <code>0x7e000064</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_26|<code>MS_SEMA_26</code>]] ||align="right"| <code>0x7e000068</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_27|<code>MS_SEMA_27</code>]] ||align="right"| <code>0x7e00006c</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_28|<code>MS_SEMA_28</code>]] ||align="right"| <code>0x7e000070</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_29|<code>MS_SEMA_29</code>]] ||align="right"| <code>0x7e000074</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_30|<code>MS_SEMA_30</code>]] ||align="right"| <code>0x7e000078</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_SEMA_31|<code>MS_SEMA_31</code>]] ||align="right"| <code>0x7e00007c</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_STATUS|<code>MS_STATUS</code>]] ||align="right"| <code>0x7e000080</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_IREQ_0|<code>MS_IREQ_0</code>]] ||align="right"| <code>0x7e000084</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_IREQ_1|<code>MS_IREQ_1</code>]] ||align="right"| <code>0x7e000088</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_ICSET_0|<code>MS_ICSET_0</code>]] ||align="right"| <code>0x7e000090</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_ICSET_1|<code>MS_ICSET_1</code>]] ||align="right"| <code>0x7e000094</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_ICCLR_0|<code>MS_ICCLR_0</code>]] ||align="right"| <code>0x7e000098</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_ICCLR_1|<code>MS_ICCLR_1</code>]] ||align="right"| <code>0x7e00009c</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_MBOX_0|<code>MS_MBOX_0</code>]] ||align="right"| <code>0x7e0000a0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_MBOX_1|<code>MS_MBOX_1</code>]] ||align="right"| <code>0x7e0000a4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_MBOX_2|<code>MS_MBOX_2</code>]] ||align="right"| <code>0x7e0000a8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_MBOX_3|<code>MS_MBOX_3</code>]] ||align="right"| <code>0x7e0000ac</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_MBOX_4|<code>MS_MBOX_4</code>]] ||align="right"| <code>0x7e0000b0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_MBOX_5|<code>MS_MBOX_5</code>]] ||align="right"| <code>0x7e0000b4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_MBOX_6|<code>MS_MBOX_6</code>]] ||align="right"| <code>0x7e0000b8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_MBOX_7|<code>MS_MBOX_7</code>]] ||align="right"| <code>0x7e0000bc</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#MS_VPUSEMA_0|<code>MS_VPUSEMA_0</code>]] ||align="right"| <code>0x7e0000c0</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| [[#MS_VPUSEMA_1|<code>MS_VPUSEMA_1</code>]] ||align="right"| <code>0x7e0000c4</code> ||align="center"| RW ||align="right"|  ||align="right"| <code></code> ||align="right"| <code></code> ||
|-
| [[#MS_VPU_STAT|<code>MS_VPU_STAT</code>]] ||align="right"| <code>0x7e0000c8</code> ||align="center"| RO ||align="right"| 24 ||align="right"| <code>0x00ff00ff</code> ||align="right"| <code></code> ||
|}
=== Register details ===
==== MS_SEMA_0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_0_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000004</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_1_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000008</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_2_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_3 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00000c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_3_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_4 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000010</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_4_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_5 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000014</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_5_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_6 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000018</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_6_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_7 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00001c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_7_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_8 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000020</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_8_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_9 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000024</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_9_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_10 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000028</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_10_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_11 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00002c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_11_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_12 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000030</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_12_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_13 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000034</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_13_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_14 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000038</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_14_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_15 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00003c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_15_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_16 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000040</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_16_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_17 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000044</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_17_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_18 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000048</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_18_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_19 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00004c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_19_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_20 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000050</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_20_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_21 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000054</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_21_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_22 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000058</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_22_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_23 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00005c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_23_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_24 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000060</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_24_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_25 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000064</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_25_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_26 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000068</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_26_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_27 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00006c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_27_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_28 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000070</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_28_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_29 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000074</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_29_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_30 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000078</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_30_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_SEMA_31 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00007c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_SEMA_31_MASK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_STATUS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000080</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_STATUS_STATUS</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== MS_IREQ_0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000084</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_IREQ_0_IREQ_0</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== MS_IREQ_1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000088</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_IREQ_1_IREQ_1</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== MS_ICSET_0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000090</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_ICSET_0_ICSET_0</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_ICSET_1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000094</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_ICSET_1_ICSET_1</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_ICCLR_0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e000098</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_ICCLR_0_ICCLR_0</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_ICCLR_1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00009c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_ICCLR_1_ICCLR_1</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== MS_MBOX_0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e0000a0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_MBOX_0_MBOX</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== MS_MBOX_1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e0000a4</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_MBOX_1_MBOX</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== MS_MBOX_2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e0000a8</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_MBOX_2_MBOX</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== MS_MBOX_3 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e0000ac</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_MBOX_3_MBOX</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== MS_MBOX_4 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e0000b0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_MBOX_4_MBOX</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== MS_MBOX_5 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e0000b4</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_MBOX_5_MBOX</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== MS_MBOX_6 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e0000b8</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_MBOX_6_MBOX</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== MS_MBOX_7 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e0000bc</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_MBOX_7_MBOX</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== MS_VPUSEMA_0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e0000c0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_VPUSEMA_0_VPUSEMA_0</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code></code> ||
|}
==== MS_VPUSEMA_1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e0000c4</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_VPUSEMA_1_VPUSEMA_1</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code></code> ||
|}
==== MS_VPU_STAT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e0000c8</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>MS_VPU_STAT_VPU_STAT</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code></code> ||
|}
== NU ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e008000</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>NU_HOSTIO_OF</code> ||align="right"| <code>0x7e008000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
== OTP ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e20f000</code> ||
|-
| id || <code>0x206f7470</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>OTP_BOOTMODE_REG</code> ||align="right"| <code>0x7e20f000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>OTP_CONFIG_REG</code> ||align="right"| <code>0x7e20f004</code> ||align="center"| RW ||align="right"| 3 ||align="right"| <code>0x00000007</code> ||align="right"| <code></code> ||
|-
| <code>OTP_CTRL_LO_REG</code> ||align="right"| <code>0x7e20f008</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>OTP_CTRL_HI_REG</code> ||align="right"| <code>0x7e20f00c</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code></code> ||
|-
| <code>OTP_STATUS_REG</code> ||align="right"| <code>0x7e20f010</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>OTP_BITSEL_REG</code> ||align="right"| <code>0x7e20f014</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code></code> ||
|-
| <code>OTP_DATA_REG</code> ||align="right"| <code>0x7e20f018</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code></code> ||
|-
| <code>OTP_ADDR_REG</code> ||align="right"| <code>0x7e20f01c</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code></code> ||
|-
| <code>OTP_WRITE_DATA_READ_REG</code> ||align="right"| <code>0x7e20f020</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>OTP_INIT_STATUS_REG</code> ||align="right"| <code>0x7e20f024</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|}
=== Register details ===
== PCM ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e203000</code> ||
|}
=== unknown defined macro ===
{|class="wikitable"
!define !! type !! description
|-
| <code>PCM_RX_DMA</code> || UNKNOWN ||
|-
| <code>PCM_TX_DMA</code> || UNKNOWN ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#PCM_CS_A|<code>PCM_CS_A</code>]] ||align="right"| <code>0x7e203000</code> ||align="center"| RW ||align="right"| 26 ||align="right"| <code>0x03ffe3ff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>PCM_FIFO_A</code> ||align="right"| <code>0x7e203004</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#PCM_MODE_A|<code>PCM_MODE_A</code>]] ||align="right"| <code>0x7e203008</code> ||align="center"| RW ||align="right"| 29 ||align="right"| <code>0x1fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PCM_RXC_A|<code>PCM_RXC_A</code>]] ||align="right"| <code>0x7e20300c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PCM_TXC_A|<code>PCM_TXC_A</code>]] ||align="right"| <code>0x7e203010</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PCM_DREQ_A|<code>PCM_DREQ_A</code>]] ||align="right"| <code>0x7e203014</code> ||align="center"| RW ||align="right"| 31 ||align="right"| <code>0x7f7f7f7f</code> ||align="right"| <code>0x10303020</code> ||
|-
| [[#PCM_INTEN_A|<code>PCM_INTEN_A</code>]] ||align="right"| <code>0x7e203018</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PCM_INTSTC_A|<code>PCM_INTSTC_A</code>]] ||align="right"| <code>0x7e20301c</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PCM_GRAY|<code>PCM_GRAY</code>]] ||align="right"| <code>0x7e203020</code> ||align="center"| RW ||align="right"| 22 ||align="right"| <code>0x003ffff7</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== PCM_CS_A ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e203000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PCM_CS_A_EN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_CS_A_RXON</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_CS_A_TXON</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_CS_A_TXCLR</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_CS_A_RXCLR</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_CS_A_TXTHR</code> || 5 || 6 || align="right"| <code>0x00000060</code> || align="right"| <code>0xffffff9f</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_CS_A_RXTHR</code> || 7 || 8 || align="right"| <code>0x00000180</code> || align="right"| <code>0xfffffe7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_CS_A_DMAEN</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 10 || 12 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PCM_CS_A_TXSYNC</code> || 13 || 13 || align="right"| <code>0x00002000</code> || align="right"| <code>0xffffdfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_CS_A_RXSYNC</code> || 14 || 14 || align="right"| <code>0x00004000</code> || align="right"| <code>0xffffbfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_CS_A_TXERR</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_CS_A_RXERR</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_CS_A_TXW</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_CS_A_RXR</code> || 18 || 18 || align="right"| <code>0x00040000</code> || align="right"| <code>0xfffbffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_CS_A_TXD</code> || 19 || 19 || align="right"| <code>0x00080000</code> || align="right"| <code>0xfff7ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_CS_A_RXD</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_CS_A_TXE</code> || 21 || 21 || align="right"| <code>0x00200000</code> || align="right"| <code>0xffdfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_CS_A_RXF</code> || 22 || 22 || align="right"| <code>0x00400000</code> || align="right"| <code>0xffbfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_CS_A_RXSEX</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_CS_A_SYNC</code> || 24 || 24 || align="right"| <code>0x01000000</code> || align="right"| <code>0xfeffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_CS_A_STBY</code> || 25 || 25 || align="right"| <code>0x02000000</code> || align="right"| <code>0xfdffffff</code> || align="right"| <code>0x0</code> ||
|}
==== PCM_MODE_A ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e203008</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PCM_MODE_A_FSLEN</code> || 0 || 9 || align="right"| <code>0x000003ff</code> || align="right"| <code>0xfffffc00</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_MODE_A_FLEN</code> || 10 || 19 || align="right"| <code>0x000ffc00</code> || align="right"| <code>0xfff003ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_MODE_A_FSI</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_MODE_A_FSM</code> || 21 || 21 || align="right"| <code>0x00200000</code> || align="right"| <code>0xffdfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_MODE_A_CLKI</code> || 22 || 22 || align="right"| <code>0x00400000</code> || align="right"| <code>0xffbfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_MODE_A_CLKM</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_MODE_A_FTXP</code> || 24 || 24 || align="right"| <code>0x01000000</code> || align="right"| <code>0xfeffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_MODE_A_FRXP</code> || 25 || 25 || align="right"| <code>0x02000000</code> || align="right"| <code>0xfdffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_MODE_A_PDME</code> || 26 || 26 || align="right"| <code>0x04000000</code> || align="right"| <code>0xfbffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_MODE_A_PDMN</code> || 27 || 27 || align="right"| <code>0x08000000</code> || align="right"| <code>0xf7ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_MODE_A_CLK_DIS</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|}
==== PCM_RXC_A ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20300c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PCM_RXC_A_CH2WID</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_RXC_A_CH2POS</code> || 4 || 13 || align="right"| <code>0x00003ff0</code> || align="right"| <code>0xffffc00f</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_RXC_A_CH2EN</code> || 14 || 14 || align="right"| <code>0x00004000</code> || align="right"| <code>0xffffbfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_RXC_A_CH2WEX</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_RXC_A_CH1WID</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_RXC_A_CH1POS</code> || 20 || 29 || align="right"| <code>0x3ff00000</code> || align="right"| <code>0xc00fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_RXC_A_CH1EN</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_RXC_A_CH1WEX</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== PCM_TXC_A ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e203010</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PCM_TXC_A_CH2WID</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_TXC_A_CH2POS</code> || 4 || 13 || align="right"| <code>0x00003ff0</code> || align="right"| <code>0xffffc00f</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_TXC_A_CH2EN</code> || 14 || 14 || align="right"| <code>0x00004000</code> || align="right"| <code>0xffffbfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_TXC_A_CH2WEX</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_TXC_A_CH1WID</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_TXC_A_CH1POS</code> || 20 || 29 || align="right"| <code>0x3ff00000</code> || align="right"| <code>0xc00fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_TXC_A_CH1EN</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_TXC_A_CH1WEX</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== PCM_DREQ_A ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e203014</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PCM_DREQ_A_RX</code> || 0 || 6 || align="right"| <code>0x0000007f</code> || align="right"| <code>0xffffff80</code> || align="right"| <code>0x20</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PCM_DREQ_A_TX</code> || 8 || 14 || align="right"| <code>0x00007f00</code> || align="right"| <code>0xffff80ff</code> || align="right"| <code>0x30</code> ||
|-
| <code>missing definiton</code> || 15 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PCM_DREQ_A_RX_PANIC</code> || 16 || 22 || align="right"| <code>0x007f0000</code> || align="right"| <code>0xff80ffff</code> || align="right"| <code>0x30</code> ||
|-
| <code>missing definiton</code> || 23 || 23 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PCM_DREQ_A_TX_PANIC</code> || 24 || 30 || align="right"| <code>0x7f000000</code> || align="right"| <code>0x80ffffff</code> || align="right"| <code>0x10</code> ||
|}
==== PCM_INTEN_A ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e203018</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PCM_INTEN_A_TXW</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_INTEN_A_RXR</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_INTEN_A_TXERR</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_INTEN_A_RXERR</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|}
==== PCM_INTSTC_A ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20301c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PCM_INTSTC_A_TXW</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_INTSTC_A_RXR</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_INTSTC_A_TXERR</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_INTSTC_A_RXERR</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|}
==== PCM_GRAY ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e203020</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PCM_GRAY_EN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_GRAY_CLR</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_GRAY_FLUSH</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PCM_GRAY_RXLEVEL</code> || 4 || 9 || align="right"| <code>0x000003f0</code> || align="right"| <code>0xfffffc0f</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_GRAY_FLUSHED</code> || 10 || 15 || align="right"| <code>0x0000fc00</code> || align="right"| <code>0xffff03ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PCM_GRAY_RXFIFOLEVEL</code> || 16 || 21 || align="right"| <code>0x003f0000</code> || align="right"| <code>0xffc0ffff</code> || align="right"| <code>0x0</code> ||
|}
== PIARBCTL ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e80a000</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#PIARBCTL_CAM|<code>PIARBCTL_CAM</code>]] ||align="right"| <code>0x7e80a000</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== PIARBCTL_CAM ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e80a000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PIARBCTL_CAM_LIMIT</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x0</code> ||
|-
| <code>PIARBCTL_CAM_DELAY</code> || 2 || 3 || align="right"| <code>0x0000000c</code> || align="right"| <code>0xfffffff3</code> || align="right"| <code>0x0</code> ||
|-
| <code>PIARBCTL_CAM_THRESHOLD</code> || 4 || 5 || align="right"| <code>0x00000030</code> || align="right"| <code>0xffffffcf</code> || align="right"| <code>0x0</code> ||
|-
| <code>PIARBCTL_CAM_ALGORITHM</code> || 6 || 7 || align="right"| <code>0x000000c0</code> || align="right"| <code>0xffffff3f</code> || align="right"| <code>0x0</code> ||
|-
| <code>PIARBCTL_CAM_CHANNEL_INIBIT</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|}
== PIXELVALVE0 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e206000</code> ||
|-
| id || <code>0x70697876</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>PIXELVALVE0_C</code> ||align="right"| <code>0x7e206000</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE0_VC</code> ||align="right"| <code>0x7e206004</code> ||align="center"| RW ||align="right"| 23 ||align="right"| <code>0x007fffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE0_VSYNCD_EVEN</code> ||align="right"| <code>0x7e206008</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x0001ffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE0_HORZA</code> ||align="right"| <code>0x7e20600c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE0_HORZB</code> ||align="right"| <code>0x7e206010</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE0_VERTA</code> ||align="right"| <code>0x7e206014</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE0_VERTB</code> ||align="right"| <code>0x7e206018</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE0_VERTA_EVEN</code> ||align="right"| <code>0x7e20601c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE0_VERTB_EVEN</code> ||align="right"| <code>0x7e206020</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE0_INTEN</code> ||align="right"| <code>0x7e206024</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE0_INTSTAT</code> ||align="right"| <code>0x7e206028</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE0_STAT</code> ||align="right"| <code>0x7e20602c</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE0_DSI_HACT_ACT</code> ||align="right"| <code>0x7e206030</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code></code> ||
|}
=== Register details ===
== PIXELVALVE1 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e207000</code> ||
|-
| id || <code>0x70697876</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>PIXELVALVE1_C</code> ||align="right"| <code>0x7e207000</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE1_VC</code> ||align="right"| <code>0x7e207004</code> ||align="center"| RW ||align="right"| 23 ||align="right"| <code>0x007fffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE1_VSYNCD_EVEN</code> ||align="right"| <code>0x7e207008</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x0001ffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE1_HORZA</code> ||align="right"| <code>0x7e20700c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE1_HORZB</code> ||align="right"| <code>0x7e207010</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE1_VERTA</code> ||align="right"| <code>0x7e207014</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE1_VERTB</code> ||align="right"| <code>0x7e207018</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE1_VERTA_EVEN</code> ||align="right"| <code>0x7e20701c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE1_VERTB_EVEN</code> ||align="right"| <code>0x7e207020</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE1_INTEN</code> ||align="right"| <code>0x7e207024</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE1_INTSTAT</code> ||align="right"| <code>0x7e207028</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE1_STAT</code> ||align="right"| <code>0x7e20702c</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE1_DSI_HACT_ACT</code> ||align="right"| <code>0x7e207030</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code></code> ||
|}
=== Register details ===
== PIXELVALVE2 ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e807000</code> ||
|-
| id || <code>0x70697876</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>PIXELVALVE2_C</code> ||align="right"| <code>0x7e807000</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE2_VC</code> ||align="right"| <code>0x7e807004</code> ||align="center"| RW ||align="right"| 23 ||align="right"| <code>0x007fffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE2_VSYNCD_EVEN</code> ||align="right"| <code>0x7e807008</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x0001ffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE2_HORZA</code> ||align="right"| <code>0x7e80700c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE2_HORZB</code> ||align="right"| <code>0x7e807010</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE2_VERTA</code> ||align="right"| <code>0x7e807014</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE2_VERTB</code> ||align="right"| <code>0x7e807018</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE2_VERTA_EVEN</code> ||align="right"| <code>0x7e80701c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE2_VERTB_EVEN</code> ||align="right"| <code>0x7e807020</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE2_INTEN</code> ||align="right"| <code>0x7e807024</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE2_INTSTAT</code> ||align="right"| <code>0x7e807028</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE2_STAT</code> ||align="right"| <code>0x7e80702c</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code></code> ||
|-
| <code>PIXELVALVE2_DSI_HACT_ACT</code> ||align="right"| <code>0x7e807030</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code></code> ||
|}
=== Register details ===
== PM ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e100000</code> ||
|-
| id || <code>0x0000706d</code> ||
|-
| password || <code>0x5a000000</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#PM_GNRIC|<code>PM_GNRIC</code>]] ||align="right"| <code>0x7e100000</code> ||align="center"| RW ||align="right"| 23 ||align="right"| <code>0x007f1fff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PM_AUDIO|<code>PM_AUDIO</code>]] ||align="right"| <code>0x7e100004</code> ||align="center"| RW ||align="right"| 22 ||align="right"| <code>0x003fffff</code> ||align="right"| <code>0x003000ff</code> ||
|-
| <code>PM_STATUS</code> ||align="right"| <code>0x7e100018</code> ||align="center"| RO ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PM_RSTC|<code>PM_RSTC</code>]] ||align="right"| <code>0x7e10001c</code> ||align="center"| RW ||align="right"| 22 ||align="right"| <code>0x00333333</code> ||align="right"| <code>0x00000102</code> ||
|-
| [[#PM_RSTS|<code>PM_RSTS</code>]] ||align="right"| <code>0x7e100020</code> ||align="center"| RW ||align="right"| 13 ||align="right"| <code>0x00001777</code> ||align="right"| <code>0x00001000</code> ||
|-
| [[#PM_WDOG|<code>PM_WDOG</code>]] ||align="right"| <code>0x7e100024</code> ||align="center"| RW ||align="right"| 20 ||align="right"| <code>0x000fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PM_PADS0|<code>PM_PADS0</code>]] ||align="right"| <code>0x7e100028</code> ||align="center"| RW ||align="right"| 6 ||align="right"| <code>0x0000003f</code> ||align="right"| <code>0x0000001b</code> ||
|-
| [[#PM_PADS2|<code>PM_PADS2</code>]] ||align="right"| <code>0x7e10002c</code> ||align="center"| RW ||align="right"| 6 ||align="right"| <code>0x0000003f</code> ||align="right"| <code>0x0000001b</code> ||
|-
| [[#PM_PADS3|<code>PM_PADS3</code>]] ||align="right"| <code>0x7e100030</code> ||align="center"| RW ||align="right"| 6 ||align="right"| <code>0x0000003f</code> ||align="right"| <code>0x0000001b</code> ||
|-
| [[#PM_PADS4|<code>PM_PADS4</code>]] ||align="right"| <code>0x7e100034</code> ||align="center"| RW ||align="right"| 6 ||align="right"| <code>0x0000003f</code> ||align="right"| <code>0x0000001b</code> ||
|-
| [[#PM_PADS5|<code>PM_PADS5</code>]] ||align="right"| <code>0x7e100038</code> ||align="center"| RW ||align="right"| 7 ||align="right"| <code>0x0000007f</code> ||align="right"| <code>0x0000001b</code> ||
|-
| [[#PM_PADS6|<code>PM_PADS6</code>]] ||align="right"| <code>0x7e10003c</code> ||align="center"| RW ||align="right"| 9 ||align="right"| <code>0x00000123</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PM_CAM0|<code>PM_CAM0</code>]] ||align="right"| <code>0x7e100044</code> ||align="center"| RW ||align="right"| 21 ||align="right"| <code>0x001fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PM_CAM1|<code>PM_CAM1</code>]] ||align="right"| <code>0x7e100048</code> ||align="center"| RW ||align="right"| 21 ||align="right"| <code>0x001fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PM_CCP2TX|<code>PM_CCP2TX</code>]] ||align="right"| <code>0x7e10004c</code> ||align="center"| RW ||align="right"| 19 ||align="right"| <code>0x0007ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PM_DSI0|<code>PM_DSI0</code>]] ||align="right"| <code>0x7e100050</code> ||align="center"| RW ||align="right"| 21 ||align="right"| <code>0x001fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PM_DSI1|<code>PM_DSI1</code>]] ||align="right"| <code>0x7e100054</code> ||align="center"| RW ||align="right"| 21 ||align="right"| <code>0x001fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PM_HDMI|<code>PM_HDMI</code>]] ||align="right"| <code>0x7e100058</code> ||align="center"| RW ||align="right"| 20 ||align="right"| <code>0x000fffff</code> ||align="right"| <code>0x00080002</code> ||
|-
| [[#PM_USB|<code>PM_USB</code>]] ||align="right"| <code>0x7e10005c</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PM_PXLDO|<code>PM_PXLDO</code>]] ||align="right"| <code>0x7e100060</code> ||align="center"| RW ||align="right"| 18 ||align="right"| <code>0x0003ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PM_PXBG|<code>PM_PXBG</code>]] ||align="right"| <code>0x7e100064</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PM_DFT|<code>PM_DFT</code>]] ||align="right"| <code>0x7e100068</code> ||align="center"| RW ||align="right"| 2 ||align="right"| <code>0x00000003</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PM_SMPS|<code>PM_SMPS</code>]] ||align="right"| <code>0x7e10006c</code> ||align="center"| RW ||align="right"| 3 ||align="right"| <code>0x00000007</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PM_XOSC|<code>PM_XOSC</code>]] ||align="right"| <code>0x7e100070</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PM_SPAREW|<code>PM_SPAREW</code>]] ||align="right"| <code>0x7e100074</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PM_SPARER|<code>PM_SPARER</code>]] ||align="right"| <code>0x7e100078</code> ||align="center"| RO ||align="right"| 24 ||align="right"| <code>0x00ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PM_AVS_RSTDR|<code>PM_AVS_RSTDR</code>]] ||align="right"| <code>0x7e10007c</code> ||align="center"| RW ||align="right"| 6 ||align="right"| <code>0x0000003f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PM_AVS_STAT|<code>PM_AVS_STAT</code>]] ||align="right"| <code>0x7e100080</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PM_AVS_EVENT|<code>PM_AVS_EVENT</code>]] ||align="right"| <code>0x7e100084</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PM_AVS_INTEN|<code>PM_AVS_INTEN</code>]] ||align="right"| <code>0x7e100088</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PM_DUMMY|<code>PM_DUMMY</code>]] ||align="right"| <code>0x7e1000fc</code> ||align="center"| RO ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0x00000001</code> ||
|-
| [[#PM_IMAGE|<code>PM_IMAGE</code>]] ||align="right"| <code>0x7e100108</code> ||align="center"| RW ||align="right"| 23 ||align="right"| <code>0x007f11ff</code> ||align="right"| <code>0x00001000</code> ||
|-
| [[#PM_GRAFX|<code>PM_GRAFX</code>]] ||align="right"| <code>0x7e10010c</code> ||align="center"| RW ||align="right"| 23 ||align="right"| <code>0x007f107f</code> ||align="right"| <code>0x00001000</code> ||
|-
| [[#PM_PROC|<code>PM_PROC</code>]] ||align="right"| <code>0x7e100110</code> ||align="center"| RW ||align="right"| 23 ||align="right"| <code>0x007f107f</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== PM_GNRIC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e100000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_GNRIC_POWUP</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_GNRIC_POWOK</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_GNRIC_ISPOW</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_GNRIC_MEMREP</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_GNRIC_MRDONE</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_GNRIC_ISFUNC</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_GNRIC_RSTN</code> || 6 || 11 || align="right"| <code>0x00000fc0</code> || align="right"| <code>0xfffff03f</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_GNRIC_ENAB</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 13 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PM_GNRIC_CFG</code> || 16 || 22 || align="right"| <code>0x007f0000</code> || align="right"| <code>0xff80ffff</code> || align="right"| <code>0x0</code> ||
|}
==== PM_AUDIO ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e100004</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_AUDIO_APSM</code> || 0 || 19 || align="right"| <code>0x000fffff</code> || align="right"| <code>0xfff00000</code> || align="right"| <code>0xff</code> ||
|-
| <code>PM_AUDIO_CTRLEN</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>PM_AUDIO_RSTN</code> || 21 || 21 || align="right"| <code>0x00200000</code> || align="right"| <code>0xffdfffff</code> || align="right"| <code>0x1</code> ||
|}
==== PM_RSTC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e10001c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_RSTC_DRCFG</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x2</code> ||
|-
| <code>missing definiton</code> || 2 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PM_RSTC_WRCFG</code> || 4 || 5 || align="right"| <code>0x00000030</code> || align="right"| <code>0xffffffcf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PM_RSTC_SRCFG</code> || 8 || 9 || align="right"| <code>0x00000300</code> || align="right"| <code>0xfffffcff</code> || align="right"| <code>0x1</code> ||
|-
| <code>missing definiton</code> || 10 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PM_RSTC_QRCFG</code> || 12 || 13 || align="right"| <code>0x00003000</code> || align="right"| <code>0xffffcfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 14 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PM_RSTC_FRCFG</code> || 16 || 17 || align="right"| <code>0x00030000</code> || align="right"| <code>0xfffcffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 18 || 19 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PM_RSTC_HRCFG</code> || 20 || 21 || align="right"| <code>0x00300000</code> || align="right"| <code>0xffcfffff</code> || align="right"| <code>0x0</code> ||
|}
==== PM_RSTS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e100020</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_RSTS_HADDRQ</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_RSTS_HADDRF</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_RSTS_HADDRH</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PM_RSTS_HADWRQ</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_RSTS_HADWRF</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_RSTS_HADWRH</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PM_RSTS_HADSRQ</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_RSTS_HADSRF</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_RSTS_HADSRH</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 11 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PM_RSTS_HADPOR</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x1</code> ||
|}
==== PM_WDOG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e100024</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_WDOG_TIME</code> || 0 || 19 || align="right"| <code>0x000fffff</code> || align="right"| <code>0xfff00000</code> || align="right"| <code>0x0</code> ||
|}
==== PM_PADS0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e100028</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_PADS0_DRIVE</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x3</code> ||
|-
| <code>PM_PADS0_HYST</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x1</code> ||
|-
| <code>PM_PADS0_SLEW</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x1</code> ||
|-
| <code>PM_PADS0_POWOK</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|}
==== PM_PADS2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e10002c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_PADS2_DRIVE</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x3</code> ||
|-
| <code>PM_PADS2_HYST</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x1</code> ||
|-
| <code>PM_PADS2_SLEW</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x1</code> ||
|-
| <code>PM_PADS2_POWOK</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|}
==== PM_PADS3 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e100030</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_PADS3_DRIVE</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x3</code> ||
|-
| <code>PM_PADS3_HYST</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x1</code> ||
|-
| <code>PM_PADS3_SLEW</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x1</code> ||
|-
| <code>PM_PADS3_POWOK</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|}
==== PM_PADS4 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e100034</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_PADS4_DRIVE</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x3</code> ||
|-
| <code>PM_PADS4_HYST</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x1</code> ||
|-
| <code>PM_PADS4_SPARE</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x1</code> ||
|-
| <code>PM_PADS4_POWOK</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|}
==== PM_PADS5 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e100038</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_PADS5_DRIVE</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x3</code> ||
|-
| <code>PM_PADS5_HYST</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x1</code> ||
|-
| <code>PM_PADS5_SLEW</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x1</code> ||
|-
| <code>PM_PADS5_POWOK</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_PADS5_I2CMODE</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|}
==== PM_PADS6 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e10003c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_PADS6_DRIVE</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 2 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PM_PADS6_POWOK</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PM_PADS6_PD</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|}
==== PM_CAM0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e100044</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_CAM0_CTRLEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_CAM0_LDOLPEN</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_CAM0_LDOHPEN</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_CAM0_LDOCTRL</code> || 3 || 20 || align="right"| <code>0x001ffff8</code> || align="right"| <code>0xffe00007</code> || align="right"| <code>0x0</code> ||
|}
==== PM_CAM1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e100048</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_CAM1_CTRLEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_CAM1_LDOLPEN</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_CAM1_LDOHPEN</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_CAM1_LDOCTRL</code> || 3 || 20 || align="right"| <code>0x001ffff8</code> || align="right"| <code>0xffe00007</code> || align="right"| <code>0x0</code> ||
|}
==== PM_CCP2TX ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e10004c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_CCP2TX_CTRLEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_CCP2TX_LDOEN</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_CCP2TX_LDOCTRL</code> || 2 || 18 || align="right"| <code>0x0007fffc</code> || align="right"| <code>0xfff80003</code> || align="right"| <code>0x0</code> ||
|}
==== PM_DSI0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e100050</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_DSI0_CTRLEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_DSI0_LDOLPEN</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_DSI0_LDOHPEN</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_DSI0_LDOCTRL</code> || 3 || 20 || align="right"| <code>0x001ffff8</code> || align="right"| <code>0xffe00007</code> || align="right"| <code>0x0</code> ||
|}
==== PM_DSI1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e100054</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_DSI1_CTRLEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_DSI1_LDOLPEN</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_DSI1_LDOHPEN</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_DSI1_LDOCTRL</code> || 3 || 20 || align="right"| <code>0x001ffff8</code> || align="right"| <code>0xffe00007</code> || align="right"| <code>0x0</code> ||
|}
==== PM_HDMI ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e100058</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_HDMI_CTRLEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_HDMI_LDOPD</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x1</code> ||
|-
| <code>PM_HDMI_LDOCTRL</code> || 2 || 18 || align="right"| <code>0x0007fffc</code> || align="right"| <code>0xfff80003</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_HDMI_RSTDR</code> || 19 || 19 || align="right"| <code>0x00080000</code> || align="right"| <code>0xfff7ffff</code> || align="right"| <code>0x1</code> ||
|}
==== PM_USB ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e10005c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_USB_CTRLEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== PM_PXLDO ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e100060</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_PXLDO_CTRL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_PXLDO_RSTOSCDR</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_PXLDO_RSTPLLDR</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|}
==== PM_PXBG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e100064</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_PXBG_CTRL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|}
==== PM_DFT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e100068</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_DFT_ALLOWAUDIOCKSTOP</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_DFT_STOPALLCLOCKS</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|}
==== PM_SMPS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e10006c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_SMPS_CTRLEN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_SMPS_RSTDR</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_SMPS_UPEN</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|}
==== PM_XOSC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e100070</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_XOSC_USESEC</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== PM_SPAREW ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e100074</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_SPAREW_SPARE</code> || 0 || 23 || align="right"| <code>0x00ffffff</code> || align="right"| <code>0xff000000</code> || align="right"| <code>0x0</code> ||
|}
==== PM_SPARER ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e100078</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_SPARER_SPARE</code> || 0 || 23 || align="right"| <code>0x00ffffff</code> || align="right"| <code>0xff000000</code> || align="right"| <code>0x0</code> ||
|}
==== PM_AVS_RSTDR ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e10007c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_AVS_RSTDR_PERI_A</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_AVS_RSTDR_SYSTEM_A</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_AVS_RSTDR_H264_I</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_AVS_RSTDR_V3D_G</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_AVS_RSTDR_ARM_P</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_AVS_RSTDR_ROSC</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|}
==== PM_AVS_STAT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e100080</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_AVS_STAT_ALERT_PERI_A</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_AVS_STAT_ALERT_SYSTEM_A</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_AVS_STAT_ALERT_H264_I</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_AVS_STAT_ALERT_V3D_G</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_AVS_STAT_ALERT_ARM_P</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|}
==== PM_AVS_EVENT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e100084</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_AVS_EVENT_ALERT_PERI_A</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_AVS_EVENT_ALERT_SYSTEM_A</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_AVS_EVENT_ALERT_H264_I</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_AVS_EVENT_ALERT_V3D_G</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_AVS_EVENT_ALERT_ARM_P</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|}
==== PM_AVS_INTEN ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e100088</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_AVS_INTEN_ALERT_PERI_A</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_AVS_INTEN_ALERT_SYSTEM_A</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_AVS_INTEN_ALERT_H264_I</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_AVS_INTEN_ALERT_V3D_G</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_AVS_INTEN_ALERT_ARM_P</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|}
==== PM_DUMMY ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e1000fc</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_DUMMY_ONE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x1</code> ||
|}
==== PM_IMAGE ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e100108</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_IMAGE_POWUP</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_IMAGE_POWOK</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_IMAGE_ISPOW</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_IMAGE_MEMREP</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_IMAGE_MRDONE</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_IMAGE_ISFUNC</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_IMAGE_PERIRSTN</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_IMAGE_H264RSTN</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_IMAGE_ISPRSTN</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PM_IMAGE_ENAB</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x1</code> ||
|-
| <code>missing definiton</code> || 13 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PM_IMAGE_CFG</code> || 16 || 22 || align="right"| <code>0x007f0000</code> || align="right"| <code>0xff80ffff</code> || align="right"| <code>0x0</code> ||
|}
==== PM_GRAFX ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e10010c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_GRAFX_POWUP</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_GRAFX_POWOK</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_GRAFX_ISPOW</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_GRAFX_MEMREP</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_GRAFX_MRDONE</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_GRAFX_ISFUNC</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_GRAFX_V3DRSTN</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 7 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PM_GRAFX_ENAB</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x1</code> ||
|-
| <code>missing definiton</code> || 13 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PM_GRAFX_CFG</code> || 16 || 22 || align="right"| <code>0x007f0000</code> || align="right"| <code>0xff80ffff</code> || align="right"| <code>0x0</code> ||
|}
==== PM_PROC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e100110</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PM_PROC_POWUP</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_PROC_POWOK</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_PROC_ISPOW</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_PROC_MEMREP</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_PROC_MRDONE</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_PROC_ISFUNC</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>PM_PROC_ARMRSTN</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 7 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PM_PROC_ENAB</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 13 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PM_PROC_CFG</code> || 16 || 22 || align="right"| <code>0x007f0000</code> || align="right"| <code>0xff80ffff</code> || align="right"| <code>0x0</code> ||
|}
== PRM ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e20d000</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>PRM_CS</code> ||align="right"| <code>0x7e20d000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>PRM_CV</code> ||align="right"| <code>0x7e20d004</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>PRM_SCC</code> ||align="right"| <code>0x7e20d008</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|}
=== Register details ===
== PWM ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e20c000</code> ||
|-
| id || <code>0x70776d30</code> ||
|}
=== unknown defined macro ===
{|class="wikitable"
!define !! type !! description
|-
| <code>PWM_DMA</code> || UNKNOWN ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#PWM_CTL|<code>PWM_CTL</code>]] ||align="right"| <code>0x7e20c000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xbfbfbfff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PWM_STA|<code>PWM_STA</code>]] ||align="right"| <code>0x7e20c004</code> ||align="center"| RW ||align="right"| 13 ||align="right"| <code>0x00001fff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#PWM_DMAC|<code>PWM_DMAC</code>]] ||align="right"| <code>0x7e20c008</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0x8000ffff</code> ||align="right"| <code>0x00000707</code> ||
|-
| <code>PWM_RNG1</code> ||align="right"| <code>0x7e20c010</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x00000020</code> ||
|-
| <code>PWM_DAT1</code> ||align="right"| <code>0x7e20c014</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>PWM_FIF1</code> ||align="right"| <code>0x7e20c018</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>PWM_RNG2</code> ||align="right"| <code>0x7e20c020</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x00000020</code> ||
|-
| <code>PWM_DAT2</code> ||align="right"| <code>0x7e20c024</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>PWM_RNG3</code> ||align="right"| <code>0x7e20c030</code> ||align="center"| RW ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code>0x00000020</code> ||
|-
| <code>PWM_DAT3</code> ||align="right"| <code>0x7e20c034</code> ||align="center"| RW ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>PWM_RNG4</code> ||align="right"| <code>0x7e20c040</code> ||align="center"| RW ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code>0x00000020</code> ||
|-
| <code>PWM_DAT4</code> ||align="right"| <code>0x7e20c044</code> ||align="center"| RW ||align="right"| 0 ||align="right"| <code>0000000000</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== PWM_CTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20c000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PWM_CTL_PWEN1</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_CTL_MODE1</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_CTL_RPTL1</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_CTL_SBIT1</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_CTL_POLA1</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_CTL_USEF1</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_CTL_CLRF1</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_CTL_MSEN1</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_CTL_PWEN2</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_CTL_MODE2</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_CTL_RPTL2</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_CTL_SBIT2</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_CTL_POLA2</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_CTL_USEF2</code> || 13 || 13 || align="right"| <code>0x00002000</code> || align="right"| <code>0xffffdfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 14 || 14 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PWM_CTL_MSEN2</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_CTL_PWEN3</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_CTL_MODE3</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_CTL_RPTL3</code> || 18 || 18 || align="right"| <code>0x00040000</code> || align="right"| <code>0xfffbffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_CTL_SBIT3</code> || 19 || 19 || align="right"| <code>0x00080000</code> || align="right"| <code>0xfff7ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_CTL_POLA3</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_CTL_USEF3</code> || 21 || 21 || align="right"| <code>0x00200000</code> || align="right"| <code>0xffdfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 22 || 22 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PWM_CTL_MSEN3</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_CTL_PWEN4</code> || 24 || 24 || align="right"| <code>0x01000000</code> || align="right"| <code>0xfeffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_CTL_MODE4</code> || 25 || 25 || align="right"| <code>0x02000000</code> || align="right"| <code>0xfdffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_CTL_RPTL4</code> || 26 || 26 || align="right"| <code>0x04000000</code> || align="right"| <code>0xfbffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_CTL_SBIT4</code> || 27 || 27 || align="right"| <code>0x08000000</code> || align="right"| <code>0xf7ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_CTL_POLA4</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_CTL_USEF4</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 30 || 30 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PWM_CTL_MSEN4</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== PWM_STA ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20c004</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PWM_STA_FULL1</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_STA_EMPT1</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_STA_WERR1</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_STA_RERR1</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_STA_GAPO1</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_STA_GAPO2</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_STA_GAPO3</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_STA_GAPO4</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_STA_BERR</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_STA_STA1</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_STA_STA2</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_STA_STA3</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>PWM_STA_STA4</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|}
==== PWM_DMAC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20c008</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>PWM_DMAC_DREQ</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x7</code> ||
|-
| <code>PWM_DMAC_PANIC</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x7</code> ||
|-
| <code>missing definiton</code> || 16 || 30 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>PWM_DMAC_ENAB</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
== RNG ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e104000</code> ||
|-
| id || <code>0x20726e67</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>RNG_CTRL</code> ||align="right"| <code>0x7e104000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>RNG_STATUS</code> ||align="right"| <code>0x7e104004</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>RNG_DATA</code> ||align="right"| <code>0x7e104008</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>RNG_FF_THRESHOLD</code> ||align="right"| <code>0x7e10400c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>RNG_INT_MASK</code> ||align="right"| <code>0x7e104010</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|}
=== Register details ===
== SCALER ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e400000</code> ||
|-
| id || <code>0x64647276</code> ||
|}
=== unknown defined macro ===
{|class="wikitable"
!define !! type !! description
|-
| <code>SCALER_0_DMA</code> || UNKNOWN ||
|-
| <code>SCALER_1_DMA</code> || UNKNOWN ||
|-
| <code>SCALER_2_DMA</code> || UNKNOWN ||
|-
| <code>SCALER_COB_FIFO_SIZE</code> || UNKNOWN ||
|-
| <code>SCALER_CONTEXT_MEM_SIZE</code> || UNKNOWN ||
|-
| <code>SCALER_LINE_BUFFER_MEM_SIZE</code> || UNKNOWN ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#SCALER_DISPCTRL|<code>SCALER_DISPCTRL</code>]] ||align="right"| <code>0x7e400000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SCALER_DISPSTAT|<code>SCALER_DISPSTAT</code>]] ||align="right"| <code>0x7e400004</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPID</code> ||align="right"| <code>0x7e400008</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x64647276</code> ||
|-
| [[#SCALER_DISPECTRL|<code>SCALER_DISPECTRL</code>]] ||align="right"| <code>0x7e40000c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPPROF</code> ||align="right"| <code>0x7e400010</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPDITHER</code> ||align="right"| <code>0x7e400014</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPEOLN</code> ||align="right"| <code>0x7e400018</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPLIST0</code> ||align="right"| <code>0x7e400020</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPLIST1</code> ||align="right"| <code>0x7e400024</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPLIST2</code> ||align="right"| <code>0x7e400028</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPLSTAT</code> ||align="right"| <code>0x7e40002c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPLACT0</code> ||align="right"| <code>0x7e400030</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPLACT1</code> ||align="right"| <code>0x7e400034</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPLACT2</code> ||align="right"| <code>0x7e400038</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPCTRL0</code> ||align="right"| <code>0x7e400040</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPBKGND0</code> ||align="right"| <code>0x7e400044</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPSTAT0</code> ||align="right"| <code>0x7e400048</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPBASE0</code> ||align="right"| <code>0x7e40004c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPCTRL1</code> ||align="right"| <code>0x7e400050</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPBKGND1</code> ||align="right"| <code>0x7e400054</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPSTAT1</code> ||align="right"| <code>0x7e400058</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPBASE1</code> ||align="right"| <code>0x7e40005c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPCTRL2</code> ||align="right"| <code>0x7e400060</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPBKGND2</code> ||align="right"| <code>0x7e400064</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPSTAT2</code> ||align="right"| <code>0x7e400068</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPBASE2</code> ||align="right"| <code>0x7e40006c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPALPHA2</code> ||align="right"| <code>0x7e400070</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPGAMADR</code> ||align="right"| <code>0x7e400078</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_OLEDOFFS</code> ||align="right"| <code>0x7e400080</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_OLEDCOEF0</code> ||align="right"| <code>0x7e400084</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_OLEDCOEF1</code> ||align="right"| <code>0x7e400088</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_OLEDCOEF2</code> ||align="right"| <code>0x7e40008c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPSLAVE0</code> ||align="right"| <code>0x7e4000c0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPSLAVE1</code> ||align="right"| <code>0x7e4000c8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPSLAVE2</code> ||align="right"| <code>0x7e4000d0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>SCALER_DISPGAMDAT</code> ||align="right"| <code>0x7e4000e0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|}
=== Register details ===
==== SCALER_DISPCTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e400000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SCALER_DISPCTRL_IRQ_EN</code> || 0 || 6 || align="right"| <code>0x0000007f</code> || align="right"| <code>0xffffff80</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 7 || 8 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SCALER_DISPCTRL_DSP1_IRQ_CTRL</code> || 9 || 10 || align="right"| <code>0x00000600</code> || align="right"| <code>0xfffff9ff</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPCTRL_DSP2_IRQ_CTRL</code> || 11 || 12 || align="right"| <code>0x00001800</code> || align="right"| <code>0xffffe7ff</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 13 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SCALER_DISPCTRL_TILE_WID</code> || 16 || 17 || align="right"| <code>0x00030000</code> || align="right"| <code>0xfffcffff</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPCTRL_DSP3_MUX</code> || 18 || 19 || align="right"| <code>0x000c0000</code> || align="right"| <code>0xfff3ffff</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 20 || 23 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SCALER_DISPCTRL_DSP0_PANIC</code> || 24 || 25 || align="right"| <code>0x03000000</code> || align="right"| <code>0xfcffffff</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPCTRL_DSP1_PANIC</code> || 26 || 27 || align="right"| <code>0x0c000000</code> || align="right"| <code>0xf3ffffff</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPCTRL_DSP2_PANIC</code> || 28 || 29 || align="right"| <code>0x30000000</code> || align="right"| <code>0xcfffffff</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPCTRL_VSCL_DIS</code> || 30 || 31 || align="right"| <code>0xc0000000</code> || align="right"| <code>0x3fffffff</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPCTRL_HVS_EN</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 32 || 30 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|}
==== SCALER_DISPSTAT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e400004</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SCALER_DISPSTAT_PROF_IRQ</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPSTAT_DSP0_IRQ</code> || 1 || 31 || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x00000001</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPSTAT_DSP1_IRQ</code> || 2 || 31 || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x00000003</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPSTAT_DSP2_IRQ</code> || 3 || 31 || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x00000007</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPSTAT_DMA_IRQ</code> || 4 || 31 || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0000000f</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPSTAT_WR_IRQ</code> || 5 || 31 || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0000001f</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPSTAT_RD_IRQ</code> || 6 || 31 || align="right"| <code>0xffffffc0</code> || align="right"| <code>0x0000003f</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPSTAT_DMA_ERR_BIT2</code> || 7 || 31 || align="right"| <code>0xffffff80</code> || align="right"| <code>0x0000007f</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPSTAT_DSP0_STATUS</code> || 8 || 13 || align="right"| <code>0x00003f00</code> || align="right"| <code>0xffffc0ff</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPSTAT_DMA_ERR_BIT0</code> || 14 || 31 || align="right"| <code>0xffffc000</code> || align="right"| <code>0x00003fff</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPSTAT_DMA_ERR_BIT1</code> || 15 || 31 || align="right"| <code>0xffff8000</code> || align="right"| <code>0x00007fff</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPSTAT_DSP1_STATUS</code> || 16 || 21 || align="right"| <code>0x003f0000</code> || align="right"| <code>0xffc0ffff</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 22 || 23 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SCALER_DISPSTAT_DSP2_STATUS</code> || 24 || 29 || align="right"| <code>0x3f000000</code> || align="right"| <code>0xc0ffffff</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 32 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>missing definiton</code> || 32 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>missing definiton</code> || 32 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>missing definiton</code> || 32 || 14 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>missing definiton</code> || 32 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>missing definiton</code> || 32 || 1 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>missing definiton</code> || 32 || 0 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>missing definiton</code> || 32 || 5 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>missing definiton</code> || 32 || 2 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>missing definiton</code> || 32 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|}
==== SCALER_DISPECTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e40000c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SCALER_DISPECTRL_PANIC_CTRL</code> || 0 || 6 || align="right"| <code>0x0000007f</code> || align="right"| <code>0xffffff80</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SCALER_DISPECTRL_BUSY_STATUS</code> || 8 || 31 || align="right"| <code>0xffffff00</code> || align="right"| <code>0x000000ff</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPECTRL_Y_BUSY</code> || 9 || 31 || align="right"| <code>0xfffffe00</code> || align="right"| <code>0x000001ff</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPECTRL_CB_BUSY</code> || 10 || 31 || align="right"| <code>0xfffffc00</code> || align="right"| <code>0x000003ff</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPECTRL_CR_BUSY</code> || 11 || 31 || align="right"| <code>0xfffff800</code> || align="right"| <code>0x000007ff</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPECTRL_POSTED_STATUS</code> || 12 || 14 || align="right"| <code>0x00007000</code> || align="right"| <code>0xffff8fff</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 15 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SCALER_DISPECTRL_POSTED_CTRL</code> || 16 || 21 || align="right"| <code>0x003f0000</code> || align="right"| <code>0xffc0ffff</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 22 || 23 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SCALER_DISPECTRL_GT8_BURST</code> || 24 || 31 || align="right"| <code>0xff000000</code> || align="right"| <code>0x00ffffff</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPECTRL_TWOD_SINGLE</code> || 25 || 31 || align="right"| <code>0xfe000000</code> || align="right"| <code>0x01ffffff</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPECTRL_PROF_TYPE</code> || 26 || 27 || align="right"| <code>0x0c000000</code> || align="right"| <code>0xf3ffffff</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPECTRL_Y_NE_CTRL</code> || 28 || 31 || align="right"| <code>0xf0000000</code> || align="right"| <code>0x0fffffff</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPECTRL_CB_NE_CTRL</code> || 29 || 31 || align="right"| <code>0xe0000000</code> || align="right"| <code>0x1fffffff</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPECTRL_CR_NE_CTRL</code> || 30 || 31 || align="right"| <code>0xc0000000</code> || align="right"| <code>0x3fffffff</code> || align="right"| <code></code> ||
|-
| <code>SCALER_DISPECTRL_SECURE_MODE</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 32 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>missing definiton</code> || 32 || 28 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>missing definiton</code> || 32 || 25 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>missing definiton</code> || 32 || 24 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>missing definiton</code> || 32 || 9 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>missing definiton</code> || 32 || 30 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>missing definiton</code> || 32 || 10 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>missing definiton</code> || 32 || 29 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>missing definiton</code> || 32 || 8 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|}
== SD ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7ee00000</code> ||
|-
| id || <code>0x5344434f</code> ||
|}
=== unknown defined macro ===
{|class="wikitable"
!define !! type !! description
|-
| <code>SD_HOST_DMA</code> || UNKNOWN ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#SD_CS|<code>SD_CS</code>]] ||align="right"| <code>0x7ee00000</code> ||align="center"| RW ||align="right"| 25 ||align="right"| <code>0x01ffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_SA|<code>SD_SA</code>]] ||align="right"| <code>0x7ee00004</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_SB|<code>SD_SB</code>]] ||align="right"| <code>0x7ee00008</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xfff001ff</code> ||align="right"| <code></code> ||
|-
| [[#SD_SC|<code>SD_SC</code>]] ||align="right"| <code>0x7ee0000c</code> ||align="center"| RW ||align="right"| 31 ||align="right"| <code>0x7ff00f77</code> ||align="right"| <code></code> ||
|-
| [[#SD_PT2|<code>SD_PT2</code>]] ||align="right"| <code>0x7ee00010</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_PT1|<code>SD_PT1</code>]] ||align="right"| <code>0x7ee00014</code> ||align="center"| RW ||align="right"| 28 ||align="right"| <code>0x0fffffff</code> ||align="right"| <code></code> ||
|-
| <code>SD_IDL</code> ||align="right"| <code>0x7ee00018</code> ||align="center"| RW ||align="right"| 28 ||align="right"| <code>0x0fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SD_RTC</code> ||align="right"| <code>0x7ee0001c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SD_WTC</code> ||align="right"| <code>0x7ee00020</code> ||align="center"| RO ||align="right"| 28 ||align="right"| <code>0x0fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SD_RDC</code> ||align="right"| <code>0x7ee00024</code> ||align="center"| RO ||align="right"| 28 ||align="right"| <code>0x0fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SD_WDC</code> ||align="right"| <code>0x7ee00028</code> ||align="center"| RO ||align="right"| 28 ||align="right"| <code>0x0fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SD_RAC</code> ||align="right"| <code>0x7ee0002c</code> ||align="center"| RO ||align="right"| 28 ||align="right"| <code>0x0fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SD_CYC</code> ||align="right"| <code>0x7ee00030</code> ||align="center"| RO ||align="right"| 28 ||align="right"| <code>0x0fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SD_CMD</code> ||align="right"| <code>0x7ee00034</code> ||align="center"| RO ||align="right"| 28 ||align="right"| <code>0x0fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SD_DAT</code> ||align="right"| <code>0x7ee00038</code> ||align="center"| RO ||align="right"| 28 ||align="right"| <code>0x0fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SD_SECSRT0|<code>SD_SECSRT0</code>]] ||align="right"| <code>0x7ee0003c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_SECEND0|<code>SD_SECEND0</code>]] ||align="right"| <code>0x7ee00040</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_SECSRT1|<code>SD_SECSRT1</code>]] ||align="right"| <code>0x7ee00044</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_SECEND1|<code>SD_SECEND1</code>]] ||align="right"| <code>0x7ee00048</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_SECSRT2|<code>SD_SECSRT2</code>]] ||align="right"| <code>0x7ee0004c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_SECEND2|<code>SD_SECEND2</code>]] ||align="right"| <code>0x7ee00050</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_SECSRT3|<code>SD_SECSRT3</code>]] ||align="right"| <code>0x7ee00054</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_SECEND3|<code>SD_SECEND3</code>]] ||align="right"| <code>0x7ee00058</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_PHYC|<code>SD_PHYC</code>]] ||align="right"| <code>0x7ee00060</code> ||align="center"| RW ||align="right"| 25 ||align="right"| <code>0x01111111</code> ||align="right"| <code></code> ||
|-
| [[#SD_MRT|<code>SD_MRT</code>]] ||align="right"| <code>0x7ee00064</code> ||align="center"| RW ||align="right"| 9 ||align="right"| <code>0x000001ff</code> ||align="right"| <code></code> ||
|-
| [[#SD_TMC|<code>SD_TMC</code>]] ||align="right"| <code>0x7ee0007c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffff73</code> ||align="right"| <code></code> ||
|-
| [[#SD_RWC|<code>SD_RWC</code>]] ||align="right"| <code>0x7ee00080</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0x9fdf9f9f</code> ||align="right"| <code></code> ||
|-
| <code>SD_VAD</code> ||align="right"| <code>0x7ee00084</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SD_VIN|<code>SD_VIN</code>]] ||align="right"| <code>0x7ee00088</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0x9113ffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_MR|<code>SD_MR</code>]] ||align="right"| <code>0x7ee00090</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf0ffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_SD|<code>SD_SD</code>]] ||align="right"| <code>0x7ee00094</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf1f71fff</code> ||align="right"| <code></code> ||
|-
| [[#SD_SE|<code>SD_SE</code>]] ||align="right"| <code>0x7ee00098</code> ||align="center"| RW ||align="right"| 29 ||align="right"| <code>0x13f3f73f</code> ||align="right"| <code></code> ||
|-
| <code>SD_VER</code> ||align="right"| <code>0x7ee0009c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x00000009</code> ||
|-
| [[#SD_STALL|<code>SD_STALL</code>]] ||align="right"| <code>0x7ee000a0</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x000003ff</code> ||align="right"| <code></code> ||
|-
| <code>SD_REORD</code> ||align="right"| <code>0x7ee000a8</code> ||align="center"| RO ||align="right"| 28 ||align="right"| <code>0x0fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SD_LAC</code> ||align="right"| <code>0x7ee000ac</code> ||align="center"| RO ||align="right"| 28 ||align="right"| <code>0x0fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SD_PRE</code> ||align="right"| <code>0x7ee000b0</code> ||align="center"| RO ||align="right"| 28 ||align="right"| <code>0x0fffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SD_SF|<code>SD_SF</code>]] ||align="right"| <code>0x7ee000b4</code> ||align="center"| RW ||align="right"| 30 ||align="right"| <code>0x3fffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_CARCRC|<code>SD_CARCRC</code>]] ||align="right"| <code>0x7ee00100</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DMRCRC0|<code>SD_DMRCRC0</code>]] ||align="right"| <code>0x7ee00104</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DMRCRC1|<code>SD_DMRCRC1</code>]] ||align="right"| <code>0x7ee00108</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQRCRC0|<code>SD_DQRCRC0</code>]] ||align="right"| <code>0x7ee0010c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQRCRC1|<code>SD_DQRCRC1</code>]] ||align="right"| <code>0x7ee00110</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQRCRC2|<code>SD_DQRCRC2</code>]] ||align="right"| <code>0x7ee00114</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQRCRC3|<code>SD_DQRCRC3</code>]] ||align="right"| <code>0x7ee00118</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQRCRC4|<code>SD_DQRCRC4</code>]] ||align="right"| <code>0x7ee0011c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQRCRC5|<code>SD_DQRCRC5</code>]] ||align="right"| <code>0x7ee00120</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQRCRC6|<code>SD_DQRCRC6</code>]] ||align="right"| <code>0x7ee00124</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQRCRC7|<code>SD_DQRCRC7</code>]] ||align="right"| <code>0x7ee00128</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQRCRC8|<code>SD_DQRCRC8</code>]] ||align="right"| <code>0x7ee0012c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQRCRC9|<code>SD_DQRCRC9</code>]] ||align="right"| <code>0x7ee00130</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQRCRC10|<code>SD_DQRCRC10</code>]] ||align="right"| <code>0x7ee00134</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQRCRC11|<code>SD_DQRCRC11</code>]] ||align="right"| <code>0x7ee00138</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQRCRC12|<code>SD_DQRCRC12</code>]] ||align="right"| <code>0x7ee0013c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQRCRC13|<code>SD_DQRCRC13</code>]] ||align="right"| <code>0x7ee00140</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQRCRC14|<code>SD_DQRCRC14</code>]] ||align="right"| <code>0x7ee00144</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQRCRC15|<code>SD_DQRCRC15</code>]] ||align="right"| <code>0x7ee00148</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQLCRC0|<code>SD_DQLCRC0</code>]] ||align="right"| <code>0x7ee0014c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQLCRC1|<code>SD_DQLCRC1</code>]] ||align="right"| <code>0x7ee00150</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQLCRC2|<code>SD_DQLCRC2</code>]] ||align="right"| <code>0x7ee00154</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQLCRC3|<code>SD_DQLCRC3</code>]] ||align="right"| <code>0x7ee00158</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQLCRC4|<code>SD_DQLCRC4</code>]] ||align="right"| <code>0x7ee0015c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQLCRC5|<code>SD_DQLCRC5</code>]] ||align="right"| <code>0x7ee00160</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQLCRC6|<code>SD_DQLCRC6</code>]] ||align="right"| <code>0x7ee00164</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQLCRC7|<code>SD_DQLCRC7</code>]] ||align="right"| <code>0x7ee00168</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQLCRC8|<code>SD_DQLCRC8</code>]] ||align="right"| <code>0x7ee0016c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQLCRC9|<code>SD_DQLCRC9</code>]] ||align="right"| <code>0x7ee00170</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQLCRC10|<code>SD_DQLCRC10</code>]] ||align="right"| <code>0x7ee00174</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQLCRC11|<code>SD_DQLCRC11</code>]] ||align="right"| <code>0x7ee00178</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQLCRC12|<code>SD_DQLCRC12</code>]] ||align="right"| <code>0x7ee0017c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQLCRC13|<code>SD_DQLCRC13</code>]] ||align="right"| <code>0x7ee00180</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQLCRC14|<code>SD_DQLCRC14</code>]] ||align="right"| <code>0x7ee00184</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SD_DQLCRC15|<code>SD_DQLCRC15</code>]] ||align="right"| <code>0x7ee00188</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|}
=== Register details ===
==== SD_CS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_CS_RESTRT</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_CS_EN</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_CS_DPD</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_CS_STBY</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_CS_PUSKIP</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_CS_SDTST</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_CS_STATEN</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_CS_STOP</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_CS_SREF2RUN</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_CS_IDLE</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_CS_DLLCAL</code> || 10 || 11 || align="right"| <code>0x00000c00</code> || align="right"| <code>0xfffff3ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 12 || 13 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_CS_CLKOFF</code> || 14 || 14 || align="right"| <code>0x00004000</code> || align="right"| <code>0xffffbfff</code> || align="right"| <code>0x1</code> ||
|-
| <code>SD_CS_SDUP</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_CS_RDH_IDLE</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_CS_ASHDNE</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_CS_DEL_KEEP</code> || 18 || 18 || align="right"| <code>0x00040000</code> || align="right"| <code>0xfffbffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_CS_ASHDN_T</code> || 19 || 22 || align="right"| <code>0x00780000</code> || align="right"| <code>0xff87ffff</code> || align="right"| <code>0xf</code> ||
|-
| <code>SD_CS_EXCEPTION</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_CS_STALLING</code> || 24 || 24 || align="right"| <code>0x01000000</code> || align="right"| <code>0xfeffffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_SA ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00004</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_SA_POWSAVE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 1 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_SA_CLKSTOP</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x1</code> ||
|-
| <code>SD_SA_PGEHLDE</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 14 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_SA_PGEHLD_IDL</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_SA_RFSH_T</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x30c</code> ||
|}
==== SD_SB ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00008</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_SB_COLBITS</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x1</code> ||
|-
| <code>SD_SB_ROWBITS</code> || 2 || 3 || align="right"| <code>0x0000000c</code> || align="right"| <code>0xfffffff3</code> || align="right"| <code>0x1</code> ||
|-
| <code>SD_SB_EIGHTBANK</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_SB_BANKLOW</code> || 5 || 6 || align="right"| <code>0x00000060</code> || align="right"| <code>0xffffff9f</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_SB_REORDER</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_SB_INHIBIT_LA</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 19 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_SB_STBY_T</code> || 20 || 31 || align="right"| <code>0xfff00000</code> || align="right"| <code>0x000fffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_SC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee0000c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_SC_WL</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x2</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_SC_T_WTR</code> || 4 || 6 || align="right"| <code>0x00000070</code> || align="right"| <code>0xffffff8f</code> || align="right"| <code>0x3</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_SC_T_WR</code> || 8 || 11 || align="right"| <code>0x00000f00</code> || align="right"| <code>0xfffff0ff</code> || align="right"| <code>0x6</code> ||
|-
| <code>missing definiton</code> || 12 || 19 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_SC_T_RRD</code> || 20 || 23 || align="right"| <code>0x00f00000</code> || align="right"| <code>0xff0fffff</code> || align="right"| <code>0x4</code> ||
|-
| <code>SD_SC_T_RFC</code> || 24 || 30 || align="right"| <code>0x7f000000</code> || align="right"| <code>0x80ffffff</code> || align="right"| <code>0x1e</code> ||
|}
==== SD_PT2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00010</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_PT2_T_INIT5</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0xfa0</code> ||
|}
==== SD_PT1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00014</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_PT1_T_INIT1</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x28</code> ||
|-
| <code>SD_PT1_T_INIT3</code> || 8 || 27 || align="right"| <code>0x0fffff00</code> || align="right"| <code>0xf00000ff</code> || align="right"| <code>0x13880</code> ||
|}
==== SD_SECSRT0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee0003c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_SECSRT0_EN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_SECSRT0_ADDR_LS</code> || 1 || 12 || align="right"| <code>0x00001ffe</code> || align="right"| <code>0xffffe001</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_SECSRT0_ADDR_MS</code> || 13 || 31 || align="right"| <code>0xffffe000</code> || align="right"| <code>0x00001fff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_SECEND0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00040</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_SECEND0_ADDR_LS</code> || 0 || 12 || align="right"| <code>0x00001fff</code> || align="right"| <code>0xffffe000</code> || align="right"| <code>0xfff</code> ||
|-
| <code>SD_SECEND0_ADDR_MS</code> || 13 || 31 || align="right"| <code>0xffffe000</code> || align="right"| <code>0x00001fff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_SECSRT1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00044</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_SECSRT1_EN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_SECSRT1_ADDR_LS</code> || 1 || 12 || align="right"| <code>0x00001ffe</code> || align="right"| <code>0xffffe001</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_SECSRT1_ADDR_MS</code> || 13 || 31 || align="right"| <code>0xffffe000</code> || align="right"| <code>0x00001fff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_SECEND1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00048</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_SECEND1_ADDR_LS</code> || 0 || 12 || align="right"| <code>0x00001fff</code> || align="right"| <code>0xffffe000</code> || align="right"| <code>0xfff</code> ||
|-
| <code>SD_SECEND1_ADDR_MS</code> || 13 || 31 || align="right"| <code>0xffffe000</code> || align="right"| <code>0x00001fff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_SECSRT2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee0004c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_SECSRT2_EN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_SECSRT2_ADDR_LS</code> || 1 || 12 || align="right"| <code>0x00001ffe</code> || align="right"| <code>0xffffe001</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_SECSRT2_ADDR_MS</code> || 13 || 31 || align="right"| <code>0xffffe000</code> || align="right"| <code>0x00001fff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_SECEND2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00050</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_SECEND2_ADDR_LS</code> || 0 || 12 || align="right"| <code>0x00001fff</code> || align="right"| <code>0xffffe000</code> || align="right"| <code>0xfff</code> ||
|-
| <code>SD_SECEND2_ADDR_MS</code> || 13 || 31 || align="right"| <code>0xffffe000</code> || align="right"| <code>0x00001fff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_SECSRT3 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00054</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_SECSRT3_EN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_SECSRT3_ADDR_LS</code> || 1 || 12 || align="right"| <code>0x00001ffe</code> || align="right"| <code>0xffffe001</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_SECSRT3_ADDR_MS</code> || 13 || 31 || align="right"| <code>0xffffe000</code> || align="right"| <code>0x00001fff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_SECEND3 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00058</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_SECEND3_ADDR_LS</code> || 0 || 12 || align="right"| <code>0x00001fff</code> || align="right"| <code>0xffffe000</code> || align="right"| <code>0xfff</code> ||
|-
| <code>SD_SECEND3_ADDR_MS</code> || 13 || 31 || align="right"| <code>0xffffe000</code> || align="right"| <code>0x00001fff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_PHYC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00060</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_PHYC_PHYRST</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 1 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_PHYC_VREF_ENB</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 5 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_PHYC_BIST_MODE</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_PHYC_IOB_TMODE</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 13 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_PHYC_MDLL_TMODE</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 17 || 19 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_PHYC_CRC_EN</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 21 || 23 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_PHYC_CRC_CLR</code> || 24 || 24 || align="right"| <code>0x01000000</code> || align="right"| <code>0xfeffffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_MRT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00064</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_MRT_T_MRW</code> || 0 || 8 || align="right"| <code>0x000001ff</code> || align="right"| <code>0xfffffe00</code> || align="right"| <code>0x4</code> ||
|}
==== SD_TMC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee0007c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_TMC_TSTCLK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_TMC_TS</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 2 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_TMC_IPSEL</code> || 4 || 6 || align="right"| <code>0x00000070</code> || align="right"| <code>0xffffff8f</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 7 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_TMC_IPRD</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_TMC_TSTPAT</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_RWC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00080</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_RWC_RXVAL</code> || 0 || 4 || align="right"| <code>0x0000001f</code> || align="right"| <code>0xffffffe0</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 5 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_RWC_RXOVR</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_RWC_WRTVAL</code> || 8 || 12 || align="right"| <code>0x00001f00</code> || align="right"| <code>0xffffe0ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 13 || 14 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_RWC_WRTOVR</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_RWC_LASTCNT</code> || 16 || 20 || align="right"| <code>0x001f0000</code> || align="right"| <code>0xffe0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 21 || 21 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_RWC_MARGIN</code> || 22 || 23 || align="right"| <code>0x00c00000</code> || align="right"| <code>0xff3fffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>SD_RWC_MAXCNT</code> || 24 || 28 || align="right"| <code>0x1f000000</code> || align="right"| <code>0xe0ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 29 || 30 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_RWC_RSTMAX</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_VIN ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00088</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_VIN_ID</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_VIN_WRITE</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_VIN_SPLIT</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 18 || 19 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_VIN_VIO</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 21 || 23 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_VIN_MULT</code> || 24 || 24 || align="right"| <code>0x01000000</code> || align="right"| <code>0xfeffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 25 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_VIN_INT_EN</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 29 || 30 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_VIN_CLEAR</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_MR ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00090</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_MR_ADDR</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_MR_WDATA</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_MR_RDATA</code> || 16 || 23 || align="right"| <code>0x00ff0000</code> || align="right"| <code>0xff00ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 24 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_MR_RW</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_MR_HI_Z</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_MR_TIMEOUT</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_MR_DONE</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x1</code> ||
|}
==== SD_SD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00094</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_SD_T_RCD</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x8</code> ||
|-
| <code>SD_SD_T_RPpb</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x8</code> ||
|-
| <code>SD_SD_T_RAS</code> || 8 || 12 || align="right"| <code>0x00001f00</code> || align="right"| <code>0xffffe0ff</code> || align="right"| <code>0xe</code> ||
|-
| <code>missing definiton</code> || 13 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_SD_T_XP</code> || 16 || 18 || align="right"| <code>0x00070000</code> || align="right"| <code>0xfff8ffff</code> || align="right"| <code>0x2</code> ||
|-
| <code>missing definiton</code> || 19 || 19 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_SD_T_RC</code> || 20 || 24 || align="right"| <code>0x01f00000</code> || align="right"| <code>0xfe0fffff</code> || align="right"| <code>0x14</code> ||
|-
| <code>missing definiton</code> || 25 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_SD_T_RPab</code> || 28 || 31 || align="right"| <code>0xf0000000</code> || align="right"| <code>0x0fffffff</code> || align="right"| <code>0xa</code> ||
|}
==== SD_SE ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00098</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_SE_T_XSR</code> || 0 || 5 || align="right"| <code>0x0000003f</code> || align="right"| <code>0xffffffc0</code> || align="right"| <code>0x28</code> ||
|-
| <code>missing definiton</code> || 6 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_SE_T_RTP</code> || 8 || 10 || align="right"| <code>0x00000700</code> || align="right"| <code>0xfffff8ff</code> || align="right"| <code>0x3</code> ||
|-
| <code>missing definiton</code> || 11 || 11 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_SE_T_FAW</code> || 12 || 17 || align="right"| <code>0x0003f000</code> || align="right"| <code>0xfffc0fff</code> || align="right"| <code>0x19</code> ||
|-
| <code>missing definiton</code> || 18 || 19 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_SE_RL</code> || 20 || 25 || align="right"| <code>0x03f00000</code> || align="right"| <code>0xfc0fffff</code> || align="right"| <code>0x8</code> ||
|-
| <code>missing definiton</code> || 26 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SD_SE_RL_EN</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_STALL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee000a0</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_STALL_CYCLES</code> || 0 || 9 || align="right"| <code>0x000003ff</code> || align="right"| <code>0xfffffc00</code> || align="right"| <code>0x0</code> ||
|}
==== SD_SF ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee000b4</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_SF_MDLL_CAL</code> || 0 || 8 || align="right"| <code>0x000001ff</code> || align="right"| <code>0xfffffe00</code> || align="right"| <code>0x12c</code> ||
|-
| <code>SD_SF_POWSAV_T</code> || 9 || 18 || align="right"| <code>0x0007fe00</code> || align="right"| <code>0xfff801ff</code> || align="right"| <code>0x040</code> ||
|-
| <code>SD_SF_PGEHLD_T</code> || 19 || 28 || align="right"| <code>0x1ff80000</code> || align="right"| <code>0xe007ffff</code> || align="right"| <code>0x100</code> ||
|-
| <code>SD_SF_PHYHOLD</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_CARCRC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00100</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_CARCRC_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_CARCRC_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DMRCRC0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00104</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DMRCRC0_LOW</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DMRCRC0_HIGH</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DMRCRC1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00108</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DMRCRC1_LOW</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DMRCRC1_HIGH</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQRCRC0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee0010c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQRCRC0_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQRCRC0_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQRCRC1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00110</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQRCRC1_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQRCRC1_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQRCRC2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00114</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQRCRC2_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQRCRC2_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQRCRC3 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00118</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQRCRC3_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQRCRC3_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQRCRC4 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee0011c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQRCRC4_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQRCRC4_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQRCRC5 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00120</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQRCRC5_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQRCRC5_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQRCRC6 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00124</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQRCRC6_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQRCRC6_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQRCRC7 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00128</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQRCRC7_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQRCRC7_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQRCRC8 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee0012c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQRCRC8_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQRCRC8_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQRCRC9 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00130</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQRCRC9_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQRCRC9_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQRCRC10 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00134</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQRCRC10_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQRCRC10_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQRCRC11 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00138</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQRCRC11_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQRCRC11_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQRCRC12 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee0013c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQRCRC12_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQRCRC12_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQRCRC13 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00140</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQRCRC13_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQRCRC13_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQRCRC14 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00144</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQRCRC14_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQRCRC14_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQRCRC15 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00148</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQRCRC15_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQRCRC15_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQLCRC0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee0014c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQLCRC0_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQLCRC0_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQLCRC1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00150</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQLCRC1_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQLCRC1_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQLCRC2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00154</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQLCRC2_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQLCRC2_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQLCRC3 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00158</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQLCRC3_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQLCRC3_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQLCRC4 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee0015c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQLCRC4_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQLCRC4_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQLCRC5 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00160</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQLCRC5_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQLCRC5_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQLCRC6 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00164</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQLCRC6_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQLCRC6_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQLCRC7 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00168</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQLCRC7_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQLCRC7_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQLCRC8 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee0016c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQLCRC8_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQLCRC8_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQLCRC9 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00170</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQLCRC9_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQLCRC9_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQLCRC10 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00174</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQLCRC10_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQLCRC10_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQLCRC11 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00178</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQLCRC11_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQLCRC11_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQLCRC12 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee0017c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQLCRC12_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQLCRC12_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQLCRC13 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00180</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQLCRC13_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQLCRC13_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQLCRC14 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00184</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQLCRC14_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQLCRC14_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== SD_DQLCRC15 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee00188</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SD_DQLCRC15_FALL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>SD_DQLCRC15_RISE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
== SH ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e202000</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#SH_CMD|<code>SH_CMD</code>]] ||align="right"| <code>0x7e202000</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000cfff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SH_ARG|<code>SH_ARG</code>]] ||align="right"| <code>0x7e202004</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SH_TOUT|<code>SH_TOUT</code>]] ||align="right"| <code>0x7e202008</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x00a00000</code> ||
|-
| [[#SH_CDIV|<code>SH_CDIV</code>]] ||align="right"| <code>0x7e20200c</code> ||align="center"| RW ||align="right"| 11 ||align="right"| <code>0x000007ff</code> ||align="right"| <code>0x000001fb</code> ||
|-
| [[#SH_RSP0|<code>SH_RSP0</code>]] ||align="right"| <code>0x7e202010</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SH_RSP1|<code>SH_RSP1</code>]] ||align="right"| <code>0x7e202014</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SH_RSP2|<code>SH_RSP2</code>]] ||align="right"| <code>0x7e202018</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SH_RSP3|<code>SH_RSP3</code>]] ||align="right"| <code>0x7e20201c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SH_HSTS|<code>SH_HSTS</code>]] ||align="right"| <code>0x7e202020</code> ||align="center"| RW ||align="right"| 11 ||align="right"| <code>0x000007f9</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SH_VDD|<code>SH_VDD</code>]] ||align="right"| <code>0x7e202030</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SH_EDM|<code>SH_EDM</code>]] ||align="right"| <code>0x7e202034</code> ||align="center"| RW ||align="right"| 19 ||align="right"| <code>0x0007ffff</code> ||align="right"| <code></code> ||
|-
| [[#SH_HCFG|<code>SH_HCFG</code>]] ||align="right"| <code>0x7e202038</code> ||align="center"| RW ||align="right"| 11 ||align="right"| <code>0x0000073f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SH_HBCT|<code>SH_HBCT</code>]] ||align="right"| <code>0x7e20203c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x00000400</code> ||
|-
| [[#SH_DATA|<code>SH_DATA</code>]] ||align="right"| <code>0x7e202040</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#SH_HBLC|<code>SH_HBLC</code>]] ||align="right"| <code>0x7e202050</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== SH_CMD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e202000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SH_CMD_COMMAND</code> || 0 || 5 || align="right"| <code>0x0000003f</code> || align="right"| <code>0xffffffc0</code> || align="right"| <code>0x0</code> ||
|-
| <code>SH_CMD_READ_CMD</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>SH_CMD_WRITE_CMD</code> || 7 || 8 || align="right"| <code>0x00000180</code> || align="right"| <code>0xfffffe7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>SH_CMD_LONG_RESPONSE</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SH_CMD_NO_RESPONSE</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SH_CMD_BUSY_CMD</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 12 || 13 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SH_CMD_FAIL_FLAG</code> || 14 || 14 || align="right"| <code>0x00004000</code> || align="right"| <code>0xffffbfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SH_CMD_NEW_FLAG</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|}
==== SH_ARG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e202004</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SH_ARG_ARGUMENT</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== SH_TOUT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e202008</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SH_TOUT_TIME_OUT</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0xa00000</code> ||
|}
==== SH_CDIV ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20200c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SH_CDIV_CLOCKDIV</code> || 0 || 10 || align="right"| <code>0x000007ff</code> || align="right"| <code>0xfffff800</code> || align="right"| <code>0x1fb</code> ||
|}
==== SH_RSP0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e202010</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SH_RSP0_CARD_STATUS</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== SH_RSP1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e202014</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SH_RSP1_CID_CSD</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== SH_RSP2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e202018</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SH_RSP2_CID_CSD</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== SH_RSP3 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20201c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SH_RSP3_CID_CSD</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x0</code> ||
|}
==== SH_HSTS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e202020</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SH_HSTS_DATA_FLAG</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 1 || 2 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SH_HSTS_FIFO_ERROR</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>SH_HSTS_CRC7_ERROR</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>SH_HSTS_CRC16_ERROR</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>SH_HSTS_CMD_TIME_OUT</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>SH_HSTS_REW_TIME_OUT</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>SH_HSTS_SDIO_IRPT</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SH_HSTS_BLOCK_IRPT</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SH_HSTS_BUSY_IRPT</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|}
==== SH_VDD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e202030</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SH_VDD_POWER_ON</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== SH_EDM ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e202034</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SH_EDM_STATE_MACHINE</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code></code> ||
|-
| <code>SH_EDM_FIFO_COUNT</code> || 4 || 8 || align="right"| <code>0x000001f0</code> || align="right"| <code>0xfffffe0f</code> || align="right"| <code></code> ||
|-
| <code>SH_EDM_WRITE_THRESHOLD</code> || 9 || 13 || align="right"| <code>0x00003e00</code> || align="right"| <code>0xffffc1ff</code> || align="right"| <code></code> ||
|-
| <code>SH_EDM_READ_THRESHOLD</code> || 14 || 18 || align="right"| <code>0x0007c000</code> || align="right"| <code>0xfff83fff</code> || align="right"| <code></code> ||
|}
==== SH_HCFG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e202038</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SH_HCFG_REL_CMD_LINE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>SH_HCFG_WIDE_INT_BUS</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>SH_HCFG_WIDE_EXT_BUS</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>SH_HCFG_SLOW_CARD</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>SH_HCFG_DATA_IRPT_EN</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>SH_HCFG_SDIO_IRPT_EN</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SH_HCFG_BLOCK_IRPT_EN</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 9 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SH_HCFG_BUSY_IRPT_EN</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|}
==== SH_HBCT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20203c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SH_HBCT_BYTECOUNT</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code>0x400</code> ||
|}
==== SH_DATA ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e202040</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SH_DATA_DATA</code> || 0 || 31 || align="right"| <code>0xffffffff</code> || align="right"| <code>0x00000000</code> || align="right"| <code></code> ||
|}
==== SH_HBLC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e202050</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SH_HBLC_BLOCKCOUNT</code> || 0 || 8 || align="right"| <code>0x000001ff</code> || align="right"| <code>0xfffffe00</code> || align="right"| <code>0x0</code> ||
|}
== SLIM ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e210000</code> ||
|-
| id || <code>0x736c696d</code> ||
|}
=== unknown defined macro ===
{|class="wikitable"
!define !! type !! description
|-
| <code>SLIM_CRX_DMA</code> || UNKNOWN ||
|-
| <code>SLIM_CTX_DMA</code> || UNKNOWN ||
|-
| <code>SLIM_DRX_DMA</code> || UNKNOWN ||
|-
| <code>SLIM_DTX_DMA</code> || UNKNOWN ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>SLIM_CON</code> ||align="right"| <code>0x7e210000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xfffff0ff</code> ||align="right"| <code>0x000000c1</code> ||
|-
| <code>SLIM_CON2</code> ||align="right"| <code>0x7e210004</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xff008001</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_STAT</code> ||align="right"| <code>0x7e210008</code> ||align="center"| RW ||align="right"| 26 ||align="right"| <code>0x03ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_FS</code> ||align="right"| <code>0x7e21000c</code> ||align="center"| RW ||align="right"| 14 ||align="right"| <code>0x00003fff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_EA0</code> ||align="right"| <code>0x7e210010</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffff00ff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_EA1</code> ||align="right"| <code>0x7e210014</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0x8000ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DMA_MC_RX</code> ||align="right"| <code>0x7e210020</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DMA_MC_TX</code> ||align="right"| <code>0x7e210024</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DMA_DC0</code> ||align="right"| <code>0x7e210030</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DMA_DC1</code> ||align="right"| <code>0x7e210034</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DMA_DC2</code> ||align="right"| <code>0x7e210038</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DMA_DC3</code> ||align="right"| <code>0x7e21003c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DMA_DC4</code> ||align="right"| <code>0x7e210040</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DMA_DC5</code> ||align="right"| <code>0x7e210044</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DMA_DC6</code> ||align="right"| <code>0x7e210048</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DMA_DC7</code> ||align="right"| <code>0x7e21004c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DMA_DC8</code> ||align="right"| <code>0x7e210050</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DMA_DC9</code> ||align="right"| <code>0x7e210054</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DMA_MC_CON</code> ||align="right"| <code>0x7e210080</code> ||align="center"| RW ||align="right"| 2 ||align="right"| <code>0x00000003</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DMA_DC_CON</code> ||align="right"| <code>0x7e210084</code> ||align="center"| RW ||align="right"| 20 ||align="right"| <code>0x000fffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DMA_MC_STAT</code> ||align="right"| <code>0x7e210088</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DMA_DC_STAT_0</code> ||align="right"| <code>0x7e21008c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DMA_DC_STAT_1</code> ||align="right"| <code>0x7e210090</code> ||align="center"| RW ||align="right"| 20 ||align="right"| <code>0x000f000f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_MC_IN_CON</code> ||align="right"| <code>0x7e210100</code> ||align="center"| RW ||align="right"| 12 ||align="right"| <code>0x00000f1d</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_MC_IN_STAT</code> ||align="right"| <code>0x7e210104</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_MC_OUT_CON</code> ||align="right"| <code>0x7e210120</code> ||align="center"| RW ||align="right"| 7 ||align="right"| <code>0x00000048</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_MC_OUT_STAT</code> ||align="right"| <code>0x7e210124</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x00000008</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC0_PA0</code> ||align="right"| <code>0x7e210200</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffff1f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC0_PA1</code> ||align="right"| <code>0x7e210204</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffff3f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC0_CON</code> ||align="right"| <code>0x7e210208</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffff0070</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC0_STAT</code> ||align="right"| <code>0x7e21020c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xc0ff00c7</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC0_PROT</code> ||align="right"| <code>0x7e210210</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xc001ffff</code> ||align="right"| <code>0x000093a0</code> ||
|-
| <code>SLIM_DCC1_PA0</code> ||align="right"| <code>0x7e210220</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffff1f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC1_PA1</code> ||align="right"| <code>0x7e210224</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffff3f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC1_CON</code> ||align="right"| <code>0x7e210228</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffff0070</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC1_STAT</code> ||align="right"| <code>0x7e21022c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xc0ff00c7</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC1_PROT</code> ||align="right"| <code>0x7e210230</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xc001ffff</code> ||align="right"| <code>0x000093a0</code> ||
|-
| <code>SLIM_DCC2_PA0</code> ||align="right"| <code>0x7e210240</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffff1f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC2_PA1</code> ||align="right"| <code>0x7e210244</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffff3f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC2_CON</code> ||align="right"| <code>0x7e210248</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffff0070</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC2_STAT</code> ||align="right"| <code>0x7e21024c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xc0ff00c7</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC2_PROT</code> ||align="right"| <code>0x7e210250</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xc001ffff</code> ||align="right"| <code>0x000093a0</code> ||
|-
| <code>SLIM_DCC3_PA0</code> ||align="right"| <code>0x7e210260</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffff1f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC3_PA1</code> ||align="right"| <code>0x7e210264</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffff3f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC3_CON</code> ||align="right"| <code>0x7e210268</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffff0070</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC3_STAT</code> ||align="right"| <code>0x7e21026c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xc0ff00c7</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC3_PROT</code> ||align="right"| <code>0x7e210270</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xc001ffff</code> ||align="right"| <code>0x000093a0</code> ||
|-
| <code>SLIM_DCC4_PA0</code> ||align="right"| <code>0x7e210280</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffff1f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC4_PA1</code> ||align="right"| <code>0x7e210284</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffff3f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC4_CON</code> ||align="right"| <code>0x7e210288</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffff0070</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC4_STAT</code> ||align="right"| <code>0x7e21028c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xc0ff00c7</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC4_PROT</code> ||align="right"| <code>0x7e210290</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xc001ffff</code> ||align="right"| <code>0x000093a0</code> ||
|-
| <code>SLIM_DCC5_PA0</code> ||align="right"| <code>0x7e2102a0</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffff1f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC5_PA1</code> ||align="right"| <code>0x7e2102a4</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffff3f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC5_CON</code> ||align="right"| <code>0x7e2102a8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffff0070</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC5_STAT</code> ||align="right"| <code>0x7e2102ac</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xc0ff00c7</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC5_PROT</code> ||align="right"| <code>0x7e2102b0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xc001ffff</code> ||align="right"| <code>0x000093a0</code> ||
|-
| <code>SLIM_DCC6_PA0</code> ||align="right"| <code>0x7e2102c0</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffff1f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC6_PA1</code> ||align="right"| <code>0x7e2102c4</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffff3f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC6_CON</code> ||align="right"| <code>0x7e2102c8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffff0070</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC6_STAT</code> ||align="right"| <code>0x7e2102cc</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xc0ff00c7</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC6_PROT</code> ||align="right"| <code>0x7e2102d0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xc001ffff</code> ||align="right"| <code>0x000093a0</code> ||
|-
| <code>SLIM_DCC7_PA0</code> ||align="right"| <code>0x7e2102e0</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffff1f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC7_PA1</code> ||align="right"| <code>0x7e2102e4</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffff3f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC7_CON</code> ||align="right"| <code>0x7e2102e8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffff0070</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC7_STAT</code> ||align="right"| <code>0x7e2102ec</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xc0ff00c7</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC7_PROT</code> ||align="right"| <code>0x7e2102f0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xc001ffff</code> ||align="right"| <code>0x000093a0</code> ||
|-
| <code>SLIM_DCC8_PA0</code> ||align="right"| <code>0x7e210300</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffff1f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC8_PA1</code> ||align="right"| <code>0x7e210304</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffff3f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC8_CON</code> ||align="right"| <code>0x7e210308</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffff0070</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC8_STAT</code> ||align="right"| <code>0x7e21030c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xc0ff00c7</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC8_PROT</code> ||align="right"| <code>0x7e210310</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xc001ffff</code> ||align="right"| <code>0x000093a0</code> ||
|-
| <code>SLIM_DCC9_PA0</code> ||align="right"| <code>0x7e210320</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffff1f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC9_PA1</code> ||align="right"| <code>0x7e210324</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffff3f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC9_CON</code> ||align="right"| <code>0x7e210328</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffff0070</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC9_STAT</code> ||align="right"| <code>0x7e21032c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xc0ff00c7</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SLIM_DCC9_PROT</code> ||align="right"| <code>0x7e210330</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xc001ffff</code> ||align="right"| <code>0x000093a0</code> ||
|}
=== Register details ===
== SMI ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e600000</code> ||
|-
| id || <code>0x534d4958</code> ||
|}
=== unknown defined macro ===
{|class="wikitable"
!define !! type !! description
|-
| <code>SMI_DMA</code> || UNKNOWN ||
|-
| <code>SMI_FIFO_ADDRESS</code> || MACRO ||
|-
| <code>SMI_SCALER_0_DMA</code> || UNKNOWN ||
|-
| <code>SMI_SCALER_1_DMA</code> || UNKNOWN ||
|-
| <code>SMI_SCALER_2_DMA</code> || UNKNOWN ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#SMI_CS|<code>SMI_CS</code>]] ||align="right"| <code>0x7e600000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xff00ffff</code> ||align="right"| <code></code> ||
|-
| <code>SMI_L</code> ||align="right"| <code>0x7e600004</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SMI_A|<code>SMI_A</code>]] ||align="right"| <code>0x7e600008</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x0000033f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SMI_D</code> ||align="right"| <code>0x7e60000c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SMI_DSR0|<code>SMI_DSR0</code>]] ||align="right"| <code>0x7e600010</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x0101000c</code> ||
|-
| [[#SMI_DSW0|<code>SMI_DSW0</code>]] ||align="right"| <code>0x7e600014</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x0101000c</code> ||
|-
| [[#SMI_DSR1|<code>SMI_DSR1</code>]] ||align="right"| <code>0x7e600018</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x0101000c</code> ||
|-
| [[#SMI_DSW1|<code>SMI_DSW1</code>]] ||align="right"| <code>0x7e60001c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x0101000c</code> ||
|-
| [[#SMI_DSR2|<code>SMI_DSR2</code>]] ||align="right"| <code>0x7e600020</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x0101000c</code> ||
|-
| [[#SMI_DSW2|<code>SMI_DSW2</code>]] ||align="right"| <code>0x7e600024</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x0101000c</code> ||
|-
| [[#SMI_DSR3|<code>SMI_DSR3</code>]] ||align="right"| <code>0x7e600028</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x0101000c</code> ||
|-
| [[#SMI_DSW3|<code>SMI_DSW3</code>]] ||align="right"| <code>0x7e60002c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0x0101000c</code> ||
|-
| [[#SMI_DC|<code>SMI_DC</code>]] ||align="right"| <code>0x7e600030</code> ||align="center"| RW ||align="right"| 29 ||align="right"| <code>0x11ffffff</code> ||align="right"| <code>0x00c10820</code> ||
|-
| [[#SMI_DCS|<code>SMI_DCS</code>]] ||align="right"| <code>0x7e600034</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SMI_DA|<code>SMI_DA</code>]] ||align="right"| <code>0x7e600038</code> ||align="center"| RW ||align="right"| 10 ||align="right"| <code>0x0000033f</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>SMI_DD</code> ||align="right"| <code>0x7e60003c</code> ||align="center"| RW ||align="right"| 18 ||align="right"| <code>0x0003ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SMI_FD|<code>SMI_FD</code>]] ||align="right"| <code>0x7e600040</code> ||align="center"| RW ||align="right"| 14 ||align="right"| <code>0x00003f3f</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== SMI_CS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e600000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SMI_CS_ENABLE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_CS_DONE</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_CS_ACTIVE</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_CS_START</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_CS_CLEAR</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_CS_WRITE</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_CS_PAD</code> || 6 || 7 || align="right"| <code>0x000000c0</code> || align="right"| <code>0xffffff3f</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_CS_TEEN</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_CS_INTD</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_CS_INTT</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_CS_INTR</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_CS_PVMODE</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_CS_SETERR</code> || 13 || 13 || align="right"| <code>0x00002000</code> || align="right"| <code>0xffffdfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_CS_PXLDAT</code> || 14 || 14 || align="right"| <code>0x00004000</code> || align="right"| <code>0xffffbfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_CS_EDREQ</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 16 || 23 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SMI_CS_PRDY</code> || 24 || 24 || align="right"| <code>0x01000000</code> || align="right"| <code>0xfeffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_CS_AFERR</code> || 25 || 25 || align="right"| <code>0x02000000</code> || align="right"| <code>0xfdffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_CS_TXW</code> || 26 || 26 || align="right"| <code>0x04000000</code> || align="right"| <code>0xfbffffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>SMI_CS_RXR</code> || 27 || 27 || align="right"| <code>0x08000000</code> || align="right"| <code>0xf7ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_CS_TXD</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>SMI_CS_RXD</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_CS_TXE</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>SMI_CS_RXF</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== SMI_A ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e600008</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SMI_A_ADDR</code> || 0 || 5 || align="right"| <code>0x0000003f</code> || align="right"| <code>0xffffffc0</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SMI_A_DEVICE</code> || 8 || 9 || align="right"| <code>0x00000300</code> || align="right"| <code>0xfffffcff</code> || align="right"| <code>0x0</code> ||
|}
==== SMI_DSR0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e600010</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SMI_DSR0_RSTROBE</code> || 0 || 6 || align="right"| <code>0x0000007f</code> || align="right"| <code>0xffffff80</code> || align="right"| <code>0xc</code> ||
|-
| <code>SMI_DSR0_RDREQ</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSR0_RPACE</code> || 8 || 14 || align="right"| <code>0x00007f00</code> || align="right"| <code>0xffff80ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSR0_RPACEALL</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSR0_RHOLD</code> || 16 || 21 || align="right"| <code>0x003f0000</code> || align="right"| <code>0xffc0ffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>SMI_DSR0_FSETUP</code> || 22 || 22 || align="right"| <code>0x00400000</code> || align="right"| <code>0xffbfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSR0_MODE68</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSR0_RSETUP</code> || 24 || 29 || align="right"| <code>0x3f000000</code> || align="right"| <code>0xc0ffffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>SMI_DSR0_RWIDTH</code> || 30 || 31 || align="right"| <code>0xc0000000</code> || align="right"| <code>0x3fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== SMI_DSW0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e600014</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SMI_DSW0_WSTROBE</code> || 0 || 6 || align="right"| <code>0x0000007f</code> || align="right"| <code>0xffffff80</code> || align="right"| <code>0xc</code> ||
|-
| <code>SMI_DSW0_WDREQ</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSW0_WPACE</code> || 8 || 14 || align="right"| <code>0x00007f00</code> || align="right"| <code>0xffff80ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSW0_WPACEALL</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSW0_WHOLD</code> || 16 || 21 || align="right"| <code>0x003f0000</code> || align="right"| <code>0xffc0ffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>SMI_DSW0_WSWAP</code> || 22 || 22 || align="right"| <code>0x00400000</code> || align="right"| <code>0xffbfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSW0_WFORMAT</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSW0_WSETUP</code> || 24 || 29 || align="right"| <code>0x3f000000</code> || align="right"| <code>0xc0ffffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>SMI_DSW0_WWIDTH</code> || 30 || 31 || align="right"| <code>0xc0000000</code> || align="right"| <code>0x3fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== SMI_DSR1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e600018</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SMI_DSR1_RSTROBE</code> || 0 || 6 || align="right"| <code>0x0000007f</code> || align="right"| <code>0xffffff80</code> || align="right"| <code>0xc</code> ||
|-
| <code>SMI_DSR1_RDREQ</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSR1_RPACE</code> || 8 || 14 || align="right"| <code>0x00007f00</code> || align="right"| <code>0xffff80ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSR1_RPACEALL</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSR1_RHOLD</code> || 16 || 21 || align="right"| <code>0x003f0000</code> || align="right"| <code>0xffc0ffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>SMI_DSR1_FSETUP</code> || 22 || 22 || align="right"| <code>0x00400000</code> || align="right"| <code>0xffbfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSR1_MODE68</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSR1_RSETUP</code> || 24 || 29 || align="right"| <code>0x3f000000</code> || align="right"| <code>0xc0ffffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>SMI_DSR1_RWIDTH</code> || 30 || 31 || align="right"| <code>0xc0000000</code> || align="right"| <code>0x3fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== SMI_DSW1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e60001c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SMI_DSW1_WSTROBE</code> || 0 || 6 || align="right"| <code>0x0000007f</code> || align="right"| <code>0xffffff80</code> || align="right"| <code>0xc</code> ||
|-
| <code>SMI_DSW1_WDREQ</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSW1_WPACE</code> || 8 || 14 || align="right"| <code>0x00007f00</code> || align="right"| <code>0xffff80ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSW1_WPACEALL</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSW1_WHOLD</code> || 16 || 21 || align="right"| <code>0x003f0000</code> || align="right"| <code>0xffc0ffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>SMI_DSW1_WSWAP</code> || 22 || 22 || align="right"| <code>0x00400000</code> || align="right"| <code>0xffbfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSW1_WFORMAT</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSW1_WSETUP</code> || 24 || 29 || align="right"| <code>0x3f000000</code> || align="right"| <code>0xc0ffffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>SMI_DSW1_WWIDTH</code> || 30 || 31 || align="right"| <code>0xc0000000</code> || align="right"| <code>0x3fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== SMI_DSR2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e600020</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SMI_DSR2_RSTROBE</code> || 0 || 6 || align="right"| <code>0x0000007f</code> || align="right"| <code>0xffffff80</code> || align="right"| <code>0xc</code> ||
|-
| <code>SMI_DSR2_RDREQ</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSR2_RPACE</code> || 8 || 14 || align="right"| <code>0x00007f00</code> || align="right"| <code>0xffff80ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSR2_RPACEALL</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSR2_RHOLD</code> || 16 || 21 || align="right"| <code>0x003f0000</code> || align="right"| <code>0xffc0ffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>SMI_DSR2_FSETUP</code> || 22 || 22 || align="right"| <code>0x00400000</code> || align="right"| <code>0xffbfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSR2_MODE68</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSR2_RSETUP</code> || 24 || 29 || align="right"| <code>0x3f000000</code> || align="right"| <code>0xc0ffffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>SMI_DSR2_RWIDTH</code> || 30 || 31 || align="right"| <code>0xc0000000</code> || align="right"| <code>0x3fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== SMI_DSW2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e600024</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SMI_DSW2_WSTROBE</code> || 0 || 6 || align="right"| <code>0x0000007f</code> || align="right"| <code>0xffffff80</code> || align="right"| <code>0xc</code> ||
|-
| <code>SMI_DSW2_WDREQ</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSW2_WPACE</code> || 8 || 14 || align="right"| <code>0x00007f00</code> || align="right"| <code>0xffff80ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSW2_WPACEALL</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSW2_WHOLD</code> || 16 || 21 || align="right"| <code>0x003f0000</code> || align="right"| <code>0xffc0ffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>SMI_DSW2_WSWAP</code> || 22 || 22 || align="right"| <code>0x00400000</code> || align="right"| <code>0xffbfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSW2_WFORMAT</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSW2_WSETUP</code> || 24 || 29 || align="right"| <code>0x3f000000</code> || align="right"| <code>0xc0ffffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>SMI_DSW2_WWIDTH</code> || 30 || 31 || align="right"| <code>0xc0000000</code> || align="right"| <code>0x3fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== SMI_DSR3 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e600028</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SMI_DSR3_RSTROBE</code> || 0 || 6 || align="right"| <code>0x0000007f</code> || align="right"| <code>0xffffff80</code> || align="right"| <code>0xc</code> ||
|-
| <code>SMI_DSR3_RDREQ</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSR3_RPACE</code> || 8 || 14 || align="right"| <code>0x00007f00</code> || align="right"| <code>0xffff80ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSR3_RPACEALL</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSR3_RHOLD</code> || 16 || 21 || align="right"| <code>0x003f0000</code> || align="right"| <code>0xffc0ffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>SMI_DSR3_FSETUP</code> || 22 || 22 || align="right"| <code>0x00400000</code> || align="right"| <code>0xffbfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSR3_MODE68</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSR3_RSETUP</code> || 24 || 29 || align="right"| <code>0x3f000000</code> || align="right"| <code>0xc0ffffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>SMI_DSR3_RWIDTH</code> || 30 || 31 || align="right"| <code>0xc0000000</code> || align="right"| <code>0x3fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== SMI_DSW3 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e60002c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SMI_DSW3_WSTROBE</code> || 0 || 6 || align="right"| <code>0x0000007f</code> || align="right"| <code>0xffffff80</code> || align="right"| <code>0xc</code> ||
|-
| <code>SMI_DSW3_WDREQ</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSW3_WPACE</code> || 8 || 14 || align="right"| <code>0x00007f00</code> || align="right"| <code>0xffff80ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSW3_WPACEALL</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSW3_WHOLD</code> || 16 || 21 || align="right"| <code>0x003f0000</code> || align="right"| <code>0xffc0ffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>SMI_DSW3_WSWAP</code> || 22 || 22 || align="right"| <code>0x00400000</code> || align="right"| <code>0xffbfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSW3_WFORMAT</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DSW3_WSETUP</code> || 24 || 29 || align="right"| <code>0x3f000000</code> || align="right"| <code>0xc0ffffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>SMI_DSW3_WWIDTH</code> || 30 || 31 || align="right"| <code>0xc0000000</code> || align="right"| <code>0x3fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== SMI_DC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e600030</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SMI_DC_REQW</code> || 0 || 5 || align="right"| <code>0x0000003f</code> || align="right"| <code>0xffffffc0</code> || align="right"| <code>0x20</code> ||
|-
| <code>SMI_DC_REQR</code> || 6 || 11 || align="right"| <code>0x00000fc0</code> || align="right"| <code>0xfffff03f</code> || align="right"| <code>0x20</code> ||
|-
| <code>SMI_DC_PANICW</code> || 12 || 17 || align="right"| <code>0x0003f000</code> || align="right"| <code>0xfffc0fff</code> || align="right"| <code>0x10</code> ||
|-
| <code>SMI_DC_PANICR</code> || 18 || 23 || align="right"| <code>0x00fc0000</code> || align="right"| <code>0xff03ffff</code> || align="right"| <code>0x30</code> ||
|-
| <code>SMI_DC_DMAP</code> || 24 || 24 || align="right"| <code>0x01000000</code> || align="right"| <code>0xfeffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 25 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SMI_DC_DMAEN</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|}
==== SMI_DCS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e600034</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SMI_DCS_EANBLE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DCS_START</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DCS_DONE</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>SMI_DCS_WRITE</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|}
==== SMI_DA ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e600038</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SMI_DA_ADDR</code> || 0 || 5 || align="right"| <code>0x0000003f</code> || align="right"| <code>0xffffffc0</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SMI_DA_WRITE</code> || 8 || 9 || align="right"| <code>0x00000300</code> || align="right"| <code>0xfffffcff</code> || align="right"| <code>0x0</code> ||
|}
==== SMI_FD ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e600040</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SMI_FD_FCNT</code> || 0 || 5 || align="right"| <code>0x0000003f</code> || align="right"| <code>0xffffffc0</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SMI_FD_FLVL</code> || 8 || 13 || align="right"| <code>0x00003f00</code> || align="right"| <code>0xffffc0ff</code> || align="right"| <code>0x0</code> ||
|}
== SPI ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e204000</code> ||
|}
=== unknown defined macro ===
{|class="wikitable"
!define !! type !! description
|-
| <code>SPI_RX_DMA</code> || UNKNOWN ||
|-
| <code>SPI_TX_DMA</code> || UNKNOWN ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#SPI_CS|<code>SPI_CS</code>]] ||align="right"| <code>0x7e204000</code> ||align="center"| RW ||align="right"| 21 ||align="right"| <code>0x001f07ff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SPI_FIFO|<code>SPI_FIFO</code>]] ||align="right"| <code>0x7e204004</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SPI_CLK|<code>SPI_CLK</code>]] ||align="right"| <code>0x7e204008</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SPI_DLEN|<code>SPI_DLEN</code>]] ||align="right"| <code>0x7e20400c</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SPI_LTOH|<code>SPI_LTOH</code>]] ||align="right"| <code>0x7e204010</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code>0x00000001</code> ||
|}
=== Register details ===
==== SPI_CS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e204000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 1 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SPI_CS_CPHA</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>SPI_CS_CPOL</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>SPI_CS_CLEAR</code> || 4 || 5 || align="right"| <code>0x00000030</code> || align="right"| <code>0xffffffcf</code> || align="right"| <code>0x0</code> ||
|-
| <code>SPI_CS_CSPOL</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>SPI_CS_TA</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>SPI_CS_DMAEN</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SPI_CS_INTD</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SPI_CS_INTR</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 11 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SPI_CS_DONE</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SPI_CS_RXD</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SPI_CS_TXD</code> || 18 || 18 || align="right"| <code>0x00040000</code> || align="right"| <code>0xfffbffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SPI_CS_RXR</code> || 19 || 19 || align="right"| <code>0x00080000</code> || align="right"| <code>0xfff7ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>SPI_CS_RXF</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x0</code> ||
|}
==== SPI_FIFO ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e204004</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SPI_FIFO_DATA</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|}
==== SPI_CLK ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e204008</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SPI_CLK_CDIV</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|}
==== SPI_DLEN ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20400c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SPI_DLEN_LEN</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|}
==== SPI_LTOH ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e204010</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SPI_LTOH_TOH</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x1</code> ||
|}
== ST ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e003000</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>ST_CS</code> ||align="right"| <code>0x7e003000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>ST_CLO</code> ||align="right"| <code>0x7e003004</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>ST_CHI</code> ||align="right"| <code>0x7e003008</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>ST_C0</code> ||align="right"| <code>0x7e00300c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>ST_C1</code> ||align="right"| <code>0x7e003010</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>ST_C2</code> ||align="right"| <code>0x7e003014</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| <code>ST_C3</code> ||align="right"| <code>0x7e003018</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
== SYSAC ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e009000</code> ||
|-
| id || <code>0x4152424d</code> ||
|}
=== unknown defined macro ===
{|class="wikitable"
!define !! type !! description
|-
| <code>SYSAC_DMA_ARBITER_CONTROL_LITE_CHANNEL_INIBIT_RESET0x0</code> ||  ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#SYSAC_HOST_PRIORITY|<code>SYSAC_HOST_PRIORITY</code>]] ||align="right"| <code>0x7e009000</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SYSAC_DBG_PRIORITY|<code>SYSAC_DBG_PRIORITY</code>]] ||align="right"| <code>0x7e009004</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SYSAC_HVSM_PRIORITY|<code>SYSAC_HVSM_PRIORITY</code>]] ||align="right"| <code>0x7e009008</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SYSAC_V3D_PRIORITY|<code>SYSAC_V3D_PRIORITY</code>]] ||align="right"| <code>0x7e00900c</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SYSAC_H264_PRIORITY|<code>SYSAC_H264_PRIORITY</code>]] ||align="right"| <code>0x7e009010</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SYSAC_JPEG_PRIORITY|<code>SYSAC_JPEG_PRIORITY</code>]] ||align="right"| <code>0x7e009014</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SYSAC_TRANS_PRIORITY|<code>SYSAC_TRANS_PRIORITY</code>]] ||align="right"| <code>0x7e009018</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SYSAC_ISP_PRIORITY|<code>SYSAC_ISP_PRIORITY</code>]] ||align="right"| <code>0x7e00901c</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SYSAC_USB_PRIORITY|<code>SYSAC_USB_PRIORITY</code>]] ||align="right"| <code>0x7e009020</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SYSAC_L2_ARBITER_CONTROL|<code>SYSAC_L2_ARBITER_CONTROL</code>]] ||align="right"| <code>0x7e009040</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SYSAC_UC_ARBITER_CONTROL|<code>SYSAC_UC_ARBITER_CONTROL</code>]] ||align="right"| <code>0x7e009044</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SYSAC_SRC_ARBITER_CONTROL|<code>SYSAC_SRC_ARBITER_CONTROL</code>]] ||align="right"| <code>0x7e009048</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SYSAC_PERI_ARBITER_CONTROL|<code>SYSAC_PERI_ARBITER_CONTROL</code>]] ||align="right"| <code>0x7e00904c</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SYSAC_DMA_ARBITER_CONTROL_UC|<code>SYSAC_DMA_ARBITER_CONTROL_UC</code>]] ||align="right"| <code>0x7e009050</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SYSAC_DMA_ARBITER_CONTROL_L2|<code>SYSAC_DMA_ARBITER_CONTROL_L2</code>]] ||align="right"| <code>0x7e009054</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SYSAC_DMA_ARBITER_CONTROL_PER|<code>SYSAC_DMA_ARBITER_CONTROL_PER</code>]] ||align="right"| <code>0x7e009058</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SYSAC_DMA_ARBITER_CONTROL_LITE|<code>SYSAC_DMA_ARBITER_CONTROL_LITE</code>]] ||align="right"| <code>0x7e00905c</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SYSAC_DUMMY_STATUS|<code>SYSAC_DUMMY_STATUS</code>]] ||align="right"| <code>0x7e009060</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SYSAC_DMA_DREQ_CONTROL|<code>SYSAC_DMA_DREQ_CONTROL</code>]] ||align="right"| <code>0x7e009064</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#SYSAC_V3D_LIMITER|<code>SYSAC_V3D_LIMITER</code>]] ||align="right"| <code>0x7e009068</code> ||align="center"| RW ||align="right"| 12 ||align="right"| <code>0x00000fff</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== SYSAC_HOST_PRIORITY ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e009000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SYSAC_HOST_PRIORITY_PRIORITY</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|}
==== SYSAC_DBG_PRIORITY ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e009004</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SYSAC_DBG_PRIORITY_PRIORITY</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|}
==== SYSAC_HVSM_PRIORITY ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e009008</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SYSAC_HVSM_PRIORITY_N_PRIORITY</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_HVSM_PRIORITY_P_PRIORITY</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x0</code> ||
|}
==== SYSAC_V3D_PRIORITY ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00900c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SYSAC_V3D_PRIORITY_PRIORITY</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|}
==== SYSAC_H264_PRIORITY ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e009010</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SYSAC_H264_PRIORITY_PRIORITY</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|}
==== SYSAC_JPEG_PRIORITY ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e009014</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SYSAC_JPEG_PRIORITY_N_PRIORITY</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_JPEG_PRIORITY_P_PRIORITY</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x0</code> ||
|}
==== SYSAC_TRANS_PRIORITY ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e009018</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SYSAC_TRANS_PRIORITY_N_PRIORITY</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_TRANS_PRIORITY_P_PRIORITY</code> || 4 || 7 || align="right"| <code>0x000000f0</code> || align="right"| <code>0xffffff0f</code> || align="right"| <code>0x0</code> ||
|}
==== SYSAC_ISP_PRIORITY ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00901c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SYSAC_ISP_PRIORITY_PRIORITY</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|}
==== SYSAC_USB_PRIORITY ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e009020</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SYSAC_USB_PRIORITY_PRIORITY</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|}
==== SYSAC_L2_ARBITER_CONTROL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e009040</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SYSAC_L2_ARBITER_CONTROL_LIMIT</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_L2_ARBITER_CONTROL_DELAY</code> || 2 || 3 || align="right"| <code>0x0000000c</code> || align="right"| <code>0xfffffff3</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_L2_ARBITER_CONTROL_THRESHOLD</code> || 4 || 5 || align="right"| <code>0x00000030</code> || align="right"| <code>0xffffffcf</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_L2_ARBITER_CONTROL_ALGORITHM</code> || 6 || 7 || align="right"| <code>0x000000c0</code> || align="right"| <code>0xffffff3f</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_L2_ARBITER_CONTROL_CHANNEL_INIBIT</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|}
==== SYSAC_UC_ARBITER_CONTROL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e009044</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SYSAC_UC_ARBITER_CONTROL_LIMIT</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_UC_ARBITER_CONTROL_DELAY</code> || 2 || 3 || align="right"| <code>0x0000000c</code> || align="right"| <code>0xfffffff3</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_UC_ARBITER_CONTROL_THRESHOLD</code> || 4 || 5 || align="right"| <code>0x00000030</code> || align="right"| <code>0xffffffcf</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_UC_ARBITER_CONTROL_ALGORITHM</code> || 6 || 7 || align="right"| <code>0x000000c0</code> || align="right"| <code>0xffffff3f</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_UC_ARBITER_CONTROL_CHANNEL_INIBIT</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|}
==== SYSAC_SRC_ARBITER_CONTROL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e009048</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SYSAC_SRC_ARBITER_CONTROL_LIMIT</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_SRC_ARBITER_CONTROL_DELAY</code> || 2 || 3 || align="right"| <code>0x0000000c</code> || align="right"| <code>0xfffffff3</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_SRC_ARBITER_CONTROL_THRESHOLD</code> || 4 || 5 || align="right"| <code>0x00000030</code> || align="right"| <code>0xffffffcf</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_SRC_ARBITER_CONTROL_ALGORITHM</code> || 6 || 7 || align="right"| <code>0x000000c0</code> || align="right"| <code>0xffffff3f</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_SRC_ARBITER_CONTROL_CHANNEL_INIBIT</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|}
==== SYSAC_PERI_ARBITER_CONTROL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00904c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SYSAC_PERI_ARBITER_CONTROL_LIMIT</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_PERI_ARBITER_CONTROL_DELAY</code> || 2 || 3 || align="right"| <code>0x0000000c</code> || align="right"| <code>0xfffffff3</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_PERI_ARBITER_CONTROL_THRESHOLD</code> || 4 || 5 || align="right"| <code>0x00000030</code> || align="right"| <code>0xffffffcf</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_PERI_ARBITER_CONTROL_ALGORITHM</code> || 6 || 7 || align="right"| <code>0x000000c0</code> || align="right"| <code>0xffffff3f</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_PERI_ARBITER_CONTROL_CHANNEL_INIBIT</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|}
==== SYSAC_DMA_ARBITER_CONTROL_UC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e009050</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SYSAC_DMA_ARBITER_CONTROL_UC_LIMIT</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_DMA_ARBITER_CONTROL_UC_DELAY</code> || 2 || 3 || align="right"| <code>0x0000000c</code> || align="right"| <code>0xfffffff3</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_DMA_ARBITER_CONTROL_UC_THRESHOLD</code> || 4 || 5 || align="right"| <code>0x00000030</code> || align="right"| <code>0xffffffcf</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_DMA_ARBITER_CONTROL_UC_ALGORITHM</code> || 6 || 7 || align="right"| <code>0x000000c0</code> || align="right"| <code>0xffffff3f</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_DMA_ARBITER_CONTROL_UC_CHANNEL_INIBIT</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|}
==== SYSAC_DMA_ARBITER_CONTROL_L2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e009054</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SYSAC_DMA_ARBITER_CONTROL_L2_LIMIT</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_DMA_ARBITER_CONTROL_L2_DELAY</code> || 2 || 3 || align="right"| <code>0x0000000c</code> || align="right"| <code>0xfffffff3</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_DMA_ARBITER_CONTROL_L2_THRESHOLD</code> || 4 || 5 || align="right"| <code>0x00000030</code> || align="right"| <code>0xffffffcf</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_DMA_ARBITER_CONTROL_L2_ALGORITHM</code> || 6 || 7 || align="right"| <code>0x000000c0</code> || align="right"| <code>0xffffff3f</code> || align="right"| <code>0x0</code> ||
|}
==== SYSAC_DMA_ARBITER_CONTROL_PER ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e009058</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SYSAC_DMA_ARBITER_CONTROL_PER_LIMIT</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_DMA_ARBITER_CONTROL_PER_DELAY</code> || 2 || 3 || align="right"| <code>0x0000000c</code> || align="right"| <code>0xfffffff3</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_DMA_ARBITER_CONTROL_PER_THRESHOLD</code> || 4 || 5 || align="right"| <code>0x00000030</code> || align="right"| <code>0xffffffcf</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_DMA_ARBITER_CONTROL_PER_ALGORITHM</code> || 6 || 7 || align="right"| <code>0x000000c0</code> || align="right"| <code>0xffffff3f</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_DMA_ARBITER_CONTROL_PER_CHANNEL_INIBIT</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|}
==== SYSAC_DMA_ARBITER_CONTROL_LITE ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00905c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SYSAC_DMA_ARBITER_CONTROL_LITE_LIMIT</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_DMA_ARBITER_CONTROL_LITE_DELAY</code> || 2 || 3 || align="right"| <code>0x0000000c</code> || align="right"| <code>0xfffffff3</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_DMA_ARBITER_CONTROL_LITE_THRESHOLD</code> || 4 || 5 || align="right"| <code>0x00000030</code> || align="right"| <code>0xffffffcf</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_DMA_ARBITER_CONTROL_LITE_ALGORITHM</code> || 6 || 7 || align="right"| <code>0x000000c0</code> || align="right"| <code>0xffffff3f</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_DMA_ARBITER_CONTROL_LITE_CHANNEL_INIBIT</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|}
==== SYSAC_DUMMY_STATUS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e009060</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SYSAC_DUMMY_STATUS_IDLE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|}
==== SYSAC_DMA_DREQ_CONTROL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e009064</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SYSAC_DMA_DREQ_CONTROL_SMI_DISABLE</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_DMA_DREQ_CONTROL_DMA_DBG_PAUSE_OR</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|}
==== SYSAC_V3D_LIMITER ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e009068</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>SYSAC_V3D_LIMITER_INCREMENT</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_V3D_LIMITER_ENABLE</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_V3D_LIMITER_HOLDOFF</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 1 || -1 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>SYSAC_V3D_LIMITER_SPARE</code> || 1 || 3 || align="right"| <code>0x0000000e</code> || align="right"| <code>0xfffffff1</code> || align="right"| <code>0x0</code> ||
|-
| <code>SYSAC_V3D_LIMITER_MAX_PRIORITY</code> || 3 || 7 || align="right"| <code>0x000000f8</code> || align="right"| <code>0xffffff07</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 4 || 2 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|}
== TB ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e20b000</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#TB_TASK|<code>TB_TASK</code>]] ||align="right"| <code>0x7e20b000</code> ||align="center"| RW ||align="right"| 17 ||align="right"| <code>0x0001ffff</code> ||align="right"| <code></code> ||
|-
| <code>TB_ADDR</code> ||align="right"| <code>0x7e20b000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>TB_TASK_PARAM1</code> ||align="right"| <code>0x7e20b004</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>TB_TASK_PARAM2</code> ||align="right"| <code>0x7e20b008</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>TB_TASK_PARAM3</code> ||align="right"| <code>0x7e20b00c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>TB_TASK_STATUS</code> ||align="right"| <code>0x7e20b080</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>TB_TASK_RXDATA1</code> ||align="right"| <code>0x7e20b084</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>TB_TASK_RXDATA2</code> ||align="right"| <code>0x7e20b088</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>TB_TASK_TXTCLR</code> ||align="right"| <code>0x7e20b0f0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>TB_HDMI</code> ||align="right"| <code>0x7e20b100</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>TB_PCM</code> ||align="right"| <code>0x7e20b200</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>TB_HOST</code> ||align="right"| <code>0x7e20b300</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#TB_PRINTER_CTRL|<code>TB_PRINTER_CTRL</code>]] ||align="right"| <code>0x7e20b400</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000fff3</code> ||align="right"| <code></code> ||
|-
| <code>TB_PRINTER_DATA</code> ||align="right"| <code>0x7e20b404</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>TB_BOOT_ADDR</code> ||align="right"| <code>0x7e20b500</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#TB_BOOT_OPT|<code>TB_BOOT_OPT</code>]] ||align="right"| <code>0x7e20b504</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0x800007ff</code> ||align="right"| <code></code> ||
|-
| [[#TB_BOOT_SECURE_MODE|<code>TB_BOOT_SECURE_MODE</code>]] ||align="right"| <code>0x7e20b508</code> ||align="center"| RW ||align="right"| 2 ||align="right"| <code>0x00000003</code> ||align="right"| <code></code> ||
|-
| [[#TB_BOOT_STATUS|<code>TB_BOOT_STATUS</code>]] ||align="right"| <code>0x7e20b50c</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code></code> ||
|-
| [[#TB_JTB_CONFIG|<code>TB_JTB_CONFIG</code>]] ||align="right"| <code>0x7e20b800</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xbfffffff</code> ||align="right"| <code></code> ||
|-
| <code>TB_JTB_TMS</code> ||align="right"| <code>0x7e20b804</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>TB_JTB_TDI</code> ||align="right"| <code>0x7e20b808</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>TB_JTB_TDO</code> ||align="right"| <code>0x7e20b80c</code> ||align="center"| RO ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>TB_JTB_BITCNT</code> ||align="right"| <code>0x7e20b810</code> ||align="center"| RW ||align="right"| 6 ||align="right"| <code>0x0000003f</code> ||align="right"| <code></code> ||
|-
| <code>TB_JTB_PORTEN</code> ||align="right"| <code>0x7e20b814</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code></code> ||
|}
=== Register details ===
==== TB_TASK ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20b000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>TB_TASK_NUM</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code></code> ||
|-
| <code>TB_TASK_TEXT_FLAG</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code></code> ||
|}
==== TB_PRINTER_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20b400</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>TB_PRINTER_CTRL_OFFSET</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 2 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>TB_PRINTER_CTRL_TASKNO</code> || 4 || 15 || align="right"| <code>0x0000fff0</code> || align="right"| <code>0xffff000f</code> || align="right"| <code></code> ||
|}
==== TB_BOOT_OPT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20b504</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>TB_BOOT_OPT_FAST_OPT</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code></code> ||
|-
| <code>TB_BOOT_OPT_EIGHT_BANK</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code></code> ||
|-
| <code>TB_BOOT_OPT_FPGA</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code></code> ||
|-
| <code>TB_BOOT_OPT_TCL_SIM</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code></code> ||
|-
| <code>TB_BOOT_OPT_ELPIDA</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code></code> ||
|-
| <code>TB_BOOT_OPT_SDC_BEHAV_PHY</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code></code> ||
|-
| <code>TB_BOOT_OPT_NO_PRINT</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code></code> ||
|-
| <code>TB_BOOT_OPT_BOOT_HALT</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code></code> ||
|-
| <code>TB_BOOT_OPT_BANK_MODE</code> || 8 || 9 || align="right"| <code>0x00000300</code> || align="right"| <code>0xfffffcff</code> || align="right"| <code></code> ||
|-
| <code>TB_BOOT_OPT_DONT_SET_VPU_CLK</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 11 || 30 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>TB_BOOT_OPT_TB_PRESENT</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code></code> ||
|}
==== TB_BOOT_SECURE_MODE ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20b508</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>TB_BOOT_SECURE_MODE_JTAG_SECURE</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code></code> ||
|}
==== TB_BOOT_STATUS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20b50c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>TB_BOOT_STATUS_CPRMAN_PROGRAMMED</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code></code> ||
|}
==== TB_JTB_CONFIG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e20b800</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>TB_JTB_CONFIG_SBITS</code> || 0 || 4 || align="right"| <code>0x0000001f</code> || align="right"| <code>0xffffffe0</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 5 || 5 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>TB_JTB_CONFIG_OUT_MS</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code></code> ||
|-
| <code>TB_JTB_CONFIG_INV_CLK</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code></code> ||
|-
| <code>TB_JTB_CONFIG_TMS_RISE</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code></code> ||
|-
| <code>TB_JTB_CONFIG_TDI_RISE</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code></code> ||
|-
| <code>TB_JTB_CONFIG_TDO_RISE</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code></code> ||
|-
| <code>TB_JTB_CONFIG_ENABLE</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code></code> ||
|-
| <code>TB_JTB_CONFIG_D_HOLD</code> || 12 || 13 || align="right"| <code>0x00003000</code> || align="right"| <code>0xffffcfff</code> || align="right"| <code></code> ||
|-
| <code>TB_JTB_CONFIG_TRSTN</code> || 14 || 14 || align="right"| <code>0x00004000</code> || align="right"| <code>0xffffbfff</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 15 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>TB_JTB_CONFIG_SPEED</code> || 16 || 23 || align="right"| <code>0x00ff0000</code> || align="right"| <code>0xff00ffff</code> || align="right"| <code></code> ||
|-
| <code>TB_JTB_CONFIG_BITCNT</code> || 23 || 29 || align="right"| <code>0x3f800000</code> || align="right"| <code>0xc07fffff</code> || align="right"| <code></code> ||
|-
| <code>missing definiton</code> || 24 || 22 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>missing definiton</code> || 30 || 30 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>TB_JTB_CONFIG_BUSY</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code></code> ||
|}
== TE ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e20e000</code> ||
|-
| id || <code>0x00746563</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>TE_0C</code> ||align="right"| <code>0x7e20e000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>TE_0VSWIDTH</code> ||align="right"| <code>0x7e20e004</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>TE_0TIMER</code> ||align="right"| <code>0x7e20e008</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>TE_1C</code> ||align="right"| <code>0x7e20e00c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>TE_1VSWIDTH</code> ||align="right"| <code>0x7e20e010</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>TE_1TIMER</code> ||align="right"| <code>0x7e20e014</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>TE_2C</code> ||align="right"| <code>0x7e20e018</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>TE_2VSWIDTH</code> ||align="right"| <code>0x7e20e01c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>TE_2TIMER</code> ||align="right"| <code>0x7e20e020</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|}
=== Register details ===
== TS ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e212000</code> ||
|-
| id || <code>0x7473656e</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#TS_TSENSCTL|<code>TS_TSENSCTL</code>]] ||align="right"| <code>0x7e212000</code> ||align="center"| RW ||align="right"| 27 ||align="right"| <code>0x07ffffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#TS_TSENSSTAT|<code>TS_TSENSSTAT</code>]] ||align="right"| <code>0x7e212004</code> ||align="center"| RW ||align="right"| 12 ||align="right"| <code>0x00000fff</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== TS_TSENSCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e212000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>TS_TSENSCTL_PRWDW</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>TS_TSENSCTL_RSTB</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>TS_TSENSCTL_CTRL</code> || 2 || 4 || align="right"| <code>0x0000001c</code> || align="right"| <code>0xffffffe3</code> || align="right"| <code>0x0</code> ||
|-
| <code>TS_TSENSCTL_EN_INT</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>TS_TSENSCTL_DIRECT</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>TS_TSENSCTL_CLR_INT</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>TS_TSENSCTL_THOLD</code> || 8 || 17 || align="right"| <code>0x0003ff00</code> || align="right"| <code>0xfffc00ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>TS_TSENSCTL_RSTDELAY</code> || 18 || 25 || align="right"| <code>0x03fc0000</code> || align="right"| <code>0xfc03ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>TS_TSENSCTL_REGULEN</code> || 26 || 26 || align="right"| <code>0x04000000</code> || align="right"| <code>0xfbffffff</code> || align="right"| <code>0x0</code> ||
|}
==== TS_TSENSSTAT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e212004</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>TS_TSENSSTAT_DATA</code> || 0 || 9 || align="right"| <code>0x000003ff</code> || align="right"| <code>0xfffffc00</code> || align="right"| <code>0x0</code> ||
|-
| <code>TS_TSENSSTAT_VALID</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|-
| <code>TS_TSENSSTAT_INTERUPT</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x0</code> ||
|}
== TXP ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e004000</code> ||
|-
| id || <code>0x20763374</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>TXP_DST_PTR</code> ||align="right"| <code>0x7e004000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xfffffffe</code> ||align="right"| <code></code> ||
|-
| <code>TXP_DST_PITCH</code> ||align="right"| <code>0x7e004004</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xfffffff0</code> ||align="right"| <code></code> ||
|-
| [[#TXP_DIM|<code>TXP_DIM</code>]] ||align="right"| <code>0x7e004008</code> ||align="center"| RW ||align="right"| 28 ||align="right"| <code>0x0fff0fff</code> ||align="right"| <code></code> ||
|-
| [[#TXP_CTRL|<code>TXP_CTRL</code>]] ||align="right"| <code>0x7e00400c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#TXP_PROGRESS|<code>TXP_PROGRESS</code>]] ||align="right"| <code>0x7e004010</code> ||align="center"| RO ||align="right"| 12 ||align="right"| <code>0x00000fff</code> ||align="right"| <code></code> ||
|-
| [[#TXP_XTRA|<code>TXP_XTRA</code>]] ||align="right"| <code>0x7e004018</code> ||align="center"| RW ||align="right"| 1 ||align="right"| <code>0x00000001</code> ||align="right"| <code></code> ||
|}
=== Register details ===
==== TXP_DIM ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e004008</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>TXP_DIM_WIDTH</code> || 0 || 11 || align="right"| <code>0x00000fff</code> || align="right"| <code>0xfffff000</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 12 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>TXP_DIM_HEIGHT</code> || 16 || 27 || align="right"| <code>0x0fff0000</code> || align="right"| <code>0xf000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== TXP_CTRL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e00400c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>TXP_CTRL_GO</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code></code> ||
|-
| <code>TXP_CTRL_BUSY</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code></code> ||
|-
| <code>TXP_CTRL_EI</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code></code> ||
|-
| <code>TXP_CTRL_FIELD</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code></code> ||
|-
| <code>TXP_CTRL_TEST_MODE</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code></code> ||
|-
| <code>TXP_CTRL_TFORMAT</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code></code> ||
|-
| <code>TXP_CTRL_TRANSPOSE</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code></code> ||
|-
| <code>TXP_CTRL_LINEAR_UTILE</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code></code> ||
|-
| <code>TXP_CTRL_FORMAT</code> || 8 || 11 || align="right"| <code>0x00000f00</code> || align="right"| <code>0xfffff0ff</code> || align="right"| <code></code> ||
|-
| <code>TXP_CTRL_ALPHA_INVERT</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code></code> ||
|-
| <code>TXP_CTRL_DITHER</code> || 13 || 13 || align="right"| <code>0x00002000</code> || align="right"| <code>0xffffdfff</code> || align="right"| <code></code> ||
|-
| <code>TXP_CTRL_ABORT</code> || 14 || 14 || align="right"| <code>0x00004000</code> || align="right"| <code>0xffffbfff</code> || align="right"| <code></code> ||
|-
| <code>TXP_CTRL_VSTART_AT_EOF</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code></code> ||
|-
| <code>TXP_CTRL_BWE</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code>0xf</code> ||
|-
| <code>TXP_CTRL_ALPHA_ENABLE</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code></code> ||
|-
| <code>TXP_CTRL_POWERDOWN</code> || 21 || 21 || align="right"| <code>0x00200000</code> || align="right"| <code>0xffdfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>TXP_CTRL_VERSION</code> || 22 || 23 || align="right"| <code>0x00c00000</code> || align="right"| <code>0xff3fffff</code> || align="right"| <code>0x1</code> ||
|-
| <code>TXP_CTRL_PILOT</code> || 24 || 31 || align="right"| <code>0xff000000</code> || align="right"| <code>0x00ffffff</code> || align="right"| <code>0x54</code> ||
|}
==== TXP_PROGRESS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e004010</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>TXP_PROGRESS_LINES</code> || 0 || 11 || align="right"| <code>0x00000fff</code> || align="right"| <code>0xfffff000</code> || align="right"| <code></code> ||
|}
==== TXP_XTRA ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e004018</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>TXP_XTRA_NOSTBY</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code></code> ||
|}
== USB ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e980000</code> ||
|-
| id || <code>0x75736230</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#USB_GOTGCTL|<code>USB_GOTGCTL</code>]] ||align="right"| <code>0x7e980000</code> ||align="center"| RW ||align="right"| 20 ||align="right"| <code>0x000f0f03</code> ||align="right"| <code></code> ||
|-
| [[#USB_GOTGINT|<code>USB_GOTGINT</code>]] ||align="right"| <code>0x7e980004</code> ||align="center"| RW ||align="right"| 20 ||align="right"| <code>0x000e0304</code> ||align="right"| <code></code> ||
|-
| [[#USB_GAHBCFG|<code>USB_GAHBCFG</code>]] ||align="right"| <code>0x7e980008</code> ||align="center"| RW ||align="right"| 9 ||align="right"| <code>0x000001bf</code> ||align="right"| <code></code> ||
|-
| [[#USB_GUSBCFG|<code>USB_GUSBCFG</code>]] ||align="right"| <code>0x7e98000c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xe3ffbfff</code> ||align="right"| <code></code> ||
|-
| [[#USB_GRSTCTL|<code>USB_GRSTCTL</code>]] ||align="right"| <code>0x7e980010</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xc00007ff</code> ||align="right"| <code></code> ||
|-
| <code>USB_GINTSTS</code> ||align="right"| <code>0x7e980014</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_GINTMSK|<code>USB_GINTMSK</code>]] ||align="right"| <code>0x7e980018</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xf77effff</code> ||align="right"| <code></code> ||
|-
| <code>USB_GRXSTSR</code> ||align="right"| <code>0x7e98001c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_GRXSTSP|<code>USB_GRXSTSP</code>]] ||align="right"| <code>0x7e980020</code> ||align="center"| RW ||align="right"| 25 ||align="right"| <code>0x01ffffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_GRXFSIZ|<code>USB_GRXFSIZ</code>]] ||align="right"| <code>0x7e980024</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_GNPTXFSIZ|<code>USB_GNPTXFSIZ</code>]] ||align="right"| <code>0x7e980028</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_GNPTXSTS|<code>USB_GNPTXSTS</code>]] ||align="right"| <code>0x7e98002c</code> ||align="center"| RW ||align="right"| 31 ||align="right"| <code>0x7fffffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_GI2CCTL|<code>USB_GI2CCTL</code>]] ||align="right"| <code>0x7e980030</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xdfffffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_GPVNDCTL|<code>USB_GPVNDCTL</code>]] ||align="right"| <code>0x7e980034</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0x8e7f3fff</code> ||align="right"| <code></code> ||
|-
| [[#USB_GGPIO|<code>USB_GGPIO</code>]] ||align="right"| <code>0x7e980038</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_GUID</code> ||align="right"| <code>0x7e98003c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_GSNPSID</code> ||align="right"| <code>0x7e980040</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_GHWCFG1</code> ||align="right"| <code>0x7e980044</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_GHWCFG2|<code>USB_GHWCFG2</code>]] ||align="right"| <code>0x7e980048</code> ||align="center"| RW ||align="right"| 31 ||align="right"| <code>0x7fcfffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_GHWCFG3|<code>USB_GHWCFG3</code>]] ||align="right"| <code>0x7e98004c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffff0fff</code> ||align="right"| <code></code> ||
|-
| [[#USB_GHWCFG4|<code>USB_GHWCFG4</code>]] ||align="right"| <code>0x7e980050</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffc03f</code> ||align="right"| <code></code> ||
|-
| <code>USB_GLPMCFG</code> ||align="right"| <code>0x7e980054</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_GAXIDEV</code> ||align="right"| <code>0x7e980054</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_GMDIOCSR</code> ||align="right"| <code>0x7e980080</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_GMDIOGEN</code> ||align="right"| <code>0x7e980084</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_GVBUSDRV</code> ||align="right"| <code>0x7e980088</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HPTXFSIZ</code> ||align="right"| <code>0x7e980100</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_DIEPTXF1|<code>USB_DIEPTXF1</code>]] ||align="right"| <code>0x7e980104</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DPTXFSIZ1</code> ||align="right"| <code>0x7e980104</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DPTXFSIZ2</code> ||align="right"| <code>0x7e980108</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTXF2</code> ||align="right"| <code>0x7e980108</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTXF3</code> ||align="right"| <code>0x7e98010c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DPTXFSIZ3</code> ||align="right"| <code>0x7e98010c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTXF4</code> ||align="right"| <code>0x7e980110</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DPTXFSIZ4</code> ||align="right"| <code>0x7e980110</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DPTXFSIZ5</code> ||align="right"| <code>0x7e980114</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTXF5</code> ||align="right"| <code>0x7e980114</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTXF6</code> ||align="right"| <code>0x7e980118</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DPTXFSIZ6</code> ||align="right"| <code>0x7e980118</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTXF7</code> ||align="right"| <code>0x7e98011c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DPTXFSIZ7</code> ||align="right"| <code>0x7e98011c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTXF8</code> ||align="right"| <code>0x7e980120</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DPTXFSIZ8</code> ||align="right"| <code>0x7e980120</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTXF9</code> ||align="right"| <code>0x7e980124</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DPTXFSIZ9</code> ||align="right"| <code>0x7e980124</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DPTXFSIZ10</code> ||align="right"| <code>0x7e980128</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTXF10</code> ||align="right"| <code>0x7e980128</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTXF11</code> ||align="right"| <code>0x7e98012c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DPTXFSIZ11</code> ||align="right"| <code>0x7e98012c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTXF12</code> ||align="right"| <code>0x7e980130</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DPTXFSIZ12</code> ||align="right"| <code>0x7e980130</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DPTXFSIZ13</code> ||align="right"| <code>0x7e980134</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTXF13</code> ||align="right"| <code>0x7e980134</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DPTXFSIZ14</code> ||align="right"| <code>0x7e980138</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTXF14</code> ||align="right"| <code>0x7e980138</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTXF15</code> ||align="right"| <code>0x7e98013c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DPTXFSIZ15</code> ||align="right"| <code>0x7e98013c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_HCFG|<code>USB_HCFG</code>]] ||align="right"| <code>0x7e980400</code> ||align="center"| RW ||align="right"| 3 ||align="right"| <code>0x00000007</code> ||align="right"| <code></code> ||
|-
| [[#USB_HFIR|<code>USB_HFIR</code>]] ||align="right"| <code>0x7e980404</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_HFNUM|<code>USB_HFNUM</code>]] ||align="right"| <code>0x7e980408</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_HPTXSTS|<code>USB_HPTXSTS</code>]] ||align="right"| <code>0x7e980410</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HAINT</code> ||align="right"| <code>0x7e980414</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HAINTMSK</code> ||align="right"| <code>0x7e980418</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_HPRT|<code>USB_HPRT</code>]] ||align="right"| <code>0x7e980440</code> ||align="center"| RW ||align="right"| 19 ||align="right"| <code>0x0007fdff</code> ||align="right"| <code></code> ||
|-
| [[#USB_HCCHAR0|<code>USB_HCCHAR0</code>]] ||align="right"| <code>0x7e980500</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_HCSPLT0|<code>USB_HCSPLT0</code>]] ||align="right"| <code>0x7e980504</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_HCINT0|<code>USB_HCINT0</code>]] ||align="right"| <code>0x7e980508</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCINTMSK0</code> ||align="right"| <code>0x7e98050c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_HCTSIZ0|<code>USB_HCTSIZ0</code>]] ||align="right"| <code>0x7e980510</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCDMA0</code> ||align="right"| <code>0x7e980514</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCCHAR1</code> ||align="right"| <code>0x7e980520</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCSPLT1</code> ||align="right"| <code>0x7e980524</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCINT1</code> ||align="right"| <code>0x7e980528</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCINTMSK1</code> ||align="right"| <code>0x7e98052c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCTSIZ1</code> ||align="right"| <code>0x7e980530</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCDMA1</code> ||align="right"| <code>0x7e980534</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCCHAR2</code> ||align="right"| <code>0x7e980540</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCSPLT2</code> ||align="right"| <code>0x7e980544</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCINT2</code> ||align="right"| <code>0x7e980548</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCINTMSK2</code> ||align="right"| <code>0x7e98054c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCTSIZ2</code> ||align="right"| <code>0x7e980550</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCDMA2</code> ||align="right"| <code>0x7e980554</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCCHAR3</code> ||align="right"| <code>0x7e980560</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCSPLT3</code> ||align="right"| <code>0x7e980564</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCINT3</code> ||align="right"| <code>0x7e980568</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCINTMSK3</code> ||align="right"| <code>0x7e98056c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCTSIZ3</code> ||align="right"| <code>0x7e980570</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCDMA3</code> ||align="right"| <code>0x7e980574</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCCHAR4</code> ||align="right"| <code>0x7e980580</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCSPLT4</code> ||align="right"| <code>0x7e980584</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCINT4</code> ||align="right"| <code>0x7e980588</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCINTMSK4</code> ||align="right"| <code>0x7e98058c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCTSIZ4</code> ||align="right"| <code>0x7e980590</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCDMA4</code> ||align="right"| <code>0x7e980594</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCCHAR5</code> ||align="right"| <code>0x7e9805a0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCSPLT5</code> ||align="right"| <code>0x7e9805a4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCINT5</code> ||align="right"| <code>0x7e9805a8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCINTMSK5</code> ||align="right"| <code>0x7e9805ac</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCTSIZ5</code> ||align="right"| <code>0x7e9805b0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCDMA5</code> ||align="right"| <code>0x7e9805b4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCCHAR6</code> ||align="right"| <code>0x7e9805c0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCSPLT6</code> ||align="right"| <code>0x7e9805c4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCINT6</code> ||align="right"| <code>0x7e9805c8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCINTMSK6</code> ||align="right"| <code>0x7e9805cc</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCTSIZ6</code> ||align="right"| <code>0x7e9805d0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCDMA6</code> ||align="right"| <code>0x7e9805d4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCCHAR7</code> ||align="right"| <code>0x7e9805e0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCSPLT7</code> ||align="right"| <code>0x7e9805e4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCINT7</code> ||align="right"| <code>0x7e9805e8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCINTMSK7</code> ||align="right"| <code>0x7e9805ec</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCTSIZ7</code> ||align="right"| <code>0x7e9805f0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_HCDMA7</code> ||align="right"| <code>0x7e9805f4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_DCFG|<code>USB_DCFG</code>]] ||align="right"| <code>0x7e980800</code> ||align="center"| RW ||align="right"| 26 ||align="right"| <code>0x03fc1ff7</code> ||align="right"| <code></code> ||
|-
| [[#USB_DCTL|<code>USB_DCTL</code>]] ||align="right"| <code>0x7e980804</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000efff</code> ||align="right"| <code></code> ||
|-
| [[#USB_DSTS|<code>USB_DSTS</code>]] ||align="right"| <code>0x7e980808</code> ||align="center"| RW ||align="right"| 22 ||align="right"| <code>0x003fff0f</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPMSK</code> ||align="right"| <code>0x7e980810</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPMSK</code> ||align="right"| <code>0x7e980814</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_DAINT|<code>USB_DAINT</code>]] ||align="right"| <code>0x7e980818</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DAINTMSK</code> ||align="right"| <code>0x7e98081c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DTKNQR1</code> ||align="right"| <code>0x7e980820</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DTKNQR2</code> ||align="right"| <code>0x7e980824</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DVBUSDIS</code> ||align="right"| <code>0x7e980828</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_DVBUSPULSE|<code>USB_DVBUSPULSE</code>]] ||align="right"| <code>0x7e98082c</code> ||align="center"| RW ||align="right"| 12 ||align="right"| <code>0x00000fff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DTKNQR3</code> ||align="right"| <code>0x7e980830</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_DTHRCTL|<code>USB_DTHRCTL</code>]] ||align="right"| <code>0x7e980830</code> ||align="center"| RW ||align="right"| 28 ||align="right"| <code>0x0fff0fff</code> ||align="right"| <code></code> ||
|-
| [[#USB_DIEPEMPMSK|<code>USB_DIEPEMPMSK</code>]] ||align="right"| <code>0x7e980834</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DTKNQR4</code> ||align="right"| <code>0x7e980834</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_DIEPCTL0|<code>USB_DIEPCTL0</code>]] ||align="right"| <code>0x7e980900</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_DIEPINT0|<code>USB_DIEPINT0</code>]] ||align="right"| <code>0x7e980908</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_DIEPTSIZ0|<code>USB_DIEPTSIZ0</code>]] ||align="right"| <code>0x7e980910</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMA0</code> ||align="right"| <code>0x7e980914</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_DTXFSTS0|<code>USB_DTXFSTS0</code>]] ||align="right"| <code>0x7e980918</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMAB0</code> ||align="right"| <code>0x7e980918</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPCTL1</code> ||align="right"| <code>0x7e980920</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPINT1</code> ||align="right"| <code>0x7e980928</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTSIZ1</code> ||align="right"| <code>0x7e980930</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMA1</code> ||align="right"| <code>0x7e980934</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DTXFSTS1</code> ||align="right"| <code>0x7e980938</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMAB1</code> ||align="right"| <code>0x7e980938</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPCTL2</code> ||align="right"| <code>0x7e980940</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPINT2</code> ||align="right"| <code>0x7e980948</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTSIZ2</code> ||align="right"| <code>0x7e980950</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMA2</code> ||align="right"| <code>0x7e980954</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMAB2</code> ||align="right"| <code>0x7e980958</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DTXFSTS2</code> ||align="right"| <code>0x7e980958</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPCTL3</code> ||align="right"| <code>0x7e980960</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPINT3</code> ||align="right"| <code>0x7e980968</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTSIZ3</code> ||align="right"| <code>0x7e980970</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMA3</code> ||align="right"| <code>0x7e980974</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DTXFSTS3</code> ||align="right"| <code>0x7e980978</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMAB3</code> ||align="right"| <code>0x7e980978</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPCTL4</code> ||align="right"| <code>0x7e980980</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPINT4</code> ||align="right"| <code>0x7e980988</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTSIZ4</code> ||align="right"| <code>0x7e980990</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMA4</code> ||align="right"| <code>0x7e980994</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DTXFSTS4</code> ||align="right"| <code>0x7e980998</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMAB4</code> ||align="right"| <code>0x7e980998</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPCTL5</code> ||align="right"| <code>0x7e9809a0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPINT5</code> ||align="right"| <code>0x7e9809a8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTSIZ5</code> ||align="right"| <code>0x7e9809b0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMA5</code> ||align="right"| <code>0x7e9809b4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMAB5</code> ||align="right"| <code>0x7e9809b8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DTXFSTS5</code> ||align="right"| <code>0x7e9809b8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPCTL6</code> ||align="right"| <code>0x7e9809c0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPINT6</code> ||align="right"| <code>0x7e9809c8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTSIZ6</code> ||align="right"| <code>0x7e9809d0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMA6</code> ||align="right"| <code>0x7e9809d4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMAB6</code> ||align="right"| <code>0x7e9809d8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DTXFSTS6</code> ||align="right"| <code>0x7e9809d8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPCTL7</code> ||align="right"| <code>0x7e9809e0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPINT7</code> ||align="right"| <code>0x7e9809e8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTSIZ7</code> ||align="right"| <code>0x7e9809f0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMA7</code> ||align="right"| <code>0x7e9809f4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DTXFSTS7</code> ||align="right"| <code>0x7e9809f8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMAB7</code> ||align="right"| <code>0x7e9809f8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPCTL8</code> ||align="right"| <code>0x7e980a00</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPINT8</code> ||align="right"| <code>0x7e980a08</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTSIZ8</code> ||align="right"| <code>0x7e980a10</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMA8</code> ||align="right"| <code>0x7e980a14</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DTXFSTS8</code> ||align="right"| <code>0x7e980a18</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMAB8</code> ||align="right"| <code>0x7e980a18</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPCTL9</code> ||align="right"| <code>0x7e980a20</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPINT9</code> ||align="right"| <code>0x7e980a28</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTSIZ9</code> ||align="right"| <code>0x7e980a30</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMA9</code> ||align="right"| <code>0x7e980a34</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMAB9</code> ||align="right"| <code>0x7e980a38</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DTXFSTS9</code> ||align="right"| <code>0x7e980a38</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPCTL10</code> ||align="right"| <code>0x7e980a40</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPINT10</code> ||align="right"| <code>0x7e980a48</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTSIZ10</code> ||align="right"| <code>0x7e980a50</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMA10</code> ||align="right"| <code>0x7e980a54</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMAB10</code> ||align="right"| <code>0x7e980a58</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DTXFSTS10</code> ||align="right"| <code>0x7e980a58</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPCTL11</code> ||align="right"| <code>0x7e980a60</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPINT11</code> ||align="right"| <code>0x7e980a68</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTSIZ11</code> ||align="right"| <code>0x7e980a70</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMA11</code> ||align="right"| <code>0x7e980a74</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMAB11</code> ||align="right"| <code>0x7e980a78</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DTXFSTS11</code> ||align="right"| <code>0x7e980a78</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPCTL12</code> ||align="right"| <code>0x7e980a80</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPINT12</code> ||align="right"| <code>0x7e980a88</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTSIZ12</code> ||align="right"| <code>0x7e980a90</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMA12</code> ||align="right"| <code>0x7e980a94</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMAB12</code> ||align="right"| <code>0x7e980a98</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DTXFSTS12</code> ||align="right"| <code>0x7e980a98</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPCTL13</code> ||align="right"| <code>0x7e980aa0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPINT13</code> ||align="right"| <code>0x7e980aa8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTSIZ13</code> ||align="right"| <code>0x7e980ab0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMA13</code> ||align="right"| <code>0x7e980ab4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DTXFSTS13</code> ||align="right"| <code>0x7e980ab8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMAB13</code> ||align="right"| <code>0x7e980ab8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPCTL14</code> ||align="right"| <code>0x7e980ac0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPINT14</code> ||align="right"| <code>0x7e980ac8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTSIZ14</code> ||align="right"| <code>0x7e980ad0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMA14</code> ||align="right"| <code>0x7e980ad4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMAB14</code> ||align="right"| <code>0x7e980ad8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DTXFSTS14</code> ||align="right"| <code>0x7e980ad8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPCTL15</code> ||align="right"| <code>0x7e980ae0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPINT15</code> ||align="right"| <code>0x7e980ae8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPTSIZ15</code> ||align="right"| <code>0x7e980af0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMA15</code> ||align="right"| <code>0x7e980af4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DIEPDMAB15</code> ||align="right"| <code>0x7e980af8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DTXFSTS15</code> ||align="right"| <code>0x7e980af8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_DOEPCTL0|<code>USB_DOEPCTL0</code>]] ||align="right"| <code>0x7e980b00</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_DOEPINT0|<code>USB_DOEPINT0</code>]] ||align="right"| <code>0x7e980b08</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_DOEPTSIZ0|<code>USB_DOEPTSIZ0</code>]] ||align="right"| <code>0x7e980b10</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMA0</code> ||align="right"| <code>0x7e980b14</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMAB4</code> ||align="right"| <code>0x7e980b1c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMAB2</code> ||align="right"| <code>0x7e980b1c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMAB1</code> ||align="right"| <code>0x7e980b1c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMAB7</code> ||align="right"| <code>0x7e980b1c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMAB3</code> ||align="right"| <code>0x7e980b1c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMAB15</code> ||align="right"| <code>0x7e980b1c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMAB11</code> ||align="right"| <code>0x7e980b1c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMAB0</code> ||align="right"| <code>0x7e980b1c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMAB14</code> ||align="right"| <code>0x7e980b1c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMAB8</code> ||align="right"| <code>0x7e980b1c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMAB10</code> ||align="right"| <code>0x7e980b1c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMAB13</code> ||align="right"| <code>0x7e980b1c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMAB5</code> ||align="right"| <code>0x7e980b1c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMAB6</code> ||align="right"| <code>0x7e980b1c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMAB9</code> ||align="right"| <code>0x7e980b1c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMAB12</code> ||align="right"| <code>0x7e980b1c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPCTL1</code> ||align="right"| <code>0x7e980b20</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPINT1</code> ||align="right"| <code>0x7e980b28</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPTSIZ1</code> ||align="right"| <code>0x7e980b30</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMA1</code> ||align="right"| <code>0x7e980b34</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPCTL2</code> ||align="right"| <code>0x7e980b40</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPINT2</code> ||align="right"| <code>0x7e980b48</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPTSIZ2</code> ||align="right"| <code>0x7e980b50</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMA2</code> ||align="right"| <code>0x7e980b54</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPCTL3</code> ||align="right"| <code>0x7e980b60</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPINT3</code> ||align="right"| <code>0x7e980b68</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPTSIZ3</code> ||align="right"| <code>0x7e980b70</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMA3</code> ||align="right"| <code>0x7e980b74</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPCTL4</code> ||align="right"| <code>0x7e980b80</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPINT4</code> ||align="right"| <code>0x7e980b88</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPTSIZ4</code> ||align="right"| <code>0x7e980b90</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMA4</code> ||align="right"| <code>0x7e980b94</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPCTL5</code> ||align="right"| <code>0x7e980ba0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPINT5</code> ||align="right"| <code>0x7e980ba8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPTSIZ5</code> ||align="right"| <code>0x7e980bb0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMA5</code> ||align="right"| <code>0x7e980bb4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPCTL6</code> ||align="right"| <code>0x7e980bc0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPINT6</code> ||align="right"| <code>0x7e980bc8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPTSIZ6</code> ||align="right"| <code>0x7e980bd0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMA6</code> ||align="right"| <code>0x7e980bd4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPCTL7</code> ||align="right"| <code>0x7e980be0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPINT7</code> ||align="right"| <code>0x7e980be8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPTSIZ7</code> ||align="right"| <code>0x7e980bf0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMA7</code> ||align="right"| <code>0x7e980bf4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPCTL8</code> ||align="right"| <code>0x7e980c00</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPINT8</code> ||align="right"| <code>0x7e980c08</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPTSIZ8</code> ||align="right"| <code>0x7e980c10</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMA8</code> ||align="right"| <code>0x7e980c14</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPCTL9</code> ||align="right"| <code>0x7e980c20</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPINT9</code> ||align="right"| <code>0x7e980c28</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPTSIZ9</code> ||align="right"| <code>0x7e980c30</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMA9</code> ||align="right"| <code>0x7e980c34</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPCTL10</code> ||align="right"| <code>0x7e980c40</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPINT10</code> ||align="right"| <code>0x7e980c48</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPTSIZ10</code> ||align="right"| <code>0x7e980c50</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMA10</code> ||align="right"| <code>0x7e980c54</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPCTL11</code> ||align="right"| <code>0x7e980c60</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPINT11</code> ||align="right"| <code>0x7e980c68</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPTSIZ11</code> ||align="right"| <code>0x7e980c70</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMA11</code> ||align="right"| <code>0x7e980c74</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPCTL12</code> ||align="right"| <code>0x7e980c80</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPINT12</code> ||align="right"| <code>0x7e980c88</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPTSIZ12</code> ||align="right"| <code>0x7e980c90</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMA12</code> ||align="right"| <code>0x7e980c94</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPCTL13</code> ||align="right"| <code>0x7e980ca0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPINT13</code> ||align="right"| <code>0x7e980ca8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPTSIZ13</code> ||align="right"| <code>0x7e980cb0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMA13</code> ||align="right"| <code>0x7e980cb4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPCTL14</code> ||align="right"| <code>0x7e980cc0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPINT14</code> ||align="right"| <code>0x7e980cc8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPTSIZ14</code> ||align="right"| <code>0x7e980cd0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMA14</code> ||align="right"| <code>0x7e980cd4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPCTL15</code> ||align="right"| <code>0x7e980ce0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPINT15</code> ||align="right"| <code>0x7e980ce8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPTSIZ15</code> ||align="right"| <code>0x7e980cf0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DOEPDMA15</code> ||align="right"| <code>0x7e980cf4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| [[#USB_PCGCR|<code>USB_PCGCR</code>]] ||align="right"| <code>0x7e980e00</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code></code> ||
|-
| <code>USB_DFIFO0</code> ||align="right"| <code>0x7e981000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DFIFO1</code> ||align="right"| <code>0x7e982000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DFIFO2</code> ||align="right"| <code>0x7e983000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DFIFO3</code> ||align="right"| <code>0x7e984000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DFIFO4</code> ||align="right"| <code>0x7e985000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DFIFO5</code> ||align="right"| <code>0x7e986000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DFIFO6</code> ||align="right"| <code>0x7e987000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DFIFO7</code> ||align="right"| <code>0x7e988000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DFIFO8</code> ||align="right"| <code>0x7e989000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DFIFO9</code> ||align="right"| <code>0x7e98a000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DFIFO10</code> ||align="right"| <code>0x7e98b000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DFIFO11</code> ||align="right"| <code>0x7e98c000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DFIFO12</code> ||align="right"| <code>0x7e98d000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DFIFO13</code> ||align="right"| <code>0x7e98e000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DFIFO14</code> ||align="right"| <code>0x7e98f000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>USB_DFIFO15</code> ||align="right"| <code>0x7e990000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|}
=== Register details ===
==== USB_GOTGCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_GOTGCTL_SES_REQ_SCS</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GOTGCTL_SES_REQ</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 2 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GOTGCTL_HST_NEG_SCS</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GOTGCTL_HNP_REQ</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GOTGCTL_HST_SET_HNP_EN</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GOTGCTL_DEV_HNP_EN</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 12 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GOTGCTL_CON_ID_STS</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GOTGCTL_DBNC_TIME</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GOTGCTL_A_SES_VLD</code> || 18 || 18 || align="right"| <code>0x00040000</code> || align="right"| <code>0xfffbffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GOTGCTL_B_SES_VLD</code> || 19 || 19 || align="right"| <code>0x00080000</code> || align="right"| <code>0xfff7ffff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_GOTGINT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980004</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 1 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GOTGINT_SES_END_DET</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GOTGINT_SES_REQ_SUC_STS_CHG</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GOTGINT_HST_NEG_SUC_STS_CHG</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 10 || 16 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GOTGINT_HST_NEG_DET</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GOTGINT_A_DEV_TOUT_CHG</code> || 18 || 18 || align="right"| <code>0x00040000</code> || align="right"| <code>0xfffbffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GOTGINT_DBNCE_DONE</code> || 19 || 19 || align="right"| <code>0x00080000</code> || align="right"| <code>0xfff7ffff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_GAHBCFG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980008</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_GAHBCFG_GLBL_INTR_MSK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GAHBCFG_H_BST_LEN</code> || 1 || 4 || align="right"| <code>0x0000001e</code> || align="right"| <code>0xffffffe1</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GAHBCFG_DMA_EN</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 6 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GAHBCFG_NP_TXF_EMP_LVL</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GAHBCFG_P_TXF_EMP_LVL</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_GUSBCFG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e98000c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_GUSBCFG_TOUT_CAL</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GUSBCFG_PHY_IF</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GUSBCFG_ULPI_UTMI_SEL</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GUSBCFG_FS_INTF</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GUSBCFG_PHY_SEL</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GUSBCFG_DDR_SEL</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GUSBCFG_SRP_CAP</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GUSBCFG_HNP_CAP</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GUSBCFG_USB_TRD_TIM</code> || 10 || 13 || align="right"| <code>0x00003c00</code> || align="right"| <code>0xffffc3ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 14 || 14 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GUSBCFG_PHY_LPWR_CLK_SEL</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GUSBCFG_OTG_I2C_SEL</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GUSBCFG_ULPI_FS_LS</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GUSBCFG_ULPI_AUTO_RES</code> || 18 || 18 || align="right"| <code>0x00040000</code> || align="right"| <code>0xfffbffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GUSBCFG_ULPI_CLK_SUS_M</code> || 19 || 19 || align="right"| <code>0x00080000</code> || align="right"| <code>0xfff7ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GUSBCFG_ULPI_EXT_VBUS_DRV</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GUSBCFG_ULPI_EXT_VBUS_IND</code> || 21 || 21 || align="right"| <code>0x00200000</code> || align="right"| <code>0xffdfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GUSBCFG_TERM_SEL_DL_PULSE</code> || 22 || 22 || align="right"| <code>0x00400000</code> || align="right"| <code>0xffbfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GUSBCFG_IND_COMP</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GUSBCFG_IND_PASS_THRU</code> || 24 || 24 || align="right"| <code>0x01000000</code> || align="right"| <code>0xfeffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GUSBCFG_ULPI_IF_PROT_DIS</code> || 25 || 25 || align="right"| <code>0x02000000</code> || align="right"| <code>0xfdffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 26 || 28 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GUSBCFG_FORCE_HST_MODE</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GUSBCFG_FORCE_DEV_MODE</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GUSBCFG_CORRUPT_TX</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_GRSTCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980010</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_GRSTCTL_C_SFT_RST</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GRSTCTL_H_SFT_RST</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GRSTCTL_FRM_CNTR_RST</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GRSTCTL_INT_TKN_Q_FLSH</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GRSTCTL_RXF_FLSH</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GRSTCTL_TXF_FLSH</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GRSTCTL_TXF_NUM</code> || 6 || 10 || align="right"| <code>0x000007c0</code> || align="right"| <code>0xfffff83f</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 11 || 29 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GRSTCTL_DMA_REQ</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GRSTCTL_AHB_IDLE</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_GINTMSK ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980018</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_GINTMSK_CUR_MOD</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GINTMSK_MODE_MIS</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GINTMSK_OTG_INT</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GINTMSK_SOF</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GINTMSK_RXF_LVL</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GINTMSK_NP_TXF_EMP</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GINTMSK_GIN_N_NAK_EFF</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GINTMSK_GOUT_NAK_EFF</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GINTMSK_ULPI_CK_INT</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GINTMSK_I2C_INT</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GINTMSK_ERLY_SUSP</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GINTMSK_USB_SUSP</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GINTMSK_USB_RST</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GINTMSK_ENUM_DONE</code> || 13 || 13 || align="right"| <code>0x00002000</code> || align="right"| <code>0xffffdfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GINTMSK_ISO_OUT_DROP</code> || 14 || 14 || align="right"| <code>0x00004000</code> || align="right"| <code>0xffffbfff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GINTMSK_EOPF</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 16 || 16 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GINTMSK_EP_MIS</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GINTMSK_IEP_INT</code> || 18 || 18 || align="right"| <code>0x00040000</code> || align="right"| <code>0xfffbffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GINTMSK_OEP_INT</code> || 19 || 19 || align="right"| <code>0x00080000</code> || align="right"| <code>0xfff7ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GINTMSK_INCOMPL_ISO_IN</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GINTMSK_INCOMPL_P</code> || 21 || 21 || align="right"| <code>0x00200000</code> || align="right"| <code>0xffdfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GINTMSK_INCOMPL_ISO_OUT</code> || 21 || 21 || align="right"| <code>0x00200000</code> || align="right"| <code>0xffdfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 22 || 20 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GINTMSK_FET_SUSP</code> || 22 || 22 || align="right"| <code>0x00400000</code> || align="right"| <code>0xffbfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 23 || 23 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GINTMSK_PRT_INT</code> || 24 || 24 || align="right"| <code>0x01000000</code> || align="right"| <code>0xfeffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GINTMSK_HCH_INT</code> || 25 || 25 || align="right"| <code>0x02000000</code> || align="right"| <code>0xfdffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GINTMSK_P_TXF_EMP</code> || 26 || 26 || align="right"| <code>0x04000000</code> || align="right"| <code>0xfbffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 27 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GINTMSK_CON_ID_STS_CHNG</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GINTMSK_DISCONN_INT</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GINTMSK_SESS_REQ_INT</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GINTMSK_WK_UP_INT</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_GRXSTSP ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980020</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_GRXSTSP_HST_CH_NUM</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GRXSTSP_DEV_EP_NUM</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GRXSTSP_DEV_BCNT</code> || 4 || 14 || align="right"| <code>0x00007ff0</code> || align="right"| <code>0xffff800f</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GRXSTSP_HST_BCNT</code> || 4 || 14 || align="right"| <code>0x00007ff0</code> || align="right"| <code>0xffff800f</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 4 || -1 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>missing definiton</code> || 15 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GRXSTSP_HST_DPID</code> || 15 || 16 || align="right"| <code>0x00018000</code> || align="right"| <code>0xfffe7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GRXSTSP_DEV_DPID</code> || 15 || 16 || align="right"| <code>0x00018000</code> || align="right"| <code>0xfffe7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 17 || 14 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GRXSTSP_HST_PKT_STS</code> || 17 || 20 || align="right"| <code>0x001e0000</code> || align="right"| <code>0xffe1ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GRXSTSP_DEV_PKT_STS</code> || 17 || 20 || align="right"| <code>0x001e0000</code> || align="right"| <code>0xffe1ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GRXSTSP_DEV_FN</code> || 21 || 24 || align="right"| <code>0x01e00000</code> || align="right"| <code>0xfe1fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 21 || 16 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|}
==== USB_GRXFSIZ ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980024</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_GRXFSIZ_GRXF_DEP</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|}
==== USB_GNPTXFSIZ ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980028</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_GNPTXFSIZ_IN_EP_TXF0_ST_ADDR</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GNPTXFSIZ_NP_TXF_ST_ADDR</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GNPTXFSIZ_IN_EP_TXF0_DEP</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GNPTXFSIZ_NP_TXF_DEP</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 16 || -1 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>missing definiton</code> || 32 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|}
==== USB_GNPTXSTS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e98002c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_GNPTXSTS_TXF_SPC_AVAIL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GNPTXSTS_TX_Q_SPC_AVAIL</code> || 16 || 23 || align="right"| <code>0x00ff0000</code> || align="right"| <code>0xff00ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GNPTXSTS_TX_Q_TOP</code> || 24 || 30 || align="right"| <code>0x7f000000</code> || align="right"| <code>0x80ffffff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_GI2CCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980030</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_GI2CCTL_RW_DATA</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GI2CCTL_REG_ADDR</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GI2CCTL_ADDR</code> || 16 || 22 || align="right"| <code>0x007f0000</code> || align="right"| <code>0xff80ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GI2CCTL_EN</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 24 || 24 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GI2CCTL_SUSP_CTL</code> || 25 || 25 || align="right"| <code>0x02000000</code> || align="right"| <code>0xfdffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GI2CCTL_DEV_ADR</code> || 26 || 27 || align="right"| <code>0x0c000000</code> || align="right"| <code>0xf3ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GI2CCTL_DAT_SE0</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 29 || 29 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GI2CCTL_RW</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GI2CCTL_BSY_DNE</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_GPVNDCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980034</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_GPVNDCTL_REG_DATA</code> || 0 || 7 || align="right"| <code>0x000000ff</code> || align="right"| <code>0xffffff00</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GPVNDCTL_CTRL_UTMI</code> || 8 || 11 || align="right"| <code>0x00000f00</code> || align="right"| <code>0xfffff0ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GPVNDCTL_CTRL_ULPI</code> || 8 || 13 || align="right"| <code>0x00003f00</code> || align="right"| <code>0xffffc0ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 12 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>missing definiton</code> || 14 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GPVNDCTL_REG_ADDR</code> || 16 || 21 || align="right"| <code>0x003f0000</code> || align="right"| <code>0xffc0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GPVNDCTL_REG_WR</code> || 22 || 22 || align="right"| <code>0x00400000</code> || align="right"| <code>0xffbfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 23 || 24 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GPVNDCTL_NEW_REG_REQ</code> || 25 || 25 || align="right"| <code>0x02000000</code> || align="right"| <code>0xfdffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GPVNDCTL_STS_BSY</code> || 26 || 26 || align="right"| <code>0x04000000</code> || align="right"| <code>0xfbffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GPVNDCTL_STS_DONE</code> || 27 || 27 || align="right"| <code>0x08000000</code> || align="right"| <code>0xf7ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 28 || 30 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GPVNDCTL_DIS_ULPI_DRVR</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_GGPIO ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980038</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_GGPIO_GPI</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GGPIO_GPO</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_GHWCFG2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980048</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_GHWCFG2_MODE</code> || 0 || 2 || align="right"| <code>0x00000007</code> || align="right"| <code>0xfffffff8</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GHWCFG2_ARCHITECTURE</code> || 3 || 4 || align="right"| <code>0x00000018</code> || align="right"| <code>0xffffffe7</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GHWCFG2_SINGLE_POINT</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GHWCFG2_HSPHY_INTERFACE</code> || 6 || 7 || align="right"| <code>0x000000c0</code> || align="right"| <code>0xffffff3f</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GHWCFG2_FSPHY_INTERFACE</code> || 8 || 9 || align="right"| <code>0x00000300</code> || align="right"| <code>0xfffffcff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 10 || 12 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>missing definiton</code> || 11 || 16 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GHWCFG2_NUM_EPS</code> || 13 || 10 || align="right"| <code>0x0000000000</code> || align="right"| <code>0xffffffff11</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 15 || 17 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GHWCFG2_NUM_HOST_CHAN</code> || 17 || 14 || align="right"| <code>0x0000000000</code> || align="right"| <code>0xffffffff11</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GHWCFG2_EN_PERIO_HOST</code> || 18 || 18 || align="right"| <code>0x00040000</code> || align="right"| <code>0xfffbffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GHWCFG2_DFIFO_DYNAMIC</code> || 19 || 19 || align="right"| <code>0x00080000</code> || align="right"| <code>0xfff7ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 20 || 21 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GHWCFG2_NPERIO_TX_QUEUE_DEPTH</code> || 22 || 23 || align="right"| <code>0x00c00000</code> || align="right"| <code>0xff3fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GHWCFG2_PERIO_TX_QUEUE_DEPTH</code> || 24 || 25 || align="right"| <code>0x03000000</code> || align="right"| <code>0xfcffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GHWCFG2_TOKEN_QUEUE_DEPTH</code> || 26 || 30 || align="right"| <code>0x7c000000</code> || align="right"| <code>0x83ffffff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_GHWCFG3 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e98004c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_GHWCFG3_TRANS_COUNT_WIDTH</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GHWCFG3_PACKET_COUNT_WIDTH</code> || 4 || 6 || align="right"| <code>0x00000070</code> || align="right"| <code>0xffffff8f</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GHWCFG3_MODE</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GHWCFG3_I2C_INTERFACE</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GHWCFG3_VENDOR_CTL_INTERFACE</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GHWCFG3_RM_OPT_FEATURES</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GHWCFG3_SYNC_RESET_TYPE</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 12 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GHWCFG3_DFIFO_DEPTH</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_GHWCFG4 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980050</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_GHWCFG4_NUM_PERIO_EPS</code> || 0 || 3 || align="right"| <code>0x0000000f</code> || align="right"| <code>0xfffffff0</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GHWCFG4_EN_PWROPT</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GHWCFG4_MIN_AHB_FREQ_LESSTHAN_60</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 13 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GHWCFG4_HSPHY_DWIDTH</code> || 14 || 15 || align="right"| <code>0x0000c000</code> || align="right"| <code>0xffff3fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GHWCFG4_NUM_CRL_EPS</code> || 16 || 19 || align="right"| <code>0x000f0000</code> || align="right"| <code>0xfff0ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GHWCFG4_EN_IDDIG_FILTER</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GHWCFG4_EN_VBUSVALID_FILTER</code> || 21 || 21 || align="right"| <code>0x00200000</code> || align="right"| <code>0xffdfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GHWCFG4_EN_A_VALID_FILTER</code> || 22 || 22 || align="right"| <code>0x00400000</code> || align="right"| <code>0xffbfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GHWCFG4_EN_B_VALID_FILTER</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GHWCFG4_EN_SESSIONEND_FILTER</code> || 24 || 24 || align="right"| <code>0x01000000</code> || align="right"| <code>0xfeffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GHWCFG4_EN_DED_TX_FIFO</code> || 25 || 25 || align="right"| <code>0x02000000</code> || align="right"| <code>0xfdffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GHWCFG4_NUM_IN_EPS</code> || 26 || 27 || align="right"| <code>0x0c000000</code> || align="right"| <code>0xf3ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 28 || 29 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_GHWCFG4_EN_DESC_DMA</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_GHWCFG4_EN_DESC_DMA_DYNAMIC</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_DIEPTXF1 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980104</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_DIEPTXF1_FIFO_STADDR</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPTXF1_FIFO_SIZE</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_HCFG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980400</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_HCFG_LS_PHY_CLK_SEL</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HCFG_LS_SUPP</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|}
==== USB_HFIR ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980404</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_HFIR_IN</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|}
==== USB_HFNUM ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980408</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_HFNUM_NUM</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HFNUM_REM</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_HPTXSTS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980410</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_HPTXSTS_HPTXFSPCAVAIL</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HPTXSTS_HPTXQSPCAVAIL</code> || 16 || 23 || align="right"| <code>0x00ff0000</code> || align="right"| <code>0xff00ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HPTXSTS_HPTXQTOP</code> || 24 || 31 || align="right"| <code>0xff000000</code> || align="right"| <code>0x00ffffff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_HPRT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980440</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_HPRT_CONN_STS</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HPRT_CONN_DET</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HPRT_ENA</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HPRT_EN_CHNG</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HPRT_OVR_CURR_ACT</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HPRT_OVR_CURR_CHNG</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HPRT_RES</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HPRT_SUSP</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HPRT_RST</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 9 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_HPRT_LN_STS</code> || 10 || 11 || align="right"| <code>0x00000c00</code> || align="right"| <code>0xfffff3ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HPRT_PWR</code> || 12 || 12 || align="right"| <code>0x00001000</code> || align="right"| <code>0xffffefff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HPRT_TST_CTL</code> || 13 || 16 || align="right"| <code>0x0001e000</code> || align="right"| <code>0xfffe1fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HPRT_SPD</code> || 17 || 18 || align="right"| <code>0x00060000</code> || align="right"| <code>0xfff9ffff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_HCCHAR0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980500</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_HCCHAR0_MPS</code> || 0 || 10 || align="right"| <code>0x000007ff</code> || align="right"| <code>0xfffff800</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HCCHAR0_EP_NUM</code> || 11 || 14 || align="right"| <code>0x00007800</code> || align="right"| <code>0xffff87ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HCCHAR0_EP_DIR</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 16 || 16 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_HCCHAR0_LSPD_DEV</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HCCHAR0_EP_TYPE</code> || 18 || 19 || align="right"| <code>0x000c0000</code> || align="right"| <code>0xfff3ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HCCHAR0_MC_EC</code> || 20 || 21 || align="right"| <code>0x00300000</code> || align="right"| <code>0xffcfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HCCHAR0_DEV_ADDR</code> || 22 || 28 || align="right"| <code>0x1fc00000</code> || align="right"| <code>0xe03fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HCCHAR0_ODD_FRM</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HCCHAR0_CH_DIS</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HCCHAR0_CH_ENA</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_HCSPLT0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980504</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_HCSPLT0_PRT_ADDR</code> || 0 || 6 || align="right"| <code>0x0000007f</code> || align="right"| <code>0xffffff80</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HCSPLT0_HUB_ADDR</code> || 7 || 13 || align="right"| <code>0x00003f80</code> || align="right"| <code>0xffffc07f</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HCSPLT0_XACT_POS</code> || 14 || 15 || align="right"| <code>0x0000c000</code> || align="right"| <code>0xffff3fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HCSPLT0_COMP_SPLT</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 17 || 30 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_HCSPLT0_SPLT_ENA</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_HCINT0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980508</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_HCINT0_XFER_COMPL</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HCINT0_CH_HLTD</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HCINT0_AHB_ERR</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HCINT0_STALL</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HCINT0_NAK</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HCINT0_ACK</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HCINT0_NYET</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HCINT0_XACT_ERR</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HCINT0_BBL_ERR</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HCINT0_FRM_OVRUN</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HCINT0_DATA_TGL_ERR</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_HCTSIZ0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980510</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_HCTSIZ0_XFER_SIZE</code> || 0 || 18 || align="right"| <code>0x0007ffff</code> || align="right"| <code>0xfff80000</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HCTSIZ0_PKT_CNT</code> || 19 || 28 || align="right"| <code>0x1ff80000</code> || align="right"| <code>0xe007ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HCTSIZ0_PID</code> || 29 || 30 || align="right"| <code>0x60000000</code> || align="right"| <code>0x9fffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_HCTSIZ0_DO_PNG</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_DCFG ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980800</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_DCFG_DEV_SPD</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DCFG_NZ_STS_OUT_HSHK</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 3 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_DCFG_DEV_ADDR</code> || 4 || 10 || align="right"| <code>0x000007f0</code> || align="right"| <code>0xfffff80f</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DCFG_PER_FR_INT</code> || 11 || 12 || align="right"| <code>0x00001800</code> || align="right"| <code>0xffffe7ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 13 || 17 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_DCFG_EP_MIS_CNT</code> || 18 || 22 || align="right"| <code>0x007c0000</code> || align="right"| <code>0xff83ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DCFG_DESC_DMA</code> || 23 || 23 || align="right"| <code>0x00800000</code> || align="right"| <code>0xff7fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DCFG_PER_SCH_INTV</code> || 24 || 25 || align="right"| <code>0x03000000</code> || align="right"| <code>0xfcffffff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_DCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980804</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_DCTL_RMT_WKUP_SIG</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DCTL_SFT_DISCON</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DCTL_GNP_IN_NAK_STS</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DCTL_GOUT_NAK_STS</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DCTL_TST_CTL</code> || 4 || 6 || align="right"| <code>0x00000070</code> || align="right"| <code>0xffffff8f</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DCTL_SGNP_IN_NAK</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DCTL_CGNP_IN_NAK</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DCTL_SGOUT_NAK</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DCTL_CGOUT_NAK</code> || 10 || 10 || align="right"| <code>0x00000400</code> || align="right"| <code>0xfffffbff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DCTL_PWRON_PRG_DONE</code> || 11 || 11 || align="right"| <code>0x00000800</code> || align="right"| <code>0xfffff7ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 12 || 12 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_DCTL_GMC</code> || 13 || 14 || align="right"| <code>0x00006000</code> || align="right"| <code>0xffff9fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DCTL_IGN_FRM_NUM</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_DSTS ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980808</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_DSTS_SUSP_STS</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DSTS_ENUM_SPD</code> || 1 || 2 || align="right"| <code>0x00000006</code> || align="right"| <code>0xfffffff9</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DSTS_ERRTIC_ERR</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 4 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_DSTS_SOF_FN</code> || 8 || 21 || align="right"| <code>0x003fff00</code> || align="right"| <code>0xffc000ff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_DAINT ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980818</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_DAINT_IN_EP_INT</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DAINT_OUT_EP_INT</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_DVBUSPULSE ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e98082c</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_DVBUSPULSE_PULSE</code> || 0 || 11 || align="right"| <code>0x00000fff</code> || align="right"| <code>0xfffff000</code> || align="right"| <code>0x0</code> ||
|}
==== USB_DTHRCTL ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980830</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_DTHRCTL_NON_ISO_THR_EN</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DTHRCTL_ISO_THR_EN</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DTHRCTL_TX_THR_LEN</code> || 2 || 10 || align="right"| <code>0x000007fc</code> || align="right"| <code>0xfffff803</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 11 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_DTHRCTL_RX_THR_EN</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DTHRCTL_RX_THR_LEN</code> || 17 || 26 || align="right"| <code>0x07fe0000</code> || align="right"| <code>0xf801ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DTHRCTL_ARB_PRK_EN</code> || 27 || 27 || align="right"| <code>0x08000000</code> || align="right"| <code>0xf7ffffff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_DIEPEMPMSK ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980834</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_DIEPEMPMSK_EP_TXF_EMP_MSK</code> || 0 || 15 || align="right"| <code>0x0000ffff</code> || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0</code> ||
|}
==== USB_DIEPCTL0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980900</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_DIEPCTL0_MPS</code> || 0 || 10 || align="right"| <code>0x000007ff</code> || align="right"| <code>0xfffff800</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPCTL0_NEXT_EP</code> || 11 || 14 || align="right"| <code>0x00007800</code> || align="right"| <code>0xffff87ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPCTL0_USB_ACT_EP</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPCTL0_DPID</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPCTL0_EO_FR_NUM</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 17 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_DIEPCTL0_NAK_STS</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPCTL0_TYPE</code> || 18 || 19 || align="right"| <code>0x000c0000</code> || align="right"| <code>0xfff3ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPCTL0_SNP</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPCTL0_STALL</code> || 21 || 21 || align="right"| <code>0x00200000</code> || align="right"| <code>0xffdfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPCTL0_TXF_NUM</code> || 22 || 25 || align="right"| <code>0x03c00000</code> || align="right"| <code>0xfc3fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPCTL0_CNAK</code> || 26 || 26 || align="right"| <code>0x04000000</code> || align="right"| <code>0xfbffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPCTL0_SNAK</code> || 27 || 27 || align="right"| <code>0x08000000</code> || align="right"| <code>0xf7ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPCTL0_SET_D0_PID</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPCTL0_SET_EVEN_FR</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 29 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_DIEPCTL0_SET_D1_PID</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPCTL0_SET_ODD_FR</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPCTL0_DIS</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 30 || 28 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_DIEPCTL0_ENA</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_DIEPINT0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980908</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_DIEPINT0_XFER_COMPL</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPINT0_EP_DISBLD</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPINT0_AHB_ERR</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPINT0_TIMEOUT</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPINT0_SETUP</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 4 || 2 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_DIEPINT0_OUT_TKN_EP_DIS</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPINT0_IN_TKN_TXFEMP</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 5 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_DIEPINT0_IN_TKN_EP_MIS</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPINT0_STS_PHSE_RCVD</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPINT0_IN_EP_NAK_EFF</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_DIEPINT0_BACK2BACK_SETUP</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPINT0_TXF_EMPTY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 7 || 5 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_DIEPINT0_OUT_PKT_ERR</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPINT0_TX_FIFO_UNDRN</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPINT0_BNA</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|}
==== USB_DIEPTSIZ0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980910</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_DIEPTSIZ0_XFERSIZE</code> || 0 || 18 || align="right"| <code>0x0007ffff</code> || align="right"| <code>0xfff80000</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPTSIZ0_PKT_CNT</code> || 19 || 28 || align="right"| <code>0x1ff80000</code> || align="right"| <code>0xe007ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPTSIZ0_MC</code> || 29 || 30 || align="right"| <code>0x60000000</code> || align="right"| <code>0x9fffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPTSIZ0_SUP_CNT</code> || 29 || 30 || align="right"| <code>0x60000000</code> || align="right"| <code>0x9fffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DIEPTSIZ0_RX_DPID</code> || 29 || 30 || align="right"| <code>0x60000000</code> || align="right"| <code>0x9fffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 31 || 28 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|}
==== USB_DTXFSTS0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980918</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>missing definiton</code> || 0 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_DTXFSTS0_SPC_AVAIL</code> || 16 || 31 || align="right"| <code>0xffff0000</code> || align="right"| <code>0x0000ffff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_DOEPCTL0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980b00</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_DOEPCTL0_MPS</code> || 0 || 10 || align="right"| <code>0x000007ff</code> || align="right"| <code>0xfffff800</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPCTL0_NEXT_EP</code> || 11 || 14 || align="right"| <code>0x00007800</code> || align="right"| <code>0xffff87ff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPCTL0_USB_ACT_EP</code> || 15 || 15 || align="right"| <code>0x00008000</code> || align="right"| <code>0xffff7fff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPCTL0_DPID</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPCTL0_EO_FR_NUM</code> || 16 || 16 || align="right"| <code>0x00010000</code> || align="right"| <code>0xfffeffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPCTL0_NAK_STS</code> || 17 || 17 || align="right"| <code>0x00020000</code> || align="right"| <code>0xfffdffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 17 || 15 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_DOEPCTL0_TYPE</code> || 18 || 19 || align="right"| <code>0x000c0000</code> || align="right"| <code>0xfff3ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPCTL0_SNP</code> || 20 || 20 || align="right"| <code>0x00100000</code> || align="right"| <code>0xffefffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPCTL0_STALL</code> || 21 || 21 || align="right"| <code>0x00200000</code> || align="right"| <code>0xffdfffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPCTL0_TXF_NUM</code> || 22 || 25 || align="right"| <code>0x03c00000</code> || align="right"| <code>0xfc3fffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPCTL0_CNAK</code> || 26 || 26 || align="right"| <code>0x04000000</code> || align="right"| <code>0xfbffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPCTL0_SNAK</code> || 27 || 27 || align="right"| <code>0x08000000</code> || align="right"| <code>0xf7ffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPCTL0_SET_D0_PID</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPCTL0_SET_EVEN_FR</code> || 28 || 28 || align="right"| <code>0x10000000</code> || align="right"| <code>0xefffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 29 || 27 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_DOEPCTL0_SET_ODD_FR</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPCTL0_SET_D1_PID</code> || 29 || 29 || align="right"| <code>0x20000000</code> || align="right"| <code>0xdfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 30 || 28 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_DOEPCTL0_DIS</code> || 30 || 30 || align="right"| <code>0x40000000</code> || align="right"| <code>0xbfffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPCTL0_ENA</code> || 31 || 31 || align="right"| <code>0x80000000</code> || align="right"| <code>0x7fffffff</code> || align="right"| <code>0x0</code> ||
|}
==== USB_DOEPINT0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980b08</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_DOEPINT0_XFER_COMPL</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPINT0_EP_DISBLD</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPINT0_AHB_ERR</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPINT0_SETUP</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPINT0_TIMEOUT</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPINT0_IN_TKN_TXFEMP</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 4 || 2 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_DOEPINT0_OUT_TKN_EP_DIS</code> || 4 || 4 || align="right"| <code>0x00000010</code> || align="right"| <code>0xffffffef</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 5 || 3 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_DOEPINT0_IN_TKN_EP_MIS</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPINT0_STS_PHSE_RCVD</code> || 5 || 5 || align="right"| <code>0x00000020</code> || align="right"| <code>0xffffffdf</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPINT0_BACK2BACK_SETUP</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPINT0_IN_EP_NAK_EFF</code> || 6 || 6 || align="right"| <code>0x00000040</code> || align="right"| <code>0xffffffbf</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 6 || 4 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>missing definiton</code> || 7 || 5 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|-
| <code>USB_DOEPINT0_TXF_EMPTY</code> || 7 || 7 || align="right"| <code>0x00000080</code> || align="right"| <code>0xffffff7f</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPINT0_OUT_PKT_ERR</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPINT0_TX_FIFO_UNDRN</code> || 8 || 8 || align="right"| <code>0x00000100</code> || align="right"| <code>0xfffffeff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPINT0_BNA</code> || 9 || 9 || align="right"| <code>0x00000200</code> || align="right"| <code>0xfffffdff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 9 || 7 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|}
==== USB_DOEPTSIZ0 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980b10</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_DOEPTSIZ0_XFERSIZE</code> || 0 || 18 || align="right"| <code>0x0007ffff</code> || align="right"| <code>0xfff80000</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPTSIZ0_PKT_CNT</code> || 19 || 28 || align="right"| <code>0x1ff80000</code> || align="right"| <code>0xe007ffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPTSIZ0_MC</code> || 29 || 30 || align="right"| <code>0x60000000</code> || align="right"| <code>0x9fffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPTSIZ0_RX_DPID</code> || 29 || 30 || align="right"| <code>0x60000000</code> || align="right"| <code>0x9fffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_DOEPTSIZ0_SUP_CNT</code> || 29 || 30 || align="right"| <code>0x60000000</code> || align="right"| <code>0x9fffffff</code> || align="right"| <code>0x0</code> ||
|-
| <code>missing definiton</code> || 31 || 28 || align="right"| <code>NA</code> || align="right"| <code>NA</code> || align="right"| <code>NA</code> ||
|}
==== USB_PCGCR ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7e980e00</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>USB_PCGCR_STOP_PCLK</code> || 0 || 0 || align="right"| <code>0x00000001</code> || align="right"| <code>0xfffffffe</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_PCGCR_GATE_HCLK</code> || 1 || 1 || align="right"| <code>0x00000002</code> || align="right"| <code>0xfffffffd</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_PCGCR_PWR_CLMP</code> || 2 || 2 || align="right"| <code>0x00000004</code> || align="right"| <code>0xfffffffb</code> || align="right"| <code>0x0</code> ||
|-
| <code>USB_PCGCR_RST_PDWN_MODULE</code> || 3 || 3 || align="right"| <code>0x00000008</code> || align="right"| <code>0xfffffff7</code> || align="right"| <code>0x0</code> ||
|}
== V3D ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7ec00000</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>V3D_IDENT0</code> ||align="right"| <code>0x7ec00000</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_IDENT1</code> ||align="right"| <code>0x7ec00004</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_IDENT2</code> ||align="right"| <code>0x7ec00008</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_IDENT3</code> ||align="right"| <code>0x7ec0000c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_SCRATCH</code> ||align="right"| <code>0x7ec00010</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_L2CACTL</code> ||align="right"| <code>0x7ec00020</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_SLCACTL</code> ||align="right"| <code>0x7ec00024</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_INTCTL</code> ||align="right"| <code>0x7ec00030</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_INTENA</code> ||align="right"| <code>0x7ec00034</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_INTDIS</code> ||align="right"| <code>0x7ec00038</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_CT0CS</code> ||align="right"| <code>0x7ec00100</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_CT1CS</code> ||align="right"| <code>0x7ec00104</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_CT0EA</code> ||align="right"| <code>0x7ec00108</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_CT1EA</code> ||align="right"| <code>0x7ec0010c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_CT0CA</code> ||align="right"| <code>0x7ec00110</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_CT1CA</code> ||align="right"| <code>0x7ec00114</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_CT00RA0</code> ||align="right"| <code>0x7ec00118</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_CT01RA0</code> ||align="right"| <code>0x7ec0011c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_CT0LC</code> ||align="right"| <code>0x7ec00120</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_CT1LC</code> ||align="right"| <code>0x7ec00124</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_CT0PC</code> ||align="right"| <code>0x7ec00128</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_CT1PC</code> ||align="right"| <code>0x7ec0012c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCS</code> ||align="right"| <code>0x7ec00130</code> ||align="center"| RW ||align="right"| 9 ||align="right"| <code>0x0000013f</code> ||align="right"| <code></code> ||
|-
| <code>V3D_BFC</code> ||align="right"| <code>0x7ec00134</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_RFC</code> ||align="right"| <code>0x7ec00138</code> ||align="center"| RW ||align="right"| 8 ||align="right"| <code>0x000000ff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_BPCA</code> ||align="right"| <code>0x7ec00300</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_BPCS</code> ||align="right"| <code>0x7ec00304</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_BPOA</code> ||align="right"| <code>0x7ec00308</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_BPOS</code> ||align="right"| <code>0x7ec0030c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_BXCF</code> ||align="right"| <code>0x7ec00310</code> ||align="center"| RW ||align="right"| 2 ||align="right"| <code>0x00000003</code> ||align="right"| <code></code> ||
|-
| <code>V3D_SQRSV0</code> ||align="right"| <code>0x7ec00410</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_SQRSV1</code> ||align="right"| <code>0x7ec00414</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_SQCNTL</code> ||align="right"| <code>0x7ec00418</code> ||align="center"| RW ||align="right"| 4 ||align="right"| <code>0x0000000f</code> ||align="right"| <code></code> ||
|-
| <code>V3D_SQCSTAT</code> ||align="right"| <code>0x7ec0041c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_SRQPC</code> ||align="right"| <code>0x7ec00430</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_SRQUA</code> ||align="right"| <code>0x7ec00434</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_SRQUL</code> ||align="right"| <code>0x7ec00438</code> ||align="center"| RW ||align="right"| 12 ||align="right"| <code>0x00000fff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_SRQCS</code> ||align="right"| <code>0x7ec0043c</code> ||align="center"| RW ||align="right"| 24 ||align="right"| <code>0x00ffffbf</code> ||align="right"| <code></code> ||
|-
| <code>V3D_VPACNTL</code> ||align="right"| <code>0x7ec00500</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_VPMBASE</code> ||align="right"| <code>0x7ec00504</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTRC</code> ||align="right"| <code>0x7ec00670</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTRE</code> ||align="right"| <code>0x7ec00674</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0x8000ffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTR0</code> ||align="right"| <code>0x7ec00680</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTRS0</code> ||align="right"| <code>0x7ec00684</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTR1</code> ||align="right"| <code>0x7ec00688</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTRS1</code> ||align="right"| <code>0x7ec0068c</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTR2</code> ||align="right"| <code>0x7ec00690</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTRS2</code> ||align="right"| <code>0x7ec00694</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTR3</code> ||align="right"| <code>0x7ec00698</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTRS3</code> ||align="right"| <code>0x7ec0069c</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTR4</code> ||align="right"| <code>0x7ec006a0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTRS4</code> ||align="right"| <code>0x7ec006a4</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTR5</code> ||align="right"| <code>0x7ec006a8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTRS5</code> ||align="right"| <code>0x7ec006ac</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTR6</code> ||align="right"| <code>0x7ec006b0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTRS6</code> ||align="right"| <code>0x7ec006b4</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTR7</code> ||align="right"| <code>0x7ec006b8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTRS7</code> ||align="right"| <code>0x7ec006bc</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTR8</code> ||align="right"| <code>0x7ec006c0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTRS8</code> ||align="right"| <code>0x7ec006c4</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTR9</code> ||align="right"| <code>0x7ec006c8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTRS9</code> ||align="right"| <code>0x7ec006cc</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTR10</code> ||align="right"| <code>0x7ec006d0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTRS10</code> ||align="right"| <code>0x7ec006d4</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTR11</code> ||align="right"| <code>0x7ec006d8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTRS11</code> ||align="right"| <code>0x7ec006dc</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTR12</code> ||align="right"| <code>0x7ec006e0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTRS12</code> ||align="right"| <code>0x7ec006e4</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTR13</code> ||align="right"| <code>0x7ec006e8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTRS13</code> ||align="right"| <code>0x7ec006ec</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTR14</code> ||align="right"| <code>0x7ec006f0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTRS14</code> ||align="right"| <code>0x7ec006f4</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTR15</code> ||align="right"| <code>0x7ec006f8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_PCTRS15</code> ||align="right"| <code>0x7ec006fc</code> ||align="center"| RW ||align="right"| 5 ||align="right"| <code>0x0000001f</code> ||align="right"| <code></code> ||
|-
| <code>V3D_DBCFG</code> ||align="right"| <code>0x7ec00e00</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_DBSCS</code> ||align="right"| <code>0x7ec00e04</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_DBSCFG</code> ||align="right"| <code>0x7ec00e08</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_DBSSR</code> ||align="right"| <code>0x7ec00e0c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_DBSDR0</code> ||align="right"| <code>0x7ec00e10</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_DBSDR1</code> ||align="right"| <code>0x7ec00e14</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_DBSDR2</code> ||align="right"| <code>0x7ec00e18</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_DBSDR3</code> ||align="right"| <code>0x7ec00e1c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_DBQRUN</code> ||align="right"| <code>0x7ec00e20</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_DBQHLT</code> ||align="right"| <code>0x7ec00e24</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_DBQSTP</code> ||align="right"| <code>0x7ec00e28</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_DBQITE</code> ||align="right"| <code>0x7ec00e2c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_DBQITC</code> ||align="right"| <code>0x7ec00e30</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_DBQGHC</code> ||align="right"| <code>0x7ec00e34</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_DBQGHG</code> ||align="right"| <code>0x7ec00e38</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_DBQGHH</code> ||align="right"| <code>0x7ec00e3c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_DBGE</code> ||align="right"| <code>0x7ec00f00</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_FDBG0</code> ||align="right"| <code>0x7ec00f04</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_FDBGB</code> ||align="right"| <code>0x7ec00f08</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_FDBGR</code> ||align="right"| <code>0x7ec00f0c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_FDBGS</code> ||align="right"| <code>0x7ec00f10</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>V3D_ERRSTAT</code> ||align="right"| <code>0x7ec00f20</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|}
=== Register details ===
== VEC ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7e806000</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| <code>VEC_CGMSAE_RESET</code> ||align="right"| <code>0x7e806040</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_CGMSAE_TOP_CONTROL</code> ||align="right"| <code>0x7e806044</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_CGMSAE_BOT_CONTROL</code> ||align="right"| <code>0x7e806048</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_CGMSAE_TOP_FORMAT</code> ||align="right"| <code>0x7e80604c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_CGMSAE_BOT_FORMAT</code> ||align="right"| <code>0x7e806050</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_CGMSAE_TOP_DATA</code> ||align="right"| <code>0x7e806054</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_CGMSAE_BOT_DATA</code> ||align="right"| <code>0x7e806058</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_CGMSAE_REVID</code> ||align="right"| <code>0x7e80605c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_ENC_RevID</code> ||align="right"| <code>0x7e806060</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_ENC_PrimaryControl</code> ||align="right"| <code>0x7e806068</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_WSE_RESET</code> ||align="right"| <code>0x7e8060c0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_WSE_CONTROL</code> ||align="right"| <code>0x7e8060c4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_WSE_WSS_DATA</code> ||align="right"| <code>0x7e8060c8</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_WSE_VPS_DATA_1</code> ||align="right"| <code>0x7e8060cc</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_WSE_VPS_CONTROL</code> ||align="right"| <code>0x7e8060d0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_REVID</code> ||align="right"| <code>0x7e806100</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_CONFIG0</code> ||align="right"| <code>0x7e806104</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_SCHPH</code> ||align="right"| <code>0x7e806108</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_SOFT_RESET</code> ||align="right"| <code>0x7e80610c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_CPS01_CPS23</code> ||align="right"| <code>0x7e806120</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_CPS45_CPS67</code> ||align="right"| <code>0x7e806124</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_CPS89_CPS1011</code> ||align="right"| <code>0x7e806128</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_CPS1213_CPS1415</code> ||align="right"| <code>0x7e80612c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_CPS1617_CPS1819</code> ||align="right"| <code>0x7e806130</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_CPS2021_CPS2223</code> ||align="right"| <code>0x7e806134</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_CPS2425_CPS2627</code> ||align="right"| <code>0x7e806138</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_CPS2829_CPS3031</code> ||align="right"| <code>0x7e80613c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_CPS32_CPC</code> ||align="right"| <code>0x7e806140</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_CLMP0_START</code> ||align="right"| <code>0x7e806144</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_CLMP0_END</code> ||align="right"| <code>0x7e806148</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_FREQ3_2</code> ||align="right"| <code>0x7e806180</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_FREQ1_0</code> ||align="right"| <code>0x7e806184</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_CONFIG1</code> ||align="right"| <code>0x7e806188</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_CONFIG2</code> ||align="right"| <code>0x7e80618c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_INTERRUPT_CONTROL</code> ||align="right"| <code>0x7e806190</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_INTERRUPT_STATUS</code> ||align="right"| <code>0x7e806194</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_FCW_SECAM_B</code> ||align="right"| <code>0x7e806198</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_SECAM_GAIN_VAL</code> ||align="right"| <code>0x7e80619c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_CONFIG3</code> ||align="right"| <code>0x7e8061a0</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_CONFIG4</code> ||align="right"| <code>0x7e8061a4</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_STATUS0</code> ||align="right"| <code>0x7e806200</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_MASK0</code> ||align="right"| <code>0x7e806204</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_CFG</code> ||align="right"| <code>0x7e806208</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_DAC_TEST</code> ||align="right"| <code>0x7e80620c</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_DAC_CONFIG</code> ||align="right"| <code>0x7e806210</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|-
| <code>VEC_DAC_MISC</code> ||align="right"| <code>0x7e806214</code> ||align="center"| RW ||align="right"| 32 ||align="right"| <code>0xffffffff</code> ||align="right"| <code></code> ||
|}
=== Register details ===
== VPU_ARB_CTRL ==

=== Description ===
TODO
=== Info ===
{|class="wikitable"
!Name !! value !! description
|-
| base || <code>0x7ee04000</code> ||
|}
=== Registers ===
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#VPU_ARB_CTRL_UC|<code>VPU_ARB_CTRL_UC</code>]] ||align="right"| <code>0x7ee04000</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0000000000</code> ||
|-
| [[#VPU_ARB_CTRL_L2|<code>VPU_ARB_CTRL_L2</code>]] ||align="right"| <code>0x7ee04004</code> ||align="center"| RW ||align="right"| 16 ||align="right"| <code>0x0000ffff</code> ||align="right"| <code>0000000000</code> ||
|}
=== Register details ===
==== VPU_ARB_CTRL_UC ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee04000</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>VPU_ARB_CTRL_UC_LIMIT</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x0</code> ||
|-
| <code>VPU_ARB_CTRL_UC_DELAY</code> || 2 || 3 || align="right"| <code>0x0000000c</code> || align="right"| <code>0xfffffff3</code> || align="right"| <code>0x0</code> ||
|-
| <code>VPU_ARB_CTRL_UC_THRESHOLD</code> || 4 || 5 || align="right"| <code>0x00000030</code> || align="right"| <code>0xffffffcf</code> || align="right"| <code>0x0</code> ||
|-
| <code>VPU_ARB_CTRL_UC_ALGORITHM</code> || 6 || 7 || align="right"| <code>0x000000c0</code> || align="right"| <code>0xffffff3f</code> || align="right"| <code>0x0</code> ||
|-
| <code>VPU_ARB_CTRL_UC_CHANNEL_INIBIT</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|}
==== VPU_ARB_CTRL_L2 ====
===== Info =====
{|class="wikitable"
!Name !! value !! description
|-
| address || <code>0x7ee04004</code> ||
|}
===== Description =====
TODO
===== bits in register =====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| <code>VPU_ARB_CTRL_L2_LIMIT</code> || 0 || 1 || align="right"| <code>0x00000003</code> || align="right"| <code>0xfffffffc</code> || align="right"| <code>0x0</code> ||
|-
| <code>VPU_ARB_CTRL_L2_DELAY</code> || 2 || 3 || align="right"| <code>0x0000000c</code> || align="right"| <code>0xfffffff3</code> || align="right"| <code>0x0</code> ||
|-
| <code>VPU_ARB_CTRL_L2_THRESHOLD</code> || 4 || 5 || align="right"| <code>0x00000030</code> || align="right"| <code>0xffffffcf</code> || align="right"| <code>0x0</code> ||
|-
| <code>VPU_ARB_CTRL_L2_ALGORITHM</code> || 6 || 7 || align="right"| <code>0x000000c0</code> || align="right"| <code>0xffffff3f</code> || align="right"| <code>0x0</code> ||
|-
| <code>VPU_ARB_CTRL_L2_CHANNEL_INIBIT</code> || 8 || 15 || align="right"| <code>0x0000ff00</code> || align="right"| <code>0xffff00ff</code> || align="right"| <code>0x0</code> ||
|}
