git clone --depth 1 --no-tags https://github.com/LanaP2000/Microarchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/509720470
git clone --depth 1 --no-tags https://github.com/faiek-ahsan/test_caravel.git f:/verilog_sva_gh_scraper/data/full_repos/510372010
git clone --depth 1 --no-tags https://github.com/abhinav1601/4-Staged-RISC-V-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/511578551
git clone --depth 1 --no-tags https://github.com/kamzaaa/State-Machine-Digital-Lock.git f:/verilog_sva_gh_scraper/data/full_repos/511604841
git clone --depth 1 --no-tags https://github.com/frank355325/HW.git f:/verilog_sva_gh_scraper/data/full_repos/509098362
git clone --depth 1 --no-tags https://github.com/MertArslanoglu/FPGA-Implementation-of-Simple-Quality-of-Service-QoS-based-Queuing.git f:/verilog_sva_gh_scraper/data/full_repos/509898745
git clone --depth 1 --no-tags https://github.com/Pawantech-App/DDCO_Mini_Project.git f:/verilog_sva_gh_scraper/data/full_repos/510047043
git clone --depth 1 --no-tags https://github.com/priyank-091/RISC-V-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/509954987
git clone --depth 1 --no-tags https://github.com/bojieli/dlx-cpu-backup.git f:/verilog_sva_gh_scraper/data/full_repos/507549985
git clone --depth 1 --no-tags https://github.com/ngrabbs/linuxFoundationRISCVCore.git f:/verilog_sva_gh_scraper/data/full_repos/508509441
git clone --depth 1 --no-tags https://github.com/RuochenDai78/2021_hackdac_phase1.git f:/verilog_sva_gh_scraper/data/full_repos/508398401
git clone --depth 1 --no-tags https://github.com/BaselDOS/Verilog_Practice_BitCoin.git f:/verilog_sva_gh_scraper/data/full_repos/510336441
git clone --depth 1 --no-tags https://github.com/Hua-rookie/Gobang-with-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/507046407
git clone --depth 1 --no-tags https://github.com/demeritbird/50.002-1D-The-Holding-Dice.git f:/verilog_sva_gh_scraper/data/full_repos/509268826
git clone --depth 1 --no-tags https://github.com/minecraftdixit/verilog-codes-.git f:/verilog_sva_gh_scraper/data/full_repos/509245077
git clone --depth 1 --no-tags https://github.com/PokrAndrey/Concentrator_sim.git f:/verilog_sva_gh_scraper/data/full_repos/509074948
git clone --depth 1 --no-tags https://github.com/Janavind/MPW_7A.git f:/verilog_sva_gh_scraper/data/full_repos/512100437
git clone --depth 1 --no-tags https://github.com/tstren1223/computer-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/507360480
git clone --depth 1 --no-tags https://github.com/tv8630/PWM-Generator---Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/508137218
git clone --depth 1 --no-tags https://github.com/Gaurav-Krishna-Gaali/votingMachine_vivado.git f:/verilog_sva_gh_scraper/data/full_repos/507878508
git clone --depth 1 --no-tags https://github.com/Hetvi21/efabless_1.git f:/verilog_sva_gh_scraper/data/full_repos/506575486
git clone --depth 1 --no-tags https://github.com/Rahulwadhwa157/Structural-Modeling-of-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/511021511
git clone --depth 1 --no-tags https://github.com/Ch1-n/Multi-architecture-simplified-LC-3-MIPS-processor.git f:/verilog_sva_gh_scraper/data/full_repos/511518004
git clone --depth 1 --no-tags https://github.com/ShashwatGupta2001/P_GCD-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/511448263
git clone --depth 1 --no-tags https://github.com/kaivalyaeAnilP/I-Chip-PS2.git f:/verilog_sva_gh_scraper/data/full_repos/511551748
git clone --depth 1 --no-tags https://github.com/egoRTL/VGA-Framebuffer.git f:/verilog_sva_gh_scraper/data/full_repos/511084861
git clone --depth 1 --no-tags https://github.com/Voidcharacter/Verilog-D-Flip-flop.git f:/verilog_sva_gh_scraper/data/full_repos/509406761
git clone --depth 1 --no-tags https://github.com/noraalsubaie/Traffic_signal-.git f:/verilog_sva_gh_scraper/data/full_repos/509441691
git clone --depth 1 --no-tags https://github.com/tejas2605/IEEE-Floating-Point-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/510097772
git clone --depth 1 --no-tags https://github.com/marwaneltoukhy/test.git f:/verilog_sva_gh_scraper/data/full_repos/511496122
git clone --depth 1 --no-tags https://github.com/pyong-1459/Deinterleaver-2022-mod1536.git f:/verilog_sva_gh_scraper/data/full_repos/511377659
git clone --depth 1 --no-tags https://github.com/kamzaaa/Pong-Mini-project.git f:/verilog_sva_gh_scraper/data/full_repos/511597340
git clone --depth 1 --no-tags https://github.com/dzwduan/axi4.git f:/verilog_sva_gh_scraper/data/full_repos/511750193
git clone --depth 1 --no-tags https://github.com/maheshbhatk/RTL_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/509639762
git clone --depth 1 --no-tags https://github.com/liyutong343/MIPS_CPU_Single-Multi_Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/509963888
git clone --depth 1 --no-tags https://github.com/yohitha08/CRPTO-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/510507475
git clone --depth 1 --no-tags https://github.com/NguyenHuan22/He_thong_cay_xang_tu_dong.git f:/verilog_sva_gh_scraper/data/full_repos/510778201
git clone --depth 1 --no-tags https://github.com/kassane/FPGA_Course.git f:/verilog_sva_gh_scraper/data/full_repos/509829350
git clone --depth 1 --no-tags https://github.com/Rohit-Mundada/IEEE-FPU.git f:/verilog_sva_gh_scraper/data/full_repos/509700261
git clone --depth 1 --no-tags https://github.com/SHIVANSH-DUBEY/Verilog-Based-Image-Editor.git f:/verilog_sva_gh_scraper/data/full_repos/507822752
git clone --depth 1 --no-tags https://github.com/hihii11/The-Code-Lock-design-based-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/508135791
git clone --depth 1 --no-tags https://github.com/LongHoGit/inv_AES_128bit.git f:/verilog_sva_gh_scraper/data/full_repos/507499258
git clone --depth 1 --no-tags https://github.com/HK-Finaviya/Gates100.git f:/verilog_sva_gh_scraper/data/full_repos/507496979
git clone --depth 1 --no-tags https://github.com/ftmyrk/FPGA-Nexys7-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/507592294
git clone --depth 1 --no-tags https://github.com/xxxxxinyu/CO_LAB0-Full-Substractor-.git f:/verilog_sva_gh_scraper/data/full_repos/507805316
git clone --depth 1 --no-tags https://github.com/ArmandoVVV/RISC_V_Single_Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/506562045
git clone --depth 1 --no-tags https://github.com/adityan18/Minor.git f:/verilog_sva_gh_scraper/data/full_repos/506974896
git clone --depth 1 --no-tags https://github.com/BigNixon/VerilogProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/508468062
git clone --depth 1 --no-tags https://github.com/KINGPIN8825/8-bit-microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/508790483
git clone --depth 1 --no-tags https://github.com/kxdxzr/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/508565696
git clone --depth 1 --no-tags https://github.com/Sachini007/Processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/509189453
git clone --depth 1 --no-tags https://github.com/katariaak579/Door-Lock.git f:/verilog_sva_gh_scraper/data/full_repos/509320774
git clone --depth 1 --no-tags https://github.com/zouming74/just_for_fun.git f:/verilog_sva_gh_scraper/data/full_repos/509102948
git clone --depth 1 --no-tags https://github.com/rkvaishnavp/Display-and-VGA-Core.git f:/verilog_sva_gh_scraper/data/full_repos/512449430
git clone --depth 1 --no-tags https://github.com/ateeque-ahmed/RISC-V-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/510739451
git clone --depth 1 --no-tags https://github.com/Basten1209/CSED273.git f:/verilog_sva_gh_scraper/data/full_repos/509707892
git clone --depth 1 --no-tags https://github.com/tejas2605/Pipelined-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/510084841
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/ALU-8bit.git f:/verilog_sva_gh_scraper/data/full_repos/509532485
git clone --depth 1 --no-tags https://github.com/BulletForce69/RISC_V_SC-main.git f:/verilog_sva_gh_scraper/data/full_repos/509625844
git clone --depth 1 --no-tags https://github.com/CarlosCraveiro/ProjetoSistemasDigitais_SEL0628.git f:/verilog_sva_gh_scraper/data/full_repos/510956372
git clone --depth 1 --no-tags https://github.com/h20210154/Booth-s-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/510293686
git clone --depth 1 --no-tags https://github.com/oreomustdoit/Car_alarm_project.git f:/verilog_sva_gh_scraper/data/full_repos/510628156
git clone --depth 1 --no-tags https://github.com/mkkassem/clearxx.git f:/verilog_sva_gh_scraper/data/full_repos/510691275
git clone --depth 1 --no-tags https://github.com/hadiforoughi/Layout-of-8x4bit-Associative-Memory.git f:/verilog_sva_gh_scraper/data/full_repos/511178588
git clone --depth 1 --no-tags https://github.com/melody16483/single-cycle-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/506498723
git clone --depth 1 --no-tags https://github.com/kacperoooni/SDUP_AXI_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/508131598
git clone --depth 1 --no-tags https://github.com/XAli-SHX/MIPS-Multi-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/508972712
git clone --depth 1 --no-tags https://github.com/anch83/RS232.git f:/verilog_sva_gh_scraper/data/full_repos/511502298
git clone --depth 1 --no-tags https://github.com/lemonwenx/my_first_CPU_design.git f:/verilog_sva_gh_scraper/data/full_repos/508522603
git clone --depth 1 --no-tags https://github.com/Yosiky/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/506743941
git clone --depth 1 --no-tags https://github.com/kwanit1142/4-way-Traffic-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/507298761
git clone --depth 1 --no-tags https://github.com/VincitoreSi/resource-aware-patch-generation.git f:/verilog_sva_gh_scraper/data/full_repos/511477338
git clone --depth 1 --no-tags https://github.com/Udaff2/calculator.git f:/verilog_sva_gh_scraper/data/full_repos/511464628
git clone --depth 1 --no-tags https://github.com/Wellinne/Projeto-Sistemas-Digitais.git f:/verilog_sva_gh_scraper/data/full_repos/511315478
git clone --depth 1 --no-tags https://github.com/XingchenLi202/EDA-Bicycle-Design.git f:/verilog_sva_gh_scraper/data/full_repos/512283326
git clone --depth 1 --no-tags https://github.com/leosd3050/Simple-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/512278348
git clone --depth 1 --no-tags https://github.com/Jaye-Xue/ElevatorControlSystem.git f:/verilog_sva_gh_scraper/data/full_repos/512094795
git clone --depth 1 --no-tags https://github.com/Bi11-Git/Vivado.git f:/verilog_sva_gh_scraper/data/full_repos/508059792
git clone --depth 1 --no-tags https://github.com/erfaniravani/tanhx.git f:/verilog_sva_gh_scraper/data/full_repos/508141717
git clone --depth 1 --no-tags https://github.com/whrudwns/caravel_walkthrough.git f:/verilog_sva_gh_scraper/data/full_repos/509285967
git clone --depth 1 --no-tags https://github.com/harsh-lodha/pipelinedmips.git f:/verilog_sva_gh_scraper/data/full_repos/510338868
git clone --depth 1 --no-tags https://github.com/HishamIITK/UnderTheHoodFiles.git f:/verilog_sva_gh_scraper/data/full_repos/511509465
git clone --depth 1 --no-tags https://github.com/anfama15/FPGA-Based-Virus-Detection-System.git f:/verilog_sva_gh_scraper/data/full_repos/511614493
git clone --depth 1 --no-tags https://github.com/raghavptdr18/Tic-Tac-Toe.git f:/verilog_sva_gh_scraper/data/full_repos/510025419
git clone --depth 1 --no-tags https://github.com/wzf2000/cod21.git f:/verilog_sva_gh_scraper/data/full_repos/510043728
git clone --depth 1 --no-tags https://github.com/kaivalyaeAnilP/I-Chip-PS1.git f:/verilog_sva_gh_scraper/data/full_repos/511551293
git clone --depth 1 --no-tags https://github.com/termias19/final_Horner_algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/508870522
git clone --depth 1 --no-tags https://github.com/aferolkay/FPGA-Implementation-QoS.git f:/verilog_sva_gh_scraper/data/full_repos/511162495
git clone --depth 1 --no-tags https://github.com/carlosmgv02/ECPracFinal.git f:/verilog_sva_gh_scraper/data/full_repos/506607433
git clone --depth 1 --no-tags https://github.com/LSDnoob/baugh-wooley.git f:/verilog_sva_gh_scraper/data/full_repos/508559626
git clone --depth 1 --no-tags https://github.com/xxxxxinyu/CO_LAB3-Single-Cycle-CPU-Complete-Edition.git f:/verilog_sva_gh_scraper/data/full_repos/507811680
git clone --depth 1 --no-tags https://github.com/priyagole/CS220-Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/509409748
git clone --depth 1 --no-tags https://github.com/ruchi09/32-bit-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/509499614
git clone --depth 1 --no-tags https://github.com/Rahhul17-IITH/digital_circuits_verilog_projects.git f:/verilog_sva_gh_scraper/data/full_repos/511386426
git clone --depth 1 --no-tags https://github.com/manjithadulana98/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/511468514
git clone --depth 1 --no-tags https://github.com/BossWangST/SpinalHDL-RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/512385090
git clone --depth 1 --no-tags https://github.com/Rafae1130/Soft_core-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/511837737
git clone --depth 1 --no-tags https://github.com/sumit11899/Advanced-Encryption-Standard.git f:/verilog_sva_gh_scraper/data/full_repos/511804123
git clone --depth 1 --no-tags https://github.com/Mohamed5620/washing-machine.git f:/verilog_sva_gh_scraper/data/full_repos/512439043
git clone --depth 1 --no-tags https://github.com/Mei-x-l/ysyx-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/512457399
