{"vcs1":{"timestamp_begin":1759222883.139395244, "rt":0.89, "ut":0.28, "st":0.15}}
{"vcselab":{"timestamp_begin":1759222884.096465732, "rt":0.55, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1759222884.694675638, "rt":0.19, "ut":0.08, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759222882.782832378}
{"VCS_COMP_START_TIME": 1759222882.782832378}
{"VCS_COMP_END_TIME": 1759222885.663917533}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog0 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 367212}}
{"vcselab": {"peak_mem": 229976}}
