;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV -1, <-20
	SLT #12, @1
	MOV -1, <-20
	ADD 240, 60
	SUB @121, 103
	ADD #270, 50
	DAT <270, #50
	SUB #0, @12
	DJN 12, #410
	MOV #72, @261
	SLT 12, @10
	JMN 12, #410
	SUB <80, @1
	SPL 0, #-44
	DJN -1, @-20
	SLT 210, 60
	SPL 12, #410
	DAT #12, <10
	SUB -207, <10
	DAT #210, #30
	SUB @124, 106
	SUB @121, 106
	SPL 12, <10
	SUB @12, @10
	SUB #72, @261
	CMP #0, @12
	SUB #72, @261
	SPL 12, #410
	SUB @0, @2
	SUB @121, 106
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP 210, 104
	CMP @121, 103
	DJN -1, @-20
	SUB #12, @1
	MOV -4, <-20
	MOV -4, <-20
	CMP -207, <-120
	CMP -207, <-120
	SUB @121, 106
	MOV -4, <-20
	ADD 240, 60
