-- Component: The Finite State Machine
library work;
use work.all;
library ieee;
use ieee.std_logic_1164.all;

entity FSM is
	port (
		instruction, T1, T2, T3, mem    : in std_logic_vector(15 downto 0);
		rst, clk, init_carry, init_zero : in std_logic;
		W_PC, W_MEM, W_IR, W_RF, W_T3, W_T2, W_T1,
		M1, M20, M21, M30, M31, M4,
		M50, M51, M60, M61, M62, M70, M71, M80, M81, M82,
		M90, M91, M10
		carry_write, zero_write, done, alu_control : out std_logic
	);
end entity;

architecture arch of FSM is

	type StateSymbol is (S1, S2, S3, S4, S5, S6, S7, S8, S9, S10, S11, S12,
	                     S13, S14, S15, S16, S17, S18, S19, S20, S21, S22);
	signal fsm_state_symbol : StateSymbol;

begin
	process (rst, clk, instruction, init_carry, init_zero, T1, T2, T3, fsm_state_symbol)
		variable state_v : StateSymbol;
		variable W_PC_v, W_MEM_v, W_IR_v, W_RF_v, W_T3_v, W_T2_v, W_T1_v,
		         M1_v, M20_v, M21_v, M30_v, M31_v, M4_v,M50_v, M51_v, M60_v, M61_v, M62_v, M70_v, M71_v, M80_v, M81_v, M82_v,
		         M90_v, M91_v, M10_v, carry_v, zero_v, M11_v, done_v, alu_v : std_logic;