//-------------------------------------------------------------------------
// File name   : run.f
// Title       : 
// Project     : SystemVerilog UVM Lab
// Created     :
// Description : 
// Notes       :  
//----------------------------------------------------------------------
// Copyright  200*-2008 Cadence Design Systems, Inc. All rights reserved worldwide.
// Please refer to the terms and conditions in the Kit documentation.
//-------------------------------------------------------------------------

-uvmhome ${UVM_HOME}
-access rwc

lab1_top.sv

//+UVM_VERBOSITY=HIGH
//+UVM_VERBOSITY=MEDIUM
//+UVM_VERBOSITY=LOW
//+UVM_VERBOSITY=NONE
