{
 "Device" : "GW5AST-138B",
 "Files" : [
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/addr_trans.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/alu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/axi_bridge.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/bank_switch.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/btb.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/bufg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/camera_capture.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/camera_hdmi.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/cmos_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/csr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dcache.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dcfifo_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ddr3_memory_interface.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ddr_2fifo_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ddr_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ddr_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/div.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_clk_drv.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_tmds_enc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_tmds_phy.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/exe_stage.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/gowin_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/i2c_com.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/icache.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/id_stage.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/if_stage.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/lcd_disp.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mem_burst.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mem_stage.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mul.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mycpu_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ov5640_ddr_lcd.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/perf_counter.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/power_on_delay.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/raminfr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/reg_config.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/regfile.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/rwfifo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/SoCFull.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/SP_256x21.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/SP_256x32.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_clgen.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_defines.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_shift.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_top_apb.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/SRAM_SDPB.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/tb_rwfifo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/tlb_entry.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/tmds_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/tools.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_defines.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_receiver.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_regs.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_rfifo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_sync_flops.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_tfifo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_top_apb.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_transmitter.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/wb_stage.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/xilinx2gowin.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/impl/temp/rtl_parser.result",
 "Top" : "SoCFull",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}