Filename,Signal Power(w),Logic Power(w),Static Power(w),DC Power(w),Total Power(w),DataPath Delay,F7_Muxes,LUT_as_Memory,LUT_as_Logic,Slice_LUTs,LUT1,LUT2,LUT3,LUT4,LUT5,LUT6,LUT7,LUT_as_Memory,LUT_as_Logic2,Slice_LUTs2,LUTs_difference
top_CLA32.v,1.749,0.505,0.485,22.729,23.213,18.806ns,0,0,96,96,0,26,9,14,15,59,0,0,96,33,63
top_CLA8.v,0.167,0.065,0.088,4.807,4.895,9.882ns,0,0,13,13,0,1,2,3,3,6,0,0,13,4,9
top_CLA16.v,0.5,0.194,0.156,10.89,11.046,12.463ns,0,0,35,35,0,6,4,8,5,22,0,0,35,10,25
top_ENCODER_BEHAVIOURAL.v,0.033,0.012,0.072,0.673,0.745,7.663ns,0,0,3,3,0,1,0,1,0,2,0,0,3,1,2
top_RCA_8BIT.v,0.164,0.061,0.091,5.293,5.383,9.766ns,0,0,11,11,0,4,2,1,3,5,0,0,11,3,8
top_4BIT_ARRAY_MULTIPLIER.v,0.139,0.082,0.083,4.001,4.084,10.215ns,0,0,17,17,0,5,2,4,0,11,0,0,17,5,12
