<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3498" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3498{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3498{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3498{left:69px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_3498{left:69px;bottom:762px;}
#t5_3498{left:95px;bottom:766px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t6_3498{left:376px;bottom:766px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t7_3498{left:69px;bottom:739px;}
#t8_3498{left:95px;bottom:743px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t9_3498{left:416px;bottom:743px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ta_3498{left:95px;bottom:726px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_3498{left:69px;bottom:700px;}
#tc_3498{left:95px;bottom:703px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#td_3498{left:446px;bottom:703px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_3498{left:95px;bottom:686px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tf_3498{left:69px;bottom:660px;}
#tg_3498{left:95px;bottom:663px;letter-spacing:-0.17px;word-spacing:-1.2px;}
#th_3498{left:388px;bottom:663px;letter-spacing:-0.16px;word-spacing:-1.26px;}
#ti_3498{left:95px;bottom:646px;letter-spacing:-0.27px;word-spacing:-0.31px;}
#tj_3498{left:69px;bottom:620px;}
#tk_3498{left:95px;bottom:623px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tl_3498{left:69px;bottom:599px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tm_3498{left:247px;bottom:599px;letter-spacing:-0.18px;}
#tn_3498{left:450px;bottom:599px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#to_3498{left:69px;bottom:582px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tp_3498{left:69px;bottom:565px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#tq_3498{left:69px;bottom:549px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tr_3498{left:69px;bottom:532px;letter-spacing:-0.15px;word-spacing:-1.02px;}
#ts_3498{left:650px;bottom:539px;}
#tt_3498{left:664px;bottom:532px;letter-spacing:-0.13px;word-spacing:-1.04px;}
#tu_3498{left:69px;bottom:515px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tv_3498{left:69px;bottom:498px;letter-spacing:-0.15px;word-spacing:-1.04px;}
#tw_3498{left:69px;bottom:481px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tx_3498{left:69px;bottom:465px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ty_3498{left:69px;bottom:448px;letter-spacing:-0.15px;word-spacing:-1.11px;}
#tz_3498{left:69px;bottom:431px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t10_3498{left:69px;bottom:406px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#t11_3498{left:251px;bottom:406px;letter-spacing:-0.17px;}
#t12_3498{left:474px;bottom:406px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t13_3498{left:69px;bottom:390px;letter-spacing:-0.21px;word-spacing:-0.39px;}
#t14_3498{left:69px;bottom:373px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t15_3498{left:69px;bottom:314px;letter-spacing:0.13px;}
#t16_3498{left:151px;bottom:314px;letter-spacing:0.18px;word-spacing:0.01px;}
#t17_3498{left:69px;bottom:265px;letter-spacing:-0.09px;}
#t18_3498{left:154px;bottom:265px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t19_3498{left:69px;bottom:241px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1a_3498{left:69px;bottom:224px;letter-spacing:-0.15px;word-spacing:-1.23px;}
#t1b_3498{left:811px;bottom:224px;letter-spacing:-0.11px;}
#t1c_3498{left:69px;bottom:207px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1d_3498{left:69px;bottom:183px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1e_3498{left:69px;bottom:166px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t1f_3498{left:69px;bottom:149px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#t1g_3498{left:69px;bottom:132px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1h_3498{left:69px;bottom:115px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1i_3498{left:296px;bottom:819px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t1j_3498{left:388px;bottom:819px;letter-spacing:0.14px;word-spacing:0.02px;}
#t1k_3498{left:693px;bottom:1039px;}
#t1l_3498{left:221px;bottom:1039px;letter-spacing:0.11px;}
#t1m_3498{left:635px;bottom:1039px;letter-spacing:0.08px;word-spacing:0.02px;}
#t1n_3498{left:571px;bottom:1039px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1o_3498{left:516px;bottom:1039px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1p_3498{left:460px;bottom:1039px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1q_3498{left:327px;bottom:1013px;letter-spacing:0.1px;}
#t1r_3498{left:229px;bottom:905px;letter-spacing:0.1px;}
#t1s_3498{left:229px;bottom:882px;letter-spacing:0.11px;}
#t1t_3498{left:229px;bottom:857px;letter-spacing:0.11px;}
#t1u_3498{left:229px;bottom:929px;letter-spacing:0.11px;}

.s1_3498{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3498{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3498{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3498{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3498{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3498{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3498{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3498{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3498{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_3498{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3498" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3498Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3498" style="-webkit-user-select: none;"><object width="935" height="1210" data="3498/3498.svg" type="image/svg+xml" id="pdf3498" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3498" class="t s1_3498">15-8 </span><span id="t2_3498" class="t s1_3498">Vol. 3B </span>
<span id="t3_3498" class="t s2_3498">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_3498" class="t s3_3498">• </span><span id="t5_3498" class="t s4_3498">Highest_Performance (bits 7:0, RO) </span><span id="t6_3498" class="t s5_3498">— Value for the maximum non-guaranteed performance level. </span>
<span id="t7_3498" class="t s3_3498">• </span><span id="t8_3498" class="t s4_3498">Guaranteed_Performance (bits 15:8, RO) </span><span id="t9_3498" class="t s5_3498">— Current value for the guaranteed performance level. This </span>
<span id="ta_3498" class="t s5_3498">value can change dynamically as a result of internal or external constraints, e.g., thermal or power limits. </span>
<span id="tb_3498" class="t s3_3498">• </span><span id="tc_3498" class="t s4_3498">Most_Efficient_Performance (bits 23:16, RO) </span><span id="td_3498" class="t s5_3498">— Current value of the most efficient performance level. </span>
<span id="te_3498" class="t s5_3498">This value can change dynamically as a result of workload characteristics. </span>
<span id="tf_3498" class="t s3_3498">• </span><span id="tg_3498" class="t s4_3498">Lowest_Performance (bits 31:24, RO) </span><span id="th_3498" class="t s5_3498">— Value for the lowest performance level that software can program </span>
<span id="ti_3498" class="t s5_3498">to IA32_HWP_REQUEST. </span>
<span id="tj_3498" class="t s3_3498">• </span><span id="tk_3498" class="t s5_3498">Bits 63:32 are reserved and must be zero. </span>
<span id="tl_3498" class="t s5_3498">The value returned in the </span><span id="tm_3498" class="t s4_3498">Guaranteed_Performance </span><span id="tn_3498" class="t s5_3498">field is hardware's best-effort approximation of the avail- </span>
<span id="to_3498" class="t s5_3498">able performance given current operating constraints. Changes to the Guaranteed_Performance value will </span>
<span id="tp_3498" class="t s5_3498">primarily occur due to a shift in operational mode. This includes a power or other limit applied by an external agent, </span>
<span id="tq_3498" class="t s5_3498">e.g., RAPL (see Figure 15.10.1), or the setting of a Configurable TDP level (see model-specific controls related to </span>
<span id="tr_3498" class="t s5_3498">Programmable TDP Limit in Chapter 2, “Model-Specific Registers (MSRs),” in the Intel </span>
<span id="ts_3498" class="t s6_3498">® </span>
<span id="tt_3498" class="t s5_3498">64 and IA-32 Architectures </span>
<span id="tu_3498" class="t s5_3498">Software Developer’s Manual, Volume 4.). Notification of a change to the Guaranteed_Performance occurs via </span>
<span id="tv_3498" class="t s5_3498">interrupt (if configured) and the IA32_HWP_Status MSR. Changes to Guaranteed_Performance are indicated when </span>
<span id="tw_3498" class="t s5_3498">a macroscopically meaningful change in performance occurs i.e., sustained for greater than one second. Conse- </span>
<span id="tx_3498" class="t s5_3498">quently, notification of a change in Guaranteed Performance will typically occur no more frequently than once per </span>
<span id="ty_3498" class="t s5_3498">second. Rapid changes in platform configuration, e.g., docking/undocking, with corresponding changes to a Config- </span>
<span id="tz_3498" class="t s5_3498">urable TDP level could potentially cause more frequent notifications. </span>
<span id="t10_3498" class="t s5_3498">The value returned by the </span><span id="t11_3498" class="t s4_3498">Most_Efficient_Performance </span><span id="t12_3498" class="t s5_3498">field provides the OS with an indication of the practical </span>
<span id="t13_3498" class="t s5_3498">lower limit for the IA32_HWP_REQUEST. The processor may not honor IA32_HWP_REQUEST.Maximum Perfor- </span>
<span id="t14_3498" class="t s5_3498">mance settings below this value. </span>
<span id="t15_3498" class="t s7_3498">15.4.4 </span><span id="t16_3498" class="t s7_3498">Managing HWP </span>
<span id="t17_3498" class="t s8_3498">15.4.4.1 </span><span id="t18_3498" class="t s8_3498">IA32_HWP_REQUEST MSR (Address: 774H Logical Processor Scope) </span>
<span id="t19_3498" class="t s5_3498">Typically, the operating system controls HWP operation for each logical processor via the writing of control hints / </span>
<span id="t1a_3498" class="t s5_3498">constraints to the IA32_HWP_REQUEST MSR. The layout of the IA32_HWP_REQUEST MSR is shown in Figure </span><span id="t1b_3498" class="t s5_3498">15-6. </span>
<span id="t1c_3498" class="t s5_3498">The bit fields are described below Figure 15-6. </span>
<span id="t1d_3498" class="t s5_3498">Operating systems can control HWP by writing both IA32_HWP_REQUEST and IA32_HWP_REQUEST_PKG MSRs </span>
<span id="t1e_3498" class="t s5_3498">(see Section 15.4.4.2). Five valid bits within the IA32_HWP_REQUEST MSR let the operating system flexibly select </span>
<span id="t1f_3498" class="t s5_3498">which of its five hint / constraint fields should be derived by the processor from the IA32_HWP_REQUEST MSR and </span>
<span id="t1g_3498" class="t s5_3498">which should be derived from the IA32_HWP_REQUEST_PKG MSR. These five valid bits are supported if </span>
<span id="t1h_3498" class="t s5_3498">CPUID[6].EAX[17] is set. </span>
<span id="t1i_3498" class="t s9_3498">Figure 15-5. </span><span id="t1j_3498" class="t s9_3498">IA32_HWP_CAPABILITIES Register </span>
<span id="t1k_3498" class="t sa_3498">0 </span><span id="t1l_3498" class="t sa_3498">63 </span><span id="t1m_3498" class="t sa_3498">8 7 </span><span id="t1n_3498" class="t sa_3498">16 15 </span><span id="t1o_3498" class="t sa_3498">24 23 </span><span id="t1p_3498" class="t sa_3498">32 31 </span>
<span id="t1q_3498" class="t sa_3498">Reserved </span>
<span id="t1r_3498" class="t sa_3498">Most_Efficient_Performance </span>
<span id="t1s_3498" class="t sa_3498">Guaranteed_Performance </span>
<span id="t1t_3498" class="t sa_3498">Highest_Performance </span>
<span id="t1u_3498" class="t sa_3498">Lowest_Performance </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
