

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling05e5692e020006a57b48c20ea057df74  /home/pars/Documents/sim_2/spmv_vector
Extracting PTX file and ptxas options    1: spmv_vector.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_2/spmv_vector
self exe links to: /home/pars/Documents/sim_2/spmv_vector
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_2/spmv_vector
Running md5sum using "md5sum /home/pars/Documents/sim_2/spmv_vector "
self exe links to: /home/pars/Documents/sim_2/spmv_vector
Extracting specific PTX file named spmv_vector.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf : hostFun 0x0x55da02bf23bc, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_vector.1.sm_75.ptx
GPGPU-Sim PTX: allocating global region for "tex_x" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_PfE5sdata" from 0x0 to 0x404 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_PfE4ptrs" from 0x480 to 0x880 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi64ELi4EEviPKmPKiPKfS5_PfE5sdata" from 0x0 to 0x408 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi64ELi4EEviPKmPKiPKfS5_PfE4ptrs" from 0x480 to 0x680 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18spmv_vector_kernelILi64ELi4EEviPKmPKiPKfS5_Pf'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_PfE5sdata" from 0x0 to 0x410 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_PfE4ptrs" from 0x480 to 0x580 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_PfE5sdata" from 0x0 to 0x420 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_PfE4ptrs" from 0x480 to 0x500 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_PfE5sdata" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_PfE4ptrs" from 0x440 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_vector.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_vector.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf' : regs=49, lmem=0, smem=1152, cmem=404
GPGPU-Sim PTX: Kernel '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf' : regs=49, lmem=0, smem=1184, cmem=404
GPGPU-Sim PTX: Kernel '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf' : regs=49, lmem=0, smem=1296, cmem=404
GPGPU-Sim PTX: Kernel '_Z18spmv_vector_kernelILi64ELi4EEviPKmPKiPKfS5_Pf' : regs=49, lmem=0, smem=1544, cmem=404
GPGPU-Sim PTX: Kernel '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf' : regs=49, lmem=0, smem=2052, cmem=404
GPGPU-Sim PTX: __cudaRegisterFunction _Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf : hostFun 0x0x55da02bf2374, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf : hostFun 0x0x55da02bf232c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18spmv_vector_kernelILi64ELi4EEviPKmPKiPKfS5_Pf : hostFun 0x0x55da02bf22e4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf : hostFun 0x0x55da02bf229c, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/soc-LiveJournal1.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 4847571 |E| 68475391
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (256 threads/CTA) ...
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   size = 4294967295
GPGPU-Sim PTX:   texref = 0x55da02c02320, array = 0x55da0c871b50
GPGPU-Sim PTX:   devPtr32 = e2f68f00
GPGPU-Sim PTX:   Name corresponding to textureReference: tex_x
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xe2f68f00
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffffe2f68f00
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8aa7ff1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8aa7ff10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8aa7ff08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8aa7ff00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8aa7fef8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8aa7fef0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55da02bf2374 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc90 (spmv_vector.1.sm_75.ptx:572) @%p1 bra $L__BB3_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1040 (spmv_vector.1.sm_75.ptx:712) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xd30 (spmv_vector.1.sm_75.ptx:595) @%p2 bra $L__BB3_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd60 (spmv_vector.1.sm_75.ptx:604) ld.shared.u32 %r10, [%r5];

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xd88 (spmv_vector.1.sm_75.ptx:609) @%p3 bra $L__BB3_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf58 (spmv_vector.1.sm_75.ptx:678) st.shared.f32 [%r6], %f64;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xdd0 (spmv_vector.1.sm_75.ptx:619) @%p4 bra $L__BB3_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe88 (spmv_vector.1.sm_75.ptx:647) setp.lt.u32 %p7, %r13, 48;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xe20 (spmv_vector.1.sm_75.ptx:630) @%p5 bra $L__BB3_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe88 (spmv_vector.1.sm_75.ptx:647) setp.lt.u32 %p7, %r13, 48;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xe58 (spmv_vector.1.sm_75.ptx:638) @%p6 bra $L__BB3_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe88 (spmv_vector.1.sm_75.ptx:647) setp.lt.u32 %p7, %r13, 48;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xe90 (spmv_vector.1.sm_75.ptx:648) @%p7 bra $L__BB3_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf58 (spmv_vector.1.sm_75.ptx:678) st.shared.f32 [%r6], %f64;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xf50 (spmv_vector.1.sm_75.ptx:675) @%p8 bra $L__BB3_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf58 (spmv_vector.1.sm_75.ptx:678) st.shared.f32 [%r6], %f64;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xff0 (spmv_vector.1.sm_75.ptx:697) @%p9 bra $L__BB3_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1028 (spmv_vector.1.sm_75.ptx:707) add.s32 %r47, %r47, %r8;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1038 (spmv_vector.1.sm_75.ptx:709) @%p10 bra $L__BB3_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1040 (spmv_vector.1.sm_75.ptx:712) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'
Destroy streams for kernel 1: size 0
kernel_name = _Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 19182111
gpu_sim_insn = 3191180873
gpu_ipc =     166.3623
gpu_tot_sim_cycle = 19182111
gpu_tot_sim_insn = 3191180873
gpu_tot_ipc =     166.3623
gpu_tot_issued_cta = 120
gpu_occupancy = 98.0893% 
gpu_tot_occupancy = 98.0893% 
max_total_param_size = 0
gpu_stall_dramfull = 98640
gpu_stall_icnt2sh    = 505
partiton_level_parallism =       3.1194
partiton_level_parallism_total  =       3.1194
partiton_level_parallism_util =       3.4343
partiton_level_parallism_util_total  =       3.4343
L2_BW  =     392.8589 GB/Sec
L2_BW_total  =     392.8589 GB/Sec
gpu_total_sim_rate=22251

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1201730, Miss = 651606, Miss_rate = 0.542, Pending_hits = 228379, Reservation_fails = 110849
	L1D_cache_core[1]: Access = 1214062, Miss = 656878, Miss_rate = 0.541, Pending_hits = 228552, Reservation_fails = 93928
	L1D_cache_core[2]: Access = 1226786, Miss = 676881, Miss_rate = 0.552, Pending_hits = 228016, Reservation_fails = 378662
	L1D_cache_core[3]: Access = 1204034, Miss = 652037, Miss_rate = 0.542, Pending_hits = 228202, Reservation_fails = 96272
	L1D_cache_core[4]: Access = 1203586, Miss = 650100, Miss_rate = 0.540, Pending_hits = 228395, Reservation_fails = 93929
	L1D_cache_core[5]: Access = 1215202, Miss = 666409, Miss_rate = 0.548, Pending_hits = 227969, Reservation_fails = 244421
	L1D_cache_core[6]: Access = 1220638, Miss = 660771, Miss_rate = 0.541, Pending_hits = 228018, Reservation_fails = 94389
	L1D_cache_core[7]: Access = 1202870, Miss = 652486, Miss_rate = 0.542, Pending_hits = 228045, Reservation_fails = 96861
	L1D_cache_core[8]: Access = 1211060, Miss = 656474, Miss_rate = 0.542, Pending_hits = 227771, Reservation_fails = 94363
	L1D_cache_core[9]: Access = 1223152, Miss = 665317, Miss_rate = 0.544, Pending_hits = 227909, Reservation_fails = 106783
	L1D_cache_core[10]: Access = 1212936, Miss = 663001, Miss_rate = 0.547, Pending_hits = 228388, Reservation_fails = 139974
	L1D_cache_core[11]: Access = 1220432, Miss = 661083, Miss_rate = 0.542, Pending_hits = 227999, Reservation_fails = 92483
	L1D_cache_core[12]: Access = 1231590, Miss = 668531, Miss_rate = 0.543, Pending_hits = 228156, Reservation_fails = 94176
	L1D_cache_core[13]: Access = 1210962, Miss = 655485, Miss_rate = 0.541, Pending_hits = 228169, Reservation_fails = 94185
	L1D_cache_core[14]: Access = 1240248, Miss = 678550, Miss_rate = 0.547, Pending_hits = 227912, Reservation_fails = 259382
	L1D_cache_core[15]: Access = 1231332, Miss = 672832, Miss_rate = 0.546, Pending_hits = 227959, Reservation_fails = 112678
	L1D_cache_core[16]: Access = 1199378, Miss = 647742, Miss_rate = 0.540, Pending_hits = 228504, Reservation_fails = 94055
	L1D_cache_core[17]: Access = 1217418, Miss = 660611, Miss_rate = 0.543, Pending_hits = 228334, Reservation_fails = 93017
	L1D_cache_core[18]: Access = 1216932, Miss = 659607, Miss_rate = 0.542, Pending_hits = 228288, Reservation_fails = 114215
	L1D_cache_core[19]: Access = 1211962, Miss = 655727, Miss_rate = 0.541, Pending_hits = 227831, Reservation_fails = 130296
	L1D_cache_core[20]: Access = 1225444, Miss = 664273, Miss_rate = 0.542, Pending_hits = 228115, Reservation_fails = 92423
	L1D_cache_core[21]: Access = 1223506, Miss = 667353, Miss_rate = 0.545, Pending_hits = 227972, Reservation_fails = 100051
	L1D_cache_core[22]: Access = 1231082, Miss = 668562, Miss_rate = 0.543, Pending_hits = 228071, Reservation_fails = 91787
	L1D_cache_core[23]: Access = 1225492, Miss = 664090, Miss_rate = 0.542, Pending_hits = 227910, Reservation_fails = 96408
	L1D_cache_core[24]: Access = 1221008, Miss = 663600, Miss_rate = 0.543, Pending_hits = 228001, Reservation_fails = 95917
	L1D_cache_core[25]: Access = 1213438, Miss = 662759, Miss_rate = 0.546, Pending_hits = 228074, Reservation_fails = 157200
	L1D_cache_core[26]: Access = 1215350, Miss = 659223, Miss_rate = 0.542, Pending_hits = 227942, Reservation_fails = 95346
	L1D_cache_core[27]: Access = 1221094, Miss = 665864, Miss_rate = 0.545, Pending_hits = 228272, Reservation_fails = 101830
	L1D_cache_core[28]: Access = 1217906, Miss = 659961, Miss_rate = 0.542, Pending_hits = 228345, Reservation_fails = 89520
	L1D_cache_core[29]: Access = 1222628, Miss = 662110, Miss_rate = 0.542, Pending_hits = 227928, Reservation_fails = 91075
	L1D_total_cache_accesses = 36533258
	L1D_total_cache_misses = 19849923
	L1D_total_cache_miss_rate = 0.5433
	L1D_total_cache_pending_hits = 6843426
	L1D_total_cache_reservation_fails = 3646475
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.036
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 49089141
	L1T_total_cache_misses = 37562662
	L1T_total_cache_miss_rate = 0.7652
	L1T_total_cache_pending_hits = 11526479
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7416135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6843426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5847862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3645845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14002049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6843426
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 11526479
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 37562662
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2423774
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 34109472
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 49089141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2423786

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 864718
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2777390
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3737
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 590
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
172113, 171537, 171870, 172943, 170834, 171860, 171846, 170379, 170548, 171856, 170969, 171394, 173732, 171453, 172169, 170991, 171403, 170473, 171205, 170956, 170525, 171018, 170555, 171611, 170717, 171025, 171304, 170875, 170788, 170839, 170968, 170693, 
gpgpu_n_tot_thrd_icount = 5270324896
gpgpu_n_tot_w_icount = 164697653
gpgpu_n_stall_shd_mem = 100375810
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 19849911
gpgpu_n_mem_write_global = 2423786
gpgpu_n_mem_texture = 37562662
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 151493495
gpgpu_n_store_insn = 4847571
gpgpu_n_shmem_insn = 867715209
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 68475391
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 153600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1830992
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 490178
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:81671496	W0_Idle:25535996	W0_Scoreboard:1938474991	W1:2995369	W2:20496242	W3:4421506	W4:15678866	W5:2927804	W6:2528141	W7:2202223	W8:1986764	W9:1795875	W10:1664823	W11:1545744	W12:1439075	W13:1343839	W14:1279399	W15:1213534	W16:6949627	W17:1830202	W18:1544570	W19:1357704	W20:1227226	W21:1119407	W22:1045725	W23:947807	W24:881884	W25:824780	W26:773312	W27:717030	W28:673614	W29:635172	W30:593707	W31:563440	W32:79493242
single_issue_nums: WS0:41163959	WS1:41178552	WS2:41176101	WS3:41179041	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 158799288 {8:19849911,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 96951440 {40:2423786,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 300501296 {8:37562662,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 793996440 {40:19849911,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 19390288 {8:2423786,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 1715058624 {40:150250648,}
maxmflatency = 7310 
max_icnt2mem_latency = 6984 
maxmrqlatency = 2620 
max_icnt2sh_latency = 809 
averagemflatency = 478 
avg_icnt2mem_latency = 5 
avg_mrq_latency = 54 
avg_icnt2sh_latency = 155 
mrq_lat_table:18650104 	577698 	1067726 	2447725 	32164808 	26129180 	17026866 	7221791 	1802598 	685262 	69940 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17453074 	87321538 	66962461 	783147 	4040 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	32247242 	5154962 	139395 	12074 	21672344 	588181 	11151 	7711 	2551 	490 	182 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14771783 	6753718 	8275340 	12133720 	18122574 	26823043 	42316913 	42446285 	880969 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	16060 	3112 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        20        21        16        16        16        16        16        16        16        20        16        24        20        24        20 
dram[1]:        20        20        16        16        24        20        20        20        16        16        16        16        20        20        20        16 
dram[2]:        20        20        20        16        16        16        24        16        16        20        20        16        20        28        20        24 
dram[3]:        20        20        24        20        16        16        24        16        16        20        16        20        52        20        16        32 
dram[4]:        20        20        20        16        16        20        16        24        20        20        16        16        20        20        20        24 
dram[5]:        20        20        20        20        16        16        16        20        20        16        16        20        28        40        20        20 
dram[6]:        20        20        16        16        20        16        24        16        16        16        20        16        24        20        20        36 
dram[7]:        20        24        20        20        20        16        16        20        20        20        20        16        16        20        16        20 
dram[8]:        20        28        16        16        16        20        16        16        16        16        16        16        16        20        20        32 
dram[9]:        20        24        16        17        20        20        20        16        16        20        16        20        16        20        16        16 
dram[10]:        20        28        16        20        16        32        24        19        20        16        20        20        24        20        16        24 
dram[11]:        20        20        20        16        16        20        20        16        16        16        16        20        20        16        24        28 
maximum service time to same row:
dram[0]:     67437     46264     63879     77363    161574    153563     64867     47687     71934     47472    144941     70987     56023     93986     80840     91531 
dram[1]:     85703     46510     44455     41160    162682     82950     70453     95503     66665     51985     73892    105616     66918     70363     40739     72898 
dram[2]:     39561     50067     49243     49244     49359     49359     49586     50181     40748     54996     48155     50378     39528     48138     43758     46205 
dram[3]:     56602     98869     69684     37037     67538     86368    103546     75907     72756     58128     60845     31109     64236     74712    102323     65154 
dram[4]:     38567     71263     51226    132752     56411     58477     83192     39813     33016     53422     56162     59172     56580     53085     54593     49893 
dram[5]:     51686     69396     36052     82698     88922     59230     53386     89680     53435     86204     85105     69928     52634     66473     38601     43769 
dram[6]:    101520     84781     59881    110546     39652     89516     68922     67168     43003    116007     46789     66925     66981     89036     43739     47619 
dram[7]:     41876     43824     78838     69868     40119    128218     70741     89870     72472     72473    108887     20380     60626     37473     84731     69428 
dram[8]:     79559     79246     95928    101041     57247     57244     54929     68830    119206     51413     61305     68397     69368     70550     48153     65270 
dram[9]:     76568     89280     75901     43801     58629     54745     91253     49998     61447     45445    116857     46224     73575     85048     62568     97846 
dram[10]:     34754     57930     38738     43882     36393    165033     43859     59239     64187    135626     32688     83749     65566     84072     36981     89729 
dram[11]:     51127     80869     71276     84567     63908    103633     50064     43554    138514     68919    151227    139242     50367     54110     94345     94848 
average row accesses per activate:
dram[0]:  3.440268  3.440443  3.449669  3.448864  3.442001  3.437492  3.417938  3.419011  3.442715  3.432456  3.426409  3.428811  3.457375  3.446968  3.445958  3.446402 
dram[1]:  3.448066  3.442182  3.449822  3.455986  3.438745  3.437475  3.415121  3.419943  3.439270  3.423101  3.426216  3.434251  3.453525  3.441218  3.452488  3.457236 
dram[2]:  3.440623  3.442940  3.443500  3.434709  3.427497  3.439954  3.408435  3.427851  3.428551  3.432560  3.433841  3.439724  3.445989  3.455845  3.451261  3.450276 
dram[3]:  3.428870  3.432021  3.443721  3.429779  3.434675  3.443596  3.436082  3.422637  3.434555  3.433617  3.435317  3.432669  3.452855  3.455297  3.454024  3.463105 
dram[4]:  3.432084  3.438178  3.444977  3.430263  3.442354  3.436117  3.428460  3.436271  3.439067  3.447870  3.435214  3.426955  3.452182  3.447769  3.459456  3.458398 
dram[5]:  3.442524  3.435269  3.437331  3.437861  3.445691  3.432990  3.424321  3.425742  3.444016  3.437592  3.427669  3.426681  3.455942  3.454549  3.451155  3.445379 
dram[6]:  3.438950  3.449954  3.439823  3.442443  3.428888  3.451293  3.435944  3.426748  3.436334  3.432648  3.423206  3.432166  3.434573  3.457129  3.444016  3.454719 
dram[7]:  3.430167  3.425498  3.438599  3.428013  3.435214  3.429020  3.428079  3.424822  3.430386  3.427242  3.432774  3.421035  3.449405  3.441384  3.439914  3.449030 
dram[8]:  3.419538  3.420756  3.437228  3.441156  3.424244  3.433203  3.435051  3.429266  3.432792  3.432672  3.438688  3.422928  3.444800  3.438619  3.448316  3.453584 
dram[9]:  3.439022  3.437016  3.437079  3.444943  3.435309  3.430262  3.429481  3.424285  3.441330  3.435169  3.432496  3.427518  3.466002  3.455435  3.459118  3.450281 
dram[10]:  3.432415  3.449204  3.441561  3.433353  3.423160  3.446154  3.415771  3.432972  3.437563  3.443549  3.432730  3.424356  3.440732  3.446545  3.452349  3.450476 
dram[11]:  3.440809  3.447674  3.434743  3.448990  3.440319  3.430965  3.425251  3.423410  3.444219  3.431217  3.431611  3.424147  3.447892  3.450452  3.457194  3.456378 
average row locality = 107843782/31363504 = 3.438512
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    560769    561489    566956    569226    558624    561268    543390    541254    559104    555958    549514    553532    578850    570541    567804    567017 
dram[1]:    566514    561596    567458    575179    561438    559821    541887    541696    565321    553160    552783    554696    574138    563071    572202    577602 
dram[2]:    563910    565909    564390    559450    556734    556993    530795    545875    557714    555439    555923    559967    565530    568446    571510    568735 
dram[3]:    555854    557479    564022    556134    557397    561355    551333    545354    558367    558785    555643    553413    571642    570782    574285    581021 
dram[4]:    558391    563889    566048    554044    560837    554650    550015    553598    563480    568991    554002    550516    573022    566787    578671    578688 
dram[5]:    568155    562188    555021    559569    564103    555949    541277    543725    565049    559647    553342    551259    574518    570768    569441    567311 
dram[6]:    564385    568035    557460    556788    550093    566431    551556    547449    559923    561605    547411    551254    558179    572657    563832    572853 
dram[7]:    560200    555851    558895    550975    555052    553906    548218    547301    556718    552674    556912    549341    567402    562855    561336    568774 
dram[8]:    547150    549971    556361    564778    550994    559459    551542    552621    556174    557378    557243    552589    564148    563548    566518    572507 
dram[9]:    561864    558794    559193    565191    559259    553656    549042    546359    564964    562015    557514    548834    579433    574160    573676    568920 
dram[10]:    557074    570752    562440    559028    547881    563757    543194    551814    560980    565260    553995    551364    562656    568308    571726    574212 
dram[11]:    563238    566717    556448    569203    562561    559409    548029    543374    563662    554873    558151    550230    563661    572577    578416    575192 
total dram reads = 107543353
bank skew: 581021/530795 = 1.09
chip skew: 8995629/8906410 = 1.01
number of total write accesses:
dram[0]:      3144      3118      3182      3156      3182      3158      3130      3108      3124      3104      3126      3102      3116      3104      3124      3096 
dram[1]:      3160      3144      3200      3178      3200      3178      3144      3132      3136      3120      3136      3126      3136      3128      3136      3122 
dram[2]:      3160      3158      3196      3200      3198      3194      3141      3140      3134      3136      3134      3136      3136      3136      3132      3136 
dram[3]:      3154      3124      3188      3158      3188      3160      3136      3112      3130      3102      3126      3100      3126      3100      3126      3096 
dram[4]:      3124      3162      3158      3196      3156      3196      3102      3138      3096      3136      3098      3134      3090      3134      3094      3134 
dram[5]:      3140      3164      3178      3200      3174      3200      3122      3140      3116      3136      3108      3136      3112      3136      3112      3136 
dram[6]:      3146      3124      3186      3156      3182      3158      3132      3108      3126      3102      3120      3102      3120      3096      3122      3100 
dram[7]:      3164      3148      3200      3178      3200      3180      3140      3130      3136      3126      3136      3126      3136      3126      3136      3122 
dram[8]:      3154      3160      3184      3192      3186      3192      3132      3138      3128      3130      3128      3132      3130      3130      3124      3130 
dram[9]:      3158      3132      3194      3166      3188      3160      3138      3112      3130      3108      3132      3100      3132      3102      3130      3098 
dram[10]:      3122      3156      3152      3194      3158      3190      3104      3134      3094      3128      3096      3130      3096      3134      3096      3130 
dram[11]:      3138      3164      3168      3200      3176      3200      3114      3140      3112      3136      3114      3136      3112      3136      3112      3136 
total dram writes = 602923
bank skew: 3200/3090 = 1.04
chip skew: 50467/50074 = 1.01
average mf latency per bank:
dram[0]:        763       790       769       763       781       778       774       784       776       789       744       752       797       842       790       816
dram[1]:        770       751       751       728       750       743       754       746       757       735       729       715       815       772       802       775
dram[2]:        780       800       786       775       752       775       802       810       767       801       763       777       833       847       790       815
dram[3]:        763       757       754       777       764       763       808       819       755       782       754       768       842       857       820       822
dram[4]:        775       764       792       769       791       771       839       809       783       759       775       746       908       830       835       812
dram[5]:        730       733       718       725       734       722       762       746       711       708       702       702       791       787       755       741
dram[6]:        722       753       723       744       723       767       745       766       720       749       696       732       775       838       732       785
dram[7]:        730       694       708       685       735       705       758       716       730       697       715       676       791       740       737       722
dram[8]:        738       722       752       724       750       716       773       745       761       724       726       692       795       791       779       752
dram[9]:        758       760       729       747       747       730       766       774       748       733       714       720       808       796       793       783
dram[10]:        748       781       739       778       722       774       763       809       736       782       730       757       805       835       768       813
dram[11]:        745       742       727       732       723       750       750       773       735       751       705       732       789       789       772       785
maximum mf latency per bank:
dram[0]:       2135      3273      2445      2317      4663      3653      3155      5813      2031      2442      2416      2115      2411      2610      3740      6361
dram[1]:       3088      3441      2316      2340      3034      3011      3085      5735      2186      2025      2363      2329      2401      1884      3740      4527
dram[2]:       2092      2785      2393      2406      2062      2803      5813      5753      1936      2070      2182      3017      2131      2941      7269      5566
dram[3]:       3470      3288      2132      2346      2257      1972      3581      6039      2469      1971      4982      3320      2738      4129      3677      4965
dram[4]:       3505      3905      2235      2515      2181      2324      2352      6038      3027      2644      5031      4989      4111      1963      2296      5480
dram[5]:       3507      3522      2148      2206      1963      2291      3087      4852      2360      1833      4665      4662      2242      2187      2346      4813
dram[6]:       5794      3216      2305      4435      2233      2141      5181      5181      2261      2176      4670      4664      2235      2247      3435      4813
dram[7]:       5794      2011      4417      4416      1929      1943      3469      5200      2024      2506      4665      3004      2741      2191      3420      4812
dram[8]:       3156      3601      4418      4111      2107      1966      3739      6035      2144      2332      3006      3002      2305      1989      1973      4834
dram[9]:       3105      3581      4110      4109      2374      2122      3734      7310      2133      2309      2395      2323      2037      2040      2678      4467
dram[10]:       3598      3451      2320      3800      2041      2413      5809      7310      1969      2134      2004      2500      2283      2856      3093      4485
dram[11]:       2337      3166      2651      2309      4664      3334      5791      2673      2242      2589      2418      2499      2503      2069      3112      5137

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49191924 n_nop=35482558 n_act=2614109 n_pre=2614093 n_ref_event=0 n_req=8990104 n_rd=8965296 n_rd_L2_A=0 n_write=0 n_wr_bk=50074 bw_util=0.7331
n_activity=46465285 dram_eff=0.7761
bk0: 560769a 30717520i bk1: 561489a 30711417i bk2: 566956a 30560841i bk3: 569226a 30532867i bk4: 558624a 30762354i bk5: 561268a 30711249i bk6: 543390a 31175830i bk7: 541254a 31259225i bk8: 559104a 30830621i bk9: 555958a 30841692i bk10: 549514a 31094588i bk11: 553532a 30964776i bk12: 578850a 30285171i bk13: 570541a 30397838i bk14: 567804a 30452324i bk15: 567017a 30506594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709224
Row_Buffer_Locality_read = 0.711126
Row_Buffer_Locality_write = 0.021807
Bank_Level_Parallism = 6.637486
Bank_Level_Parallism_Col = 1.000002
Bank_Level_Parallism_Ready = 2.449029
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.733077 
total_CMD = 49191924 
util_bw = 36061480 
Wasted_Col = 8174342 
Wasted_Row = 1521387 
Idle = 3434715 

BW Util Bottlenecks: 
RCDc_limit = 10791766 
RCDWRc_limit = 67858 
WTRc_limit = 683440 
RTWc_limit = 1514098 
CCDLc_limit = 4550083 
rwq = 0 
CCDLc_limit_alone = 4370127 
WTRc_limit_alone = 661967 
RTWc_limit_alone = 1355615 

Commands details: 
total_CMD = 49191924 
n_nop = 35482558 
Read = 8965296 
Write = 0 
L2_Alloc = 0 
L2_WB = 50074 
n_act = 2614109 
n_pre = 2614093 
n_ref = 0 
n_req = 8990104 
total_req = 9015370 

Dual Bus Interface Util: 
issued_total_row = 5228202 
issued_total_col = 9015370 
Row_Bus_Util =  0.106282 
CoL_Bus_Util = 0.183269 
Either_Row_CoL_Bus_Util = 0.278691 
Issued_on_Two_Bus_Simul_Util = 0.010860 
issued_two_Eff = 0.038966 
queue_avg = 25.602644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6026
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49191924 n_nop=35447317 n_act=2620382 n_pre=2620366 n_ref_event=0 n_req=9013715 n_rd=8988562 n_rd_L2_A=0 n_write=0 n_wr_bk=50376 bw_util=0.735
n_activity=46483811 dram_eff=0.7778
bk0: 566514a 30467034i bk1: 561596a 30580133i bk2: 567458a 30517444i bk3: 575179a 30235638i bk4: 561438a 30560496i bk5: 559821a 30664491i bk6: 541887a 31193194i bk7: 541696a 31176139i bk8: 565321a 30616921i bk9: 553160a 30858865i bk10: 552783a 30925619i bk11: 554696a 30865508i bk12: 574138a 30324722i bk13: 563071a 30617830i bk14: 572202a 30415786i bk15: 577602a 30211986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709290
Row_Buffer_Locality_read = 0.711221
Row_Buffer_Locality_write = 0.019242
Bank_Level_Parallism = 6.669378
Bank_Level_Parallism_Col = 4.573983
Bank_Level_Parallism_Ready = 2.451629
write_to_read_ratio_blp_rw_average = 0.064056
GrpLevelPara = 2.790783 

BW Util details:
bwutil = 0.734994 
total_CMD = 49191924 
util_bw = 36155752 
Wasted_Col = 8122996 
Wasted_Row = 1500079 
Idle = 3413097 

BW Util Bottlenecks: 
RCDc_limit = 10733655 
RCDWRc_limit = 64396 
WTRc_limit = 698922 
RTWc_limit = 1566576 
CCDLc_limit = 4542708 
rwq = 0 
CCDLc_limit_alone = 4357022 
WTRc_limit_alone = 677553 
RTWc_limit_alone = 1402259 

Commands details: 
total_CMD = 49191924 
n_nop = 35447317 
Read = 8988562 
Write = 0 
L2_Alloc = 0 
L2_WB = 50376 
n_act = 2620382 
n_pre = 2620366 
n_ref = 0 
n_req = 9013715 
total_req = 9038938 

Dual Bus Interface Util: 
issued_total_row = 5240748 
issued_total_col = 9038938 
Row_Bus_Util =  0.106537 
CoL_Bus_Util = 0.183748 
Either_Row_CoL_Bus_Util = 0.279408 
Issued_on_Two_Bus_Simul_Util = 0.010877 
issued_two_Eff = 0.038930 
queue_avg = 25.938065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.9381
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49191924 n_nop=35504040 n_act=2609911 n_pre=2609895 n_ref_event=0 n_req=8972518 n_rd=8947320 n_rd_L2_A=0 n_write=0 n_wr_bk=50467 bw_util=0.7316
n_activity=46501200 dram_eff=0.774
bk0: 563910a 30691670i bk1: 565909a 30672293i bk2: 564390a 30681950i bk3: 559450a 30752031i bk4: 556734a 30903397i bk5: 556993a 30848561i bk6: 530795a 31607497i bk7: 545875a 31158165i bk8: 557714a 30938056i bk9: 555439a 30943158i bk10: 555923a 31015407i bk11: 559967a 30839187i bk12: 565530a 30760261i bk13: 568446a 30598817i bk14: 571510a 30554521i bk15: 568735a 30507826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709122
Row_Buffer_Locality_read = 0.711067
Row_Buffer_Locality_write = 0.018454
Bank_Level_Parallism = 6.596441
Bank_Level_Parallism_Col = 4.514446
Bank_Level_Parallism_Ready = 2.429348
write_to_read_ratio_blp_rw_average = 0.061969
GrpLevelPara = 2.771401 

BW Util details:
bwutil = 0.731647 
total_CMD = 49191924 
util_bw = 35991148 
Wasted_Col = 8262764 
Wasted_Row = 1533308 
Idle = 3404704 

BW Util Bottlenecks: 
RCDc_limit = 10903293 
RCDWRc_limit = 70093 
WTRc_limit = 696364 
RTWc_limit = 1535079 
CCDLc_limit = 4590468 
rwq = 0 
CCDLc_limit_alone = 4409149 
WTRc_limit_alone = 674947 
RTWc_limit_alone = 1375177 

Commands details: 
total_CMD = 49191924 
n_nop = 35504040 
Read = 8947320 
Write = 0 
L2_Alloc = 0 
L2_WB = 50467 
n_act = 2609911 
n_pre = 2609895 
n_ref = 0 
n_req = 8972518 
total_req = 8997787 

Dual Bus Interface Util: 
issued_total_row = 5219806 
issued_total_col = 8997787 
Row_Bus_Util =  0.106111 
CoL_Bus_Util = 0.182912 
Either_Row_CoL_Bus_Util = 0.278255 
Issued_on_Two_Bus_Simul_Util = 0.010768 
issued_two_Eff = 0.038699 
queue_avg = 25.246027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.246
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49191924 n_nop=35469339 n_act=2615913 n_pre=2615897 n_ref_event=0 n_req=8997909 n_rd=8972866 n_rd_L2_A=0 n_write=0 n_wr_bk=50126 bw_util=0.7337
n_activity=46492013 dram_eff=0.7763
bk0: 555854a 30744402i bk1: 557479a 30765389i bk2: 564022a 30601778i bk3: 556134a 30804729i bk4: 557397a 30812951i bk5: 561355a 30709080i bk6: 551333a 30976632i bk7: 545354a 31114722i bk8: 558367a 30792778i bk9: 558785a 30811523i bk10: 555643a 30895176i bk11: 553413a 30951754i bk12: 571642a 30426661i bk13: 570782a 30428837i bk14: 574285a 30359708i bk15: 581021a 30116420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709276
Row_Buffer_Locality_read = 0.711201
Row_Buffer_Locality_write = 0.019367
Bank_Level_Parallism = 6.643693
Bank_Level_Parallism_Col = 4.554840
Bank_Level_Parallism_Ready = 2.454196
write_to_read_ratio_blp_rw_average = 0.061896
GrpLevelPara = 2.782549 

BW Util details:
bwutil = 0.733697 
total_CMD = 49191924 
util_bw = 36091968 
Wasted_Col = 8177713 
Wasted_Row = 1520918 
Idle = 3401325 

BW Util Bottlenecks: 
RCDc_limit = 10800466 
RCDWRc_limit = 70167 
WTRc_limit = 687890 
RTWc_limit = 1530151 
CCDLc_limit = 4554103 
rwq = 0 
CCDLc_limit_alone = 4372979 
WTRc_limit_alone = 667047 
RTWc_limit_alone = 1369870 

Commands details: 
total_CMD = 49191924 
n_nop = 35469339 
Read = 8972866 
Write = 0 
L2_Alloc = 0 
L2_WB = 50126 
n_act = 2615913 
n_pre = 2615897 
n_ref = 0 
n_req = 8997909 
total_req = 9022992 

Dual Bus Interface Util: 
issued_total_row = 5231810 
issued_total_col = 9022992 
Row_Bus_Util =  0.106355 
CoL_Bus_Util = 0.183424 
Either_Row_CoL_Bus_Util = 0.278960 
Issued_on_Two_Bus_Simul_Util = 0.010819 
issued_two_Eff = 0.038784 
queue_avg = 25.639730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6397
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49191924 n_nop=35439641 n_act=2621426 n_pre=2621410 n_ref_event=0 n_req=9020579 n_rd=8995629 n_rd_L2_A=0 n_write=0 n_wr_bk=50148 bw_util=0.7355
n_activity=46515135 dram_eff=0.7779
bk0: 558391a 30644962i bk1: 563889a 30531499i bk2: 566048a 30500203i bk3: 554044a 30768790i bk4: 560837a 30665460i bk5: 554650a 30768924i bk6: 550015a 30981019i bk7: 553598a 30843040i bk8: 563480a 30601674i bk9: 568991a 30383676i bk10: 554002a 30846235i bk11: 550516a 30907837i bk12: 573022a 30330364i bk13: 566787a 30486515i bk14: 578671a 30201175i bk15: 578688a 30106812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709395
Row_Buffer_Locality_read = 0.711313
Row_Buffer_Locality_write = 0.018036
Bank_Level_Parallism = 6.680409
Bank_Level_Parallism_Col = 4.583794
Bank_Level_Parallism_Ready = 2.472764
write_to_read_ratio_blp_rw_average = 0.061834
GrpLevelPara = 2.791587 

BW Util details:
bwutil = 0.735550 
total_CMD = 49191924 
util_bw = 36183108 
Wasted_Col = 8106068 
Wasted_Row = 1516167 
Idle = 3386581 

BW Util Bottlenecks: 
RCDc_limit = 10684516 
RCDWRc_limit = 71111 
WTRc_limit = 679536 
RTWc_limit = 1515513 
CCDLc_limit = 4514315 
rwq = 0 
CCDLc_limit_alone = 4334330 
WTRc_limit_alone = 658619 
RTWc_limit_alone = 1356445 

Commands details: 
total_CMD = 49191924 
n_nop = 35439641 
Read = 8995629 
Write = 0 
L2_Alloc = 0 
L2_WB = 50148 
n_act = 2621426 
n_pre = 2621410 
n_ref = 0 
n_req = 9020579 
total_req = 9045777 

Dual Bus Interface Util: 
issued_total_row = 5242836 
issued_total_col = 9045777 
Row_Bus_Util =  0.106579 
CoL_Bus_Util = 0.183887 
Either_Row_CoL_Bus_Util = 0.279564 
Issued_on_Two_Bus_Simul_Util = 0.010903 
issued_two_Eff = 0.038999 
queue_avg = 25.934637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.9346
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49191924 n_nop=35485972 n_act=2612964 n_pre=2612948 n_ref_event=0 n_req=8986414 n_rd=8961322 n_rd_L2_A=0 n_write=0 n_wr_bk=50310 bw_util=0.7328
n_activity=46451709 dram_eff=0.776
bk0: 568155a 30454587i bk1: 562188a 30615233i bk2: 555021a 30848368i bk3: 559569a 30714012i bk4: 564103a 30583796i bk5: 555949a 30770520i bk6: 541277a 31259961i bk7: 543725a 31159143i bk8: 565049a 30640006i bk9: 559647a 30708075i bk10: 553342a 30925263i bk11: 551259a 30918222i bk12: 574518a 30400035i bk13: 570768a 30392745i bk14: 569441a 30479105i bk15: 567311a 30475957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709232
Row_Buffer_Locality_read = 0.711153
Row_Buffer_Locality_write = 0.023035
Bank_Level_Parallism = 6.649602
Bank_Level_Parallism_Col = 4.559948
Bank_Level_Parallism_Ready = 2.455310
write_to_read_ratio_blp_rw_average = 0.062806
GrpLevelPara = 2.784479 

BW Util details:
bwutil = 0.732773 
total_CMD = 49191924 
util_bw = 36046528 
Wasted_Col = 8176988 
Wasted_Row = 1520705 
Idle = 3447703 

BW Util Bottlenecks: 
RCDc_limit = 10789791 
RCDWRc_limit = 67866 
WTRc_limit = 691834 
RTWc_limit = 1542725 
CCDLc_limit = 4541047 
rwq = 0 
CCDLc_limit_alone = 4354603 
WTRc_limit_alone = 669663 
RTWc_limit_alone = 1378452 

Commands details: 
total_CMD = 49191924 
n_nop = 35485972 
Read = 8961322 
Write = 0 
L2_Alloc = 0 
L2_WB = 50310 
n_act = 2612964 
n_pre = 2612948 
n_ref = 0 
n_req = 8986414 
total_req = 9011632 

Dual Bus Interface Util: 
issued_total_row = 5225912 
issued_total_col = 9011632 
Row_Bus_Util =  0.106235 
CoL_Bus_Util = 0.183193 
Either_Row_CoL_Bus_Util = 0.278622 
Issued_on_Two_Bus_Simul_Util = 0.010806 
issued_two_Eff = 0.038785 
queue_avg = 25.710161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.7102
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49191924 n_nop=35503597 n_act=2609387 n_pre=2609371 n_ref_event=0 n_req=8974724 n_rd=8949911 n_rd_L2_A=0 n_write=0 n_wr_bk=50080 bw_util=0.7318
n_activity=46449166 dram_eff=0.775
bk0: 564385a 30609016i bk1: 568035a 30560104i bk2: 557460a 30835926i bk3: 556788a 30895505i bk4: 550093a 31050077i bk5: 566431a 30622888i bk6: 551556a 30997307i bk7: 547449a 31133105i bk8: 559923a 30830601i bk9: 561605a 30739074i bk10: 547411a 31160197i bk11: 551254a 31060150i bk12: 558179a 30874592i bk13: 572657a 30454298i bk14: 563832a 30690211i bk15: 572853a 30421523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709252
Row_Buffer_Locality_read = 0.711153
Row_Buffer_Locality_write = 0.023375
Bank_Level_Parallism = 6.615249
Bank_Level_Parallism_Col = 4.530713
Bank_Level_Parallism_Ready = 2.443354
write_to_read_ratio_blp_rw_average = 0.060718
GrpLevelPara = 2.775669 

BW Util details:
bwutil = 0.731827 
total_CMD = 49191924 
util_bw = 35999964 
Wasted_Col = 8207928 
Wasted_Row = 1530931 
Idle = 3453101 

BW Util Bottlenecks: 
RCDc_limit = 10831977 
RCDWRc_limit = 68349 
WTRc_limit = 690374 
RTWc_limit = 1496843 
CCDLc_limit = 4565108 
rwq = 0 
CCDLc_limit_alone = 4387563 
WTRc_limit_alone = 669558 
RTWc_limit_alone = 1340114 

Commands details: 
total_CMD = 49191924 
n_nop = 35503597 
Read = 8949911 
Write = 0 
L2_Alloc = 0 
L2_WB = 50080 
n_act = 2609387 
n_pre = 2609371 
n_ref = 0 
n_req = 8974724 
total_req = 8999991 

Dual Bus Interface Util: 
issued_total_row = 5218758 
issued_total_col = 8999991 
Row_Bus_Util =  0.106090 
CoL_Bus_Util = 0.182957 
Either_Row_CoL_Bus_Util = 0.278264 
Issued_on_Two_Bus_Simul_Util = 0.010783 
issued_two_Eff = 0.038750 
queue_avg = 25.290810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2908
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49191924 n_nop=35557257 n_act=2601512 n_pre=2601496 n_ref_event=0 n_req=8931565 n_rd=8906410 n_rd_L2_A=0 n_write=0 n_wr_bk=50384 bw_util=0.7283
n_activity=46457950 dram_eff=0.7712
bk0: 560200a 30827678i bk1: 555851a 30906049i bk2: 558895a 30874334i bk3: 550975a 31075666i bk4: 555052a 31032039i bk5: 553906a 31019322i bk6: 548218a 31185061i bk7: 547301a 31240712i bk8: 556718a 30985132i bk9: 552674a 31053120i bk10: 556912a 30987257i bk11: 549341a 31157449i bk12: 567402a 30736230i bk13: 562855a 30762138i bk14: 561336a 30821213i bk15: 568774a 30656378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.708729
Row_Buffer_Locality_read = 0.710671
Row_Buffer_Locality_write = 0.020950
Bank_Level_Parallism = 6.563157
Bank_Level_Parallism_Col = 4.485991
Bank_Level_Parallism_Ready = 2.410637
write_to_read_ratio_blp_rw_average = 0.061996
GrpLevelPara = 2.760401 

BW Util details:
bwutil = 0.728314 
total_CMD = 49191924 
util_bw = 35827176 
Wasted_Col = 8342649 
Wasted_Row = 1561772 
Idle = 3460327 

BW Util Bottlenecks: 
RCDc_limit = 11015296 
RCDWRc_limit = 65981 
WTRc_limit = 703933 
RTWc_limit = 1542016 
CCDLc_limit = 4631142 
rwq = 0 
CCDLc_limit_alone = 4450051 
WTRc_limit_alone = 682728 
RTWc_limit_alone = 1382130 

Commands details: 
total_CMD = 49191924 
n_nop = 35557257 
Read = 8906410 
Write = 0 
L2_Alloc = 0 
L2_WB = 50384 
n_act = 2601512 
n_pre = 2601496 
n_ref = 0 
n_req = 8931565 
total_req = 8956794 

Dual Bus Interface Util: 
issued_total_row = 5203008 
issued_total_col = 8956794 
Row_Bus_Util =  0.105770 
CoL_Bus_Util = 0.182079 
Either_Row_CoL_Bus_Util = 0.277173 
Issued_on_Two_Bus_Simul_Util = 0.010675 
issued_two_Eff = 0.038515 
queue_avg = 24.834604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8346
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49191924 n_nop=35535755 n_act=2605270 n_pre=2605254 n_ref_event=0 n_req=8948139 n_rd=8922981 n_rd_L2_A=0 n_write=0 n_wr_bk=50370 bw_util=0.7297
n_activity=46412529 dram_eff=0.7734
bk0: 547150a 31163947i bk1: 549971a 31054045i bk2: 556361a 30967688i bk3: 564778a 30676198i bk4: 550994a 31093414i bk5: 559459a 30845335i bk6: 551542a 31092611i bk7: 552621a 31005548i bk8: 556174a 30995902i bk9: 557378a 30890906i bk10: 557243a 30964012i bk11: 552589a 31024007i bk12: 564148a 30794616i bk13: 563548a 30717342i bk14: 566518a 30692322i bk15: 572507a 30490189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.708848
Row_Buffer_Locality_read = 0.710801
Row_Buffer_Locality_write = 0.016178
Bank_Level_Parallism = 6.585414
Bank_Level_Parallism_Col = 4.501698
Bank_Level_Parallism_Ready = 2.422772
write_to_read_ratio_blp_rw_average = 0.061254
GrpLevelPara = 2.766371 

BW Util details:
bwutil = 0.729661 
total_CMD = 49191924 
util_bw = 35893404 
Wasted_Col = 8274267 
Wasted_Row = 1540211 
Idle = 3484042 

BW Util Bottlenecks: 
RCDc_limit = 10910955 
RCDWRc_limit = 71157 
WTRc_limit = 694298 
RTWc_limit = 1514447 
CCDLc_limit = 4598603 
rwq = 0 
CCDLc_limit_alone = 4420203 
WTRc_limit_alone = 673488 
RTWc_limit_alone = 1356857 

Commands details: 
total_CMD = 49191924 
n_nop = 35535755 
Read = 8922981 
Write = 0 
L2_Alloc = 0 
L2_WB = 50370 
n_act = 2605270 
n_pre = 2605254 
n_ref = 0 
n_req = 8948139 
total_req = 8973351 

Dual Bus Interface Util: 
issued_total_row = 5210524 
issued_total_col = 8973351 
Row_Bus_Util =  0.105922 
CoL_Bus_Util = 0.182415 
Either_Row_CoL_Bus_Util = 0.277610 
Issued_on_Two_Bus_Simul_Util = 0.010727 
issued_two_Eff = 0.038642 
queue_avg = 24.999693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9997
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49191924 n_nop=35456418 n_act=2618252 n_pre=2618236 n_ref_event=0 n_req=9007934 n_rd=8982874 n_rd_L2_A=0 n_write=0 n_wr_bk=50180 bw_util=0.7345
n_activity=46489478 dram_eff=0.7772
bk0: 561864a 30599291i bk1: 558794a 30702840i bk2: 559193a 30701498i bk3: 565191a 30537331i bk4: 559259a 30675398i bk5: 553656a 30859577i bk6: 549042a 31013276i bk7: 546359a 31118512i bk8: 564964a 30598786i bk9: 562015a 30666073i bk10: 557514a 30764234i bk11: 548834a 31056275i bk12: 579433a 30173520i bk13: 574160a 30330010i bk14: 573676a 30348490i bk15: 568920a 30419341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709340
Row_Buffer_Locality_read = 0.711258
Row_Buffer_Locality_write = 0.021668
Bank_Level_Parallism = 6.661449
Bank_Level_Parallism_Col = 4.568275
Bank_Level_Parallism_Ready = 2.459348
write_to_read_ratio_blp_rw_average = 0.062410
GrpLevelPara = 2.786777 

BW Util details:
bwutil = 0.734515 
total_CMD = 49191924 
util_bw = 36132216 
Wasted_Col = 8135527 
Wasted_Row = 1515500 
Idle = 3408681 

BW Util Bottlenecks: 
RCDc_limit = 10734455 
RCDWRc_limit = 70508 
WTRc_limit = 688236 
RTWc_limit = 1528794 
CCDLc_limit = 4550819 
rwq = 0 
CCDLc_limit_alone = 4367718 
WTRc_limit_alone = 666854 
RTWc_limit_alone = 1367075 

Commands details: 
total_CMD = 49191924 
n_nop = 35456418 
Read = 8982874 
Write = 0 
L2_Alloc = 0 
L2_WB = 50180 
n_act = 2618252 
n_pre = 2618236 
n_ref = 0 
n_req = 9007934 
total_req = 9033054 

Dual Bus Interface Util: 
issued_total_row = 5236488 
issued_total_col = 9033054 
Row_Bus_Util =  0.106450 
CoL_Bus_Util = 0.183629 
Either_Row_CoL_Bus_Util = 0.279223 
Issued_on_Two_Bus_Simul_Util = 0.010856 
issued_two_Eff = 0.038880 
queue_avg = 25.806887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.8069
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49191924 n_nop=35479581 n_act=2614861 n_pre=2614845 n_ref_event=0 n_req=8989372 n_rd=8964441 n_rd_L2_A=0 n_write=0 n_wr_bk=50114 bw_util=0.733
n_activity=46488787 dram_eff=0.7756
bk0: 557074a 30827379i bk1: 570752a 30445301i bk2: 562440a 30675559i bk3: 559028a 30713245i bk4: 547881a 31066118i bk5: 563757a 30642011i bk6: 543194a 31241380i bk7: 551814a 30938133i bk8: 560980a 30748826i bk9: 565260a 30595496i bk10: 553995a 30928782i bk11: 551364a 30922694i bk12: 562656a 30709363i bk13: 568308a 30490222i bk14: 571726a 30461295i bk15: 574212a 30356079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709117
Row_Buffer_Locality_read = 0.711042
Row_Buffer_Locality_write = 0.016646
Bank_Level_Parallism = 6.633636
Bank_Level_Parallism_Col = 4.543476
Bank_Level_Parallism_Ready = 2.452566
write_to_read_ratio_blp_rw_average = 0.061122
GrpLevelPara = 2.778208 

BW Util details:
bwutil = 0.733011 
total_CMD = 49191924 
util_bw = 36058220 
Wasted_Col = 8211517 
Wasted_Row = 1520467 
Idle = 3401720 

BW Util Bottlenecks: 
RCDc_limit = 10831691 
RCDWRc_limit = 72003 
WTRc_limit = 684477 
RTWc_limit = 1511502 
CCDLc_limit = 4563838 
rwq = 0 
CCDLc_limit_alone = 4383813 
WTRc_limit_alone = 663437 
RTWc_limit_alone = 1352517 

Commands details: 
total_CMD = 49191924 
n_nop = 35479581 
Read = 8964441 
Write = 0 
L2_Alloc = 0 
L2_WB = 50114 
n_act = 2614861 
n_pre = 2614845 
n_ref = 0 
n_req = 8989372 
total_req = 9014555 

Dual Bus Interface Util: 
issued_total_row = 5229706 
issued_total_col = 9014555 
Row_Bus_Util =  0.106312 
CoL_Bus_Util = 0.183253 
Either_Row_CoL_Bus_Util = 0.278752 
Issued_on_Two_Bus_Simul_Util = 0.010813 
issued_two_Eff = 0.038791 
queue_avg = 25.494553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4946
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49191924 n_nop=35452245 n_act=2619541 n_pre=2619525 n_ref_event=0 n_req=9010809 n_rd=8985741 n_rd_L2_A=0 n_write=0 n_wr_bk=50294 bw_util=0.7348
n_activity=46461650 dram_eff=0.7779
bk0: 563238a 30599351i bk1: 566717a 30449618i bk2: 556448a 30790991i bk3: 569203a 30399065i bk4: 562561a 30585885i bk5: 559409a 30622992i bk6: 548029a 31018158i bk7: 543374a 31091104i bk8: 563662a 30636601i bk9: 554873a 30759189i bk10: 558151a 30788223i bk11: 550230a 30966163i bk12: 563661a 30628946i bk13: 572577a 30321535i bk14: 578416a 30186423i bk15: 575192a 30203761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709289
Row_Buffer_Locality_read = 0.711205
Row_Buffer_Locality_write = 0.022539
Bank_Level_Parallism = 6.675804
Bank_Level_Parallism_Col = 4.575290
Bank_Level_Parallism_Ready = 2.463853
write_to_read_ratio_blp_rw_average = 0.062219
GrpLevelPara = 2.791120 

BW Util details:
bwutil = 0.734758 
total_CMD = 49191924 
util_bw = 36144140 
Wasted_Col = 8109751 
Wasted_Row = 1507309 
Idle = 3430724 

BW Util Bottlenecks: 
RCDc_limit = 10703800 
RCDWRc_limit = 66965 
WTRc_limit = 692086 
RTWc_limit = 1520694 
CCDLc_limit = 4519220 
rwq = 0 
CCDLc_limit_alone = 4340457 
WTRc_limit_alone = 670719 
RTWc_limit_alone = 1363298 

Commands details: 
total_CMD = 49191924 
n_nop = 35452245 
Read = 8985741 
Write = 0 
L2_Alloc = 0 
L2_WB = 50294 
n_act = 2619541 
n_pre = 2619525 
n_ref = 0 
n_req = 9010809 
total_req = 9036035 

Dual Bus Interface Util: 
issued_total_row = 5239066 
issued_total_col = 9036035 
Row_Bus_Util =  0.106503 
CoL_Bus_Util = 0.183689 
Either_Row_CoL_Bus_Util = 0.279308 
Issued_on_Two_Bus_Simul_Util = 0.010884 
issued_two_Eff = 0.038969 
queue_avg = 25.791033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.791

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7210174, Miss = 4485011, Miss_rate = 0.622, Pending_hits = 21978, Reservation_fails = 442
L2_cache_bank[1]: Access = 7237971, Miss = 4480285, Miss_rate = 0.619, Pending_hits = 21430, Reservation_fails = 29
L2_cache_bank[2]: Access = 7206751, Miss = 4501741, Miss_rate = 0.625, Pending_hits = 21514, Reservation_fails = 300
L2_cache_bank[3]: Access = 7164865, Miss = 4486821, Miss_rate = 0.626, Pending_hits = 21534, Reservation_fails = 259
L2_cache_bank[4]: Access = 7204369, Miss = 4466506, Miss_rate = 0.620, Pending_hits = 21727, Reservation_fails = 198
L2_cache_bank[5]: Access = 7233937, Miss = 4480814, Miss_rate = 0.619, Pending_hits = 21629, Reservation_fails = 642
L2_cache_bank[6]: Access = 7225991, Miss = 4488543, Miss_rate = 0.621, Pending_hits = 21697, Reservation_fails = 217
L2_cache_bank[7]: Access = 7237947, Miss = 4484323, Miss_rate = 0.620, Pending_hits = 22387, Reservation_fails = 150
L2_cache_bank[8]: Access = 7292815, Miss = 4504466, Miss_rate = 0.618, Pending_hits = 21878, Reservation_fails = 563
L2_cache_bank[9]: Access = 7232084, Miss = 4491163, Miss_rate = 0.621, Pending_hits = 22168, Reservation_fails = 986
L2_cache_bank[10]: Access = 7162685, Miss = 4490906, Miss_rate = 0.627, Pending_hits = 21887, Reservation_fails = 482
L2_cache_bank[11]: Access = 7128070, Miss = 4470416, Miss_rate = 0.627, Pending_hits = 21491, Reservation_fails = 210
L2_cache_bank[12]: Access = 7113981, Miss = 4452839, Miss_rate = 0.626, Pending_hits = 21103, Reservation_fails = 736
L2_cache_bank[13]: Access = 7213261, Miss = 4497072, Miss_rate = 0.623, Pending_hits = 21898, Reservation_fails = 671
L2_cache_bank[14]: Access = 7136163, Miss = 4464733, Miss_rate = 0.626, Pending_hits = 21236, Reservation_fails = 327
L2_cache_bank[15]: Access = 7065012, Miss = 4441677, Miss_rate = 0.629, Pending_hits = 20358, Reservation_fails = 628
L2_cache_bank[16]: Access = 7152861, Miss = 4450130, Miss_rate = 0.622, Pending_hits = 21247, Reservation_fails = 187
L2_cache_bank[17]: Access = 7133626, Miss = 4472851, Miss_rate = 0.627, Pending_hits = 20797, Reservation_fails = 119
L2_cache_bank[18]: Access = 7211058, Miss = 4504945, Miss_rate = 0.625, Pending_hits = 21991, Reservation_fails = 266
L2_cache_bank[19]: Access = 7181713, Miss = 4477929, Miss_rate = 0.624, Pending_hits = 22012, Reservation_fails = 0
L2_cache_bank[20]: Access = 7154264, Miss = 4459946, Miss_rate = 0.623, Pending_hits = 21091, Reservation_fails = 108
L2_cache_bank[21]: Access = 7262915, Miss = 4504495, Miss_rate = 0.620, Pending_hits = 22221, Reservation_fails = 181
L2_cache_bank[22]: Access = 7163550, Miss = 4494166, Miss_rate = 0.627, Pending_hits = 21620, Reservation_fails = 301
L2_cache_bank[23]: Access = 7198282, Miss = 4491575, Miss_rate = 0.624, Pending_hits = 21718, Reservation_fails = 182
L2_total_cache_accesses = 172524345
L2_total_cache_misses = 107543353
L2_total_cache_miss_rate = 0.6234
L2_total_cache_pending_hits = 518612
L2_total_cache_reservation_fails = 8184
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 74538
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 552
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5848426
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 543
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13926395
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 552
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 61964056
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 518060
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 21942133
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 7641
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 65826399
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 518060
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2423786
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 19849911
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 150250648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2423786
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 543
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MSHR_ENRTY_FAIL] = 3964
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3677
L2_cache_data_port_util = 0.140
L2_cache_fill_port_util = 0.234

icnt_total_pkts_mem_to_simt=172524345
icnt_total_pkts_simt_to_mem=59836359
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 59836359
Req_Network_cycles = 19182111
Req_Network_injected_packets_per_cycle =       3.1194 
Req_Network_conflicts_per_cycle =       0.2646
Req_Network_conflicts_per_cycle_util =       0.2913
Req_Bank_Level_Parallism =       3.4342
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0395
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1355

Reply_Network_injected_packets_num = 172524345
Reply_Network_cycles = 19182111
Reply_Network_injected_packets_per_cycle =        8.9940
Reply_Network_conflicts_per_cycle =       12.4163
Reply_Network_conflicts_per_cycle_util =      12.9765
Reply_Bank_Level_Parallism =       9.3999
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      57.6222
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2998
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 15 hrs, 50 min, 16 sec (143416 sec)
gpgpu_simulation_rate = 22251 (inst/sec)
gpgpu_simulation_rate = 133 (cycle/sec)
gpgpu_silicon_slowdown = 10263157x
GPGPU-Sim PTX: in cudaUnbindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   Name corresponding to textureReference: tex_x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [vector] = 143201508.653000 ms.
Verifying...
	runtime [serial] = 1006.535000 ms.
	[max error  0.000022]
Correct
GPGPU-Sim: *** exit detected ***
