
---------- Begin Simulation Statistics ----------
final_tick                               2651473479000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71789                       # Simulator instruction rate (inst/s)
host_mem_usage                                 735492                       # Number of bytes of host memory used
host_op_rate                                    71789                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34654.40                       # Real time elapsed on the host
host_tick_rate                               76511878                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2487811804                       # Number of instructions simulated
sim_ops                                    2487815008                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.651473                       # Number of seconds simulated
sim_ticks                                2651473479000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            59.114897                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              252231482                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           426680070                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         55567395                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        333636614                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          84831837                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       84851325                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           19488                       # Number of indirect misses.
system.cpu0.branchPred.lookups              504301925                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      5206171                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           386                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         31506122                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 479154469                       # Number of branches committed
system.cpu0.commit.bw_lim_events             65858738                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2634198                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       79659252                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2476758838                       # Number of instructions committed
system.cpu0.commit.committedOps            2476761280                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4697654533                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.527234                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.304342                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3505423536     74.62%     74.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    735047589     15.65%     90.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    134953211      2.87%     93.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    165469218      3.52%     96.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     43360088      0.92%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     22896480      0.49%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     11912752      0.25%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     12732921      0.27%     98.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     65858738      1.40%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4697654533                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        31                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls           130079085                       # Number of function calls committed.
system.cpu0.commit.int_insts               2444570777                       # Number of committed integer instructions.
system.cpu0.commit.loads                    725968583                       # Number of loads committed
system.cpu0.commit.membars                    2630052                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2630055      0.11%      0.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1285761111     51.91%     52.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7264761      0.29%     52.31% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1313689      0.05%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             2      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             4      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            2      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     52.37% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      725968965     29.31%     81.68% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     453822668     18.32%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            4      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           19      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2476761280                       # Class of committed instruction
system.cpu0.commit.refs                    1179791656                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2476758838                       # Number of Instructions Simulated
system.cpu0.committedOps                   2476761280                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.141516                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.141516                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             24774376                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             24063791                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           248495387                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2624685198                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              2635994522                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               2040095500                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              31514787                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             29421961                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1405112                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  504301925                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                392441716                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2096214530                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             14919224                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2678939278                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          107                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles              111152154                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.095079                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        2581993497                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         337063319                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.505077                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4733784297                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.565920                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.801473                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2668314559     56.37%     56.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1662639917     35.12%     91.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               259101094      5.47%     96.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               105014606      2.22%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                22348409      0.47%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                11105248      0.23%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    1984      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3942609      0.08%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1315871      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4733784297                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       28                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       9                       # number of floating regfile writes
system.cpu0.idleCycles                      570233847                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            31623863                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               488508538                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.477552                       # Inst execution rate
system.cpu0.iew.exec_refs                  1205795713                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 458432516                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                6601507                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            747995772                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              4248                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         20380016                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           462813277                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2556420541                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            747363197                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         19306066                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2532943388                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                  6814                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                 3690                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              31514787                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                29362                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       657492                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        48649482                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9330                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3940927                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22027184                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8990199                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9330                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1685845                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      29938018                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                921399612                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2523839530                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.822318                       # average fanout of values written-back
system.cpu0.iew.wb_producers                757683799                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.475835                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2523843508                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              3084182140                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1639319347                       # number of integer regfile writes
system.cpu0.ipc                              0.466959                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.466959                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2631323      0.10%      0.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1331326391     52.16%     52.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7264787      0.28%     52.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1313690      0.05%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  2      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  4      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 2      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     52.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           751279920     29.44%     82.04% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          458433312     17.96%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              4      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            19      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2552249454                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     34                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 65                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           31                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                31                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    6158243                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002413                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  48370      0.79%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      0.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3983620     64.69%     65.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              2126250     34.53%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2555776340                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9844441824                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2523839499                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2636089083                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2553786183                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2552249454                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2634358                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       79659244                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued              441                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           160                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     23717881                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4733784297                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.539156                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.795821                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2850437122     60.21%     60.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1393417292     29.44%     89.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          360768951      7.62%     97.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           90308084      1.91%     99.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           30160139      0.64%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            6448354      0.14%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2222881      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              21396      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                 78      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4733784297                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.481192                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         32808310                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        11058508                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           747995772                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          462813277                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1261                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                     8                       # number of misc regfile writes
system.cpu0.numCycles                      5304018144                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      240588                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                6652882                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1606196769                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                108057                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              2677752321                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                   879                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.RenameLookups           3164524947                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2604456656                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1702917731                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1999087773                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              17898627                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              31514787                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             18668534                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                96720952                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               28                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3164524919                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        108000                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3871                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1215540                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3866                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  7188200194                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5148970850                       # The number of ROB writes
system.cpu0.timesIdled                      101279957                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1250                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.656089                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                 526517                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups              528334                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect              594                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted           527274                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits               631                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups            904                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             273                       # Number of indirect misses.
system.cpu1.branchPred.lookups                 529637                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          173                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           184                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts              454                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    527859                       # Number of branches committed
system.cpu1.commit.bw_lim_events               274833                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls            871                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts           1797                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             3684771                       # Number of instructions committed
system.cpu1.commit.committedOps               3685027                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     20371148                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.180894                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.084247                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     19626876     96.35%     96.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       174304      0.86%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        54562      0.27%     97.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        66348      0.33%     97.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        33724      0.17%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        50128      0.25%     98.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        14256      0.07%     98.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        76117      0.37%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       274833      1.35%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     20371148                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                1216                       # Number of function calls committed.
system.cpu1.commit.int_insts                  3684329                       # Number of committed integer instructions.
system.cpu1.commit.loads                      1051227                       # Number of loads committed
system.cpu1.commit.membars                        365                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass          365      0.01%      0.01% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         1582690     42.95%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             21      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              42      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1051411     28.53%     71.49% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1050486     28.51%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          3685027                       # Class of committed instruction
system.cpu1.commit.refs                       2101909                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    3684771                       # Number of Instructions Simulated
system.cpu1.committedOps                      3685027                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.533326                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.533326                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             19157097                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  142                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              526139                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               3688891                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                   87138                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  1042570                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                   587                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  273                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                84411                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                     529637                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                     3653                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     20347101                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                  304                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                       3691882                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                   1454                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.025977                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles             23974                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches            527148                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.181072                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          20371803                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.181250                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.671241                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                18234745     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 1601736      7.86%     97.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   16808      0.08%     97.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   17649      0.09%     97.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  500466      2.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     303      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                      32      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       2      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                      62      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            20371803                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                          17238                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                 483                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                  528031                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.180787                       # Inst execution rate
system.cpu1.iew.exec_refs                     2102168                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1050705                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                2133615                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1051674                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts               566                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts              382                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1050850                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            3686825                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              1051463                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              294                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              3686075                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                  6895                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                 1799                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                   587                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                26861                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads          447                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores          168                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect          280                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect           203                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  2945849                       # num instructions consuming a value
system.cpu1.iew.wb_count                      3685784                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.591073                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  1741211                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.180773                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       3685916                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 5261337                       # number of integer regfile reads
system.cpu1.int_regfile_writes                2108028                       # number of integer regfile writes
system.cpu1.ipc                              0.180723                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.180723                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass              495      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              1583541     42.96%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  23      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   42      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1051723     28.53%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1050533     28.50%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               3686369                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     186657                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.050634                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                     40      0.02%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 39852     21.35%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               146762     78.63%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               3872516                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          27931177                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      3685772                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          3688613                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   3685892                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  3686369                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                933                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined           1797                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued                6                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved            62                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined          828                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     20371803                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.180954                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.784530                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           18858026     92.57%     92.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             686397      3.37%     95.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             286502      1.41%     97.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              81544      0.40%     97.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             189461      0.93%     98.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             212128      1.04%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              40364      0.20%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              17380      0.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       20371803                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.180801                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads              357                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              79                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1051674                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1050850                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    130                       # number of misc regfile reads
system.cpu1.numCycles                        20389041                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  4211169220                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                2181684                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              2107121                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                106527                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                  157378                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                   373                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenameLookups              5261386                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               3687614                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            2108898                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  1056624                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              16852630                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                   587                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16963502                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                    1777                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         5261374                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         12028                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               402                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   526318                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           405                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    23782385                       # The number of ROB reads
system.cpu1.rob.rob_writes                    7374303                       # The number of ROB writes
system.cpu1.timesIdled                            559                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.551583                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 526600                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              528972                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect              665                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted           527324                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               663                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups            897                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             234                       # Number of indirect misses.
system.cpu2.branchPred.lookups                 529664                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          119                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           170                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts              448                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    527755                       # Number of branches committed
system.cpu2.commit.bw_lim_events               275850                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls            843                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts           1976                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             3684254                       # Number of instructions committed
system.cpu2.commit.committedOps               3684514                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     20675469                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.178207                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.076916                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     19932735     96.41%     96.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       173092      0.84%     97.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        54651      0.26%     97.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        65746      0.32%     97.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        34143      0.17%     97.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        49900      0.24%     98.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        13454      0.07%     98.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        75898      0.37%     98.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       275850      1.33%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     20675469                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                1177                       # Number of function calls committed.
system.cpu2.commit.int_insts                  3683829                       # Number of committed integer instructions.
system.cpu2.commit.loads                      1051175                       # Number of loads committed
system.cpu2.commit.membars                        367                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass          367      0.01%      0.01% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         1582238     42.94%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             21      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              42      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1051345     28.53%     71.49% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1050489     28.51%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          3684514                       # Class of committed instruction
system.cpu2.commit.refs                       2101846                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    3684254                       # Number of Instructions Simulated
system.cpu2.committedOps                      3684514                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.616381                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.616381                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             19466686                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  218                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              526178                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               3688494                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                   87340                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  1035406                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                   560                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                  499                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                86141                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                     529664                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                     3798                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     20652798                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                  279                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                       3691532                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                   1554                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.025597                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles             22557                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            527263                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.178402                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          20676133                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.178566                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.666433                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                18538470     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 1602257      7.75%     97.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   17142      0.08%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   18128      0.09%     97.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  499747      2.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     300      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                      31      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       2      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                      56      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            20676133                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                          16040                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                 491                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  527979                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.178122                       # Inst execution rate
system.cpu2.iew.exec_refs                     2102193                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1050740                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                2247150                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1051698                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts               546                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts              403                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1050914                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            3686491                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1051453                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              272                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              3685739                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                  7420                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                  676                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                   560                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                27294                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads          523                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores          243                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect          240                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect           251                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  2933434                       # num instructions consuming a value
system.cpu2.iew.wb_count                      3685463                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.592902                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  1739238                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.178109                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       3685574                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 5260869                       # number of integer regfile reads
system.cpu2.int_regfile_writes                2107668                       # number of integer regfile writes
system.cpu2.ipc                              0.178051                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.178051                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass              476      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              1583163     42.95%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  21      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   42      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1051711     28.53%     71.50% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1050586     28.50%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               3686011                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     187737                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.050932                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                     44      0.02%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 40029     21.32%     21.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               147661     78.65%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               3873257                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          28235865                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      3685451                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          3688458                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   3685570                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  3686011                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                921                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined           1976                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedNonSpecRemoved            78                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined          856                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     20676133                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.178274                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.778296                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           19159429     92.66%     92.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             690979      3.34%     96.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             284180      1.37%     97.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              81333      0.39%     97.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             192311      0.93%     98.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             211080      1.02%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              39721      0.19%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              17097      0.08%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       20676133                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.178136                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads              414                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              76                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1051698                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1050914                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    109                       # number of misc regfile reads
system.cpu2.numCycles                        20692173                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  4210865194                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                2300174                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              2106685                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                112635                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                  158093                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                   922                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenameLookups              5261236                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               3687272                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            2108598                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  1050643                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              17039571                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                   560                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             17157217                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                    1913                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         5261224                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          9446                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               399                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   545079                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           397                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    24085485                       # The number of ROB reads
system.cpu2.rob.rob_writes                    7373644                       # The number of ROB writes
system.cpu2.timesIdled                            573                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.536530                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 526171                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              528621                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect              581                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted           527112                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits               695                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups            903                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             208                       # Number of indirect misses.
system.cpu3.branchPred.lookups                 529367                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          137                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           150                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts              416                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    527683                       # Number of branches committed
system.cpu3.commit.bw_lim_events               274126                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls            798                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts           2195                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             3683941                       # Number of instructions committed
system.cpu3.commit.committedOps               3684187                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     20085482                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.183425                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.091063                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     19339714     96.29%     96.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       175374      0.87%     97.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        54720      0.27%     97.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        67576      0.34%     97.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        33175      0.17%     97.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        49954      0.25%     98.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        14734      0.07%     98.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        76109      0.38%     98.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       274126      1.36%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     20085482                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                1158                       # Number of function calls committed.
system.cpu3.commit.int_insts                  3683540                       # Number of committed integer instructions.
system.cpu3.commit.loads                      1051150                       # Number of loads committed
system.cpu3.commit.membars                        354                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass          354      0.01%      0.01% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1581967     42.94%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             21      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              42      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        1051300     28.54%     71.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1050491     28.51%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3684187                       # Class of committed instruction
system.cpu3.commit.refs                       2101803                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    3683941                       # Number of Instructions Simulated
system.cpu3.committedOps                      3684187                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.457173                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.457173                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             18865228                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  165                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              525973                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               3688319                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                   84407                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  1052672                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                   512                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                  293                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                83314                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                     529367                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                     3462                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     20061838                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                  271                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                       3691131                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                   1354                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.026332                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles             23617                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            526866                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.183603                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          20086133                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.183784                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.675751                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                17950203     89.37%     89.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 1601142      7.97%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   16173      0.08%     97.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   17039      0.08%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  501182      2.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     306      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                      28      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       2      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                      58      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            20086133                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                          17770                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                 425                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  527957                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.183331                       # Inst execution rate
system.cpu3.iew.exec_refs                     2102253                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1050805                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                2058872                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1051694                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts               504                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts              269                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1050949                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            3686383                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              1051448                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              262                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              3685664                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                  6800                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                  204                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                   512                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                24671                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              22                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads          544                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores          296                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect          242                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect           183                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  2942042                       # num instructions consuming a value
system.cpu3.iew.wb_count                      3685407                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.591341                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  1739749                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.183318                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       3685506                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 5260692                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2107578                       # number of integer regfile writes
system.cpu3.ipc                              0.183245                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.183245                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass              447      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              1583066     42.95%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  21      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   42      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1051667     28.53%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1050671     28.50%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               3685926                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     186221                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.050522                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                     43      0.02%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 40893     21.96%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               145282     78.02%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               3871685                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          27644187                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      3685395                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          3688569                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   3685518                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  3685926                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                865                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined           2195                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued                8                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved            67                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined          817                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     20086133                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.183506                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.789868                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           18572131     92.46%     92.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             685827      3.41%     95.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             288572      1.44%     97.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              82475      0.41%     97.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             186494      0.93%     98.65% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             212044      1.06%     99.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              40800      0.20%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              17786      0.09%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  4      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       20086133                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.183344                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads              333                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             149                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1051694                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1050949                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     93                       # number of misc regfile reads
system.cpu3.numCycles                        20103903                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  4211453255                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                2106097                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              2106435                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                104251                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  154032                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                  1057                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenameLookups              5261004                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               3686980                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            2108405                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  1066235                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              16636968                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                   512                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             16746169                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                    1970                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         5260992                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         13088                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               367                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   515815                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           365                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    23497218                       # The number of ROB reads
system.cpu3.rob.rob_writes                    7373415                       # The number of ROB writes
system.cpu3.timesIdled                            524                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       686899                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1376936                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        12440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          317                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    209725480                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          809                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    419460077                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1126                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2651473479000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             263190                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       423595                       # Transaction distribution
system.membus.trans_dist::CleanEvict           262227                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              455                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            297                       # Transaction distribution
system.membus.trans_dist::ReadExReq            427155                       # Transaction distribution
system.membus.trans_dist::ReadExResp           427124                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        263190                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            16                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2067249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2067249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     71290176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71290176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              775                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            691113                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  691113    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              691113                       # Request fanout histogram
system.membus.respLayer1.occupancy         3650340250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          3256331000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                121                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           61                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    43293151639.344261                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   165975532241.118744                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           55     90.16%     90.16% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      1.64%     91.80% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      1.64%     93.44% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      1.64%     95.08% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+11-5.5e+11            2      3.28%     98.36% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::overflows            1      1.64%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        24500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 1054209752000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             61                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    10591229000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2640882250000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2651473479000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst         2821                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            2821                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst         2821                       # number of overall hits
system.cpu2.icache.overall_hits::total           2821                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          977                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           977                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          977                       # number of overall misses
system.cpu2.icache.overall_misses::total          977                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst     23076000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     23076000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst     23076000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     23076000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst         3798                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         3798                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst         3798                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         3798                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.257241                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.257241                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.257241                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.257241                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 23619.242579                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 23619.242579                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 23619.242579                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 23619.242579                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          907                       # number of writebacks
system.cpu2.icache.writebacks::total              907                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           39                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           39                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst          938                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          938                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst          938                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          938                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     20826500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     20826500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     20826500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     20826500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.246972                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.246972                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.246972                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.246972                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 22203.091684                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 22203.091684                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 22203.091684                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 22203.091684                       # average overall mshr miss latency
system.cpu2.icache.replacements                   907                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst         2821                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           2821                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          977                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          977                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     23076000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     23076000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst         3798                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         3798                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.257241                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.257241                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 23619.242579                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 23619.242579                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           39                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst          938                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          938                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     20826500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     20826500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.246972                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.246972                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 22203.091684                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 22203.091684                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2651473479000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.997126                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               3759                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              938                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             4.007463                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        245187000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.997126                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.968660                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.968660                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             8534                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            8534                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2651473479000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data       249369                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          249369                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data       249369                       # number of overall hits
system.cpu2.dcache.overall_hits::total         249369                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1852096                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1852096                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1852096                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1852096                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 335733096995                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 335733096995                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 335733096995                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 335733096995                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      2101465                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2101465                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      2101465                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2101465                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.881336                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.881336                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.881336                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.881336                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 181271.973480                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 181271.973480                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 181271.973480                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 181271.973480                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          210                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    12.352941                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        66969                       # number of writebacks
system.cpu2.dcache.writebacks::total            66969                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1720459                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1720459                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1720459                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1720459                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       131637                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       131637                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       131637                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       131637                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  28708185000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  28708185000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  28708185000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  28708185000                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.062641                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.062641                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.062641                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.062641                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 218085.986463                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 218085.986463                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 218085.986463                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 218085.986463                       # average overall mshr miss latency
system.cpu2.dcache.replacements                131239                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       238190                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         238190                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       812971                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       812971                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 119520739500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 119520739500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1051161                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1051161                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.773403                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.773403                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 147017.223862                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 147017.223862                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       747009                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       747009                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        65962                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        65962                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  14359020500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  14359020500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.062752                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.062752                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 217686.251175                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 217686.251175                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data        11179                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         11179                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1039125                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1039125                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 216212357495                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 216212357495                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1050304                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1050304                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.989356                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.989356                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 208071.557796                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 208071.557796                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       973450                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       973450                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        65675                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        65675                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  14349164500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  14349164500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.062530                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.062530                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 218487.468595                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 218487.468595                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          146                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          146                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          107                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          107                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1268000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1268000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.422925                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.422925                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 11850.467290                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 11850.467290                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           55                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           55                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           52                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           52                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       982500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       982500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.205534                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.205534                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 18894.230769                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18894.230769                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          102                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          102                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           73                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           73                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       348000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       348000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          175                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          175                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.417143                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.417143                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  4767.123288                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4767.123288                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           71                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           71                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       278000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       278000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.405714                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.405714                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  3915.492958                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3915.492958                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data           50                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total             50                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          120                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          120                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data       561000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total       561000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          170                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          170                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.705882                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.705882                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data         4675                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total         4675                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          120                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          120                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data       441000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total       441000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.705882                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.705882                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data         3675                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total         3675                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2651473479000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.539022                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             381597                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           131675                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.898022                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        245198500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.539022                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.860594                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.860594                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          4335801                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         4335801                       # Number of data accesses
system.cpu3.numPwrStateTransitions                105                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           53                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    49833484452.830185                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   177351522544.216003                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           47     88.68%     88.68% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      1.89%     90.57% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      1.89%     92.45% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      1.89%     94.34% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+11-5.5e+11            2      3.77%     98.11% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::overflows            1      1.89%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 1054209314000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             53                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    10298803000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2641174676000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2651473479000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst         2562                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            2562                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst         2562                       # number of overall hits
system.cpu3.icache.overall_hits::total           2562                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst          900                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           900                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst          900                       # number of overall misses
system.cpu3.icache.overall_misses::total          900                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst     24884000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     24884000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst     24884000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     24884000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst         3462                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         3462                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst         3462                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         3462                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.259965                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.259965                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.259965                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.259965                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 27648.888889                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 27648.888889                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 27648.888889                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 27648.888889                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           51                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          827                       # number of writebacks
system.cpu3.icache.writebacks::total              827                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           43                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           43                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst          857                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          857                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst          857                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          857                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst     22481000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     22481000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst     22481000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     22481000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.247545                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.247545                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.247545                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.247545                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 26232.205368                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 26232.205368                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 26232.205368                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 26232.205368                       # average overall mshr miss latency
system.cpu3.icache.replacements                   827                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst         2562                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           2562                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst          900                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          900                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst     24884000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     24884000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst         3462                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         3462                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.259965                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.259965                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 27648.888889                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 27648.888889                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           43                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst          857                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          857                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst     22481000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     22481000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.247545                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.247545                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 26232.205368                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 26232.205368                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2651473479000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           29.997203                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               3419                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              857                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             3.989498                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        246892000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    29.997203                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.937413                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.937413                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             7781                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            7781                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2651473479000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data       263178                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          263178                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data       263178                       # number of overall hits
system.cpu3.dcache.overall_hits::total         263178                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1838271                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1838271                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1838271                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1838271                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 325830786993                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 325830786993                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 325830786993                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 325830786993                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      2101449                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2101449                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      2101449                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2101449                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.874764                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.874764                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.874764                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.874764                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 177248.505249                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 177248.505249                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 177248.505249                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 177248.505249                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          200                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    13.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        67738                       # number of writebacks
system.cpu3.dcache.writebacks::total            67738                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1706664                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1706664                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1706664                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1706664                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       131607                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       131607                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       131607                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       131607                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  27922158500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  27922158500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  27922158500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  27922158500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.062627                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.062627                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.062627                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.062627                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 212163.171412                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 212163.171412                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 212163.171412                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 212163.171412                       # average overall mshr miss latency
system.cpu3.dcache.replacements                131208                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       251387                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         251387                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       799760                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       799760                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 113544209000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 113544209000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      1051147                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1051147                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.760845                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.760845                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 141972.853106                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 141972.853106                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       733824                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       733824                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        65936                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        65936                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  13785147500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  13785147500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.062728                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.062728                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 209068.604404                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 209068.604404                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data        11791                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         11791                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1038511                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1038511                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 212286577993                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 212286577993                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1050302                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1050302                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.988774                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.988774                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 204414.375960                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 204414.375960                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       972840                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       972840                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        65671                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        65671                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  14137011000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  14137011000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.062526                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.062526                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 215270.225823                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 215270.225823                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          146                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          146                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          102                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          102                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      2259000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2259000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.411290                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.411290                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22147.058824                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22147.058824                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           61                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           61                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           41                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           41                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1426000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1426000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.165323                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.165323                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 34780.487805                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34780.487805                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          117                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          117                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           68                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           68                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       367500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       367500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          185                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          185                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.367568                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.367568                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5404.411765                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5404.411765                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           67                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           67                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       304500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       304500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.362162                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.362162                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4544.776119                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4544.776119                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        82000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        82000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        78000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        78000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data           43                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total             43                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          107                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          107                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data       684500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total       684500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          150                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          150                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.713333                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.713333                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  6397.196262                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  6397.196262                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          107                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          107                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data       577500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total       577500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.713333                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.713333                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  5397.196262                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  5397.196262                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2651473479000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.028856                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             395351                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           131628                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             3.003548                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        246903500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.028856                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.875902                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.875902                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          4335692                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         4335692                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean        12029900                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   37293823.091320                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    118163500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2651353180000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    120299000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2651473479000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    266682000                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       266682000                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    266682000                       # number of overall hits
system.cpu0.icache.overall_hits::total      266682000                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst    125759715                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total     125759715                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst    125759715                       # number of overall misses
system.cpu0.icache.overall_misses::total    125759715                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1626802844998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1626802844998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1626802844998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1626802844998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    392441715                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    392441715                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    392441715                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    392441715                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.320455                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.320455                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.320455                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.320455                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12935.802574                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12935.802574                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12935.802574                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12935.802574                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          693                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks    122646303                       # number of writebacks
system.cpu0.icache.writebacks::total        122646303                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3113379                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3113379                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3113379                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3113379                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst    122646336                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total    122646336                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst    122646336                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total    122646336                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 1480173669499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 1480173669499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 1480173669499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 1480173669499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.312521                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.312521                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.312521                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.312521                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12068.633420                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12068.633420                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12068.633420                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12068.633420                       # average overall mshr miss latency
system.cpu0.icache.replacements             122646303                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    266682000                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      266682000                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst    125759715                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total    125759715                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1626802844998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1626802844998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    392441715                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    392441715                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.320455                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.320455                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12935.802574                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12935.802574                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3113379                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3113379                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst    122646336                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total    122646336                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 1480173669499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 1480173669499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.312521                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.312521                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12068.633420                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12068.633420                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2651473479000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999977                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          389328335                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs        122646335                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.174398                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999977                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        907529765                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       907529765                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2651473479000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data   1011281012                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1011281012                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data   1011281012                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1011281012                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    136650400                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     136650400                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    136650400                       # number of overall misses
system.cpu0.dcache.overall_misses::total    136650400                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2042357094645                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2042357094645                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2042357094645                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2042357094645                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data   1147931412                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1147931412                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data   1147931412                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1147931412                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.119041                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.119041                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.119041                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.119041                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 14945.855224                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 14945.855224                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 14945.855224                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 14945.855224                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     21256464                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1413559                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    15.037550                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     18065849                       # number of writebacks
system.cpu0.dcache.writebacks::total         18065849                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     49963948                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     49963948                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     49963948                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     49963948                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     86686452                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     86686452                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     86686452                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     86686452                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1091881706383                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1091881706383                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1091881706383                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1091881706383                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075515                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075515                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075515                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075515                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 12595.759559                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12595.759559                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 12595.759559                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12595.759559                       # average overall mshr miss latency
system.cpu0.dcache.replacements              86686098                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    592158850                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      592158850                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    101952382                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    101952382                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1344834977000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1344834977000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    694111232                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    694111232                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.146882                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.146882                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 13190.814679                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13190.814679                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     26171475                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     26171475                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     75780907                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     75780907                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 932847631500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 932847631500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.109177                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.109177                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 12309.797658                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12309.797658                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    419122162                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     419122162                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     34698018                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     34698018                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 697522117645                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 697522117645                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    453820180                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    453820180                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.076458                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076458                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 20102.650176                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 20102.650176                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     23792473                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     23792473                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10905545                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10905545                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 159034074883                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 159034074883                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.024031                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.024031                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 14582.863569                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 14582.863569                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1425                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1425                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1124                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1124                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12700500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12700500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.440957                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.440957                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 11299.377224                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11299.377224                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1104                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1104                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       275500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       275500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007846                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007846                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        13775                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        13775                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2360                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2360                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       997500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       997500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2507                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2507                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.058636                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.058636                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6785.714286                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6785.714286                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       855500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       855500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.057838                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.057838                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         5900                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         5900                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        18000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        18000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        15000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        15000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          335                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            335                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           51                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           51                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       291500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       291500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          386                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          386                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.132124                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.132124                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  5715.686275                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  5715.686275                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           51                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           51                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       240500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       240500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.132124                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.132124                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  4715.686275                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  4715.686275                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2651473479000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999910                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1097971847                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         86686398                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.666022                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999910                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2382560106                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2382560106                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2651473479000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst           122643164                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            86388371                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 837                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                 711                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 854                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                1473                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 752                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                2219                       # number of demand (read+write) hits
system.l2.demand_hits::total                209038381                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst          122643164                       # number of overall hits
system.l2.overall_hits::.cpu0.data           86388371                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                837                       # number of overall hits
system.l2.overall_hits::.cpu1.data                711                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                854                       # number of overall hits
system.l2.overall_hits::.cpu2.data               1473                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                752                       # number of overall hits
system.l2.overall_hits::.cpu3.data               2219                       # number of overall hits
system.l2.overall_hits::total               209038381                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              3172                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            297493                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               118                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            130543                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst                84                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            129816                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               105                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            129064                       # number of demand (read+write) misses
system.l2.demand_misses::total                 690395                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             3172                       # number of overall misses
system.l2.overall_misses::.cpu0.data           297493                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              118                       # number of overall misses
system.l2.overall_misses::.cpu1.data           130543                       # number of overall misses
system.l2.overall_misses::.cpu2.inst               84                       # number of overall misses
system.l2.overall_misses::.cpu2.data           129816                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              105                       # number of overall misses
system.l2.overall_misses::.cpu3.data           129064                       # number of overall misses
system.l2.overall_misses::total                690395                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    270774000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  43732741500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     11719500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  28113294500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst      9355500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  28493474000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     12454500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  27699852000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     128343665500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    270774000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  43732741500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     11719500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  28113294500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst      9355500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  28493474000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     12454500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  27699852000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    128343665500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst       122646336                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        86685864                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             955                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          131254                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst             938                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          131289                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst             857                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          131283                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            209728776                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst      122646336                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       86685864                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            955                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         131254                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst            938                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         131289                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst            857                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         131283                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           209728776                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.000026                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.003432                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.123560                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.994583                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.089552                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.988780                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.122520                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.983098                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.003292                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.000026                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.003432                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.123560                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.994583                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.089552                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.988780                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.122520                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.983098                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.003292                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85363.808323                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 147004.270689                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99317.796610                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 215356.583654                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst       111375                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 219491.233746                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 118614.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 214621.056220                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 185898.891939                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85363.808323                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 147004.270689                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99317.796610                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 215356.583654                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst       111375                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 219491.233746                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 118614.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 214621.056220                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 185898.891939                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              423595                       # number of writebacks
system.l2.writebacks::total                    423595                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  81                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 81                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         3170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       297493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       130538                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       129809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       129062                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            690314                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         3170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       297493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       130538                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       129809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       129062                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           690314                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    239004500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  40757811500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst      9682500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  26806809500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst      5439000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  27194965000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     10309000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  26408301500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 121432322500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    239004500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  40757811500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst      9682500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  26806809500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst      5439000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  27194965000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     10309000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  26408301500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 121432322500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.000026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.003432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.104712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.994545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.054371                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.988727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.106184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.983082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.003291                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.000026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.003432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.104712                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.994545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.054371                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.988727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.106184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.983082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.003291                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75395.741325                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 137004.270689                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst        96825                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 205356.367495                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 106647.058824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 209499.842076                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 113285.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 204617.172367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 175908.821927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75395.741325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 137004.270689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst        96825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 205356.367495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 106647.058824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 209499.842076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 113285.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 204617.172367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 175908.821927                       # average overall mshr miss latency
system.l2.replacements                         686770                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     18266784                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         18266784                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     18266784                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     18266784                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    122642717                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        122642717                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    122642717                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    122642717                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          135                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           135                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   89                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu3.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu0.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               91                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.052632                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.021978                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        40000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        40000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.052632                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.021978                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             57                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.105263                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       123000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       123000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data         10674877                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data               24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data               28                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data               14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              10674943                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         230434                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          65562                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          65560                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          65568                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              427124                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  29217296500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  14104357000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  14249465500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  14037229000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   71608348000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     10905311                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        65586                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        65588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        65582                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11102067                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.021130                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.999634                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.999573                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.999787                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.038472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 126792.472031                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 215130.060096                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 217349.992373                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 214086.581869                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 167652.363248                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       230434                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        65562                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        65560                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        65568                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         427124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  26912956500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  13448737000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  13593865500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  13381549000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  67337108000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.021130                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.999634                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.999573                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.999787                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.038472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 116792.472031                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 205130.060096                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 207349.992373                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 204086.581869                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 157652.363248                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst     122643164                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           837                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           854                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           752                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total          122645607                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         3172                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst           84                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          105                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3479                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    270774000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     11719500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst      9355500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     12454500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    304303500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst    122646336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          955                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst          938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst          857                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total      122649086                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.000026                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.123560                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.089552                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.122520                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000028                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85363.808323                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99317.796610                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst       111375                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 118614.285714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87468.669158                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            67                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         3170                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          100                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst           91                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3412                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    239004500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst      9682500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst      5439000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     10309000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    264435000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.000026                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.104712                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.054371                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.106184                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75395.741325                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst        96825                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 106647.058824                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 113285.714286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77501.465416                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     75713494                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data          687                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         1445                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         2205                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          75717831                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        67059                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        64981                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        64256                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        63496                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          259792                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  14515445000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  14008937500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  14244008500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  13662623000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  56431014000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     75780553                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        65668                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        65701                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        65701                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      75977623                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.000885                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.989538                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.978006                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.966439                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003419                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 216457.820725                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 215585.132577                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 221675.929096                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 215172.971526                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 217216.134446                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu1.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        67059                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        64976                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        64249                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        63494                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       259778                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  13844855000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  13358072500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  13601099500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  13026752500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  53830779500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.000885                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.989462                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.977900                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.966408                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003419                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 206457.820725                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 205584.715895                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 211693.559433                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 205165.094340                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 207218.392243                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              16                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            21                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.583333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.761905                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       132500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        57500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        81500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       308500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.583333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.761905                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 18928.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19166.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        20375                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19281.250000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2651473479000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4090.960987                       # Cycle average of tags in use
system.l2.tags.total_refs                   419451023                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    690871                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    607.133637                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.890356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      150.057125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     3724.347357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.170819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       82.075500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        1.113990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data       59.658447                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        1.227971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data       65.419422                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.036635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.909264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.020038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.014565                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.015972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998770                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          556                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3478                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3356300975                       # Number of tag accesses
system.l2.tags.data_accesses               3356300975                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2651473479000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        202880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      19039552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst          6400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       8354432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       8307776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst          5824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       8259968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44180096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       202880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst         5824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        218368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     27110080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        27110080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           3170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         297493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         130538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         129809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst             91                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         129062                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              690314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       423595                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             423595                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            76516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data          7180744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst             2414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          3150864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst             1231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data          3133268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst             2197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data          3115237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16662470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        76516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst         2414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst         1231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst         2197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            82357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       10224534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10224534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       10224534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           76516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data         7180744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst            2414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         3150864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst            1231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data         3133268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst            2197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data         3115237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             26887003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    423595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      3170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    297481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    130536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples        51.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    129786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    129043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016175508500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        25423                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        25423                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1709565                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             399764                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      690314                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     423595                       # Number of write requests accepted
system.mem_ctrls.readBursts                    690314                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   423595                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     56                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             42713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             43029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             43078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             43986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             43205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             43258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             43264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             43170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             43342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            43125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            42977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            43071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            43178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            42991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             26284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             26328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             26327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             26474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             26632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             26369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             26523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             26523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            26436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            26532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26461                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  79814042500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3451290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             92756380000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                    115629.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               134379.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   253605                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  379758                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 36.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.65                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                690314                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               423595                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  170077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   18914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   35355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   58405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   85208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  100067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   95477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   71669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  29595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  10289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  13639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  14636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  14600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  14435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  14376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  14775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  15499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  16740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  16256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  14940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  14035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  13467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  13364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       480463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    148.367021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   100.060833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.357528                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       288919     60.13%     60.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       149955     31.21%     91.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5135      1.07%     92.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4517      0.94%     93.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4256      0.89%     94.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3495      0.73%     94.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2869      0.60%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3227      0.67%     96.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        18090      3.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       480463                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        25423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.150454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.685667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.058086                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         25397     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           20      0.08%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         25423                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        25423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.660819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.634908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.941408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17027     66.97%     66.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.01%     66.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8386     32.99%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         25423                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               44176512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                27108352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                44180096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             27110080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        16.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        10.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     16.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2651465388500                       # Total gap between requests
system.mem_ctrls.avgGap                    2380324.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       202880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     19038784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst         6400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      8354304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst         3264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      8306304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst         5824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      8258752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     27108352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 76515.945419343188                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 7180454.245833322406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2413.752221430384                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 3150815.599766367115                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1231.013632929496                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 3132712.458105639089                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 2196.514521501650                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 3114778.279100411106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 10223882.009268252179                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         3170                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       297493                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       130538                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst           51                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       129809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst           91                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       129062                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       423595                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    108139250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  28437562750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst      5492750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  21371341000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst      3284000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  21789924250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst      6503750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  21034132250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 62479459962500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34113.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     95590.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     54927.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data    163717.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     64392.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data    167861.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     71469.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data    162976.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 147498105.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1714699560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            911384430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2460122700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1107313380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     209304588480.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     191799017850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     856650853920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1263947980320                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        476.696445                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 2224621551500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  88538320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 338313607500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1715806260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            911972655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2468319420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1103711580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     209304588480.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     194364162630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     854490732000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1264359293025                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        476.851571                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 2218968911750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  88538320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 343966247250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                143                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           72                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    36681057104.166664                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   153381073418.914734                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           66     91.67%     91.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.39%     93.06% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.39%     94.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.39%     95.83% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            2      2.78%     98.61% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1      1.39%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 1054209808000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             72                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    10437367500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2641036111500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2651473479000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst         2655                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            2655                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst         2655                       # number of overall hits
system.cpu1.icache.overall_hits::total           2655                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          998                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           998                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          998                       # number of overall misses
system.cpu1.icache.overall_misses::total          998                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     25346000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     25346000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     25346000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     25346000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst         3653                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         3653                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst         3653                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         3653                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.273200                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.273200                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.273200                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.273200                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25396.793587                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25396.793587                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25396.793587                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25396.793587                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          925                       # number of writebacks
system.cpu1.icache.writebacks::total              925                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           43                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           43                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          955                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          955                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          955                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          955                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     22980000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     22980000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     22980000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     22980000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.261429                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.261429                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.261429                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.261429                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24062.827225                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24062.827225                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24062.827225                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24062.827225                       # average overall mshr miss latency
system.cpu1.icache.replacements                   925                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst         2655                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           2655                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          998                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          998                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     25346000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     25346000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst         3653                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         3653                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.273200                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.273200                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25396.793587                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25396.793587                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           43                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          955                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          955                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     22980000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     22980000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.261429                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.261429                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24062.827225                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24062.827225                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2651473479000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           29.997237                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               3610                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              955                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.780105                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        242897000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    29.997237                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.937414                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.937414                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             8261                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            8261                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2651473479000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data       253717                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          253717                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data       253717                       # number of overall hits
system.cpu1.dcache.overall_hits::total         253717                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1847777                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1847777                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1847777                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1847777                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 330771621495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 330771621495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 330771621495                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 330771621495                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2101494                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2101494                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2101494                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2101494                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.879268                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.879268                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.879268                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.879268                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 179010.574055                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 179010.574055                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 179010.574055                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 179010.574055                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          470                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    36.153846                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        66229                       # number of writebacks
system.cpu1.dcache.writebacks::total            66229                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1716153                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1716153                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1716153                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1716153                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       131624                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       131624                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       131624                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       131624                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  28319964000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  28319964000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  28319964000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  28319964000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.062634                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.062634                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.062634                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.062634                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 215158.056282                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 215158.056282                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 215158.056282                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 215158.056282                       # average overall mshr miss latency
system.cpu1.dcache.replacements                131224                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       243917                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         243917                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       807271                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       807271                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 116565116500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 116565116500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1051188                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1051188                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.767961                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.767961                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 144394.034345                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 144394.034345                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       741317                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       741317                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        65954                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65954                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  14115979500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  14115979500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.062742                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.062742                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 214027.648058                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 214027.648058                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data         9800                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9800                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1040506                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1040506                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 214206504995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 214206504995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1050306                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1050306                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.990669                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.990669                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 205867.630744                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 205867.630744                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       974836                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       974836                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        65670                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        65670                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  14203984500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  14203984500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.062525                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.062525                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 216293.353129                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 216293.353129                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          149                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          149                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           98                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      1382000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1382000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.396761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.396761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 14102.040816                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 14102.040816                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           55                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           55                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       889000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       889000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.174089                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.174089                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 20674.418605                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20674.418605                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          103                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          103                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           75                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           75                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       415000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       415000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.421348                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.421348                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5533.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5533.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           73                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           73                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       342000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       342000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.410112                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.410112                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4684.931507                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4684.931507                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data           47                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total             47                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          137                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          137                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       693500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       693500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          184                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          184                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.744565                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.744565                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5062.043796                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5062.043796                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          137                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          137                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       556500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       556500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.744565                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.744565                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4062.043796                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4062.043796                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2651473479000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.911360                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             385936                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           131668                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.931130                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        242908500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.911360                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.903480                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.903480                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4335874                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4335874                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2651473479000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         198628001                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18690379                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    122648962                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        69076159                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             544                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           348                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            892                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11102424                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11102424                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq     122649086                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     75978916                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           21                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           21                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    367938974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    260058682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       394392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         2783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       394445                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       394369                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             629189021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side  15698728832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6704109568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       120320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     12638912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       118080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     12688512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       107776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     12737344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            22441249344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          689172                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27216192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        210418117                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000090                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014376                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              210407823    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5170      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1699      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3325      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    100      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          210418117                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       350645789490                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         197648436                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1430445                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         197565444                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1297968                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      130029836768                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy      183973908669                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         197650405                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1442972                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
