digraph "0_linux_09ca8e1173bcb12e2a449698c9ae3b86a8a10195" {
"1000128" [label="(MethodReturn,static int)"];
"1000101" [label="(MethodParameterIn,struct kvm *kvm)"];
"1000168" [label="(MethodParameterOut,struct kvm *kvm)"];
"1000117" [label="(Call,kvm_iommu_unmap_pages(kvm, memslot))"];
"1000118" [label="(Identifier,kvm)"];
"1000119" [label="(Identifier,memslot)"];
"1000121" [label="(Call,&kvm->srcu)"];
"1000120" [label="(Call,srcu_read_unlock(&kvm->srcu, idx))"];
"1000122" [label="(Call,kvm->srcu)"];
"1000123" [label="(Identifier,kvm)"];
"1000124" [label="(FieldIdentifier,srcu)"];
"1000125" [label="(Identifier,idx)"];
"1000126" [label="(Return,return 0;)"];
"1000127" [label="(Literal,0)"];
"1000102" [label="(Block,)"];
"1000106" [label="(Call,idx = srcu_read_lock(&kvm->srcu))"];
"1000107" [label="(Identifier,idx)"];
"1000109" [label="(Call,&kvm->srcu)"];
"1000110" [label="(Call,kvm->srcu)"];
"1000111" [label="(Identifier,kvm)"];
"1000112" [label="(FieldIdentifier,srcu)"];
"1000108" [label="(Call,srcu_read_lock(&kvm->srcu))"];
"1000115" [label="(Call,kvm_memslots(kvm))"];
"1000113" [label="(Call,slots = kvm_memslots(kvm))"];
"1000114" [label="(Identifier,slots)"];
"1000116" [label="(Identifier,kvm)"];
"1000128" -> "1000100"  [label="AST: "];
"1000128" -> "1000126"  [label="CFG: "];
"1000117" -> "1000128"  [label="DDG: kvm_iommu_unmap_pages(kvm, memslot)"];
"1000117" -> "1000128"  [label="DDG: kvm"];
"1000117" -> "1000128"  [label="DDG: memslot"];
"1000120" -> "1000128"  [label="DDG: idx"];
"1000120" -> "1000128"  [label="DDG: &kvm->srcu"];
"1000120" -> "1000128"  [label="DDG: srcu_read_unlock(&kvm->srcu, idx)"];
"1000106" -> "1000128"  [label="DDG: srcu_read_lock(&kvm->srcu)"];
"1000113" -> "1000128"  [label="DDG: slots"];
"1000113" -> "1000128"  [label="DDG: kvm_memslots(kvm)"];
"1000101" -> "1000128"  [label="DDG: kvm"];
"1000126" -> "1000128"  [label="DDG: <RET>"];
"1000101" -> "1000100"  [label="AST: "];
"1000101" -> "1000128"  [label="DDG: kvm"];
"1000101" -> "1000115"  [label="DDG: kvm"];
"1000101" -> "1000117"  [label="DDG: kvm"];
"1000168" -> "1000100"  [label="AST: "];
"1000117" -> "1000102"  [label="AST: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000119" -> "1000117"  [label="AST: "];
"1000123" -> "1000117"  [label="CFG: "];
"1000117" -> "1000128"  [label="DDG: kvm_iommu_unmap_pages(kvm, memslot)"];
"1000117" -> "1000128"  [label="DDG: kvm"];
"1000117" -> "1000128"  [label="DDG: memslot"];
"1000115" -> "1000117"  [label="DDG: kvm"];
"1000101" -> "1000117"  [label="DDG: kvm"];
"1000118" -> "1000117"  [label="AST: "];
"1000118" -> "1000113"  [label="CFG: "];
"1000119" -> "1000118"  [label="CFG: "];
"1000119" -> "1000117"  [label="AST: "];
"1000119" -> "1000118"  [label="CFG: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000121" -> "1000122"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000125" -> "1000121"  [label="CFG: "];
"1000120" -> "1000102"  [label="AST: "];
"1000120" -> "1000125"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000125" -> "1000120"  [label="AST: "];
"1000127" -> "1000120"  [label="CFG: "];
"1000120" -> "1000128"  [label="DDG: idx"];
"1000120" -> "1000128"  [label="DDG: &kvm->srcu"];
"1000120" -> "1000128"  [label="DDG: srcu_read_unlock(&kvm->srcu, idx)"];
"1000108" -> "1000120"  [label="DDG: &kvm->srcu"];
"1000106" -> "1000120"  [label="DDG: idx"];
"1000122" -> "1000121"  [label="AST: "];
"1000122" -> "1000124"  [label="CFG: "];
"1000123" -> "1000122"  [label="AST: "];
"1000124" -> "1000122"  [label="AST: "];
"1000121" -> "1000122"  [label="CFG: "];
"1000123" -> "1000122"  [label="AST: "];
"1000123" -> "1000117"  [label="CFG: "];
"1000124" -> "1000123"  [label="CFG: "];
"1000124" -> "1000122"  [label="AST: "];
"1000124" -> "1000123"  [label="CFG: "];
"1000122" -> "1000124"  [label="CFG: "];
"1000125" -> "1000120"  [label="AST: "];
"1000125" -> "1000121"  [label="CFG: "];
"1000120" -> "1000125"  [label="CFG: "];
"1000126" -> "1000102"  [label="AST: "];
"1000126" -> "1000127"  [label="CFG: "];
"1000127" -> "1000126"  [label="AST: "];
"1000128" -> "1000126"  [label="CFG: "];
"1000126" -> "1000128"  [label="DDG: <RET>"];
"1000127" -> "1000126"  [label="DDG: 0"];
"1000127" -> "1000126"  [label="AST: "];
"1000127" -> "1000120"  [label="CFG: "];
"1000126" -> "1000127"  [label="CFG: "];
"1000127" -> "1000126"  [label="DDG: 0"];
"1000102" -> "1000100"  [label="AST: "];
"1000103" -> "1000102"  [label="AST: "];
"1000104" -> "1000102"  [label="AST: "];
"1000105" -> "1000102"  [label="AST: "];
"1000106" -> "1000102"  [label="AST: "];
"1000113" -> "1000102"  [label="AST: "];
"1000117" -> "1000102"  [label="AST: "];
"1000120" -> "1000102"  [label="AST: "];
"1000126" -> "1000102"  [label="AST: "];
"1000106" -> "1000102"  [label="AST: "];
"1000106" -> "1000108"  [label="CFG: "];
"1000107" -> "1000106"  [label="AST: "];
"1000108" -> "1000106"  [label="AST: "];
"1000114" -> "1000106"  [label="CFG: "];
"1000106" -> "1000128"  [label="DDG: srcu_read_lock(&kvm->srcu)"];
"1000108" -> "1000106"  [label="DDG: &kvm->srcu"];
"1000106" -> "1000120"  [label="DDG: idx"];
"1000107" -> "1000106"  [label="AST: "];
"1000107" -> "1000100"  [label="CFG: "];
"1000111" -> "1000107"  [label="CFG: "];
"1000109" -> "1000108"  [label="AST: "];
"1000109" -> "1000110"  [label="CFG: "];
"1000110" -> "1000109"  [label="AST: "];
"1000108" -> "1000109"  [label="CFG: "];
"1000110" -> "1000109"  [label="AST: "];
"1000110" -> "1000112"  [label="CFG: "];
"1000111" -> "1000110"  [label="AST: "];
"1000112" -> "1000110"  [label="AST: "];
"1000109" -> "1000110"  [label="CFG: "];
"1000111" -> "1000110"  [label="AST: "];
"1000111" -> "1000107"  [label="CFG: "];
"1000112" -> "1000111"  [label="CFG: "];
"1000112" -> "1000110"  [label="AST: "];
"1000112" -> "1000111"  [label="CFG: "];
"1000110" -> "1000112"  [label="CFG: "];
"1000108" -> "1000106"  [label="AST: "];
"1000108" -> "1000109"  [label="CFG: "];
"1000109" -> "1000108"  [label="AST: "];
"1000106" -> "1000108"  [label="CFG: "];
"1000108" -> "1000106"  [label="DDG: &kvm->srcu"];
"1000108" -> "1000120"  [label="DDG: &kvm->srcu"];
"1000115" -> "1000113"  [label="AST: "];
"1000115" -> "1000116"  [label="CFG: "];
"1000116" -> "1000115"  [label="AST: "];
"1000113" -> "1000115"  [label="CFG: "];
"1000115" -> "1000113"  [label="DDG: kvm"];
"1000101" -> "1000115"  [label="DDG: kvm"];
"1000115" -> "1000117"  [label="DDG: kvm"];
"1000113" -> "1000102"  [label="AST: "];
"1000113" -> "1000115"  [label="CFG: "];
"1000114" -> "1000113"  [label="AST: "];
"1000115" -> "1000113"  [label="AST: "];
"1000118" -> "1000113"  [label="CFG: "];
"1000113" -> "1000128"  [label="DDG: slots"];
"1000113" -> "1000128"  [label="DDG: kvm_memslots(kvm)"];
"1000115" -> "1000113"  [label="DDG: kvm"];
"1000114" -> "1000113"  [label="AST: "];
"1000114" -> "1000106"  [label="CFG: "];
"1000116" -> "1000114"  [label="CFG: "];
"1000116" -> "1000115"  [label="AST: "];
"1000116" -> "1000114"  [label="CFG: "];
"1000115" -> "1000116"  [label="CFG: "];
}
