module mux(
	   input
	   select,
	   in0,
	   in1,
	   output reg
	   out
	   );
   
   always @(select or in)
     case(select)
       1'b1 : out=in0;
       1'b0 : out=in1;
       default:out=1'bx;
     endcase
endmodule // mux
