
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.23

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.07 source latency tmp4108[8]$_SDFF_PP0_/CK ^
  -0.07 target latency tmp4109[3]$_SDFF_PP0_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: tmp4106[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp4108[0]$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    6.41    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.12    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   11.60    0.01    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.07 ^ tmp4106[0]$_SDFF_PP0_/CK (DFF_X1)
     1    3.57    0.01    0.07    0.14 ^ tmp4106[0]$_SDFF_PP0_/QN (DFF_X1)
                                         _147_ (net)
                  0.01    0.00    0.14 ^ _254_/B (HA_X1)
     1    1.83    0.01    0.02    0.16 v _254_/S (HA_X1)
                                         _149_ (net)
                  0.01    0.00    0.16 v _178_/A1 (NOR2_X1)
     1    1.41    0.01    0.02    0.18 ^ _178_/ZN (NOR2_X1)
                                         _017_ (net)
                  0.01    0.00    0.18 ^ tmp4108[0]$_SDFF_PP0_/D (DFF_X1)
                                  0.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    6.41    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.12    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    10   13.07    0.01    0.04    0.07 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.01    0.00    0.07 ^ tmp4108[0]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.01    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: tmp4105[2]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp4108[6]$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    6.41    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.12    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   11.60    0.01    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.07 ^ tmp4105[2]$_SDFF_PP0_/CK (DFF_X1)
     1    3.32    0.01    0.09    0.16 ^ tmp4105[2]$_SDFF_PP0_/Q (DFF_X1)
                                         tmp4105[2] (net)
                  0.01    0.00    0.16 ^ _243_/A (HA_X1)
     2    7.61    0.05    0.08    0.24 ^ _243_/S (HA_X1)
                                         _116_ (net)
                  0.05    0.00    0.24 ^ _244_/B (HA_X1)
     2    3.64    0.03    0.06    0.30 ^ _244_/S (HA_X1)
                                         _121_ (net)
                  0.03    0.00    0.30 ^ _190_/A2 (NAND2_X1)
     1    3.51    0.01    0.02    0.33 v _190_/ZN (NAND2_X1)
                                         _044_ (net)
                  0.01    0.00    0.33 v _192_/B1 (AOI221_X2)
     3    5.96    0.05    0.08    0.41 ^ _192_/ZN (AOI221_X2)
                                         _046_ (net)
                  0.05    0.00    0.41 ^ _208_/S (MUX2_X1)
     1    0.77    0.01    0.06    0.47 v _208_/Z (MUX2_X1)
                                         _060_ (net)
                  0.01    0.00    0.47 v _212_/A1 (OR4_X1)
     1    1.21    0.02    0.08    0.55 v _212_/ZN (OR4_X1)
                                         _023_ (net)
                  0.02    0.00    0.55 v tmp4108[6]$_SDFF_PP0_/D (DFF_X1)
                                  0.55   data arrival time

                          0.75    0.75   clock clk (rise edge)
                          0.00    0.75   clock source latency
     1    6.41    0.00    0.00    0.75 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.75 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.12    0.01    0.03    0.78 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.78 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
     9   11.23    0.01    0.04    0.82 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.82 ^ tmp4108[6]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    0.82   clock reconvergence pessimism
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: tmp4105[2]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp4108[6]$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    6.41    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.12    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   11.60    0.01    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.07 ^ tmp4105[2]$_SDFF_PP0_/CK (DFF_X1)
     1    3.32    0.01    0.09    0.16 ^ tmp4105[2]$_SDFF_PP0_/Q (DFF_X1)
                                         tmp4105[2] (net)
                  0.01    0.00    0.16 ^ _243_/A (HA_X1)
     2    7.61    0.05    0.08    0.24 ^ _243_/S (HA_X1)
                                         _116_ (net)
                  0.05    0.00    0.24 ^ _244_/B (HA_X1)
     2    3.64    0.03    0.06    0.30 ^ _244_/S (HA_X1)
                                         _121_ (net)
                  0.03    0.00    0.30 ^ _190_/A2 (NAND2_X1)
     1    3.51    0.01    0.02    0.33 v _190_/ZN (NAND2_X1)
                                         _044_ (net)
                  0.01    0.00    0.33 v _192_/B1 (AOI221_X2)
     3    5.96    0.05    0.08    0.41 ^ _192_/ZN (AOI221_X2)
                                         _046_ (net)
                  0.05    0.00    0.41 ^ _208_/S (MUX2_X1)
     1    0.77    0.01    0.06    0.47 v _208_/Z (MUX2_X1)
                                         _060_ (net)
                  0.01    0.00    0.47 v _212_/A1 (OR4_X1)
     1    1.21    0.02    0.08    0.55 v _212_/ZN (OR4_X1)
                                         _023_ (net)
                  0.02    0.00    0.55 v tmp4108[6]$_SDFF_PP0_/D (DFF_X1)
                                  0.55   data arrival time

                          0.75    0.75   clock clk (rise edge)
                          0.00    0.75   clock source latency
     1    6.41    0.00    0.00    0.75 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.75 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.12    0.01    0.03    0.78 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.78 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
     9   11.23    0.01    0.04    0.82 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.82 ^ tmp4108[6]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    0.82   clock reconvergence pessimism
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.1430698037147522

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7206

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
9.339059829711914

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8919

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: tmp4105[2]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp4108[6]$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ tmp4105[2]$_SDFF_PP0_/CK (DFF_X1)
   0.09    0.16 ^ tmp4105[2]$_SDFF_PP0_/Q (DFF_X1)
   0.08    0.24 ^ _243_/S (HA_X1)
   0.06    0.30 ^ _244_/S (HA_X1)
   0.02    0.33 v _190_/ZN (NAND2_X1)
   0.08    0.41 ^ _192_/ZN (AOI221_X2)
   0.06    0.47 v _208_/Z (MUX2_X1)
   0.08    0.55 v _212_/ZN (OR4_X1)
   0.00    0.55 v tmp4108[6]$_SDFF_PP0_/D (DFF_X1)
           0.55   data arrival time

   0.75    0.75   clock clk (rise edge)
   0.00    0.75   clock source latency
   0.00    0.75 ^ clk (in)
   0.03    0.78 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.82 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    0.82 ^ tmp4108[6]$_SDFF_PP0_/CK (DFF_X1)
   0.00    0.82   clock reconvergence pessimism
  -0.04    0.78   library setup time
           0.78   data required time
---------------------------------------------------------
           0.78   data required time
          -0.55   data arrival time
---------------------------------------------------------
           0.23   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: tmp4106[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp4108[0]$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ tmp4106[0]$_SDFF_PP0_/CK (DFF_X1)
   0.07    0.14 ^ tmp4106[0]$_SDFF_PP0_/QN (DFF_X1)
   0.02    0.16 v _254_/S (HA_X1)
   0.02    0.18 ^ _178_/ZN (NOR2_X1)
   0.00    0.18 ^ tmp4108[0]$_SDFF_PP0_/D (DFF_X1)
           0.18   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ tmp4108[0]$_SDFF_PP0_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.01    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.18   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.5498

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.2299

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
41.815206

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.80e-04   9.36e-06   2.66e-06   2.92e-04  49.8%
Combinational          6.68e-05   5.59e-05   3.87e-06   1.26e-04  21.6%
Clock                  7.59e-05   9.11e-05   1.96e-07   1.67e-04  28.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.22e-04   1.56e-04   6.73e-06   5.85e-04 100.0%
                          72.1%      26.7%       1.2%
