

================================================================
== Vitis HLS Report for 'convolution1_fix'
================================================================
* Date:           Sun Jun 19 18:33:56 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.150 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    23577|    45081|  0.236 ms|  0.451 ms|  23577|  45081|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_176_1     |    23576|    45080|  2947 ~ 5635|          -|          -|     8|        no|
        | + VITIS_LOOP_178_2    |     2944|     5632|      23 ~ 44|          -|          -|   128|        no|
        |  ++ VITIS_LOOP_180_3  |       21|       42|       7 ~ 14|          -|          -|     3|        no|
        +-----------------------+---------+---------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 4 
6 --> 7 12 13 
7 --> 8 9 
8 --> 9 
9 --> 10 11 
10 --> 11 
11 --> 16 21 22 
12 --> 13 
13 --> 14 
14 --> 11 15 
15 --> 11 
16 --> 17 
17 --> 18 19 
18 --> 19 
19 --> 20 21 
20 --> 21 
21 --> 27 
22 --> 23 24 
23 --> 24 
24 --> 25 
25 --> 21 26 
26 --> 21 
27 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.40>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 28 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.40ns)   --->   "%store_ln176 = store i4 0, i4 %d" [model_functions.cpp:176]   --->   Operation 30 'store' 'store_ln176' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln176 = br void" [model_functions.cpp:176]   --->   Operation 31 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.72>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%d_9 = load i4 %d" [model_functions.cpp:176]   --->   Operation 32 'load' 'd_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i4 %d_9" [model_functions.cpp:176]   --->   Operation 33 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln176_1 = zext i4 %d_9" [model_functions.cpp:176]   --->   Operation 34 'zext' 'zext_ln176_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.65ns)   --->   "%icmp_ln176 = icmp_eq  i4 %d_9, i4 8" [model_functions.cpp:176]   --->   Operation 35 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.72ns)   --->   "%add_ln176 = add i4 %d_9, i4 1" [model_functions.cpp:176]   --->   Operation 37 'add' 'add_ln176' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln176, void %.split15, void" [model_functions.cpp:176]   --->   Operation 38 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%firstKernel_f_V_1_1_addr = getelementptr i18 %firstKernel_f_V_1_1, i64 0, i64 %zext_ln176" [model_functions.cpp:176]   --->   Operation 39 'getelementptr' 'firstKernel_f_V_1_1_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%firstBias_f_V_addr = getelementptr i22 %firstBias_f_V, i64 0, i64 %zext_ln176" [model_functions.cpp:176]   --->   Operation 40 'getelementptr' 'firstBias_f_V_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%firstKernel_f_V_0_1_addr = getelementptr i19 %firstKernel_f_V_0_1, i64 0, i64 %zext_ln176" [model_functions.cpp:176]   --->   Operation 41 'getelementptr' 'firstKernel_f_V_0_1_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%firstKernel_f_V_2_1_addr = getelementptr i18 %firstKernel_f_V_2_1, i64 0, i64 %zext_ln176" [model_functions.cpp:176]   --->   Operation 42 'getelementptr' 'firstKernel_f_V_2_1_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%firstKernel_f_V_3_1_addr = getelementptr i19 %firstKernel_f_V_3_1, i64 0, i64 %zext_ln176" [model_functions.cpp:176]   --->   Operation 43 'getelementptr' 'firstKernel_f_V_3_1_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%firstKernel_f_V_1_0_addr = getelementptr i18 %firstKernel_f_V_1_0, i64 0, i64 %zext_ln176" [model_functions.cpp:176]   --->   Operation 44 'getelementptr' 'firstKernel_f_V_1_0_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%firstKernel_f_V_1_2_addr = getelementptr i18 %firstKernel_f_V_1_2, i64 0, i64 %zext_ln176" [model_functions.cpp:176]   --->   Operation 45 'getelementptr' 'firstKernel_f_V_1_2_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%firstKernel_f_V_0_0_addr = getelementptr i19 %firstKernel_f_V_0_0, i64 0, i64 %zext_ln176" [model_functions.cpp:176]   --->   Operation 46 'getelementptr' 'firstKernel_f_V_0_0_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%firstKernel_f_V_0_2_addr = getelementptr i20 %firstKernel_f_V_0_2, i64 0, i64 %zext_ln176" [model_functions.cpp:176]   --->   Operation 47 'getelementptr' 'firstKernel_f_V_0_2_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%firstKernel_f_V_2_0_addr = getelementptr i18 %firstKernel_f_V_2_0, i64 0, i64 %zext_ln176" [model_functions.cpp:176]   --->   Operation 48 'getelementptr' 'firstKernel_f_V_2_0_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%firstKernel_f_V_2_2_addr = getelementptr i18 %firstKernel_f_V_2_2, i64 0, i64 %zext_ln176" [model_functions.cpp:176]   --->   Operation 49 'getelementptr' 'firstKernel_f_V_2_2_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%firstKernel_f_V_3_0_addr = getelementptr i18 %firstKernel_f_V_3_0, i64 0, i64 %zext_ln176" [model_functions.cpp:176]   --->   Operation 50 'getelementptr' 'firstKernel_f_V_3_0_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%firstKernel_f_V_3_2_addr = getelementptr i19 %firstKernel_f_V_3_2, i64 0, i64 %zext_ln176" [model_functions.cpp:176]   --->   Operation 51 'getelementptr' 'firstKernel_f_V_3_2_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (0.61ns)   --->   "%firstKernel_f_V_1_1_load = load i3 %firstKernel_f_V_1_1_addr" [model_functions.cpp:176]   --->   Operation 52 'load' 'firstKernel_f_V_1_1_load' <Predicate = (!icmp_ln176)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_2 : Operation 53 [2/2] (0.61ns)   --->   "%rhs = load i3 %firstBias_f_V_addr" [model_functions.cpp:176]   --->   Operation 53 'load' 'rhs' <Predicate = (!icmp_ln176)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 8> <ROM>
ST_2 : Operation 54 [2/2] (0.61ns)   --->   "%firstKernel_f_V_0_1_load = load i3 %firstKernel_f_V_0_1_addr"   --->   Operation 54 'load' 'firstKernel_f_V_0_1_load' <Predicate = (!icmp_ln176)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 8> <ROM>
ST_2 : Operation 55 [2/2] (0.61ns)   --->   "%firstKernel_f_V_0_0_load = load i3 %firstKernel_f_V_0_0_addr"   --->   Operation 55 'load' 'firstKernel_f_V_0_0_load' <Predicate = (!icmp_ln176)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 8> <ROM>
ST_2 : Operation 56 [2/2] (0.61ns)   --->   "%firstKernel_f_V_1_0_load = load i3 %firstKernel_f_V_1_0_addr"   --->   Operation 56 'load' 'firstKernel_f_V_1_0_load' <Predicate = (!icmp_ln176)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_2 : Operation 57 [2/2] (0.61ns)   --->   "%firstKernel_f_V_0_2_load = load i3 %firstKernel_f_V_0_2_addr"   --->   Operation 57 'load' 'firstKernel_f_V_0_2_load' <Predicate = (!icmp_ln176)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 8> <ROM>
ST_2 : Operation 58 [2/2] (0.61ns)   --->   "%firstKernel_f_V_1_2_load = load i3 %firstKernel_f_V_1_2_addr"   --->   Operation 58 'load' 'firstKernel_f_V_1_2_load' <Predicate = (!icmp_ln176)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_2 : Operation 59 [2/2] (0.61ns)   --->   "%firstKernel_f_V_2_1_load = load i3 %firstKernel_f_V_2_1_addr"   --->   Operation 59 'load' 'firstKernel_f_V_2_1_load' <Predicate = (!icmp_ln176)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_2 : Operation 60 [2/2] (0.61ns)   --->   "%firstKernel_f_V_3_1_load = load i3 %firstKernel_f_V_3_1_addr"   --->   Operation 60 'load' 'firstKernel_f_V_3_1_load' <Predicate = (!icmp_ln176)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 8> <ROM>
ST_2 : Operation 61 [2/2] (0.61ns)   --->   "%firstKernel_f_V_2_0_load = load i3 %firstKernel_f_V_2_0_addr"   --->   Operation 61 'load' 'firstKernel_f_V_2_0_load' <Predicate = (!icmp_ln176)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_2 : Operation 62 [2/2] (0.61ns)   --->   "%firstKernel_f_V_3_0_load = load i3 %firstKernel_f_V_3_0_addr"   --->   Operation 62 'load' 'firstKernel_f_V_3_0_load' <Predicate = (!icmp_ln176)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_2 : Operation 63 [2/2] (0.61ns)   --->   "%firstKernel_f_V_2_2_load = load i3 %firstKernel_f_V_2_2_addr"   --->   Operation 63 'load' 'firstKernel_f_V_2_2_load' <Predicate = (!icmp_ln176)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_2 : Operation 64 [2/2] (0.61ns)   --->   "%firstKernel_f_V_3_2_load = load i3 %firstKernel_f_V_3_2_addr"   --->   Operation 64 'load' 'firstKernel_f_V_3_2_load' <Predicate = (!icmp_ln176)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 8> <ROM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln207 = ret" [model_functions.cpp:207]   --->   Operation 65 'ret' 'ret_ln207' <Predicate = (icmp_ln176)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.61>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [model_functions.cpp:174]   --->   Operation 66 'specloopname' 'specloopname_ln174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/2] (0.61ns)   --->   "%firstKernel_f_V_1_1_load = load i3 %firstKernel_f_V_1_1_addr" [model_functions.cpp:176]   --->   Operation 67 'load' 'firstKernel_f_V_1_1_load' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%firstKernel_f_V_1_1_load_cast = sext i18 %firstKernel_f_V_1_1_load" [model_functions.cpp:176]   --->   Operation 68 'sext' 'firstKernel_f_V_1_1_load_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (0.61ns)   --->   "%rhs = load i3 %firstBias_f_V_addr" [model_functions.cpp:176]   --->   Operation 69 'load' 'rhs' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 8> <ROM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%rhs_10 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i22.i19, i22 %rhs, i19 0" [model_functions.cpp:176]   --->   Operation 70 'bitconcatenate' 'rhs_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i41 %rhs_10"   --->   Operation 71 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/2] (0.61ns)   --->   "%firstKernel_f_V_0_1_load = load i3 %firstKernel_f_V_0_1_addr"   --->   Operation 72 'load' 'firstKernel_f_V_0_1_load' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 8> <ROM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1171_6 = sext i19 %firstKernel_f_V_0_1_load"   --->   Operation 73 'sext' 'sext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/2] (0.61ns)   --->   "%firstKernel_f_V_0_0_load = load i3 %firstKernel_f_V_0_0_addr"   --->   Operation 74 'load' 'firstKernel_f_V_0_0_load' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 8> <ROM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1171_7 = sext i19 %firstKernel_f_V_0_0_load"   --->   Operation 75 'sext' 'sext_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/2] (0.61ns)   --->   "%firstKernel_f_V_1_0_load = load i3 %firstKernel_f_V_1_0_addr"   --->   Operation 76 'load' 'firstKernel_f_V_1_0_load' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1171_8 = sext i18 %firstKernel_f_V_1_0_load"   --->   Operation 77 'sext' 'sext_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/2] (0.61ns)   --->   "%firstKernel_f_V_0_2_load = load i3 %firstKernel_f_V_0_2_addr"   --->   Operation 78 'load' 'firstKernel_f_V_0_2_load' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 8> <ROM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1171_9 = sext i20 %firstKernel_f_V_0_2_load"   --->   Operation 79 'sext' 'sext_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/2] (0.61ns)   --->   "%firstKernel_f_V_1_2_load = load i3 %firstKernel_f_V_1_2_addr"   --->   Operation 80 'load' 'firstKernel_f_V_1_2_load' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1171_10 = sext i18 %firstKernel_f_V_1_2_load"   --->   Operation 81 'sext' 'sext_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/2] (0.61ns)   --->   "%firstKernel_f_V_2_1_load = load i3 %firstKernel_f_V_2_1_addr"   --->   Operation 82 'load' 'firstKernel_f_V_2_1_load' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1171_11 = sext i18 %firstKernel_f_V_2_1_load"   --->   Operation 83 'sext' 'sext_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/2] (0.61ns)   --->   "%firstKernel_f_V_3_1_load = load i3 %firstKernel_f_V_3_1_addr"   --->   Operation 84 'load' 'firstKernel_f_V_3_1_load' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 8> <ROM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1171_12 = sext i19 %firstKernel_f_V_3_1_load"   --->   Operation 85 'sext' 'sext_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/2] (0.61ns)   --->   "%firstKernel_f_V_2_0_load = load i3 %firstKernel_f_V_2_0_addr"   --->   Operation 86 'load' 'firstKernel_f_V_2_0_load' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1171_13 = sext i18 %firstKernel_f_V_2_0_load"   --->   Operation 87 'sext' 'sext_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/2] (0.61ns)   --->   "%firstKernel_f_V_3_0_load = load i3 %firstKernel_f_V_3_0_addr"   --->   Operation 88 'load' 'firstKernel_f_V_3_0_load' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1171_14 = sext i18 %firstKernel_f_V_3_0_load"   --->   Operation 89 'sext' 'sext_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/2] (0.61ns)   --->   "%firstKernel_f_V_2_2_load = load i3 %firstKernel_f_V_2_2_addr"   --->   Operation 90 'load' 'firstKernel_f_V_2_2_load' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1171_15 = sext i18 %firstKernel_f_V_2_2_load"   --->   Operation 91 'sext' 'sext_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/2] (0.61ns)   --->   "%firstKernel_f_V_3_2_load = load i3 %firstKernel_f_V_3_2_addr"   --->   Operation 92 'load' 'firstKernel_f_V_3_2_load' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 8> <ROM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln178 = sext i19 %firstKernel_f_V_3_2_load" [model_functions.cpp:178]   --->   Operation 93 'sext' 'sext_ln178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.40ns)   --->   "%br_ln178 = br void" [model_functions.cpp:178]   --->   Operation 94 'br' 'br_ln178' <Predicate = true> <Delay = 0.40>

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%i = phi i8 %indvars_iv_next13, void, i8 0, void %.split15"   --->   Operation 95 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1169 = zext i8 %i"   --->   Operation 96 'zext' 'zext_ln1169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %i, i2 0"   --->   Operation 97 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1169_7 = zext i10 %tmp"   --->   Operation 98 'zext' 'zext_ln1169_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.73ns)   --->   "%sub_ln1169 = sub i11 %zext_ln1169_7, i11 %zext_ln1169"   --->   Operation 99 'sub' 'sub_ln1169' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%empty_73 = trunc i11 %sub_ln1169"   --->   Operation 100 'trunc' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%sub_ln1169_cast = sext i11 %sub_ln1169"   --->   Operation 101 'sext' 'sub_ln1169_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%empty_74 = trunc i8 %i"   --->   Operation 102 'trunc' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.79ns)   --->   "%exitcond1614 = icmp_eq  i8 %i, i8 128"   --->   Operation 103 'icmp' 'exitcond1614' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%empty_75 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 104 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.70ns)   --->   "%indvars_iv_next13 = add i8 %i, i8 1"   --->   Operation 105 'add' 'indvars_iv_next13' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %exitcond1614, void %.split, void" [model_functions.cpp:178]   --->   Operation 106 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [model_functions.cpp:174]   --->   Operation 107 'specloopname' 'specloopname_ln174' <Predicate = (!exitcond1614)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.70ns)   --->   "%empty_76 = add i7 %empty_74, i7 127"   --->   Operation 108 'add' 'empty_76' <Predicate = (!exitcond1614)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1169_8 = zext i7 %empty_76"   --->   Operation 109 'zext' 'zext_ln1169_8' <Predicate = (!exitcond1614)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_76, i2 0"   --->   Operation 110 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond1614)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.71ns)   --->   "%sub_ln1169_1 = sub i9 %tmp_s, i9 %zext_ln1169_8"   --->   Operation 111 'sub' 'sub_ln1169_1' <Predicate = (!exitcond1614)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.79ns)   --->   "%cmp18 = icmp_eq  i8 %i, i8 0"   --->   Operation 112 'icmp' 'cmp18' <Predicate = (!exitcond1614)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.70ns)   --->   "%empty_77 = add i8 %i, i8 2"   --->   Operation 113 'add' 'empty_77' <Predicate = (!exitcond1614)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1169_9 = zext i8 %empty_77"   --->   Operation 114 'zext' 'zext_ln1169_9' <Predicate = (!exitcond1614)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln1169 = trunc i8 %empty_77"   --->   Operation 115 'trunc' 'trunc_ln1169' <Predicate = (!exitcond1614)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_26_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln1169, i2 0"   --->   Operation 116 'bitconcatenate' 'tmp_26_cast' <Predicate = (!exitcond1614)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.71ns)   --->   "%sub_ln1169_2 = sub i9 %tmp_26_cast, i9 %zext_ln1169_9"   --->   Operation 117 'sub' 'sub_ln1169_2' <Predicate = (!exitcond1614)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_77, i32 7"   --->   Operation 118 'bitselect' 'tmp_36' <Predicate = (!exitcond1614)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1169_10 = zext i8 %indvars_iv_next13"   --->   Operation 119 'zext' 'zext_ln1169_10' <Predicate = (!exitcond1614)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln1169_1 = trunc i8 %indvars_iv_next13"   --->   Operation 120 'trunc' 'trunc_ln1169_1' <Predicate = (!exitcond1614)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_27_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln1169_1, i2 0"   --->   Operation 121 'bitconcatenate' 'tmp_27_cast' <Predicate = (!exitcond1614)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.71ns)   --->   "%sub_ln1169_3 = sub i9 %tmp_27_cast, i9 %zext_ln1169_10"   --->   Operation 122 'sub' 'sub_ln1169_3' <Predicate = (!exitcond1614)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %indvars_iv_next13, i32 7"   --->   Operation 123 'bitselect' 'tmp_37' <Predicate = (!exitcond1614)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.40ns)   --->   "%br_ln180 = br void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877" [model_functions.cpp:180]   --->   Operation 124 'br' 'br_ln180' <Predicate = (!exitcond1614)> <Delay = 0.40>
ST_4 : Operation 125 [1/1] (0.40ns)   --->   "%store_ln176 = store i4 %add_ln176, i4 %d" [model_functions.cpp:176]   --->   Operation 125 'store' 'store_ln176' <Predicate = (exitcond1614)> <Delay = 0.40>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 126 'br' 'br_ln0' <Predicate = (exitcond1614)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.85>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%j = phi i2 0, void %.split, i2 %add_ln180, void %_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge" [model_functions.cpp:180]   --->   Operation 127 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1169_11 = zext i2 %j"   --->   Operation 128 'zext' 'zext_ln1169_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1169_12 = zext i2 %j"   --->   Operation 129 'zext' 'zext_ln1169_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.75ns)   --->   "%add_ln1169 = add i12 %sub_ln1169_cast, i12 %zext_ln1169_12"   --->   Operation 130 'add' 'add_ln1169' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1169 = sext i12 %add_ln1169"   --->   Operation 131 'sext' 'sext_ln1169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %sext_ln1169"   --->   Operation 132 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.71ns)   --->   "%add_ln1169_6 = add i9 %sub_ln1169_1, i9 %zext_ln1169_11"   --->   Operation 133 'add' 'add_ln1169_6' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1169_13 = zext i9 %add_ln1169_6"   --->   Operation 134 'zext' 'zext_ln1169_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_13"   --->   Operation 135 'getelementptr' 'input_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.71ns)   --->   "%add_ln1169_7 = add i9 %sub_ln1169_3, i9 %zext_ln1169_11"   --->   Operation 136 'add' 'add_ln1169_7' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln1169_14 = zext i9 %add_ln1169_7"   --->   Operation 137 'zext' 'zext_ln1169_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_14"   --->   Operation 138 'getelementptr' 'input_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.71ns)   --->   "%add_ln1169_8 = add i9 %sub_ln1169_2, i9 %zext_ln1169_11"   --->   Operation 139 'add' 'add_ln1169_8' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1169_15 = zext i9 %add_ln1169_8"   --->   Operation 140 'zext' 'zext_ln1169_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_15"   --->   Operation 141 'getelementptr' 'input_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln183)   --->   "%shl_ln183 = shl i12 %add_ln1169, i12 3" [model_functions.cpp:183]   --->   Operation 142 'shl' 'shl_ln183' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln183 = add i12 %shl_ln183, i12 %zext_ln176_1" [model_functions.cpp:183]   --->   Operation 143 'add' 'add_ln183' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i12 %add_ln183" [model_functions.cpp:183]   --->   Operation 144 'zext' 'zext_ln183' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%out_0_0_0_addr = getelementptr i32 %out_0_0_0, i64 0, i64 %zext_ln183" [model_functions.cpp:183]   --->   Operation 145 'getelementptr' 'out_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.40ns)   --->   "%icmp_ln180 = icmp_eq  i2 %j, i2 3" [model_functions.cpp:180]   --->   Operation 146 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%empty_78 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 147 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.50ns)   --->   "%add_ln180 = add i2 %j, i2 1" [model_functions.cpp:180]   --->   Operation 148 'add' 'add_ln180' <Predicate = true> <Delay = 0.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.40ns)   --->   "%icmp_ln188 = icmp_eq  i2 %add_ln180, i2 3" [model_functions.cpp:188]   --->   Operation 149 'icmp' 'icmp_ln188' <Predicate = true> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %icmp_ln180, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split, void" [model_functions.cpp:180]   --->   Operation 150 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [2/2] (1.09ns)   --->   "%r_V = load i9 %input_addr"   --->   Operation 151 'load' 'r_V' <Predicate = (!icmp_ln180)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 152 'br' 'br_ln0' <Predicate = (icmp_ln180)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.12>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [model_functions.cpp:174]   --->   Operation 153 'specloopname' 'specloopname_ln174' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/2] (1.09ns)   --->   "%r_V = load i9 %input_addr"   --->   Operation 154 'load' 'r_V' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1168 = sext i32 %r_V"   --->   Operation 155 'sext' 'sext_ln1168' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (3.02ns)   --->   "%r_V_58 = mul i50 %sext_ln1168, i50 %firstKernel_f_V_1_1_load_cast"   --->   Operation 156 'mul' 'r_V_58' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln1245 = trunc i50 %r_V_58"   --->   Operation 157 'trunc' 'trunc_ln1245' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.96ns)   --->   "%ret_V = add i49 %sext_ln1171, i49 %trunc_ln1245"   --->   Operation 158 'add' 'ret_V' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node lhs_12)   --->   "%p_Val2_13 = partselect i30 @_ssdm_op_PartSelect.i30.i49.i32.i32, i49 %ret_V, i32 19, i32 48"   --->   Operation 159 'partselect' 'p_Val2_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node lhs_12)   --->   "%sext_ln722 = sext i30 %p_Val2_13"   --->   Operation 160 'sext' 'sext_ln722' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node lhs_12)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i49.i32, i49 %ret_V, i32 19"   --->   Operation 161 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node lhs_12)   --->   "%p_Result_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %r_V_58, i32 18"   --->   Operation 162 'bitselect' 'p_Result_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i50 %r_V_58"   --->   Operation 163 'trunc' 'trunc_ln727' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.94ns)   --->   "%r = icmp_ne  i18 %trunc_ln727, i18 0"   --->   Operation 164 'icmp' 'r' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node lhs_12)   --->   "%or_ln412 = or i1 %p_Result_s, i1 %r"   --->   Operation 165 'or' 'or_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node lhs_12)   --->   "%and_ln412 = and i1 %or_ln412, i1 %p_Result_44"   --->   Operation 166 'and' 'and_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node lhs_12)   --->   "%zext_ln415 = zext i1 %and_ln412"   --->   Operation 167 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.93ns) (out node of the LUT)   --->   "%lhs_12 = add i31 %sext_ln722, i31 %zext_ln415"   --->   Operation 168 'add' 'lhs_12' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln183 = sext i31 %lhs_12" [model_functions.cpp:183]   --->   Operation 169 'sext' 'sext_ln183' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (1.09ns)   --->   "%store_ln183 = store i32 %sext_ln183, i12 %out_0_0_0_addr" [model_functions.cpp:183]   --->   Operation 170 'store' 'store_ln183' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_6 : Operation 171 [1/1] (0.50ns)   --->   "%add_ln187 = add i2 %j, i2 3" [model_functions.cpp:187]   --->   Operation 171 'add' 'add_ln187' <Predicate = true> <Delay = 0.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln1169_1 = sext i2 %add_ln187"   --->   Operation 172 'sext' 'sext_ln1169_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.71ns)   --->   "%add_ln1169_9 = add i9 %sub_ln1169_1, i9 %sext_ln1169_1"   --->   Operation 173 'add' 'add_ln1169_9' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln1169_16 = zext i9 %add_ln1169_9"   --->   Operation 174 'zext' 'zext_ln1169_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_16"   --->   Operation 175 'getelementptr' 'input_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.71ns)   --->   "%add_ln1169_10 = add i9 %empty_73, i9 %sext_ln1169_1"   --->   Operation 176 'add' 'add_ln1169_10' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln1169_17 = zext i9 %add_ln1169_10"   --->   Operation 177 'zext' 'zext_ln1169_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_17"   --->   Operation 178 'getelementptr' 'input_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.71ns)   --->   "%add_ln1169_11 = add i9 %sub_ln1169_3, i9 %sext_ln1169_1"   --->   Operation 179 'add' 'add_ln1169_11' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln1169_18 = zext i9 %add_ln1169_11"   --->   Operation 180 'zext' 'zext_ln1169_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_18"   --->   Operation 181 'getelementptr' 'input_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.71ns)   --->   "%add_ln1169_12 = add i9 %sub_ln1169_2, i9 %sext_ln1169_1"   --->   Operation 182 'add' 'add_ln1169_12' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln1169_19 = zext i9 %add_ln1169_12"   --->   Operation 183 'zext' 'zext_ln1169_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_19"   --->   Operation 184 'getelementptr' 'input_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.40ns)   --->   "%icmp_ln187 = icmp_ne  i2 %j, i2 0" [model_functions.cpp:187]   --->   Operation 185 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %cmp18, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i811, void" [model_functions.cpp:185]   --->   Operation 186 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [2/2] (1.09ns)   --->   "%r_V_26 = load i9 %input_addr_1"   --->   Operation 187 'load' 'r_V_26' <Predicate = (!cmp18)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_6 : Operation 188 [1/1] (0.40ns)   --->   "%br_ln190 = br i1 %icmp_ln187, void %._crit_edge13, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i565" [model_functions.cpp:190]   --->   Operation 188 'br' 'br_ln190' <Predicate = (cmp18)> <Delay = 0.40>
ST_6 : Operation 189 [2/2] (1.09ns)   --->   "%r_V_28 = load i9 %input_addr_3"   --->   Operation 189 'load' 'r_V_28' <Predicate = (cmp18 & icmp_ln187)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 7 <SV = 6> <Delay = 7.15>
ST_7 : Operation 190 [1/2] (1.09ns)   --->   "%r_V_26 = load i9 %input_addr_1"   --->   Operation 190 'load' 'r_V_26' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1168_5 = sext i32 %r_V_26"   --->   Operation 191 'sext' 'sext_ln1168_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (3.02ns)   --->   "%r_V_59 = mul i51 %sext_ln1168_5, i51 %sext_ln1171_6"   --->   Operation 192 'mul' 'r_V_59' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i31.i19, i31 %lhs_12, i19 0"   --->   Operation 193 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%lhs_13 = sext i50 %tmp_40"   --->   Operation 194 'sext' 'lhs_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.97ns)   --->   "%ret_V_11 = add i51 %lhs_13, i51 %r_V_59"   --->   Operation 195 'add' 'ret_V_11' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node lhs_16)   --->   "%p_Val2_15 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_11, i32 19, i32 50"   --->   Operation 196 'partselect' 'p_Val2_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node lhs_16)   --->   "%p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_11, i32 19"   --->   Operation 197 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node lhs_16)   --->   "%p_Result_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_11, i32 18"   --->   Operation 198 'bitselect' 'p_Result_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln727_4 = trunc i51 %r_V_59"   --->   Operation 199 'trunc' 'trunc_ln727_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.94ns)   --->   "%r_5 = icmp_ne  i18 %trunc_ln727_4, i18 0"   --->   Operation 200 'icmp' 'r_5' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node lhs_16)   --->   "%or_ln412_5 = or i1 %p_Result_23, i1 %r_5"   --->   Operation 201 'or' 'or_ln412_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node lhs_16)   --->   "%and_ln412_5 = and i1 %or_ln412_5, i1 %p_Result_45"   --->   Operation 202 'and' 'and_ln412_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node lhs_16)   --->   "%zext_ln415_5 = zext i1 %and_ln412_5"   --->   Operation 203 'zext' 'zext_ln415_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.95ns) (out node of the LUT)   --->   "%lhs_16 = add i32 %p_Val2_15, i32 %zext_ln415_5"   --->   Operation 204 'add' 'lhs_16' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (1.09ns)   --->   "%store_ln415 = store i32 %lhs_16, i12 %out_0_0_0_addr"   --->   Operation 205 'store' 'store_ln415' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_7 : Operation 206 [1/1] (0.40ns)   --->   "%br_ln187 = br i1 %icmp_ln187, void %_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit846._crit_edge, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767" [model_functions.cpp:187]   --->   Operation 206 'br' 'br_ln187' <Predicate = true> <Delay = 0.40>
ST_7 : Operation 207 [2/2] (1.09ns)   --->   "%r_V_30 = load i9 %input_addr_2"   --->   Operation 207 'load' 'r_V_30' <Predicate = (icmp_ln187)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_7 : Operation 208 [2/2] (1.09ns)   --->   "%r_V_32 = load i9 %input_addr_3"   --->   Operation 208 'load' 'r_V_32' <Predicate = (icmp_ln187)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 209 [1/2] (1.09ns)   --->   "%r_V_30 = load i9 %input_addr_2"   --->   Operation 209 'load' 'r_V_30' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln1168_7 = sext i32 %r_V_30"   --->   Operation 210 'sext' 'sext_ln1168_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (3.02ns)   --->   "%r_V_60 = mul i51 %sext_ln1168_7, i51 %sext_ln1171_7"   --->   Operation 211 'mul' 'r_V_60' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln1168 = trunc i51 %r_V_60"   --->   Operation 212 'trunc' 'trunc_ln1168' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 213 [1/2] (1.09ns)   --->   "%r_V_32 = load i9 %input_addr_3"   --->   Operation 213 'load' 'r_V_32' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1168_8 = sext i32 %r_V_32"   --->   Operation 214 'sext' 'sext_ln1168_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (3.02ns)   --->   "%r_V_61 = mul i50 %sext_ln1168_8, i50 %sext_ln1171_8"   --->   Operation 215 'mul' 'r_V_61' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln1168_2 = trunc i50 %r_V_61"   --->   Operation 216 'trunc' 'trunc_ln1168_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln1245_1 = trunc i51 %r_V_60"   --->   Operation 217 'trunc' 'trunc_ln1245_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.96ns)   --->   "%ret_V_12 = add i50 %r_V_61, i50 %trunc_ln1245_1"   --->   Operation 218 'add' 'ret_V_12' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%lhs_17 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %lhs_16, i19 0"   --->   Operation 219 'bitconcatenate' 'lhs_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1245_1 = sext i50 %ret_V_12"   --->   Operation 220 'sext' 'sext_ln1245_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.97ns)   --->   "%ret_V_13 = add i51 %lhs_17, i51 %sext_ln1245_1"   --->   Operation 221 'add' 'ret_V_13' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%p_Val2_19 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_13, i32 19, i32 50"   --->   Operation 222 'partselect' 'p_Val2_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%p_Result_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_13, i32 19"   --->   Operation 223 'bitselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%p_Result_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %ret_V_12, i32 18"   --->   Operation 224 'bitselect' 'p_Result_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.85ns)   --->   "%sub_ln727 = sub i18 0, i18 %trunc_ln1168"   --->   Operation 225 'sub' 'sub_ln727' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 226 [1/1] (0.94ns)   --->   "%r_7 = icmp_ne  i18 %trunc_ln1168_2, i18 %sub_ln727"   --->   Operation 226 'icmp' 'r_7' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%or_ln412_6 = or i1 %p_Result_27, i1 %r_7"   --->   Operation 227 'or' 'or_ln412_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%and_ln412_7 = and i1 %or_ln412_6, i1 %p_Result_46"   --->   Operation 228 'and' 'and_ln412_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln415_6 = zext i1 %and_ln412_7"   --->   Operation 229 'zext' 'zext_ln415_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.95ns) (out node of the LUT)   --->   "%add_ln415 = add i32 %p_Val2_19, i32 %zext_ln415_6"   --->   Operation 230 'add' 'add_ln415' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.81>
ST_9 : Operation 231 [1/1] (1.09ns)   --->   "%store_ln415 = store i32 %add_ln415, i12 %out_0_0_0_addr"   --->   Operation 231 'store' 'store_ln415' <Predicate = (icmp_ln187)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_9 : Operation 232 [1/1] (0.40ns)   --->   "%br_ln187 = br void %_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit846._crit_edge" [model_functions.cpp:187]   --->   Operation 232 'br' 'br_ln187' <Predicate = (icmp_ln187)> <Delay = 0.40>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%lhs_21 = phi i32 %add_ln415, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767, i32 %lhs_16, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i811"   --->   Operation 233 'phi' 'lhs_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln1169_22 = zext i2 %add_ln180"   --->   Operation 234 'zext' 'zext_ln1169_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.71ns)   --->   "%add_ln1169_14 = add i9 %sub_ln1169_1, i9 %zext_ln1169_22"   --->   Operation 235 'add' 'add_ln1169_14' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln1169_23 = zext i9 %add_ln1169_14"   --->   Operation 236 'zext' 'zext_ln1169_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_23"   --->   Operation 237 'getelementptr' 'input_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (0.71ns)   --->   "%add_ln1169_15 = add i9 %empty_73, i9 %zext_ln1169_22"   --->   Operation 238 'add' 'add_ln1169_15' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln1169_24 = zext i9 %add_ln1169_15"   --->   Operation 239 'zext' 'zext_ln1169_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_24"   --->   Operation 240 'getelementptr' 'input_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.49ns)   --->   "%br_ln188 = br i1 %icmp_ln188, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674, void %._crit_edge" [model_functions.cpp:188]   --->   Operation 241 'br' 'br_ln188' <Predicate = true> <Delay = 0.49>
ST_9 : Operation 242 [2/2] (1.09ns)   --->   "%r_V_36 = load i9 %input_addr_5"   --->   Operation 242 'load' 'r_V_36' <Predicate = (!icmp_ln188)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_9 : Operation 243 [2/2] (1.09ns)   --->   "%r_V_38 = load i9 %input_addr_6"   --->   Operation 243 'load' 'r_V_38' <Predicate = (!icmp_ln188)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 10 <SV = 9> <Delay = 7.03>
ST_10 : Operation 244 [1/2] (1.09ns)   --->   "%r_V_36 = load i9 %input_addr_5"   --->   Operation 244 'load' 'r_V_36' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1168_10 = sext i32 %r_V_36"   --->   Operation 245 'sext' 'sext_ln1168_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (3.02ns)   --->   "%r_V_62 = mul i51 %sext_ln1168_10, i51 %sext_ln1171_9"   --->   Operation 246 'mul' 'r_V_62' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln1168_3 = trunc i51 %r_V_62"   --->   Operation 247 'trunc' 'trunc_ln1168_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 248 [1/2] (1.09ns)   --->   "%r_V_38 = load i9 %input_addr_6"   --->   Operation 248 'load' 'r_V_38' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln1168_11 = sext i32 %r_V_38"   --->   Operation 249 'sext' 'sext_ln1168_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 250 [1/1] (3.02ns)   --->   "%r_V_63 = mul i50 %sext_ln1168_11, i50 %sext_ln1171_10"   --->   Operation 250 'mul' 'r_V_63' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln1168_4 = trunc i50 %r_V_63"   --->   Operation 251 'trunc' 'trunc_ln1168_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1245_3 = sext i50 %r_V_63"   --->   Operation 252 'sext' 'sext_ln1245_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (0.97ns)   --->   "%ret_V_14 = add i51 %sext_ln1245_3, i51 %r_V_62"   --->   Operation 253 'add' 'ret_V_14' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%lhs_22 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %lhs_21, i19 0"   --->   Operation 254 'bitconcatenate' 'lhs_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (0.97ns)   --->   "%ret_V_15 = add i51 %lhs_22, i51 %ret_V_14"   --->   Operation 255 'add' 'ret_V_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_7)   --->   "%p_Val2_23 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_15, i32 19, i32 50"   --->   Operation 256 'partselect' 'p_Val2_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_7)   --->   "%p_Result_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_15, i32 19"   --->   Operation 257 'bitselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_7)   --->   "%p_Result_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_14, i32 18"   --->   Operation 258 'bitselect' 'p_Result_47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (0.85ns)   --->   "%sub_ln727_1 = sub i18 0, i18 %trunc_ln1168_3"   --->   Operation 259 'sub' 'sub_ln727_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 260 [1/1] (0.94ns)   --->   "%r_9 = icmp_ne  i18 %trunc_ln1168_4, i18 %sub_ln727_1"   --->   Operation 260 'icmp' 'r_9' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_7)   --->   "%or_ln412_8 = or i1 %p_Result_31, i1 %r_9"   --->   Operation 261 'or' 'or_ln412_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_7)   --->   "%and_ln412_9 = and i1 %or_ln412_8, i1 %p_Result_47"   --->   Operation 262 'and' 'and_ln412_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_7)   --->   "%zext_ln415_8 = zext i1 %and_ln412_9"   --->   Operation 263 'zext' 'zext_ln415_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (0.95ns) (out node of the LUT)   --->   "%add_ln415_7 = add i32 %p_Val2_23, i32 %zext_ln415_8"   --->   Operation 264 'add' 'add_ln415_7' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.09>
ST_11 : Operation 265 [1/1] (1.09ns)   --->   "%store_ln415 = store i32 %add_ln415_7, i12 %out_0_0_0_addr"   --->   Operation 265 'store' 'store_ln415' <Predicate = (!cmp18 & !icmp_ln188)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_11 : Operation 266 [1/1] (0.49ns)   --->   "%br_ln188 = br void %._crit_edge" [model_functions.cpp:188]   --->   Operation 266 'br' 'br_ln188' <Predicate = (!cmp18 & !icmp_ln188)> <Delay = 0.49>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%lhs_24 = phi i32 %add_ln415_7, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674, i32 %add_ln415_6, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i505, i32 %lhs_21, void %_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit846._crit_edge, i32 %lhs_18, void %._crit_edge13"   --->   Operation 267 'phi' 'lhs_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln193 = br i1 %tmp_36, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461, void" [model_functions.cpp:193]   --->   Operation 268 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 269 [2/2] (1.09ns)   --->   "%r_V_40 = load i9 %input_addr_4"   --->   Operation 269 'load' 'r_V_40' <Predicate = (!tmp_36)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_11 : Operation 270 [2/2] (1.09ns)   --->   "%r_V_42 = load i9 %input_addr_8"   --->   Operation 270 'load' 'r_V_42' <Predicate = (!tmp_36)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_11 : Operation 271 [1/1] (0.53ns)   --->   "%br_ln197 = br i1 %tmp_37, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i185, void %_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [model_functions.cpp:197]   --->   Operation 271 'br' 'br_ln197' <Predicate = (tmp_36)> <Delay = 0.53>
ST_11 : Operation 272 [2/2] (1.09ns)   --->   "%r_V_44 = load i9 %input_addr_4"   --->   Operation 272 'load' 'r_V_44' <Predicate = (tmp_36 & !tmp_37)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 12 <SV = 6> <Delay = 7.13>
ST_12 : Operation 273 [1/2] (1.09ns)   --->   "%r_V_28 = load i9 %input_addr_3"   --->   Operation 273 'load' 'r_V_28' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1168_6 = sext i32 %r_V_28"   --->   Operation 274 'sext' 'sext_ln1168_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 275 [1/1] (3.02ns)   --->   "%r_V_64 = mul i50 %sext_ln1168_6, i50 %sext_ln1171_8"   --->   Operation 275 'mul' 'r_V_64' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i31.i19, i31 %lhs_12, i19 0"   --->   Operation 276 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "%lhs_14 = sext i50 %tmp_43"   --->   Operation 277 'sext' 'lhs_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1245 = sext i50 %r_V_64"   --->   Operation 278 'sext' 'sext_ln1245' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 279 [1/1] (0.96ns)   --->   "%add_ln1245 = add i50 %tmp_43, i50 %r_V_64"   --->   Operation 279 'add' 'add_ln1245' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 280 [1/1] (0.96ns)   --->   "%ret_V_16 = add i51 %lhs_14, i51 %sext_ln1245"   --->   Operation 280 'add' 'ret_V_16' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%p_Val2_17 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_16, i32 19, i32 50"   --->   Operation 281 'partselect' 'p_Val2_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %add_ln1245, i32 19"   --->   Operation 282 'bitselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%p_Result_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %r_V_64, i32 18"   --->   Operation 283 'bitselect' 'p_Result_48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln727_5 = trunc i50 %r_V_64"   --->   Operation 284 'trunc' 'trunc_ln727_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (0.94ns)   --->   "%r_6 = icmp_ne  i18 %trunc_ln727_5, i18 0"   --->   Operation 285 'icmp' 'r_6' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%or_ln412_7 = or i1 %p_Result_25, i1 %r_6"   --->   Operation 286 'or' 'or_ln412_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%and_ln412_6 = and i1 %or_ln412_7, i1 %p_Result_48"   --->   Operation 287 'and' 'and_ln412_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%zext_ln415_7 = zext i1 %and_ln412_6"   --->   Operation 288 'zext' 'zext_ln415_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 289 [1/1] (0.95ns) (out node of the LUT)   --->   "%add_ln415_5 = add i32 %p_Val2_17, i32 %zext_ln415_7"   --->   Operation 289 'add' 'add_ln415_5' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 290 [1/1] (1.09ns)   --->   "%store_ln415 = store i32 %add_ln415_5, i12 %out_0_0_0_addr"   --->   Operation 290 'store' 'store_ln415' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_12 : Operation 291 [1/1] (0.40ns)   --->   "%br_ln190 = br void %._crit_edge13" [model_functions.cpp:190]   --->   Operation 291 'br' 'br_ln190' <Predicate = true> <Delay = 0.40>

State 13 <SV = 7> <Delay = 0.00>
ST_13 : Operation 292 [1/1] (0.00ns)   --->   "%lhs_18 = phi i32 %add_ln415_5, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i565, i32 %sext_ln183, void"   --->   Operation 292 'phi' 'lhs_18' <Predicate = true> <Delay = 0.00>

State 14 <SV = 8> <Delay = 1.81>
ST_14 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln1169_20 = zext i2 %add_ln180"   --->   Operation 293 'zext' 'zext_ln1169_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 294 [1/1] (0.71ns)   --->   "%add_ln1169_13 = add i9 %empty_73, i9 %zext_ln1169_20"   --->   Operation 294 'add' 'add_ln1169_13' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln1169_21 = zext i9 %add_ln1169_13"   --->   Operation 295 'zext' 'zext_ln1169_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 296 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_21"   --->   Operation 296 'getelementptr' 'input_addr_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 297 [1/1] (0.49ns)   --->   "%br_ln191 = br i1 %icmp_ln188, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i505, void %._crit_edge" [model_functions.cpp:191]   --->   Operation 297 'br' 'br_ln191' <Predicate = true> <Delay = 0.49>
ST_14 : Operation 298 [2/2] (1.09ns)   --->   "%r_V_34 = load i9 %input_addr_7"   --->   Operation 298 'load' 'r_V_34' <Predicate = (!icmp_ln188)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 15 <SV = 9> <Delay = 7.15>
ST_15 : Operation 299 [1/2] (1.09ns)   --->   "%r_V_34 = load i9 %input_addr_7"   --->   Operation 299 'load' 'r_V_34' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_15 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln1168_9 = sext i32 %r_V_34"   --->   Operation 300 'sext' 'sext_ln1168_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 301 [1/1] (3.02ns)   --->   "%r_V_65 = mul i50 %sext_ln1168_9, i50 %sext_ln1171_10"   --->   Operation 301 'mul' 'r_V_65' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 302 [1/1] (0.00ns)   --->   "%lhs_19 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %lhs_18, i19 0"   --->   Operation 302 'bitconcatenate' 'lhs_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln1245_2 = sext i50 %r_V_65"   --->   Operation 303 'sext' 'sext_ln1245_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 304 [1/1] (0.97ns)   --->   "%ret_V_17 = add i51 %lhs_19, i51 %sext_ln1245_2"   --->   Operation 304 'add' 'ret_V_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_6)   --->   "%p_Val2_21 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_17, i32 19, i32 50"   --->   Operation 305 'partselect' 'p_Val2_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_6)   --->   "%p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_17, i32 19"   --->   Operation 306 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_6)   --->   "%p_Result_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %r_V_65, i32 18"   --->   Operation 307 'bitselect' 'p_Result_49' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln727_6 = trunc i50 %r_V_65"   --->   Operation 308 'trunc' 'trunc_ln727_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 309 [1/1] (0.94ns)   --->   "%r_8 = icmp_ne  i18 %trunc_ln727_6, i18 0"   --->   Operation 309 'icmp' 'r_8' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_6)   --->   "%or_ln412_9 = or i1 %p_Result_29, i1 %r_8"   --->   Operation 310 'or' 'or_ln412_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_6)   --->   "%and_ln412_8 = and i1 %or_ln412_9, i1 %p_Result_49"   --->   Operation 311 'and' 'and_ln412_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_6)   --->   "%zext_ln415_9 = zext i1 %and_ln412_8"   --->   Operation 312 'zext' 'zext_ln415_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 313 [1/1] (0.95ns) (out node of the LUT)   --->   "%add_ln415_6 = add i32 %p_Val2_21, i32 %zext_ln415_9"   --->   Operation 313 'add' 'add_ln415_6' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 314 [1/1] (1.09ns)   --->   "%store_ln415 = store i32 %add_ln415_6, i12 %out_0_0_0_addr"   --->   Operation 314 'store' 'store_ln415' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_15 : Operation 315 [1/1] (0.49ns)   --->   "%br_ln191 = br void %._crit_edge" [model_functions.cpp:191]   --->   Operation 315 'br' 'br_ln191' <Predicate = true> <Delay = 0.49>

State 16 <SV = 11> <Delay = 7.01>
ST_16 : Operation 316 [1/2] (1.09ns)   --->   "%r_V_40 = load i9 %input_addr_4"   --->   Operation 316 'load' 'r_V_40' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_16 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln1168_12 = sext i32 %r_V_40"   --->   Operation 317 'sext' 'sext_ln1168_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 318 [1/1] (3.02ns)   --->   "%r_V_66 = mul i50 %sext_ln1168_12, i50 %sext_ln1171_11"   --->   Operation 318 'mul' 'r_V_66' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln1168_5 = trunc i50 %r_V_66"   --->   Operation 319 'trunc' 'trunc_ln1168_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 320 [1/2] (1.09ns)   --->   "%r_V_42 = load i9 %input_addr_8"   --->   Operation 320 'load' 'r_V_42' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_16 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln1168_13 = sext i32 %r_V_42"   --->   Operation 321 'sext' 'sext_ln1168_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 322 [1/1] (3.02ns)   --->   "%r_V_67 = mul i51 %sext_ln1168_13, i51 %sext_ln1171_12"   --->   Operation 322 'mul' 'r_V_67' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln1168_6 = trunc i51 %r_V_67"   --->   Operation 323 'trunc' 'trunc_ln1168_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln1245_2 = trunc i51 %r_V_67"   --->   Operation 324 'trunc' 'trunc_ln1245_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 325 [1/1] (0.96ns)   --->   "%ret_V_18 = add i50 %trunc_ln1245_2, i50 %r_V_66"   --->   Operation 325 'add' 'ret_V_18' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 326 [1/1] (0.00ns)   --->   "%lhs_25 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %lhs_24, i19 0"   --->   Operation 326 'bitconcatenate' 'lhs_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln1245_4 = sext i50 %ret_V_18"   --->   Operation 327 'sext' 'sext_ln1245_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 328 [1/1] (0.97ns)   --->   "%ret_V_19 = add i51 %lhs_25, i51 %sext_ln1245_4"   --->   Operation 328 'add' 'ret_V_19' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node lhs_29)   --->   "%p_Val2_25 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_19, i32 19, i32 50"   --->   Operation 329 'partselect' 'p_Val2_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node lhs_29)   --->   "%p_Result_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_19, i32 19"   --->   Operation 330 'bitselect' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node lhs_29)   --->   "%p_Result_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %ret_V_18, i32 18"   --->   Operation 331 'bitselect' 'p_Result_50' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 332 [1/1] (0.85ns)   --->   "%sub_ln727_2 = sub i18 0, i18 %trunc_ln1168_5"   --->   Operation 332 'sub' 'sub_ln727_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 333 [1/1] (0.94ns)   --->   "%r_10 = icmp_ne  i18 %trunc_ln1168_6, i18 %sub_ln727_2"   --->   Operation 333 'icmp' 'r_10' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node lhs_29)   --->   "%or_ln412_10 = or i1 %p_Result_33, i1 %r_10"   --->   Operation 334 'or' 'or_ln412_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node lhs_29)   --->   "%and_ln412_10 = and i1 %or_ln412_10, i1 %p_Result_50"   --->   Operation 335 'and' 'and_ln412_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node lhs_29)   --->   "%zext_ln415_10 = zext i1 %and_ln412_10"   --->   Operation 336 'zext' 'zext_ln415_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 337 [1/1] (0.95ns) (out node of the LUT)   --->   "%lhs_29 = add i32 %p_Val2_25, i32 %zext_ln415_10"   --->   Operation 337 'add' 'lhs_29' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 12> <Delay = 1.09>
ST_17 : Operation 338 [1/1] (1.09ns)   --->   "%store_ln415 = store i32 %lhs_29, i12 %out_0_0_0_addr"   --->   Operation 338 'store' 'store_ln415' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_17 : Operation 339 [1/1] (0.40ns)   --->   "%br_ln195 = br i1 %icmp_ln187, void %_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi65ELi27ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit447._crit_edge, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368" [model_functions.cpp:195]   --->   Operation 339 'br' 'br_ln195' <Predicate = true> <Delay = 0.40>
ST_17 : Operation 340 [2/2] (1.09ns)   --->   "%r_V_46 = load i9 %input_addr_9"   --->   Operation 340 'load' 'r_V_46' <Predicate = (icmp_ln187)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_17 : Operation 341 [2/2] (1.09ns)   --->   "%r_V_48 = load i9 %input_addr_10"   --->   Operation 341 'load' 'r_V_48' <Predicate = (icmp_ln187)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 18 <SV = 13> <Delay = 7.01>
ST_18 : Operation 342 [1/2] (1.09ns)   --->   "%r_V_46 = load i9 %input_addr_9"   --->   Operation 342 'load' 'r_V_46' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_18 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln1168_14 = sext i32 %r_V_46"   --->   Operation 343 'sext' 'sext_ln1168_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 344 [1/1] (3.02ns)   --->   "%r_V_68 = mul i50 %sext_ln1168_14, i50 %sext_ln1171_13"   --->   Operation 344 'mul' 'r_V_68' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln1168_7 = trunc i50 %r_V_68"   --->   Operation 345 'trunc' 'trunc_ln1168_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 346 [1/2] (1.09ns)   --->   "%r_V_48 = load i9 %input_addr_10"   --->   Operation 346 'load' 'r_V_48' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_18 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln1168_15 = sext i32 %r_V_48"   --->   Operation 347 'sext' 'sext_ln1168_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 348 [1/1] (3.02ns)   --->   "%r_V_69 = mul i50 %sext_ln1168_15, i50 %sext_ln1171_14"   --->   Operation 348 'mul' 'r_V_69' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln1168_8 = trunc i50 %r_V_69"   --->   Operation 349 'trunc' 'trunc_ln1168_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 350 [1/1] (0.96ns)   --->   "%ret_V_20 = add i50 %r_V_69, i50 %r_V_68"   --->   Operation 350 'add' 'ret_V_20' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 351 [1/1] (0.00ns)   --->   "%lhs_30 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %lhs_29, i19 0"   --->   Operation 351 'bitconcatenate' 'lhs_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln1245_5 = sext i50 %ret_V_20"   --->   Operation 352 'sext' 'sext_ln1245_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 353 [1/1] (0.97ns)   --->   "%ret_V_21 = add i51 %lhs_30, i51 %sext_ln1245_5"   --->   Operation 353 'add' 'ret_V_21' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_9)   --->   "%p_Val2_30 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_21, i32 19, i32 50"   --->   Operation 354 'partselect' 'p_Val2_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_9)   --->   "%p_Result_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_21, i32 19"   --->   Operation 355 'bitselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_9)   --->   "%p_Result_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %ret_V_20, i32 18"   --->   Operation 356 'bitselect' 'p_Result_51' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 357 [1/1] (0.85ns)   --->   "%sub_ln727_3 = sub i18 0, i18 %trunc_ln1168_7"   --->   Operation 357 'sub' 'sub_ln727_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 358 [1/1] (0.94ns)   --->   "%r_16 = icmp_ne  i18 %trunc_ln1168_8, i18 %sub_ln727_3"   --->   Operation 358 'icmp' 'r_16' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_9)   --->   "%or_ln412_11 = or i1 %p_Result_37, i1 %r_16"   --->   Operation 359 'or' 'or_ln412_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_9)   --->   "%and_ln412_11 = and i1 %or_ln412_11, i1 %p_Result_51"   --->   Operation 360 'and' 'and_ln412_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_9)   --->   "%zext_ln415_11 = zext i1 %and_ln412_11"   --->   Operation 361 'zext' 'zext_ln415_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 362 [1/1] (0.95ns) (out node of the LUT)   --->   "%add_ln415_9 = add i32 %p_Val2_30, i32 %zext_ln415_11"   --->   Operation 362 'add' 'add_ln415_9' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 14> <Delay = 1.81>
ST_19 : Operation 363 [1/1] (1.09ns)   --->   "%store_ln415 = store i32 %add_ln415_9, i12 %out_0_0_0_addr"   --->   Operation 363 'store' 'store_ln415' <Predicate = (icmp_ln187)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_19 : Operation 364 [1/1] (0.40ns)   --->   "%br_ln195 = br void %_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi65ELi27ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit447._crit_edge" [model_functions.cpp:195]   --->   Operation 364 'br' 'br_ln195' <Predicate = (icmp_ln187)> <Delay = 0.40>
ST_19 : Operation 365 [1/1] (0.00ns)   --->   "%lhs_31 = phi i32 %add_ln415_9, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368, i32 %lhs_29, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461"   --->   Operation 365 'phi' 'lhs_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln1169_25 = zext i2 %add_ln180"   --->   Operation 366 'zext' 'zext_ln1169_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 367 [1/1] (0.71ns)   --->   "%add_ln1169_16 = add i9 %sub_ln1169_3, i9 %zext_ln1169_25"   --->   Operation 367 'add' 'add_ln1169_16' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln1169_26 = zext i9 %add_ln1169_16"   --->   Operation 368 'zext' 'zext_ln1169_26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 369 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_26"   --->   Operation 369 'getelementptr' 'input_addr_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 370 [1/1] (0.71ns)   --->   "%add_ln1169_17 = add i9 %sub_ln1169_2, i9 %zext_ln1169_25"   --->   Operation 370 'add' 'add_ln1169_17' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln1169_27 = zext i9 %add_ln1169_17"   --->   Operation 371 'zext' 'zext_ln1169_27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 372 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_27"   --->   Operation 372 'getelementptr' 'input_addr_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 373 [1/1] (0.53ns)   --->   "%br_ln196 = br i1 %icmp_ln188, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i, void %_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [model_functions.cpp:196]   --->   Operation 373 'br' 'br_ln196' <Predicate = true> <Delay = 0.53>
ST_19 : Operation 374 [2/2] (1.09ns)   --->   "%r_V_52 = load i9 %input_addr_11"   --->   Operation 374 'load' 'r_V_52' <Predicate = (!icmp_ln188)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_19 : Operation 375 [2/2] (1.09ns)   --->   "%r_V_54 = load i9 %input_addr_12"   --->   Operation 375 'load' 'r_V_54' <Predicate = (!icmp_ln188)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 20 <SV = 15> <Delay = 7.03>
ST_20 : Operation 376 [1/2] (1.09ns)   --->   "%r_V_52 = load i9 %input_addr_11"   --->   Operation 376 'load' 'r_V_52' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_20 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln1168_17 = sext i32 %r_V_52"   --->   Operation 377 'sext' 'sext_ln1168_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 378 [1/1] (3.02ns)   --->   "%r_V_70 = mul i50 %sext_ln1168_17, i50 %sext_ln1171_15"   --->   Operation 378 'mul' 'r_V_70' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln1168_9 = trunc i50 %r_V_70"   --->   Operation 379 'trunc' 'trunc_ln1168_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 380 [1/2] (1.09ns)   --->   "%r_V_54 = load i9 %input_addr_12"   --->   Operation 380 'load' 'r_V_54' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_20 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln1168_18 = sext i32 %r_V_54"   --->   Operation 381 'sext' 'sext_ln1168_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 382 [1/1] (3.02ns)   --->   "%r_V_71 = mul i51 %sext_ln1168_18, i51 %sext_ln178"   --->   Operation 382 'mul' 'r_V_71' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln1168_10 = trunc i51 %r_V_71"   --->   Operation 383 'trunc' 'trunc_ln1168_10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln1245_7 = sext i50 %r_V_70"   --->   Operation 384 'sext' 'sext_ln1245_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 385 [1/1] (0.97ns)   --->   "%ret_V_22 = add i51 %r_V_71, i51 %sext_ln1245_7"   --->   Operation 385 'add' 'ret_V_22' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 386 [1/1] (0.00ns)   --->   "%lhs_38 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %lhs_31, i19 0"   --->   Operation 386 'bitconcatenate' 'lhs_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 387 [1/1] (0.97ns)   --->   "%ret_V_23 = add i51 %lhs_38, i51 %ret_V_22"   --->   Operation 387 'add' 'ret_V_23' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_11)   --->   "%p_Val2_36 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_23, i32 19, i32 50"   --->   Operation 388 'partselect' 'p_Val2_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_11)   --->   "%p_Result_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_23, i32 19"   --->   Operation 389 'bitselect' 'p_Result_41' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_11)   --->   "%p_Result_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_22, i32 18"   --->   Operation 390 'bitselect' 'p_Result_52' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 391 [1/1] (0.85ns)   --->   "%sub_ln727_4 = sub i18 0, i18 %trunc_ln1168_9"   --->   Operation 391 'sub' 'sub_ln727_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 392 [1/1] (0.94ns)   --->   "%r_18 = icmp_ne  i18 %trunc_ln1168_10, i18 %sub_ln727_4"   --->   Operation 392 'icmp' 'r_18' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_11)   --->   "%or_ln412_13 = or i1 %p_Result_41, i1 %r_18"   --->   Operation 393 'or' 'or_ln412_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_11)   --->   "%and_ln412_13 = and i1 %or_ln412_13, i1 %p_Result_52"   --->   Operation 394 'and' 'and_ln412_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_11)   --->   "%zext_ln415_13 = zext i1 %and_ln412_13"   --->   Operation 395 'zext' 'zext_ln415_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 396 [1/1] (0.95ns) (out node of the LUT)   --->   "%add_ln415_11 = add i32 %p_Val2_36, i32 %zext_ln415_13"   --->   Operation 396 'add' 'add_ln415_11' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 16> <Delay = 1.09>
ST_21 : Operation 397 [1/1] (1.09ns)   --->   "%store_ln415 = store i32 %add_ln415_11, i12 %out_0_0_0_addr"   --->   Operation 397 'store' 'store_ln415' <Predicate = (!icmp_ln188 & !tmp_36)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_21 : Operation 398 [1/1] (0.53ns)   --->   "%br_ln196 = br void %_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [model_functions.cpp:196]   --->   Operation 398 'br' 'br_ln196' <Predicate = (!icmp_ln188 & !tmp_36)> <Delay = 0.53>
ST_21 : Operation 399 [1/1] (0.00ns)   --->   "%phi_ln1548 = phi i32 %add_ln415_11, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i, i32 %add_ln415_13, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i, i32 %lhs_31, void %_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi65ELi27ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit447._crit_edge, i32 %lhs_24, void, i32 %lhs_35, void %_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit220._crit_edge"   --->   Operation 399 'phi' 'phi_ln1548' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %phi_ln1548, i32 31"   --->   Operation 400 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln203 = br i1 %tmp_64, void %_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge, void %_ZN8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit" [model_functions.cpp:203]   --->   Operation 401 'br' 'br_ln203' <Predicate = true> <Delay = 0.00>

State 22 <SV = 11> <Delay = 7.15>
ST_22 : Operation 402 [1/2] (1.09ns)   --->   "%r_V_44 = load i9 %input_addr_4"   --->   Operation 402 'load' 'r_V_44' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_22 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln1168_16 = sext i32 %r_V_44"   --->   Operation 403 'sext' 'sext_ln1168_16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 404 [1/1] (3.02ns)   --->   "%r_V_72 = mul i50 %sext_ln1168_16, i50 %sext_ln1171_11"   --->   Operation 404 'mul' 'r_V_72' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 405 [1/1] (0.00ns)   --->   "%lhs_26 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %lhs_24, i19 0"   --->   Operation 405 'bitconcatenate' 'lhs_26' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln1245_6 = sext i50 %r_V_72"   --->   Operation 406 'sext' 'sext_ln1245_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 407 [1/1] (0.97ns)   --->   "%ret_V_24 = add i51 %lhs_26, i51 %sext_ln1245_6"   --->   Operation 407 'add' 'ret_V_24' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node lhs_33)   --->   "%p_Val2_28 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_24, i32 19, i32 50"   --->   Operation 408 'partselect' 'p_Val2_28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node lhs_33)   --->   "%p_Result_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_24, i32 19"   --->   Operation 409 'bitselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node lhs_33)   --->   "%p_Result_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %r_V_72, i32 18"   --->   Operation 410 'bitselect' 'p_Result_53' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln727_7 = trunc i50 %r_V_72"   --->   Operation 411 'trunc' 'trunc_ln727_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 412 [1/1] (0.94ns)   --->   "%r_12 = icmp_ne  i18 %trunc_ln727_7, i18 0"   --->   Operation 412 'icmp' 'r_12' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node lhs_33)   --->   "%or_ln412_12 = or i1 %p_Result_35, i1 %r_12"   --->   Operation 413 'or' 'or_ln412_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node lhs_33)   --->   "%and_ln412_12 = and i1 %or_ln412_12, i1 %p_Result_53"   --->   Operation 414 'and' 'and_ln412_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node lhs_33)   --->   "%zext_ln415_12 = zext i1 %and_ln412_12"   --->   Operation 415 'zext' 'zext_ln415_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 416 [1/1] (0.95ns) (out node of the LUT)   --->   "%lhs_33 = add i32 %p_Val2_28, i32 %zext_ln415_12"   --->   Operation 416 'add' 'lhs_33' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 417 [1/1] (1.09ns)   --->   "%store_ln415 = store i32 %lhs_33, i12 %out_0_0_0_addr"   --->   Operation 417 'store' 'store_ln415' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_22 : Operation 418 [1/1] (0.40ns)   --->   "%br_ln199 = br i1 %icmp_ln187, void %_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit220._crit_edge, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i125" [model_functions.cpp:199]   --->   Operation 418 'br' 'br_ln199' <Predicate = true> <Delay = 0.40>
ST_22 : Operation 419 [2/2] (1.09ns)   --->   "%r_V_50 = load i9 %input_addr_9"   --->   Operation 419 'load' 'r_V_50' <Predicate = (icmp_ln187)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 23 <SV = 12> <Delay = 7.15>
ST_23 : Operation 420 [1/2] (1.09ns)   --->   "%r_V_50 = load i9 %input_addr_9"   --->   Operation 420 'load' 'r_V_50' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_23 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln1168_19 = sext i32 %r_V_50"   --->   Operation 421 'sext' 'sext_ln1168_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 422 [1/1] (3.02ns)   --->   "%r_V_73 = mul i50 %sext_ln1168_19, i50 %sext_ln1171_13"   --->   Operation 422 'mul' 'r_V_73' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 423 [1/1] (0.00ns)   --->   "%lhs_34 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %lhs_33, i19 0"   --->   Operation 423 'bitconcatenate' 'lhs_34' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 424 [1/1] (0.00ns)   --->   "%sext_ln1245_8 = sext i50 %r_V_73"   --->   Operation 424 'sext' 'sext_ln1245_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 425 [1/1] (0.97ns)   --->   "%ret_V_25 = add i51 %lhs_34, i51 %sext_ln1245_8"   --->   Operation 425 'add' 'ret_V_25' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_12)   --->   "%p_Val2_33 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_25, i32 19, i32 50"   --->   Operation 426 'partselect' 'p_Val2_33' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_12)   --->   "%p_Result_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_25, i32 19"   --->   Operation 427 'bitselect' 'p_Result_39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_12)   --->   "%p_Result_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %r_V_73, i32 18"   --->   Operation 428 'bitselect' 'p_Result_54' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln727_8 = trunc i50 %r_V_73"   --->   Operation 429 'trunc' 'trunc_ln727_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 430 [1/1] (0.94ns)   --->   "%r_17 = icmp_ne  i18 %trunc_ln727_8, i18 0"   --->   Operation 430 'icmp' 'r_17' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_12)   --->   "%or_ln412_14 = or i1 %p_Result_39, i1 %r_17"   --->   Operation 431 'or' 'or_ln412_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_12)   --->   "%and_ln412_14 = and i1 %or_ln412_14, i1 %p_Result_54"   --->   Operation 432 'and' 'and_ln412_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_12)   --->   "%zext_ln415_14 = zext i1 %and_ln412_14"   --->   Operation 433 'zext' 'zext_ln415_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 434 [1/1] (0.95ns) (out node of the LUT)   --->   "%add_ln415_12 = add i32 %p_Val2_33, i32 %zext_ln415_14"   --->   Operation 434 'add' 'add_ln415_12' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 435 [1/1] (1.09ns)   --->   "%store_ln415 = store i32 %add_ln415_12, i12 %out_0_0_0_addr"   --->   Operation 435 'store' 'store_ln415' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_23 : Operation 436 [1/1] (0.40ns)   --->   "%br_ln199 = br void %_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit220._crit_edge" [model_functions.cpp:199]   --->   Operation 436 'br' 'br_ln199' <Predicate = true> <Delay = 0.40>

State 24 <SV = 13> <Delay = 0.00>
ST_24 : Operation 437 [1/1] (0.00ns)   --->   "%lhs_35 = phi i32 %add_ln415_12, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i125, i32 %lhs_33, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i185"   --->   Operation 437 'phi' 'lhs_35' <Predicate = true> <Delay = 0.00>

State 25 <SV = 14> <Delay = 1.81>
ST_25 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln1169_28 = zext i2 %add_ln180"   --->   Operation 438 'zext' 'zext_ln1169_28' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 439 [1/1] (0.71ns)   --->   "%add_ln1169_18 = add i9 %sub_ln1169_3, i9 %zext_ln1169_28"   --->   Operation 439 'add' 'add_ln1169_18' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln1169_29 = zext i9 %add_ln1169_18"   --->   Operation 440 'zext' 'zext_ln1169_29' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 441 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_29"   --->   Operation 441 'getelementptr' 'input_addr_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 442 [1/1] (0.53ns)   --->   "%br_ln200 = br i1 %icmp_ln188, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i, void %_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [model_functions.cpp:200]   --->   Operation 442 'br' 'br_ln200' <Predicate = true> <Delay = 0.53>
ST_25 : Operation 443 [2/2] (1.09ns)   --->   "%r_V_56 = load i9 %input_addr_13"   --->   Operation 443 'load' 'r_V_56' <Predicate = (!icmp_ln188)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 26 <SV = 15> <Delay = 7.15>
ST_26 : Operation 444 [1/2] (1.09ns)   --->   "%r_V_56 = load i9 %input_addr_13"   --->   Operation 444 'load' 'r_V_56' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_26 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln1168_20 = sext i32 %r_V_56"   --->   Operation 445 'sext' 'sext_ln1168_20' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 446 [1/1] (3.02ns)   --->   "%r_V_74 = mul i50 %sext_ln1168_20, i50 %sext_ln1171_15"   --->   Operation 446 'mul' 'r_V_74' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 447 [1/1] (0.00ns)   --->   "%lhs_39 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %lhs_35, i19 0"   --->   Operation 447 'bitconcatenate' 'lhs_39' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln1245_9 = sext i50 %r_V_74"   --->   Operation 448 'sext' 'sext_ln1245_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 449 [1/1] (0.97ns)   --->   "%ret_V_26 = add i51 %lhs_39, i51 %sext_ln1245_9"   --->   Operation 449 'add' 'ret_V_26' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_13)   --->   "%p_Val2_38 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_26, i32 19, i32 50"   --->   Operation 450 'partselect' 'p_Val2_38' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_13)   --->   "%p_Result_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_26, i32 19"   --->   Operation 451 'bitselect' 'p_Result_43' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_13)   --->   "%p_Result_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %r_V_74, i32 18"   --->   Operation 452 'bitselect' 'p_Result_55' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln727_9 = trunc i50 %r_V_74"   --->   Operation 453 'trunc' 'trunc_ln727_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 454 [1/1] (0.94ns)   --->   "%r_19 = icmp_ne  i18 %trunc_ln727_9, i18 0"   --->   Operation 454 'icmp' 'r_19' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_13)   --->   "%or_ln412_15 = or i1 %p_Result_43, i1 %r_19"   --->   Operation 455 'or' 'or_ln412_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_13)   --->   "%and_ln412_15 = and i1 %or_ln412_15, i1 %p_Result_55"   --->   Operation 456 'and' 'and_ln412_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_13)   --->   "%zext_ln415_15 = zext i1 %and_ln412_15"   --->   Operation 457 'zext' 'zext_ln415_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 458 [1/1] (0.95ns) (out node of the LUT)   --->   "%add_ln415_13 = add i32 %p_Val2_38, i32 %zext_ln415_15"   --->   Operation 458 'add' 'add_ln415_13' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 459 [1/1] (1.09ns)   --->   "%store_ln415 = store i32 %add_ln415_13, i12 %out_0_0_0_addr"   --->   Operation 459 'store' 'store_ln415' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_26 : Operation 460 [1/1] (0.53ns)   --->   "%br_ln200 = br void %_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [model_functions.cpp:200]   --->   Operation 460 'br' 'br_ln200' <Predicate = true> <Delay = 0.53>

State 27 <SV = 17> <Delay = 1.09>
ST_27 : Operation 461 [1/1] (1.09ns)   --->   "%store_ln203 = store i32 0, i12 %out_0_0_0_addr" [model_functions.cpp:203]   --->   Operation 461 'store' 'store_ln203' <Predicate = (tmp_64)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_27 : Operation 462 [1/1] (0.00ns)   --->   "%br_ln203 = br void %_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge" [model_functions.cpp:203]   --->   Operation 462 'br' 'br_ln203' <Predicate = (tmp_64)> <Delay = 0.00>
ST_27 : Operation 463 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877"   --->   Operation 463 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.402ns
The critical path consists of the following:
	'alloca' operation ('d') [16]  (0 ns)
	'store' operation ('store_ln176', model_functions.cpp:176) of constant 0 on local variable 'd' [18]  (0.402 ns)

 <State 2>: 0.723ns
The critical path consists of the following:
	'load' operation ('d', model_functions.cpp:176) on local variable 'd' [21]  (0 ns)
	'add' operation ('add_ln176', model_functions.cpp:176) [26]  (0.723 ns)

 <State 3>: 0.614ns
The critical path consists of the following:
	'load' operation ('firstKernel_f_V_1_1_load', model_functions.cpp:176) on array 'firstKernel_f_V_1_1' [43]  (0.614 ns)

 <State 4>: 1.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('indvars_iv_next13') [72]  (0 ns)
	'add' operation ('empty_76') [86]  (0.707 ns)
	'sub' operation ('sub_ln1169_1') [89]  (0.719 ns)

 <State 5>: 1.85ns
The critical path consists of the following:
	'phi' operation ('j', model_functions.cpp:180) with incoming values : ('add_ln180', model_functions.cpp:180) [104]  (0 ns)
	'add' operation ('add_ln1169') [107]  (0.753 ns)
	'getelementptr' operation ('input_addr') [109]  (0 ns)
	'load' operation ('r.V') on array 'input_r' [130]  (1.1 ns)

 <State 6>: 7.12ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_r' [130]  (1.1 ns)
	'mul' operation ('r.V') [132]  (3.02 ns)
	'add' operation ('ret.V') [134]  (0.965 ns)
	'add' operation ('lhs') [144]  (0.939 ns)
	'store' operation ('store_ln183', model_functions.cpp:183) of variable 'sext_ln183', model_functions.cpp:183 on array 'out_0_0_0' [146]  (1.1 ns)

 <State 7>: 7.15ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_r' [164]  (1.1 ns)
	'mul' operation ('r.V') [166]  (3.02 ns)
	'add' operation ('ret.V') [169]  (0.979 ns)
	'add' operation ('lhs') [178]  (0.953 ns)
	'store' operation ('store_ln415') of variable 'lhs' on array 'out_0_0_0' [179]  (1.1 ns)

 <State 8>: 7.02ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_r' [182]  (1.1 ns)
	'mul' operation ('r.V') [184]  (3.02 ns)
	'add' operation ('ret.V') [191]  (0.968 ns)
	'add' operation ('ret.V') [194]  (0.979 ns)
	'add' operation ('add_ln415') [203]  (0.953 ns)

 <State 9>: 1.82ns
The critical path consists of the following:
	'add' operation ('add_ln1169_14') [209]  (0.719 ns)
	'getelementptr' operation ('input_addr_5') [211]  (0 ns)
	'load' operation ('r.V') on array 'input_r' [217]  (1.1 ns)

 <State 10>: 7.03ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_r' [217]  (1.1 ns)
	'mul' operation ('r.V') [219]  (3.02 ns)
	'add' operation ('ret.V') [226]  (0.979 ns)
	'add' operation ('ret.V') [228]  (0.979 ns)
	'add' operation ('add_ln415_7') [237]  (0.953 ns)

 <State 11>: 1.1ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_r' [291]  (1.1 ns)

 <State 12>: 7.14ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_r' [243]  (1.1 ns)
	'mul' operation ('r.V') [245]  (3.02 ns)
	'add' operation ('ret.V') [250]  (0.968 ns)
	'add' operation ('add_ln415_5') [259]  (0.953 ns)
	'store' operation ('store_ln415') of variable 'add_ln415_5' on array 'out_0_0_0' [260]  (1.1 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 1.82ns
The critical path consists of the following:
	'add' operation ('add_ln1169_13') [265]  (0.719 ns)
	'getelementptr' operation ('input_addr_7') [267]  (0 ns)
	'load' operation ('r.V') on array 'input_r' [270]  (1.1 ns)

 <State 15>: 7.15ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_r' [270]  (1.1 ns)
	'mul' operation ('r.V') [272]  (3.02 ns)
	'add' operation ('ret.V') [275]  (0.979 ns)
	'add' operation ('add_ln415_6') [284]  (0.953 ns)
	'store' operation ('store_ln415') of variable 'add_ln415_6' on array 'out_0_0_0' [285]  (1.1 ns)

 <State 16>: 7.02ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_r' [291]  (1.1 ns)
	'mul' operation ('r.V') [293]  (3.02 ns)
	'add' operation ('ret.V') [300]  (0.968 ns)
	'add' operation ('ret.V') [303]  (0.979 ns)
	'add' operation ('lhs') [312]  (0.953 ns)

 <State 17>: 1.1ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_r' [316]  (1.1 ns)

 <State 18>: 7.02ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_r' [316]  (1.1 ns)
	'mul' operation ('r.V') [318]  (3.02 ns)
	'add' operation ('ret.V') [324]  (0.968 ns)
	'add' operation ('ret.V') [327]  (0.979 ns)
	'or' operation ('or_ln412_11') [333]  (0 ns)
	'and' operation ('qb') [334]  (0 ns)
	'add' operation ('add_ln415_9') [336]  (0.953 ns)

 <State 19>: 1.82ns
The critical path consists of the following:
	'add' operation ('add_ln1169_16') [342]  (0.719 ns)
	'getelementptr' operation ('input_addr_11') [344]  (0 ns)
	'load' operation ('r.V') on array 'input_r' [350]  (1.1 ns)

 <State 20>: 7.03ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_r' [350]  (1.1 ns)
	'mul' operation ('r.V') [352]  (3.02 ns)
	'add' operation ('ret.V') [359]  (0.979 ns)
	'add' operation ('ret.V') [361]  (0.979 ns)
	'add' operation ('add_ln415_11') [370]  (0.953 ns)

 <State 21>: 1.1ns
The critical path consists of the following:
	'store' operation ('store_ln415') of variable 'add_ln415_11' on array 'out_0_0_0' [371]  (1.1 ns)

 <State 22>: 7.15ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_r' [376]  (1.1 ns)
	'mul' operation ('r.V') [378]  (3.02 ns)
	'add' operation ('ret.V') [381]  (0.979 ns)
	'add' operation ('lhs') [390]  (0.953 ns)
	'store' operation ('store_ln415') of variable 'lhs' on array 'out_0_0_0' [391]  (1.1 ns)

 <State 23>: 7.15ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_r' [394]  (1.1 ns)
	'mul' operation ('r.V') [396]  (3.02 ns)
	'add' operation ('ret.V') [399]  (0.979 ns)
	'add' operation ('add_ln415_12') [408]  (0.953 ns)
	'store' operation ('store_ln415') of variable 'add_ln415_12' on array 'out_0_0_0' [409]  (1.1 ns)

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 1.82ns
The critical path consists of the following:
	'add' operation ('add_ln1169_18') [414]  (0.719 ns)
	'getelementptr' operation ('input_addr_13') [416]  (0 ns)
	'load' operation ('r.V') on array 'input_r' [419]  (1.1 ns)

 <State 26>: 7.15ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_r' [419]  (1.1 ns)
	'mul' operation ('r.V') [421]  (3.02 ns)
	'add' operation ('ret.V') [424]  (0.979 ns)
	'add' operation ('add_ln415_13') [433]  (0.953 ns)
	'store' operation ('store_ln415') of variable 'add_ln415_13' on array 'out_0_0_0' [434]  (1.1 ns)

 <State 27>: 1.1ns
The critical path consists of the following:
	'store' operation ('store_ln203', model_functions.cpp:203) of constant 0 on array 'out_0_0_0' [441]  (1.1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
