module module_0 (
    input id_1,
    input id_2,
    output logic [1 : id_1] id_3,
    input logic id_4,
    input logic id_5,
    input [id_4[id_3] : id_5] id_6,
    input logic [id_1 : id_5] id_7,
    input id_8,
    input [id_6 : (  id_4  )] id_9,
    output id_10
);
  logic id_11;
  id_12 id_13 (
      .id_3 (id_11[id_10 : id_5]),
      .id_10(id_5),
      .id_1 (id_2)
  );
  id_14 id_15 (
      .id_4 (id_3),
      .id_3 (id_2),
      .id_6 (id_5),
      .id_10(id_10),
      .id_10(id_8),
      .id_11(1)
  );
endmodule
