INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
