{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "100000000"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "design_1_i/ila_0",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "BE177176557E59FEACE2FE04795A2B22",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/multi_clock_divider_0_clk_out_1M",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/processing_system7_0_FCLK_CLK1",
                                        "isBus": false,
                                        "parentNetId": 1
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/sensor_tx_update_0_tx_data_out",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/sensor_tx_update_0_tx_data_out[15]"
                                            },
                                            {
                                                "name": "design_1_i/sensor_tx_update_0_tx_data_out[14]"
                                            },
                                            {
                                                "name": "design_1_i/sensor_tx_update_0_tx_data_out[13]"
                                            },
                                            {
                                                "name": "design_1_i/sensor_tx_update_0_tx_data_out[12]"
                                            },
                                            {
                                                "name": "design_1_i/sensor_tx_update_0_tx_data_out[11]"
                                            },
                                            {
                                                "name": "design_1_i/sensor_tx_update_0_tx_data_out[10]"
                                            },
                                            {
                                                "name": "design_1_i/sensor_tx_update_0_tx_data_out[9]"
                                            },
                                            {
                                                "name": "design_1_i/sensor_tx_update_0_tx_data_out[8]"
                                            },
                                            {
                                                "name": "design_1_i/sensor_tx_update_0_tx_data_out[7]"
                                            },
                                            {
                                                "name": "design_1_i/sensor_tx_update_0_tx_data_out[6]"
                                            },
                                            {
                                                "name": "design_1_i/sensor_tx_update_0_tx_data_out[5]"
                                            },
                                            {
                                                "name": "design_1_i/sensor_tx_update_0_tx_data_out[4]"
                                            },
                                            {
                                                "name": "design_1_i/sensor_tx_update_0_tx_data_out[3]"
                                            },
                                            {
                                                "name": "design_1_i/sensor_tx_update_0_tx_data_out[2]"
                                            },
                                            {
                                                "name": "design_1_i/sensor_tx_update_0_tx_data_out[1]"
                                            },
                                            {
                                                "name": "design_1_i/sensor_tx_update_0_tx_data_out[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "design_1_i/sensor_tx_0_overflow_p_out",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/sensor_tx_0_overflow_n_out",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    }
                ],
                "parent_nets": [
                    {
                        "id": 1,
                        "name": "design_1_i/multi_clock_divider_0/inst/clk_out_500K",
                        "state_reg": [
                            {
                                "name": "design_1_i/sensor_tx_0/inst/u_sensor_tx/u_sensor_fr_up/u_sin_ul/u_sin_addr_ul/FSM_sequential_cur_state_reg[0]",
                                "states": [
                                    {
                                        "name": "iSTATE",
                                        "val": "01"
                                    },
                                    {
                                        "name": "iSTATE0",
                                        "val": "10"
                                    },
                                    {
                                        "name": "iSTATE1",
                                        "val": "11"
                                    },
                                    {
                                        "name": "iSTATE2",
                                        "val": "00"
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}