DESIGN_NAME: fa16_rev_wrapped

VERILOG_FILES:
  - dir::fa16_rev_wrapped.sv

CLOCK_PORT: clk
CLOCK_PERIOD: 25

PRIMARY_GDSII_STREAMOUT_TOOL: klayout

"PDN_MACRO_CONNECTIONS": 
- "u_fa16b_rev vdd vss vdd vss"
"VERILOG_POWER_DEFINE": USE_POWER_PINS
"ERROR_ON_PDN_VIOLATIONS": false

IGNORE_DISCONNECTED_MODULES: 
- u_fa16b_rev

PNR_SDC_FILE: dir::constraints.sdc

STD_CELL_LIBRARY: gf180mcu_fd_sc_mcu7t5v0
TECH_LEFS: 
    "nom_*": "pdk_dir::libs.ref/gf180mcu_fd_sc_mcu7t5v0/techlef/gf180mcu_fd_sc_mcu7t5v0__nom.tlef"

# PDK / stdcell libraryâ€“specific settings
pdk::gf180mcuD:
  scl::gf180mcu_fd_sc_mcu7t5v0:

    # Use only this timing corner
    DEFAULT_CORNER: nom_tt_025C_3v30
    STA_CORNERS: [nom_tt_025C_3v30]

    # Point that corner to a specific .lib
    LIB:
      nom_tt_025C_3v30:
        - "pdk_dir::libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_3v30.lib"

# Pin Order
FP_PIN_ORDER_CFG: dir::pin_order.cfg

MACROS:
  fa16b_rev:
    gds:
      - dir::../custom_ip/fa16b_rev/fa16b_rev.gds
    lef:
      - dir::../custom_ip/fa16b_rev/fa16b_rev.lef
    vh:
      - dir::../custom_ip/fa16b_rev/fa16b_rev.vh
    lib:
      "*_tt_025C_3v30":
        - dir::../custom_ip/fa16b_rev/fa16b_rev.lib
    instances:
      u_fa16b_rev:
        location: [20, 20]
        orientation: N

# Pin metal layer
FP_IO_HLAYER: "Metal3"
FP_IO_VLAYER: "Metal4"
FP_IO_HEXTEND: 2.0

# Area
FP_SIZING: absolute
DIE_AREA: [0, 0, 400, 400]
CORE_AREA: [0, 0, 400, 400]