<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>iRRAM: include/iRRAM/cache.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">iRRAM
   &#160;<span id="projectnumber">2014_01</span>
   </div>
   <div id="projectbrief">Interactive Real RAM</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('cache_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">cache.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cache_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">iRRAM_cache.h -- caching routines for the iterative structure of the iRRAM library</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> </span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">Copyright (C) 2001-2003 Norbert Mueller</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> </span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">This file is part of the iRRAM Library.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> </span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">The iRRAM Library is free software; you can redistribute it and/or modify</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">it under the terms of the GNU Library General Public License as published by</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">the Free Software Foundation; either version 2 of the License, or (at your</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">option) any later version.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> </span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">The iRRAM Library is distributed in the hope that it will be useful, but</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU Library General Public</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">License for more details.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> </span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">You should have received a copy of the GNU Library General Public License</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">along with the iRRAM Library; see the file COPYING.LIB.  If not, write to</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">the Free Software Foundation, Inc., 59 Temple Place - Suite 330, Boston,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">MA 02111-1307, USA. </span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#ifndef iRRAM_CACHE_H</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define iRRAM_CACHE_H</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceiRRAM.html">iRRAM</a> {</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> T,<span class="keywordtype">void</span> (*clearfct)(T &amp;)&gt;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="structiRRAM_1_1wrap__type.html">   34</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structiRRAM_1_1wrap__type.html">wrap_type</a> {</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="structiRRAM_1_1wrap__type.html#a51284814786248c6edc48dc6dbf44d44">   35</a></span>&#160;    T <a class="code" href="structiRRAM_1_1wrap__type.html#a51284814786248c6edc48dc6dbf44d44">v</a>;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="structiRRAM_1_1wrap__type.html#ad6a46f65e5c96024c5ac9633b3590771">   36</a></span>&#160;    <a class="code" href="structiRRAM_1_1wrap__type.html#ad6a46f65e5c96024c5ac9633b3590771">wrap_type</a>() noexcept(noexcept(T())) : v(T()) {}</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="structiRRAM_1_1wrap__type.html#a61d920db6330105d94dcfd31cf2c7aeb">   37</a></span>&#160;    <a class="code" href="structiRRAM_1_1wrap__type.html#a61d920db6330105d94dcfd31cf2c7aeb">wrap_type</a>(<span class="keyword">const</span> T &amp;v) noexcept(noexcept(T(v))) : v(v) {}</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structiRRAM_1_1wrap__type.html#a183f5d32cc9719dbdc798ac2ec2c2235">   38</a></span>&#160;    <a class="code" href="structiRRAM_1_1wrap__type.html#a183f5d32cc9719dbdc798ac2ec2c2235">wrap_type</a>(<a class="code" href="structiRRAM_1_1wrap__type.html">wrap_type</a> &amp;&amp;o) noexcept(noexcept(<a class="code" href="namespacestd.html">std</a>::<a class="code" href="namespaceiRRAM.html#ae8ad383ac8f7b1895a71e250035fa8f3">swap</a>(v, o.v))) : <a class="code" href="structiRRAM_1_1wrap__type.html">wrap_type</a>() { <span class="keyword">using</span> <a class="code" href="namespaceiRRAM.html#ae8ad383ac8f7b1895a71e250035fa8f3">std::swap</a>; <a class="code" href="namespaceiRRAM.html#ae8ad383ac8f7b1895a71e250035fa8f3">swap</a>(v, o.v); }</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="structiRRAM_1_1wrap__type.html#a0ef9814ea76b17a7a97d82d301a29f61">   39</a></span>&#160;    <a class="code" href="structiRRAM_1_1wrap__type.html#a0ef9814ea76b17a7a97d82d301a29f61">~wrap_type</a>() noexcept { clearfct(v); }</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structiRRAM_1_1wrap__type.html#ab30398ecd707759691cd05d8183a47c5">   40</a></span>&#160;    <a class="code" href="structiRRAM_1_1wrap__type.html">wrap_type</a> &amp; <a class="code" href="structiRRAM_1_1wrap__type.html#ab30398ecd707759691cd05d8183a47c5">operator=</a>(<span class="keyword">const</span> T &amp;_v) noexcept(noexcept(const_cast&lt;T &amp;&gt;(_v)=_v)) { v = _v; <span class="keywordflow">return</span> *<span class="keyword">this</span>; }</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="structiRRAM_1_1wrap__type.html#a5efcd42cca5672b3c38899712f397c35">   41</a></span>&#160;    <a class="code" href="structiRRAM_1_1wrap__type.html">wrap_type</a> &amp; <a class="code" href="structiRRAM_1_1wrap__type.html#a5efcd42cca5672b3c38899712f397c35">operator=</a>(<a class="code" href="structiRRAM_1_1wrap__type.html">wrap_type</a> o) noexcept(noexcept(<a class="code" href="namespaceiRRAM.html#ae8ad383ac8f7b1895a71e250035fa8f3">std::swap</a>(v, o.v))) { <span class="keyword">using</span> <a class="code" href="namespaceiRRAM.html#ae8ad383ac8f7b1895a71e250035fa8f3">std::swap</a>; <a class="code" href="namespaceiRRAM.html#ae8ad383ac8f7b1895a71e250035fa8f3">swap</a>(v, o.v); <span class="keywordflow">return</span> *<span class="keyword">this</span>; }</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structiRRAM_1_1wrap__type.html#a12a5c410112f4135eba18cb1b0fe3feb">   42</a></span>&#160;    <span class="keyword">operator</span> T() const noexcept { <span class="keywordflow">return</span> <a class="code" href="structiRRAM_1_1wrap__type.html#a51284814786248c6edc48dc6dbf44d44">v</a>; }</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;};</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structiRRAM_1_1get__type.html">   45</a></span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">struct </span><a class="code" href="structiRRAM_1_1get__type.html">get_type</a> {</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structiRRAM_1_1get__type.html#afa84150e70d50aa78078896a17ba3f05">   46</a></span>&#160;    <span class="keyword">typedef</span> T <a class="code" href="structiRRAM_1_1get__type.html#afa84150e70d50aa78078896a17ba3f05">type</a>;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;};</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structiRRAM_1_1get__type_3_01bool_01_4.html">   49</a></span>&#160;<span class="keyword">template</span> &lt;&gt; <span class="keyword">struct </span><a class="code" href="structiRRAM_1_1get__type.html">get_type</a>&lt;bool&gt; {</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structiRRAM_1_1get__type_3_01bool_01_4.html#a29545a9c8592746591d18aa5fcd464cb">   50</a></span>&#160;    <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="structiRRAM_1_1get__type_3_01bool_01_4.html#a29545a9c8592746591d18aa5fcd464cb">clear</a>(<span class="keywordtype">bool</span> &amp;){}</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="structiRRAM_1_1get__type_3_01bool_01_4.html#a264b86d8b330fbac194187b121a63ec3">   51</a></span>&#160;    <span class="keyword">typedef</span> <a class="code" href="structiRRAM_1_1wrap__type.html">wrap_type&lt;bool,clear&gt;</a> <a class="code" href="structiRRAM_1_1get__type_3_01bool_01_4.html#a264b86d8b330fbac194187b121a63ec3">type</a>;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;};</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structiRRAM_1_1get__type_3_01MP__type_01_4.html">   54</a></span>&#160;<span class="keyword">template</span> &lt;&gt; <span class="keyword">struct </span><a class="code" href="structiRRAM_1_1get__type.html">get_type</a>&lt;<a class="code" href="MPFR__interface_8h.html#abc8dd1e837f6e1f981e04a77bfc2c5c0">MP_type</a>&gt; {</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="structiRRAM_1_1get__type_3_01MP__type_01_4.html#a8553f5b920718be366d9045bcc2b6bf0">   55</a></span>&#160;    <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="structiRRAM_1_1get__type_3_01MP__type_01_4.html#a8553f5b920718be366d9045bcc2b6bf0">clear</a>(<a class="code" href="MPFR__interface_8h.html#abc8dd1e837f6e1f981e04a77bfc2c5c0">MP_type</a> &amp;t){ <span class="keywordflow">if</span>(t) <a class="code" href="MPFR__interface_8h.html#a9044fd646fbcbaad419a926227084e50">MP_clear</a>(t); }</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structiRRAM_1_1get__type_3_01MP__type_01_4.html#adf4e490840d39b8822960bdfc1fde2b9">   56</a></span>&#160;    <span class="keyword">typedef</span> <a class="code" href="structiRRAM_1_1wrap__type.html">wrap_type&lt;MP_type,clear&gt;</a> <a class="code" href="structiRRAM_1_1get__type_3_01MP__type_01_4.html#adf4e490840d39b8822960bdfc1fde2b9">type</a>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;};</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structiRRAM_1_1get__type_3_01MP__int__type_01_4.html">   59</a></span>&#160;<span class="keyword">template</span> &lt;&gt; <span class="keyword">struct </span><a class="code" href="structiRRAM_1_1get__type.html">get_type</a>&lt;<a class="code" href="MPFR__interface_8h.html#a373401f5cf7368508414795c05e403c0">MP_int_type</a>&gt; {</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structiRRAM_1_1get__type_3_01MP__int__type_01_4.html#aabf7696a99c37bd4c20c2be36d504567">   60</a></span>&#160;    <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="structiRRAM_1_1get__type_3_01MP__int__type_01_4.html#aabf7696a99c37bd4c20c2be36d504567">clear</a>(<a class="code" href="MPFR__interface_8h.html#a373401f5cf7368508414795c05e403c0">MP_int_type</a> &amp;t){ <span class="keywordflow">if</span> (t) <a class="code" href="MPFR__interface_8h.html#af568585041d0820ebe1672b144329a30">MP_int_clear</a>(t); }</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="structiRRAM_1_1get__type_3_01MP__int__type_01_4.html#ac900a82e894ef8ae463c586d2fa9deb5">   61</a></span>&#160;    <span class="keyword">typedef</span> <a class="code" href="structiRRAM_1_1wrap__type.html">wrap_type&lt;MP_int_type,clear&gt;</a> <a class="code" href="structiRRAM_1_1get__type_3_01MP__int__type_01_4.html#ac900a82e894ef8ae463c586d2fa9deb5">type</a>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;};</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__cache__type.html">   65</a></span>&#160;<span class="keyword">class </span><a class="code" href="classiRRAM_1_1iRRAM__cache__type.html">iRRAM_cache_type</a>{</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">virtual</span> <span class="keywordtype">void</span> clear()=0;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keyword">virtual</span> <span class="keywordtype">void</span> rewind() noexcept =0;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;};</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classiRRAM_1_1cachelist.html">   71</a></span>&#160;<span class="keyword">class </span><a class="code" href="classiRRAM_1_1cachelist.html">cachelist</a>{<span class="keyword">public</span>:</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classiRRAM_1_1cachelist.html#a9d338d7fe29613521ef1bef76b4ceee1">   72</a></span>&#160;<a class="code" href="classiRRAM_1_1iRRAM__cache__type.html">iRRAM_cache_type</a>* <span class="keywordtype">id</span>[50];</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;};</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__cache.html">   75</a></span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> DATA&gt; <span class="keyword">class </span><a class="code" href="classiRRAM_1_1iRRAM__cache.html">iRRAM_cache</a> : <span class="keyword">public</span> <a class="code" href="classiRRAM_1_1iRRAM__cache__type.html">iRRAM_cache_type</a></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;{</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__cache.html#a5ca089e57bb1a1596d0991a6b3a4251e">   78</a></span>&#160;std::vector&lt;typename get_type&lt;DATA&gt;::type&gt; <a class="code" href="classiRRAM_1_1iRRAM__cache.html#a5ca089e57bb1a1596d0991a6b3a4251e">data</a>;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__cache.html#ab25004ccf6935aaf74a4db8bc7ce9046">   79</a></span>&#160;<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> current = 0;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__cache.html#a0b5d320765a8fdffac5778b54279473c">   80</a></span>&#160;<span class="keywordtype">bool</span> active = <span class="keyword">false</span>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__cache.html#ae01d73e5c9fc43470f177d288572dfbf">   82</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classiRRAM_1_1iRRAM__cache.html#ae01d73e5c9fc43470f177d288572dfbf">put</a>(<span class="keyword">const</span> DATA&amp; x){</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="common_8h.html#a75d9f803ddec699309ea1457a4646edf">iRRAM_unlikely</a>(!active)){activate();}</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  data.emplace_back(x);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  current++;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;};</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__cache.html#aae2208f8fd564ad5ff5cda271ec8254a">   88</a></span>&#160;<span class="keywordtype">bool</span> <span class="keyword">get</span>(DATA&amp; x) noexcept(noexcept(x=x)) {</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordflow">if</span> (current&gt;=data.size())<span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    x=data[current++];</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>; </div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;}</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__cache.html#ae1361557ae5c63d96814804dbb613f69">   94</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classiRRAM_1_1iRRAM__cache.html#ae1361557ae5c63d96814804dbb613f69">modify</a>(<span class="keyword">const</span> DATA&amp; x) noexcept(noexcept(const_cast&lt;DATA &amp;&gt;(x)=x)) {</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  data[current-1]=x;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;}</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__cache.html#a14dbf58be4804c15443ac1e499ef52de">   98</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classiRRAM_1_1iRRAM__cache.html#a14dbf58be4804c15443ac1e499ef52de">rewind</a>() noexcept {</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  current=0;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;};</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__cache.html#a942a7c64171a81c82a79562a8fe2f0fd">  102</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classiRRAM_1_1iRRAM__cache.html#a942a7c64171a81c82a79562a8fe2f0fd">clear</a>(){</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  data.clear();</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  active=<span class="keyword">false</span>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  current=0;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;};</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__cache.html#a4478aeb5aec671a5dea67313da444247">  108</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classiRRAM_1_1iRRAM__cache.html#a4478aeb5aec671a5dea67313da444247">activate</a>(){</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  data.clear();</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  active=<span class="keyword">true</span>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <a class="code" href="namespaceiRRAM.html#a9980403e5d3204b1379c8df7465860c3">state</a>.<a class="code" href="structiRRAM_1_1state__t.html#aace2f0340a268408360785bb08e4f8a3">cache_active</a>-&gt;<a class="code" href="classiRRAM_1_1cachelist.html#a9d338d7fe29613521ef1bef76b4ceee1">id</a>[<a class="code" href="namespaceiRRAM.html#a9980403e5d3204b1379c8df7465860c3">state</a>.<a class="code" href="structiRRAM_1_1state__t.html#a06be6e8bab11b6c2aecdbdbef5344f2d">max_active</a>++]=<span class="keyword">this</span>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  current=0;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;};</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;};</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__thread__data__class.html">  117</a></span>&#160;<span class="keyword">class </span><a class="code" href="classiRRAM_1_1iRRAM__thread__data__class.html">iRRAM_thread_data_class</a> { <span class="keyword">public</span>:</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<a class="code" href="classiRRAM_1_1iRRAM__thread__data__class.html">iRRAM_thread_data_class</a>();</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;~<a class="code" href="classiRRAM_1_1iRRAM__thread__data__class.html">iRRAM_thread_data_class</a>();</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__thread__data__class.html#a31e7459ae8606271ce5a08baa13675ef">  120</a></span>&#160;<a class="code" href="classiRRAM_1_1iRRAM__cache.html">iRRAM_cache&lt;bool&gt;</a> <a class="code" href="classiRRAM_1_1iRRAM__thread__data__class.html#a31e7459ae8606271ce5a08baa13675ef">cache_b</a>;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__thread__data__class.html#a7c937b28a86fc046b019823a5385c6e2">  121</a></span>&#160;<a class="code" href="classiRRAM_1_1iRRAM__cache.html">iRRAM_cache&lt;short&gt;</a> <a class="code" href="classiRRAM_1_1iRRAM__thread__data__class.html#a7c937b28a86fc046b019823a5385c6e2">cache_sh</a>;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__thread__data__class.html#abf7cd93af72296185b22c76d072542ba">  122</a></span>&#160;<a class="code" href="classiRRAM_1_1iRRAM__cache.html">iRRAM_cache&lt;unsigned short&gt;</a> <a class="code" href="classiRRAM_1_1iRRAM__thread__data__class.html#abf7cd93af72296185b22c76d072542ba">cache_ush</a>;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__thread__data__class.html#a1b939081fa2af8443c78e710dae53924">  123</a></span>&#160;<a class="code" href="classiRRAM_1_1iRRAM__cache.html">iRRAM_cache&lt;int&gt;</a> <a class="code" href="classiRRAM_1_1iRRAM__thread__data__class.html#a1b939081fa2af8443c78e710dae53924">cache_i</a>;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__thread__data__class.html#a0ef85a394cff284714938ac840d1bebf">  124</a></span>&#160;<a class="code" href="classiRRAM_1_1iRRAM__cache.html">iRRAM_cache&lt;long&gt;</a> <a class="code" href="classiRRAM_1_1iRRAM__thread__data__class.html#a0ef85a394cff284714938ac840d1bebf">cache_l</a>;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__thread__data__class.html#a78b56a4e44b2c4585721e997aefa8e6d">  125</a></span>&#160;<a class="code" href="classiRRAM_1_1iRRAM__cache.html">iRRAM_cache&lt;unsigned long&gt;</a> <a class="code" href="classiRRAM_1_1iRRAM__thread__data__class.html#a78b56a4e44b2c4585721e997aefa8e6d">cache_ul</a>;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__thread__data__class.html#a6216b43705225548569ed64cd3fa0050">  126</a></span>&#160;<a class="code" href="classiRRAM_1_1iRRAM__cache.html">iRRAM_cache&lt;double&gt;</a> <a class="code" href="classiRRAM_1_1iRRAM__thread__data__class.html#a6216b43705225548569ed64cd3fa0050">cache_d</a>;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__thread__data__class.html#a4df3707c13338a144a04a84511391265">  127</a></span>&#160;<a class="code" href="classiRRAM_1_1iRRAM__cache.html">iRRAM_cache&lt;long long&gt;</a> <a class="code" href="classiRRAM_1_1iRRAM__thread__data__class.html#a4df3707c13338a144a04a84511391265">cache_ll</a>;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__thread__data__class.html#abb48751e857cc60301bb7fba65c5374d">  128</a></span>&#160;<a class="code" href="classiRRAM_1_1iRRAM__cache.html">iRRAM_cache&lt;unsigned int&gt;</a> <a class="code" href="classiRRAM_1_1iRRAM__thread__data__class.html#abb48751e857cc60301bb7fba65c5374d">cache_ui</a>;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__thread__data__class.html#a5aaa5be45aae0af21cc431e5e5f22b64">  129</a></span>&#160;<a class="code" href="classiRRAM_1_1iRRAM__cache.html">iRRAM_cache&lt;unsigned long long&gt;</a> <a class="code" href="classiRRAM_1_1iRRAM__thread__data__class.html#a5aaa5be45aae0af21cc431e5e5f22b64">cache_ull</a>;</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__thread__data__class.html#a7264543a48e429e17f55193b21a5f94a">  130</a></span>&#160;<a class="code" href="classiRRAM_1_1iRRAM__cache.html">iRRAM_cache&lt;std::string&gt;</a> <a class="code" href="classiRRAM_1_1iRRAM__thread__data__class.html#a7264543a48e429e17f55193b21a5f94a">cache_s</a>;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__thread__data__class.html#a3951c1ab7ab6e414bec0574b9a7ade5b">  131</a></span>&#160;<a class="code" href="classiRRAM_1_1iRRAM__cache.html">iRRAM_cache&lt;float&gt;</a> <a class="code" href="classiRRAM_1_1iRRAM__thread__data__class.html#a3951c1ab7ab6e414bec0574b9a7ade5b">cache_f</a>;</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__thread__data__class.html#af83cdac1931eb56a1e2432322debea8d">  132</a></span>&#160;<a class="code" href="classiRRAM_1_1iRRAM__cache.html">iRRAM_cache&lt;void*&gt;</a> <a class="code" href="classiRRAM_1_1iRRAM__thread__data__class.html#af83cdac1931eb56a1e2432322debea8d">cache_v</a>;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__thread__data__class.html#aacc6d874ccb54f0b739b814308c9f1ed">  133</a></span>&#160;<a class="code" href="classiRRAM_1_1iRRAM__cache.html">iRRAM_cache&lt;MP_type&gt;</a> <a class="code" href="classiRRAM_1_1iRRAM__thread__data__class.html#aacc6d874ccb54f0b739b814308c9f1ed">cache_mp</a>;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__thread__data__class.html#a5320041de69974dc39957bda9542ee4b">  134</a></span>&#160;<a class="code" href="classiRRAM_1_1iRRAM__cache.html">iRRAM_cache&lt;MP_int_type&gt;</a> <a class="code" href="classiRRAM_1_1iRRAM__thread__data__class.html#a5320041de69974dc39957bda9542ee4b">cache_mpi</a>;</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__thread__data__class.html#acf27e5b1fc76e6220ae8ca3cbaaf96a1">  135</a></span>&#160;<a class="code" href="classiRRAM_1_1iRRAM__cache.html">iRRAM_cache&lt;std::ostream*&gt;</a> <a class="code" href="classiRRAM_1_1iRRAM__thread__data__class.html#acf27e5b1fc76e6220ae8ca3cbaaf96a1">cache_os</a>;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="classiRRAM_1_1iRRAM__thread__data__class.html#ab59dcde609b40458758cc7c3743ba647">  136</a></span>&#160;<a class="code" href="classiRRAM_1_1iRRAM__cache.html">iRRAM_cache&lt;std::istream*&gt;</a> <a class="code" href="classiRRAM_1_1iRRAM__thread__data__class.html#ab59dcde609b40458758cc7c3743ba647">cache_is</a>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;};</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;} <span class="comment">// namespace iRRAM</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#endif //define iRRAM_CACHE_H</span></div><div class="ttc" id="classiRRAM_1_1iRRAM__cache_html_ae1361557ae5c63d96814804dbb613f69"><div class="ttname"><a href="classiRRAM_1_1iRRAM__cache.html#ae1361557ae5c63d96814804dbb613f69">iRRAM::iRRAM_cache::modify</a></div><div class="ttdeci">void modify(const DATA &amp;x) noexcept(noexcept(const_cast&lt; DATA &amp;&gt;(x)=x))</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00094">cache.h:94</a></div></div>
<div class="ttc" id="classiRRAM_1_1cachelist_html_a9d338d7fe29613521ef1bef76b4ceee1"><div class="ttname"><a href="classiRRAM_1_1cachelist.html#a9d338d7fe29613521ef1bef76b4ceee1">iRRAM::cachelist::id</a></div><div class="ttdeci">iRRAM_cache_type * id[50]</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00072">cache.h:72</a></div></div>
<div class="ttc" id="structiRRAM_1_1get__type_html"><div class="ttname"><a href="structiRRAM_1_1get__type.html">iRRAM::get_type</a></div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00045">cache.h:45</a></div></div>
<div class="ttc" id="structiRRAM_1_1get__type_3_01bool_01_4_html_a264b86d8b330fbac194187b121a63ec3"><div class="ttname"><a href="structiRRAM_1_1get__type_3_01bool_01_4.html#a264b86d8b330fbac194187b121a63ec3">iRRAM::get_type&lt; bool &gt;::type</a></div><div class="ttdeci">wrap_type&lt; bool, clear &gt; type</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00051">cache.h:51</a></div></div>
<div class="ttc" id="classiRRAM_1_1iRRAM__thread__data__class_html_a7c937b28a86fc046b019823a5385c6e2"><div class="ttname"><a href="classiRRAM_1_1iRRAM__thread__data__class.html#a7c937b28a86fc046b019823a5385c6e2">iRRAM::iRRAM_thread_data_class::cache_sh</a></div><div class="ttdeci">iRRAM_cache&lt; short &gt; cache_sh</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00121">cache.h:121</a></div></div>
<div class="ttc" id="common_8h_html_a75d9f803ddec699309ea1457a4646edf"><div class="ttname"><a href="common_8h.html#a75d9f803ddec699309ea1457a4646edf">iRRAM_unlikely</a></div><div class="ttdeci">#define iRRAM_unlikely(x)</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00013">common.h:13</a></div></div>
<div class="ttc" id="classiRRAM_1_1iRRAM__thread__data__class_html_abf7cd93af72296185b22c76d072542ba"><div class="ttname"><a href="classiRRAM_1_1iRRAM__thread__data__class.html#abf7cd93af72296185b22c76d072542ba">iRRAM::iRRAM_thread_data_class::cache_ush</a></div><div class="ttdeci">iRRAM_cache&lt; unsigned short &gt; cache_ush</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00122">cache.h:122</a></div></div>
<div class="ttc" id="classiRRAM_1_1cachelist_html"><div class="ttname"><a href="classiRRAM_1_1cachelist.html">iRRAM::cachelist</a></div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00071">cache.h:71</a></div></div>
<div class="ttc" id="structiRRAM_1_1wrap__type_html_a51284814786248c6edc48dc6dbf44d44"><div class="ttname"><a href="structiRRAM_1_1wrap__type.html#a51284814786248c6edc48dc6dbf44d44">iRRAM::wrap_type::v</a></div><div class="ttdeci">T v</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00035">cache.h:35</a></div></div>
<div class="ttc" id="classiRRAM_1_1iRRAM__thread__data__class_html_a78b56a4e44b2c4585721e997aefa8e6d"><div class="ttname"><a href="classiRRAM_1_1iRRAM__thread__data__class.html#a78b56a4e44b2c4585721e997aefa8e6d">iRRAM::iRRAM_thread_data_class::cache_ul</a></div><div class="ttdeci">iRRAM_cache&lt; unsigned long &gt; cache_ul</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00125">cache.h:125</a></div></div>
<div class="ttc" id="structiRRAM_1_1wrap__type_html_a183f5d32cc9719dbdc798ac2ec2c2235"><div class="ttname"><a href="structiRRAM_1_1wrap__type.html#a183f5d32cc9719dbdc798ac2ec2c2235">iRRAM::wrap_type::wrap_type</a></div><div class="ttdeci">wrap_type(wrap_type &amp;&amp;o) noexcept(noexcept(std::swap(v, o.v)))</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00038">cache.h:38</a></div></div>
<div class="ttc" id="structiRRAM_1_1wrap__type_html_a0ef9814ea76b17a7a97d82d301a29f61"><div class="ttname"><a href="structiRRAM_1_1wrap__type.html#a0ef9814ea76b17a7a97d82d301a29f61">iRRAM::wrap_type::~wrap_type</a></div><div class="ttdeci">~wrap_type() noexcept</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00039">cache.h:39</a></div></div>
<div class="ttc" id="classiRRAM_1_1iRRAM__thread__data__class_html_a7264543a48e429e17f55193b21a5f94a"><div class="ttname"><a href="classiRRAM_1_1iRRAM__thread__data__class.html#a7264543a48e429e17f55193b21a5f94a">iRRAM::iRRAM_thread_data_class::cache_s</a></div><div class="ttdeci">iRRAM_cache&lt; std::string &gt; cache_s</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00130">cache.h:130</a></div></div>
<div class="ttc" id="namespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdoc">STL namespace. </div></div>
<div class="ttc" id="MPFR__interface_8h_html_a9044fd646fbcbaad419a926227084e50"><div class="ttname"><a href="MPFR__interface_8h.html#a9044fd646fbcbaad419a926227084e50">MP_clear</a></div><div class="ttdeci">#define MP_clear(z)</div><div class="ttdef"><b>Definition:</b> <a href="MPFR__interface_8h_source.html#l00063">MPFR_interface.h:63</a></div></div>
<div class="ttc" id="classiRRAM_1_1iRRAM__thread__data__class_html_acf27e5b1fc76e6220ae8ca3cbaaf96a1"><div class="ttname"><a href="classiRRAM_1_1iRRAM__thread__data__class.html#acf27e5b1fc76e6220ae8ca3cbaaf96a1">iRRAM::iRRAM_thread_data_class::cache_os</a></div><div class="ttdeci">iRRAM_cache&lt; std::ostream * &gt; cache_os</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00135">cache.h:135</a></div></div>
<div class="ttc" id="classiRRAM_1_1iRRAM__thread__data__class_html_a4df3707c13338a144a04a84511391265"><div class="ttname"><a href="classiRRAM_1_1iRRAM__thread__data__class.html#a4df3707c13338a144a04a84511391265">iRRAM::iRRAM_thread_data_class::cache_ll</a></div><div class="ttdeci">iRRAM_cache&lt; long long &gt; cache_ll</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00127">cache.h:127</a></div></div>
<div class="ttc" id="structiRRAM_1_1wrap__type_html_ad6a46f65e5c96024c5ac9633b3590771"><div class="ttname"><a href="structiRRAM_1_1wrap__type.html#ad6a46f65e5c96024c5ac9633b3590771">iRRAM::wrap_type::wrap_type</a></div><div class="ttdeci">wrap_type() noexcept(noexcept(T()))</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00036">cache.h:36</a></div></div>
<div class="ttc" id="classiRRAM_1_1iRRAM__thread__data__class_html_a5aaa5be45aae0af21cc431e5e5f22b64"><div class="ttname"><a href="classiRRAM_1_1iRRAM__thread__data__class.html#a5aaa5be45aae0af21cc431e5e5f22b64">iRRAM::iRRAM_thread_data_class::cache_ull</a></div><div class="ttdeci">iRRAM_cache&lt; unsigned long long &gt; cache_ull</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00129">cache.h:129</a></div></div>
<div class="ttc" id="classiRRAM_1_1iRRAM__thread__data__class_html_aacc6d874ccb54f0b739b814308c9f1ed"><div class="ttname"><a href="classiRRAM_1_1iRRAM__thread__data__class.html#aacc6d874ccb54f0b739b814308c9f1ed">iRRAM::iRRAM_thread_data_class::cache_mp</a></div><div class="ttdeci">iRRAM_cache&lt; MP_type &gt; cache_mp</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00133">cache.h:133</a></div></div>
<div class="ttc" id="classiRRAM_1_1iRRAM__thread__data__class_html_af83cdac1931eb56a1e2432322debea8d"><div class="ttname"><a href="classiRRAM_1_1iRRAM__thread__data__class.html#af83cdac1931eb56a1e2432322debea8d">iRRAM::iRRAM_thread_data_class::cache_v</a></div><div class="ttdeci">iRRAM_cache&lt; void * &gt; cache_v</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00132">cache.h:132</a></div></div>
<div class="ttc" id="structiRRAM_1_1wrap__type_html_a5efcd42cca5672b3c38899712f397c35"><div class="ttname"><a href="structiRRAM_1_1wrap__type.html#a5efcd42cca5672b3c38899712f397c35">iRRAM::wrap_type::operator=</a></div><div class="ttdeci">wrap_type &amp; operator=(wrap_type o) noexcept(noexcept(std::swap(v, o.v)))</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00041">cache.h:41</a></div></div>
<div class="ttc" id="structiRRAM_1_1wrap__type_html_ab30398ecd707759691cd05d8183a47c5"><div class="ttname"><a href="structiRRAM_1_1wrap__type.html#ab30398ecd707759691cd05d8183a47c5">iRRAM::wrap_type::operator=</a></div><div class="ttdeci">wrap_type &amp; operator=(const T &amp;_v) noexcept(noexcept(const_cast&lt; T &amp;&gt;(_v)=_v))</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00040">cache.h:40</a></div></div>
<div class="ttc" id="classiRRAM_1_1iRRAM__thread__data__class_html_a31e7459ae8606271ce5a08baa13675ef"><div class="ttname"><a href="classiRRAM_1_1iRRAM__thread__data__class.html#a31e7459ae8606271ce5a08baa13675ef">iRRAM::iRRAM_thread_data_class::cache_b</a></div><div class="ttdeci">iRRAM_cache&lt; bool &gt; cache_b</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00120">cache.h:120</a></div></div>
<div class="ttc" id="structiRRAM_1_1get__type_3_01MP__type_01_4_html_a8553f5b920718be366d9045bcc2b6bf0"><div class="ttname"><a href="structiRRAM_1_1get__type_3_01MP__type_01_4.html#a8553f5b920718be366d9045bcc2b6bf0">iRRAM::get_type&lt; MP_type &gt;::clear</a></div><div class="ttdeci">static void clear(MP_type &amp;t)</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00055">cache.h:55</a></div></div>
<div class="ttc" id="classiRRAM_1_1iRRAM__cache_html_a5ca089e57bb1a1596d0991a6b3a4251e"><div class="ttname"><a href="classiRRAM_1_1iRRAM__cache.html#a5ca089e57bb1a1596d0991a6b3a4251e">iRRAM::iRRAM_cache::data</a></div><div class="ttdeci">std::vector&lt; typename get_type&lt; DATA &gt;::type &gt; data</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00078">cache.h:78</a></div></div>
<div class="ttc" id="structiRRAM_1_1get__type_3_01bool_01_4_html_a29545a9c8592746591d18aa5fcd464cb"><div class="ttname"><a href="structiRRAM_1_1get__type_3_01bool_01_4.html#a29545a9c8592746591d18aa5fcd464cb">iRRAM::get_type&lt; bool &gt;::clear</a></div><div class="ttdeci">static void clear(bool &amp;)</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00050">cache.h:50</a></div></div>
<div class="ttc" id="classiRRAM_1_1iRRAM__cache_html_a4478aeb5aec671a5dea67313da444247"><div class="ttname"><a href="classiRRAM_1_1iRRAM__cache.html#a4478aeb5aec671a5dea67313da444247">iRRAM::iRRAM_cache::activate</a></div><div class="ttdeci">void activate()</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00108">cache.h:108</a></div></div>
<div class="ttc" id="namespaceiRRAM_html_ae8ad383ac8f7b1895a71e250035fa8f3"><div class="ttname"><a href="namespaceiRRAM.html#ae8ad383ac8f7b1895a71e250035fa8f3">iRRAM::swap</a></div><div class="ttdeci">void swap(REAL &amp;a, REAL &amp;b) noexcept</div><div class="ttdef"><b>Definition:</b> <a href="REAL_8h_source.html#l00498">REAL.h:498</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html_a06be6e8bab11b6c2aecdbdbef5344f2d"><div class="ttname"><a href="structiRRAM_1_1state__t.html#a06be6e8bab11b6c2aecdbdbef5344f2d">iRRAM::state_t::max_active</a></div><div class="ttdeci">int max_active</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00118">core.h:118</a></div></div>
<div class="ttc" id="classiRRAM_1_1iRRAM__cache_html_ae01d73e5c9fc43470f177d288572dfbf"><div class="ttname"><a href="classiRRAM_1_1iRRAM__cache.html#ae01d73e5c9fc43470f177d288572dfbf">iRRAM::iRRAM_cache::put</a></div><div class="ttdeci">void put(const DATA &amp;x)</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00082">cache.h:82</a></div></div>
<div class="ttc" id="classiRRAM_1_1iRRAM__thread__data__class_html_ab59dcde609b40458758cc7c3743ba647"><div class="ttname"><a href="classiRRAM_1_1iRRAM__thread__data__class.html#ab59dcde609b40458758cc7c3743ba647">iRRAM::iRRAM_thread_data_class::cache_is</a></div><div class="ttdeci">iRRAM_cache&lt; std::istream * &gt; cache_is</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00136">cache.h:136</a></div></div>
<div class="ttc" id="classiRRAM_1_1iRRAM__thread__data__class_html_a1b939081fa2af8443c78e710dae53924"><div class="ttname"><a href="classiRRAM_1_1iRRAM__thread__data__class.html#a1b939081fa2af8443c78e710dae53924">iRRAM::iRRAM_thread_data_class::cache_i</a></div><div class="ttdeci">iRRAM_cache&lt; int &gt; cache_i</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00123">cache.h:123</a></div></div>
<div class="ttc" id="structiRRAM_1_1wrap__type_html_a61d920db6330105d94dcfd31cf2c7aeb"><div class="ttname"><a href="structiRRAM_1_1wrap__type.html#a61d920db6330105d94dcfd31cf2c7aeb">iRRAM::wrap_type::wrap_type</a></div><div class="ttdeci">wrap_type(const T &amp;v) noexcept(noexcept(T(v)))</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00037">cache.h:37</a></div></div>
<div class="ttc" id="namespaceiRRAM_html_a9980403e5d3204b1379c8df7465860c3"><div class="ttname"><a href="namespaceiRRAM.html#a9980403e5d3204b1379c8df7465860c3">iRRAM::state</a></div><div class="ttdeci">iRRAM_TLS state_t state</div><div class="ttdef"><b>Definition:</b> <a href="stack_8cc_source.html#l00046">stack.cc:46</a></div></div>
<div class="ttc" id="classiRRAM_1_1iRRAM__cache_html_a14dbf58be4804c15443ac1e499ef52de"><div class="ttname"><a href="classiRRAM_1_1iRRAM__cache.html#a14dbf58be4804c15443ac1e499ef52de">iRRAM::iRRAM_cache::rewind</a></div><div class="ttdeci">void rewind() noexcept</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00098">cache.h:98</a></div></div>
<div class="ttc" id="classiRRAM_1_1iRRAM__thread__data__class_html_abb48751e857cc60301bb7fba65c5374d"><div class="ttname"><a href="classiRRAM_1_1iRRAM__thread__data__class.html#abb48751e857cc60301bb7fba65c5374d">iRRAM::iRRAM_thread_data_class::cache_ui</a></div><div class="ttdeci">iRRAM_cache&lt; unsigned int &gt; cache_ui</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00128">cache.h:128</a></div></div>
<div class="ttc" id="classiRRAM_1_1iRRAM__thread__data__class_html"><div class="ttname"><a href="classiRRAM_1_1iRRAM__thread__data__class.html">iRRAM::iRRAM_thread_data_class</a></div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00117">cache.h:117</a></div></div>
<div class="ttc" id="classiRRAM_1_1iRRAM__thread__data__class_html_a3951c1ab7ab6e414bec0574b9a7ade5b"><div class="ttname"><a href="classiRRAM_1_1iRRAM__thread__data__class.html#a3951c1ab7ab6e414bec0574b9a7ade5b">iRRAM::iRRAM_thread_data_class::cache_f</a></div><div class="ttdeci">iRRAM_cache&lt; float &gt; cache_f</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00131">cache.h:131</a></div></div>
<div class="ttc" id="namespaceiRRAM_html"><div class="ttname"><a href="namespaceiRRAM.html">iRRAM</a></div><div class="ttdef"><b>Definition:</b> <a href="COMPLEX_8cc_source.html#l00029">COMPLEX.cc:29</a></div></div>
<div class="ttc" id="classiRRAM_1_1iRRAM__thread__data__class_html_a0ef85a394cff284714938ac840d1bebf"><div class="ttname"><a href="classiRRAM_1_1iRRAM__thread__data__class.html#a0ef85a394cff284714938ac840d1bebf">iRRAM::iRRAM_thread_data_class::cache_l</a></div><div class="ttdeci">iRRAM_cache&lt; long &gt; cache_l</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00124">cache.h:124</a></div></div>
<div class="ttc" id="classiRRAM_1_1iRRAM__cache_html"><div class="ttname"><a href="classiRRAM_1_1iRRAM__cache.html">iRRAM::iRRAM_cache</a></div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00075">cache.h:75</a></div></div>
<div class="ttc" id="MPFR__interface_8h_html_abc8dd1e837f6e1f981e04a77bfc2c5c0"><div class="ttname"><a href="MPFR__interface_8h.html#abc8dd1e837f6e1f981e04a77bfc2c5c0">MP_type</a></div><div class="ttdeci">#define MP_type</div><div class="ttdef"><b>Definition:</b> <a href="MPFR__interface_8h_source.html#l00047">MPFR_interface.h:47</a></div></div>
<div class="ttc" id="MPFR__interface_8h_html_af568585041d0820ebe1672b144329a30"><div class="ttname"><a href="MPFR__interface_8h.html#af568585041d0820ebe1672b144329a30">MP_int_clear</a></div><div class="ttdeci">#define MP_int_clear(z)</div><div class="ttdef"><b>Definition:</b> <a href="MPFR__interface_8h_source.html#l00064">MPFR_interface.h:64</a></div></div>
<div class="ttc" id="structiRRAM_1_1get__type_3_01MP__type_01_4_html_adf4e490840d39b8822960bdfc1fde2b9"><div class="ttname"><a href="structiRRAM_1_1get__type_3_01MP__type_01_4.html#adf4e490840d39b8822960bdfc1fde2b9">iRRAM::get_type&lt; MP_type &gt;::type</a></div><div class="ttdeci">wrap_type&lt; MP_type, clear &gt; type</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00056">cache.h:56</a></div></div>
<div class="ttc" id="structiRRAM_1_1get__type_html_afa84150e70d50aa78078896a17ba3f05"><div class="ttname"><a href="structiRRAM_1_1get__type.html#afa84150e70d50aa78078896a17ba3f05">iRRAM::get_type::type</a></div><div class="ttdeci">T type</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00046">cache.h:46</a></div></div>
<div class="ttc" id="structiRRAM_1_1get__type_3_01MP__int__type_01_4_html_ac900a82e894ef8ae463c586d2fa9deb5"><div class="ttname"><a href="structiRRAM_1_1get__type_3_01MP__int__type_01_4.html#ac900a82e894ef8ae463c586d2fa9deb5">iRRAM::get_type&lt; MP_int_type &gt;::type</a></div><div class="ttdeci">wrap_type&lt; MP_int_type, clear &gt; type</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00061">cache.h:61</a></div></div>
<div class="ttc" id="classiRRAM_1_1iRRAM__thread__data__class_html_a5320041de69974dc39957bda9542ee4b"><div class="ttname"><a href="classiRRAM_1_1iRRAM__thread__data__class.html#a5320041de69974dc39957bda9542ee4b">iRRAM::iRRAM_thread_data_class::cache_mpi</a></div><div class="ttdeci">iRRAM_cache&lt; MP_int_type &gt; cache_mpi</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00134">cache.h:134</a></div></div>
<div class="ttc" id="classiRRAM_1_1iRRAM__cache_html_a942a7c64171a81c82a79562a8fe2f0fd"><div class="ttname"><a href="classiRRAM_1_1iRRAM__cache.html#a942a7c64171a81c82a79562a8fe2f0fd">iRRAM::iRRAM_cache::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00102">cache.h:102</a></div></div>
<div class="ttc" id="classiRRAM_1_1iRRAM__cache__type_html"><div class="ttname"><a href="classiRRAM_1_1iRRAM__cache__type.html">iRRAM::iRRAM_cache_type</a></div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00065">cache.h:65</a></div></div>
<div class="ttc" id="structiRRAM_1_1get__type_3_01MP__int__type_01_4_html_aabf7696a99c37bd4c20c2be36d504567"><div class="ttname"><a href="structiRRAM_1_1get__type_3_01MP__int__type_01_4.html#aabf7696a99c37bd4c20c2be36d504567">iRRAM::get_type&lt; MP_int_type &gt;::clear</a></div><div class="ttdeci">static void clear(MP_int_type &amp;t)</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00060">cache.h:60</a></div></div>
<div class="ttc" id="classiRRAM_1_1iRRAM__thread__data__class_html_a6216b43705225548569ed64cd3fa0050"><div class="ttname"><a href="classiRRAM_1_1iRRAM__thread__data__class.html#a6216b43705225548569ed64cd3fa0050">iRRAM::iRRAM_thread_data_class::cache_d</a></div><div class="ttdeci">iRRAM_cache&lt; double &gt; cache_d</div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00126">cache.h:126</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html_aace2f0340a268408360785bb08e4f8a3"><div class="ttname"><a href="structiRRAM_1_1state__t.html#aace2f0340a268408360785bb08e4f8a3">iRRAM::state_t::cache_active</a></div><div class="ttdeci">cachelist * cache_active</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00117">core.h:117</a></div></div>
<div class="ttc" id="MPFR__interface_8h_html_a373401f5cf7368508414795c05e403c0"><div class="ttname"><a href="MPFR__interface_8h.html#a373401f5cf7368508414795c05e403c0">MP_int_type</a></div><div class="ttdeci">#define MP_int_type</div><div class="ttdef"><b>Definition:</b> <a href="MPFR__interface_8h_source.html#l00048">MPFR_interface.h:48</a></div></div>
<div class="ttc" id="structiRRAM_1_1wrap__type_html"><div class="ttname"><a href="structiRRAM_1_1wrap__type.html">iRRAM::wrap_type</a></div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00034">cache.h:34</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_5fc73ab729db226bd41aaf51717d49b4.html">iRRAM</a></li><li class="navelem"><a class="el" href="cache_8h.html">cache.h</a></li>
    <li class="footer">Generated on Mon Dec 19 2016 21:18:00 for iRRAM by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.12 </li>
  </ul>
</div>
</body>
</html>
