/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [20:0] celloutsig_0_0z;
  wire [13:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [23:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [18:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_29z;
  wire [19:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_32z;
  wire [7:0] celloutsig_0_34z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_4z;
  wire [16:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_7z[6] ? celloutsig_1_6z[4] : celloutsig_1_5z;
  assign celloutsig_0_6z = celloutsig_0_4z[0] ? celloutsig_0_1z[7] : celloutsig_0_0z[1];
  assign celloutsig_0_13z = celloutsig_0_3z[3] ? celloutsig_0_4z[1] : celloutsig_0_11z[12];
  reg [5:0] _03_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 6'h00;
    else _03_ <= celloutsig_0_29z[7:2];
  assign out_data[5:0] = _03_;
  assign celloutsig_1_2z = in_data[156:138] == in_data[183:165];
  assign celloutsig_0_23z = { celloutsig_0_0z[9:5], celloutsig_0_6z, celloutsig_0_17z } == { celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_8z };
  assign celloutsig_1_19z = { celloutsig_1_6z[8:2], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_4z } > { in_data[126:122], celloutsig_1_18z, celloutsig_1_13z };
  assign celloutsig_1_0z = in_data[125:118] <= in_data[168:161];
  assign celloutsig_1_5z = { celloutsig_1_1z[10:5], celloutsig_1_1z } <= { in_data[129:107], celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_13z[4:1], celloutsig_1_7z, celloutsig_1_8z } <= { celloutsig_1_3z[5:4], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_0_7z = celloutsig_0_2z[6:1] <= { celloutsig_0_2z[2], celloutsig_0_3z };
  assign celloutsig_1_6z = { in_data[123:116], celloutsig_1_2z } % { 1'h1, celloutsig_1_1z[14], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_5z = { in_data[44:42], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z } % { 1'h1, celloutsig_0_0z[10:5], celloutsig_0_1z };
  assign celloutsig_1_12z = { celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_2z } % { 1'h1, celloutsig_1_3z[4:1] };
  assign celloutsig_1_13z = { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z } % { 1'h1, in_data[149], celloutsig_1_12z, celloutsig_1_9z };
  assign celloutsig_0_1z = celloutsig_0_0z[16:7] % { 1'h1, celloutsig_0_0z[9:1] };
  assign celloutsig_0_3z = celloutsig_0_1z[9:5] % { 1'h1, celloutsig_0_0z[15:12] };
  assign celloutsig_0_34z = { celloutsig_0_2z[11:7], celloutsig_0_4z } % { 1'h1, celloutsig_0_32z[6:0] };
  assign celloutsig_1_3z = in_data[185:180] % { 1'h1, celloutsig_1_1z[6], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_42z = { celloutsig_0_18z[4:2], celloutsig_0_34z } != { celloutsig_0_16z, celloutsig_0_34z, celloutsig_0_23z, celloutsig_0_12z };
  assign celloutsig_1_4z = in_data[164:161] != { celloutsig_1_3z[4:2], celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_4z } != celloutsig_1_7z[1:0];
  assign celloutsig_0_12z = celloutsig_0_8z[4:0] != celloutsig_0_3z;
  assign celloutsig_0_14z = { celloutsig_0_0z[19:14], celloutsig_0_4z, celloutsig_0_4z } != { celloutsig_0_0z[11:1], celloutsig_0_7z };
  assign celloutsig_0_15z = - { in_data[24:15], celloutsig_0_11z };
  assign celloutsig_0_2z = - { celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_29z = - { celloutsig_0_17z[6:2], celloutsig_0_9z };
  assign celloutsig_1_10z = in_data[122:120] !== celloutsig_1_1z[6:4];
  assign celloutsig_0_16z = celloutsig_0_11z[12:10] !== { celloutsig_0_5z[11:10], celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_2z[19:17], celloutsig_0_7z } !== { celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_0_9z = celloutsig_0_0z[17:13] >>> { in_data[50:49], celloutsig_0_4z };
  assign celloutsig_0_4z = celloutsig_0_0z[20:18] - celloutsig_0_3z[2:0];
  assign celloutsig_1_1z = { in_data[130:114], celloutsig_1_0z } - { in_data[113:98], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_1z[10:5], celloutsig_1_0z, celloutsig_1_5z } - { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_8z = celloutsig_0_1z[8:1] - { celloutsig_0_5z[11:5], celloutsig_0_7z };
  assign celloutsig_0_11z = celloutsig_0_5z[16:3] - { celloutsig_0_5z[10:2], celloutsig_0_3z };
  assign celloutsig_0_17z = { celloutsig_0_2z[13:3], celloutsig_0_14z } - { celloutsig_0_9z[4:1], celloutsig_0_8z };
  assign celloutsig_0_18z = { celloutsig_0_17z[7:1], celloutsig_0_17z } - { celloutsig_0_15z[21:8], celloutsig_0_3z };
  assign celloutsig_0_21z = { celloutsig_0_11z[13:10], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_7z } - { celloutsig_0_2z[9:6], celloutsig_0_3z };
  assign celloutsig_0_32z = { celloutsig_0_18z[17:15], celloutsig_0_9z, celloutsig_0_23z } - in_data[25:17];
  assign celloutsig_0_0z = in_data[42:22] ^ in_data[53:33];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z };
endmodule
