{"vcs1":{"timestamp_begin":1769498556.268042137, "rt":6.85, "ut":6.53, "st":0.18}}
{"vcselab":{"timestamp_begin":1769498563.164616041, "rt":0.30, "ut":0.21, "st":0.07}}
{"link":{"timestamp_begin":1769498563.510026401, "rt":0.23, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769498555.997627327}
{"VCS_COMP_START_TIME": 1769498555.997627327}
{"VCS_COMP_END_TIME": 1769498563.851368727}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 350964}}
{"vcselab": {"peak_mem": 173712}}
