Info (10281): Verilog HDL Declaration information at robot.sv(89): object "PLL_CLOCK" differs only in case from object "pll_clock" in the same scope File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 89
Info (10281): Verilog HDL Declaration information at UART_Dynamixel.sv(16): object "TXD" differs only in case from object "txd" in the same scope File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/UART_Dynamixel.sv Line: 16
Info (10281): Verilog HDL Declaration information at UART_Dynamixel.sv(15): object "RXD" differs only in case from object "rxd" in the same scope File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/UART_Dynamixel.sv Line: 15
