参考文献（References）


[1]   Sun Y, Agostini N B, Dong S, et al. Summarizing CPU and GPU design trends with product data[J]. arxiv preprint arxiv:1911.11313, 2019.
[2]   韩银和. 集成芯片与芯粒技术白皮书[R], 集成芯片前沿技术科学基础专家组, 2023.
[3]   Vijayaraghavan T, Eckert Y, Loh G H, et al. Design and Analysis of an APU for Exascale Computing[C]. 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 2017: 85-96.
[4]   Theis T N, Wong H S P. The end of moore's law: A new beginning for information technology[J]. Computing in science & engineering, 2017, 19(2): 41-50.
[5]   Naffziger S, Beck N, Burd T, et al. Pioneering chiplet technology and design for the amd epyc™ and ryzen™ processor families: Industrial product[C]. 2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, 2021: 57-70.
[6]   Macri J. AMD's next generation GPU and high bandwidth memory architecture: FURY[C]. 2015 IEEE hot chips 27 symposium (HCS). IEEE, 2015: 1-26.
[7]   Beck N, White S, Paraschou M, et al. ‘Zeppelin’: An SoC for multichip architectures[C]. 2018 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 2018: 40-42.
[8]   Burd T, Beck N, White S, et al. “zeppelin”: An soc for multichip architectures[J]. IEEE Journal of Solid-State Circuits, 2018, 54(1): 133-143.
[9]   Zaruba F, Schuiki F, Benini L. Manticore: A 4096-core RISC-V chiplet architecture for ultraefficient floating-point computing[J]. IEEE Micro, 2020, 41(2): 36-42.
[10]   Vivet P, Guthmuller E, Thonnart Y, et al. IntAct: A 96-core processor with six chiplets 3D-stacked on an active interposer with distributed interconnects and integrated power management[J]. IEEE Journal of Solid-State Circuits, 2020, 56(1): 79-97.
[11]   Singh T, Rangarajan S, John D, et al. 2.1 zen 2: The amd 7nm energy-efficient high-performance x86-64 microprocessor core[C]. 2020 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 2020: 42-44.
[12]   Nassif N, Munch A O, Molnar C L, et al. Sapphire rapids: The next-generation intel xeon scalable processor[C]. 2022 IEEE International Solid-State Circuits Conference (ISSCC). IEEE, 2022, 65: 44-46.
[13]   J. Xia, C. Cheng, X. Zhou, et al Kunpeng 920: The first 7-nm chiplet-based 64-core arm soc for cloud services[J]. IEEE Micro, 2021, 41(5): 67-75.
[14]   Liao H, Tu J, Xia J, et al. Ascend: a scalable and unified architecture for ubiquitous deep neural network computing: Industry track paper[C]. 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 2021: 789-801.
[15]   T. Wang, F. Feng, S. Xiang, et al. Application defined on-chip networks for heterogeneous chiplets: An implementation perspective[C]. 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 2022: 1198-1210.
[16]   Munger B, Wilcox K, Sniderman J, et al. “Zen 4”: The AMD 5nm 5.7 GHz x86-64 microprocessor core[C]. 2023 IEEE International Solid-State Circuits Conference (ISSCC). IEEE, 2023: 38-39.
[17]   Gomes W, Koker A, Stover P, et al. Ponte Vecchio: A multi-tile 3D stacked processor for exascale computing[C]. 2022 IEEE International Solid-State Circuits Conference (ISSCC). IEEE, 2022, 65: 42-44.
[18]   Shao Y S, Cemons J, Venkatesan R, et al. Simba: scaling deep-learning inference with chiplet-based architecture[J]. Communications of the ACM, 2021, 64(6): 107-116.
[19]   Liu R, Feng C. AI compute chip from enflame[C]. 2021 IEEE Hot Chips 33 Symposium (HCS). IEEE Computer Society, 2021: 1-27.
[20]   AMD. AMD 3D V-Cache technology: Innovative 3D stacking technology for server and desktop applications [EB/OL]. (2021-12-14) [2024-04-24]. https://www. amd.com/zh-ans/technologies/3d-v-cache.
[21]   Dong Uk Lee. HBM DRAM and 3D Stacked Memory [Tutorial]. 2022 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 2022
[22]   Gomes W, Khushu S, Ingerly D B, et al. Lakefield and Mobility Compute: A 3D Stacked 10nm and 22FFL Hybrid Processor System in 12× 12mm 2, 1mm Package-on-Package[C]. 2020 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 2020: 144-146.
[23]   Khushu S, Gomes W. Lakefield: Hybrid cores in 3D Package[C]. 2019 IEEE Hot Chips 31 Symposium (HCS). 2019: 1-20.
[24]   寒武纪. 思元370芯片[EB/OL]. (2021-11-03) [2024-06-02] https://www.cambricon.com/index.php?m=content&c=index&a=lists&catid=360
[25]   Hong M, Xu L. 壁仞™ BR100 GPGPU: Accelerating Datacenter Scale AI Computing[C]. 2022 IEEE Hot Chips 34 Symposium (HCS). IEEE Computer Society, 2022: 1-22.
[26]   Apple. Apple unveils M1 Ultra, the world’s most powerful chip for a personal computer[EB/OL]. (2022-03-08) [2024-06-02]. https://www.apple.com/tn/newsroom/2022/03/apple-unveils-m1-ultra-the-worlds-most-powerful-chip-for-a-personal-computer/.
[27]   阿里云.倚天云服务器[EB/OL].  (2021-10-19) [2024-08-02]. https://www.aliyun.com/product/ecs/yitian.
[28]   龙芯中科. 龙芯 3D5000[EB/OL]. (2023-6-15) [2024-08-02]. https://www.loongson.cn/product/show?id=21.
[29]   Chou T, Tang W, Rotaru M D, et al. NetFlex: A 22nm Multi-Chiplet Perception Accelerator in High-Density Fan-Out Wafer-Level Packaging[C]. 2022 IEEE Symposium on VLSI Technology and Circuits. IEEE, 2022: 208-209.
[30]   NVIDIA. Blackwell生成式AI架构[EB/OL]. (2024-4-16) [2024-04-24]. https://www.nvidia.cn/data-center/technologies/blackwell-architecture.
[31]   AMD. 4th Gen AMD EPYCTM Processor Architecture[EB/OL]. (2023-09-18) [2024-04-25]. https://www.amd.com/en/campaigns/epyc-9004-architecture.
[32]   Troester K, Bhargava R. AMD Next Generation “Zen 4” Core and 4th Gen AMD EPYC™ 9004 Server CPU[C]. 2023 IEEE Hot Chips 35 Symposium (HCS). IEEE Computer Society, 2023: 1-25.
[33]   Ventana. Ventana Introduces Veyron V2 — World’s Highest Performance Data Center-Class RISC-V Processor and Platform[EB/OL]. (2024-01-03) [2024-04-26]. https://www.ventanamicro.com/ventana-introduces-veyron-v2/
[34]   Gianos C. Architecting for Flexibility and Value with Next Gen Intel® Xeon® Processors[C]. 2023 IEEE Hot Chips 35 Symposium (HCS). IEEE Computer Society, 2023: 1-15.
[35]   Vivet P, Guthmuller E, Thonnart Y, et al. 2.3 a 220gops 96-core processor with 6 chiplets 3d-stacked on an active interposer offering 0.6 ns/mm latency, 3tb/s/mm 2 inter-chiplet interconnects and 156mw/mm 2@ 82%-peak-efficiency dc-dc converters[C]. 2020 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 2020: 46-48.
[36]   Top500. Top500 The List[EB/OL]. (2024-05-13) [2024-08-10]. https://www.top500.org/
[37]   Zou X, Xu S, Chen X, et al. Breaking the von Neumann bottleneck: architecture-level processing-in-memory technology[J]. Science China Information Sciences, 2021, 64(6): 160404.
[38]   Gholami A, Yao Z, Kim S, et al. Ai and memory wall[J]. IEEE Micro, 2024.
[39]   Dally B. Hardware for deep learning[C]. 2023 IEEE Hot Chips 35 Symposium (HCS). IEEE Computer Society, 2023: 1-58.
[40]   NVIDIA. H100 Tensor Core GPU Architecture [EB/OL]. (2023) [2024-08-04]. https://resources.nvidia.com/en-us-tensor-core/gtc22-whitepaper-hopper
[41]   朱平,李全龙,徐晓飞,朱建涛,黄永勤.高性能计算的海量存储系统新型访问策略分析[J].哈尔滨工业大学学报,2012,第44卷(11): 59-64.
[42]   Yu D. TSMC packaging technologies for chiplets and 3D[C]. 2021 IEEE Hot Chips 33 Symposium (HCS). 2021, 33: 47-56.
[43]   Whitney Zhao, Dheevatsa Mudigere. Challenges and Opportunities in DC-scale AI Cluster Design Meta case study[C]. 2021 Open Compute Project Global Summit, 2021
[44]   Kim M Y. Synchronized disk interleaving[J]. IEEE Transactions on computers, 1986, 35(11): 978-988.
[45]   Banerjee A, Mehta R, Shen Z. NUMA aware I/O in virtualized systems[C]. 2015 IEEE 23rd Annual Symposium on High-Performance Interconnects. IEEE, 2015: 10-17.
[46]   Biswas A. Sapphire Rapids[C]. 2021 IEEE Hot Chips 33 Symposium (HCS). 2021: 1-22.
[47]   Zhu H, Jiao B, Zhang J, et al. COMB-MCM: Computing-on-memory-boundary NN processor with bipolar bitwise sparsity optimization for scalable multi-chiplet-module edge machine learning[C]. 2022 IEEE International Solid-State Circuits Conference (ISSCC). IEEE, 2022, 65: 1-3.
[48]   Patterson D A. Latency lags bandwith[J]. Communications of the ACM, 2004, 47(10): 71-75.
[49]   Smith A, Loh G H, Schulte M J, et al. Realizing the AMD Exascale Heterogeneous Processor Vision: Industry Product[C]. 2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA). IEEE, 2024: 876-889.