Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr 20 20:50:19 2021
| Host         : Isaac-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Design_timing_summary_routed.rpt -pb Top_Design_timing_summary_routed.pb -rpx Top_Design_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Design
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: Inst_Clock_Divider/O_Clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.431        0.000                      0                    4        0.203        0.000                      0                    4        4.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.431        0.000                      0                    4        0.203        0.000                      0                    4        4.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.431ns  (required time - arrival time)
  Source:                 Inst_Clock_Divider/Clock_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider/Clock_Counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.746ns (46.363%)  route 0.863ns (53.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_Clk (IN)
                         net (fo=0)                   0.000     0.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.607     5.209    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X53Y109        FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_fdre_C_Q)         0.419     5.628 r  Inst_Clock_Divider/Clock_Counter_reg[1]/Q
                         net (fo=2, routed)           0.863     6.491    Inst_Clock_Divider/Clock_Counter[1]
    SLICE_X53Y109        LUT2 (Prop_lut2_I1_O)        0.327     6.818 r  Inst_Clock_Divider/Clock_Counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.818    Inst_Clock_Divider/Clock_Counter_0[1]
    SLICE_X53Y109        FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  I_Clk (IN)
                         net (fo=0)                   0.000    10.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.486    14.908    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X53Y109        FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[1]/C
                         clock pessimism              0.301    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X53Y109        FDRE (Setup_fdre_C_D)        0.075    15.249    Inst_Clock_Divider/Clock_Counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                          -6.818    
  -------------------------------------------------------------------
                         slack                                  8.431    

Slack (MET) :             8.439ns  (required time - arrival time)
  Source:                 Inst_Clock_Divider/Clock_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider/O_Clk_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.718ns (49.994%)  route 0.718ns (50.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_Clk (IN)
                         net (fo=0)                   0.000     0.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.607     5.209    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X53Y109        FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_fdre_C_Q)         0.419     5.628 f  Inst_Clock_Divider/Clock_Counter_reg[1]/Q
                         net (fo=2, routed)           0.169     5.797    Inst_Clock_Divider/Clock_Counter[1]
    SLICE_X53Y109        LUT1 (Prop_lut1_I0_O)        0.299     6.096 r  Inst_Clock_Divider/O_Clk_i_1/O
                         net (fo=2, routed)           0.550     6.645    Inst_Clock_Divider/p_0_in
    SLICE_X52Y109        FDRE                                         r  Inst_Clock_Divider/O_Clk_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  I_Clk (IN)
                         net (fo=0)                   0.000    10.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.486    14.908    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X52Y109        FDRE                                         r  Inst_Clock_Divider/O_Clk_reg_lopt_replica/C
                         clock pessimism              0.279    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X52Y109        FDRE (Setup_fdre_C_D)       -0.067    15.085    Inst_Clock_Divider/O_Clk_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                  8.439    

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 Inst_Clock_Divider/Clock_Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider/Clock_Counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.580ns (41.842%)  route 0.806ns (58.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_Clk (IN)
                         net (fo=0)                   0.000     0.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.607     5.209    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X53Y109        FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_fdre_C_Q)         0.456     5.665 f  Inst_Clock_Divider/Clock_Counter_reg[0]/Q
                         net (fo=2, routed)           0.806     6.471    Inst_Clock_Divider/Clock_Counter[0]
    SLICE_X53Y109        LUT1 (Prop_lut1_I0_O)        0.124     6.595 r  Inst_Clock_Divider/Clock_Counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.595    Inst_Clock_Divider/Clock_Counter_0[0]
    SLICE_X53Y109        FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  I_Clk (IN)
                         net (fo=0)                   0.000    10.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.486    14.908    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X53Y109        FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[0]/C
                         clock pessimism              0.301    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X53Y109        FDRE (Setup_fdre_C_D)        0.029    15.203    Inst_Clock_Divider/Clock_Counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  8.607    

Slack (MET) :             9.109ns  (required time - arrival time)
  Source:                 Inst_Clock_Divider/Clock_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider/O_Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.718ns (80.988%)  route 0.169ns (19.012%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_Clk (IN)
                         net (fo=0)                   0.000     0.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.607     5.209    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X53Y109        FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_fdre_C_Q)         0.419     5.628 f  Inst_Clock_Divider/Clock_Counter_reg[1]/Q
                         net (fo=2, routed)           0.169     5.797    Inst_Clock_Divider/Clock_Counter[1]
    SLICE_X53Y109        LUT1 (Prop_lut1_I0_O)        0.299     6.096 r  Inst_Clock_Divider/O_Clk_i_1/O
                         net (fo=2, routed)           0.000     6.096    Inst_Clock_Divider/p_0_in
    SLICE_X53Y109        FDRE                                         r  Inst_Clock_Divider/O_Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  I_Clk (IN)
                         net (fo=0)                   0.000    10.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.486    14.908    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X53Y109        FDRE                                         r  Inst_Clock_Divider/O_Clk_reg/C
                         clock pessimism              0.301    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X53Y109        FDRE (Setup_fdre_C_D)        0.031    15.205    Inst_Clock_Divider/O_Clk_reg
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                  9.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Inst_Clock_Divider/Clock_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider/O_Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_Clk (IN)
                         net (fo=0)                   0.000     0.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.557     1.476    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X53Y109        FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_fdre_C_Q)         0.128     1.604 f  Inst_Clock_Divider/Clock_Counter_reg[1]/Q
                         net (fo=2, routed)           0.068     1.672    Inst_Clock_Divider/Clock_Counter[1]
    SLICE_X53Y109        LUT1 (Prop_lut1_I0_O)        0.099     1.771 r  Inst_Clock_Divider/O_Clk_i_1/O
                         net (fo=2, routed)           0.000     1.771    Inst_Clock_Divider/p_0_in
    SLICE_X53Y109        FDRE                                         r  Inst_Clock_Divider/O_Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_Clk (IN)
                         net (fo=0)                   0.000     0.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.826     1.992    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X53Y109        FDRE                                         r  Inst_Clock_Divider/O_Clk_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X53Y109        FDRE (Hold_fdre_C_D)         0.092     1.568    Inst_Clock_Divider/O_Clk_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 Inst_Clock_Divider/Clock_Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider/Clock_Counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.185ns (40.202%)  route 0.275ns (59.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_Clk (IN)
                         net (fo=0)                   0.000     0.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.557     1.476    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X53Y109        FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Inst_Clock_Divider/Clock_Counter_reg[0]/Q
                         net (fo=2, routed)           0.275     1.893    Inst_Clock_Divider/Clock_Counter[0]
    SLICE_X53Y109        LUT2 (Prop_lut2_I0_O)        0.044     1.937 r  Inst_Clock_Divider/Clock_Counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.937    Inst_Clock_Divider/Clock_Counter_0[1]
    SLICE_X53Y109        FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_Clk (IN)
                         net (fo=0)                   0.000     0.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.826     1.992    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X53Y109        FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X53Y109        FDRE (Hold_fdre_C_D)         0.107     1.583    Inst_Clock_Divider/Clock_Counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 Inst_Clock_Divider/Clock_Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider/Clock_Counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.332%)  route 0.275ns (59.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_Clk (IN)
                         net (fo=0)                   0.000     0.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.557     1.476    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X53Y109        FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_fdre_C_Q)         0.141     1.617 f  Inst_Clock_Divider/Clock_Counter_reg[0]/Q
                         net (fo=2, routed)           0.275     1.893    Inst_Clock_Divider/Clock_Counter[0]
    SLICE_X53Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.938 r  Inst_Clock_Divider/Clock_Counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.938    Inst_Clock_Divider/Clock_Counter_0[0]
    SLICE_X53Y109        FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_Clk (IN)
                         net (fo=0)                   0.000     0.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.826     1.992    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X53Y109        FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X53Y109        FDRE (Hold_fdre_C_D)         0.091     1.567    Inst_Clock_Divider/Clock_Counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 Inst_Clock_Divider/Clock_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider/O_Clk_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.227ns (46.406%)  route 0.262ns (53.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_Clk (IN)
                         net (fo=0)                   0.000     0.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.557     1.476    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X53Y109        FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_fdre_C_Q)         0.128     1.604 f  Inst_Clock_Divider/Clock_Counter_reg[1]/Q
                         net (fo=2, routed)           0.068     1.672    Inst_Clock_Divider/Clock_Counter[1]
    SLICE_X53Y109        LUT1 (Prop_lut1_I0_O)        0.099     1.771 r  Inst_Clock_Divider/O_Clk_i_1/O
                         net (fo=2, routed)           0.195     1.966    Inst_Clock_Divider/p_0_in
    SLICE_X52Y109        FDRE                                         r  Inst_Clock_Divider/O_Clk_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_Clk (IN)
                         net (fo=0)                   0.000     0.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.826     1.992    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X52Y109        FDRE                                         r  Inst_Clock_Divider/O_Clk_reg_lopt_replica/C
                         clock pessimism             -0.502     1.489    
    SLICE_X52Y109        FDRE (Hold_fdre_C_D)         0.070     1.559    Inst_Clock_Divider/O_Clk_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.406    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { I_Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  I_Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y109   Inst_Clock_Divider/Clock_Counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y109   Inst_Clock_Divider/Clock_Counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y109   Inst_Clock_Divider/O_Clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y109   Inst_Clock_Divider/O_Clk_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y109   Inst_Clock_Divider/Clock_Counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y109   Inst_Clock_Divider/Clock_Counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y109   Inst_Clock_Divider/O_Clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y109   Inst_Clock_Divider/O_Clk_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y109   Inst_Clock_Divider/Clock_Counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y109   Inst_Clock_Divider/Clock_Counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y109   Inst_Clock_Divider/O_Clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y109   Inst_Clock_Divider/O_Clk_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y109   Inst_Clock_Divider/Clock_Counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y109   Inst_Clock_Divider/Clock_Counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y109   Inst_Clock_Divider/Clock_Counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y109   Inst_Clock_Divider/Clock_Counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y109   Inst_Clock_Divider/O_Clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y109   Inst_Clock_Divider/O_Clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y109   Inst_Clock_Divider/O_Clk_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y109   Inst_Clock_Divider/O_Clk_reg_lopt_replica/C



