[
  {
    "author": [
      {
        "family": "Nassif",
        "given": "S."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proc. IEEE Custom Integrated Circuits Conf"
    ],
    "date": [
      "2001-09"
    ],
    "pages": [
      "223–228,"
    ],
    "title": [
      "Modeling and analysis of manufacturing variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Le",
        "given": "J."
      },
      {
        "family": "Pileggi",
        "given": "L."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Delft, NL"
    ],
    "publisher": [
      "Now Publishers"
    ],
    "title": [
      "Statistical Performance Modeling and Optimization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Gopalakrishnan",
        "given": "P."
      },
      {
        "family": "Xu",
        "given": "Y."
      },
      {
        "family": "Pileggi",
        "given": "L."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE",
      "Circuits Syst"
    ],
    "date": [
      "2007-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "2–15,"
    ],
    "title": [
      "Robust analog/RF circuit design with projection-based performance modeling"
    ],
    "translator": [
      {
        "family": "Integr",
        "given": "Comput-Aided Des"
      }
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "McConaghy",
        "given": "T."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proc. IEEE Custom Integrated Circuits Conf"
    ],
    "date": [
      "2011-09"
    ],
    "title": [
      "High-dimensional statistical modeling and analysis of custom integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "5"
    ],
    "date": [
      "2011"
    ],
    "publisher": [
      "International Technology Roadmap for Semiconductors"
    ],
    "title": [
      "Semiconductor Industry Associate"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Han",
        "given": "D."
      },
      {
        "family": "S.Akbay",
        "given": "S.Bhattacharya"
      },
      {
        "family": "Chatterjee",
        "particle": "andA."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proc. IEEE Int. On-Line Testing Symp"
    ],
    "date": [
      "2005-07"
    ],
    "pages": [
      "106–111,"
    ],
    "title": [
      "On-chip self-calibration of RF circuits using specification-driven built-in self test (S-BIST"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stratigopoulos",
        "given": "H."
      },
      {
        "family": "Mir",
        "given": "S."
      },
      {
        "family": "Acar",
        "given": "E."
      },
      {
        "family": "Ozev",
        "given": "S."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proc. IEEE European Test Symp"
    ],
    "date": [
      "2009-05"
    ],
    "pages": [
      "101–106,"
    ],
    "title": [
      "Defect filter for alternate RF test"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Acar",
        "given": "E."
      },
      {
        "family": "Ozev",
        "given": "S."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE",
      "Circuits Syst"
    ],
    "date": [
      "2009-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "993–1005,"
    ],
    "title": [
      "Low-cost characterization and calibration of RF integrated circuits through I–Q data analysis"
    ],
    "translator": [
      {
        "family": "Integr",
        "given": "Comput-Aided Des"
      }
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Han",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "B."
      },
      {
        "family": "Chatterjee",
        "given": "A."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"
    ],
    "date": [
      "2010-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "305–314,"
    ],
    "title": [
      "DSP-driven self-tuning of RF circuits for process-induced performance variability"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Jayaraman",
        "given": "K."
      },
      {
        "family": "Khan",
        "given": "Q."
      },
      {
        "family": "Chi",
        "given": "B."
      },
      {
        "family": "Beattie",
        "given": "W."
      },
      {
        "family": "Wang",
        "given": "Z."
      },
      {
        "family": "Chiang",
        "given": "P."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proc. IEEE Radio Frequency Integrated Circuits Symp"
    ],
    "date": [
      "2010-05"
    ],
    "pages": [
      "311–314,"
    ],
    "title": [
      "A selfhealing 2.4 GHz LNA with on-chip S11/S21 measurement/calibration for insitu PVT compensation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kupp",
        "given": "N."
      },
      {
        "family": "Huang",
        "given": "H."
      },
      {
        "family": "Drineas",
        "given": "P."
      },
      {
        "family": "Makris",
        "given": "Y."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "2010-11"
    ],
    "title": [
      "Post-production performance calibration in analog/RF devices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nataranjan",
        "given": "V."
      },
      {
        "family": "Sen",
        "given": "S."
      },
      {
        "family": "Banerjee",
        "given": "A."
      },
      {
        "family": "Chatterjee",
        "given": "A."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE Des. Test Comput"
    ],
    "date": [
      "2010-12"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "6–17,"
    ],
    "title": [
      "Analog signaturedriven postmanufacture multidimensional tuning of RF systems"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Howard",
        "given": "D."
      },
      {
        "family": "Saha",
        "given": "P."
      },
      {
        "family": "Shankar",
        "given": "S."
      },
      {
        "family": "Diestelhorst",
        "given": "R."
      },
      {
        "family": "England",
        "given": "T."
      },
      {
        "family": "Cressler",
        "given": "J."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proc. IEEE Bipolar/BiCMOS Circuits and Technology Meeting"
    ],
    "date": [
      "2011-10"
    ],
    "pages": [
      "111–114,"
    ],
    "title": [
      "A UWB SiGe LNA for multi-band applications with self-healing based on DC extraction of device characteristics"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goyal",
        "given": "A."
      },
      {
        "family": "Swaminathan",
        "given": "M."
      },
      {
        "family": "Chatterjee",
        "given": "A."
      },
      {
        "family": "Howard",
        "given": "D."
      },
      {
        "family": "Cressler",
        "given": "J."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"
    ],
    "date": [
      "2012-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1835–1848,"
    ],
    "title": [
      "A new self-healing methodology for RF amplifier circuits based on oscillation principles"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Chien",
        "given": "C."
      },
      {
        "family": "Tang",
        "given": "A."
      },
      {
        "family": "Hsiao",
        "given": "F."
      },
      {
        "family": "Chang",
        "given": "M."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE Des. Test Comput"
    ],
    "date": [
      "2013-05"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "40–51,"
    ],
    "title": [
      "Dual-control self-healing architecture for high performance radio SoC’s"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Sadhu",
        "given": "B."
      },
      {
        "family": "Ferriss",
        "given": "M."
      },
      {
        "family": "Natarajan",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2013-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1138–1150,"
    ],
    "title": [
      "A linearized low-phase-noise VCO-based 25-GHz PLL with autonomic biasing"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Sanduleanu",
        "given": "M."
      },
      {
        "family": "Valdes-Garcia",
        "given": "A."
      },
      {
        "family": "Liu",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proc. IEEE Custom Integrated Circuits Conf"
    ],
    "date": [
      "2013-09"
    ],
    "title": [
      "A 60 GHz, linear, direct down-conversion mixer with mm-wave tunability in 32 nm CMOS SOI"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sun",
        "given": "S."
      },
      {
        "family": "Wang",
        "given": "F."
      },
      {
        "family": "Yaldiz",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "IEEE Trans. Circuits Syst"
    ],
    "date": [
      "2014-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "2243–2252,"
    ],
    "title": [
      "Indirect performance sensing for on-chip self-healing of analog and RF circuits"
    ],
    "type": "article-journal",
    "volume": [
      "61"
    ]
  },
  {
    "author": [
      {
        "family": "Howard",
        "given": "D."
      },
      {
        "family": "Saha",
        "given": "P."
      },
      {
        "family": "Shankar",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "IEEE Trans. Microw. Theory Tech"
    ],
    "date": [
      "2014-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "2370–2380,"
    ],
    "title": [
      "A SiGe 8–18-GHz receiver with built-in-testing capability for self-healing applications"
    ],
    "type": "article-journal",
    "volume": [
      "62"
    ]
  },
  {
    "author": [
      {
        "family": "Plouchart",
        "given": "J."
      },
      {
        "family": "Parker",
        "given": "B."
      },
      {
        "family": "Sadhu",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "IEEE Des. Test"
    ],
    "date": [
      "2014-12"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "8–18,"
    ],
    "title": [
      "Adaptive circuit design methodology and test applied to millimeter-wave circuits"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Variyam",
        "given": "P."
      },
      {
        "family": "Cherubal",
        "given": "S."
      },
      {
        "family": "Chatterjee",
        "given": "A."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "IEEE",
      "Circuits Syst"
    ],
    "date": [
      "2002-08"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "349–361,"
    ],
    "title": [
      "Prediction of analog performance parameters using fast transient testing"
    ],
    "translator": [
      {
        "family": "Integr",
        "given": "Comput-Aided Des"
      }
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Tibshirani",
        "given": "R."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "J. Royal Stat. Soc. Ser. B (Methodological"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "267–288,"
    ],
    "title": [
      "Regression shrinkage and selection via the lasso"
    ],
    "type": "article-journal",
    "volume": [
      "58"
    ]
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "X."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IEEE",
      "Circuits Syst"
    ],
    "date": [
      "2010-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1661–1668,"
    ],
    "title": [
      "Finding deterministic solution from underdetermined equation: largescale performance modeling of analog/RF circuits"
    ],
    "translator": [
      {
        "family": "Integr",
        "given": "Comput-Aided Des"
      }
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Bishop",
        "given": "C."
      }
    ],
    "citation-number": [
      "24"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "New York, US"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Pattern Recognition and Machine Learning"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Boyd",
        "given": "S."
      },
      {
        "family": "Vandenberghe",
        "given": "L."
      }
    ],
    "citation-number": [
      "25"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Cambridge, UK"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Convex Optimization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Candes",
        "given": "E."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Int"
    ],
    "date": [
      "2006"
    ],
    "publisher": [
      "Congress of Mathematicians"
    ],
    "title": [
      "Compressive sampling"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Donoho",
        "given": "D."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "IEEE Trans. Information Theory"
    ],
    "date": [
      "2006-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "1289–1306,"
    ],
    "title": [
      "Compressed sensing"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Tropp",
        "given": "J."
      },
      {
        "family": "Wright",
        "given": "S."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "948–958,"
    ],
    "title": [
      "Computational methods for sparse solution of linear inverse problems"
    ],
    "type": "article-journal",
    "volume": [
      "98"
    ]
  },
  {
    "author": [
      {
        "family": "Donoho",
        "given": "D."
      },
      {
        "family": "Tanner",
        "given": "J."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "913–924,"
    ],
    "title": [
      "Precise undersampling theorems"
    ],
    "type": "article-journal",
    "volume": [
      "98"
    ]
  },
  {
    "author": [
      {
        "family": "Golub",
        "given": "G."
      },
      {
        "family": "Loan",
        "given": "C."
      }
    ],
    "citation-number": [
      "30"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Baltimore, USA"
    ],
    "publisher": [
      "Johns Hopkins University Press"
    ],
    "title": [
      "Matrix Computations"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "F."
      },
      {
        "family": "Zhang",
        "given": "W."
      },
      {
        "family": "Sun",
        "given": "S."
      },
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Gu",
        "given": "C."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Proc. Des. Automat"
    ],
    "date": [
      "2013"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "Bayesian model fusion: largescale performance modeling of analog and mixed-signal circuits by reusing early-stage data"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Plouchart",
        "given": "J."
      },
      {
        "family": "Ferriss",
        "given": "M."
      },
      {
        "family": "Natarajan",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "IEEE Trans. Circuits Syst"
    ],
    "date": [
      "2013-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "2009–2017,"
    ],
    "title": [
      "A 23.5 GHz PLL with an adaptively biased VCO in 32 nm SOI-CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "60"
    ]
  },
  {
    "author": [
      {
        "family": "Leeson",
        "given": "D."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "1966-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "329–330,"
    ],
    "title": [
      "A simple model of feedback oscillator noise spectrum"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Orshansky",
        "given": "M."
      },
      {
        "family": "Milor",
        "given": "L."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE Transactions on Semiconductor Manufacturing"
    ],
    "date": [
      "2004-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "2–11,"
    ],
    "title": [
      "Characterization of spatial intrafield gate CD variability, its impact on circuit performance, and spatial mask-level correction"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Chopra",
        "given": "K."
      },
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Scheffer",
        "given": "L."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE Transaction CAD"
    ],
    "date": [
      "2008-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "589–607,"
    ],
    "title": [
      "Statistical timing analysis: From basic principles to state of the art"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "H."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2005-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1467–1482,"
    ],
    "title": [
      "Statistical timing analysis under spatial correlations"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Kuhn",
        "given": "K."
      },
      {
        "family": "Kenyon",
        "given": "Chris"
      },
      {
        "family": "Kornfeld",
        "given": "Avner"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "93–109,"
    ],
    "title": [
      "Managing process variation in Intel’s 45 nm CMOS technology"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Kuhn",
        "given": "K.J."
      },
      {
        "family": "Giles",
        "given": "Martin D."
      },
      {
        "family": "Becher",
        "given": "David"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2011-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "2197–2208,"
    ],
    "title": [
      "Process technology variation"
    ],
    "type": "article-journal",
    "volume": [
      "58"
    ]
  },
  {
    "author": [
      {
        "family": "Mizuno",
        "given": "T."
      },
      {
        "family": "Okamura",
        "given": "J.-I."
      },
      {
        "family": "Toriumi",
        "given": "A."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "1994-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2216–2221,"
    ],
    "title": [
      "Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFETs"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Pelgrom",
        "given": "M.J."
      },
      {
        "family": "Duinmaijer",
        "given": "C.J."
      },
      {
        "family": "Welbers",
        "given": "A.P.G."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1433–1440,"
    ],
    "title": [
      "Matching properties of MOS transistors"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Xiong",
        "given": "S."
      },
      {
        "family": "Bokor",
        "given": "J."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "733–741,"
    ],
    "title": [
      "Study of gate line edge roughness effects in 50 nm bulk MOSFET devices"
    ],
    "type": "paper-conference",
    "volume": [
      "4689"
    ]
  },
  {
    "citation-number": [
      "68"
    ],
    "title": [
      "Nano-CMOS and post-CMOS electronics: circuits and design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Asenov",
        "given": "A."
      },
      {
        "family": "Kaya",
        "given": "S."
      },
      {
        "family": "Brown",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1254–1260,"
    ],
    "title": [
      "Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Asenov",
        "given": "A."
      },
      {
        "family": "Kaya",
        "given": "S."
      },
      {
        "family": "Davies",
        "given": "J.H."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2002-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "112–119,"
    ],
    "title": [
      "Intrinsic threshold voltage fluctuations in decanano MOSFETs due to local oxide thickness variations"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Klass",
        "given": "F."
      },
      {
        "family": "Jain",
        "given": "A."
      },
      {
        "family": "Hess",
        "given": "G."
      },
      {
        "family": "Park",
        "given": "B."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of IEEE ISSCC"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "pages": [
      "408–409,"
    ],
    "title": [
      "An all-digital on-chip process-control monitor for process-variability measurements"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "R."
      },
      {
        "family": "Jenkins",
        "given": "K.A."
      },
      {
        "family": "Kim",
        "given": "J.-J."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of IEEE ISSCC"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "pages": [
      "412–413,"
    ],
    "title": [
      "A completely digital on-chip circuit for local-random-variability measurement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Kim",
        "given": "K."
      },
      {
        "family": "Jenkins",
        "given": "K.A."
      },
      {
        "family": "Chuang",
        "given": "C.-T."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of IEEE ISSCC"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "pages": [
      "400–401,"
    ],
    "title": [
      "Statistical characterization and on-chip measurement methods for local random variability of a process using sense-amplifier-based test structure"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Karl",
        "given": "E."
      },
      {
        "family": "Singh",
        "given": "P."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of IEEE ISSCC"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "pages": [
      "410–411,"
    ],
    "title": [
      "Compact in-situ sensors for monitoring negative-bias-temperature-instability effect and oxide degradation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Drego",
        "given": "N."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "Boning",
        "given": "D."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Quality Electronic Design"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "title": [
      "A test-structure to efficiently study threshold-voltage variation in large MOSFET arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bhushan",
        "given": "M."
      },
      {
        "family": "Gattiker",
        "given": "A."
      },
      {
        "family": "Ketchen",
        "given": "M.B."
      },
      {
        "family": "Das",
        "given": "K.K."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE Transactions on Semiconductor Manufacturing"
    ],
    "date": [
      "2006-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "10–18,"
    ],
    "title": [
      "Ring oscillators for CMOS process tuning and variability control"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Panganiban",
        "given": "J."
      }
    ],
    "citation-number": [
      "17"
    ],
    "date": [
      "2002-05"
    ],
    "genre": [
      "M.Eng. Thesis,"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "Department of Electrical Engineering and Computer Science, MIT"
    ],
    "title": [
      "A ring oscillator based variation test chip"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Ketchen",
        "given": "M."
      },
      {
        "family": "Bhushan",
        "given": "M."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "IBM Journal Research and Development"
    ],
    "date": [
      "Jul./Sep. 2006"
    ],
    "issue": [
      "4/5"
    ],
    "pages": [
      "451–468,"
    ],
    "title": [
      "Product-representative “at speed” test structures for CMOS characterization"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Onodera",
        "given": "H."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "IEICE Transactions on Electronics"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "342–348,"
    ],
    "title": [
      "Variability: Modeling and its impact on design"
    ],
    "type": "article-journal",
    "volume": [
      "C"
    ]
  },
  {
    "author": [
      {
        "family": "Masuda",
        "given": "H."
      },
      {
        "family": "Ohkawa",
        "given": "S."
      },
      {
        "family": "Kurokawa",
        "given": "A."
      },
      {
        "family": "Aoki",
        "given": "M."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Proceedings of IEEE Conference on Custom Integrated Circuits"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "908–913,"
    ],
    "title": [
      "Challenge: Variability characterization and modeling for 65- to 90-nm processes"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ohkawa",
        "given": "S."
      },
      {
        "family": "Aoki",
        "given": "M."
      },
      {
        "family": "Masuda",
        "given": "H."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "IEEE Transactions on Semiconductor Manufacturing"
    ],
    "date": [
      "2004-05"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "155–165,"
    ],
    "title": [
      "Analysis and characterization of device variations in an LSI chip using an integrated device matrix array"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Abaskharoun",
        "given": "N."
      },
      {
        "family": "Roberts",
        "given": "G.W."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proceedings of IEEE Conference on Custom Integrated Circuits"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Diego, CA, USA"
    ],
    "pages": [
      "251–254,"
    ],
    "title": [
      "Circuits for on-chip sub-nanosecond signal capture and characterization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sanda",
        "given": "P."
      },
      {
        "family": "Knebel",
        "given": "D."
      },
      {
        "family": "Kash",
        "given": "J."
      },
      {
        "family": "Casal",
        "given": "H."
      },
      {
        "family": "Tsang",
        "given": "J."
      },
      {
        "family": "Seewann",
        "given": "E."
      },
      {
        "family": "Papermaster",
        "given": "M."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Proceedings of IEEE ISSCC"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "pages": [
      "372–373,"
    ],
    "title": [
      "Picosecond imaging circuit analysis of the power3 clock distribution"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dajee",
        "given": "D."
      },
      {
        "family": "Goldblatt",
        "given": "N."
      },
      {
        "family": "Lundquist",
        "given": "T."
      },
      {
        "family": "Kasapi",
        "given": "S."
      },
      {
        "family": "Wilsher",
        "given": "K."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Proceedings of IEEE International Test Conference"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Baltimore, MD"
    ],
    "pages": [
      "433–442,"
    ],
    "title": [
      "Practical, non-invasive optical probing for flip-chip devices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Maggioni",
        "given": "S."
      },
      {
        "family": "Veggetti",
        "given": "A."
      },
      {
        "family": "Bogliolo",
        "given": "A."
      },
      {
        "family": "Croce",
        "given": "L."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Quality Electronic Design"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "title": [
      "Random sampling for on-chip characterization of standard cell propagation delay"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Okada",
        "given": "K."
      },
      {
        "family": "Yamaoka",
        "given": "K."
      },
      {
        "family": "Onodera",
        "given": "H."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer Aided Design"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "908–913,"
    ],
    "title": [
      "A statistical gate-delay model considering intra-gate variability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bassi",
        "given": "A."
      },
      {
        "family": "Veggetti",
        "given": "A."
      },
      {
        "family": "Croce",
        "given": "L."
      },
      {
        "family": "Bogliolo",
        "given": "A."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Microelectronic Test Structures"
    ],
    "date": [
      "2003-03-17"
    ],
    "location": [
      "Monterey, USA"
    ],
    "pages": [
      "214–217,"
    ],
    "title": [
      "Measuring the effects of process variations on circuit performance by means of digitally-controllable ring oscillators"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Das",
        "given": "B.P."
      },
      {
        "family": "Amrutur",
        "given": "B."
      },
      {
        "family": "Jamadagni",
        "given": "H.S."
      },
      {
        "family": "Arvind",
        "given": "N.V."
      },
      {
        "family": "Visvanathan",
        "given": "V."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "IEEE TSM"
    ],
    "date": [
      "2009-05"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "256–267,"
    ],
    "title": [
      "Within-die gate delay variability measurement using reconfigurable ring oscillator"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Zhou",
        "given": "B."
      },
      {
        "family": "Khouas",
        "given": "A."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Kobe, Japan"
    ],
    "pages": [
      "5246–5249,"
    ],
    "title": [
      "Measurement of delay mismatch due to process variations by means of modified ring oscillators"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Iizuka",
        "given": "T."
      },
      {
        "family": "Jeong",
        "given": "J."
      },
      {
        "family": "Nakura",
        "given": "T."
      },
      {
        "family": "Ikeda",
        "given": "M."
      },
      {
        "family": "Asada",
        "given": "K."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "Proceedings of ESSCIRC, Seville"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "182–185,"
    ],
    "title": [
      "All-digital on-chip monitor for PMOS and NMOS process variability measurement utilizing buffer ring with pulse counter"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "X."
      },
      {
        "family": "Ishida",
        "given": "K."
      },
      {
        "family": "Takamiya",
        "given": "M."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Proceedings of IEEE ASP-DAC"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "109–110,"
    ],
    "title": [
      "An on-chip characterizing system for within-die delay variation measurement of individual standard cells in 65-nm CMOS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Das",
        "given": "B.P."
      },
      {
        "family": "Amrutur",
        "given": "B."
      },
      {
        "family": "Jamadagni",
        "given": "H.S."
      },
      {
        "family": "Arvind",
        "given": "N.V."
      },
      {
        "family": "Visvanathan",
        "given": "V."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "Proceedings of IEEE Conference on Custom Integrated Circuits"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "133–136,"
    ],
    "title": [
      "Within-die gate delay variability measurement using reconfigurable ring oscillator"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Das",
        "given": "B.P."
      }
    ],
    "citation-number": [
      "33"
    ],
    "date": [
      "2009"
    ],
    "genre": [
      "Ph.D. Thesis,"
    ],
    "location": [
      "Bangalore, India"
    ],
    "publisher": [
      "IISc"
    ],
    "title": [
      "Random local delay variability: On-chip measurement and modeling"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Boning",
        "given": "D."
      },
      {
        "family": "Panganiban",
        "given": "J."
      },
      {
        "family": "Gonzalez-Valentin",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Proceedings of Eighth ACM/IEEE International Workshop TAU"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Monterey, CA, USA"
    ],
    "pages": [
      "109,"
    ],
    "title": [
      "Test structures for delay variability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nassif",
        "given": "S.R."
      },
      {
        "family": "Boning",
        "given": "D.S."
      },
      {
        "family": "Hakim",
        "given": "N."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer Aided Design"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "138–139,"
    ],
    "title": [
      "The care and feeding of your statistical static timer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Miyamoto",
        "given": "M."
      },
      {
        "family": "Ohta",
        "given": "H."
      },
      {
        "family": "Kumagai",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2004-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "440–443,"
    ],
    "title": [
      "Impact of reducing STI-induced stress on layout dependence of MOSFET characteristics"
    ],
    "type": "article-journal",
    "volume": [
      "51"
    ]
  },
  {
    "author": [
      {
        "family": "Das",
        "given": "B.P."
      },
      {
        "family": "Onodera",
        "given": "H."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems II: Express Briefs"
    ],
    "date": [
      "2014-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "183–187,"
    ],
    "title": [
      "On-chip measurement of rise/fall gate delay using reconfigurable ring oscillator"
    ],
    "type": "article-journal",
    "volume": [
      "61"
    ]
  },
  {
    "author": [
      {
        "family": "Amrutur",
        "given": "B."
      },
      {
        "family": "Das",
        "given": "B.P."
      }
    ],
    "citation-number": [
      "38"
    ],
    "collection-title": [
      "and date of patent"
    ],
    "container-title": [
      "US Patent"
    ],
    "date": [
      "2012-07-17"
    ],
    "issue": [
      "8,224,604 B1"
    ],
    "title": [
      "Gate delay measurement circuit and method of determining a delay of a logic gate"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Amrutur",
        "given": "B."
      },
      {
        "family": "Das",
        "given": "P.K."
      },
      {
        "family": "Vasudevamurthy",
        "given": "R."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "IEEE TVLSI"
    ],
    "date": [
      "2011-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "2267–2275,"
    ],
    "title": [
      "0.84 ps resolution clock skew measurement via sub-sampling"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "S.",
        "given": "Mukhopadhyay"
      },
      {
        "family": "K.",
        "given": "Kim"
      },
      {
        "family": "H.",
        "given": "Mahmoodi"
      },
      {
        "family": "K",
        "given": "Roy"
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1370–1382"
    ],
    "title": [
      "Design of a process variation tolerant self-repairing SRAM for yield enhancement in nanoscaled CMOS’"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "citation-number": [
      "2"
    ],
    "genre": [
      "[online]. 2011."
    ],
    "note": [
      "Available from",
      "Accessed 14 Jan 2013"
    ],
    "title": [
      "International Technology Road Map for Semiconductors Report"
    ],
    "type": "webpage",
    "url": [
      "http://www.itrs.net/reports.html"
    ]
  },
  {
    "citation-number": [
      "3"
    ],
    "date": [
      "2008"
    ],
    "editor": [
      {
        "family": "J.-P",
        "given": "Colinge"
      }
    ],
    "location": [
      "Cambridge"
    ],
    "pages": [
      "9–28"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "FinFETs and other multi-gate transistors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Y.S.",
        "given": "Chauhan"
      },
      {
        "family": "S.",
        "given": "Venugopalan"
      },
      {
        "family": "N.",
        "given": "Paydavosi"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proceedings of the 20th Mixed Design of Integrated Circuits and Systems (MIXDES) International Conference; Jun. 2013"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "Gdynia"
    ],
    "pages": [
      "23–28"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "BSIM compact MOSFET models for SPICE simulation’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "K.",
        "given": "Suzuki"
      },
      {
        "family": "Y.",
        "given": "Tosaka"
      },
      {
        "family": "T",
        "given": "Sugii"
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEETransactions on Electron Devices"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "732–738"
    ],
    "title": [
      "Analytical threshold voltage model for short channel n+ − p+ double-gate SOI MOSFETs’"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "D.",
        "given": "Frank"
      },
      {
        "family": "S.",
        "given": "Laux"
      },
      {
        "family": "M",
        "given": "Fischetti"
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "International Technical Digest on Electron Devices Meeting"
    ],
    "date": [
      "1992-12",
      "1992"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "pages": [
      "553–556"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Monte Carlo simulation of a 30 nm dual-gate MOSFET: How short can Si go?’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "D.",
        "given": "Hisamoto"
      },
      {
        "family": "T.",
        "given": "Kaga"
      },
      {
        "family": "Y.",
        "given": "Kawamoto"
      },
      {
        "family": "E",
        "given": "Takeda"
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Electron Devices Meeting, International Technical Digest"
    ],
    "date": [
      "1989-12",
      "1989"
    ],
    "location": [
      "Washington, DC, USA"
    ],
    "pages": [
      "833–836"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "A fully depleted lean-channel transistor (DELTA) – A novel vertical ultra thin SOI MOSFET’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "C.",
        "given": "Hu"
      },
      {
        "family": "A.",
        "given": "Niknejad"
      },
      {
        "family": "V.",
        "given": "Sriramkumar"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "International SOI Conference; Oct. 2012"
    ],
    "date": [
      "2012"
    ],
    "location": [
      "NAPA, CA"
    ],
    "pages": [
      "1–24"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "BSIM-IMG: A Turnkey compact model for fully depleted technologies’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "S.",
        "given": "Khandelwal"
      },
      {
        "family": "Y.S.",
        "given": "Chauhan"
      },
      {
        "family": "D.D.",
        "given": "Lu"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "2019–2026"
    ],
    "title": [
      "BSIM-IMG: A compact model for ultrathin-body SOI MOSFETs with back-gate control’"
    ],
    "type": "article-journal",
    "volume": [
      "59"
    ]
  },
  {
    "author": [
      {
        "family": "E.",
        "given": "Nowak"
      },
      {
        "family": "T.",
        "given": "Ludwig"
      },
      {
        "family": "I.",
        "given": "Aller"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceedings of the Custom Integrated Circuits Conference"
    ],
    "date": [
      "2003-09",
      "2003"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "339–342"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Scaling beyond the 65 nm node with FinFET-DGCMOS’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "T.S.",
        "given": "Park"
      },
      {
        "family": "H.J.",
        "given": "Cho"
      },
      {
        "family": "J.D.",
        "given": "Choe"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEEE Electron Device Letters"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "798–800"
    ],
    "title": [
      "Characteristics of body-tied triple-gate pMOSFETs’"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "S.Y.",
        "given": "Kim"
      },
      {
        "family": "Y.M.",
        "given": "Kim"
      },
      {
        "family": "K.H.",
        "given": "Baek"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1259–1264"
    ],
    "title": [
      "Temperature dependence of substrate and drain–currents in bulk FINFETs’"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Ho",
        "given": "B."
      }
    ],
    "citation-number": [
      "13"
    ],
    "date": [
      "2012"
    ],
    "genre": [
      "Doctoral thesis,"
    ],
    "location": [
      "Berkeley"
    ],
    "pages": [
      "24–25"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "Evolutionary MOSFET structure and channel design for nanoscale CMOS technology’"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "B.A.",
        "given": "Anderson"
      },
      {
        "family": "A.",
        "given": "Bryant"
      },
      {
        "family": "E.J",
        "given": "Nowak"
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Google Patents"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "FinFET with low gate capacitance and low extrinsic resistance’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "F.",
        "given": "Andrieu"
      },
      {
        "family": "C.",
        "given": "Dupré"
      },
      {
        "family": "F.",
        "given": "Rochette"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Symposium on Digest of Technical Papers VLSI Technology; Jun. 2006"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Honolulu, HI"
    ],
    "pages": [
      "134–135"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "25 nm short and narrow strained FDSOI with TiN/HfO2 gate stack’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "A.",
        "given": "Burenkov"
      },
      {
        "family": "J",
        "given": "Lorenz"
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "33rd European Solid-State Device Research Conference"
    ],
    "date": [
      "2003-09",
      "2003"
    ],
    "location": [
      "Estoril, Portugal"
    ],
    "pages": [
      "135–138"
    ],
    "title": [
      "Corner effect in double and triple gate FinFETs’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Foster",
        "given": "D."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE Electronics Letters"
    ],
    "date": [
      "1983"
    ],
    "issue": [
      "17"
    ],
    "pages": [
      "684–685"
    ],
    "title": [
      "Subthreshold currents in CMOS transistors made on oxygenimplanted silicon’"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "citation-number": [
      "108"
    ],
    "title": [
      "Nano-CMOS and post-CMOS electronics: circuits and design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "E.",
        "given": "Bernard"
      },
      {
        "family": "T.",
        "given": "Ernst"
      },
      {
        "family": "B.",
        "given": "Guillaumot"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "IEEE Electron Device Letters"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "148–151"
    ],
    "title": [
      "internal spacers introduction in record high gate multichannel MOSFET satisfying both high-performance and low standby power requirements’"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "R.",
        "given": "Ritzenthaler"
      },
      {
        "family": "C.",
        "given": "Dupré"
      },
      {
        "family": "X.",
        "given": "Mescot"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceeding of International SOI Conference"
    ],
    "date": [
      "2006-10",
      "2006"
    ],
    "location": [
      "Niagara Falls"
    ],
    "pages": [
      "77–78"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Mobility behavior in narrow -gateFETs devices’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "T.",
        "given": "Park"
      },
      {
        "family": "E.",
        "given": "Yoon"
      },
      {
        "family": "J.H",
        "given": "Lee"
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Physica E: Low-Dimensional Systems and Nanostructures"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "6–12"
    ],
    "title": [
      "A 40 nm body-tied FinFET (OMEGA MOS-FET) using bulk Si wafer’"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "P.",
        "given": "Mishra"
      },
      {
        "family": "A.",
        "given": "Muttreja"
      },
      {
        "family": "N.K",
        "given": "Jha"
      }
    ],
    "citation-number": [
      "21"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "New York, NY, USA"
    ],
    "pages": [
      "23–54"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "FinFET circuit design’. Nanoelectronic Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "N.",
        "given": "Yadav"
      },
      {
        "family": "S.",
        "given": "Dutt"
      },
      {
        "family": "M.",
        "given": "Pattanaik"
      },
      {
        "family": "G",
        "given": "Sharma"
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "European Circuit Theory and Design (ECCTD) Conference"
    ],
    "date": [
      "2013-09",
      "2013"
    ],
    "location": [
      "Dresden",
      "New York, NY, 10013, USA"
    ],
    "pages": [
      "1–4"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Double-gate FinFET process variation aware 10 T SRAM cell topology design and analysis’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "D.",
        "given": "Hisamoto"
      },
      {
        "family": "W.C.",
        "given": "Lee"
      },
      {
        "family": "J.",
        "given": "Kedzierski"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "2320–2325"
    ],
    "title": [
      "FinFET-a self-aligned double-gate MOSFET scalable to 20 nm’"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "D.",
        "given": "Lu"
      },
      {
        "family": "C.H.",
        "given": "Lin"
      },
      {
        "family": "A.",
        "given": "Niknejad"
      },
      {
        "family": "C",
        "given": "Hu"
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Journal of Design and Test of Computers"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "44–50"
    ],
    "title": [
      "Compact modeling of variation in FinFET SRAM cells’"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Y.K.",
        "given": "Choi"
      },
      {
        "family": "T.J.",
        "given": "King"
      },
      {
        "family": "C",
        "given": "Hu"
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "436–441"
    ],
    "title": [
      "A spacer patterning technology for nanoscale CMOS’"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "M.",
        "given": "Kang"
      },
      {
        "family": "S.",
        "given": "Song"
      },
      {
        "family": "S.",
        "given": "Woo"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Transactions on Electron Devices"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2785–2793"
    ],
    "title": [
      "FinFET SRAM optimization with Fin thickness and surface orientation’"
    ],
    "type": "article-journal",
    "volume": [
      "57"
    ]
  },
  {
    "author": [
      {
        "family": "K.",
        "given": "Roy"
      },
      {
        "family": "S.",
        "given": "Mukhopadhyay"
      },
      {
        "family": "H",
        "given": "Mahmoodi-Meimand"
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Contributed Paper in Annual Proceedings of the IEEE"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "305–327"
    ],
    "title": [
      "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "91"
    ]
  },
  {
    "author": [
      {
        "family": "X.",
        "given": "Li"
      },
      {
        "family": "S.A.",
        "given": "Parke"
      },
      {
        "family": "B.M",
        "given": "Wilamowski"
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proceedings of the 15th Biennial in University/Government/Industry Microelectronics Symposium; Jun. 2006"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "284–287"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Threshold voltage control for deep sub-micrometer fully depleted SOI MOSFET’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "A.B.",
        "given": "Sachid"
      },
      {
        "family": "R.",
        "given": "Francis"
      },
      {
        "family": "M.S.",
        "given": "Baghini"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Proceeding of IEEE International in Electron Devices Meeting; Dec. 2008"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "San Francisco"
    ],
    "pages": [
      "1–4"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Sub-20 nm gate length FinFET design: Can high-κ spacers make a difference?’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "B.",
        "given": "Raj"
      },
      {
        "family": "A.",
        "given": "Saxena"
      },
      {
        "family": "S",
        "given": "Dasgupta"
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "Circuits and Systems Magazine"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "38–50"
    ],
    "title": [
      "Nanoscale FinFET based SRAM cell design: Analysis of performance metric, process variation, underlapped FinFET, and temperature effect’"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "B.",
        "given": "Raj"
      },
      {
        "family": "J.",
        "given": "Mitra"
      },
      {
        "family": "D.K.",
        "given": "Bihani"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Journal of Low Power Electronics"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "163–171"
    ],
    "title": [
      "Process variation tolerant FinFET based robust low power SRAM cell design at 32 nm technology’"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "R.",
        "given": "Joshi"
      },
      {
        "family": "K.",
        "given": "Kim"
      },
      {
        "family": "R",
        "given": "Kanj"
      }
    ],
    "citation-number": [
      "32"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "55–95"
    ],
    "publisher": [
      "Nanoelectronic Circuit Design",
      "Springer"
    ],
    "title": [
      "FinFET SRAM design’"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "A.",
        "given": "Carlson"
      },
      {
        "family": "Z.",
        "given": "Guo"
      },
      {
        "family": "S.",
        "given": "Balasubramanian"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Proceeding of International SOI Conference; Oct. 2006"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Niagara Falls, NY"
    ],
    "pages": [
      "105–106"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "FinFET SRAM with enhanced read/write margins’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "C.H.",
        "given": "Lo"
      },
      {
        "family": "S.Y",
        "given": "Huang"
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Journal of Solid-State Circuits"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "695–704"
    ],
    "title": [
      "PPN based 10 T SRAM cell for low-leakage and resilient subthreshold operation’"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "N.",
        "given": "Yadav"
      },
      {
        "family": "S.",
        "given": "Dutt"
      },
      {
        "family": "M.",
        "given": "Pattanaik"
      },
      {
        "family": "G",
        "given": "Sharma"
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "Proceeding of the 25th International Conference on Microelectronics (ICM"
    ],
    "date": [
      "2013-12",
      "2013"
    ],
    "location": [
      "Lebnon"
    ],
    "pages": [
      "1–4"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Self-restoring PVT aware independently-controlled gate FinFET based 10 T SRAM cell’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "N.",
        "given": "Yadav"
      },
      {
        "family": "M.",
        "given": "Pattanaik"
      },
      {
        "family": "G",
        "given": "Sharma"
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "Journal of Low Power Electronics"
    ],
    "date": [
      "2015"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "49–62"
    ],
    "title": [
      "New topology approach for future process, voltage and temperature aware SRAM using independently controlled double-gate FinFET’"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Model",
        "given": "Predictive Technology"
      }
    ],
    "citation-number": [
      "37"
    ],
    "date": [
      "2005"
    ],
    "note": [
      "Available from",
      "Accessed [12 Jan. 2013"
    ],
    "type": null,
    "url": [
      "http://ptm.asu.edu"
    ]
  },
  {
    "author": [
      {
        "family": "B.",
        "given": "Ebrahimi"
      },
      {
        "family": "A.",
        "given": "Afzali-Kusha"
      },
      {
        "family": "H",
        "given": "Mahmoodi"
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "Microelectronics Reliability"
    ],
    "date": [
      "2014"
    ],
    "pages": [
      "2606–2612"
    ],
    "title": [
      "Robust FinFET SRAM design based on dynamic back-gate voltage adjustment’"
    ],
    "type": "article-journal",
    "volume": [
      "54)11"
    ]
  },
  {
    "author": [
      {
        "family": "D.",
        "given": "Burnett"
      },
      {
        "family": "S.",
        "given": "Parihar"
      },
      {
        "family": "H.",
        "given": "Ramamurthy"
      },
      {
        "family": "S",
        "given": "Balasubramanian"
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "Proceeding of International Conference on IC Design & Technology (ICICDT"
    ],
    "date": [
      "2014-05"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "1–4"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "FinFET SRAM design challenges’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "G.",
        "given": "Thakral"
      },
      {
        "family": "S.P.",
        "given": "Mohanty"
      },
      {
        "family": "D",
        "given": "Ghai"
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "Proceeding of 23rd International Conference on VLSI Design"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "India"
    ],
    "pages": [
      "45–50"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "A combined DOE-ILP based power and read stability optimization in nano-CMOS SRAM’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Alam",
        "given": "M."
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "Microelectronics Reliability"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "8–9"
    ],
    "pages": [
      "1114–1122"
    ],
    "title": [
      "Reliability- and process-variation aware design of integrated circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "E.",
        "given": "Grossar"
      },
      {
        "family": "M.",
        "given": "Stucchi"
      },
      {
        "family": "K.",
        "given": "Maex"
      },
      {
        "family": "W",
        "given": "Dehaene"
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2577–2588"
    ],
    "title": [
      "Read stability and write-ability analysis of SRAM cells for nanometer technologies’"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "T.",
        "given": "Song"
      },
      {
        "family": "W.",
        "given": "Rim"
      },
      {
        "family": "J.",
        "given": "Jung"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "Proceeding of Solid-State Circuits Conference Digest of Technical Papers (ISSCC); Feb. 2014"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "232–233"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "A 14nm FinFET 128Mb 6T SRAM with VMIN-enhancement techniques for low-power applications’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Y.",
        "given": "Fujimura"
      },
      {
        "family": "O.",
        "given": "Hirabayashi"
      },
      {
        "family": "T.",
        "given": "Sasaki"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "Solid-State Circuits Conference Digest of Technical Papers (ISSCC); Feb. 2010"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "348–349"
    ],
    "title": [
      "A configurable SRAM with constant-negative-level write buffer for low-voltage operation with 0.149 μm 2 cell in 32 nm high-k metal-gate CMOS’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "C.-H.",
        "given": "Jan"
      },
      {
        "family": "U.",
        "given": "Bhattacharya"
      },
      {
        "family": "R.",
        "given": "Brain"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "Proceeding of 2012 IEEE International in Electron Devices Meeting (IEDM"
    ],
    "date": [
      "2012-12",
      "2012"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "44–47"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "A 22nm SoC platform technology featuring 3-D tri-gate and high-k/metal gate, optimized for ultra low power, high performance and high density SoC applications’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "C.Y.",
        "given": "Lee"
      },
      {
        "family": "N.K",
        "given": "Jha"
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "Proceedings of the 48th Design Automation Conference; Jun. 2011"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "New York, NY"
    ],
    "pages": [
      "866–871"
    ],
    "title": [
      "CACTI-FinFET: An integrated delay and power modeling framework for FinFET-based caches under process variations’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "H.",
        "given": "Mostafa"
      },
      {
        "family": "M.",
        "given": "Anis"
      },
      {
        "family": "M",
        "given": "Elmasry"
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "Transactions on Circuits and Systems"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "2859–2871"
    ],
    "title": [
      "Adaptive body bias for reducing the impacts of NBTI and process variations on 6T SRAM cells’"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "C.-Y.",
        "given": "Hsieh"
      },
      {
        "family": "M.-L.",
        "given": "Fan"
      },
      {
        "family": "V.-H.",
        "given": "Hu"
      },
      {
        "family": "P.",
        "given": "Su"
      },
      {
        "family": "C.-T",
        "given": "Chuang"
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "IEEETransactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1201–1210"
    ],
    "title": [
      "Independentlycontrolled-gate FinFET Schmitt trigger sub-threshold SRAMs’"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "V.",
        "given": "Gupta"
      },
      {
        "family": "M",
        "given": "Anis"
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "93–104"
    ],
    "title": [
      "Statistical design of the 6T SRAM bit cell’"
    ],
    "type": "article-journal",
    "volume": [
      "57"
    ]
  },
  {
    "author": [
      {
        "family": "S.",
        "given": "Mukhopadhyay"
      },
      {
        "family": "H.",
        "given": "Mahmoodi"
      },
      {
        "family": "K",
        "given": "Roy"
      }
    ],
    "citation-number": [
      "50"
    ],
    "container-title": [
      "Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "174–183"
    ],
    "title": [
      "Reduction of parametric failures in sub-100-nm SRAM array using body bias’"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "A.",
        "given": "Datta"
      },
      {
        "family": "A.",
        "given": "Goel"
      },
      {
        "family": "R.T.",
        "given": "Cakici"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "51"
    ],
    "container-title": [
      "Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1957–1966"
    ],
    "title": [
      "Modeling and circuit synthesis for independently controlled double gate FinFET devices’"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "B.",
        "given": "Ebrahimi"
      },
      {
        "family": "M.",
        "given": "Rostami"
      },
      {
        "family": "A.",
        "given": "Afzali-Kusha"
      },
      {
        "family": "M",
        "given": "Pedram"
      }
    ],
    "citation-number": [
      "52"
    ],
    "container-title": [
      "Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1911–1916"
    ],
    "title": [
      "Statistical design optimization of FinFET SRAM using back-gate voltage’"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "O.",
        "given": "Thomas"
      },
      {
        "family": "M.",
        "given": "Reyboz"
      },
      {
        "family": "M",
        "given": "Belleville"
      }
    ],
    "citation-number": [
      "53"
    ],
    "container-title": [
      "Proceeding of the International Symposium on Circuits and Systems, ISCAS; May 2007"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "pages": [
      "2778–2781"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Sub-1V, robust and compact 6T SRAM cell in double gate MOS technology’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "K.",
        "given": "Endo"
      },
      {
        "family": "S.",
        "given": "O.’uchi"
      },
      {
        "family": "Y.",
        "given": "Ishikawa"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "54"
    ],
    "container-title": [
      "Electron Device Letters"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "757–759"
    ],
    "title": [
      "Independent-double-gate FinFET SRAM for leakage current reduction’"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "S.E",
        "given": "Schuster"
      }
    ],
    "citation-number": [
      "55"
    ],
    "container-title": [
      "Journal of Solid-State Circuits"
    ],
    "date": [
      "1978"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "698–703"
    ],
    "title": [
      "Multiple word/bit line redundancy for semiconductor memories’"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "H.",
        "given": "Cao"
      },
      {
        "family": "M.",
        "given": "Liu"
      },
      {
        "family": "H.",
        "given": "Chen"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "56"
    ],
    "container-title": [
      "Proceeding of the 2nd International Conference on in Consumer Electronics, Communications and Networks (CECNet); Apr. 2012"
    ],
    "date": [
      "2012"
    ],
    "location": [
      "Yichang, China"
    ],
    "pages": [
      "2565–2568"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Efficient built-in self-repair strategy for embedded SRAM with selectable redundancy’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "S.",
        "given": "Mukhopadhyay"
      },
      {
        "family": "K.",
        "given": "Kang"
      },
      {
        "family": "H.",
        "given": "Mahmoodi"
      },
      {
        "family": "K",
        "given": "Roy"
      }
    ],
    "citation-number": [
      "57"
    ],
    "container-title": [
      "Proceedings of International Test Conference; Nov. 2005"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "1–10"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Reliable and selfrepairing SRAM in nano-scale technologies using leakage and delay monitoring’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "N.N.",
        "given": "Mojumder"
      },
      {
        "family": "S.",
        "given": "Mukhopadhyay"
      },
      {
        "family": "J.J.",
        "given": "Kim"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "58"
    ],
    "container-title": [
      "26th VLSI Test Symposium; Apr–May 2008"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "101–106"
    ],
    "title": [
      "Design and analysis of a self-repairing SRAM with on-chip monitor and compensation circuitry’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "A.",
        "given": "Goel"
      },
      {
        "family": "R.K.",
        "given": "Sharma"
      },
      {
        "family": "A.K",
        "given": "Gupta"
      }
    ],
    "citation-number": [
      "59"
    ],
    "container-title": [
      "Journal on Circuits, Devices & Systems"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "45–51"
    ],
    "title": [
      "Process variations aware area efficient negative bit-line voltage scheme for improving write ability of SRAM in nanometer technologies’"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "P.",
        "given": "Dubey"
      },
      {
        "family": "G.",
        "given": "Ahuja"
      },
      {
        "family": "V.",
        "given": "Verma"
      },
      {
        "family": "S.K.",
        "given": "Yadav"
      },
      {
        "family": "A",
        "given": "Khanuja"
      }
    ],
    "citation-number": [
      "60"
    ],
    "container-title": [
      "Proceeding of the 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems"
    ],
    "date": [
      "2014-01",
      "2014"
    ],
    "location": [
      "Mumbai"
    ],
    "pages": [
      "150–155"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "A 500 mV to 1.0 V 128 Kb SRAM in Sub 20 nm Bulk-FinFET using auto-adjustable write assist’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "A.",
        "given": "Marshall"
      },
      {
        "family": "M.",
        "given": "Kulkarni"
      },
      {
        "family": "M.",
        "given": "Campise"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "61"
    ],
    "container-title": [
      "Proceedings of the 2005 IEEE Dallas/CAS Workshop in Architecture, Circuits and Implementation of SOCs"
    ],
    "date": [
      "2005-10",
      "2005"
    ],
    "location": [
      "Richardson, TX"
    ],
    "pages": [
      "187–190"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "FinFET current mirror design and evaluation’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "A.",
        "given": "Papoulis"
      },
      {
        "family": "S.U",
        "given": "Pillai"
      }
    ],
    "citation-number": [
      "62"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New Delhi, India"
    ],
    "pages": [
      "308"
    ],
    "publisher": [
      "Tata McGraw-Hill Company Limited"
    ],
    "title": [
      "Probability, random variables, and stochastic processes"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "N.",
        "given": "Yadav"
      },
      {
        "family": "S.",
        "given": "Dutt"
      },
      {
        "family": "G",
        "given": "Sharma"
      }
    ],
    "citation-number": [
      "63"
    ],
    "container-title": [
      "Proceeding of 2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems"
    ],
    "date": [
      "2014-01",
      "2014"
    ],
    "location": [
      "Mumbai"
    ],
    "pages": [
      "116–121"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "A New sensitivity-driven process variation aware self-repairing low-power SRAM design’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "A.",
        "given": "Tawfik S."
      },
      {
        "family": "V",
        "given": "Kursun"
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Journal of Low Power Electronics"
    ],
    "date": [
      "2009-12"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "497–508"
    ],
    "title": [
      "Robust FinFET memory circuits with p-type data access transistors for higher integration density and reduced leakage power"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Kawasaki",
        "given": "I."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of the IEEE International Electron Devices Meeting"
    ],
    "date": [
      "2008-12"
    ],
    "location": [
      "USA"
    ],
    "pages": [
      "237–240"
    ],
    "title": [
      "Demonstration of highly scaled FinFET SRAM cells with high-k/metal gate and investigation of characteristic variability for the 32 nm node and beyond"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Z.",
        "given": "Liu"
      },
      {
        "family": "A.",
        "given": "Tawfik S."
      },
      {
        "family": "V",
        "given": "Kursun"
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of the IEEE International Systems on Chip (SOC) Design Conference; Korea"
    ],
    "date": [
      "2007-09"
    ],
    "pages": [
      "63–66"
    ],
    "title": [
      "An independent-gate FinFET SRAM cell for high data stability and enhanced integration density"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Y.-H.",
        "given": "Chen"
      },
      {
        "family": "M.",
        "given": "Chan W."
      },
      {
        "family": "W.-C.",
        "given": "Wu"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2015-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–8"
    ],
    "title": [
      "A 16nm 128Mb SRAM in high-k metal-gate FinFET technology with write-assist circuitry for low-VMIN applications"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "J.",
        "given": "Yang"
      },
      {
        "family": "R.",
        "given": "Harris H."
      },
      {
        "family": "M.",
        "given": "Hussain M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE Symposium on VLSI Technology, Systems, and Applications"
    ],
    "date": [
      "2008-04"
    ],
    "location": [
      "Taiwan"
    ],
    "pages": [
      "20–21"
    ],
    "title": [
      "Enhanced performance and SRAM stability in FinFET with reduced process steps for source/drain doping"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "G.",
        "given": "Fossum J."
      },
      {
        "family": "M.",
        "given": "Chowdhury M."
      },
      {
        "family": "P.",
        "given": "Trivedi V."
      },
      {
        "family": "J.",
        "given": "King T."
      },
      {
        "family": "K",
        "given": "Choi Y."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings of the IEEE International Electron Devices Meeting"
    ],
    "date": [
      "2003-12"
    ],
    "location": [
      "USA"
    ],
    "pages": [
      "679–682"
    ],
    "title": [
      "Physical insights on design and modeling of nanoscale FinFETs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "J.",
        "given": "Yang"
      },
      {
        "family": "M.",
        "given": "Zeitzoff P."
      },
      {
        "family": "H",
        "given": "Tseng"
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2007-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1464–1470"
    ],
    "title": [
      "Highly manufacturable double-gate FinFET with gate-source/drain underlap"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "citation-number": [
      "8"
    ],
    "date": [
      "2010",
      "2010"
    ],
    "title": [
      "Process integration, devices, and structures",
      "The International Technology Roadmap for Semiconductors (www.itrs.net"
    ],
    "type": null
  },
  {
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Clever user manual. www.silvaco.com"
    ],
    "date": [
      "2014"
    ],
    "title": [
      "Atlas user manual. Devedit user manual"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "M.",
        "given": "Rostami"
      },
      {
        "family": "K",
        "given": "Mohanram"
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2011-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "337–349"
    ],
    "title": [
      "Dual-independent-gate FinFETs for low power logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "M.",
        "given": "Rabie"
      },
      {
        "family": "A.",
        "given": "Bahgat"
      },
      {
        "family": "K.",
        "given": "Ramadan"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of the IEEE International Conference on Energy Aware Computing"
    ],
    "date": [
      "2011-12"
    ],
    "location": [
      "Egypt"
    ],
    "pages": [
      "1–6"
    ],
    "title": [
      "A comparative analysis between FinFET semi-dynamic Flip-Flop topologies under process variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "A.",
        "given": "Goel"
      },
      {
        "family": "K.",
        "given": "Gupta S."
      },
      {
        "family": "K",
        "given": "Roy"
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2011-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "296–308"
    ],
    "title": [
      "Asymmetric drain spacer extension (ADSE) FinFETs for low-power and robust SRAMs"
    ],
    "type": "article-journal",
    "volume": [
      "58"
    ]
  },
  {
    "author": [
      {
        "family": "M.",
        "given": "Salahuddin S."
      },
      {
        "family": "H.",
        "given": "Jiao"
      },
      {
        "family": "V",
        "given": "Kursun"
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "2013-05"
    ],
    "location": [
      "China"
    ],
    "pages": [
      "2331–2334"
    ],
    "title": [
      "Low-leakage hybrid FinFET SRAM cell with asymmetrical gate overlap/underlap bitline access transistors for enhanced read data stability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "H.",
        "given": "Zhu"
      },
      {
        "family": "V",
        "given": "Kursun"
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems I"
    ],
    "date": [
      "2014-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "2013–2021"
    ],
    "title": [
      "A comprehensive comparison of data stability enhancement techniques with novel nanoscale SRAM cells under parameter fluctuations"
    ],
    "type": "article-journal",
    "volume": [
      "61"
    ]
  },
  {
    "author": [
      {
        "family": "M.",
        "given": "Salahuddin S."
      },
      {
        "family": "H.",
        "given": "Jiao"
      },
      {
        "family": "V",
        "given": "Kursun"
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Quality Electronic Design"
    ],
    "date": [
      "2013-03"
    ],
    "location": [
      "USA"
    ],
    "pages": [
      "353–358"
    ],
    "title": [
      "A novel 6T SRAM cell with asymmetrically gate underlap engineered FinFETs for enhanced read data stability and write ability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "A.",
        "given": "Kranti"
      },
      {
        "family": "A",
        "given": "Armstrong G."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Journal of Microelectronic Engineering"
    ],
    "date": [
      "2007-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "2775–2784"
    ],
    "title": [
      "Source/drain extension region engineering in nanoscale double gate SOI MOSFETs: novel design methodology for low-voltage analog applications"
    ],
    "type": "article-journal",
    "volume": [
      "84"
    ]
  },
  {
    "author": [
      {
        "family": "D.",
        "given": "Kadosh"
      },
      {
        "family": "I.",
        "given": "Gradner M."
      },
      {
        "family": "M.",
        "given": "Duane"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "17"
    ],
    "date": [
      "2000"
    ],
    "genre": [
      "US Patent 6104064,"
    ],
    "title": [
      "Asymmetrical transistor structure"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "T.",
        "given": "Horiuchi"
      },
      {
        "family": "T.",
        "given": "Homma"
      },
      {
        "family": "MuraoY.",
        "given": "Okumura K."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "1994-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "186–190"
    ],
    "title": [
      "An asymmetrical sidewall process for high performance LDD MOSFET’s"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "F.",
        "given": "Boeuf"
      },
      {
        "family": "T.",
        "given": "Skotnicki"
      },
      {
        "family": "S.",
        "given": "Monfray"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceedings of the IEEE International Electron Devices Meeting"
    ],
    "date": [
      "2001-12"
    ],
    "location": [
      "USA"
    ],
    "pages": [
      "637–640"
    ],
    "title": [
      "16 nm planar NMOSFET manufacturable within state-of-the-art CMOS process thanks to specific design and optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "B.",
        "given": "Yu"
      },
      {
        "family": "L.",
        "given": "Chang"
      },
      {
        "family": "S.",
        "given": "Ahmed"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Proceedings of the IEEE International Electron Devices Meeting"
    ],
    "date": [
      "2002-12"
    ],
    "location": [
      "USA"
    ],
    "pages": [
      "251–254"
    ],
    "title": [
      "FinFET scaling to 10 nm gate length"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "N.",
        "given": "Miura"
      },
      {
        "family": "Y.",
        "given": "Domae"
      },
      {
        "family": "T.",
        "given": "Sakata"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proceedings of the IEEE International SOI Conference"
    ],
    "date": [
      "2005-10"
    ],
    "location": [
      "USA"
    ],
    "pages": [
      "176–177"
    ],
    "title": [
      "Undoped thin film FD-SOI CMOS with source/drain-to-gate non-overlapped structure for ultra low leak applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "M.",
        "given": "Salahuddin S."
      },
      {
        "family": "V",
        "given": "Kursun"
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium of Integrated Circuits"
    ],
    "date": [
      "2014-12"
    ],
    "location": [
      "Singapore"
    ],
    "title": [
      "High-speed and low-leakage FinFET SRAM cell with enhanced read and write voltage margins"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Choi Y. -K., King T. -J., Hu C."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2002-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "436–441"
    ],
    "title": [
      "Spacer patterning technology for nanoscale CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "C.",
        "given": "Auth"
      },
      {
        "family": "C.",
        "given": "Allen"
      },
      {
        "family": "A.",
        "given": "Blattner"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Proceedings of the IEEE Symposium on VLSI Technology"
    ],
    "date": [
      "2012-06"
    ],
    "location": [
      "USA"
    ],
    "pages": [
      "131–132"
    ],
    "title": [
      "A 22 nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, selfaligned contacts and high density MIM capacitors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "M.",
        "given": "Black B.Annavaram"
      },
      {
        "family": "N.",
        "given": "Brekelbaum"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Symposium on Microarchitecture"
    ],
    "date": [
      "2006-12"
    ],
    "location": [
      "USA"
    ],
    "pages": [
      "469–479"
    ],
    "title": [
      "Die stacking (3D) microarchitecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "A.",
        "given": "Tawfik S."
      },
      {
        "family": "V",
        "given": "Kursun"
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "2008-05"
    ],
    "location": [
      "USA"
    ],
    "pages": [
      "788–791"
    ],
    "title": [
      "Work-function engineering for reduced power and higher integration density: an alternative to sizing for stability in FinFET memory circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "A.",
        "given": "Tawfik S."
      },
      {
        "family": "V",
        "given": "Kursun"
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Proceedings of the IEEE International Systems on Chip (SOC) Design Conference; Korea"
    ],
    "date": [
      "2008-11"
    ],
    "pages": [
      "101–104"
    ],
    "title": [
      "Portfolio of FinFET memories: innovative techniques for an emerging technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Z.",
        "given": "Liu"
      },
      {
        "family": "A.",
        "given": "Tawfik S."
      },
      {
        "family": "V",
        "given": "Kursun"
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Symposium on Quality Electronic Design"
    ],
    "date": [
      "2008-03"
    ],
    "location": [
      "USA"
    ],
    "pages": [
      "305–310"
    ],
    "title": [
      "Statistical data stability and leakage evaluation of FinFET SRAM cells with dynamic threshold voltage tuning under process parameter fluctuations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "A.",
        "given": "Tawfik S."
      },
      {
        "family": "V",
        "given": "Kursun"
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Proceedings of the IEEE International Systems on Chip (SOC) Design Conference; Korea"
    ],
    "date": [
      "2008-11"
    ],
    "pages": [
      "111–116"
    ],
    "title": [
      "Stability enhancement techniques for nanoscale SRAM circuits: a comparison"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "N.",
        "given": "Gierczynski"
      },
      {
        "family": "B.",
        "given": "Borot"
      },
      {
        "family": "N.",
        "given": "Planes"
      },
      {
        "family": "H",
        "given": "Brut"
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "Proceedings of the IEEE International Conference on Microelectronic Test Structures"
    ],
    "date": [
      "2007-03"
    ],
    "location": [
      "Japan"
    ],
    "pages": [
      "97–100"
    ],
    "title": [
      "A new combined methodology for write-margin extraction of advanced SRAM"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "WangY.",
        "given": "Huang P."
      },
      {
        "family": "Z.",
        "given": "Xin"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Japanese Journal of Applied Physics. February"
    ],
    "date": [
      "2014"
    ],
    "issue": [
      "04EC05"
    ],
    "pages": [
      "1–4"
    ],
    "title": [
      "Impact of random discrete dopant in extension induced fluctuation in gate–source/drain underlap FinFET"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "S.",
        "given": "Yu"
      },
      {
        "family": "ZhaoY.",
        "given": "Du G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "Semiconductor Science and Technology. February"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "1–9"
    ],
    "title": [
      "The impact of line edge roughness on the stability of a FinFET SRAM"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "A.",
        "given": "Stolk P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Proceedings of the IEEE International Electron Devices Meeting"
    ],
    "date": [
      "2001-12"
    ],
    "location": [
      "USA"
    ],
    "pages": [
      "215–218"
    ],
    "title": [
      "CMOS device optimization for mixed-signal technologies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Moore",
        "given": "G.E."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "82–85,"
    ],
    "title": [
      "Cramming more components onto integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "86"
    ]
  },
  {
    "author": [
      {
        "family": "Kuhn",
        "given": "K.J."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "13th International Workshop on Computational Electronics (IWCE’2009), IEEE"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "1–6,"
    ],
    "title": [
      "Moore’s law past 32 nm: future challenges in device scaling"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Dennard",
        "given": "R.H."
      },
      {
        "family": "Gaensslen",
        "given": "F.H."
      },
      {
        "family": "Yu",
        "given": "H.-N."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "668–678,"
    ],
    "title": [
      "Design of ion-implanted MOSFETs with very small physical dimensions"
    ],
    "type": "article-journal",
    "volume": [
      "87"
    ]
  },
  {
    "author": [
      {
        "family": "Ning",
        "given": "T.H."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Solid-State Circuits Society Newsletter"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "27–30,"
    ],
    "title": [
      "A perspective on the theory of MOSFET scaling and its impact"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Esmaeilzadeh",
        "given": "H."
      },
      {
        "family": "Blem",
        "given": "E."
      },
      {
        "family": "Amant",
        "given": "R.S."
      },
      {
        "family": "Sankaralingam",
        "given": "K."
      },
      {
        "family": "Burger",
        "given": "D."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "2013"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "93–102,"
    ],
    "title": [
      "Power challenges may end the multicore era"
    ],
    "type": "article-journal",
    "volume": [
      "56"
    ]
  },
  {
    "author": [
      {
        "family": "Nikolic",
        "given": "B."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "71–83,"
    ],
    "title": [
      "Design in the power-limited scaling regime"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "author": [
      {
        "family": "Vaddi",
        "given": "R."
      },
      {
        "family": "Dasgupta",
        "given": "S."
      },
      {
        "family": "Agarwal",
        "given": "R.P."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      ", 3"
    ],
    "pages": [
      "654–664,"
    ],
    "title": [
      "Device and circuit co-design robustness studies in the subthreshold logic for ultralow-power applications for 32 nm CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "57"
    ]
  },
  {
    "author": [
      {
        "family": "Pandit",
        "given": "S."
      },
      {
        "family": "Mandal",
        "given": "C."
      },
      {
        "family": "Patra",
        "given": "A."
      }
    ],
    "citation-number": [
      "8"
    ],
    "date": [
      "2014"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Nano-scale CMOS Analog Circuits: Models and CAD Techniques for High-level Design"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "168"
    ],
    "title": [
      "Nano-CMOS and post-CMOS electronics: circuits and design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Rabaey",
        "given": "J.M."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "Nikolic",
        "given": "B."
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "2003"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Digital Integrated Circuits – A Design Perspective"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kursun",
        "given": "V."
      },
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "2006"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Multi-Voltage CMOS Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Stork",
        "given": "H."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEEE Solid-State Circuits Society Newsletter"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "33–35,"
    ],
    "title": [
      "It’s all about scale"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Priya",
        "given": "M.G."
      },
      {
        "family": "Baskaran",
        "given": "K."
      },
      {
        "family": "Krishnaveni",
        "given": "D."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Procedia Engineering"
    ],
    "date": [
      "2012"
    ],
    "pages": [
      "1163–1170,"
    ],
    "title": [
      "Leakage power reduction techniques in deep submicron technologies for VLSI applications"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Frank",
        "given": "D.J."
      },
      {
        "family": "Dennard",
        "given": "R.H."
      },
      {
        "family": "Nowak",
        "given": "E."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "259–287,"
    ],
    "title": [
      "Device scaling limits of Si MOSFETs and their application dependencies"
    ],
    "type": "article-journal",
    "volume": [
      "89"
    ]
  },
  {
    "author": [
      {
        "family": "Nikolic",
        "given": "B."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "71–83,"
    ],
    "title": [
      "Design in the power-limited scaling regime"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "author": [
      {
        "family": "Sallah",
        "given": "S.S.B.M."
      },
      {
        "family": "Mohamed",
        "given": "H."
      },
      {
        "family": "Mamun",
        "given": "M."
      },
      {
        "family": "Amin",
        "given": "M.S."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Journal of Applied Sciences Research"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "4138–4146,"
    ],
    "title": [
      "CMOS downsizing: Present, past and future"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Frank",
        "given": "D.J."
      },
      {
        "family": "Taur",
        "given": "Y."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Solid-State Electronics"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "315–320,"
    ],
    "title": [
      "Design considerations for CMOS near the limits of scaling"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Morgenshtein",
        "given": "A."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Journal of Low Power Electronics and Applications"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "69–78,"
    ],
    "title": [
      "Short-circuit power reduction by using high-threshold transistors"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "N.S."
      },
      {
        "family": "Flautner",
        "given": "K."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Mudge",
        "given": "T."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "167–184,"
    ],
    "title": [
      "Circuit and microarchitectural techniques for reducing cache leakage power"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Ekekwe",
        "given": "N."
      },
      {
        "family": "Etienne-Cummings",
        "given": "R."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Microelectronics Journal"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "851–860,"
    ],
    "title": [
      "Power dissipation sources and possible control techniques in ultra-deep submicron CMOS technologies"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Elgharbawy",
        "given": "W.M."
      },
      {
        "family": "Bayoumi",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "IEEE Circuits and Systems Magazine"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "6–17,"
    ],
    "title": [
      "Leakage sources and possible solutions in nanometer CMOS technologies"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Shauly",
        "given": "E.N."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Journal of Low Power Electronics and Applications"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–29,"
    ],
    "title": [
      "CMOS leakage and power reduction in transistors and circuits: process and layout considerations"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "D."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "155–166,"
    ],
    "title": [
      "Gate oxide leakage current analysis and reduction for VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Mahmoodi-Meimand",
        "given": "H."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "305–327,"
    ],
    "title": [
      "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits"
    ],
    "type": "article-journal",
    "volume": [
      "91"
    ]
  },
  {
    "author": [
      {
        "family": "Yuan",
        "given": "X."
      },
      {
        "family": "Park",
        "given": "J.E."
      },
      {
        "family": "Wang",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE Transactions on Device and Materials Reliability"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "501–508,"
    ],
    "title": [
      "Gate-induced-drain-leakage current in 45-nm CMOS technology"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Rabaey",
        "given": "M.J."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "Nikolic",
        "given": "B."
      }
    ],
    "citation-number": [
      "25"
    ],
    "date": [
      "2003"
    ],
    "publisher": [
      "Pearson"
    ],
    "title": [
      "Digital Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Paul",
        "given": "B.C."
      },
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Integration, the VLSI journal"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "64–89,"
    ],
    "title": [
      "Low-power design techniques for scaled technologies"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Jin",
        "given": "S."
      },
      {
        "family": "Han",
        "given": "Y."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Microelectronics Journal"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "838–847,"
    ],
    "title": [
      "M-IVC: applying multiple input vectors to co-optimize aging and leakage"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Abbas",
        "given": "Z."
      },
      {
        "family": "Olivieri",
        "given": "M."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Microelectronics Journal"
    ],
    "date": [
      "2014"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "179–195,"
    ],
    "title": [
      "Impact of technology scaling on leakage power in nano-scale bulkCMOS digital standard cells"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Gong",
        "given": "F."
      },
      {
        "family": "Shi",
        "given": "Y."
      },
      {
        "family": "Yu",
        "given": "H."
      },
      {
        "family": "He",
        "given": "L."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "IEEE Design and Test"
    ],
    "date": [
      "2014"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "6–15,"
    ],
    "title": [
      "Variability-Aware Parametric Yield Estimation for Analog/Mixed-Signal Circuits: Concepts, Algorithms and Challenges"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Shin",
        "given": "C."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "IEICE Electronics Express"
    ],
    "date": [
      "2014"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1–11,"
    ],
    "title": [
      "State-of-the-art silicon device miniaturization technology and its challenges"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Bobba",
        "given": "S."
      },
      {
        "family": "Hajj",
        "given": "I."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Proceedings of the IEEE Alessandro Volta Memorial Workshop on Low Power Design"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "116,"
    ],
    "title": [
      "Maximum leakage power estimation for CMOS circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Saha",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "IEEE Access"
    ],
    "date": [
      "2014",
      "2014"
    ],
    "issue": [
      ""
    ],
    "pages": [
      "104–115,"
    ],
    "title": [
      "Compact MOSFET modeling for process variability-aware VLSI circuit design"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Lanuzza",
        "given": "M."
      },
      {
        "family": "Frustaci",
        "given": "F."
      },
      {
        "family": "Perri",
        "given": "S."
      },
      {
        "family": "Corsonello",
        "given": "P."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Journal of Low Power Electronics and Applications"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "97–108,"
    ],
    "title": [
      "Design of energy aware adder circuits considering random intra-die process variations"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Borkar",
        "given": "S."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "10–16,"
    ],
    "title": [
      "Designing reliable systems from unreliable components: the challenges of transistor variability and degradation"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Chiang",
        "given": "C."
      },
      {
        "family": "Kawa",
        "given": "J."
      }
    ],
    "citation-number": [
      "35"
    ],
    "date": [
      "2007"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Design for Manufacturability andYield for Nano-Scale CMOS"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Saxena",
        "given": "S."
      },
      {
        "family": "Hess",
        "given": "C."
      },
      {
        "family": "Karbasi",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "131–144,"
    ],
    "title": [
      "Variation in transistor performance and leakage in nanometer-scale technologies"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "author": [
      {
        "family": "Corsonello",
        "given": "P."
      },
      {
        "family": "Lanuzza",
        "given": "M."
      },
      {
        "family": "Perri",
        "given": "S."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "International Journal of Circuit Theory and Applications"
    ],
    "date": [
      "2014"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "65–70,"
    ],
    "title": [
      "Gate-level body biasing technique for high-speed sub-threshold CMOS logic gates"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Mutoh",
        "given": "S."
      },
      {
        "family": "Douseki",
        "given": "T."
      },
      {
        "family": "Matsuya",
        "given": "Y."
      },
      {
        "family": "Aoki",
        "given": "T."
      },
      {
        "family": "Shigematsu",
        "given": "S."
      },
      {
        "family": "Yamada",
        "given": "J."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "847–854,"
    ],
    "title": [
      "1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Zhou",
        "given": "Q."
      },
      {
        "family": "Zhao",
        "given": "X."
      },
      {
        "family": "Cai",
        "given": "Y."
      },
      {
        "family": "Hong",
        "given": "X."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "Integration, the VLSI journal"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "340–345,"
    ],
    "title": [
      "An MTCMOS technology for lowpower physical design"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Inukai",
        "given": "T."
      },
      {
        "family": "Takamiya",
        "given": "M."
      },
      {
        "family": "Nose",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "IEEE Proceeding of Custom Integrated Circuits Conference"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "409–412,"
    ],
    "title": [
      "Boosted gate MOS (BGMOS): device/circuit cooperation scheme to achieve leakage-free giga-scale integration"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "170"
    ],
    "title": [
      "Nano-CMOS and post-CMOS electronics: circuits and design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Wei",
        "given": "L."
      },
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "Proceedings of the IEEE International Conference on VLSI Design"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "24–29,"
    ],
    "title": [
      "Low voltage low power VLSI design techniques for deep submicron ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "Z."
      },
      {
        "family": "Kursun",
        "given": "V."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "8th International Symposium on Quality Electronic Design"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "239–244,"
    ],
    "title": [
      "Charge recycling between virtual power and ground lines for low energy MTCMOS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gu",
        "given": "R.X."
      },
      {
        "family": "Elmasry",
        "given": "M.I."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "707–713,"
    ],
    "title": [
      "Power dissipation analysis and optimization of deep submicron CMOS digital circuits"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Ghafari",
        "given": "P."
      },
      {
        "family": "Anis",
        "given": "M."
      },
      {
        "family": "Elmasry",
        "given": "M."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "IEEE North-East Workshop on Circuits and Systems, NEWCAS, art"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "1405–1408,"
    ],
    "title": [
      "Impact of technology scaling on leakage reduction techniques"
    ],
    "type": "article-journal",
    "volume": [
      "4488021"
    ]
  },
  {
    "author": [
      {
        "family": "Yuan",
        "given": "L."
      },
      {
        "family": "Qu",
        "given": "G."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "173–182,"
    ],
    "title": [
      "A combined gate replacement and input vector control approach for leakage current reduction"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Kao",
        "given": "J.T."
      },
      {
        "family": "Chandrakasan",
        "given": "A.P."
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "7"
    ],
    "title": [
      "Dual-threshold voltage techniques for lowpower digital circuits"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "J."
      },
      {
        "family": "Yu",
        "given": "X."
      },
      {
        "family": "Chen",
        "given": "J."
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "Information Technology Journal"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2161–2167,"
    ],
    "title": [
      "New low-leakage flip-flops with power-gating scheme for ultra-low power systems"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Karnik",
        "given": "T."
      },
      {
        "family": "Ye",
        "given": "Y."
      },
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "486,"
    ],
    "title": [
      "Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Valentian",
        "given": "A."
      },
      {
        "family": "Beigné",
        "given": "E."
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "7"
    ],
    "title": [
      "Automatic gate biasing of an SCCMOS power switch achieving maximum leakage reduction and lowering leakage current variability"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Kawaguchi",
        "given": "H."
      },
      {
        "family": "Nose",
        "given": "K."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "50"
    ],
    "container-title": [
      "IEEE Journal of Solid State Circuits"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "10"
    ],
    "title": [
      "A super cut-off CMOS (SCCMOS) scheme for 0.5-V supply voltage with pico-ampere stand-by current"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Hwang",
        "given": "M.S."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Jeong",
        "given": "D.K."
      }
    ],
    "citation-number": [
      "51"
    ],
    "container-title": [
      "Electronics Letters"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "135–136,"
    ],
    "title": [
      "Reduction of pump current mismatch in charge-pump PLL"
    ],
    "type": "article-journal",
    "volume": [
      "vo1. 45"
    ]
  },
  {
    "author": [
      {
        "family": "Amirabadi",
        "given": "A."
      },
      {
        "family": "Jafari",
        "given": "J."
      },
      {
        "family": "Afzali-Kusha",
        "given": "A."
      },
      {
        "family": "Nourani",
        "given": "M."
      },
      {
        "family": "Khaki-Firooz",
        "given": "A."
      }
    ],
    "citation-number": [
      "52"
    ],
    "container-title": [
      "Proceedings of the ACM Great Lakes Symposium on VLSI"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "158–161,"
    ],
    "title": [
      "Leakage current reduction by new technique in standby mode"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kao",
        "given": "J."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "53"
    ],
    "container-title": [
      "Proceedings of European Solid-State Circuits Conference"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "332–335,"
    ],
    "title": [
      "MTCMOS sequential circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "S.H."
      },
      {
        "family": "Mooney",
        "given": "V.J."
      }
    ],
    "citation-number": [
      "54"
    ],
    "container-title": [
      "IFIP International Conference on Very Large Scale Integration"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "367–372,"
    ],
    "title": [
      "Sleepy keeper: a new approach to low-leakage power VLSI design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Im",
        "given": "H."
      },
      {
        "family": "Inukai",
        "given": "T."
      },
      {
        "family": "Gomyo",
        "given": "H."
      },
      {
        "family": "Hiramoto",
        "given": "T."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "55"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration Systems"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "VTCMOS characteristics and its optimum conditions predicted by a compact analytical model"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Elgharbawy",
        "given": "W.M."
      },
      {
        "family": "Bayuomi",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "56"
    ],
    "container-title": [
      "IEEE Circuits and Systems Magazine"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Leakage sources and possible solutions in nanometer CMOS technologies"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Hanchate",
        "given": "N."
      },
      {
        "family": "Ranganathan",
        "given": "N."
      }
    ],
    "citation-number": [
      "57"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "196–205,"
    ],
    "title": [
      "LECTOR: a technique for leakage reduction in CMOS circuits"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Park",
        "given": "J.C."
      },
      {
        "family": "Mooney",
        "given": "V.J."
      }
    ],
    "citation-number": [
      "58"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1250–1263,"
    ],
    "title": [
      "Sleepy stack leakage reduction"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Islam",
        "given": "M.S."
      },
      {
        "family": "Nasrin",
        "given": "M.S."
      },
      {
        "family": "Mansur",
        "given": "N."
      },
      {
        "family": "Tasneem",
        "given": "N."
      }
    ],
    "citation-number": [
      "59"
    ],
    "container-title": [
      "IEEE International Conference on Electrical and Computer Engineering"
    ],
    "date": [
      "2010"
    ],
    "title": [
      "Dual stack method: a novel approach to low leakage and speed power product VLSI design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lakshmikanthan",
        "given": "P."
      },
      {
        "family": "Nuñez",
        "given": "A."
      }
    ],
    "citation-number": [
      "60"
    ],
    "container-title": [
      "ACM SIGARCH Computer Architecture News"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "10–16,"
    ],
    "title": [
      "VCLEARIT: a VLSI CMOS circuit leakage reduction technique for nanoscale technologies"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Katrue",
        "given": "S."
      },
      {
        "family": "Kudithipudi",
        "given": "D."
      }
    ],
    "citation-number": [
      "61"
    ],
    "container-title": [
      "Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "574–577,"
    ],
    "title": [
      "GALEOR: leakage reduction for CMOS circuits"
    ],
    "type": "paper-conference",
    "volume": [
      "art. 4674918"
    ]
  },
  {
    "author": [
      {
        "family": "Chun",
        "given": "J.W."
      },
      {
        "family": "Chen",
        "given": "C.Y.R."
      }
    ],
    "citation-number": [
      "62"
    ],
    "container-title": [
      "International SoC Design Conference, art"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "119–122,"
    ],
    "title": [
      "A novel leakage power reduction technique for CMOS circuit design"
    ],
    "type": "article-journal",
    "volume": [
      "5682957"
    ]
  },
  {
    "author": [
      {
        "family": "Changsup",
        "given": "R."
      },
      {
        "family": "Kee-Won",
        "given": "K."
      },
      {
        "family": "Loke",
        "given": "A.L.S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1113–1120,"
    ],
    "title": [
      "Microstructure and reliability of copper interconnects"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Kyung-Hoae",
        "given": "K."
      },
      {
        "family": "Kapur",
        "given": "P."
      },
      {
        "family": "Saraswat",
        "given": "K.C."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1787–1798,"
    ],
    "title": [
      "Compact performance models and comparisons for gigascale on-chip global interconnect technologies"
    ],
    "type": "article-journal",
    "volume": [
      "56"
    ]
  },
  {
    "author": [
      {
        "family": "Iijima",
        "given": "S."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Nature"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "6348"
    ],
    "pages": [
      "56–58,"
    ],
    "title": [
      "Helical microtubules of graphitic carbon"
    ],
    "type": "article-journal",
    "volume": [
      "354"
    ]
  },
  {
    "author": [
      {
        "family": "Srivastava",
        "given": "N."
      },
      {
        "family": "Banerjee",
        "given": "K."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "383–390,"
    ],
    "title": [
      "Performance analysis of carbon nanotube interconnects forVLSI applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Berber",
        "given": "S."
      },
      {
        "family": "Kwon",
        "given": "Y.-K."
      },
      {
        "family": "Tománek",
        "given": "D."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Physical Review Letters"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "20"
    ],
    "pages": [
      "4613–4616,"
    ],
    "title": [
      "Unusually high thermal conductivity of carbon nanotubes"
    ],
    "type": "article-journal",
    "volume": [
      "84"
    ]
  },
  {
    "title": [
      "Thermal effects in carbon nanotube VLSI interconnects 197"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Naeemi",
        "given": "A."
      },
      {
        "family": "Sarvari",
        "given": "R."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Electron Device Letters"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "84–86,"
    ],
    "title": [
      "Performance comparison between carbon nanotube and copper interconnect for gigascale integration (GSI"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Naeemi",
        "given": "A."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Annual Review of Materials Research"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "255–275,"
    ],
    "title": [
      "Carbon nanotube interconnects"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Xu",
        "given": "Y."
      },
      {
        "family": "Sharma",
        "given": "A.K."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Journal of Nanophotonics"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "041690,"
    ],
    "title": [
      "Carbon nanotubes for next generation very large scale integration interconnects"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Pop",
        "given": "E."
      },
      {
        "family": "Mann",
        "given": "D.A."
      },
      {
        "family": "Goodson",
        "given": "K.E."
      },
      {
        "family": "Dai",
        "given": "H."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Journal of Applied Physics"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "093710,"
    ],
    "title": [
      "Electrical and thermal transport in metallic single-wall carbon nanotubes on insulating substrates"
    ],
    "type": "article-journal",
    "volume": [
      "101"
    ]
  },
  {
    "author": [
      {
        "family": "Hone",
        "given": "J."
      },
      {
        "family": "Whitney",
        "given": "M."
      },
      {
        "family": "Piskoti",
        "given": "C."
      },
      {
        "family": "Zettl",
        "given": "A."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Physical Review B"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "2514– 2516,"
    ],
    "title": [
      "Thermal conductivity of singlewalled carbon nanotubes"
    ],
    "type": "article-journal",
    "volume": [
      "59"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "P."
      },
      {
        "family": "Shi",
        "given": "L."
      },
      {
        "family": "Majumdar",
        "given": "A."
      },
      {
        "family": "McEuen",
        "given": "P.L."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Physical Review Letters"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "21"
    ],
    "pages": [
      "215502,"
    ],
    "title": [
      "Thermal transport measurements of individual multiwalled nanotubes"
    ],
    "type": "article-journal",
    "volume": [
      "87"
    ]
  },
  {
    "author": [
      {
        "family": "Hong",
        "given": "L."
      },
      {
        "family": "Chuan",
        "given": "X."
      },
      {
        "family": "Banerjee",
        "given": "K."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "20–31,"
    ],
    "title": [
      "Carbon nanomaterials: the ideal interconnect technology for next-generation ICs"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Nihei",
        "given": "M."
      },
      {
        "family": "Kawabata",
        "given": "A."
      },
      {
        "family": "Kondo",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Japanese Journal of Applied Physics"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "4A"
    ],
    "pages": [
      "1626–1629,"
    ],
    "title": [
      "Electrical properties of carbon nanotube bundles for future via interconnects"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Mohsin",
        "given": "K.M."
      },
      {
        "family": "Banadaki",
        "given": "Y.M."
      },
      {
        "family": "Srivastava",
        "given": "A."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of SPIE (Smart Structures/NDE: Nano-Bio-, and Info-Tech Sensors and Systems: SSNO6"
    ],
    "date": [
      "2014"
    ],
    "pages": [
      "906003–906003–7,"
    ],
    "title": [
      "Metallic single-walled carbon nanotube based temperature sensor with self heating"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Banadaki",
        "given": "Y.M."
      },
      {
        "family": "Mohsin",
        "given": "K.M."
      },
      {
        "family": "Srivastava",
        "particle": "andA."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of SPIE (Smart Structures/NDE: Nano-Bio-, and Info-Tech Sensors and Systems: SSNO6"
    ],
    "date": [
      "2014"
    ],
    "pages": [
      "90600 –90600 –7,"
    ],
    "title": [
      "A graphene field effect transistor for high temperature sensing applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jie",
        "given": "D."
      },
      {
        "family": "Wong",
        "given": "H.S.P."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "3186–3194,"
    ],
    "title": [
      "A compact SPICE model for carbon-nanotube fieldeffect transistors including nonidealities and its application; Part I: model of the Intrinsic Channel Region"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Sinha",
        "given": "S."
      },
      {
        "family": "Balijepalli",
        "given": "A."
      },
      {
        "family": "Yu",
        "given": "C."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "2232–2242,"
    ],
    "title": [
      "Compact model of carbon nanotube transistor and interconnect"
    ],
    "type": "article-journal",
    "volume": [
      "56"
    ]
  },
  {
    "author": [
      {
        "family": "Banadaki",
        "given": "Y.M."
      },
      {
        "family": "Srivastava",
        "given": "A."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proc. 56th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS"
    ],
    "date": [
      "2013"
    ],
    "pages": [
      "924–927,"
    ],
    "title": [
      "A novel graphene nanoribbon field effect transistor for integrated circuit design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Banadaki",
        "given": "Y.M."
      },
      {
        "family": "Fahad",
        "given": "M.S."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "ECS Transactions, Chapter"
    ],
    "date": [
      "2014"
    ],
    "pages": [
      "351–361,"
    ],
    "title": [
      "Invited) Dielectrics for Graphene Transistors for Emerging Integrated Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "9, vol. 61"
    ]
  },
  {
    "author": [
      {
        "family": "Sun",
        "given": "K."
      },
      {
        "family": "Stroscio",
        "given": "M.A."
      },
      {
        "family": "Dutta",
        "given": "M."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Journal of Applied Physics"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "074316,"
    ],
    "title": [
      "Thermal conductivity of carbon nanotubes"
    ],
    "type": "article-journal",
    "volume": [
      "105"
    ]
  },
  {
    "author": [
      {
        "family": "Yao",
        "given": "X."
      },
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Sharma",
        "given": "A.K."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proc. 52nd IEEE International Midwest Symposium on Circuits and Systems"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "987–990,"
    ],
    "title": [
      "A model of multi-walled carbon nanotube interconnects"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sarto",
        "given": "M.S."
      },
      {
        "family": "Tamburrano",
        "given": "A."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IEEE Transactions on Nanotechnology"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "82–92,"
    ],
    "title": [
      "Single-conductor transmission-line model of multiwall carbon nanotubes"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "D’Amore",
        "given": "M."
      },
      {
        "family": "Sarto",
        "given": "M.S."
      },
      {
        "family": "Tamburrano",
        "given": "A."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Proc. Asia-Pacific Symposium on Electromagnetic Compatibility (APEMC"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "1104–1107,"
    ],
    "title": [
      "SPICE-model of multiwall carbon nanotube through-hole vias"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ting-Yen",
        "given": "C."
      },
      {
        "family": "Shieh",
        "given": "B."
      },
      {
        "family": "Saraswat",
        "given": "K.C."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Proc. Digest of Technical Papers in Symposium on VLSI Technology"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "38–39,"
    ],
    "title": [
      "Impact of Joule heating on scaling of deep sub-micron Cu/low-k interconnects"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yamada",
        "given": "T."
      },
      {
        "family": "Saito",
        "given": "T."
      },
      {
        "family": "Fabris",
        "given": "D."
      },
      {
        "family": "Yang",
        "given": "C.Y."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "IEEE Electron Device Letters"
    ],
    "date": [
      "2009-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "469–471,"
    ],
    "title": [
      "Electrothermal analysis of breakdown in carbon nanofiber interconnects"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Kitsuki",
        "given": "H."
      },
      {
        "family": "T.Yamada",
        "given": "D.Fabris"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Applied Physics Letters"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "17"
    ],
    "pages": [
      "173110–173112,"
    ],
    "title": [
      "Length dependence of current-induced breakdown in carbon nanofiber interconnects"
    ],
    "type": "article-journal",
    "volume": [
      "92"
    ]
  },
  {
    "author": [
      {
        "family": "Forró",
        "given": "L."
      },
      {
        "family": "Schönenberger",
        "given": "C."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Carbon Nanotubes: Synthesis, Structure, Properties and Applications"
    ],
    "date": [
      "2000"
    ],
    "editor": [
      {
        "family": "S.Dresselhaus",
        "given": "M."
      },
      {
        "family": "Dresselhaus",
        "given": "G."
      },
      {
        "family": "Avouris",
        "given": "P."
      }
    ],
    "location": [
      "Berlin"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Physical properties of multi-wall nanotubes"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "Y.L."
      },
      {
        "family": "Li",
        "given": "B."
      },
      {
        "family": "An",
        "given": "X."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "ACS Nano"
    ],
    "date": [
      "2009/09/22, 2009"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "2818–2826,"
    ],
    "title": [
      "Highly aligned scalable platinum-decorated single-wall carbon nanotube arrays for nanoscale electrical interconnects"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Mohsin",
        "given": "K.M."
      },
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Sharma",
        "given": "A.K."
      },
      {
        "family": "Mayberry",
        "given": "C."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Nanomaterials"
    ],
    "date": [
      "2013"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "229–241,"
    ],
    "title": [
      "A thermal model for carbon nanotube interconnects"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Forestiere",
        "given": "C."
      },
      {
        "family": "Maffucci",
        "given": "A."
      },
      {
        "family": "Miano",
        "given": "G."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "IEEE Transactions on Nanotechnology"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1221–1223,"
    ],
    "title": [
      "On the evaluation of the number of conducting channels in multiwall carbon nanotubes"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Mohsin",
        "given": "K.M."
      },
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Sharma",
        "given": "A.K."
      },
      {
        "family": "Mayberry",
        "given": "C."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Proceedings of IEEE Computer Society Annual Symposium on VLSI"
    ],
    "date": [
      "2014"
    ],
    "pages": [
      "368–373,"
    ],
    "title": [
      "Characterization of MWCNT VLSI interconnect with self-heating induced scatterings"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Burke",
        "given": "P.J."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "IEEE Transactions on Nanotechnology"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "55–58,"
    ],
    "title": [
      "An RF circuit model for carbon nanotubes"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Stephan",
        "given": "R."
      },
      {
        "family": "Jie",
        "given": "J."
      },
      {
        "family": "Luis",
        "given": "E.F.F.T."
      },
      {
        "family": "Riichiro",
        "given": "S."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Journal of Physics: Condensed Matter"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "18"
    ],
    "pages": [
      "183203,"
    ],
    "title": [
      "Charge transport in carbon nanotubes: quantum effects of electron–phonon coupling"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "D’Amore",
        "given": "M."
      },
      {
        "family": "Sarto",
        "given": "M.S."
      },
      {
        "family": "Tamburrano",
        "given": "A."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Proceedings of International Conference on Electromagnetics in Advanced Applications, 2007. ICEAA 2007"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "629–632,"
    ],
    "title": [
      "Modelling of multiwall carbon nanotube transmission lines"
    ],
    "type": "paper-conference"
  },
  {
    "title": [
      "Thermal effects in carbon nanotube VLSI interconnects 199"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "andA.Tamburrano",
        "given": "M.S.Sarto"
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Electromagnetic Compatibility, 2006. EMC 2006"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "466–471,"
    ],
    "title": [
      "Multiconductor transmission line modeling of SWCNT bundles in common-mode excitation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cahill",
        "given": "D.G."
      },
      {
        "family": "Ford",
        "given": "W.K."
      },
      {
        "family": "Goodson",
        "given": "K.E."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "Journal of Applied Physics"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "793–818,"
    ],
    "title": [
      "Nanoscale thermal transport"
    ],
    "type": "article-journal",
    "volume": [
      "93"
    ]
  },
  {
    "author": [
      {
        "family": "Cahill",
        "given": "D.G."
      },
      {
        "family": "Braun",
        "given": "P.V."
      },
      {
        "family": "Chen",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "Applied Physics Reviews"
    ],
    "date": [
      "2014"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "011305,"
    ],
    "title": [
      "Nanoscale thermal transport. II. 2003–2012"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Santini",
        "given": "C.A."
      },
      {
        "family": "Vereecken",
        "given": "P.M."
      },
      {
        "family": "Volodin",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "Nanotechnology"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "39"
    ],
    "pages": [
      "395202–395210,"
    ],
    "title": [
      "A study of Joule heatinginduced breakdown of carbon nanotube interconnects"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Pop",
        "given": "E."
      },
      {
        "family": "Mann",
        "given": "D."
      },
      {
        "family": "Reifenberg",
        "given": "J."
      },
      {
        "family": "Goodson",
        "given": "K."
      },
      {
        "family": "Dai",
        "given": "H."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "Proceedings of IEDM Technical Digest"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "456–459,"
    ],
    "title": [
      "Electrothermal transport in metallic single-wall carbon nanotubes for interconnect applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "N.Y."
      },
      {
        "family": "She",
        "given": "J.C."
      },
      {
        "family": "Chen",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "Physical Review Letters"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "075501–075504,"
    ],
    "title": [
      "Mechanism responsible for initiating carbon nanotube vacuum breakdown"
    ],
    "type": "article-journal",
    "volume": [
      "93"
    ]
  },
  {
    "author": [
      {
        "family": "Pop",
        "given": "E."
      },
      {
        "family": "Mann",
        "given": "D."
      },
      {
        "family": "Wang",
        "given": "Q."
      },
      {
        "family": "Goodson",
        "given": "K."
      },
      {
        "family": "Dai",
        "given": "A.H."
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "Nano Letters"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "96–100,"
    ],
    "title": [
      "Thermal conductance of an individual single-wall carbon nanotube above room temperature"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Bhattacharya",
        "given": "S."
      },
      {
        "family": "Amalraj",
        "given": "R."
      },
      {
        "family": "Mahapatra",
        "given": "S."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "IEEE Electron Device Letters"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "203–205,"
    ],
    "title": [
      "Physics-based thermal conductivity model for metallic single-walled carbon nanotube interconnects"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "P."
      },
      {
        "family": "Shi",
        "given": "L."
      },
      {
        "family": "Majumdar",
        "given": "A."
      },
      {
        "family": "McEuen",
        "given": "P."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "Physical Review Letters"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "21"
    ],
    "pages": [
      "215502,"
    ],
    "title": [
      "Thermal transport measurements of individual multiwalled nanotubes"
    ],
    "type": "article-journal",
    "volume": [
      "87"
    ]
  },
  {
    "author": [
      {
        "family": "Aliev",
        "given": "A.E."
      },
      {
        "family": "Lima",
        "given": "M.H."
      },
      {
        "family": "Silverman",
        "given": "E.M."
      },
      {
        "family": "Baughman",
        "given": "R.H."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "Nanotechnology"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "035709,"
    ],
    "title": [
      "Thermal conductivity of multi-walled carbon nanotube sheets: radiation losses and quenching of phonon modes"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Hayashi",
        "given": "H."
      },
      {
        "family": "Ikuta",
        "given": "T."
      },
      {
        "family": "Nishiyama",
        "given": "T."
      },
      {
        "family": "Takahashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "Journal of Applied Physics"
    ],
    "date": [
      "2013"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "014301–014304,"
    ],
    "title": [
      "Enhanced anisotropic heat conduction in multi-walled carbon nanotubes"
    ],
    "type": "article-journal",
    "volume": [
      "113"
    ]
  },
  {
    "author": [
      {
        "family": "Feng",
        "given": "L."
      },
      {
        "family": "Gaofeng",
        "given": "W."
      },
      {
        "family": "Hai",
        "given": "L."
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "Micro & Nano Letters, IET"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "52–54,"
    ],
    "title": [
      "Modelling of self-heating effects in multi-wall carbon nanotube interconnects"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Feng",
        "given": "L."
      },
      {
        "family": "Gaofeng",
        "given": "W."
      },
      {
        "family": "Hai",
        "given": "L."
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "IEEE Transactions on Electromagnetic Compatibility"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "133–139,"
    ],
    "title": [
      "Modeling of crosstalk effects in multiwall carbon nanotube interconnects"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Nihei",
        "given": "M."
      },
      {
        "family": "Kondo",
        "given": "D."
      },
      {
        "family": "Kawabata",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "Proceedings of the IEEE 2005 International Interconnect Technology Conference"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "234–236,"
    ],
    "title": [
      "Low-resistance multi-walled carbon nanotube vias with parallel channel conduction of inner shells [IC interconnect applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "H."
      },
      {
        "family": "Lu",
        "given": "W."
      },
      {
        "family": "Li",
        "given": "J."
      },
      {
        "family": "Bai",
        "given": "X."
      },
      {
        "family": "Gu",
        "given": "C."
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "Physical Review Letters"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "086601–086604,"
    ],
    "title": [
      "Multichannel ballistic transport in multiwall carbon nanotubes"
    ],
    "type": "article-journal",
    "volume": [
      "95"
    ]
  },
  {
    "author": [
      {
        "family": "Mohsin",
        "given": "K.M."
      },
      {
        "family": "Srivastava",
        "given": "A."
      }
    ],
    "citation-number": [
      "50"
    ],
    "container-title": [
      "Proceedings of GLSVLSI ’15"
    ],
    "date": [
      "2015"
    ],
    "pages": [
      "265–270,"
    ],
    "title": [
      "Characterization of SWCNT bundle based VLSI interconnect with self-heating induced scatterings"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bhatti",
        "given": "A.A."
      }
    ],
    "citation-number": [
      "51"
    ],
    "container-title": [
      "Proceedings of 22nd Southeastern Symposium on System Theory (SSST) Conference"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "590–593,"
    ],
    "title": [
      "A computer based method for computing the n-dimensional generalized abcd parameter matrices of n-dimensional systems with distributed parameters"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "H."
      },
      {
        "family": "Xu",
        "given": "C."
      },
      {
        "family": "Srivastava",
        "given": "N."
      },
      {
        "family": "Banerjee",
        "given": "K."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2009"
    ],
    "doi": [
      "10.1109/TED.2009.2026524"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1799–1821"
    ],
    "title": [
      "Carbon nanomaterials for next-generation interconnects and passives: physics, status, and prospects"
    ],
    "type": "article-journal",
    "volume": [
      "56"
    ]
  },
  {
    "author": [
      {
        "family": "Naeemi",
        "given": "A."
      },
      {
        "family": "Sarvari",
        "given": "R."
      },
      {
        "family": "Meindl",
        "given": "J."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE Electron Device Letters"
    ],
    "date": [
      "2005"
    ],
    "doi": [
      "10.1109/LED.2004.841440"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "84–86"
    ],
    "title": [
      "Performance comparison between carbon nanotube and copper interconnects for gigascale integration (gsi"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Naeemi",
        "given": "A."
      },
      {
        "family": "Huang",
        "given": "G."
      },
      {
        "family": "Meindl",
        "given": "J."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE Electronic Components and Technology Conference"
    ],
    "date": [
      "2007"
    ],
    "doi": [
      "10.1109/ECTC.2007.373831"
    ],
    "pages": [
      "420–428"
    ],
    "title": [
      "Performance modeling for carbon nanotube interconnects in on-chip power distribution"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "H."
      },
      {
        "family": "Liu",
        "given": "W."
      },
      {
        "family": "Cassell",
        "given": "A."
      },
      {
        "family": "Kreupl",
        "given": "F."
      },
      {
        "family": "Banerjee",
        "given": "K."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2013"
    ],
    "doi": [
      "10.1109/TED.2013.2275258"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "2870–2876"
    ],
    "title": [
      "Low-resistivity long-length horizontal carbon nanotube bundles for interconnect applications 2014 – Part II – characterization"
    ],
    "type": "article-journal",
    "volume": [
      "60"
    ]
  },
  {
    "author": [
      {
        "family": "Srivastava",
        "given": "N."
      },
      {
        "family": "Banerjee",
        "given": "K."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE International Conference on Computer Aided Design"
    ],
    "date": [
      "2005"
    ],
    "doi": [
      "10.1109/ICCAD.2005.1560098"
    ],
    "pages": [
      "383–390"
    ],
    "title": [
      "Performance analysis of carbon nanotube interconnects for VLSI applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Knickerbocker",
        "given": "J."
      },
      {
        "family": "Andry",
        "given": "P."
      },
      {
        "given": "Dang"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Electronic Components and Technology Conference"
    ],
    "date": [
      "2008"
    ],
    "doi": [
      "10.1109/ECTC.2008.4550025"
    ],
    "pages": [
      "538–543"
    ],
    "title": [
      "3d silicon integration"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "218"
    ],
    "title": [
      "Nano-CMOS and post-CMOS electronics: circuits and design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Wilder",
        "given": "J.W.G."
      },
      {
        "family": "Venema",
        "given": "L.C."
      },
      {
        "family": "Rinzler",
        "given": "A.G."
      },
      {
        "family": "Smalley",
        "given": "R.E."
      },
      {
        "family": "Dekker",
        "given": "C."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Nature"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "6662"
    ],
    "pages": [
      "59–62"
    ],
    "title": [
      "Electronic structure of atomically resolved carbon nanotubes"
    ],
    "type": "article-journal",
    "volume": [
      "391"
    ]
  },
  {
    "author": [
      {
        "family": "Qin",
        "given": "L.-C."
      },
      {
        "family": "Zhao",
        "given": "X."
      },
      {
        "family": "Jirahara",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Nature"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "6808"
    ],
    "pages": [
      "50"
    ],
    "title": [
      "The smallest carbon nanotube"
    ],
    "type": "article-journal",
    "volume": [
      "408"
    ]
  },
  {
    "author": [
      {
        "family": "Burke",
        "given": "P."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Transactions on Nanotechnology"
    ],
    "date": [
      "2002"
    ],
    "doi": [
      "10.1109/TNANO.2002.806823"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "129–144"
    ],
    "title": [
      "Luttinger liquid theory as a model of the gigahertz electrical properties of carbon nanotubes"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Nieuwoudt",
        "given": "A."
      },
      {
        "family": "Massoud",
        "given": "Y."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2006"
    ],
    "doi": [
      "10.1109/TED.2006.882035"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "2460–2466"
    ],
    "title": [
      "Evaluating the impact of resistance in carbon nanotube bundles for VLSI interconnect using diameter-dependent modeling techniques"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Zhu",
        "given": "L."
      },
      {
        "family": "Sun",
        "given": "Y."
      },
      {
        "family": "Xu",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEEE Electronic Components and Technology Conference"
    ],
    "date": [
      "2005"
    ],
    "doi": [
      "10.1109/ECTC.2005.1441243"
    ],
    "pages": [
      "44–50"
    ],
    "title": [
      "Aligned carbon nanotubes for electrical interconnect and thermal management"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Khan",
        "given": "N."
      },
      {
        "family": "Hassoun",
        "given": "S."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Design Automation Conference (ASP-DAC), 2012 17th Asia and South Pacific"
    ],
    "date": [
      "2012"
    ],
    "doi": [
      "10.1109/ASPDAC.2012.6165010"
    ],
    "location": [
      "Sydney, NSW"
    ],
    "pages": [
      "53–58"
    ],
    "title": [
      "The feasibility of carbon nanotubes for power delivery in 3-D integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Naeemi",
        "given": "A."
      },
      {
        "family": "Meindl",
        "given": "J."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE Electron Device Letters"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "135–138"
    ],
    "title": [
      "Physical modeling of temperature coefficient of resistance for single- and multi-wall carbon nanotube interconnects"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Aliev",
        "given": "A.E."
      },
      {
        "family": "Lima",
        "given": "M.H."
      },
      {
        "family": "Silverman",
        "given": "E.M."
      },
      {
        "family": "Baughman",
        "given": "R.H."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Nanotechnology"
    ],
    "date": [
      "2010"
    ],
    "doi": [
      "10.1088/0957-4484/21/3/035709"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "035709"
    ],
    "title": [
      "Thermal conductivity of multi-walled carbon nanotube sheets: radiation losses and quenching of phonon modes"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Jiang",
        "given": "J."
      },
      {
        "family": "Saito",
        "given": "R."
      },
      {
        "family": "Grüneis",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Physical Review B"
    ],
    "date": [
      "2005"
    ],
    "doi": [
      "10.1103/PhysRevB.71.045417.",
      "10.1103/PhysRevB.71.045417"
    ],
    "pages": [
      "045417"
    ],
    "title": [
      "Photoexcited electron relaxation processes in single-wall carbon nanotubes"
    ],
    "type": "article-journal",
    "url": [
      "http://link.aps.org/"
    ],
    "volume": [
      "71"
    ]
  },
  {
    "author": [
      {
        "family": "Pop",
        "given": "E."
      },
      {
        "family": "Mann",
        "given": "D."
      },
      {
        "family": "Reifenberg",
        "given": "J."
      },
      {
        "family": "Goodson",
        "given": "K."
      },
      {
        "family": "Dai",
        "given": "H."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Electron Devices Meeting, 2005. IEDM Technical Digest"
    ],
    "date": [
      "2005"
    ],
    "doi": [
      "10.1109/IEDM.2005.1609321"
    ],
    "pages": [
      "4 252–526"
    ],
    "publisher": [
      "IEEE International"
    ],
    "title": [
      "Electro-thermal transport in metallic single-wall carbon nanotubes for interconnect applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "H."
      },
      {
        "family": "Liu",
        "given": "W."
      },
      {
        "family": "Cassell",
        "given": "A.M."
      },
      {
        "family": "Kreupl",
        "given": "F."
      },
      {
        "family": "Banerjee",
        "given": "K."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2013"
    ],
    "pages": [
      "2870–2876"
    ],
    "title": [
      "Low-resistivity longlength horizontal carbon nanotube bundles for interconnect applications – part II characterization"
    ],
    "type": "article-journal",
    "volume": [
      "60"
    ]
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "H."
      },
      {
        "family": "Srivastava",
        "given": "N."
      },
      {
        "family": "Mao",
        "given": "J.F."
      },
      {
        "family": "Yin",
        "given": "W.Y."
      },
      {
        "family": "Banerjee",
        "given": "K."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Electron Devices Meeting, 2007. IEDM 2007"
    ],
    "date": [
      "2007"
    ],
    "doi": [
      "10.1109/IEDM.2007.4418903"
    ],
    "pages": [
      "207–210"
    ],
    "publisher": [
      "IEEE International"
    ],
    "title": [
      "Carbon nanotube vias: a reality check"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sengupta",
        "given": "A."
      },
      {
        "family": "Mishra",
        "given": "V.K."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Journal on Expert Systems"
    ],
    "date": [
      "2014"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "4691–4703"
    ],
    "title": [
      "Automated exploration of datapath and unrolling factor during power–performance tradeoff in architectural synthesis using multi-dimensional PSO algorithm’"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Holzer",
        "given": "M."
      },
      {
        "family": "Knerr",
        "given": "B."
      },
      {
        "family": "Rupp",
        "given": "M."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Industrial Embedded Systems"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Lisbon"
    ],
    "pages": [
      "126–133"
    ],
    "title": [
      "Design space exploration with evolutionary multi-objective optimisation’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krishnan",
        "given": "V."
      },
      {
        "family": "Katkoori",
        "given": "S."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE Transactions on Evolutionary Computation"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "213–229"
    ],
    "title": [
      "A genetic algorithm for the design space exploration of data paths using high-level synthesis’"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "citation-number": [
      "262"
    ],
    "title": [
      "Nano-CMOS and post-CMOS electronics: circuits and design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Mandal",
        "given": "C."
      },
      {
        "family": "Chakrabarti",
        "given": "P.P."
      },
      {
        "family": "Ghose",
        "given": "S."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "747–750"
    ],
    "title": [
      "GABIND: A GA approach to allocation and binding for the high-level synthesis of data paths’"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Sengupta",
        "given": "A."
      },
      {
        "family": "Sedaghat",
        "given": "R."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings of 12th IEEE International Symposium on Quality Electronic Design (ISQED"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "California"
    ],
    "pages": [
      "486–494"
    ],
    "title": [
      "Integrated scheduling, allocation and binding in high level synthesis using multi structure genetic algorithm based design space exploration system’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sengupta",
        "given": "A."
      },
      {
        "family": "Bhadauria",
        "given": "S."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings of 27th IEEE Canadian Conference on Electrical & Computer Engineering"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "Toronto"
    ],
    "pages": [
      "1–5"
    ],
    "title": [
      "Automated exploration of datapath in high level synthesis using temperature dependent bacterial foraging optimisation algorithm’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Dutt",
        "given": "N."
      },
      {
        "family": "Gupta",
        "given": "R."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proceedings of Design Automation and Test Europe (DATE"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Paris"
    ],
    "pages": [
      "114–119"
    ],
    "title": [
      "Loop shifting and compaction for the high-level synthesis of designs with complex control flow’"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "8"
    ],
    "date": [
      "2015"
    ],
    "publisher": [
      "University of California Santa Barbara"
    ],
    "title": [
      "Express Benchmark Suite"
    ],
    "type": "book",
    "url": [
      "http://express.ece.ucsb.edu/benchmark/."
    ]
  },
  {
    "author": [
      {
        "family": "Cristian",
        "given": "T.I."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Information Process Letter"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "317–325"
    ],
    "title": [
      "The particle swarm optimisation algorithm: convergence analysis and parameter selection’"
    ],
    "type": "article-journal",
    "volume": [
      "85"
    ]
  },
  {
    "author": [
      {
        "family": "Mahapatra",
        "given": "A."
      },
      {
        "family": "Benjamin",
        "given": "C.S."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceedings of IEEE Electronic System Level Synthesis Conference (ESLsyn"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "San Francisco"
    ],
    "pages": [
      "1–6"
    ],
    "title": [
      "Machine-learning based simulated annealer method for high level synthesis design space exploration’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "H.Y."
      },
      {
        "family": "Carloni",
        "given": "L.P."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of 50th IEEE Annual Design Automation Conference (DAC"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "California"
    ],
    "pages": [
      "1–7"
    ],
    "title": [
      "On learning-based methods for design-space exploration with high-level synthesis’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schafer",
        "given": "C."
      },
      {
        "family": "Wakabayashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IET Computers Digital Techniques"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "153–159"
    ],
    "title": [
      "Machine learning predictive modelling highlevel synthesis design space exploration’"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Xydis",
        "given": "G."
      },
      {
        "family": "Zaccaria",
        "given": "V.P."
      },
      {
        "family": "Silvano",
        "given": "C."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of IEEE Design Automation and Test Europe (DATE"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "Grenoble"
    ],
    "pages": [
      "659–664"
    ],
    "title": [
      "A meta-model assisted coprocessor synthesis framework for compiler/architecture parameters customization’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mohanty",
        "given": "S.P."
      }
    ],
    "citation-number": [
      "14"
    ],
    "date": [
      "2003"
    ],
    "genre": [
      "Ph.D. Dissertation,"
    ],
    "location": [
      "Florida, FL, USA"
    ],
    "publisher": [
      "Department of Computer Science and Engineering, University of South"
    ],
    "title": [
      "Energy and transient power minimization during behavioral synthesis’"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Sengupta",
        "given": "A."
      },
      {
        "family": "Mishra",
        "given": "V.K."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of 13th IEEE Computer Society Annual International Symposium on VLSI (ISVLSI"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "Florida"
    ],
    "pages": [
      "106–112"
    ],
    "title": [
      "Swarm intelligence driven simultaneous adaptive exploration of datapath and loop unrolling factor during area-performance tradeoff ’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gajski",
        "given": "D.D."
      },
      {
        "family": "Dutt",
        "given": "N."
      },
      {
        "family": "Wu",
        "given": "A.C.H."
      },
      {
        "family": "Lin",
        "given": "S.Y.L."
      }
    ],
    "citation-number": [
      "16"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "USA"
    ],
    "pages": [
      "27–61"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "High Level Synthesis Introduction to Chip and System Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Raghunathan",
        "given": "N."
      },
      {
        "family": "Jha",
        "given": "S."
      },
      {
        "given": "Dey"
      }
    ],
    "citation-number": [
      "17"
    ],
    "date": [
      "1998"
    ],
    "note": [
      "High-level synthesis of digital integrated circuits 263"
    ],
    "pages": [
      "175"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "High-Level Power Analysis and Optimisation"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "3–56"
    ],
    "title": [
      "Power minimisation in IC design: principles and applications’"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Micheli",
        "given": "G."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems (TODAES"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "115–192"
    ],
    "title": [
      "System-level power optimisation: techniques and tools’"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "McFarland",
        "given": "M.C."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Proceedings of IEEE"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "301–318"
    ],
    "title": [
      "The high-level synthesis of digital systems’"
    ],
    "type": "article-journal",
    "volume": [
      "78"
    ]
  },
  {
    "author": [
      {
        "family": "McFarland",
        "given": "M.C."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proceedings of 25th ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "California"
    ],
    "pages": [
      "330–336"
    ],
    "title": [
      "Tutorial on high-level synthesis’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Paulin",
        "given": "P.G."
      },
      {
        "family": "Knight",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proceedings of 26th ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "California"
    ],
    "pages": [
      "1–6"
    ],
    "title": [
      "Scheduling and binding algorithms for high-level synthesis’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Raghunathan",
        "given": "A."
      },
      {
        "family": "Jha",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Design"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "318–322"
    ],
    "title": [
      "Behavioral synthesis for low power’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kurra",
        "given": "N.K.S."
      },
      {
        "family": "Panda",
        "given": "P.R."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Proceedings of IEEE Design, Automation and Test Europe (DATE"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "California"
    ],
    "pages": [
      "391–396"
    ],
    "title": [
      "The impact of loop unrolling on controller delay in high level synthesis’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jirong",
        "given": "L."
      },
      {
        "family": "Weng",
        "given": "F.W."
      },
      {
        "family": "Mitra",
        "given": "T."
      }
    ],
    "citation-number": [
      "25"
    ],
    "date": [
      "2003"
    ],
    "editor": [
      {
        "family": "Cheung",
        "given": "P.Y.K."
      },
      {
        "family": "Constantinides",
        "given": "G.A."
      }
    ],
    "pages": [
      "334–344"
    ],
    "publisher": [
      "LNCS, Springer"
    ],
    "title": [
      "A model for hardware realization of kernel loops’"
    ],
    "type": "book",
    "volume": [
      "2778"
    ]
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      }
    ],
    "citation-number": [
      "26"
    ],
    "date": [
      "2003"
    ],
    "genre": [
      "Technical Report CECS-TR-03-14,"
    ],
    "publisher": [
      "UC Irvine"
    ],
    "title": [
      "Loop shifting and compaction for the high-level synthesis of designs with complex control flow’"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Camposano",
        "given": "R."
      },
      {
        "family": "Micheli",
        "given": "G."
      },
      {
        "family": "Gtten",
        "given": "R.H.J.M."
      },
      {
        "family": "Eijndhoven",
        "given": "J.",
        "particle": "van"
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Silicon Compilation"
    ],
    "date": [
      "1988"
    ],
    "editor": [
      {
        "family": "Gajski",
        "given": "D.D."
      }
    ],
    "location": [
      "Addison-Wesley, MA"
    ],
    "pages": [
      "204–311"
    ],
    "title": [
      "The Yorktown silicon compiler’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Peng",
        "given": "Z."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proceedings of 23rd IEEE/ACM Design Automation Conference"
    ],
    "date": [
      "1986"
    ],
    "location": [
      "California"
    ],
    "pages": [
      "278–284"
    ],
    "title": [
      "Synthesis of VLSI systems with the CAMAD design aid’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rhinehart",
        "given": "M.R."
      },
      {
        "family": "Nestor",
        "given": "J."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "1678–1681"
    ],
    "title": [
      "SALSA II: a fast transformational scheduler for high-level synthesis’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sengupta",
        "given": "A."
      },
      {
        "family": "Bhadauria",
        "given": "S."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "Journal on Advances in Engineering Software"
    ],
    "date": [
      "2015"
    ],
    "pages": [
      "14–24"
    ],
    "title": [
      "Automated design space exploration of multi-cycle transient fault detectable datapath based on multi-objective user constraints for application specific computing’"
    ],
    "type": "article-journal",
    "volume": [
      "82"
    ]
  },
  {
    "author": [
      {
        "family": "Kennedy",
        "given": "J."
      },
      {
        "family": "Eberhart",
        "given": "R.C."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Neural Networks"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Australia"
    ],
    "pages": [
      "1942–1948"
    ],
    "title": [
      "Particle swarm optimisation’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Karri",
        "given": "R."
      },
      {
        "family": "Rajendran",
        "given": "J."
      },
      {
        "family": "Rosenfeld",
        "given": "K."
      },
      {
        "family": "Tehranipoor",
        "given": "M."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "Proceedings of IEEE Computer"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "39–46"
    ],
    "title": [
      "Trustworthy hardware: identifying and classifying hardware Trojans’"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Bhunia",
        "given": "S."
      },
      {
        "family": "M.Abramovici",
        "given": "DAgrawal"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Proceedings of IEEE Design & Test"
    ],
    "date": [
      "2013"
    ],
    "pages": [
      "6–17"
    ],
    "title": [
      "Protection against hardwareTrojan attacks: towards a comprehensive solution’"
    ],
    "type": "paper-conference",
    "volume": [
      "99"
    ]
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "X."
      },
      {
        "family": "Tehranipoor",
        "given": "M."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Hardware-Oriented Security and Trust"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "California"
    ],
    "pages": [
      "67–70"
    ],
    "title": [
      "Case study: detecting hardware Trojans in thirdparty digital IP cores’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rajendran",
        "given": "J."
      },
      {
        "family": "Huan",
        "given": "Z."
      },
      {
        "family": "Sinanoglu",
        "given": "O."
      },
      {
        "family": "Karri",
        "given": "R."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "Proceedings of IEEE 19th International On-Line Testing Symposium, Chania"
    ],
    "date": [
      "2013"
    ],
    "pages": [
      "232–233"
    ],
    "title": [
      "High-level synthesis for security and trust’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Xiaotong",
        "given": "C."
      },
      {
        "family": "Kun",
        "given": "M."
      },
      {
        "family": "Liang",
        "given": "S."
      },
      {
        "family": "Kaijie",
        "given": "W."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "Proceedings of 51st ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "California"
    ],
    "pages": [
      "1–6"
    ],
    "title": [
      "High-level synthesis for runtime hardware Trojan detection and recovery’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Narasimhan",
        "given": "S."
      },
      {
        "family": "Du",
        "given": "D."
      },
      {
        "family": "Chakraborty",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "Proceedings of 3rd IEEE International. Symposium on Hardware Oriented Security and Trust"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "California"
    ],
    "pages": [
      "13–18"
    ],
    "title": [
      "Multiple-parameter side-channel analysis: a non invasive hardware Trojan detection approach’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sengupta",
        "given": "A."
      },
      {
        "family": "Bhadauria",
        "given": "S."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "Proceedings of 25th IEEE/ACM Great Lake Symposium on VLSI (GLSVLSI"
    ],
    "date": [
      "2015"
    ],
    "pages": [
      "167–172"
    ],
    "title": [
      "Untrusted third party digital IP cores: power-delay trade-off driven exploration of hardware Trojan secured datapath during high level synthesis’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Canis",
        "given": "A."
      },
      {
        "family": "Choi",
        "given": "J."
      },
      {
        "family": "Aldham",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "ACM Transactions on Embedded Computer System"
    ],
    "date": [
      "2013"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "27"
    ],
    "title": [
      "LegUp: an open-source high-level synthesis tool for FPGA-based processor/accelerator systems’"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Villarreal",
        "given": "J."
      },
      {
        "family": "Park",
        "given": "A."
      },
      {
        "family": "Najjar",
        "given": "W."
      },
      {
        "family": "Halstead",
        "given": "R."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "127–134"
    ],
    "title": [
      "Designing modular hardware accelerators in C with ROCCC 2.0’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Calypto"
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "com / en/products / catapult / optimize _ for _ power_with_hls#productinfo"
    ],
    "date": [
      "2014"
    ],
    "title": [
      "Calypto : http : / / calypto"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "Z."
      },
      {
        "family": "Fan",
        "given": "Y."
      },
      {
        "family": "Jiang",
        "given": "W."
      },
      {
        "family": "Han",
        "given": "G."
      },
      {
        "family": "Yang",
        "given": "C."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "42"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "NewYork"
    ],
    "pages": [
      "99–112"
    ],
    "publisher": [
      "High-Level Synthesis, Springer"
    ],
    "title": [
      "AutoPilot: a platformbased ESL synthesis system’"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Coussy",
        "given": "P."
      },
      {
        "family": "Chavet",
        "given": "C."
      },
      {
        "family": "Bomel",
        "given": "P."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "High-Level Synthesis: From Algorithm to Digital Circuits"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Netherlands"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "GAUT: a high-level synthesis tool for DSP applications’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Haubelt",
        "given": "C."
      },
      {
        "family": "Teich",
        "given": "J."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Japan"
    ],
    "pages": [
      "525–531"
    ],
    "title": [
      "Accelerating design space exploration using paretofront arithmetic’s’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mohanty",
        "given": "S.P."
      }
    ],
    "citation-number": [
      "45"
    ],
    "date": [
      "2015"
    ],
    "location": [
      "McGraw-Hill, USA"
    ],
    "title": [
      "Nanoelectronic Mixed-Signal System Design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Sengupta",
        "given": "A."
      },
      {
        "family": "Sedaghat",
        "given": "R."
      },
      {
        "family": "Zeng",
        "given": "Z."
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "Journal of Microprocessors and Microsystems"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "4"
    ],
    "note": [
      "High-level synthesis of digital integrated circuits 265"
    ],
    "pages": [
      "392–404"
    ],
    "title": [
      "Multi objective efficient design space exploration and architectural synthesis of an application specific processor (ASP)’"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Sengupta",
        "given": "A."
      }
    ],
    "citation-number": [
      "47"
    ],
    "date": [
      "2012"
    ],
    "genre": [
      "Ph.D. Thesis,"
    ],
    "location": [
      "Toronto, Canada"
    ],
    "publisher": [
      "Ryerson University"
    ],
    "title": [
      "Rapid and efficient multi objective design space exploration in high level synthesis of computation intensive applications’"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Sengupta",
        "given": "A."
      },
      {
        "family": "Sedaghat",
        "given": "R."
      },
      {
        "family": "Zeng",
        "given": "Z."
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "Journal of Microelectronics Reliability"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "424–437"
    ],
    "title": [
      "A high level synthesis design flow with a novel approach for efficient design space exploration in case of multi parametric optimization objective’"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Mishra",
        "given": "V.K."
      },
      {
        "family": "Sengupta",
        "given": "A."
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "IET/IEEE Electronics Letters"
    ],
    "date": [
      "2015"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "157–159"
    ],
    "title": [
      "Swarm inspired exploration of architecture and unrolling factors for nested loop based application in architectural synthesis’"
    ],
    "type": "article-journal",
    "volume": [
      "51"
    ]
  },
  {
    "author": [
      {
        "family": "Williams",
        "given": "A.C."
      },
      {
        "family": "Brown",
        "given": "A.D."
      },
      {
        "family": "Zwolinski",
        "given": "M."
      }
    ],
    "citation-number": [
      "50"
    ],
    "container-title": [
      "IEEE Proceedings Computers and Digital Techniques"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "383–390"
    ],
    "title": [
      "Simultaneous optimisation of dynamic power, area and delay in behavioural synthesis’"
    ],
    "type": "article-journal",
    "volume": [
      "147"
    ]
  },
  {
    "author": [
      {
        "family": "Bhuvaneswari",
        "given": "D.S.Harish Ram M.C."
      },
      {
        "family": "Prabhu",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "51"
    ],
    "container-title": [
      "VLSI Design Hindawi"
    ],
    "date": [
      "2012"
    ],
    "pages": [
      "12"
    ],
    "title": [
      "A novel framework for applying multiobjective GA and PSO based approaches for simultaneous area, delay, and power optimization in high level synthesis of datapaths’"
    ],
    "type": "article-journal",
    "volume": [
      "2012, Article ID 273276"
    ]
  },
  {
    "author": [
      {
        "family": "Gianluca",
        "given": "P."
      },
      {
        "family": "Silvano",
        "given": "C."
      },
      {
        "family": "Zaccaria",
        "given": "V."
      }
    ],
    "citation-number": [
      "52"
    ],
    "container-title": [
      "Proceedings of 11th IEEE EUROMICRO Digital System Design Architectures, Methods and Tools"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Parma"
    ],
    "pages": [
      "641–644"
    ],
    "title": [
      "Discrete particle swarm optimization for multi-objective design space exploration’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sengupta",
        "given": "A."
      },
      {
        "family": "Mishra",
        "given": "V.K."
      }
    ],
    "citation-number": [
      "53"
    ],
    "container-title": [
      "Proceedings of IEEE 15th International Symposium on Quality Electronic Design (ISQED 2014"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "California"
    ],
    "pages": [
      "60–67"
    ],
    "title": [
      "Integrated particle swarm optimization (i-PSO): an adaptive design space exploration framework for power-performance tradeoff in architectural synthesis’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sengupta",
        "given": "A."
      },
      {
        "family": "Bhadauria",
        "given": "S."
      }
    ],
    "citation-number": [
      "54"
    ],
    "container-title": [
      "Proceedings of 27th IEEE Canadian Conference on Electrical and Computer Engineering"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "Toronto"
    ],
    "pages": [
      "69–73"
    ],
    "title": [
      "Automated exploration of datapath in high level synthesis’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Xing",
        "given": "X."
      },
      {
        "family": "Jong",
        "given": "C.C."
      }
    ],
    "citation-number": [
      "55"
    ],
    "container-title": [
      "VLSI Design Hindawi",
      "Article"
    ],
    "date": [
      "2009",
      "2009"
    ],
    "pages": [
      "10"
    ],
    "title": [
      "Floorplan-driven multivoltage high-level synthesis’"
    ],
    "type": "article-journal",
    "volume": [
      "ID 156751"
    ]
  },
  {
    "author": [
      {
        "family": "Sengupta",
        "given": "A."
      }
    ],
    "citation-number": [
      "56"
    ],
    "container-title": [
      "Application of Evolutionary Algorithms for Multi-Objective Optimization in VLSI and Embedded Systems"
    ],
    "date": [
      "2014"
    ],
    "pages": [
      "113–123"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Design flow from algorithm to RTL using evolutionary exploration approach’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Sarkar",
        "given": "P."
      },
      {
        "family": "Sengupta",
        "given": "A."
      },
      {
        "family": "Naskar",
        "given": "M.K."
      }
    ],
    "citation-number": [
      "57"
    ],
    "container-title": [
      "Proceedings of 28th IEEE Canadian Conference on Electrical & Computer Engineering (CCECE"
    ],
    "date": [
      "2015-05"
    ],
    "location": [
      "Halifax"
    ],
    "pages": [
      "75–80"
    ],
    "title": [
      "GA driven integrated exploration of loop unrolling factor and datapath for optimal scheduling of CDFGs during high level synthesis’"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "1"
    ],
    "publisher": [
      "International Technology Roadmap for Semiconductors.http://public.itrs.net"
    ],
    "title": [
      "Semiconductor Industry Association"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Abe",
        "given": "S.Y."
      },
      {
        "family": "Yanagisawa",
        "given": "M."
      },
      {
        "family": "Togawa",
        "given": "N."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2012"
    ],
    "pages": [
      "576–579"
    ],
    "title": [
      "An Energy-Efficient High-Level Synthesis Algorithm for Huddle-Based Distributed-Register Architectures”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ausin",
        "given": "A.J.B.B."
      },
      {
        "family": "Meindle",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of International Symposium on Low Power Electronic Design"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "100–102"
    ],
    "title": [
      "Minimum Supply Voltage for Bulk Si CMOS GSI”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Bogliolo",
        "given": "A."
      },
      {
        "family": "Micheli",
        "given": "G.D."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "299–316"
    ],
    "title": [
      "A Survey of Design Techniques for System-Level Dynamic Power Management”"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "citation-number": [
      "300"
    ],
    "title": [
      "Nano-CMOS and post-CMOS electronics: circuits and design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Bhavnagarwala",
        "given": "A.J."
      },
      {
        "family": "Austin",
        "given": "B.L."
      },
      {
        "family": "Bowman",
        "given": "K.A."
      },
      {
        "given": "Meindl"
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "235–251"
    ],
    "title": [
      "J.D.: “A Minimum Total Power Methodology for Projecting Limits of CMOS GSI”"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Bohr",
        "given": "M.T."
      },
      {
        "family": "Chau",
        "given": "R.S."
      },
      {
        "family": "Ghani",
        "given": "T."
      },
      {
        "family": "Mistry",
        "given": "K."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "29–35"
    ],
    "title": [
      "The High-κ Solution”"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Bowman",
        "given": "K.A."
      },
      {
        "family": "Austin",
        "given": "B.L."
      },
      {
        "family": "Eble",
        "given": "J.C."
      },
      {
        "family": "Tang",
        "given": "X."
      },
      {
        "given": "Meindl"
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1410–1414"
    ],
    "title": [
      "J.D.: “A Physical Alpha-Power Law MOSFET Model”"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Bowman",
        "given": "K.A."
      },
      {
        "family": "Wang",
        "given": "L."
      },
      {
        "family": "Tang",
        "given": "X."
      },
      {
        "given": "Meindl"
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1800–1810"
    ],
    "title": [
      "J.D.: “A Circuit-Level Perspective of the Optimum Gate Oxide Thickness”"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Cao",
        "given": "Y."
      },
      {
        "family": "Sato",
        "given": "T."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Orshansky",
        "given": "M."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proceedings of the IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "201–204"
    ],
    "title": [
      "New Paradigm of Predictive MOSFET and Interconnect Modeling for Early Circuit Design”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "Bowhill",
        "given": "W."
      },
      {
        "family": "Fox",
        "given": "F."
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Hoboken, NJ"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Design of High-Performance Microprocessor Circuits”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "C.H."
      },
      {
        "family": "Oh",
        "given": "K.H."
      },
      {
        "family": "Goo",
        "given": "J.S."
      },
      {
        "family": "Yu",
        "given": "Z."
      },
      {
        "family": "Dutton",
        "given": "W.W."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of International Electron Devices Meeting"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Direct Tunneling Current Model for Circuit Simulation”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cobb",
        "given": "C.L."
      },
      {
        "family": "Zhang",
        "given": "Y."
      },
      {
        "family": "Agogino",
        "given": "A."
      },
      {
        "family": "Mangold",
        "given": "J."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Linkage in Evolutionary Computation, Studies in Computational Intelligence"
    ],
    "date": [
      "2008"
    ],
    "doi": [
      "10.1007/978-3-540-85068-7_19"
    ],
    "editor": [
      {
        "family": "Chen",
        "given": "Y.P."
      },
      {
        "family": "Lim",
        "given": "M.H."
      }
    ],
    "location": [
      "Berlin Heidelberg"
    ],
    "note": [
      "DOI 10.1007/978-3-540-85068-7_19. URL"
    ],
    "pages": [
      "461–483"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Knowledge-Based Evolutionary Linkage in MEMS Design Synthesis”"
    ],
    "type": "chapter",
    "url": [
      "http://dx.doi.org/10.1007/978-3-540-85068-7_19"
    ],
    "volume": [
      "157"
    ]
  },
  {
    "author": [
      {
        "family": "Cui",
        "given": "X."
      },
      {
        "family": "Ma",
        "given": "K."
      },
      {
        "family": "Shi",
        "given": "L."
      },
      {
        "family": "Wu",
        "given": "K."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of the 51st ACM/EDAC/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "2014"
    ],
    "pages": [
      "1–6"
    ],
    "title": [
      "High-Level Synthesis for Run-Time Hardware Trojan Detection and Recovery”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Depas",
        "given": "M."
      },
      {
        "family": "Vermeire",
        "given": "B."
      },
      {
        "family": "Mertens",
        "given": "P.W."
      },
      {
        "family": "Meirhaeghe",
        "given": "R.L.V."
      },
      {
        "family": "Heyns",
        "given": "M.M."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Elsevier Solid-State Electronics Journal"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1465–1471"
    ],
    "title": [
      "Determination of Tunneling Parameters in Ultra-Thin Oxide Layer Poly-Si/SiO2 /Si Structures”"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Garverick",
        "given": "S.L."
      },
      {
        "given": "Sodini"
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1987"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "111–114"
    ],
    "title": [
      "C.G.: “A Simple Model for Scaled MOS Transistor that Includes Field-Dependent Mobility”"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Ghai",
        "given": "D."
      },
      {
        "family": "Mohanty",
        "given": "S."
      },
      {
        "family": "Thakral",
        "given": "G."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Proceedings of the IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS"
    ],
    "date": [
      "2013"
    ],
    "pages": [
      "809–812"
    ],
    "title": [
      "ComparativeAnalysis of Double Gate Fin-FET Configurations for Analog Circuit Design”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gopalakrishnan",
        "given": "C."
      },
      {
        "family": "Katkoori",
        "given": "S."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proceedings of 21st International Conference on Computer Design"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "430–435"
    ],
    "title": [
      "Knapbind: An Area-Efficient Binding Algorithm for Low-Leakage Datapaths”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gopalakrishnan",
        "given": "C."
      },
      {
        "family": "Katkoori",
        "given": "S."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proceedings of 16th International Conference on VLSI Design",
      "SPICEless RTL design optimization of nanoelectronic digital"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "297–302",
      "301"
    ],
    "title": [
      "Resource Allocation and Binding Approach for Low Leakage Power”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Joshi",
        "given": "S."
      },
      {
        "family": "Kougianos",
        "given": "E."
      },
      {
        "family": "Mohanty",
        "given": "S.P."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceedings of the 14th IEEE Computer Society Annual Symposium on VLSI (ISVLSI"
    ],
    "date": [
      "2015"
    ],
    "title": [
      "Simscape Based Ultra-Fast Design Exploration of Graphene Nanoelectronic Systems”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Khouri",
        "given": "K.S."
      },
      {
        "family": "Jha",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Proceedings of International Conference on Computer Design"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "561–564"
    ],
    "title": [
      "Leakage Power Analysis and Reduction during Behavioral Synthesis”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Khouri",
        "given": "K.S."
      },
      {
        "family": "Jha",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "876–885"
    ],
    "title": [
      "Leakage Power Analysis and Reduction during Behavioral Synthesis”"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "N.S."
      },
      {
        "family": "Austin",
        "given": "T."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "68–75"
    ],
    "title": [
      "Leakage Current – Moore’s Law Meets Static Power”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kougianos",
        "given": "E."
      },
      {
        "given": "Mohanty"
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Elsevier The VLSI Integration Journal"
    ],
    "date": [
      "2015"
    ],
    "pages": [
      "46–60"
    ],
    "title": [
      "S.P.: “A Nature-Inspired Firefly Algorithm Based Approach for Nanoscale Leakage Optimal RTL Structure”"
    ],
    "type": "article-journal",
    "volume": [
      "51"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "D."
      },
      {
        "family": "Blaauw",
        "given": "D."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "191–194"
    ],
    "title": [
      "Static Leakage ReductionThrough SimultaneousThreshold Voltage and State Assignment”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "R."
      },
      {
        "family": "Chen",
        "given": "S."
      },
      {
        "family": "Yoshimura",
        "given": "T."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems (APCCAS"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "588–591"
    ],
    "title": [
      "Post-Scheduling Frequency Assignment for Energy-Efficient High-Level Synthesis”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Manzak",
        "given": "A."
      },
      {
        "family": "Chakrabarti",
        "given": "C."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "6–14"
    ],
    "title": [
      "A Low Power Scheduling Scheme with Resources Operating at Multiple Voltages”"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Mohanty",
        "given": "S.P."
      },
      {
        "family": "Ranganathan",
        "given": "N."
      },
      {
        "family": "Krishna",
        "given": "V."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Proceedings of the IEEE Computer Society Annual Symposium on VLSI"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "58–63"
    ],
    "title": [
      "Datapath Scheduling using Dynamic Frequency Clocking”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mohanty",
        "given": "S.P."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proceedings of the 9th International Symposium on Quality of Electronic Design (ISQED"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "174–177"
    ],
    "title": [
      "ILP Based Gate Leakage Optimization using DKCMOS Library during RTL Synthesis”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mohanty",
        "given": "S.P."
      }
    ],
    "citation-number": [
      "29"
    ],
    "date": [
      "2015"
    ],
    "location": [
      "New York City, NY"
    ],
    "publisher": [
      "McGraw-Hill Education"
    ],
    "title": [
      "Nanoelectronic Mixed-Signal System Design”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Mohanty",
        "given": "S.P."
      }
    ],
    "citation-number": [
      "30"
    ],
    "date": [
      "2003"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "location": [
      "Tampa, FL, USA"
    ],
    "publisher": [
      "Department of Computer Science and Engineering, University of South Florida"
    ],
    "title": [
      "Energy and Transient Power Minimization during Behavioral Synthesis”"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Mohanty",
        "given": "S.P."
      },
      {
        "family": "Gomathisankaran",
        "given": "M."
      },
      {
        "family": "Kougianos",
        "given": "E."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Elsevier Computers & Electrical Engineering"
    ],
    "date": [
      "2014"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "168–193"
    ],
    "title": [
      "Variability-Aware Architecture Level Optimization Techniques for Robust Nanoscale Chip Design”"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Mohanty",
        "given": "S.P."
      },
      {
        "family": "Kougianos",
        "given": "E."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "Proceedings of the 19th International Conference on VLSI Design"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "83–88"
    ],
    "title": [
      "Modeling and Reduction of Gate Leakage during Behavioral Synthesis of NanoCMOS Circuits”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mohanty",
        "given": "S.P."
      },
      {
        "family": "Kougianos",
        "given": "E."
      },
      {
        "given": "Mahapatra"
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Proceedings of the 16th ACM/IEEE International Workshop on Logic and Synthesis (IWLS"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "31–38"
    ],
    "title": [
      "R.N.: “A Comparative Analysis of Gate Leakage and Performance of High-κ Nanoscale CMOS Logic Gates”"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "302"
    ],
    "title": [
      "Nano-CMOS and post-CMOS electronics: circuits and design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Mohanty",
        "given": "S.P."
      },
      {
        "family": "Kougianos",
        "given": "E."
      },
      {
        "family": "Pradhan",
        "given": "D.K."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "IET Computers & Digital Techniques"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "118–131"
    ],
    "title": [
      "Simultaneous Scheduling and Binding for Low Gate Leakage Nano-Complementary Metaloxide-Semiconductor Data Path Circuit Behavioural Synthesis”"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Mohanty",
        "given": "S.P."
      },
      {
        "family": "Mukherjee",
        "given": "V."
      },
      {
        "family": "Velagapudi",
        "given": "R."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "Proceedings of the 14th ACM/IEEE International Workshop on Logic and Synthesis"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "249–256"
    ],
    "title": [
      "Analytical Modeling and Reduction of Direct Tunneling Current during Behavioral Synthesis of Nanometer CMOS Circuits”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mohanty",
        "given": "S.P."
      },
      {
        "family": "Panigrahi",
        "given": "B.K."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Biologically Inspired Computing and Applications (BICA"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "1367–1372"
    ],
    "title": [
      "ILP Based Leakage Optimization during Nano-CMOS RTL Synthesis: A DOXCMOS versus DTCMOS Perspective”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mohanty",
        "given": "S.P."
      },
      {
        "family": "Pradhan",
        "given": "D.K."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "Proceedings of the 12th International Conference on Information Technology (ICIT"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "3–9"
    ],
    "title": [
      "Tabu Search Based Gate Leakage Optimization using DKCMOS Library in Architecture Synthesis”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mohanty",
        "given": "S.P."
      },
      {
        "family": "Ranganathan",
        "given": "N."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "562–572"
    ],
    "title": [
      "A Framework for Energy and Transient Power Reduction during Behavioral Synthesis”"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Mohanty",
        "given": "S.P."
      },
      {
        "family": "Ranganathan",
        "given": "N."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems (TODAES"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "330–353"
    ],
    "title": [
      "Energy Efficient Datapath Scheduling using Multiple Voltages and Dynamic Clocking”"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Mohanty",
        "given": "S.P."
      },
      {
        "family": "Ranganathan",
        "given": "N."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems I: Regular Papers"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1157–1165"
    ],
    "title": [
      "Simultaneous Peak and Average Power Minimization during Datapath Scheduling”"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Mohanty",
        "given": "S.P."
      },
      {
        "family": "Ranganathan",
        "given": "N."
      },
      {
        "family": "Chappidi",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "Proceedings of the IEEE Computer Society Annual Symposium on VLSI"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "121–126"
    ],
    "title": [
      "Peak Power Minimization through Datapath Scheduling”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mohanty",
        "given": "S.P."
      },
      {
        "family": "Ranganathan",
        "given": "N."
      },
      {
        "family": "Krishna",
        "given": "V."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "Proceedings of the IEEE Computer Society Annual Symposium on VLSI"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "65–70"
    ],
    "title": [
      "Datapath Scheduling using Dynamic Frequency Clocking”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mohanty",
        "given": "S.P."
      },
      {
        "family": "Velagapudi",
        "given": "R."
      },
      {
        "family": "Kougianos",
        "given": "E."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "Proceedings of the 7th International Symposium on Quality Electronic Design"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "564–569"
    ],
    "title": [
      "Dual-κ versus Dual-Tox Technique for Gate Leakage Reduction: A Comparative Perspective”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mohanty",
        "given": "S.P."
      },
      {
        "family": "Velagapudi",
        "given": "R."
      },
      {
        "family": "Kougianos",
        "given": "E."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "Proceedings of the Conference on Design, Automation and Test in Europe"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "1191–1196"
    ],
    "title": [
      "Physical-Aware Simulated Annealing Optimization of Gate Leakage in Nanoscale Datapath Circuits”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mohanty",
        "given": "S.P."
      },
      {
        "family": "Velagapudi",
        "given": "R."
      },
      {
        "family": "Mukherjee",
        "given": "V."
      },
      {
        "family": "Li",
        "given": "H."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "Proceedings of the IEEE Computer Society Annual Symposium on VLSI"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "248–249"
    ],
    "title": [
      "Reduction of DirectTunneling Power Dissipation during Behavioral Synthesis of Nanometer CMOS Circuits”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mudge",
        "given": "T.N."
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "Proceedings of the International Conference on High Performance Computing",
      "SPICEless RTL design optimization of nanoelectronic digital"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "215–224",
      "303"
    ],
    "title": [
      "Power: A First Class Design Constraint for Future Architecture and Automation”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mukherjee",
        "given": "V."
      },
      {
        "family": "Mohanty",
        "given": "S.P."
      },
      {
        "family": "Kougianos",
        "given": "E."
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "Proceedings of the 23rd IEEE International Conference of Computer Design (ICCD"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "A Dual Dielectric Approach for Performance Aware Gate Tunneling Reduction in Combinational Circuits”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nagel",
        "given": "L.W."
      },
      {
        "family": "McAndrew",
        "given": "C.C."
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "Proceedings of the IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "106–112"
    ],
    "title": [
      "Is SPICE Good Enough for Tomorrow’s Analog?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Keshavarzi",
        "given": "A."
      },
      {
        "family": "Bloechel",
        "given": "B.A."
      },
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "696–701"
    ],
    "title": [
      "Forward Body Bias for Microprocessors in 130-nm Technology Generation and Beyond”"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Paik",
        "given": "S."
      },
      {
        "family": "Shin",
        "given": "I."
      },
      {
        "family": "Kim",
        "given": "T."
      },
      {
        "family": "Shin",
        "given": "Y."
      }
    ],
    "citation-number": [
      "50"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "657–670"
    ],
    "title": [
      "HLS-l: A High-Level Synthesis Framework for Latch-Based Architectures”"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Pant",
        "given": "P."
      },
      {
        "family": "Roy",
        "given": "R.K."
      },
      {
        "family": "Chattejee",
        "given": "A."
      }
    ],
    "citation-number": [
      "51"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "390–394"
    ],
    "title": [
      "Dual-Threshold Voltage Assignment with Transistor Sizing for Low Power CMOS Circuits”"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "R."
      },
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "52"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "131–139"
    ],
    "title": [
      "Statistical Analysis of Subthreshold Leakage Current for VLSI Circuits”"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "R.M."
      },
      {
        "family": "Burns",
        "given": "J.L."
      },
      {
        "family": "Brown",
        "given": "R.B."
      }
    ],
    "citation-number": [
      "53"
    ],
    "container-title": [
      "European Solid-State Circuits Conference"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "313–316"
    ],
    "title": [
      "Circuit Techniques for Gate and Sub-Threshold Leakage Minimization in Future CMOS Technologies”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Krishnammthy",
        "given": "R."
      }
    ],
    "citation-number": [
      "54"
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "3 2 1–3 2 29"
    ],
    "title": [
      "Design of Low Voltage CMOS Circuits: Tutorial Guide”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "given": "Meimand"
      }
    ],
    "citation-number": [
      "55"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "305–327"
    ],
    "title": [
      "H.M.: “Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits”"
    ],
    "type": "article-journal",
    "volume": [
      "91"
    ]
  },
  {
    "author": [
      {
        "family": "Sakurai",
        "given": "T."
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "56"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "584–594"
    ],
    "title": [
      "Alpha-Power Law MOSFET Model and Its Applications to CMOS Inverter Delay and Other Formulas”"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Sengupta",
        "given": "A."
      },
      {
        "family": "Bhadauria",
        "given": "S."
      }
    ],
    "citation-number": [
      "57"
    ],
    "container-title": [
      "Proceedings of the 25th IEEE/ACM Great Lake Symposium on VLSI (GLSVLSI"
    ],
    "date": [
      "2015"
    ],
    "title": [
      "Untrusted Third Party Digital IP Cores: Power-Delay Trade-Off Driven Exploration of Hardware Trojan Secured Datapath during High Level Synthesis”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sengupta",
        "given": "A."
      },
      {
        "family": "Sedaghat",
        "given": "R."
      }
    ],
    "citation-number": [
      "58"
    ],
    "container-title": [
      "Proceedings of the 12th International Symposium on Quality Electronic Design (ISQED"
    ],
    "date": [
      "2011"
    ],
    "pages": [
      "1–9"
    ],
    "title": [
      "Integrated Scheduling, Allocation and Binding in High Level Synthesis using Multi Structure Genetic Algorithm Based Design Space Exploration”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shiue",
        "given": "W.T."
      },
      {
        "family": "Chakrabarti",
        "given": "C."
      }
    ],
    "citation-number": [
      "59"
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "536–543"
    ],
    "title": [
      "Low-Power Scheduling with Resources Operating at Multiple Voltages”"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Sill",
        "given": "F."
      },
      {
        "family": "Grassert",
        "given": "F."
      },
      {
        "family": "Timmermann",
        "given": "D."
      }
    ],
    "citation-number": [
      "60"
    ],
    "container-title": [
      "Proceeding of the 18th Symposium on Integrated Circuits and Systems Design"
    ],
    "date": [
      "2005"
    ],
    "doi": [
      "10.1109/SBCCI.2005.4286849"
    ],
    "pages": [
      "154–159"
    ],
    "title": [
      "Total Leakage Power Optimization with Improved Mixed Gates”"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "304"
    ],
    "title": [
      "Nano-CMOS and post-CMOS electronics: circuits and design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Simunic",
        "given": "T."
      },
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Acquaviva",
        "given": "A."
      },
      {
        "family": "Glynn",
        "given": "P."
      },
      {
        "family": "Micheli",
        "given": "G.D."
      }
    ],
    "citation-number": [
      "61"
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "524–529"
    ],
    "title": [
      "Dynamic Voltage Scaling and Power Management for Portable Systems”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "D."
      },
      {
        "family": "Rabaey",
        "given": "J.M."
      },
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "62"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "570–594"
    ],
    "title": [
      "Power Conscious CAD Tools and Methodologies: A Perspective”"
    ],
    "type": "article-journal",
    "volume": [
      "83"
    ]
  },
  {
    "author": [
      {
        "family": "Sirisantana",
        "given": "N."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "63"
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "56–63"
    ],
    "title": [
      "Low-Power Design using Multiple Channel Lengths and Oxide Thicknesses”"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Sirisantana",
        "given": "N."
      },
      {
        "family": "Wei",
        "given": "L."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "64"
    ],
    "container-title": [
      "Proceedings of the IEEE International Conference on Computer Design"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "227–232"
    ],
    "title": [
      "High-Performance Low-Power CMOS Circuits using Multiple Channel Length and Multiple Oxide Thickness”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sultania",
        "given": "A.K."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "65"
    ],
    "container-title": [
      "Proceedings of Design Automation Conference"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "761–766"
    ],
    "title": [
      "Tradeoffs between Gate Oxide Leakage and Delay for Dual Tox Circuits”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Kaul",
        "given": "H."
      }
    ],
    "citation-number": [
      "66"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "12–21"
    ],
    "title": [
      "Power-Driven Challenges in Nanometer Design”"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Sze",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "67"
    ],
    "date": [
      "1981"
    ],
    "location": [
      "Hoboken, NJ"
    ],
    "publisher": [
      "John Wiley"
    ],
    "title": [
      "Physics of Semiconductor Devices”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sze",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "68"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Hoboken, NJ"
    ],
    "publisher": [
      "John Willey"
    ],
    "title": [
      "Semiconductor Devices: Physics and Technology”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Vogel",
        "given": "E.M."
      },
      {
        "family": "Ahmed",
        "given": "K.Z."
      },
      {
        "family": "Hornung",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "69"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1350–1355"
    ],
    "title": [
      "Modeled Tunnel Currents for High Dielectric Constant Dielectrics”"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "F."
      },
      {
        "family": "Wu",
        "given": "X."
      },
      {
        "family": "Xie",
        "given": "Y."
      }
    ],
    "citation-number": [
      "70"
    ],
    "container-title": [
      "Proceedings of the Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "2–9"
    ],
    "title": [
      "Variability-Driven Module Selection with Joint Design Time Optimization and Post-Silicon Tuning”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Weste",
        "given": "N.H.E."
      },
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "71"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Addison Wesley"
    ],
    "title": [
      "CMOS VLSI Design: A Circuit and Systems Perspective”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Yao",
        "given": "J."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "72"
    ],
    "container-title": [
      "Proceedings of the IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S"
    ],
    "date": [
      "2013"
    ],
    "pages": [
      "1–2"
    ],
    "title": [
      "Dual-Threshold Design of Sub-Threshold Circuits”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yu",
        "given": "B."
      },
      {
        "family": "Ju",
        "given": "D.H."
      },
      {
        "family": "Lee",
        "given": "W.C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "73"
    ],
    "container-title": [
      "IEEETransactions on Electron Devices"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1253–1262"
    ],
    "title": [
      "Gate Engineering for Deep-Submicron CMOS Transistors”"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Zeng",
        "given": "K."
      },
      {
        "family": "Huss",
        "given": "S.A."
      }
    ],
    "citation-number": [
      "74"
    ],
    "container-title": [
      "Proceedings of the IEEE Computer Society Annual Symposium on VLSI"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "266–267"
    ],
    "title": [
      "RAMS: A VHDL-AMS Code Refactoring Tool Supporting High Level Analog Synthesis”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "Z."
      },
      {
        "family": "Bian",
        "given": "J."
      },
      {
        "family": "Liu",
        "given": "Z."
      },
      {
        "family": "Wang",
        "given": "Y."
      },
      {
        "family": "Zhao",
        "given": "K."
      }
    ],
    "citation-number": [
      "75"
    ],
    "container-title": [
      "Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "864–867"
    ],
    "title": [
      "High Level Synthesis with Multiple Supply Voltages for Energy and Combined Peak Power Minimization”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shi",
        "given": "B."
      },
      {
        "family": "Srivastava",
        "given": "A."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "ACM International Symposium on Physical Design"
    ],
    "date": [
      "2012"
    ],
    "pages": [
      "113–118,"
    ],
    "title": [
      "TSV-constrained micro-channel infrastructure design for cooling stacked 3D-ICs”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "60th Electronic Components and Technology Conference (ECTC"
    ],
    "date": [
      "2010-06"
    ],
    "pages": [
      "1653–1656,"
    ],
    "title": [
      "3D TSV transformer design for DC–DC/ACDC converter”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhai",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Theoretical and practical limits on dynamic voltage scaling”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Yue",
        "given": "C.P."
      },
      {
        "family": "Wong",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1998-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "743–752,"
    ],
    "title": [
      "On-chip spiral inductors with patterned ground shields for Si-based RF ICs?”"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "D.H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Solid-State Circuits Conference Digest of Technical Papers (ISSCC)”"
    ],
    "date": [
      "2012-02-19"
    ],
    "pages": [
      "188–190,"
    ],
    "publisher": [
      "IEEE International"
    ],
    "title": [
      "3D-MAPS: 3D massively parallel processor with stacked memory"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sekar",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Interconnect Technology Conference, IITC"
    ],
    "date": [
      "2008"
    ],
    "title": [
      "A 3D IC technology with integrated microchannel cooling”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mahony",
        "given": "F.O."
      },
      {
        "family": "Yue",
        "given": "C.P."
      },
      {
        "family": "Horowitz",
        "given": "M.A."
      },
      {
        "family": "Wong",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Journal of Solid-State Circuits"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1813–1820,"
    ],
    "title": [
      "A 10-GHz global clock distribution using coupled standing-wave oscillators”"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "VanAckern",
        "given": "G."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Master Thesis"
    ],
    "date": [
      "2011"
    ],
    "title": [
      "Design guide for CMOS process on-chip 3D inductor using thru-wafer vias”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Fujiwara",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proceedings of the 2006 International Symposium on Low Power Electronics and Design"
    ],
    "note": [
      "Green on-chip inductors for three-dimensional integrated circuits 335"
    ],
    "title": [
      "A two-port SRAM for real-time video processor saving 53% of bitline power with majority logic and data-bit reordering”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Huang"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "2008-11"
    ],
    "genre": [
      "US Patent 2008/0272875,"
    ],
    "title": [
      "Interleaved three-dimensional on-chip differential inductors and transformers”"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Franzon",
        "given": "P.D."
      },
      {
        "family": "Davis",
        "given": "W.R."
      },
      {
        "family": "Thorolffson",
        "given": "T."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE"
    ],
    "date": [
      "2010-03-08"
    ],
    "pages": [
      "1684–1688,"
    ],
    "title": [
      "Creating 3D specific systems: architecture, design and CAD”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Loi",
        "given": "I."
      },
      {
        "family": "Angiolini",
        "given": "F."
      },
      {
        "family": "Fujita",
        "given": "S."
      },
      {
        "family": "Mitra",
        "given": "S."
      },
      {
        "family": "Benini",
        "given": "L."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2011-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "124–134,"
    ],
    "title": [
      "Characterization and implementation of fault-tolerant vertical links for 3-D networks-on-chip”"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Oh",
        "given": "J."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Automation and Test in Europe"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "692–697"
    ],
    "title": [
      "Gated clock routing minimizing the switched capacitance, Design"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Wibben",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of the IEEE Journal of Solid-state Circuits"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "844–854,"
    ],
    "title": [
      "A high-efficiency DC–DC converter using 2 nH integrated inductors”"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Wood",
        "given": "J."
      },
      {
        "family": "Edwards",
        "given": "T.C."
      },
      {
        "family": "Lipa",
        "given": "S."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Journal of Solid-State Circuits"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1654–1664,"
    ],
    "title": [
      "Rotary traveling-wave oscillator arrays: a new clock technology”"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "J."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "US Patent"
    ],
    "date": [
      "2009/0250262, 2008"
    ],
    "title": [
      "Inductor with patterned ground plane”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Gantz",
        "given": "K."
      },
      {
        "family": "Agah",
        "given": "M."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Technical Digest of the 14th International Conference on Solid-State Sensors, Actuators, and Microsystems (Transducers07"
    ],
    "date": [
      "Jun",
      "2007"
    ],
    "pages": [
      "755–758,",
      "10–14,"
    ],
    "title": [
      "Predictable three-dimensional microfluidic channel fabrication in a single-mask process”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Guthaus",
        "given": "M.R."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2011"
    ],
    "pages": [
      "1215–1218,"
    ],
    "title": [
      "Distributed LC resonant clock tree synthesis”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Somayyeh",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceeding of: Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation – 21st International Workshop, PATMOS 2011"
    ],
    "title": [
      "Design of resonant clock distribution networks for 3-D integrated circuits”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Chan",
        "given": "S."
      },
      {
        "family": "Restle",
        "given": "P."
      },
      {
        "family": "Shepard",
        "given": "K."
      },
      {
        "family": "James",
        "given": "N."
      },
      {
        "family": "Franch",
        "given": "R."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "International Solid State Circuits Conference"
    ],
    "date": [
      "2004-02"
    ],
    "pages": [
      "342–343,"
    ],
    "title": [
      "A 4.6GHz resonant global clock distribution network”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tida",
        "given": "U.R."
      },
      {
        "family": "Zhuo",
        "given": "C."
      },
      {
        "family": "Shi",
        "given": "Y."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "ACM Journal of Emerging Technologies"
    ],
    "date": [
      "2014-11"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Novel through-silicon-via inductor based on-chip DC–DC converter designs in 3D ICs”"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Tida",
        "given": "U.R."
      },
      {
        "family": "Zhuo",
        "given": "C."
      },
      {
        "family": "Shi",
        "given": "Y."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Design Automation Conference (ASP-DAC), 2014 19th Asia and South Pacific"
    ],
    "date": [
      "2014-01-20"
    ],
    "issue": [
      ", pp. 837, 842"
    ],
    "title": [
      "Through-silicon-via inductor: is it real or just a fantasy”"
    ],
    "type": "article-journal",
    "volume": [
      "l"
    ]
  },
  {
    "author": [
      {
        "family": "Tida",
        "given": "U.R."
      },
      {
        "family": "Mittapalli",
        "given": "V."
      },
      {
        "family": "Zhuo",
        "given": "C."
      },
      {
        "family": "Shi",
        "given": "Y."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IEEE Computer Society Annual Symposium onVLSI, ISVLSI 2014"
    ],
    "date": [
      "July 9–11, 2014"
    ],
    "location": [
      "Tampa, FL, USA"
    ],
    "title": [
      "Opportunistic through-siliconvia inductor utilization in LC resonant clocks: concept and algorithms”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tida",
        "given": "U.R."
      },
      {
        "family": "Mittapalli",
        "given": "V."
      },
      {
        "family": "Zhuo",
        "given": "C."
      },
      {
        "family": "Shi",
        "given": "Y."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "The IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2014"
    ],
    "date": [
      "November 3–6, 2014"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "title": [
      "“Green” on-chip inductors in three-dimensional integrated circuits’"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "336"
    ],
    "title": [
      "Nano-CMOS and post-CMOS electronics: circuits and design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Tida",
        "given": "U.R."
      },
      {
        "family": "Zhuo",
        "given": "C."
      },
      {
        "family": "Yang",
        "given": "R."
      },
      {
        "family": "Shi",
        "given": "Y."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2015-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1322–1334,"
    ],
    "title": [
      "On the efficacy of through-siliconvia inductors”"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Bian",
        "given": "X."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Electronic Packaging Technology and High Density Packaging (ICEPT-HDP), 13th International Conference"
    ],
    "date": [
      "2012-08-13"
    ],
    "title": [
      "Simulation and modeling of wafer level silicon-base spiral inductor”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "X."
      },
      {
        "family": "Guthaus",
        "given": "M."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems"
    ],
    "date": [
      "2012-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2749–2760,"
    ],
    "title": [
      "Distributed LC resonant clock grid synthesis”"
    ],
    "type": "article-journal",
    "volume": [
      "59"
    ]
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "X."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proceedings of Design Automation Conference (DAC) 49th ACM/EDAC/IEEE"
    ],
    "date": [
      "2012"
    ],
    "pages": [
      "157, 162,"
    ],
    "title": [
      "Analysis of DC current crowding in through-silicon-vias and its impact on power integrity in 3D ICs”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chio",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Proceedings of IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1367–1381,"
    ],
    "title": [
      "DC–DC converter-aware power management of low-power embedded systems”"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Bontzios",
        "given": "Y.I."
      },
      {
        "family": "Dimopoulos",
        "given": "M.G."
      },
      {
        "family": "Hatzopoulos",
        "given": "A.A."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "VLSI and System-on-Chip (VLSI-SoC)”, IEEE/IFIP 19th International Conference"
    ],
    "date": [
      "2011-10-03"
    ],
    "pages": [
      "90–93,"
    ],
    "title": [
      "Prospects of 3D inductors on through silicon vias processes for 3D ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "Y.J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Solid-State Circuits Conference Digest of Technical Papers (ISSCC), IEEE International"
    ],
    "date": [
      "2012-02-19"
    ],
    "pages": [
      "188–190,"
    ],
    "title": [
      "3D-MAPS: 3D massively parallel processor with stacked memory”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tao",
        "given": "Z."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "3D Systems Integration Conference (3DIC"
    ],
    "date": [
      "2010",
      "2010"
    ],
    "publisher": [
      "IEEE International"
    ],
    "title": [
      "A 3D SoC design for H.264 application with on-chip DRAM stacking”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eggers",
        "given": "S.J."
      },
      {
        "family": "Emer",
        "given": "J.S."
      },
      {
        "family": "Leby",
        "given": "H.M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Micro, IEEE"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "12–19,"
    ],
    "title": [
      "Simultaneous multithreading: a platform for next-generation processors"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Olukotun",
        "given": "K."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1997-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "79–85,"
    ],
    "title": [
      "A single-chip multiprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Wolf",
        "given": "W."
      },
      {
        "family": "Jerraya",
        "given": "A.A."
      },
      {
        "family": "Martin",
        "given": "G."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1701–1713,"
    ],
    "title": [
      "Multiprocessor system-on-chip (mpsoc) technology"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "citation-number": [
      "3D"
    ],
    "title": [
      "NoC: a promising alternative for tomorrow’s nanosystem design 367"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "505–528,"
    ],
    "title": [
      "An interconnect-centric design flow for nanometer technologies"
    ],
    "type": "article-journal",
    "volume": [
      "89"
    ]
  },
  {
    "author": [
      {
        "family": "Rantala",
        "given": "J.P.Ville"
      },
      {
        "family": "Lehtonen",
        "given": "T."
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "2006"
    ],
    "publisher": [
      "Turku Centre for Computer Science, Tech. Rep"
    ],
    "title": [
      "Network on chip routing algorithms. TUCS technical reports 779"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Nicopoulos",
        "given": "C."
      },
      {
        "family": "Park",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "SIGARCH Computer Architecture News"
    ],
    "date": [
      "2007-06"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "138–149,"
    ],
    "title": [
      "A novel dimensionally-decomposed router for on-chip communication in 3D architectures"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Puttaswamy",
        "given": "K."
      },
      {
        "family": "Loh",
        "given": "G."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE 13th International Symposium on High Performance Computer Architecture, 2007. HPCA 2007"
    ],
    "date": [
      "2007-02"
    ],
    "pages": [
      "193–204,"
    ],
    "title": [
      "Thermal herding: Microarchitecture techniques for controlling hotspots in high-performance 3D-integrated processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shang",
        "given": "L."
      },
      {
        "family": "Peh",
        "given": "L.-S."
      },
      {
        "family": "Kumar",
        "given": "A."
      },
      {
        "family": "Jha",
        "given": "N."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "37th International Symposium on Microarchitecture"
    ],
    "date": [
      "2004",
      "2004",
      "2004-12"
    ],
    "pages": [
      "–37",
      "67–78,"
    ],
    "title": [
      "Thermal modeling, characterization and management of on-chip networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "W."
      },
      {
        "family": "Wilson",
        "given": "J."
      },
      {
        "family": "Mick",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Design Test of Computers, IEEE"
    ],
    "date": [
      "2005-11"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "498–510,"
    ],
    "title": [
      "Demystifying 3D ICs: the pros and cons of going vertical"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Benini",
        "given": "L."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Keynote Presentation at 7th International Forum on Application Specific MultiProcessor SoC"
    ],
    "date": [
      "2008"
    ],
    "title": [
      "3D-mpsocs: architectural and design technology outlook"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Sepulveda",
        "given": "J."
      },
      {
        "family": "Gogniat",
        "given": "G."
      },
      {
        "family": "Pires",
        "given": "R."
      },
      {
        "family": "Chau",
        "given": "W."
      },
      {
        "family": "Strum",
        "given": "M."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI"
    ],
    "date": [
      "2013-09"
    ],
    "pages": [
      "1–6,"
    ],
    "title": [
      "An evolutive approach for designing thermal and performance-aware heterogeneous 3D-NoCs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Addo-Quaye",
        "given": "C."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "SOC Conference",
      "IEEE International"
    ],
    "date": [
      "2005",
      "2005-09"
    ],
    "pages": [
      "25–28,"
    ],
    "title": [
      "Thermal-aware mapping and placement for 3-D NoC designs",
      "Proceedings"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Siozios",
        "given": "K."
      },
      {
        "family": "Anagnostopoulos",
        "given": "I."
      },
      {
        "family": "Soudris",
        "given": "D."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "2010 IEEE Computer Society Annual Symposium on VLSI (ISVLSI"
    ],
    "date": [
      "2010-07"
    ],
    "pages": [
      "444–445,"
    ],
    "title": [
      "A high-level mapping algorithm targeting 3D NoC architectures with multiple vdd"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sahu",
        "given": "P."
      },
      {
        "family": "Shah",
        "given": "T."
      },
      {
        "family": "Manna",
        "given": "K."
      },
      {
        "family": "Chattopadhyay",
        "given": "S."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2014-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "300–312,"
    ],
    "title": [
      "Application mapping onto mesh-based network-on-chip using discrete particle swarm optimization"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "Y.-R."
      },
      {
        "family": "Pan",
        "given": "J.-H."
      },
      {
        "family": "Lu",
        "particle": "andY.-C."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "2010 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS"
    ],
    "date": [
      "2010-12"
    ],
    "pages": [
      "1087–1090,"
    ],
    "title": [
      "Thermal-aware router-sharing architecture for 3D network-on-chip designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nandakumar",
        "given": "V."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE Journal on Emerging and Selected Topics in Circuits and Systems"
    ],
    "date": [
      "2012-06"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "266–277,"
    ],
    "title": [
      "A low energy network-on-chip fabric for 3-D multi-core architectures"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "X.-H."
      },
      {
        "family": "Liu",
        "given": "P."
      },
      {
        "family": "Yang",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Journal of Computer Science and Technology"
    ],
    "date": [
      "2013"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "54–71,"
    ],
    "title": [
      "Energy efficient run-time incremental mapping for 3-D networks-on-chip"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Zhang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "368",
      "18"
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2005",
      "2005-11"
    ],
    "pages": [
      "–2005, 745–752,"
    ],
    "title": [
      "Nano-CMOS and post-CMOS electronics: circuits and design",
      "Thermal via planning for 3-D ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Luo",
        "given": "G."
      },
      {
        "family": "Wei",
        "given": "J."
      },
      {
        "family": "Zhang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Design Automation Conference, 2007. ASP-DAC ’07"
    ],
    "date": [
      "2007-01"
    ],
    "pages": [
      "780–785,"
    ],
    "publisher": [
      "Asia and South Pacific"
    ],
    "title": [
      "Thermal-aware 3D IC placement via transformation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "T."
      },
      {
        "family": "Zhan",
        "given": "Y."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Asia and South Pacific Conference on Design Automation"
    ],
    "date": [
      "2006",
      "2006-01"
    ],
    "pages": [
      "6,"
    ],
    "title": [
      "Temperature-aware routing in 3D ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jheng",
        "given": "K.-Y."
      },
      {
        "family": "Chao",
        "given": "C.-H."
      },
      {
        "family": "Wang",
        "given": "H.-Y."
      },
      {
        "family": "Wu",
        "given": "A.-Y."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "2010 International Symposium on VLSI Design Automation and Test (VLSI-DAT"
    ],
    "date": [
      "2010-04"
    ],
    "pages": [
      "135–138,"
    ],
    "title": [
      "Traffic-thermal mutual-coupling co-simulation platform for three-dimensional network-onchip"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Anagnostopoulos",
        "given": "I."
      },
      {
        "family": "Bartzas",
        "given": "A."
      },
      {
        "family": "Soudris",
        "given": "D."
      }
    ],
    "citation-number": [
      "22"
    ],
    "title": [
      "Temperature-aware platform optimizations for 2D and 3D networks-on-chip"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Daneshtalab",
        "given": "M."
      },
      {
        "family": "Sobhani",
        "given": "A."
      },
      {
        "family": "Afzali-Kusha",
        "given": "A."
      },
      {
        "family": "Fatemi",
        "given": "O."
      },
      {
        "family": "Navabi",
        "given": "Z."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "International Conference on Application-Specific Systems, Architectures and Processors, 2006. ASAP ’06"
    ],
    "date": [
      "2006-09"
    ],
    "pages": [
      "33–38,"
    ],
    "title": [
      "NoC hot spot minimization using antnet dynamic routing algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhou",
        "given": "X."
      },
      {
        "family": "Yang",
        "given": "J."
      },
      {
        "family": "Xu",
        "given": "Y."
      },
      {
        "family": "Zhang",
        "given": "Y."
      },
      {
        "family": "Zhao",
        "given": "J."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE Transactions on Parallel and Distributed Systems"
    ],
    "date": [
      "2010-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "60–71,"
    ],
    "title": [
      "Thermal-aware task scheduling for 3D multicore processors"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Coskun",
        "given": "A."
      },
      {
        "family": "Rosing",
        "given": "T."
      },
      {
        "family": "Whisnant",
        "given": "K."
      },
      {
        "family": "Gross",
        "given": "K."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Design Automation Conference, 2008. ASPDAC 2008"
    ],
    "date": [
      "2008-03"
    ],
    "pages": [
      "49–54,"
    ],
    "publisher": [
      "Asia and South Pacific"
    ],
    "title": [
      "Temperature-aware mpsoc scheduling for reducing hot spots and gradients"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lehtonen",
        "given": "T."
      },
      {
        "family": "Liljeberg",
        "given": "P."
      },
      {
        "family": "Plosila",
        "given": "J."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Proceedings of the 2Nd International Conference on Nano-Networks, ICST"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Brussels, Belgium"
    ],
    "pages": [
      "1–3 5,"
    ],
    "title": [
      "Analysis of forward error correction methods for nanoscale networks-on-chip"
    ],
    "type": "paper-conference",
    "volume": [
      3
    ]
  },
  {
    "author": [
      {
        "family": "Hsiao",
        "given": "M."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1970-07"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "395–401,"
    ],
    "title": [
      "A class of optimal minimum odd-weight-column sec-ded codes"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Saleh",
        "given": "R."
      },
      {
        "family": "Wilton",
        "given": "S."
      },
      {
        "family": "Mirabbasi",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2006-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1050–1069,"
    ],
    "title": [
      "System-on-chip: reuse and integration"
    ],
    "type": "article-journal",
    "volume": [
      "94"
    ]
  },
  {
    "author": [
      {
        "family": "Kanda",
        "given": "K."
      },
      {
        "family": "Antono",
        "given": "D."
      },
      {
        "family": "Ishida",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Solid-State Circuits Conference",
      "ISSCC. 2003 IEEE International"
    ],
    "date": [
      "2003",
      "2003-02"
    ],
    "pages": [
      "186–487,"
    ],
    "title": [
      "1.27gb/s/pin 3mw/pin wireless superconnect (wsc) interface scheme",
      "Digest of Technical Papers"
    ],
    "type": "paper-conference",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Miura",
        "given": "N."
      },
      {
        "family": "Sakura",
        "given": "T."
      },
      {
        "family": "Kuroda",
        "given": "T."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "Solid-State Circuits Conference",
      "ISSCC. 2004 IEEE International"
    ],
    "date": [
      "2004",
      "2004-02"
    ],
    "pages": [
      "142–517,"
    ],
    "title": [
      "A 1.2gb/s/pin wireless superconnect based on inductive inter-chip signaling (iis",
      "Digest of Technical Papers"
    ],
    "type": "paper-conference",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Rashid",
        "given": "A."
      },
      {
        "family": "Watanabe",
        "given": "S."
      },
      {
        "family": "Kikkawa",
        "given": "T."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Electron Device Letters, IEEE"
    ],
    "date": [
      "2002-12"
    ],
    "issue": [
      "12"
    ],
    "note": [
      "3D NoC: a promising alternative for tomorrow’s nanosystem design 369"
    ],
    "pages": [
      "731–733,"
    ],
    "title": [
      "High transmission gain integrated antenna on extremely high resistivity si for ulsi wireless interconnect"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "M.-C."
      },
      {
        "family": "Roychowdhury",
        "given": "V."
      },
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Shin",
        "given": "H."
      },
      {
        "family": "Qian",
        "particle": "andY."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2001-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "456–466,"
    ],
    "title": [
      "Rf/wireless interconnect for inter- and intra-chip communications"
    ],
    "type": "article-journal",
    "volume": [
      "89"
    ]
  },
  {
    "author": [
      {
        "family": "Floyd",
        "given": "B."
      },
      {
        "family": "Hung",
        "given": "C.-M."
      },
      {
        "family": "O",
        "given": "K."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2002-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "543–552,"
    ],
    "title": [
      "Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Miura",
        "given": "N."
      },
      {
        "family": "Ishikuro",
        "given": "H."
      },
      {
        "family": "Sakurai",
        "given": "T."
      },
      {
        "family": "Kuroda",
        "given": "T."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers"
    ],
    "date": [
      "2007-02"
    ],
    "pages": [
      "358–608,"
    ],
    "publisher": [
      "IEEE International"
    ],
    "title": [
      "A 0.14pj/b inductivecoupling inter-chip data transceiver with digitally-controlled precise pulse shaping"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fazzi",
        "given": "A."
      },
      {
        "family": "Canegallo",
        "given": "R."
      },
      {
        "family": "Ciccarelli",
        "given": "L."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers"
    ],
    "date": [
      "2007-02"
    ],
    "pages": [
      "356–608,"
    ],
    "publisher": [
      "IEEE International"
    ],
    "title": [
      "3D capacitive interconnections with mono- and bi-directional capabilities"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "M."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Kaplan",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "IEEE 14th International Symposium on High Performance Computer Architecture, 2008. HPCA 2008"
    ],
    "date": [
      "2008-02"
    ],
    "pages": [
      "191–202,"
    ],
    "title": [
      "Cmp network-on-chip overlaid with multi-band rf-interconnect"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Avouris",
        "given": "P."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "Physics Today"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "34–40,"
    ],
    "title": [
      "Carbon nanotube electronics and photonics"
    ],
    "type": "article-journal",
    "volume": [
      "62"
    ]
  },
  {
    "author": [
      {
        "family": "Rana",
        "given": "F."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "IEEE Transactions on Nanotechnology"
    ],
    "date": [
      "2008-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "91–99,"
    ],
    "title": [
      "Graphene terahertz plasmon oscillators"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Jornet",
        "given": "J.M."
      },
      {
        "family": "Akyildiz",
        "given": "I.F."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "2010 Proceedings of the Fourth European Conference on Antennas and Propagation (EuCAP), IEEE"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "1–5,"
    ],
    "title": [
      "Graphene-based nano-antennas for electromagnetic nanocommunications in the terahertz band"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "40"
    ],
    "date": [
      "2008"
    ],
    "edition": [
      "1st"
    ],
    "editor": [
      {
        "family": "Reed",
        "given": "G.T."
      }
    ],
    "location": [
      "West Sussex, England"
    ],
    "publisher": [
      "John Wiley and Sons"
    ],
    "title": [
      "Silicon Photonics, The State of the Art"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Intel-Labs"
      }
    ],
    "citation-number": [
      "41"
    ],
    "date": [
      "2010"
    ],
    "genre": [
      "Tech. Rep.,"
    ],
    "publisher": [
      "Intel"
    ],
    "title": [
      "The 50g silicon photonics link"
    ],
    "type": "report"
  },
  {
    "note": [
      "Online]. Available:"
    ],
    "type": null,
    "url": [
      "http://www.intel.com/content/www/us/en/data-center/"
    ]
  },
  {
    "author": [
      {
        "family": "O’Connor",
        "given": "I."
      },
      {
        "family": "Nicolescu",
        "given": "G."
      }
    ],
    "citation-number": [
      "42"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Integrated Optical Interconnect Architectures for Embedded Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "W."
      },
      {
        "family": "Hou",
        "given": "L."
      },
      {
        "family": "Wang",
        "given": "J."
      },
      {
        "family": "Geng",
        "given": "S."
      },
      {
        "family": "Wu",
        "given": "W."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "IRE Transactions on Electronic Computers"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "329–333,"
    ],
    "title": [
      "Comparison research between XY and odd–even routing algorithm of a 2-dimension 3 × 3 mesh topology network-on-chip"
    ],
    "type": "chapter",
    "volume": [
      "IEEVOL-3"
    ]
  },
  {
    "author": [
      {
        "family": "Rahmani",
        "given": "A.-M."
      },
      {
        "family": "Latif",
        "given": "K."
      },
      {
        "family": "Vaddina",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "Design Automation Conference (ASP-DAC), 2012 17th Asia and South Pacific"
    ],
    "date": [
      "2012-01"
    ],
    "pages": [
      "413–418,"
    ],
    "title": [
      "Arb-net: a novel adaptive monitoring platform for stacked mesh 3D NoC architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bahmani",
        "given": "M."
      },
      {
        "family": "Sheibanyrad",
        "given": "A."
      },
      {
        "family": "Petrot",
        "given": "F."
      },
      {
        "family": "Dubois",
        "given": "F."
      },
      {
        "family": "Durante",
        "given": "P."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "2012 IEEE Computer Society Annual Symposium on VLSI (ISVLSI"
    ],
    "date": [
      "2012-08"
    ],
    "pages": [
      "9–14,"
    ],
    "title": [
      "A 3D-NoC router implementation exploiting vertically-partially-connected topologies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Matsutani",
        "given": "H."
      },
      {
        "family": "Koibuchi",
        "given": "M."
      },
      {
        "family": "Hsu",
        "given": "D."
      },
      {
        "family": "Amano",
        "given": "H."
      }
    ],
    "citation-number": [
      "370",
      "46"
    ],
    "container-title": [
      "International Symposium on Parallel Architectures, Algorithms, and Networks, 2008"
    ],
    "date": [
      "2008",
      "2008-05"
    ],
    "pages": [
      "281–288,"
    ],
    "publisher": [
      "I-SPAN"
    ],
    "title": [
      "Nano-CMOS and post-CMOS electronics: circuits and design",
      "Three-dimensional layout of on-chip tree-based networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bose",
        "given": "A."
      },
      {
        "family": "Ghosal",
        "given": "P."
      },
      {
        "family": "Mohanty",
        "given": "S.P."
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "Proceedings of the 2014 IEEE Computer Society Annual Symposium on VLSI, ser. ISVLSI ’14"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "Washington, DC, USA"
    ],
    "pages": [
      "136–141,"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "A low latency scalable 3D NoC using bft topology with table based uniform routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Glass",
        "given": "C."
      },
      {
        "family": "Ni",
        "given": "L."
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "Proceedings of the 12th International Conference on Distributed Computing Systems"
    ],
    "date": [
      "1992",
      "1992-06"
    ],
    "pages": [
      "12–19,"
    ],
    "title": [
      "Adaptive routing in mesh-connected networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chao",
        "given": "C.-H."
      },
      {
        "family": "Jheng",
        "given": "K.-Y."
      },
      {
        "family": "Wang",
        "given": "H.-Y."
      },
      {
        "family": "Wu",
        "given": "J.-C."
      },
      {
        "family": "Wu",
        "given": "A.-Y."
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip (NoCS"
    ],
    "date": [
      "2010-05"
    ],
    "pages": [
      "223–230,"
    ],
    "title": [
      "Traffic- and thermal-aware run-time thermal management scheme for 3D NoC systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ahmed",
        "given": "M."
      },
      {
        "family": "Kumar",
        "given": "R."
      }
    ],
    "citation-number": [
      "50"
    ],
    "container-title": [
      "TENCON 2012 – 2012 IEEE Region 10 Conference"
    ],
    "date": [
      "2012-11"
    ],
    "pages": [
      "1–6,"
    ],
    "title": [
      "Parameterized path-based, randomized, oblivious, minimal routing in 3D mesh NoC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "S.-Y."
      },
      {
        "family": "Yin",
        "given": "T.-C."
      },
      {
        "family": "Wang",
        "given": "H.-Y."
      },
      {
        "family": "Wu",
        "given": "A.-Y."
      }
    ],
    "citation-number": [
      "51"
    ],
    "container-title": [
      "2011 International Symposium on VLSI Design, Automation and Test (VLSI-DAT"
    ],
    "date": [
      "2011-04"
    ],
    "pages": [
      "1–4,"
    ],
    "title": [
      "Traffic-and thermal-aware routing for throttled three-dimensional network-on-chip systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Al-Dujaily",
        "given": "R."
      },
      {
        "family": "Dahir",
        "given": "N."
      },
      {
        "family": "Mak",
        "given": "T."
      },
      {
        "family": "Xia",
        "given": "F."
      },
      {
        "family": "Yakovlev",
        "given": "A."
      }
    ],
    "citation-number": [
      "52"
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "2013-12"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–2 27,"
    ],
    "title": [
      "Dynamic programming-based runtime thermal management (dprtm): an online thermal control strategy for 3D-NoC systems"
    ],
    "type": "article-journal",
    "volume": [
      "19",
      2
    ]
  },
  {
    "author": [
      {
        "family": "Rahmani",
        "given": "A.-M."
      },
      {
        "family": "Liljeberg",
        "given": "P."
      },
      {
        "family": "Latif",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "53"
    ],
    "container-title": [
      "2011 Fifth IEEE/ACM International Symposium on Networks on Chip (NoCS"
    ],
    "date": [
      "2011-05"
    ],
    "pages": [
      "65–72,"
    ],
    "title": [
      "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Feng",
        "given": "C."
      },
      {
        "family": "Zhang",
        "given": "M."
      },
      {
        "family": "Li",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "54"
    ],
    "container-title": [
      "2011 IEEE Computer Society Annual Symposium on VLSI (ISVLSI"
    ],
    "date": [
      "2011-07"
    ],
    "pages": [
      "19–24,"
    ],
    "title": [
      "A low-overhead fault-aware deflection routing algorithm for 3D network-on-chip"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rantala",
        "given": "V."
      },
      {
        "family": "Lehtonen",
        "given": "T."
      },
      {
        "family": "Plosila",
        "given": "J."
      }
    ],
    "citation-number": [
      "55"
    ],
    "container-title": [
      "Citeseer"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Network on chip routing algorithms"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "S."
      },
      {
        "family": "Leuken",
        "given": "R.",
        "particle": "van"
      }
    ],
    "citation-number": [
      "56"
    ],
    "container-title": [
      "2011 6th International Conference on Design Technology of Integrated Systems in Nanoscale Era (DTIS"
    ],
    "date": [
      "2011-04"
    ],
    "pages": [
      "1–6,"
    ],
    "title": [
      "A 3D network-on-chip for stacked-die transactional chip multiprocessors using through silicon vias"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Park",
        "given": "D."
      },
      {
        "family": "Eachempati",
        "given": "S."
      },
      {
        "family": "Das",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "57"
    ],
    "container-title": [
      "35th International Symposium on Computer Architecture, 2008. ISCA ’08"
    ],
    "date": [
      "2008-06"
    ],
    "pages": [
      "251–261,"
    ],
    "title": [
      "Mira: a multi-layered on-chip interconnect router architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ahmed",
        "given": "A."
      },
      {
        "family": "Abdallah",
        "given": "A."
      }
    ],
    "citation-number": [
      "58"
    ],
    "container-title": [
      "2012 IEEE 6th International Symposium on Embedded Multicore Socs (MCSoC"
    ],
    "date": [
      "2012-09"
    ],
    "note": [
      "3D NoC: a promising alternative for tomorrow’s nanosystem design 371"
    ],
    "pages": [
      "167–174,"
    ],
    "title": [
      "La-xyz: low latency, high throughput lookahead routing algorithm for 3D network-on-chip (3D-NoC) architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Park",
        "given": "D."
      },
      {
        "family": "Theocharides",
        "given": "T."
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Das",
        "given": "C."
      }
    ],
    "citation-number": [
      "59"
    ],
    "container-title": [
      "42nd Design Automation Conference, 2005. Proceedings"
    ],
    "date": [
      "2005-06"
    ],
    "pages": [
      "559–564,"
    ],
    "title": [
      "A low latency router supporting adaptivity for on-chip interconnects"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nicopoulos",
        "given": "C."
      },
      {
        "family": "Park",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "60"
    ],
    "container-title": [
      "39th Annual IEEE/ACM International Symposium on Microarchitecture"
    ],
    "date": [
      "2006",
      "2006-12"
    ],
    "pages": [
      "–39, 333–346,"
    ],
    "title": [
      "Vichar: a dynamic virtual channel regulator for network-on-chip routers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Su",
        "given": "W.-T."
      },
      {
        "family": "Shen",
        "given": "J.-S."
      },
      {
        "family": "Hsiung",
        "given": "P.-A."
      }
    ],
    "citation-number": [
      "61"
    ],
    "container-title": [
      "Design Automation Conference (ASP-DAC), 2011. 16th Asia and South Pacific"
    ],
    "date": [
      "2011-01"
    ],
    "pages": [
      "160–164,"
    ],
    "title": [
      "Network-on-chip router design with buffer-stealing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "A.R.M."
      }
    ],
    "citation-number": [
      "62"
    ],
    "date": [
      "2011"
    ],
    "title": [
      "AMBA advanced extensible interface (AXI) protocol specification, version 2.0"
    ],
    "type": null,
    "url": [
      "http:www.arm.com."
    ]
  },
  {
    "citation-number": [
      "63"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "OCP International Partnership, Open Core Protocol Specification. 2.0 Release Candidate"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Bjerregaard",
        "given": "T."
      },
      {
        "family": "Mahadevan",
        "given": "S."
      },
      {
        "family": "Olsen",
        "given": "R."
      },
      {
        "family": "Sparsoe",
        "given": "J."
      }
    ],
    "citation-number": [
      "64"
    ],
    "container-title": [
      "2005 International Symposium on System-on-Chip, 2005. Proceedings"
    ],
    "date": [
      "2005-11"
    ],
    "pages": [
      "171–174,"
    ],
    "title": [
      "An OCP compliant network adapter for GALS-based SoC design using the MANGO network-on-chip"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "65"
    ],
    "date": [
      "2002-07"
    ],
    "genre": [
      "Version 2.2,"
    ],
    "title": [
      "Philips Semiconductors, Device Transaction Level (DTL) Protocol Specification"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Bjerregaard",
        "given": "T."
      },
      {
        "family": "Mahadevan",
        "given": "S."
      }
    ],
    "citation-number": [
      "66"
    ],
    "container-title": [
      "ACM Computing Surveys (CSUR"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1,"
    ],
    "title": [
      "A survey of research and practices of network-on-chip"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Jang",
        "given": "W."
      },
      {
        "family": "Pan",
        "given": "D."
      }
    ],
    "citation-number": [
      "67"
    ],
    "container-title": [
      "46th ACM/IEEE Design Automation Conference, 2009. DAC ’09"
    ],
    "date": [
      "2009-07"
    ],
    "pages": [
      "800–805,"
    ],
    "title": [
      "An sdram-aware router for networks-on-chip"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Culler",
        "given": "D.E."
      },
      {
        "family": "Gupta",
        "given": "A."
      },
      {
        "family": "Singh",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "68"
    ],
    "date": [
      "1997"
    ],
    "edition": [
      "1st"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers Inc"
    ],
    "title": [
      "Parallel Computer Architecture: A Hardware/Software Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ebrahimi",
        "given": "M."
      },
      {
        "family": "Daneshtalab",
        "given": "M."
      },
      {
        "family": "Liljeberg",
        "given": "P."
      },
      {
        "family": "Plosila",
        "given": "J."
      },
      {
        "family": "Tenhunen",
        "given": "H."
      }
    ],
    "citation-number": [
      "69"
    ],
    "container-title": [
      "18th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP"
    ],
    "date": [
      "2010",
      "2010-02"
    ],
    "pages": [
      "546–550,"
    ],
    "title": [
      "A high-performance network interface architecture for NoCs using reorder buffer sharing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Das",
        "given": "S."
      },
      {
        "family": "Fan",
        "given": "A."
      },
      {
        "family": "Chen",
        "given": "K.-N."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "70"
    ],
    "container-title": [
      "Proceedings of the 2004 International Symposium on Physical Design, ser. ISPD ’04"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "New York, NY, USA"
    ],
    "pages": [
      "108–115,"
    ],
    "publisher": [
      "ACM"
    ],
    "title": [
      "Technology, performance, and computeraided design of three-dimensional integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "W."
      },
      {
        "family": "Wilson",
        "given": "J."
      },
      {
        "family": "Mick",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "71"
    ],
    "container-title": [
      "Design Test of Computers, IEEE"
    ],
    "date": [
      "2005-11"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "498–510,"
    ],
    "title": [
      "Demystifying 3D ICs: the pros and cons of going vertical"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "C."
      },
      {
        "family": "Ganusov",
        "given": "I."
      },
      {
        "family": "Burtscher",
        "given": "M."
      },
      {
        "family": "Tiwari",
        "given": "S."
      }
    ],
    "citation-number": [
      "72"
    ],
    "container-title": [
      "Design Test of Computers, IEEE"
    ],
    "date": [
      "2005-11"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "556–564,"
    ],
    "title": [
      "Bridging the processormemory performance gap with 3D IC technology"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Joyner",
        "given": "J."
      },
      {
        "family": "Zarkesh-Ha",
        "given": "P."
      },
      {
        "family": "Meindl",
        "given": "J."
      }
    ],
    "citation-number": [
      "73"
    ],
    "container-title": [
      "14th"
    ],
    "title": [
      "A stochastic global net-length distribution for a three-dimensional system-on-a-chip (3d-soc"
    ],
    "type": "chapter"
  },
  {
    "citation-number": [
      "372"
    ],
    "container-title": [
      "Nano-CMOS and post-CMOS electronics: circuits and design Annual IEEE International ASIC/SOC Conference, 2001. Proceedings"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "147–151,"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Madan",
        "given": "N."
      },
      {
        "family": "Balasubramonian",
        "given": "R."
      }
    ],
    "citation-number": [
      "74"
    ],
    "container-title": [
      "Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, ser. MICRO 40"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Washington, DC, USA"
    ],
    "pages": [
      "223–235,"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "Leveraging 3d technology for improved reliability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goplen",
        "given": "B."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "75"
    ],
    "container-title": [
      "International Conference on Computer Aided Design"
    ],
    "date": [
      "2003",
      "2003-11"
    ],
    "pages": [
      "–2003, 86–89,"
    ],
    "title": [
      "Efficient thermal placement of standard cells in 3D ICs using a force directed approach"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Zhang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "76"
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2005",
      "2005-11"
    ],
    "pages": [
      "–2005, 745–752,"
    ],
    "title": [
      "Thermal via planning for 3-D ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dang",
        "given": "B."
      },
      {
        "family": "Joseph",
        "given": "P."
      },
      {
        "family": "Bakir",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "77"
    ],
    "container-title": [
      "Proceedings of the IEEE 2005 International Interconnect Technology Conference"
    ],
    "date": [
      "2005",
      "2005-06"
    ],
    "pages": [
      "180–182,"
    ],
    "title": [
      "Wafer-level microfluidic cooling interconnects for gsi"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Catthoor",
        "given": "F."
      },
      {
        "family": "Verkest",
        "given": "D."
      },
      {
        "family": "Brockmeyer",
        "given": "E."
      }
    ],
    "citation-number": [
      "78"
    ],
    "container-title": [
      "Proceedings. 11th International Symposium on System Synthesis"
    ],
    "date": [
      "1998",
      "1998-12"
    ],
    "pages": [
      "89–95,"
    ],
    "title": [
      "Proposal for unified system design meta flow in task-level and instruction-level design technology research for multi-media applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Balakrishnan",
        "given": "M."
      },
      {
        "family": "Majumdar",
        "given": "A."
      },
      {
        "family": "Banerji",
        "given": "D."
      },
      {
        "family": "Linders",
        "given": "J."
      },
      {
        "family": "Majithia",
        "given": "J."
      }
    ],
    "citation-number": [
      "79"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1988-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "536–540,"
    ],
    "title": [
      "Allocation of multiport memories in data path synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "T."
      },
      {
        "family": "Liu",
        "given": "C."
      }
    ],
    "citation-number": [
      "80"
    ],
    "container-title": [
      "30th Conference on Design Automation"
    ],
    "date": [
      "1993",
      "1993-06"
    ],
    "pages": [
      "298–302,"
    ],
    "title": [
      "Utilization of multiport memories in data path synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Balasa",
        "given": "F."
      },
      {
        "family": "Catthoor",
        "given": "F."
      },
      {
        "family": "Man",
        "given": "H.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "81"
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "1994",
      "1994-11"
    ],
    "pages": [
      "31–34,"
    ],
    "title": [
      "Dataflow-driven memory allocation for multi-dimensional signal processing systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Terrill",
        "given": "R."
      },
      {
        "family": "Beene",
        "given": "G."
      }
    ],
    "citation-number": [
      "82"
    ],
    "container-title": [
      "Aerospace Applications Conference, 1996. Proceedings, 1996 IEEE"
    ],
    "date": [
      "1996-02"
    ],
    "pages": [
      "347–355,"
    ],
    "title": [
      "3d packaging technology overview and mass memory applications"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Monchiero",
        "given": "M."
      },
      {
        "family": "Palermo",
        "given": "G."
      },
      {
        "family": "Silvano",
        "given": "C."
      },
      {
        "family": "Villa",
        "given": "O."
      }
    ],
    "citation-number": [
      "83"
    ],
    "container-title": [
      "International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, 2006"
    ],
    "date": [
      "2006",
      "2006-07"
    ],
    "pages": [
      "144–151,"
    ],
    "publisher": [
      "IC-SAMOS"
    ],
    "title": [
      "Exploration of distributed shared memory architectures for NoC-based multiprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Weldezion",
        "given": "A."
      },
      {
        "family": "Lu",
        "given": "Z."
      },
      {
        "family": "Weerasekera",
        "given": "R."
      },
      {
        "family": "Tenhunen",
        "given": "H."
      }
    ],
    "citation-number": [
      "84"
    ],
    "container-title": [
      "IEEE International Conference on 3D System Integration"
    ],
    "date": [
      "2009",
      "2009",
      "2009-09"
    ],
    "pages": [
      "1–7,"
    ],
    "title": [
      "3-D memory organization and performance analysis for multi-processor network-on-chip architecture"
    ],
    "type": "paper-conference",
    "volume": [
      "3DIC"
    ]
  },
  {
    "author": [
      {
        "family": "Goplen",
        "given": "B."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "85"
    ],
    "container-title": [
      "International Conference on Computer Aided Design"
    ],
    "date": [
      "2003",
      "2003-11"
    ],
    "pages": [
      "–2003, 86–89,"
    ],
    "title": [
      "Efficient thermal placement of standard cells in 3D ICs using a force directed approach"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Wei",
        "given": "J."
      },
      {
        "family": "Zhang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "86"
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004. IEEE"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "306–313,"
    ],
    "title": [
      "A thermal-driven floorplanning algorithm for 3D ICs"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "3D"
    ],
    "title": [
      "NoC: a promising alternative for tomorrow’s nanosystem design 373"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Zhang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "87"
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2005",
      "2005-11"
    ],
    "pages": [
      "–2005, 745–752,"
    ],
    "title": [
      "Thermal via planning for 3-D ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dang",
        "given": "B."
      },
      {
        "family": "Joseph",
        "given": "P."
      },
      {
        "family": "Bakir",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "88"
    ],
    "container-title": [
      "Interconnect Technology Conference, 2005. Proceedings of the IEEE 2005 International"
    ],
    "date": [
      "2005-06"
    ],
    "pages": [
      "180–182,"
    ],
    "title": [
      "Wafer-level microfluidic cooling interconnects for GSI"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Das",
        "given": "S."
      }
    ],
    "citation-number": [
      "89"
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "publisher": [
      "Massachusetts Institute of Technology"
    ],
    "title": [
      "Design automation and analysis of three-dimensional integrated circuits"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Fang",
        "given": "A.W."
      },
      {
        "family": "Park",
        "given": "H."
      },
      {
        "family": "Cohen",
        "given": "O."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "90"
    ],
    "container-title": [
      "Optics Express"
    ],
    "date": [
      "2006-10"
    ],
    "issue": [
      "20"
    ],
    "pages": [
      "9203–9210,"
    ],
    "title": [
      "Electrically pumped hybrid algainassilicon evanescent laser"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Camacho-Aguilera",
        "given": "R.E."
      },
      {
        "family": "Cai",
        "given": "Y."
      },
      {
        "family": "Patel",
        "given": "N."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "91"
    ],
    "container-title": [
      "Optics Express"
    ],
    "date": [
      "2012"
    ],
    "pages": [
      "11 316–11 320,"
    ],
    "title": [
      "An electrically pumped germanium laser"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "L."
      },
      {
        "family": "Spuesens",
        "given": "T."
      },
      {
        "family": "Roelkens",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "92"
    ],
    "container-title": [
      "Photonics Technology Letters, IEEE"
    ],
    "date": [
      "2010-09"
    ],
    "issue": [
      "17"
    ],
    "pages": [
      "1270–1272,"
    ],
    "title": [
      "A thermally tunable III–V compound semiconductor microdisk laser integrated on silicon-on-insulator circuits"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "T."
      },
      {
        "family": "Liu",
        "given": "H."
      },
      {
        "family": "Lee",
        "given": "A."
      },
      {
        "family": "Pozzi",
        "given": "F."
      },
      {
        "family": "Seeds",
        "given": "A."
      }
    ],
    "citation-number": [
      "93"
    ],
    "container-title": [
      "Optics Express"
    ],
    "date": [
      "2011-06"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "11 381–11 386,"
    ],
    "title": [
      "1.3-μm InAs/GaAs quantum-dot lasers monolithically grown on Si substrates"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Moss",
        "given": "B."
      }
    ],
    "citation-number": [
      "94"
    ],
    "date": [
      "2009"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "publisher": [
      "Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science"
    ],
    "title": [
      "High-speed modulation of resonant cmos photonic modulators in deep-submicron bulk-CMOS"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Tong",
        "given": "L."
      },
      {
        "family": "Gattass",
        "given": "R.R."
      },
      {
        "family": "Ashcom",
        "given": "J.B."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "95"
    ],
    "container-title": [
      "Nature"
    ],
    "date": [
      "2003-12"
    ],
    "issue": [
      "0028-0836"
    ],
    "pages": [
      "816–819,"
    ],
    "title": [
      "Subwavelength-diameter silica wires for low-loss optical wave guiding"
    ],
    "type": "article-journal",
    "volume": [
      "426"
    ]
  },
  {
    "author": [
      {
        "family": "Pang",
        "given": "J."
      },
      {
        "family": "Dwyer",
        "given": "C."
      },
      {
        "family": "Lebeck",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "96"
    ],
    "container-title": [
      "Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems, ser. ASPLOS ’15"
    ],
    "date": [
      "2015"
    ],
    "pages": [
      "283–296,"
    ],
    "title": [
      "More is less, less is more: molecularscale photonic NoC power topologies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shacham",
        "given": "A."
      },
      {
        "family": "Lee",
        "given": "B."
      },
      {
        "family": "Biberman",
        "given": "A."
      },
      {
        "family": "Bergman",
        "given": "K."
      },
      {
        "family": "Carloni",
        "given": "L."
      }
    ],
    "citation-number": [
      "97"
    ],
    "container-title": [
      "15th Annual IEEE Symposium on High-Performance Interconnects, 2007"
    ],
    "date": [
      "2007",
      "2007-08"
    ],
    "pages": [
      "29–38,"
    ],
    "title": [
      "Photonic NoC for dma communications in chip multiprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Tan",
        "given": "X."
      },
      {
        "family": "Yang",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "98"
    ],
    "container-title": [
      "IEEE 9th International Conference on Group IV Photonics"
    ],
    "date": [
      "2012",
      "2012-08"
    ],
    "pages": [
      "282–284,"
    ],
    "title": [
      "Circuit-switched on-chip photonic interconnection network"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ye",
        "given": "Y."
      },
      {
        "family": "Xu",
        "given": "J."
      },
      {
        "family": "Wu",
        "given": "X."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "99"
    ],
    "container-title": [
      "ACM Journal on Emerging. Technologies in Computing"
    ],
    "date": [
      "2012-02"
    ],
    "issue": [
      "1"
    ],
    "note": [
      "Online]. Available:"
    ],
    "pages": [
      "1–5 26,"
    ],
    "title": [
      "A torus-based hierarchical optical-electronic network-on-chip for multiprocessor system-on-chip"
    ],
    "type": "article-journal",
    "url": [
      "http://doi.acm.org/10.1145/2093145.2093150"
    ],
    "volume": [
      "8",
      5
    ]
  },
  {
    "author": [
      {
        "family": "Koohi",
        "given": "S."
      },
      {
        "family": "Yin",
        "given": "Y."
      },
      {
        "family": "Hessabi",
        "given": "S."
      },
      {
        "family": "Yoo",
        "given": "S.J.B."
      }
    ],
    "citation-number": [
      "100"
    ],
    "container-title": [
      "ACM Trans. Embed. Comput. Syst"
    ],
    "date": [
      "2014-03"
    ],
    "issue": [
      "3s"
    ],
    "pages": [
      "1–101 30,"
    ],
    "title": [
      "Towards a scalable, low-power all-optical architecture for networks-on-chip"
    ],
    "type": "article-journal",
    "volume": [
      "13",
      101
    ]
  },
  {
    "citation-number": [
      "374"
    ],
    "title": [
      "Nano-CMOS and post-CMOS electronics: circuits and design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Bahmani",
        "given": "M."
      },
      {
        "family": "Reshadi",
        "given": "M."
      },
      {
        "family": "Khademzadeh",
        "given": "A."
      },
      {
        "family": "Reza",
        "given": "A."
      }
    ],
    "citation-number": [
      "101"
    ],
    "container-title": [
      "3rd International Design and Test Workshop"
    ],
    "date": [
      "2008",
      "2008"
    ],
    "pages": [
      "199–204,"
    ],
    "title": [
      "Corona: Ringbased interconnected topology for on-chip network"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Pan",
        "given": "Y."
      },
      {
        "family": "Kumar",
        "given": "P."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "102"
    ],
    "container-title": [
      "Proceedings of the 36th Annual International Symposium on Computer Architecture, 2009 (ISCA 2009), ser. ISCA ’09"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "429–440,"
    ],
    "title": [
      "Firefly: Illuminating future network-on-chip with nanophotonics"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Joshi",
        "given": "A."
      },
      {
        "family": "Batten",
        "given": "C."
      },
      {
        "family": "Kwon",
        "given": "Y.-J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "103"
    ],
    "container-title": [
      "3rd ACM/IEEE International Symposium on Networks-on-Chip"
    ],
    "date": [
      "2009",
      "2009-05"
    ],
    "pages": [
      "124–133,"
    ],
    "title": [
      "Silicon-photonic clos networks for global on-chip communication"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "C."
      },
      {
        "family": "Browning",
        "given": "M."
      },
      {
        "family": "Gratz",
        "given": "P."
      },
      {
        "family": "Palermo",
        "given": "S."
      }
    ],
    "citation-number": [
      "104"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2014-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "826–838,"
    ],
    "title": [
      "Luminoc: A power-efficient, high-performance, photonic network-on-chip"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Kurian",
        "given": "G."
      },
      {
        "family": "Miller",
        "given": "J.E."
      },
      {
        "family": "Psota",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "105"
    ],
    "container-title": [
      "Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques, 2010 (PACT 2010), ser. PACT ’10"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "477–488,"
    ],
    "title": [
      "Atac: a 1000-core cache-coherent processor with on-chip optical network"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Grani",
        "given": "P."
      },
      {
        "family": "Bartolini",
        "given": "S."
      }
    ],
    "citation-number": [
      "106"
    ],
    "container-title": [
      "ACM Journal on Emerging. Technologies in Computing"
    ],
    "date": [
      "2014-06"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "1–30 25,"
    ],
    "title": [
      "Design options for optical ring interconnect in future client devices"
    ],
    "type": "article-journal",
    "volume": [
      "10",
      30
    ]
  },
  {
    "author": [
      {
        "family": "Pasricha",
        "given": "S."
      },
      {
        "family": "Bahirat",
        "given": "S."
      }
    ],
    "citation-number": [
      "107"
    ],
    "container-title": [
      "16th Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2011",
      "2011-01"
    ],
    "pages": [
      "345–350,"
    ],
    "title": [
      "Opal: a multi-layer hybrid photonic NoC for 3D ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ciftcioglu",
        "given": "B."
      },
      {
        "family": "Gao",
        "given": "J."
      },
      {
        "family": "Berman",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "108"
    ],
    "container-title": [
      "2012 IEEE Optical Interconnects Conference"
    ],
    "date": [
      "2012",
      "2012"
    ],
    "pages": [
      "56–57,"
    ],
    "title": [
      "Recent progress on 3-d integrated intra-chip free-space optical interconnect"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Abousamra",
        "given": "A."
      },
      {
        "family": "Melhem",
        "given": "R."
      },
      {
        "family": "Jones",
        "given": "A."
      }
    ],
    "citation-number": [
      "109"
    ],
    "container-title": [
      "Fifth IEEE/ACM International Symposium on Networks on Chip"
    ],
    "date": [
      "2011",
      "2011-05"
    ],
    "pages": [
      "89–96,"
    ],
    "title": [
      "Two-hop free-space based optical interconnects for chip multiprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bahirat",
        "given": "S."
      },
      {
        "family": "Pasricha",
        "given": "S."
      }
    ],
    "citation-number": [
      "110"
    ],
    "container-title": [
      "13th International Symposium on Quality Electronic Design, 2012 (ISQED 2012"
    ],
    "date": [
      "2012-03"
    ],
    "pages": [
      "78–83,"
    ],
    "title": [
      "A particle swarm optimization approach for synthesizing application-specific hybrid photonic networks-on-chip"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Woo",
        "given": "S."
      },
      {
        "family": "Ohara",
        "given": "M."
      },
      {
        "family": "Torrie",
        "given": "E."
      },
      {
        "family": "Singh",
        "given": "J."
      },
      {
        "family": "Gupta",
        "given": "A."
      }
    ],
    "citation-number": [
      "111"
    ],
    "container-title": [
      "Proceedings of the 22nd Annual International Symposium on Computer Architecture, 1995 (ISCA ’95"
    ],
    "date": [
      "1995-06"
    ],
    "pages": [
      "24–36,"
    ],
    "title": [
      "The splash-2 programs: characterization and methodological considerations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nikdast",
        "given": "M."
      },
      {
        "family": "Xu",
        "given": "J."
      },
      {
        "family": "Wu",
        "given": "X."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "112"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2014-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "437–450,"
    ],
    "title": [
      "Systematic analysis of crosstalk noise in folded-torus-based optical networks-on-chip"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "J."
      },
      {
        "family": "Beu",
        "given": "J."
      },
      {
        "family": "Bheda",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "113"
    ],
    "container-title": [
      "2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Mar"
    ],
    "date": [
      "2014"
    ],
    "note": [
      "3D NoC: a promising alternative for tomorrow’s nanosystem design 375"
    ],
    "title": [
      "Manifold: a parallel simulation framework for multicore systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Miller",
        "given": "J."
      },
      {
        "family": "Kasture",
        "given": "H."
      },
      {
        "family": "Kurian",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "114"
    ],
    "container-title": [
      "IEEE 16th International Symposium on High Performance Computer Architecture"
    ],
    "date": [
      "2010",
      "2010-01"
    ],
    "pages": [
      "1–12,"
    ],
    "title": [
      "Graphite: a distributed parallel simulator for multicores"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Carloni",
        "given": "L."
      },
      {
        "family": "Pande",
        "given": "P."
      },
      {
        "family": "Xie",
        "particle": "andY."
      }
    ],
    "citation-number": [
      "115"
    ],
    "container-title": [
      "3rd ACM/IEEE International Symposium on Networks-on-Chip",
      "NoCS"
    ],
    "date": [
      "2009",
      "2009",
      "2009-05"
    ],
    "pages": [
      "93–102,"
    ],
    "title": [
      "Networks-on-chip in emerging interconnect paradigms: advantages and challenges"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Matsutani",
        "given": "H."
      },
      {
        "family": "Koibuchi",
        "given": "M."
      },
      {
        "family": "Fujiwara",
        "given": "I."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "116"
    ],
    "container-title": [
      "Design, Automation and Test in Europe Conference and Exhibition (DATE"
    ],
    "date": [
      "2014",
      "2014-03"
    ],
    "pages": [
      "1–6,"
    ],
    "title": [
      "Low-latency wireless 3d NoCs via randomized shortcut chips"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schroeder",
        "given": "M."
      },
      {
        "family": "Birrell",
        "given": "A."
      },
      {
        "family": "Burrows",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "117"
    ],
    "container-title": [
      "IEEE Journal on Selected Areas in Communications"
    ],
    "date": [
      "1991-10"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1318–1335,"
    ],
    "title": [
      "Autonet: a high-speed, selfconfiguring local area network using point-to-point links"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Ganguly",
        "given": "A."
      },
      {
        "family": "Chang",
        "given": "K."
      },
      {
        "family": "Deb",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "118"
    ],
    "container-title": [
      "Computers, IEEE Transactions on"
    ],
    "date": [
      "2011-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1485–1502,"
    ],
    "title": [
      "Scalable hybrid wireless network-onchip architectures for multicore systems"
    ],
    "type": "article-journal",
    "volume": [
      "60"
    ]
  },
  {
    "author": [
      {
        "family": "Hollis",
        "given": "S."
      },
      {
        "family": "Jackson",
        "given": "C."
      },
      {
        "family": "Bogdan",
        "given": "P."
      },
      {
        "family": "Marculescu",
        "given": "R."
      }
    ],
    "citation-number": [
      "119"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2014-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "570–582,"
    ],
    "title": [
      "Exploiting emergence in on-chip interconnects"
    ],
    "type": "article-journal",
    "volume": [
      "63"
    ]
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "W."
      },
      {
        "family": "Wilson",
        "given": "J."
      },
      {
        "family": "Mick",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "120"
    ],
    "container-title": [
      "Design Test of Computers, IEEE"
    ],
    "date": [
      "2005-11"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "498–510,"
    ],
    "title": [
      "Demystifying 3D ICs: the pros and cons of going vertical"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Saito",
        "given": "S."
      },
      {
        "family": "Kohama",
        "given": "Y."
      },
      {
        "family": "Sugimori",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "121"
    ],
    "container-title": [
      "International Conference on Field Programmable Logic and Applications, 2009. FPL 2009"
    ],
    "date": [
      "2009-08"
    ],
    "pages": [
      "6–11,"
    ],
    "title": [
      "Muccra-cube: A 3d dynamically reconfigurable processor with inductive-coupling link"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Matsutani",
        "given": "H."
      },
      {
        "family": "Take",
        "given": "Y."
      },
      {
        "family": "Sasaki",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "122"
    ],
    "container-title": [
      "2011 Fifth IEEE/ACM International Symposium on Networks on Chip (NoCS"
    ],
    "date": [
      "2011-05"
    ],
    "pages": [
      "49–56,"
    ],
    "title": [
      "A vertical bubble flow network using inductive-coupling for 3-d cmps"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Matsutani",
        "given": "H."
      },
      {
        "family": "Bogdan",
        "given": "P."
      },
      {
        "family": "Marculescu",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "123"
    ],
    "container-title": [
      "Design Automation Conference (ASP-DAC), 2013 18th Asia and South Pacific"
    ],
    "date": [
      "2013-01"
    ],
    "pages": [
      "23–28,"
    ],
    "title": [
      "A case for wireless 3D NoCs for CMPs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "Z."
      },
      {
        "family": "Yin",
        "given": "S."
      },
      {
        "family": "Liu",
        "given": "L."
      },
      {
        "family": "Wei",
        "given": "S."
      }
    ],
    "citation-number": [
      "124"
    ],
    "container-title": [
      "2013 IEEE International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2013-05"
    ],
    "pages": [
      "550–553,"
    ],
    "title": [
      "An inductive-coupling interconnected application-specific 3d NoC design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fazzi",
        "given": "A."
      },
      {
        "family": "Magagni",
        "given": "L."
      },
      {
        "family": "Mirandola",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "125"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2007-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "2270–2282,"
    ],
    "title": [
      "3-d capacitive interconnections for wafer-level and die-level assembly"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Miura",
        "given": "N."
      },
      {
        "family": "Inoue",
        "given": "M."
      },
      {
        "family": "Niitsu",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "126"
    ],
    "container-title": [
      "Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers"
    ],
    "date": [
      "2006-02"
    ],
    "pages": [
      "1676–1685,"
    ],
    "publisher": [
      "IEEE International"
    ],
    "title": [
      "A 1tb/s 3w inductive-coupling transceiver for inter-chip clock and data link"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "More",
        "given": "A."
      },
      {
        "family": "Taskin",
        "given": "B."
      }
    ],
    "citation-number": [
      "127"
    ],
    "container-title": [
      "SOC Conference (SOCC), 2010 IEEE International"
    ],
    "date": [
      "2010-09"
    ],
    "pages": [
      "447–452,"
    ],
    "title": [
      "Simulation based study of on-chip antennas for a reconfigurable hybrid 3d wireless NoC"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "376"
    ],
    "title": [
      "Nano-CMOS and post-CMOS electronics: circuits and design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "More",
        "given": "A."
      },
      {
        "family": "Taskin",
        "given": "B."
      }
    ],
    "citation-number": [
      "128"
    ],
    "container-title": [
      "SOC Conference (SOCC), 2010 IEEE International. IEEE"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "447–452,"
    ],
    "title": [
      "Simulation based study of on-chip antennas for a reconfigurable hybrid 3d wireless NoC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "S.-B."
      },
      {
        "family": "Tam",
        "given": "S.-W."
      },
      {
        "family": "Pefkianakis",
        "given": "I."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "129"
    ],
    "container-title": [
      "Proceedings of the 15th annual international conference on Mobile computing and networking. ACM"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "217–228,"
    ],
    "title": [
      "A scalable micro wireless interconnect structure for cmps"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kikkawa",
        "given": "T."
      },
      {
        "family": "Kimoto",
        "given": "K."
      },
      {
        "family": "Watanabe",
        "given": "S."
      }
    ],
    "citation-number": [
      "130"
    ],
    "container-title": [
      "Electron Device Letters, IEEE"
    ],
    "date": [
      "2005-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "767–769,"
    ],
    "title": [
      "Ultrawideband characteristics of fractal dipole antennas integrated on Si for ULSI wireless interconnects"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "given": "I.E.E.E."
      }
    ],
    "citation-number": [
      "131"
    ],
    "container-title": [
      "IEEE STD 1800-2009"
    ],
    "date": [
      "2009-12"
    ],
    "pages": [
      "1–1285,"
    ],
    "title": [
      "Ieee standard for systemverilog – unified hardware design, specification, and verification language"
    ],
    "type": "chapter"
  },
  {
    "citation-number": [
      "132"
    ],
    "genre": [
      "[Online]."
    ],
    "note": [
      "Available:"
    ],
    "title": [
      "Systemc website"
    ],
    "type": null,
    "url": [
      "www.accellera.org"
    ]
  },
  {
    "citation-number": [
      "133"
    ],
    "genre": [
      "[Online]."
    ],
    "note": [
      "Available:"
    ],
    "title": [
      "Omnet++ website"
    ],
    "type": null,
    "url": [
      "www.omnetpp.org"
    ]
  },
  {
    "citation-number": [
      "134"
    ],
    "genre": [
      "[Online]."
    ],
    "note": [
      "Available: www.synopsys.com/ Prototyping/ArchitectureDesign/Pages/platform-architect.aspx"
    ],
    "title": [
      "Synopsys platform architect"
    ],
    "type": null
  },
  {
    "citation-number": [
      "135"
    ],
    "genre": [
      "[Online]."
    ],
    "note": [
      "Available:"
    ],
    "title": [
      "Design player website"
    ],
    "type": null,
    "url": [
      "www.edautils.com/index.html"
    ]
  },
  {
    "author": [
      {
        "family": "Dally",
        "given": "W."
      },
      {
        "family": "Towles",
        "given": "B."
      }
    ],
    "citation-number": [
      "136"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers Inc"
    ],
    "title": [
      "Principles and Practices of Interconnection Networks"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Boudec",
        "given": "J.-Y.L."
      },
      {
        "family": "Thiran",
        "given": "P."
      }
    ],
    "citation-number": [
      "137"
    ],
    "collection-title": [
      "ser. Lecture Notes in Computer Science"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Berlin Heidelberg"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "Network Calculus: A Theory of Deterministic Queuing Systems for the Internet"
    ],
    "type": "book",
    "volume": [
      "2050"
    ]
  },
  {
    "author": [
      {
        "family": "Fischer",
        "given": "W."
      },
      {
        "family": "Meier-Hellstern",
        "given": "K."
      }
    ],
    "citation-number": [
      "138"
    ],
    "container-title": [
      "Performance Evaluation"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "2"
    ],
    "note": [
      "Online]. Available:"
    ],
    "pages": [
      "149–171,"
    ],
    "title": [
      "The Markov-modulated poisson process (mmpp) cookbook"
    ],
    "type": "article-journal",
    "url": [
      "www.sciencedirect.com/science/ article/pii/016653169390035S"
    ],
    "volume": [
      "18"
    ]
  },
  {
    "citation-number": [
      "139"
    ],
    "genre": [
      "[Online]."
    ],
    "note": [
      "Available:"
    ],
    "title": [
      "Orion 3 website"
    ],
    "type": null,
    "url": [
      "www.vlsicad.ucsd.edu/ORION3/ index.html"
    ]
  },
  {
    "author": [
      {
        "family": "Sun",
        "given": "C."
      },
      {
        "family": "Chen",
        "given": "C.-H."
      },
      {
        "family": "Kurian",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "140"
    ],
    "container-title": [
      "Sixth IEEE/ACM International Symposium on Networks on Chip"
    ],
    "date": [
      "2012",
      "2012-05"
    ],
    "pages": [
      "201–210,"
    ],
    "title": [
      "Dsent – a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "141"
    ],
    "genre": [
      "[Online]."
    ],
    "note": [
      "Available:"
    ],
    "title": [
      "gem5 website"
    ],
    "type": null,
    "url": [
      "www.gem5.org"
    ]
  },
  {
    "citation-number": [
      "142"
    ],
    "genre": [
      "[Online]."
    ],
    "note": [
      "Available: www.windriver.com/ products/simics"
    ],
    "title": [
      "windriver simics website"
    ],
    "type": null
  },
  {
    "citation-number": [
      "143"
    ],
    "genre": [
      "[Online]."
    ],
    "note": [
      "Available:"
    ],
    "title": [
      "Sniper simulator website"
    ],
    "type": null,
    "url": [
      "www.snipersim.org"
    ]
  },
  {
    "citation-number": [
      "144"
    ],
    "genre": [
      "[Online]."
    ],
    "note": [
      "Available: www.simple scalar.com"
    ],
    "title": [
      "simplescalar simulator website"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Aisopos",
        "given": "K."
      },
      {
        "family": "Chen",
        "given": "C.-H.O."
      },
      {
        "family": "Peh",
        "given": "L.-S."
      }
    ],
    "citation-number": [
      "145"
    ],
    "container-title": [
      "Proceedings of the 48th Design Automation Conference, ser. DAC 2011"
    ],
    "date": [
      "2011"
    ],
    "note": [
      "Online]. Available:"
    ],
    "title": [
      "Enabling system-level modeling of variation-induced faults in networks-on-chip"
    ],
    "type": "paper-conference",
    "url": [
      "www.princeton.edu/∼carch/kaisopos/FaultModel"
    ]
  },
  {
    "citation-number": [
      "146"
    ],
    "genre": [
      "[Online]."
    ],
    "note": [
      "Available:"
    ],
    "title": [
      "hotspot website"
    ],
    "type": null,
    "url": [
      "www.lava.cs.virginia.edu/HotSpot"
    ]
  },
  {
    "citation-number": [
      "147"
    ],
    "genre": [
      "[Online]."
    ],
    "note": [
      "Available: www.esl.epfl.ch/3D-ICE 3D NoC: a promising alternative for tomorrow’s nanosystem design 377"
    ],
    "title": [
      "3d-ice tools"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Pande",
        "given": "P."
      },
      {
        "family": "Zhu",
        "given": "H."
      },
      {
        "family": "Ganguly",
        "given": "A."
      },
      {
        "family": "Grecu",
        "given": "C."
      }
    ],
    "citation-number": [
      "148"
    ],
    "container-title": [
      "9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools, 2006. DSD 2006"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "689–695,"
    ],
    "title": [
      "Energy reduction through crosstalk avoidance coding in NoC paradigm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "S."
      },
      {
        "family": "Costello",
        "given": "D."
      }
    ],
    "citation-number": [
      "149"
    ],
    "collection-title": [
      "ser. Prentice-Hall computer applications in electrical engineering series"
    ],
    "date": [
      "1983"
    ],
    "location": [
      "India"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Error Control Coding: Fundamentals and Applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Dally",
        "given": "W."
      }
    ],
    "citation-number": [
      "150"
    ],
    "container-title": [
      "IEEE Transactions on Parallel and Distributed Systems"
    ],
    "date": [
      "1992-03"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "194–205,"
    ],
    "title": [
      "Virtual-channel flow control"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Tamir",
        "given": "Y."
      },
      {
        "family": "Frazier",
        "given": "G.L."
      }
    ],
    "citation-number": [
      "151"
    ],
    "container-title": [
      "Proceedings of the 15th Annual International Symposium on Computer Architecture, ser. ISCA ’88"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Los Alamitos, CA, USA"
    ],
    "note": [
      "Online]. Available:"
    ],
    "pages": [
      "343–354,"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "High-performance multi-queue buffers for vlsi communications switches"
    ],
    "type": "paper-conference",
    "url": [
      "http://dl.acm.org/citation.cfm?id=52400.52439"
    ]
  },
  {
    "author": [
      {
        "family": "Lehtonen",
        "given": "T."
      },
      {
        "family": "Liljeberg",
        "given": "P."
      },
      {
        "family": "Plosila",
        "given": "J."
      }
    ],
    "citation-number": [
      "152"
    ],
    "container-title": [
      "VLSI Design"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "Online reconfigurable self-timed links for fault tolerant NoC"
    ],
    "type": "article-journal",
    "volume": [
      "2007"
    ]
  },
  {
    "author": [
      {
        "family": "Zimmer",
        "given": "H."
      },
      {
        "family": "Jantsch",
        "given": "A."
      }
    ],
    "citation-number": [
      "153"
    ],
    "container-title": [
      "Hardware/Software Codesign and System Synthesis, 2003. First IEEE/ACM/IFIP International Conference on"
    ],
    "date": [
      "2003-10"
    ],
    "pages": [
      "188–193,"
    ],
    "title": [
      "A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rossi",
        "given": "D."
      },
      {
        "family": "Angelini",
        "given": "P."
      },
      {
        "family": "Metra",
        "given": "C."
      }
    ],
    "citation-number": [
      "154"
    ],
    "container-title": [
      "On-Line Testing Symposium, 2007. IOLTS 07. 13th IEEE International"
    ],
    "date": [
      "2007-07"
    ],
    "pages": [
      "43–48,"
    ],
    "title": [
      "Configurable error control scheme for NoC signal integrity"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Notomi",
        "given": "M."
      },
      {
        "family": "Shinya",
        "given": "A."
      },
      {
        "family": "Nozaki",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "155"
    ],
    "container-title": [
      "Circuits, Devices Systems, IET"
    ],
    "date": [
      "2011-03"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "84–93,"
    ],
    "title": [
      "Low-power nanophotonic devices based on photonic crystals towards dense photonic network on chip"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Miko",
        "given": "I."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Nature Education"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Gregor mendel and the principles of inheritance”"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Dahm",
        "given": "R."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Human Genetics"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "565–581"
    ],
    "title": [
      "Discovering DNA: Friedrich Miescher and the early years of nucleic acid research”"
    ],
    "type": "article-journal",
    "volume": [
      "122"
    ]
  },
  {
    "author": [
      {
        "family": "Harwood",
        "given": "J."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Comptes Rendus de l’Académie des Sciences-Series III-Sciences de la Vie"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1061–1067"
    ],
    "title": [
      "The rediscovery of Mendelism in agricultural context: Erich von Tschermak as plant-breeder”"
    ],
    "type": "article-journal",
    "volume": [
      "323"
    ]
  },
  {
    "citation-number": [
      "406"
    ],
    "title": [
      "Nano-CMOS and post-CMOS electronics: circuits and design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Lenay",
        "given": "Charles"
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Comptes Rendus de l’Académie des Sciences-Series III-Sciences de la Vie"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1053–1060"
    ],
    "title": [
      "Hugo de Vries: from the theory of intracellular pangenesis to the rediscovery of mendel”"
    ],
    "type": "article-journal",
    "volume": [
      "323"
    ]
  },
  {
    "author": [
      {
        "family": "Tschermak-Seysenegg",
        "given": "E.",
        "particle": "von"
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Journal of Heredity"
    ],
    "date": [
      "1951"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "163–171"
    ],
    "title": [
      "The rediscovery of Gregor Mendel’s work: an historical retrospect”"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "McCarty",
        "given": "M."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "1986"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "W.W. Norton & Company"
    ],
    "title": [
      "The Transforming Principle: Discovering that Genes Are Made of DNA”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Avery",
        "given": "O.T."
      },
      {
        "family": "MacLeod",
        "given": "C.M."
      },
      {
        "family": "McCarty",
        "given": "M."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "The Journal of Experimental Medicine"
    ],
    "date": [
      "1944"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "137–158"
    ],
    "title": [
      "Studies on the chemical nature of the substance inducing transformation of pneumococcal types induction of transformation by a desoxyribonucleic acid fraction isolated from pneumococcus type iii”"
    ],
    "type": "article-journal",
    "volume": [
      "79"
    ]
  },
  {
    "author": [
      {
        "family": "O’Connor",
        "given": "C."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Nature Education"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Isolating hereditary material: Frederick Griffith, Oswald Avery, Alfred Hershey, and Martha Chase”"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Serafini",
        "given": "A."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "The Epic History of Biology"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Berlin"
    ],
    "pages": [
      "269–289"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Biology in the twentieth century”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Watson",
        "given": "J.D."
      },
      {
        "family": "Crick",
        "given": "F.H.C."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Cold Spring Harbor Symposia on Quantitative Biology"
    ],
    "date": [
      "1953"
    ],
    "location": [
      "Cold Spring Harbor, NY"
    ],
    "pages": [
      "123–131"
    ],
    "publisher": [
      "Cold Spring Harbor Laboratory Press"
    ],
    "title": [
      "The structure of DNA”"
    ],
    "type": "chapter",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Watson",
        "given": "J.D."
      },
      {
        "family": "Crick",
        "given": "F.H.C."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Nature"
    ],
    "date": [
      "1953"
    ],
    "issue": [
      "4356"
    ],
    "pages": [
      "737–738"
    ],
    "title": [
      "Molecular structure of nucleic acids”"
    ],
    "type": "article-journal",
    "volume": [
      "171"
    ]
  },
  {
    "author": [
      {
        "family": "Goldman",
        "given": "N."
      },
      {
        "family": "Bertone",
        "given": "P."
      },
      {
        "family": "Chen",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Nature"
    ],
    "date": [
      "2013-02"
    ],
    "pages": [
      "77–80"
    ],
    "title": [
      "Towards practical, high-capacity, low-maintenance information storage in synthesized DNA”"
    ],
    "type": "article-journal",
    "volume": [
      "494"
    ]
  },
  {
    "citation-number": [
      "13"
    ],
    "note": [
      "Accessed: 2015-11-02."
    ],
    "title": [
      "DNA data storage lasts thousands of years"
    ],
    "type": null,
    "url": [
      "http://news.discovery.com/tech/bio"
    ]
  },
  {
    "author": [
      {
        "family": "Church",
        "given": "G.M."
      },
      {
        "family": "Gao",
        "given": "Y."
      },
      {
        "family": "Kosuri",
        "given": "S."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "6102"
    ],
    "title": [
      "Next-generation digital information storage in DNA”"
    ],
    "type": "article-journal",
    "volume": [
      "337"
    ]
  },
  {
    "author": [
      {
        "family": "Grass",
        "given": "R.N."
      },
      {
        "family": "Heckel",
        "given": "R."
      },
      {
        "family": "Puddu",
        "given": "M."
      },
      {
        "family": "Paunescu",
        "given": "D."
      },
      {
        "family": "Stark",
        "given": "W.J."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Angewandte Chemie International Edition"
    ],
    "date": [
      "2015"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "2552–2555"
    ],
    "title": [
      "Robust chemical preservation of digital information on DNA in silica with error-correcting codes”"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Luque",
        "given": "G."
      },
      {
        "family": "Alba",
        "given": "E."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "International Journal of Computational Intelligence Research"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "98–108"
    ],
    "title": [
      "Metaheuristics for the DNA fragment assembly problem”"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "Y."
      },
      {
        "family": "Fu",
        "given": "B."
      },
      {
        "family": "Zhang",
        "given": "X."
      }
    ],
    "citation-number": [
      "17"
    ],
    "collection-title": [
      "Jeju Island, Korea"
    ],
    "container-title": [
      "2012 Eighth International Conference on Information Science and Digital Content Technology (ICIDT"
    ],
    "date": [
      "2012-06"
    ],
    "pages": [
      "179–182,"
    ],
    "title": [
      "DNA cryptography based on DNA fragment assembly”"
    ],
    "type": "paper-conference",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Leier",
        "given": "A."
      },
      {
        "family": "Richter",
        "given": "C."
      },
      {
        "family": "Banzhaf",
        "given": "W."
      },
      {
        "family": "Rauhe",
        "given": "H."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Biosystems"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "13–22"
    ],
    "title": [
      "Cryptography with DNA binary strands”"
    ],
    "type": "article-journal",
    "volume": [
      "57"
    ]
  },
  {
    "author": [
      {
        "family": "Cui",
        "given": "G."
      },
      {
        "family": "Li",
        "given": "C."
      },
      {
        "family": "Li",
        "given": "H."
      },
      {
        "family": "Li",
        "given": "X."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Fifth International Conference on Natural Computation"
    ],
    "date": [
      "2009",
      "2009-08"
    ],
    "pages": [
      "148–152,"
    ],
    "title": [
      "DNA computing and its application to information security field”"
    ],
    "type": "paper-conference",
    "volume": [
      "ICNC’09), volume 6"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "J."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Proceedings of the 2003 International Symposium on Circuits and Systems"
    ],
    "date": [
      "2003",
      "2003-05"
    ],
    "issue": [
      "CAS’03), volume 3"
    ],
    "location": [
      "Bangkok, Thailand"
    ],
    "pages": [
      "–822– –825,"
    ],
    "title": [
      "A DNA-based, biomolecular cryptography design”",
      "A new paradigm towards performance centric computation beyond CMOS 407"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Tanaka",
        "given": "K."
      },
      {
        "family": "Okamoto",
        "given": "A."
      },
      {
        "family": "Saito",
        "given": "Isao"
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Biosystems"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "25–29"
    ],
    "title": [
      "Public-key system using DNA as a one-way function for key distribution”"
    ],
    "type": "article-journal",
    "volume": [
      "81"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "X."
      },
      {
        "family": "Zhang",
        "given": "Q."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Fourth International Conference on Bio-Inspired Computing, 2009 (BIC-TA’09"
    ],
    "date": [
      "2009-10"
    ],
    "location": [
      "Beijing, China"
    ],
    "pages": [
      "1–3,"
    ],
    "title": [
      "DNA computing-based cryptography”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Borda",
        "given": "M."
      },
      {
        "family": "Tornea",
        "given": "O."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "2010 Eighth International Conference on Communications (COMM"
    ],
    "date": [
      "2010-06"
    ],
    "location": [
      "Bucharest, Romania"
    ],
    "pages": [
      "451–456,"
    ],
    "title": [
      "DNA secret writing techniques”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "L."
      },
      {
        "family": "Zhang",
        "given": "Q."
      },
      {
        "family": "Wei",
        "given": "X."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Computers & Electrical Engineering"
    ],
    "date": [
      "2012-09"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1240–1248"
    ],
    "title": [
      "A RGB image encryption algorithm based on DNA encoding and chaos map”"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Jangid",
        "given": "R.K."
      },
      {
        "family": "Mohmmad",
        "given": "N."
      },
      {
        "family": "Didel",
        "given": "A."
      },
      {
        "family": "Taterh",
        "given": "S."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "2014 International Conference on Communications and Signal Processing (ICCSP), Tamilnadu, India"
    ],
    "date": [
      "2014-04"
    ],
    "pages": [
      "934–938,"
    ],
    "title": [
      "Hybrid approach of image encryption using DNA cryptography and TF Hill Cipher algorithm”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Adleman",
        "given": "L.M."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1994-11"
    ],
    "pages": [
      "1021–1024"
    ],
    "title": [
      "Molecular computation of solutions to combinatorial problems”"
    ],
    "type": "article-journal",
    "volume": [
      "266"
    ]
  },
  {
    "author": [
      {
        "family": "Lipton",
        "given": "R.J."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1995-04"
    ],
    "pages": [
      "542–545,"
    ],
    "title": [
      "DNA solution of hard computational problems”"
    ],
    "type": "article-journal",
    "volume": [
      "268"
    ]
  },
  {
    "author": [
      {
        "family": "Boneh",
        "given": "D."
      },
      {
        "family": "Dunworth",
        "given": "C."
      },
      {
        "family": "Lipton",
        "given": "R.J."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "DIMACS Workshop on DNA Computing"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Princeton, NJ, USA"
    ],
    "title": [
      "Breaking DES using a molecular computer”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Ouyang",
        "given": "Q."
      },
      {
        "family": "Kaplan",
        "given": "P.D."
      },
      {
        "family": "Liu",
        "given": "S."
      },
      {
        "family": "Libchaber",
        "given": "A."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1997-10"
    ],
    "pages": [
      "446–449"
    ],
    "title": [
      "DNA solution of the maximal clique problem”"
    ],
    "type": "article-journal",
    "volume": [
      "278"
    ]
  },
  {
    "author": [
      {
        "family": "Braich",
        "given": "R.S."
      },
      {
        "family": "Chelyapov",
        "given": "N."
      },
      {
        "family": "Johnson",
        "given": "C."
      },
      {
        "family": "Rothemund",
        "given": "P.W.K."
      },
      {
        "family": "Adleman",
        "given": "L.M."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "2002-04"
    ],
    "pages": [
      "499–503"
    ],
    "title": [
      "Solution of a 20-variable 3-SAT problem on a DNA computer”"
    ],
    "type": "article-journal",
    "volume": [
      "296"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "Y."
      },
      {
        "family": "Xu",
        "given": "J."
      },
      {
        "family": "Pan",
        "given": "L."
      },
      {
        "family": "Wang",
        "given": "S."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Journal of Chemical Information and Computer Sciences"
    ],
    "date": [
      "2002-05"
    ],
    "pages": [
      "524–528"
    ],
    "title": [
      "DNA solution of a graph coloring problem”"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Sanches",
        "given": "C.A.A."
      },
      {
        "family": "Soma",
        "given": "N.Y."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "Applied Mathematics and Computation"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "2055–2062"
    ],
    "title": [
      "A polynomial-time DNA computing solution for the bin-packing problem”"
    ],
    "type": "article-journal",
    "volume": [
      "215"
    ]
  },
  {
    "citation-number": [
      "33"
    ],
    "date": [
      "com/news/2003/02/0224_030224_DNAcomputer.html"
    ],
    "note": [
      "Accessed: 2014-11-05."
    ],
    "title": [
      "Computer made from DNA and enzymes"
    ],
    "type": null,
    "url": [
      "http://news.nationalgeographic."
    ]
  },
  {
    "author": [
      {
        "family": "Benenson",
        "given": "Y."
      },
      {
        "family": "Gil",
        "given": "B."
      },
      {
        "family": "Ben-Dor",
        "given": "U."
      },
      {
        "family": "Adar",
        "given": "R."
      },
      {
        "family": "Shapiro",
        "given": "E."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Nature"
    ],
    "date": [
      "2004-05"
    ],
    "pages": [
      "423–429"
    ],
    "title": [
      "An autonomous molecular computer for logical control of gene expression”"
    ],
    "type": "article-journal",
    "volume": [
      "429"
    ]
  },
  {
    "citation-number": [
      "35"
    ],
    "date": [
      "2013-03"
    ],
    "title": [
      "Stanford creates biological transistors, the final step towards computers inside living cells"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Livshits",
        "given": "G.I."
      },
      {
        "family": "Stern",
        "given": "A."
      },
      {
        "family": "Rotem",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "Nature Nanotechnology, advance online publication"
    ],
    "date": [
      "2014-10"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1040–1046,"
    ],
    "title": [
      "Long-range charge transport in single G-quadruplex DNA molecules”"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "citation-number": [
      "37"
    ],
    "date": [
      "2014-10"
    ],
    "title": [
      "Israeli scientists achieve breakthrough in DNA computing"
    ],
    "type": null
  },
  {
    "citation-number": [
      "408"
    ],
    "title": [
      "Nano-CMOS and post-CMOS electronics: circuits and design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Guernieri",
        "given": "F."
      },
      {
        "family": "Fliss",
        "given": "M."
      },
      {
        "family": "Bancroft",
        "given": "C."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "220–223"
    ],
    "title": [
      "Making DNA add”"
    ],
    "type": "article-journal",
    "volume": [
      "273"
    ]
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "V."
      },
      {
        "family": "Parthasarathy",
        "given": "S."
      },
      {
        "family": "Zaki",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "Third DIMACS Workshop on DNA Computing"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Philadelphia, PA"
    ],
    "title": [
      "Arithmetic and logic operations with DNA”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Santis",
        "given": "F.",
        "particle": "de"
      },
      {
        "family": "Iaccarino",
        "given": "G."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "WSEAS Transactions on Biology and Biomedicine"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "436–440"
    ],
    "title": [
      "A DNA arithmetic logic unit”"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Ogihara",
        "given": "M."
      },
      {
        "family": "Ray",
        "given": "A."
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "Proceedings of the First Annual International Conference on Computational Molecular Biology (RECOMB’97"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Santa Fe, NM, USA"
    ],
    "pages": [
      "226–231,"
    ],
    "title": [
      "Simulating Boolean circuits on a DNA computer”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Amos",
        "given": "M."
      },
      {
        "family": "Dunne",
        "given": "P.E."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "Proceedings of Third Annual Genetic Programming Conference"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Stanford, California, USA"
    ],
    "title": [
      "DNA simulation of Boolean circuits”. Technical report"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Barua",
        "given": "R."
      },
      {
        "family": "Misra",
        "given": "J."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "Revised Papers from the Eighth International Workshop on DNA"
    ],
    "date": [
      "DNA8",
      "2002"
    ],
    "location": [
      "Based Computers",
      "Sapporo, Japan"
    ],
    "pages": [
      "124–132,"
    ],
    "publisher": [
      "DNA Computing"
    ],
    "title": [
      "Binary arithmetic for DNA computers”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Qiu",
        "given": "Z.F."
      },
      {
        "family": "Lu",
        "given": "M."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "Proceedings of the Second IASTED International Conference on Parallel and Distributed Computing and Networks"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Brisbane, Australia"
    ],
    "pages": [
      "481–486,"
    ],
    "title": [
      "Arithmetic and logic operations for DNA computers”",
      "Index"
    ],
    "type": "paper-conference"
  },
  {
    "title": [
      "asymmetrical SRAM cell framework 241 (SRAM-Asym) 119–21, 124–5, Bacterial Foraging Optimization 128–37 Algorithm (BFOA) 241 automated design methods 220 BFOA-exploration process 243–4, AutoPilot 259 248–52 auto-regressive filter (ARF) 293, encoding/initialization of datapath 410 Nano-CMOS and post-CMOS electronics: circuits and design"
    ],
    "type": null
  },
  {
    "note": [
      "number of tiers 314–15 selected power, energy, or leakage number of turns 313–14 aware HLS methods 229–32 substrate conductivity 310–11 scheduling algorithms 222, 225–8 substrate height 309–10 constructive/iterative 227–8 TSV diameter 311 transformational 226–7 guanine 380 for secure information processing"
    ],
    "pages": [
      "316 233–9"
    ],
    "title": [
      "resonant clocking implementation design process 222–4 323–6 future directions of 260–1 micro-channel shielding 326–34 need for 224–5 parameters 307–9 power, energy, or leakage aware HLS design parameters 313 for nanoscale ICs 229 impact of process parameters 309 design space exploration liner thickness 312 approaches during HLS 239–40 loop pitch 315–16 effects of loop manipulation on metal height 312–13 power and delay of design metal width"
    ],
    "type": null
  }
]
