// Seed: 3168578296
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  input id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_3.id_4 = 1;
  reg id_6, id_7, id_8;
  always id_7 <= 1;
  logic id_9;
  assign id_7 = 1'd0 << id_4;
  assign id_6 = 1;
  assign id_2 = id_8;
  initial SystemTFIdentifier(id_8, id_3, 1, 1'b0, 1'b0 - id_2 & 1);
  always id_6 <= 1;
  type_12(
      1, id_3
  );
  assign id_7 = id_4;
endmodule
