$date
	Fri Apr 07 14:51:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 8 ! DATA [7:0] $end
$var reg 1 " CLK $end
$var reg 1 # ENABLE1 $end
$var reg 1 $ ENABLE2 $end
$var reg 1 % READ1 $end
$var reg 1 & READ2 $end
$var reg 1 ' RESET_B $end
$scope module cnt1 $end
$var wire 1 " clk $end
$var wire 8 ( data [7:0] $end
$var wire 1 # enable $end
$var wire 1 % read $end
$var wire 1 ' reset_b $end
$var reg 8 ) count [7:0] $end
$upscope $end
$scope module cnt2 $end
$var wire 1 " clk $end
$var wire 8 * data [7:0] $end
$var wire 1 $ enable $end
$var wire 1 & read $end
$var wire 1 ' reset_b $end
$var reg 8 + count [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
bz *
b0 )
bz (
0'
0&
0%
0$
0#
0"
bz !
$end
#50000
1"
#100000
0"
#150000
1"
1'
#200000
0"
#250000
b1 )
1"
1#
#300000
0"
#350000
b10 )
b1 +
1"
1$
#400000
0"
#450000
b10 +
b11 )
1"
#500000
0"
#550000
b100 )
b11 +
1"
#600000
0"
#650000
b100 +
b101 )
b101 !
b101 (
b101 *
1"
1%
#700000
0"
#750000
b110 )
b101 +
bz !
bz (
bz *
1"
0%
#800000
0"
#850000
b110 +
b111 )
1"
#900000
0"
#950000
b1000 )
b111 +
1"
#1000000
0"
#1050000
b1000 +
b1001 )
b1000 !
b1000 (
b1000 *
1"
1&
#1100000
0"
#1150000
b1010 )
b1001 +
bz !
bz (
bz *
1"
0&
#1200000
0"
#1250000
b1010 +
b1011 )
b101x !
b101x (
b101x *
1"
1&
1%
#1300000
0"
#1350000
b1100 )
b1011 +
bz !
bz (
bz *
1"
0&
0%
#1400000
0"
#1450000
b1100 +
b1101 )
1"
#1500000
0"
#1550000
b1110 )
b1101 +
1"
#1600000
0"
#1650000
b1110 +
b1111 )
1"
#1700000
0"
#1750000
b10000 )
b1111 +
1"
#1800000
0"
#1850000
b10000 +
b10001 )
1"
#1900000
0"
#1950000
b10010 )
b10001 +
1"
#2000000
0"
