
HAND_ARM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000404c  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08004108  08004108  00014108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080041e4  080041e4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080041e4  080041e4  000141e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080041ec  080041ec  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080041ec  080041ec  000141ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080041f0  080041f0  000141f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080041f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000160  2000000c  08004200  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000016c  08004200  0002016c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010cc1  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020ad  00000000  00000000  00030cf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000df0  00000000  00000000  00032da8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d50  00000000  00000000  00033b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018acd  00000000  00000000  000348e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010596  00000000  00000000  0004d3b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0e6f  00000000  00000000  0005d94b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fe7ba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000032bc  00000000  00000000  000fe80c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080040f0 	.word	0x080040f0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	080040f0 	.word	0x080040f0

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <__aeabi_uldivmod>:
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d111      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	d10f      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d100      	bne.n	80003fe <__aeabi_uldivmod+0xe>
 80003fc:	2800      	cmp	r0, #0
 80003fe:	d002      	beq.n	8000406 <__aeabi_uldivmod+0x16>
 8000400:	2100      	movs	r1, #0
 8000402:	43c9      	mvns	r1, r1
 8000404:	0008      	movs	r0, r1
 8000406:	b407      	push	{r0, r1, r2}
 8000408:	4802      	ldr	r0, [pc, #8]	; (8000414 <__aeabi_uldivmod+0x24>)
 800040a:	a102      	add	r1, pc, #8	; (adr r1, 8000414 <__aeabi_uldivmod+0x24>)
 800040c:	1840      	adds	r0, r0, r1
 800040e:	9002      	str	r0, [sp, #8]
 8000410:	bd03      	pop	{r0, r1, pc}
 8000412:	46c0      	nop			; (mov r8, r8)
 8000414:	ffffffd9 	.word	0xffffffd9
 8000418:	b403      	push	{r0, r1}
 800041a:	4668      	mov	r0, sp
 800041c:	b501      	push	{r0, lr}
 800041e:	9802      	ldr	r0, [sp, #8]
 8000420:	f000 f806 	bl	8000430 <__udivmoddi4>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	469e      	mov	lr, r3
 8000428:	b002      	add	sp, #8
 800042a:	bc0c      	pop	{r2, r3}
 800042c:	4770      	bx	lr
 800042e:	46c0      	nop			; (mov r8, r8)

08000430 <__udivmoddi4>:
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	4657      	mov	r7, sl
 8000434:	464e      	mov	r6, r9
 8000436:	4645      	mov	r5, r8
 8000438:	46de      	mov	lr, fp
 800043a:	b5e0      	push	{r5, r6, r7, lr}
 800043c:	0004      	movs	r4, r0
 800043e:	000d      	movs	r5, r1
 8000440:	4692      	mov	sl, r2
 8000442:	4699      	mov	r9, r3
 8000444:	b083      	sub	sp, #12
 8000446:	428b      	cmp	r3, r1
 8000448:	d830      	bhi.n	80004ac <__udivmoddi4+0x7c>
 800044a:	d02d      	beq.n	80004a8 <__udivmoddi4+0x78>
 800044c:	4649      	mov	r1, r9
 800044e:	4650      	mov	r0, sl
 8000450:	f000 f8ba 	bl	80005c8 <__clzdi2>
 8000454:	0029      	movs	r1, r5
 8000456:	0006      	movs	r6, r0
 8000458:	0020      	movs	r0, r4
 800045a:	f000 f8b5 	bl	80005c8 <__clzdi2>
 800045e:	1a33      	subs	r3, r6, r0
 8000460:	4698      	mov	r8, r3
 8000462:	3b20      	subs	r3, #32
 8000464:	469b      	mov	fp, r3
 8000466:	d433      	bmi.n	80004d0 <__udivmoddi4+0xa0>
 8000468:	465a      	mov	r2, fp
 800046a:	4653      	mov	r3, sl
 800046c:	4093      	lsls	r3, r2
 800046e:	4642      	mov	r2, r8
 8000470:	001f      	movs	r7, r3
 8000472:	4653      	mov	r3, sl
 8000474:	4093      	lsls	r3, r2
 8000476:	001e      	movs	r6, r3
 8000478:	42af      	cmp	r7, r5
 800047a:	d83a      	bhi.n	80004f2 <__udivmoddi4+0xc2>
 800047c:	42af      	cmp	r7, r5
 800047e:	d100      	bne.n	8000482 <__udivmoddi4+0x52>
 8000480:	e078      	b.n	8000574 <__udivmoddi4+0x144>
 8000482:	465b      	mov	r3, fp
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5e>
 800048c:	e075      	b.n	800057a <__udivmoddi4+0x14a>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	465a      	mov	r2, fp
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4642      	mov	r2, r8
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e028      	b.n	80004fa <__udivmoddi4+0xca>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9cf      	bls.n	800044c <__udivmoddi4+0x1c>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8e>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b003      	add	sp, #12
 80004c4:	bcf0      	pop	{r4, r5, r6, r7}
 80004c6:	46bb      	mov	fp, r7
 80004c8:	46b2      	mov	sl, r6
 80004ca:	46a9      	mov	r9, r5
 80004cc:	46a0      	mov	r8, r4
 80004ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d0:	4642      	mov	r2, r8
 80004d2:	2320      	movs	r3, #32
 80004d4:	1a9b      	subs	r3, r3, r2
 80004d6:	4652      	mov	r2, sl
 80004d8:	40da      	lsrs	r2, r3
 80004da:	4641      	mov	r1, r8
 80004dc:	0013      	movs	r3, r2
 80004de:	464a      	mov	r2, r9
 80004e0:	408a      	lsls	r2, r1
 80004e2:	0017      	movs	r7, r2
 80004e4:	4642      	mov	r2, r8
 80004e6:	431f      	orrs	r7, r3
 80004e8:	4653      	mov	r3, sl
 80004ea:	4093      	lsls	r3, r2
 80004ec:	001e      	movs	r6, r3
 80004ee:	42af      	cmp	r7, r5
 80004f0:	d9c4      	bls.n	800047c <__udivmoddi4+0x4c>
 80004f2:	2200      	movs	r2, #0
 80004f4:	2300      	movs	r3, #0
 80004f6:	9200      	str	r2, [sp, #0]
 80004f8:	9301      	str	r3, [sp, #4]
 80004fa:	4643      	mov	r3, r8
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d0d9      	beq.n	80004b4 <__udivmoddi4+0x84>
 8000500:	07fb      	lsls	r3, r7, #31
 8000502:	0872      	lsrs	r2, r6, #1
 8000504:	431a      	orrs	r2, r3
 8000506:	4646      	mov	r6, r8
 8000508:	087b      	lsrs	r3, r7, #1
 800050a:	e00e      	b.n	800052a <__udivmoddi4+0xfa>
 800050c:	42ab      	cmp	r3, r5
 800050e:	d101      	bne.n	8000514 <__udivmoddi4+0xe4>
 8000510:	42a2      	cmp	r2, r4
 8000512:	d80c      	bhi.n	800052e <__udivmoddi4+0xfe>
 8000514:	1aa4      	subs	r4, r4, r2
 8000516:	419d      	sbcs	r5, r3
 8000518:	2001      	movs	r0, #1
 800051a:	1924      	adds	r4, r4, r4
 800051c:	416d      	adcs	r5, r5
 800051e:	2100      	movs	r1, #0
 8000520:	3e01      	subs	r6, #1
 8000522:	1824      	adds	r4, r4, r0
 8000524:	414d      	adcs	r5, r1
 8000526:	2e00      	cmp	r6, #0
 8000528:	d006      	beq.n	8000538 <__udivmoddi4+0x108>
 800052a:	42ab      	cmp	r3, r5
 800052c:	d9ee      	bls.n	800050c <__udivmoddi4+0xdc>
 800052e:	3e01      	subs	r6, #1
 8000530:	1924      	adds	r4, r4, r4
 8000532:	416d      	adcs	r5, r5
 8000534:	2e00      	cmp	r6, #0
 8000536:	d1f8      	bne.n	800052a <__udivmoddi4+0xfa>
 8000538:	9800      	ldr	r0, [sp, #0]
 800053a:	9901      	ldr	r1, [sp, #4]
 800053c:	465b      	mov	r3, fp
 800053e:	1900      	adds	r0, r0, r4
 8000540:	4169      	adcs	r1, r5
 8000542:	2b00      	cmp	r3, #0
 8000544:	db24      	blt.n	8000590 <__udivmoddi4+0x160>
 8000546:	002b      	movs	r3, r5
 8000548:	465a      	mov	r2, fp
 800054a:	4644      	mov	r4, r8
 800054c:	40d3      	lsrs	r3, r2
 800054e:	002a      	movs	r2, r5
 8000550:	40e2      	lsrs	r2, r4
 8000552:	001c      	movs	r4, r3
 8000554:	465b      	mov	r3, fp
 8000556:	0015      	movs	r5, r2
 8000558:	2b00      	cmp	r3, #0
 800055a:	db2a      	blt.n	80005b2 <__udivmoddi4+0x182>
 800055c:	0026      	movs	r6, r4
 800055e:	409e      	lsls	r6, r3
 8000560:	0033      	movs	r3, r6
 8000562:	0026      	movs	r6, r4
 8000564:	4647      	mov	r7, r8
 8000566:	40be      	lsls	r6, r7
 8000568:	0032      	movs	r2, r6
 800056a:	1a80      	subs	r0, r0, r2
 800056c:	4199      	sbcs	r1, r3
 800056e:	9000      	str	r0, [sp, #0]
 8000570:	9101      	str	r1, [sp, #4]
 8000572:	e79f      	b.n	80004b4 <__udivmoddi4+0x84>
 8000574:	42a3      	cmp	r3, r4
 8000576:	d8bc      	bhi.n	80004f2 <__udivmoddi4+0xc2>
 8000578:	e783      	b.n	8000482 <__udivmoddi4+0x52>
 800057a:	4642      	mov	r2, r8
 800057c:	2320      	movs	r3, #32
 800057e:	2100      	movs	r1, #0
 8000580:	1a9b      	subs	r3, r3, r2
 8000582:	2200      	movs	r2, #0
 8000584:	9100      	str	r1, [sp, #0]
 8000586:	9201      	str	r2, [sp, #4]
 8000588:	2201      	movs	r2, #1
 800058a:	40da      	lsrs	r2, r3
 800058c:	9201      	str	r2, [sp, #4]
 800058e:	e786      	b.n	800049e <__udivmoddi4+0x6e>
 8000590:	4642      	mov	r2, r8
 8000592:	2320      	movs	r3, #32
 8000594:	1a9b      	subs	r3, r3, r2
 8000596:	002a      	movs	r2, r5
 8000598:	4646      	mov	r6, r8
 800059a:	409a      	lsls	r2, r3
 800059c:	0023      	movs	r3, r4
 800059e:	40f3      	lsrs	r3, r6
 80005a0:	4644      	mov	r4, r8
 80005a2:	4313      	orrs	r3, r2
 80005a4:	002a      	movs	r2, r5
 80005a6:	40e2      	lsrs	r2, r4
 80005a8:	001c      	movs	r4, r3
 80005aa:	465b      	mov	r3, fp
 80005ac:	0015      	movs	r5, r2
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	dad4      	bge.n	800055c <__udivmoddi4+0x12c>
 80005b2:	4642      	mov	r2, r8
 80005b4:	002f      	movs	r7, r5
 80005b6:	2320      	movs	r3, #32
 80005b8:	0026      	movs	r6, r4
 80005ba:	4097      	lsls	r7, r2
 80005bc:	1a9b      	subs	r3, r3, r2
 80005be:	40de      	lsrs	r6, r3
 80005c0:	003b      	movs	r3, r7
 80005c2:	4333      	orrs	r3, r6
 80005c4:	e7cd      	b.n	8000562 <__udivmoddi4+0x132>
 80005c6:	46c0      	nop			; (mov r8, r8)

080005c8 <__clzdi2>:
 80005c8:	b510      	push	{r4, lr}
 80005ca:	2900      	cmp	r1, #0
 80005cc:	d103      	bne.n	80005d6 <__clzdi2+0xe>
 80005ce:	f000 f807 	bl	80005e0 <__clzsi2>
 80005d2:	3020      	adds	r0, #32
 80005d4:	e002      	b.n	80005dc <__clzdi2+0x14>
 80005d6:	0008      	movs	r0, r1
 80005d8:	f000 f802 	bl	80005e0 <__clzsi2>
 80005dc:	bd10      	pop	{r4, pc}
 80005de:	46c0      	nop			; (mov r8, r8)

080005e0 <__clzsi2>:
 80005e0:	211c      	movs	r1, #28
 80005e2:	2301      	movs	r3, #1
 80005e4:	041b      	lsls	r3, r3, #16
 80005e6:	4298      	cmp	r0, r3
 80005e8:	d301      	bcc.n	80005ee <__clzsi2+0xe>
 80005ea:	0c00      	lsrs	r0, r0, #16
 80005ec:	3910      	subs	r1, #16
 80005ee:	0a1b      	lsrs	r3, r3, #8
 80005f0:	4298      	cmp	r0, r3
 80005f2:	d301      	bcc.n	80005f8 <__clzsi2+0x18>
 80005f4:	0a00      	lsrs	r0, r0, #8
 80005f6:	3908      	subs	r1, #8
 80005f8:	091b      	lsrs	r3, r3, #4
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0x22>
 80005fe:	0900      	lsrs	r0, r0, #4
 8000600:	3904      	subs	r1, #4
 8000602:	a202      	add	r2, pc, #8	; (adr r2, 800060c <__clzsi2+0x2c>)
 8000604:	5c10      	ldrb	r0, [r2, r0]
 8000606:	1840      	adds	r0, r0, r1
 8000608:	4770      	bx	lr
 800060a:	46c0      	nop			; (mov r8, r8)
 800060c:	02020304 	.word	0x02020304
 8000610:	01010101 	.word	0x01010101
	...

0800061c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000620:	f000 fc30 	bl	8000e84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000624:	f000 f810 	bl	8000648 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000628:	f000 f9d4 	bl	80009d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800062c:	f000 f984 	bl	8000938 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000630:	f000 f868 	bl	8000704 <MX_TIM3_Init>
  MX_TIM15_Init();
 8000634:	f000 f8bc 	bl	80007b0 <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */
  // Start INTERRUPCION DEL TIMER3
  HAL_TIM_Base_Start_IT(&htim3);
 8000638:	4b02      	ldr	r3, [pc, #8]	; (8000644 <main+0x28>)
 800063a:	0018      	movs	r0, r3
 800063c:	f001 fe44 	bl	80022c8 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000640:	e7fe      	b.n	8000640 <main+0x24>
 8000642:	46c0      	nop			; (mov r8, r8)
 8000644:	2000002c 	.word	0x2000002c

08000648 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000648:	b590      	push	{r4, r7, lr}
 800064a:	b093      	sub	sp, #76	; 0x4c
 800064c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064e:	2410      	movs	r4, #16
 8000650:	193b      	adds	r3, r7, r4
 8000652:	0018      	movs	r0, r3
 8000654:	2338      	movs	r3, #56	; 0x38
 8000656:	001a      	movs	r2, r3
 8000658:	2100      	movs	r1, #0
 800065a:	f003 fd41 	bl	80040e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800065e:	003b      	movs	r3, r7
 8000660:	0018      	movs	r0, r3
 8000662:	2310      	movs	r3, #16
 8000664:	001a      	movs	r2, r3
 8000666:	2100      	movs	r1, #0
 8000668:	f003 fd3a 	bl	80040e0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800066c:	2380      	movs	r3, #128	; 0x80
 800066e:	009b      	lsls	r3, r3, #2
 8000670:	0018      	movs	r0, r3
 8000672:	f000 ff09 	bl	8001488 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000676:	193b      	adds	r3, r7, r4
 8000678:	2202      	movs	r2, #2
 800067a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800067c:	193b      	adds	r3, r7, r4
 800067e:	2280      	movs	r2, #128	; 0x80
 8000680:	0052      	lsls	r2, r2, #1
 8000682:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000684:	0021      	movs	r1, r4
 8000686:	187b      	adds	r3, r7, r1
 8000688:	2200      	movs	r2, #0
 800068a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800068c:	187b      	adds	r3, r7, r1
 800068e:	2240      	movs	r2, #64	; 0x40
 8000690:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000692:	187b      	adds	r3, r7, r1
 8000694:	2202      	movs	r2, #2
 8000696:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000698:	187b      	adds	r3, r7, r1
 800069a:	2202      	movs	r2, #2
 800069c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800069e:	187b      	adds	r3, r7, r1
 80006a0:	2200      	movs	r2, #0
 80006a2:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80006a4:	187b      	adds	r3, r7, r1
 80006a6:	2208      	movs	r2, #8
 80006a8:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006aa:	187b      	adds	r3, r7, r1
 80006ac:	2280      	movs	r2, #128	; 0x80
 80006ae:	0292      	lsls	r2, r2, #10
 80006b0:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006b2:	187b      	adds	r3, r7, r1
 80006b4:	2280      	movs	r2, #128	; 0x80
 80006b6:	0492      	lsls	r2, r2, #18
 80006b8:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006ba:	187b      	adds	r3, r7, r1
 80006bc:	2280      	movs	r2, #128	; 0x80
 80006be:	0592      	lsls	r2, r2, #22
 80006c0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c2:	187b      	adds	r3, r7, r1
 80006c4:	0018      	movs	r0, r3
 80006c6:	f000 ff2b 	bl	8001520 <HAL_RCC_OscConfig>
 80006ca:	1e03      	subs	r3, r0, #0
 80006cc:	d001      	beq.n	80006d2 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80006ce:	f000 fa69 	bl	8000ba4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006d2:	003b      	movs	r3, r7
 80006d4:	2207      	movs	r2, #7
 80006d6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006d8:	003b      	movs	r3, r7
 80006da:	2202      	movs	r2, #2
 80006dc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006de:	003b      	movs	r3, r7
 80006e0:	2200      	movs	r2, #0
 80006e2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006e4:	003b      	movs	r3, r7
 80006e6:	2200      	movs	r2, #0
 80006e8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006ea:	003b      	movs	r3, r7
 80006ec:	2102      	movs	r1, #2
 80006ee:	0018      	movs	r0, r3
 80006f0:	f001 fa30 	bl	8001b54 <HAL_RCC_ClockConfig>
 80006f4:	1e03      	subs	r3, r0, #0
 80006f6:	d001      	beq.n	80006fc <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80006f8:	f000 fa54 	bl	8000ba4 <Error_Handler>
  }
}
 80006fc:	46c0      	nop			; (mov r8, r8)
 80006fe:	46bd      	mov	sp, r7
 8000700:	b013      	add	sp, #76	; 0x4c
 8000702:	bd90      	pop	{r4, r7, pc}

08000704 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b088      	sub	sp, #32
 8000708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800070a:	2310      	movs	r3, #16
 800070c:	18fb      	adds	r3, r7, r3
 800070e:	0018      	movs	r0, r3
 8000710:	2310      	movs	r3, #16
 8000712:	001a      	movs	r2, r3
 8000714:	2100      	movs	r1, #0
 8000716:	f003 fce3 	bl	80040e0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800071a:	1d3b      	adds	r3, r7, #4
 800071c:	0018      	movs	r0, r3
 800071e:	230c      	movs	r3, #12
 8000720:	001a      	movs	r2, r3
 8000722:	2100      	movs	r1, #0
 8000724:	f003 fcdc 	bl	80040e0 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000728:	4b1e      	ldr	r3, [pc, #120]	; (80007a4 <MX_TIM3_Init+0xa0>)
 800072a:	4a1f      	ldr	r2, [pc, #124]	; (80007a8 <MX_TIM3_Init+0xa4>)
 800072c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32-1;
 800072e:	4b1d      	ldr	r3, [pc, #116]	; (80007a4 <MX_TIM3_Init+0xa0>)
 8000730:	221f      	movs	r2, #31
 8000732:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000734:	4b1b      	ldr	r3, [pc, #108]	; (80007a4 <MX_TIM3_Init+0xa0>)
 8000736:	2200      	movs	r2, #0
 8000738:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 800073a:	4b1a      	ldr	r3, [pc, #104]	; (80007a4 <MX_TIM3_Init+0xa0>)
 800073c:	4a1b      	ldr	r2, [pc, #108]	; (80007ac <MX_TIM3_Init+0xa8>)
 800073e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000740:	4b18      	ldr	r3, [pc, #96]	; (80007a4 <MX_TIM3_Init+0xa0>)
 8000742:	2200      	movs	r2, #0
 8000744:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000746:	4b17      	ldr	r3, [pc, #92]	; (80007a4 <MX_TIM3_Init+0xa0>)
 8000748:	2200      	movs	r2, #0
 800074a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800074c:	4b15      	ldr	r3, [pc, #84]	; (80007a4 <MX_TIM3_Init+0xa0>)
 800074e:	0018      	movs	r0, r3
 8000750:	f001 fd62 	bl	8002218 <HAL_TIM_Base_Init>
 8000754:	1e03      	subs	r3, r0, #0
 8000756:	d001      	beq.n	800075c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000758:	f000 fa24 	bl	8000ba4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800075c:	2110      	movs	r1, #16
 800075e:	187b      	adds	r3, r7, r1
 8000760:	2280      	movs	r2, #128	; 0x80
 8000762:	0152      	lsls	r2, r2, #5
 8000764:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000766:	187a      	adds	r2, r7, r1
 8000768:	4b0e      	ldr	r3, [pc, #56]	; (80007a4 <MX_TIM3_Init+0xa0>)
 800076a:	0011      	movs	r1, r2
 800076c:	0018      	movs	r0, r3
 800076e:	f002 f899 	bl	80028a4 <HAL_TIM_ConfigClockSource>
 8000772:	1e03      	subs	r3, r0, #0
 8000774:	d001      	beq.n	800077a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000776:	f000 fa15 	bl	8000ba4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800077a:	1d3b      	adds	r3, r7, #4
 800077c:	2200      	movs	r2, #0
 800077e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000780:	1d3b      	adds	r3, r7, #4
 8000782:	2200      	movs	r2, #0
 8000784:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000786:	1d3a      	adds	r2, r7, #4
 8000788:	4b06      	ldr	r3, [pc, #24]	; (80007a4 <MX_TIM3_Init+0xa0>)
 800078a:	0011      	movs	r1, r2
 800078c:	0018      	movs	r0, r3
 800078e:	f002 fd5f 	bl	8003250 <HAL_TIMEx_MasterConfigSynchronization>
 8000792:	1e03      	subs	r3, r0, #0
 8000794:	d001      	beq.n	800079a <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000796:	f000 fa05 	bl	8000ba4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800079a:	46c0      	nop			; (mov r8, r8)
 800079c:	46bd      	mov	sp, r7
 800079e:	b008      	add	sp, #32
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	46c0      	nop			; (mov r8, r8)
 80007a4:	2000002c 	.word	0x2000002c
 80007a8:	40000400 	.word	0x40000400
 80007ac:	0000270f 	.word	0x0000270f

080007b0 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b09c      	sub	sp, #112	; 0x70
 80007b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007b6:	2360      	movs	r3, #96	; 0x60
 80007b8:	18fb      	adds	r3, r7, r3
 80007ba:	0018      	movs	r0, r3
 80007bc:	2310      	movs	r3, #16
 80007be:	001a      	movs	r2, r3
 80007c0:	2100      	movs	r1, #0
 80007c2:	f003 fc8d 	bl	80040e0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007c6:	2354      	movs	r3, #84	; 0x54
 80007c8:	18fb      	adds	r3, r7, r3
 80007ca:	0018      	movs	r0, r3
 80007cc:	230c      	movs	r3, #12
 80007ce:	001a      	movs	r2, r3
 80007d0:	2100      	movs	r1, #0
 80007d2:	f003 fc85 	bl	80040e0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007d6:	2338      	movs	r3, #56	; 0x38
 80007d8:	18fb      	adds	r3, r7, r3
 80007da:	0018      	movs	r0, r3
 80007dc:	231c      	movs	r3, #28
 80007de:	001a      	movs	r2, r3
 80007e0:	2100      	movs	r1, #0
 80007e2:	f003 fc7d 	bl	80040e0 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80007e6:	1d3b      	adds	r3, r7, #4
 80007e8:	0018      	movs	r0, r3
 80007ea:	2334      	movs	r3, #52	; 0x34
 80007ec:	001a      	movs	r2, r3
 80007ee:	2100      	movs	r1, #0
 80007f0:	f003 fc76 	bl	80040e0 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80007f4:	4b4d      	ldr	r3, [pc, #308]	; (800092c <MX_TIM15_Init+0x17c>)
 80007f6:	4a4e      	ldr	r2, [pc, #312]	; (8000930 <MX_TIM15_Init+0x180>)
 80007f8:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 64-1;
 80007fa:	4b4c      	ldr	r3, [pc, #304]	; (800092c <MX_TIM15_Init+0x17c>)
 80007fc:	223f      	movs	r2, #63	; 0x3f
 80007fe:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000800:	4b4a      	ldr	r3, [pc, #296]	; (800092c <MX_TIM15_Init+0x17c>)
 8000802:	2200      	movs	r2, #0
 8000804:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 20000-1;
 8000806:	4b49      	ldr	r3, [pc, #292]	; (800092c <MX_TIM15_Init+0x17c>)
 8000808:	4a4a      	ldr	r2, [pc, #296]	; (8000934 <MX_TIM15_Init+0x184>)
 800080a:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800080c:	4b47      	ldr	r3, [pc, #284]	; (800092c <MX_TIM15_Init+0x17c>)
 800080e:	2200      	movs	r2, #0
 8000810:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8000812:	4b46      	ldr	r3, [pc, #280]	; (800092c <MX_TIM15_Init+0x17c>)
 8000814:	2200      	movs	r2, #0
 8000816:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000818:	4b44      	ldr	r3, [pc, #272]	; (800092c <MX_TIM15_Init+0x17c>)
 800081a:	2200      	movs	r2, #0
 800081c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 800081e:	4b43      	ldr	r3, [pc, #268]	; (800092c <MX_TIM15_Init+0x17c>)
 8000820:	0018      	movs	r0, r3
 8000822:	f001 fcf9 	bl	8002218 <HAL_TIM_Base_Init>
 8000826:	1e03      	subs	r3, r0, #0
 8000828:	d001      	beq.n	800082e <MX_TIM15_Init+0x7e>
  {
    Error_Handler();
 800082a:	f000 f9bb 	bl	8000ba4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800082e:	2160      	movs	r1, #96	; 0x60
 8000830:	187b      	adds	r3, r7, r1
 8000832:	2280      	movs	r2, #128	; 0x80
 8000834:	0152      	lsls	r2, r2, #5
 8000836:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8000838:	187a      	adds	r2, r7, r1
 800083a:	4b3c      	ldr	r3, [pc, #240]	; (800092c <MX_TIM15_Init+0x17c>)
 800083c:	0011      	movs	r1, r2
 800083e:	0018      	movs	r0, r3
 8000840:	f002 f830 	bl	80028a4 <HAL_TIM_ConfigClockSource>
 8000844:	1e03      	subs	r3, r0, #0
 8000846:	d001      	beq.n	800084c <MX_TIM15_Init+0x9c>
  {
    Error_Handler();
 8000848:	f000 f9ac 	bl	8000ba4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 800084c:	4b37      	ldr	r3, [pc, #220]	; (800092c <MX_TIM15_Init+0x17c>)
 800084e:	0018      	movs	r0, r3
 8000850:	f001 fd96 	bl	8002380 <HAL_TIM_PWM_Init>
 8000854:	1e03      	subs	r3, r0, #0
 8000856:	d001      	beq.n	800085c <MX_TIM15_Init+0xac>
  {
    Error_Handler();
 8000858:	f000 f9a4 	bl	8000ba4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800085c:	2154      	movs	r1, #84	; 0x54
 800085e:	187b      	adds	r3, r7, r1
 8000860:	2200      	movs	r2, #0
 8000862:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000864:	187b      	adds	r3, r7, r1
 8000866:	2200      	movs	r2, #0
 8000868:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800086a:	187a      	adds	r2, r7, r1
 800086c:	4b2f      	ldr	r3, [pc, #188]	; (800092c <MX_TIM15_Init+0x17c>)
 800086e:	0011      	movs	r1, r2
 8000870:	0018      	movs	r0, r3
 8000872:	f002 fced 	bl	8003250 <HAL_TIMEx_MasterConfigSynchronization>
 8000876:	1e03      	subs	r3, r0, #0
 8000878:	d001      	beq.n	800087e <MX_TIM15_Init+0xce>
  {
    Error_Handler();
 800087a:	f000 f993 	bl	8000ba4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800087e:	2138      	movs	r1, #56	; 0x38
 8000880:	187b      	adds	r3, r7, r1
 8000882:	2260      	movs	r2, #96	; 0x60
 8000884:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 500;
 8000886:	187b      	adds	r3, r7, r1
 8000888:	22fa      	movs	r2, #250	; 0xfa
 800088a:	0052      	lsls	r2, r2, #1
 800088c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800088e:	187b      	adds	r3, r7, r1
 8000890:	2200      	movs	r2, #0
 8000892:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000894:	187b      	adds	r3, r7, r1
 8000896:	2200      	movs	r2, #0
 8000898:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800089a:	187b      	adds	r3, r7, r1
 800089c:	2200      	movs	r2, #0
 800089e:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80008a0:	187b      	adds	r3, r7, r1
 80008a2:	2200      	movs	r2, #0
 80008a4:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80008a6:	187b      	adds	r3, r7, r1
 80008a8:	2200      	movs	r2, #0
 80008aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008ac:	1879      	adds	r1, r7, r1
 80008ae:	4b1f      	ldr	r3, [pc, #124]	; (800092c <MX_TIM15_Init+0x17c>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	0018      	movs	r0, r3
 80008b4:	f001 fef6 	bl	80026a4 <HAL_TIM_PWM_ConfigChannel>
 80008b8:	1e03      	subs	r3, r0, #0
 80008ba:	d001      	beq.n	80008c0 <MX_TIM15_Init+0x110>
  {
    Error_Handler();
 80008bc:	f000 f972 	bl	8000ba4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80008c0:	2338      	movs	r3, #56	; 0x38
 80008c2:	18f9      	adds	r1, r7, r3
 80008c4:	4b19      	ldr	r3, [pc, #100]	; (800092c <MX_TIM15_Init+0x17c>)
 80008c6:	2204      	movs	r2, #4
 80008c8:	0018      	movs	r0, r3
 80008ca:	f001 feeb 	bl	80026a4 <HAL_TIM_PWM_ConfigChannel>
 80008ce:	1e03      	subs	r3, r0, #0
 80008d0:	d001      	beq.n	80008d6 <MX_TIM15_Init+0x126>
  {
    Error_Handler();
 80008d2:	f000 f967 	bl	8000ba4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80008d6:	1d3b      	adds	r3, r7, #4
 80008d8:	2200      	movs	r2, #0
 80008da:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80008dc:	1d3b      	adds	r3, r7, #4
 80008de:	2200      	movs	r2, #0
 80008e0:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80008e2:	1d3b      	adds	r3, r7, #4
 80008e4:	2200      	movs	r2, #0
 80008e6:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80008e8:	1d3b      	adds	r3, r7, #4
 80008ea:	2200      	movs	r2, #0
 80008ec:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80008ee:	1d3b      	adds	r3, r7, #4
 80008f0:	2200      	movs	r2, #0
 80008f2:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80008f4:	1d3b      	adds	r3, r7, #4
 80008f6:	2280      	movs	r2, #128	; 0x80
 80008f8:	0192      	lsls	r2, r2, #6
 80008fa:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80008fc:	1d3b      	adds	r3, r7, #4
 80008fe:	2200      	movs	r2, #0
 8000900:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000902:	1d3b      	adds	r3, r7, #4
 8000904:	2200      	movs	r2, #0
 8000906:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8000908:	1d3a      	adds	r2, r7, #4
 800090a:	4b08      	ldr	r3, [pc, #32]	; (800092c <MX_TIM15_Init+0x17c>)
 800090c:	0011      	movs	r1, r2
 800090e:	0018      	movs	r0, r3
 8000910:	f002 fd0c 	bl	800332c <HAL_TIMEx_ConfigBreakDeadTime>
 8000914:	1e03      	subs	r3, r0, #0
 8000916:	d001      	beq.n	800091c <MX_TIM15_Init+0x16c>
  {
    Error_Handler();
 8000918:	f000 f944 	bl	8000ba4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 800091c:	4b03      	ldr	r3, [pc, #12]	; (800092c <MX_TIM15_Init+0x17c>)
 800091e:	0018      	movs	r0, r3
 8000920:	f000 f9be 	bl	8000ca0 <HAL_TIM_MspPostInit>

}
 8000924:	46c0      	nop			; (mov r8, r8)
 8000926:	46bd      	mov	sp, r7
 8000928:	b01c      	add	sp, #112	; 0x70
 800092a:	bd80      	pop	{r7, pc}
 800092c:	20000078 	.word	0x20000078
 8000930:	40014000 	.word	0x40014000
 8000934:	00004e1f 	.word	0x00004e1f

08000938 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800093c:	4b23      	ldr	r3, [pc, #140]	; (80009cc <MX_USART2_UART_Init+0x94>)
 800093e:	4a24      	ldr	r2, [pc, #144]	; (80009d0 <MX_USART2_UART_Init+0x98>)
 8000940:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000942:	4b22      	ldr	r3, [pc, #136]	; (80009cc <MX_USART2_UART_Init+0x94>)
 8000944:	22e1      	movs	r2, #225	; 0xe1
 8000946:	0252      	lsls	r2, r2, #9
 8000948:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800094a:	4b20      	ldr	r3, [pc, #128]	; (80009cc <MX_USART2_UART_Init+0x94>)
 800094c:	2200      	movs	r2, #0
 800094e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000950:	4b1e      	ldr	r3, [pc, #120]	; (80009cc <MX_USART2_UART_Init+0x94>)
 8000952:	2200      	movs	r2, #0
 8000954:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000956:	4b1d      	ldr	r3, [pc, #116]	; (80009cc <MX_USART2_UART_Init+0x94>)
 8000958:	2200      	movs	r2, #0
 800095a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800095c:	4b1b      	ldr	r3, [pc, #108]	; (80009cc <MX_USART2_UART_Init+0x94>)
 800095e:	220c      	movs	r2, #12
 8000960:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000962:	4b1a      	ldr	r3, [pc, #104]	; (80009cc <MX_USART2_UART_Init+0x94>)
 8000964:	2200      	movs	r2, #0
 8000966:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000968:	4b18      	ldr	r3, [pc, #96]	; (80009cc <MX_USART2_UART_Init+0x94>)
 800096a:	2200      	movs	r2, #0
 800096c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800096e:	4b17      	ldr	r3, [pc, #92]	; (80009cc <MX_USART2_UART_Init+0x94>)
 8000970:	2200      	movs	r2, #0
 8000972:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000974:	4b15      	ldr	r3, [pc, #84]	; (80009cc <MX_USART2_UART_Init+0x94>)
 8000976:	2200      	movs	r2, #0
 8000978:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800097a:	4b14      	ldr	r3, [pc, #80]	; (80009cc <MX_USART2_UART_Init+0x94>)
 800097c:	2200      	movs	r2, #0
 800097e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000980:	4b12      	ldr	r3, [pc, #72]	; (80009cc <MX_USART2_UART_Init+0x94>)
 8000982:	0018      	movs	r0, r3
 8000984:	f002 fd90 	bl	80034a8 <HAL_UART_Init>
 8000988:	1e03      	subs	r3, r0, #0
 800098a:	d001      	beq.n	8000990 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800098c:	f000 f90a 	bl	8000ba4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000990:	4b0e      	ldr	r3, [pc, #56]	; (80009cc <MX_USART2_UART_Init+0x94>)
 8000992:	2100      	movs	r1, #0
 8000994:	0018      	movs	r0, r3
 8000996:	f003 fa9f 	bl	8003ed8 <HAL_UARTEx_SetTxFifoThreshold>
 800099a:	1e03      	subs	r3, r0, #0
 800099c:	d001      	beq.n	80009a2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800099e:	f000 f901 	bl	8000ba4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009a2:	4b0a      	ldr	r3, [pc, #40]	; (80009cc <MX_USART2_UART_Init+0x94>)
 80009a4:	2100      	movs	r1, #0
 80009a6:	0018      	movs	r0, r3
 80009a8:	f003 fad6 	bl	8003f58 <HAL_UARTEx_SetRxFifoThreshold>
 80009ac:	1e03      	subs	r3, r0, #0
 80009ae:	d001      	beq.n	80009b4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80009b0:	f000 f8f8 	bl	8000ba4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80009b4:	4b05      	ldr	r3, [pc, #20]	; (80009cc <MX_USART2_UART_Init+0x94>)
 80009b6:	0018      	movs	r0, r3
 80009b8:	f003 fa54 	bl	8003e64 <HAL_UARTEx_DisableFifoMode>
 80009bc:	1e03      	subs	r3, r0, #0
 80009be:	d001      	beq.n	80009c4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80009c0:	f000 f8f0 	bl	8000ba4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009c4:	46c0      	nop			; (mov r8, r8)
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	46c0      	nop			; (mov r8, r8)
 80009cc:	200000c4 	.word	0x200000c4
 80009d0:	40004400 	.word	0x40004400

080009d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009d4:	b590      	push	{r4, r7, lr}
 80009d6:	b089      	sub	sp, #36	; 0x24
 80009d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009da:	240c      	movs	r4, #12
 80009dc:	193b      	adds	r3, r7, r4
 80009de:	0018      	movs	r0, r3
 80009e0:	2314      	movs	r3, #20
 80009e2:	001a      	movs	r2, r3
 80009e4:	2100      	movs	r1, #0
 80009e6:	f003 fb7b 	bl	80040e0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009ea:	4b29      	ldr	r3, [pc, #164]	; (8000a90 <MX_GPIO_Init+0xbc>)
 80009ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009ee:	4b28      	ldr	r3, [pc, #160]	; (8000a90 <MX_GPIO_Init+0xbc>)
 80009f0:	2104      	movs	r1, #4
 80009f2:	430a      	orrs	r2, r1
 80009f4:	635a      	str	r2, [r3, #52]	; 0x34
 80009f6:	4b26      	ldr	r3, [pc, #152]	; (8000a90 <MX_GPIO_Init+0xbc>)
 80009f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009fa:	2204      	movs	r2, #4
 80009fc:	4013      	ands	r3, r2
 80009fe:	60bb      	str	r3, [r7, #8]
 8000a00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a02:	4b23      	ldr	r3, [pc, #140]	; (8000a90 <MX_GPIO_Init+0xbc>)
 8000a04:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a06:	4b22      	ldr	r3, [pc, #136]	; (8000a90 <MX_GPIO_Init+0xbc>)
 8000a08:	2120      	movs	r1, #32
 8000a0a:	430a      	orrs	r2, r1
 8000a0c:	635a      	str	r2, [r3, #52]	; 0x34
 8000a0e:	4b20      	ldr	r3, [pc, #128]	; (8000a90 <MX_GPIO_Init+0xbc>)
 8000a10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a12:	2220      	movs	r2, #32
 8000a14:	4013      	ands	r3, r2
 8000a16:	607b      	str	r3, [r7, #4]
 8000a18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a1a:	4b1d      	ldr	r3, [pc, #116]	; (8000a90 <MX_GPIO_Init+0xbc>)
 8000a1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a1e:	4b1c      	ldr	r3, [pc, #112]	; (8000a90 <MX_GPIO_Init+0xbc>)
 8000a20:	2101      	movs	r1, #1
 8000a22:	430a      	orrs	r2, r1
 8000a24:	635a      	str	r2, [r3, #52]	; 0x34
 8000a26:	4b1a      	ldr	r3, [pc, #104]	; (8000a90 <MX_GPIO_Init+0xbc>)
 8000a28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	603b      	str	r3, [r7, #0]
 8000a30:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|LED_GREEN_Pin, GPIO_PIN_RESET);
 8000a32:	23a0      	movs	r3, #160	; 0xa0
 8000a34:	05db      	lsls	r3, r3, #23
 8000a36:	2200      	movs	r2, #0
 8000a38:	2123      	movs	r1, #35	; 0x23
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	f000 fd07 	bl	800144e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 LED_GREEN_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|LED_GREEN_Pin;
 8000a40:	193b      	adds	r3, r7, r4
 8000a42:	2223      	movs	r2, #35	; 0x23
 8000a44:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a46:	193b      	adds	r3, r7, r4
 8000a48:	2201      	movs	r2, #1
 8000a4a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4c:	193b      	adds	r3, r7, r4
 8000a4e:	2200      	movs	r2, #0
 8000a50:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a52:	193b      	adds	r3, r7, r4
 8000a54:	2202      	movs	r2, #2
 8000a56:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a58:	193a      	adds	r2, r7, r4
 8000a5a:	23a0      	movs	r3, #160	; 0xa0
 8000a5c:	05db      	lsls	r3, r3, #23
 8000a5e:	0011      	movs	r1, r2
 8000a60:	0018      	movs	r0, r3
 8000a62:	f000 fb73 	bl	800114c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000a66:	193b      	adds	r3, r7, r4
 8000a68:	2210      	movs	r2, #16
 8000a6a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a6c:	193b      	adds	r3, r7, r4
 8000a6e:	2200      	movs	r2, #0
 8000a70:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a72:	193b      	adds	r3, r7, r4
 8000a74:	2200      	movs	r2, #0
 8000a76:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a78:	193a      	adds	r2, r7, r4
 8000a7a:	23a0      	movs	r3, #160	; 0xa0
 8000a7c:	05db      	lsls	r3, r3, #23
 8000a7e:	0011      	movs	r1, r2
 8000a80:	0018      	movs	r0, r3
 8000a82:	f000 fb63 	bl	800114c <HAL_GPIO_Init>

}
 8000a86:	46c0      	nop			; (mov r8, r8)
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	b009      	add	sp, #36	; 0x24
 8000a8c:	bd90      	pop	{r4, r7, pc}
 8000a8e:	46c0      	nop			; (mov r8, r8)
 8000a90:	40021000 	.word	0x40021000

08000a94 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
	//ESTA INTERRUPCION ENTRA CADA 0.005s
	//Frecuencia de 200Hz
	  if (htim == &htim3)
 8000a9c:	687a      	ldr	r2, [r7, #4]
 8000a9e:	4b3a      	ldr	r3, [pc, #232]	; (8000b88 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	d16c      	bne.n	8000b7e <HAL_TIM_PeriodElapsedCallback+0xea>
	  static unsigned int Cont_Button_unactive = 0; //Hace el conteo para el filtro en el flanco bajo
	  static uint8_t Pulso=0;	//Lo que hace es avisar que tuvo un pulso alto para pasar al siguiente pulso
	  static uint8_t CAMBIO=0;	//ES USADO PARA SUMAR
	  static uint8_t WAIT=0;	//ES USADO PARA ESPERAR EL SEGUNDO PULSO

	  	if (HAL_GPIO_ReadPin(GPIOA,BUTTON_IN)==1)
 8000aa4:	23a0      	movs	r3, #160	; 0xa0
 8000aa6:	05db      	lsls	r3, r3, #23
 8000aa8:	2110      	movs	r1, #16
 8000aaa:	0018      	movs	r0, r3
 8000aac:	f000 fcb2 	bl	8001414 <HAL_GPIO_ReadPin>
 8000ab0:	0003      	movs	r3, r0
 8000ab2:	2b01      	cmp	r3, #1
 8000ab4:	d118      	bne.n	8000ae8 <HAL_TIM_PeriodElapsedCallback+0x54>
	    {
	    /* Entrara aqui cuando se precione el push button
	     * El contador comenzara a contar, cuando pase el tiempo de HUMBRAL_TIME
	     * se considerara al push button como activo, cuando se deje de pulsar
	     * el contador se reiniciara*/
	    	SENAL_STATE=0;
 8000ab6:	4b35      	ldr	r3, [pc, #212]	; (8000b8c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	701a      	strb	r2, [r3, #0]
	    	Cont_Button_active++;
 8000abc:	4b34      	ldr	r3, [pc, #208]	; (8000b90 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	1c5a      	adds	r2, r3, #1
 8000ac2:	4b33      	ldr	r3, [pc, #204]	; (8000b90 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8000ac4:	601a      	str	r2, [r3, #0]
	    	if(Cont_Button_active >= HUMBRAL_TIME)
 8000ac6:	4b32      	ldr	r3, [pc, #200]	; (8000b90 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	2b1b      	cmp	r3, #27
 8000acc:	d932      	bls.n	8000b34 <HAL_TIM_PeriodElapsedCallback+0xa0>
	    	{
	    		//DETECTA EL FLANCO ALTO
					Pulso=HIGH;
 8000ace:	4b31      	ldr	r3, [pc, #196]	; (8000b94 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	701a      	strb	r2, [r3, #0]
					WAIT=0;
 8000ad4:	4b30      	ldr	r3, [pc, #192]	; (8000b98 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	701a      	strb	r2, [r3, #0]
					Cont_Button_active = 0;
 8000ada:	4b2d      	ldr	r3, [pc, #180]	; (8000b90 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	601a      	str	r2, [r3, #0]
					Cont_Button_unactive=0;
 8000ae0:	4b2e      	ldr	r3, [pc, #184]	; (8000b9c <HAL_TIM_PeriodElapsedCallback+0x108>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	601a      	str	r2, [r3, #0]
 8000ae6:	e025      	b.n	8000b34 <HAL_TIM_PeriodElapsedCallback+0xa0>
				}
	    	}else if(Pulso==HIGH)
 8000ae8:	4b2a      	ldr	r3, [pc, #168]	; (8000b94 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	2b01      	cmp	r3, #1
 8000aee:	d121      	bne.n	8000b34 <HAL_TIM_PeriodElapsedCallback+0xa0>
	    	{
	    	    /* Cuando dejo de pulsar el push button, entro aqui
	    	     * Se resetea el contador en alto y comienza a contar el contador en bajo
	    	     * y se vuelve en un FLANCO BAJO*/
	    				WAIT=0;
 8000af0:	4b29      	ldr	r3, [pc, #164]	; (8000b98 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	701a      	strb	r2, [r3, #0]
	    				Cont_Button_active = 0;
 8000af6:	4b26      	ldr	r3, [pc, #152]	; (8000b90 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	601a      	str	r2, [r3, #0]
	    	    		Cont_Button_unactive++;
 8000afc:	4b27      	ldr	r3, [pc, #156]	; (8000b9c <HAL_TIM_PeriodElapsedCallback+0x108>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	1c5a      	adds	r2, r3, #1
 8000b02:	4b26      	ldr	r3, [pc, #152]	; (8000b9c <HAL_TIM_PeriodElapsedCallback+0x108>)
 8000b04:	601a      	str	r2, [r3, #0]

	    	    		if(Cont_Button_unactive>60)
 8000b06:	4b25      	ldr	r3, [pc, #148]	; (8000b9c <HAL_TIM_PeriodElapsedCallback+0x108>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	2b3c      	cmp	r3, #60	; 0x3c
 8000b0c:	d912      	bls.n	8000b34 <HAL_TIM_PeriodElapsedCallback+0xa0>
	    				{
	    	    /* CUANDO EL FLANCO BAJO ES MAYOR A 60 o 0.6s,
	    	     * el valor de CAMBIO aumenta*/
	    	    			CAMBIO++;
 8000b0e:	4b24      	ldr	r3, [pc, #144]	; (8000ba0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	3301      	adds	r3, #1
 8000b14:	b2da      	uxtb	r2, r3
 8000b16:	4b22      	ldr	r3, [pc, #136]	; (8000ba0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000b18:	701a      	strb	r2, [r3, #0]
	    					Pulso=LOW;
 8000b1a:	4b1e      	ldr	r3, [pc, #120]	; (8000b94 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	701a      	strb	r2, [r3, #0]
	    					Cont_Button_unactive=0;
 8000b20:	4b1e      	ldr	r3, [pc, #120]	; (8000b9c <HAL_TIM_PeriodElapsedCallback+0x108>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	601a      	str	r2, [r3, #0]

	    					if(CAMBIO>=2){// ES POR SI HAY OTRA PULSACION, Y EVITANDO UN ERROR DE REBOTE
 8000b26:	4b1e      	ldr	r3, [pc, #120]	; (8000ba0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	2b01      	cmp	r3, #1
 8000b2c:	d902      	bls.n	8000b34 <HAL_TIM_PeriodElapsedCallback+0xa0>
	    						CAMBIO=2;
 8000b2e:	4b1c      	ldr	r3, [pc, #112]	; (8000ba0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000b30:	2202      	movs	r2, #2
 8000b32:	701a      	strb	r2, [r3, #0]
	    				}

	    	}

//----------------------------Contador de pulsos-----------------------------------------//
	  		  if(CAMBIO==1)
 8000b34:	4b1a      	ldr	r3, [pc, #104]	; (8000ba0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	2b01      	cmp	r3, #1
 8000b3a:	d113      	bne.n	8000b64 <HAL_TIM_PeriodElapsedCallback+0xd0>
	  		  {
	  			//ES UN TIEMPO DE ESPERA PARA EL SIGUIENTE PULSO
				  WAIT++;
 8000b3c:	4b16      	ldr	r3, [pc, #88]	; (8000b98 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	3301      	adds	r3, #1
 8000b42:	b2da      	uxtb	r2, r3
 8000b44:	4b14      	ldr	r3, [pc, #80]	; (8000b98 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8000b46:	701a      	strb	r2, [r3, #0]
				  if(WAIT>250)
 8000b48:	4b13      	ldr	r3, [pc, #76]	; (8000b98 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	2bfa      	cmp	r3, #250	; 0xfa
 8000b4e:	d916      	bls.n	8000b7e <HAL_TIM_PeriodElapsedCallback+0xea>
				  {
					SENAL_STATE=1;
 8000b50:	4b0e      	ldr	r3, [pc, #56]	; (8000b8c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8000b52:	2201      	movs	r2, #1
 8000b54:	701a      	strb	r2, [r3, #0]
					WAIT=0;
 8000b56:	4b10      	ldr	r3, [pc, #64]	; (8000b98 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	701a      	strb	r2, [r3, #0]
					CAMBIO=0;
 8000b5c:	4b10      	ldr	r3, [pc, #64]	; (8000ba0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	701a      	strb	r2, [r3, #0]
				  CAMBIO=0;
	  		  }
	    }


}
 8000b62:	e00c      	b.n	8000b7e <HAL_TIM_PeriodElapsedCallback+0xea>
	  		  } else if (CAMBIO==2)
 8000b64:	4b0e      	ldr	r3, [pc, #56]	; (8000ba0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	2b02      	cmp	r3, #2
 8000b6a:	d108      	bne.n	8000b7e <HAL_TIM_PeriodElapsedCallback+0xea>
				  SENAL_STATE=2;
 8000b6c:	4b07      	ldr	r3, [pc, #28]	; (8000b8c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8000b6e:	2202      	movs	r2, #2
 8000b70:	701a      	strb	r2, [r3, #0]
				  WAIT=0;
 8000b72:	4b09      	ldr	r3, [pc, #36]	; (8000b98 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	701a      	strb	r2, [r3, #0]
				  CAMBIO=0;
 8000b78:	4b09      	ldr	r3, [pc, #36]	; (8000ba0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	701a      	strb	r2, [r3, #0]
}
 8000b7e:	46c0      	nop			; (mov r8, r8)
 8000b80:	46bd      	mov	sp, r7
 8000b82:	b002      	add	sp, #8
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	46c0      	nop			; (mov r8, r8)
 8000b88:	2000002c 	.word	0x2000002c
 8000b8c:	20000028 	.word	0x20000028
 8000b90:	20000158 	.word	0x20000158
 8000b94:	2000015c 	.word	0x2000015c
 8000b98:	2000015d 	.word	0x2000015d
 8000b9c:	20000160 	.word	0x20000160
 8000ba0:	20000164 	.word	0x20000164

08000ba4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ba8:	b672      	cpsid	i
}
 8000baa:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bac:	e7fe      	b.n	8000bac <Error_Handler+0x8>
	...

08000bb0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bb6:	4b0f      	ldr	r3, [pc, #60]	; (8000bf4 <HAL_MspInit+0x44>)
 8000bb8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000bba:	4b0e      	ldr	r3, [pc, #56]	; (8000bf4 <HAL_MspInit+0x44>)
 8000bbc:	2101      	movs	r1, #1
 8000bbe:	430a      	orrs	r2, r1
 8000bc0:	641a      	str	r2, [r3, #64]	; 0x40
 8000bc2:	4b0c      	ldr	r3, [pc, #48]	; (8000bf4 <HAL_MspInit+0x44>)
 8000bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	4013      	ands	r3, r2
 8000bca:	607b      	str	r3, [r7, #4]
 8000bcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bce:	4b09      	ldr	r3, [pc, #36]	; (8000bf4 <HAL_MspInit+0x44>)
 8000bd0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000bd2:	4b08      	ldr	r3, [pc, #32]	; (8000bf4 <HAL_MspInit+0x44>)
 8000bd4:	2180      	movs	r1, #128	; 0x80
 8000bd6:	0549      	lsls	r1, r1, #21
 8000bd8:	430a      	orrs	r2, r1
 8000bda:	63da      	str	r2, [r3, #60]	; 0x3c
 8000bdc:	4b05      	ldr	r3, [pc, #20]	; (8000bf4 <HAL_MspInit+0x44>)
 8000bde:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000be0:	2380      	movs	r3, #128	; 0x80
 8000be2:	055b      	lsls	r3, r3, #21
 8000be4:	4013      	ands	r3, r2
 8000be6:	603b      	str	r3, [r7, #0]
 8000be8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	46bd      	mov	sp, r7
 8000bee:	b002      	add	sp, #8
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	46c0      	nop			; (mov r8, r8)
 8000bf4:	40021000 	.word	0x40021000

08000bf8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b092      	sub	sp, #72	; 0x48
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c00:	2314      	movs	r3, #20
 8000c02:	18fb      	adds	r3, r7, r3
 8000c04:	0018      	movs	r0, r3
 8000c06:	2334      	movs	r3, #52	; 0x34
 8000c08:	001a      	movs	r2, r3
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	f003 fa68 	bl	80040e0 <memset>
  if(htim_base->Instance==TIM3)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a1f      	ldr	r2, [pc, #124]	; (8000c94 <HAL_TIM_Base_MspInit+0x9c>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d114      	bne.n	8000c44 <HAL_TIM_Base_MspInit+0x4c>
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */

    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000c1a:	4b1f      	ldr	r3, [pc, #124]	; (8000c98 <HAL_TIM_Base_MspInit+0xa0>)
 8000c1c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c1e:	4b1e      	ldr	r3, [pc, #120]	; (8000c98 <HAL_TIM_Base_MspInit+0xa0>)
 8000c20:	2102      	movs	r1, #2
 8000c22:	430a      	orrs	r2, r1
 8000c24:	63da      	str	r2, [r3, #60]	; 0x3c
 8000c26:	4b1c      	ldr	r3, [pc, #112]	; (8000c98 <HAL_TIM_Base_MspInit+0xa0>)
 8000c28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c2a:	2202      	movs	r2, #2
 8000c2c:	4013      	ands	r3, r2
 8000c2e:	613b      	str	r3, [r7, #16]
 8000c30:	693b      	ldr	r3, [r7, #16]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000c32:	2200      	movs	r2, #0
 8000c34:	2100      	movs	r1, #0
 8000c36:	2010      	movs	r0, #16
 8000c38:	f000 fa56 	bl	80010e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000c3c:	2010      	movs	r0, #16
 8000c3e:	f000 fa68 	bl	8001112 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8000c42:	e022      	b.n	8000c8a <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM15)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	4a14      	ldr	r2, [pc, #80]	; (8000c9c <HAL_TIM_Base_MspInit+0xa4>)
 8000c4a:	4293      	cmp	r3, r2
 8000c4c:	d11d      	bne.n	8000c8a <HAL_TIM_Base_MspInit+0x92>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM15;
 8000c4e:	2114      	movs	r1, #20
 8000c50:	187b      	adds	r3, r7, r1
 8000c52:	2280      	movs	r2, #128	; 0x80
 8000c54:	03d2      	lsls	r2, r2, #15
 8000c56:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim15ClockSelection = RCC_TIM15CLKSOURCE_PCLK1;
 8000c58:	187b      	adds	r3, r7, r1
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	62da      	str	r2, [r3, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c5e:	187b      	adds	r3, r7, r1
 8000c60:	0018      	movs	r0, r3
 8000c62:	f001 f921 	bl	8001ea8 <HAL_RCCEx_PeriphCLKConfig>
 8000c66:	1e03      	subs	r3, r0, #0
 8000c68:	d001      	beq.n	8000c6e <HAL_TIM_Base_MspInit+0x76>
      Error_Handler();
 8000c6a:	f7ff ff9b 	bl	8000ba4 <Error_Handler>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8000c6e:	4b0a      	ldr	r3, [pc, #40]	; (8000c98 <HAL_TIM_Base_MspInit+0xa0>)
 8000c70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c72:	4b09      	ldr	r3, [pc, #36]	; (8000c98 <HAL_TIM_Base_MspInit+0xa0>)
 8000c74:	2180      	movs	r1, #128	; 0x80
 8000c76:	0249      	lsls	r1, r1, #9
 8000c78:	430a      	orrs	r2, r1
 8000c7a:	641a      	str	r2, [r3, #64]	; 0x40
 8000c7c:	4b06      	ldr	r3, [pc, #24]	; (8000c98 <HAL_TIM_Base_MspInit+0xa0>)
 8000c7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c80:	2380      	movs	r3, #128	; 0x80
 8000c82:	025b      	lsls	r3, r3, #9
 8000c84:	4013      	ands	r3, r2
 8000c86:	60fb      	str	r3, [r7, #12]
 8000c88:	68fb      	ldr	r3, [r7, #12]
}
 8000c8a:	46c0      	nop			; (mov r8, r8)
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	b012      	add	sp, #72	; 0x48
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	46c0      	nop			; (mov r8, r8)
 8000c94:	40000400 	.word	0x40000400
 8000c98:	40021000 	.word	0x40021000
 8000c9c:	40014000 	.word	0x40014000

08000ca0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000ca0:	b590      	push	{r4, r7, lr}
 8000ca2:	b089      	sub	sp, #36	; 0x24
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca8:	240c      	movs	r4, #12
 8000caa:	193b      	adds	r3, r7, r4
 8000cac:	0018      	movs	r0, r3
 8000cae:	2314      	movs	r3, #20
 8000cb0:	001a      	movs	r2, r3
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	f003 fa14 	bl	80040e0 <memset>
  if(htim->Instance==TIM15)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a14      	ldr	r2, [pc, #80]	; (8000d10 <HAL_TIM_MspPostInit+0x70>)
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d121      	bne.n	8000d06 <HAL_TIM_MspPostInit+0x66>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cc2:	4b14      	ldr	r3, [pc, #80]	; (8000d14 <HAL_TIM_MspPostInit+0x74>)
 8000cc4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000cc6:	4b13      	ldr	r3, [pc, #76]	; (8000d14 <HAL_TIM_MspPostInit+0x74>)
 8000cc8:	2104      	movs	r1, #4
 8000cca:	430a      	orrs	r2, r1
 8000ccc:	635a      	str	r2, [r3, #52]	; 0x34
 8000cce:	4b11      	ldr	r3, [pc, #68]	; (8000d14 <HAL_TIM_MspPostInit+0x74>)
 8000cd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cd2:	2204      	movs	r2, #4
 8000cd4:	4013      	ands	r3, r2
 8000cd6:	60bb      	str	r3, [r7, #8]
 8000cd8:	68bb      	ldr	r3, [r7, #8]
    /**TIM15 GPIO Configuration
    PC1     ------> TIM15_CH1
    PC2     ------> TIM15_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000cda:	0021      	movs	r1, r4
 8000cdc:	187b      	adds	r3, r7, r1
 8000cde:	2206      	movs	r2, #6
 8000ce0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce2:	187b      	adds	r3, r7, r1
 8000ce4:	2202      	movs	r2, #2
 8000ce6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce8:	187b      	adds	r3, r7, r1
 8000cea:	2200      	movs	r2, #0
 8000cec:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cee:	187b      	adds	r3, r7, r1
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM15;
 8000cf4:	187b      	adds	r3, r7, r1
 8000cf6:	2202      	movs	r2, #2
 8000cf8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cfa:	187b      	adds	r3, r7, r1
 8000cfc:	4a06      	ldr	r2, [pc, #24]	; (8000d18 <HAL_TIM_MspPostInit+0x78>)
 8000cfe:	0019      	movs	r1, r3
 8000d00:	0010      	movs	r0, r2
 8000d02:	f000 fa23 	bl	800114c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8000d06:	46c0      	nop			; (mov r8, r8)
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	b009      	add	sp, #36	; 0x24
 8000d0c:	bd90      	pop	{r4, r7, pc}
 8000d0e:	46c0      	nop			; (mov r8, r8)
 8000d10:	40014000 	.word	0x40014000
 8000d14:	40021000 	.word	0x40021000
 8000d18:	50000800 	.word	0x50000800

08000d1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d1c:	b590      	push	{r4, r7, lr}
 8000d1e:	b097      	sub	sp, #92	; 0x5c
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d24:	2344      	movs	r3, #68	; 0x44
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	0018      	movs	r0, r3
 8000d2a:	2314      	movs	r3, #20
 8000d2c:	001a      	movs	r2, r3
 8000d2e:	2100      	movs	r1, #0
 8000d30:	f003 f9d6 	bl	80040e0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d34:	2410      	movs	r4, #16
 8000d36:	193b      	adds	r3, r7, r4
 8000d38:	0018      	movs	r0, r3
 8000d3a:	2334      	movs	r3, #52	; 0x34
 8000d3c:	001a      	movs	r2, r3
 8000d3e:	2100      	movs	r1, #0
 8000d40:	f003 f9ce 	bl	80040e0 <memset>
  if(huart->Instance==USART2)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a22      	ldr	r2, [pc, #136]	; (8000dd4 <HAL_UART_MspInit+0xb8>)
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d13e      	bne.n	8000dcc <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000d4e:	193b      	adds	r3, r7, r4
 8000d50:	2202      	movs	r2, #2
 8000d52:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000d54:	193b      	adds	r3, r7, r4
 8000d56:	2200      	movs	r2, #0
 8000d58:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d5a:	193b      	adds	r3, r7, r4
 8000d5c:	0018      	movs	r0, r3
 8000d5e:	f001 f8a3 	bl	8001ea8 <HAL_RCCEx_PeriphCLKConfig>
 8000d62:	1e03      	subs	r3, r0, #0
 8000d64:	d001      	beq.n	8000d6a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000d66:	f7ff ff1d 	bl	8000ba4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d6a:	4b1b      	ldr	r3, [pc, #108]	; (8000dd8 <HAL_UART_MspInit+0xbc>)
 8000d6c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d6e:	4b1a      	ldr	r3, [pc, #104]	; (8000dd8 <HAL_UART_MspInit+0xbc>)
 8000d70:	2180      	movs	r1, #128	; 0x80
 8000d72:	0289      	lsls	r1, r1, #10
 8000d74:	430a      	orrs	r2, r1
 8000d76:	63da      	str	r2, [r3, #60]	; 0x3c
 8000d78:	4b17      	ldr	r3, [pc, #92]	; (8000dd8 <HAL_UART_MspInit+0xbc>)
 8000d7a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d7c:	2380      	movs	r3, #128	; 0x80
 8000d7e:	029b      	lsls	r3, r3, #10
 8000d80:	4013      	ands	r3, r2
 8000d82:	60fb      	str	r3, [r7, #12]
 8000d84:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d86:	4b14      	ldr	r3, [pc, #80]	; (8000dd8 <HAL_UART_MspInit+0xbc>)
 8000d88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d8a:	4b13      	ldr	r3, [pc, #76]	; (8000dd8 <HAL_UART_MspInit+0xbc>)
 8000d8c:	2101      	movs	r1, #1
 8000d8e:	430a      	orrs	r2, r1
 8000d90:	635a      	str	r2, [r3, #52]	; 0x34
 8000d92:	4b11      	ldr	r3, [pc, #68]	; (8000dd8 <HAL_UART_MspInit+0xbc>)
 8000d94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d96:	2201      	movs	r2, #1
 8000d98:	4013      	ands	r3, r2
 8000d9a:	60bb      	str	r3, [r7, #8]
 8000d9c:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000d9e:	2144      	movs	r1, #68	; 0x44
 8000da0:	187b      	adds	r3, r7, r1
 8000da2:	220c      	movs	r2, #12
 8000da4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da6:	187b      	adds	r3, r7, r1
 8000da8:	2202      	movs	r2, #2
 8000daa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000dac:	187b      	adds	r3, r7, r1
 8000dae:	2201      	movs	r2, #1
 8000db0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db2:	187b      	adds	r3, r7, r1
 8000db4:	2200      	movs	r2, #0
 8000db6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000db8:	187b      	adds	r3, r7, r1
 8000dba:	2201      	movs	r2, #1
 8000dbc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dbe:	187a      	adds	r2, r7, r1
 8000dc0:	23a0      	movs	r3, #160	; 0xa0
 8000dc2:	05db      	lsls	r3, r3, #23
 8000dc4:	0011      	movs	r1, r2
 8000dc6:	0018      	movs	r0, r3
 8000dc8:	f000 f9c0 	bl	800114c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000dcc:	46c0      	nop			; (mov r8, r8)
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	b017      	add	sp, #92	; 0x5c
 8000dd2:	bd90      	pop	{r4, r7, pc}
 8000dd4:	40004400 	.word	0x40004400
 8000dd8:	40021000 	.word	0x40021000

08000ddc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000de0:	e7fe      	b.n	8000de0 <NMI_Handler+0x4>

08000de2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000de2:	b580      	push	{r7, lr}
 8000de4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000de6:	e7fe      	b.n	8000de6 <HardFault_Handler+0x4>

08000de8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000dec:	46c0      	nop			; (mov r8, r8)
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}

08000df2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000df2:	b580      	push	{r7, lr}
 8000df4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000df6:	46c0      	nop			; (mov r8, r8)
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}

08000dfc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e00:	f000 f8aa 	bl	8000f58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e04:	46c0      	nop			; (mov r8, r8)
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
	...

08000e0c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000e10:	4b03      	ldr	r3, [pc, #12]	; (8000e20 <TIM3_IRQHandler+0x14>)
 8000e12:	0018      	movs	r0, r3
 8000e14:	f001 fb14 	bl	8002440 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000e18:	46c0      	nop			; (mov r8, r8)
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	46c0      	nop			; (mov r8, r8)
 8000e20:	2000002c 	.word	0x2000002c

08000e24 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e28:	46c0      	nop			; (mov r8, r8)
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
	...

08000e30 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e30:	480d      	ldr	r0, [pc, #52]	; (8000e68 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e32:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e34:	f7ff fff6 	bl	8000e24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e38:	480c      	ldr	r0, [pc, #48]	; (8000e6c <LoopForever+0x6>)
  ldr r1, =_edata
 8000e3a:	490d      	ldr	r1, [pc, #52]	; (8000e70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e3c:	4a0d      	ldr	r2, [pc, #52]	; (8000e74 <LoopForever+0xe>)
  movs r3, #0
 8000e3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e40:	e002      	b.n	8000e48 <LoopCopyDataInit>

08000e42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e46:	3304      	adds	r3, #4

08000e48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e4c:	d3f9      	bcc.n	8000e42 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e4e:	4a0a      	ldr	r2, [pc, #40]	; (8000e78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e50:	4c0a      	ldr	r4, [pc, #40]	; (8000e7c <LoopForever+0x16>)
  movs r3, #0
 8000e52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e54:	e001      	b.n	8000e5a <LoopFillZerobss>

08000e56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e58:	3204      	adds	r2, #4

08000e5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e5c:	d3fb      	bcc.n	8000e56 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e5e:	f003 f91b 	bl	8004098 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000e62:	f7ff fbdb 	bl	800061c <main>

08000e66 <LoopForever>:

LoopForever:
  b LoopForever
 8000e66:	e7fe      	b.n	8000e66 <LoopForever>
  ldr   r0, =_estack
 8000e68:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000e6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e70:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000e74:	080041f4 	.word	0x080041f4
  ldr r2, =_sbss
 8000e78:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000e7c:	2000016c 	.word	0x2000016c

08000e80 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e80:	e7fe      	b.n	8000e80 <ADC1_COMP_IRQHandler>
	...

08000e84 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e8a:	1dfb      	adds	r3, r7, #7
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e90:	4b0b      	ldr	r3, [pc, #44]	; (8000ec0 <HAL_Init+0x3c>)
 8000e92:	681a      	ldr	r2, [r3, #0]
 8000e94:	4b0a      	ldr	r3, [pc, #40]	; (8000ec0 <HAL_Init+0x3c>)
 8000e96:	2180      	movs	r1, #128	; 0x80
 8000e98:	0049      	lsls	r1, r1, #1
 8000e9a:	430a      	orrs	r2, r1
 8000e9c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e9e:	2000      	movs	r0, #0
 8000ea0:	f000 f810 	bl	8000ec4 <HAL_InitTick>
 8000ea4:	1e03      	subs	r3, r0, #0
 8000ea6:	d003      	beq.n	8000eb0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000ea8:	1dfb      	adds	r3, r7, #7
 8000eaa:	2201      	movs	r2, #1
 8000eac:	701a      	strb	r2, [r3, #0]
 8000eae:	e001      	b.n	8000eb4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000eb0:	f7ff fe7e 	bl	8000bb0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000eb4:	1dfb      	adds	r3, r7, #7
 8000eb6:	781b      	ldrb	r3, [r3, #0]
}
 8000eb8:	0018      	movs	r0, r3
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	b002      	add	sp, #8
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	40022000 	.word	0x40022000

08000ec4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ec4:	b590      	push	{r4, r7, lr}
 8000ec6:	b085      	sub	sp, #20
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ecc:	230f      	movs	r3, #15
 8000ece:	18fb      	adds	r3, r7, r3
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000ed4:	4b1d      	ldr	r3, [pc, #116]	; (8000f4c <HAL_InitTick+0x88>)
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d02b      	beq.n	8000f34 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000edc:	4b1c      	ldr	r3, [pc, #112]	; (8000f50 <HAL_InitTick+0x8c>)
 8000ede:	681c      	ldr	r4, [r3, #0]
 8000ee0:	4b1a      	ldr	r3, [pc, #104]	; (8000f4c <HAL_InitTick+0x88>)
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	0019      	movs	r1, r3
 8000ee6:	23fa      	movs	r3, #250	; 0xfa
 8000ee8:	0098      	lsls	r0, r3, #2
 8000eea:	f7ff f90b 	bl	8000104 <__udivsi3>
 8000eee:	0003      	movs	r3, r0
 8000ef0:	0019      	movs	r1, r3
 8000ef2:	0020      	movs	r0, r4
 8000ef4:	f7ff f906 	bl	8000104 <__udivsi3>
 8000ef8:	0003      	movs	r3, r0
 8000efa:	0018      	movs	r0, r3
 8000efc:	f000 f919 	bl	8001132 <HAL_SYSTICK_Config>
 8000f00:	1e03      	subs	r3, r0, #0
 8000f02:	d112      	bne.n	8000f2a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2b03      	cmp	r3, #3
 8000f08:	d80a      	bhi.n	8000f20 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f0a:	6879      	ldr	r1, [r7, #4]
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	425b      	negs	r3, r3
 8000f10:	2200      	movs	r2, #0
 8000f12:	0018      	movs	r0, r3
 8000f14:	f000 f8e8 	bl	80010e8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f18:	4b0e      	ldr	r3, [pc, #56]	; (8000f54 <HAL_InitTick+0x90>)
 8000f1a:	687a      	ldr	r2, [r7, #4]
 8000f1c:	601a      	str	r2, [r3, #0]
 8000f1e:	e00d      	b.n	8000f3c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000f20:	230f      	movs	r3, #15
 8000f22:	18fb      	adds	r3, r7, r3
 8000f24:	2201      	movs	r2, #1
 8000f26:	701a      	strb	r2, [r3, #0]
 8000f28:	e008      	b.n	8000f3c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f2a:	230f      	movs	r3, #15
 8000f2c:	18fb      	adds	r3, r7, r3
 8000f2e:	2201      	movs	r2, #1
 8000f30:	701a      	strb	r2, [r3, #0]
 8000f32:	e003      	b.n	8000f3c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f34:	230f      	movs	r3, #15
 8000f36:	18fb      	adds	r3, r7, r3
 8000f38:	2201      	movs	r2, #1
 8000f3a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000f3c:	230f      	movs	r3, #15
 8000f3e:	18fb      	adds	r3, r7, r3
 8000f40:	781b      	ldrb	r3, [r3, #0]
}
 8000f42:	0018      	movs	r0, r3
 8000f44:	46bd      	mov	sp, r7
 8000f46:	b005      	add	sp, #20
 8000f48:	bd90      	pop	{r4, r7, pc}
 8000f4a:	46c0      	nop			; (mov r8, r8)
 8000f4c:	20000008 	.word	0x20000008
 8000f50:	20000000 	.word	0x20000000
 8000f54:	20000004 	.word	0x20000004

08000f58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f5c:	4b05      	ldr	r3, [pc, #20]	; (8000f74 <HAL_IncTick+0x1c>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	001a      	movs	r2, r3
 8000f62:	4b05      	ldr	r3, [pc, #20]	; (8000f78 <HAL_IncTick+0x20>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	18d2      	adds	r2, r2, r3
 8000f68:	4b03      	ldr	r3, [pc, #12]	; (8000f78 <HAL_IncTick+0x20>)
 8000f6a:	601a      	str	r2, [r3, #0]
}
 8000f6c:	46c0      	nop			; (mov r8, r8)
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	46c0      	nop			; (mov r8, r8)
 8000f74:	20000008 	.word	0x20000008
 8000f78:	20000168 	.word	0x20000168

08000f7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f80:	4b02      	ldr	r3, [pc, #8]	; (8000f8c <HAL_GetTick+0x10>)
 8000f82:	681b      	ldr	r3, [r3, #0]
}
 8000f84:	0018      	movs	r0, r3
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	46c0      	nop			; (mov r8, r8)
 8000f8c:	20000168 	.word	0x20000168

08000f90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	0002      	movs	r2, r0
 8000f98:	1dfb      	adds	r3, r7, #7
 8000f9a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f9c:	1dfb      	adds	r3, r7, #7
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	2b7f      	cmp	r3, #127	; 0x7f
 8000fa2:	d809      	bhi.n	8000fb8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fa4:	1dfb      	adds	r3, r7, #7
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	001a      	movs	r2, r3
 8000faa:	231f      	movs	r3, #31
 8000fac:	401a      	ands	r2, r3
 8000fae:	4b04      	ldr	r3, [pc, #16]	; (8000fc0 <__NVIC_EnableIRQ+0x30>)
 8000fb0:	2101      	movs	r1, #1
 8000fb2:	4091      	lsls	r1, r2
 8000fb4:	000a      	movs	r2, r1
 8000fb6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000fb8:	46c0      	nop			; (mov r8, r8)
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	b002      	add	sp, #8
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	e000e100 	.word	0xe000e100

08000fc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fc4:	b590      	push	{r4, r7, lr}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	0002      	movs	r2, r0
 8000fcc:	6039      	str	r1, [r7, #0]
 8000fce:	1dfb      	adds	r3, r7, #7
 8000fd0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000fd2:	1dfb      	adds	r3, r7, #7
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	2b7f      	cmp	r3, #127	; 0x7f
 8000fd8:	d828      	bhi.n	800102c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fda:	4a2f      	ldr	r2, [pc, #188]	; (8001098 <__NVIC_SetPriority+0xd4>)
 8000fdc:	1dfb      	adds	r3, r7, #7
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	b25b      	sxtb	r3, r3
 8000fe2:	089b      	lsrs	r3, r3, #2
 8000fe4:	33c0      	adds	r3, #192	; 0xc0
 8000fe6:	009b      	lsls	r3, r3, #2
 8000fe8:	589b      	ldr	r3, [r3, r2]
 8000fea:	1dfa      	adds	r2, r7, #7
 8000fec:	7812      	ldrb	r2, [r2, #0]
 8000fee:	0011      	movs	r1, r2
 8000ff0:	2203      	movs	r2, #3
 8000ff2:	400a      	ands	r2, r1
 8000ff4:	00d2      	lsls	r2, r2, #3
 8000ff6:	21ff      	movs	r1, #255	; 0xff
 8000ff8:	4091      	lsls	r1, r2
 8000ffa:	000a      	movs	r2, r1
 8000ffc:	43d2      	mvns	r2, r2
 8000ffe:	401a      	ands	r2, r3
 8001000:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	019b      	lsls	r3, r3, #6
 8001006:	22ff      	movs	r2, #255	; 0xff
 8001008:	401a      	ands	r2, r3
 800100a:	1dfb      	adds	r3, r7, #7
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	0018      	movs	r0, r3
 8001010:	2303      	movs	r3, #3
 8001012:	4003      	ands	r3, r0
 8001014:	00db      	lsls	r3, r3, #3
 8001016:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001018:	481f      	ldr	r0, [pc, #124]	; (8001098 <__NVIC_SetPriority+0xd4>)
 800101a:	1dfb      	adds	r3, r7, #7
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	b25b      	sxtb	r3, r3
 8001020:	089b      	lsrs	r3, r3, #2
 8001022:	430a      	orrs	r2, r1
 8001024:	33c0      	adds	r3, #192	; 0xc0
 8001026:	009b      	lsls	r3, r3, #2
 8001028:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800102a:	e031      	b.n	8001090 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800102c:	4a1b      	ldr	r2, [pc, #108]	; (800109c <__NVIC_SetPriority+0xd8>)
 800102e:	1dfb      	adds	r3, r7, #7
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	0019      	movs	r1, r3
 8001034:	230f      	movs	r3, #15
 8001036:	400b      	ands	r3, r1
 8001038:	3b08      	subs	r3, #8
 800103a:	089b      	lsrs	r3, r3, #2
 800103c:	3306      	adds	r3, #6
 800103e:	009b      	lsls	r3, r3, #2
 8001040:	18d3      	adds	r3, r2, r3
 8001042:	3304      	adds	r3, #4
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	1dfa      	adds	r2, r7, #7
 8001048:	7812      	ldrb	r2, [r2, #0]
 800104a:	0011      	movs	r1, r2
 800104c:	2203      	movs	r2, #3
 800104e:	400a      	ands	r2, r1
 8001050:	00d2      	lsls	r2, r2, #3
 8001052:	21ff      	movs	r1, #255	; 0xff
 8001054:	4091      	lsls	r1, r2
 8001056:	000a      	movs	r2, r1
 8001058:	43d2      	mvns	r2, r2
 800105a:	401a      	ands	r2, r3
 800105c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	019b      	lsls	r3, r3, #6
 8001062:	22ff      	movs	r2, #255	; 0xff
 8001064:	401a      	ands	r2, r3
 8001066:	1dfb      	adds	r3, r7, #7
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	0018      	movs	r0, r3
 800106c:	2303      	movs	r3, #3
 800106e:	4003      	ands	r3, r0
 8001070:	00db      	lsls	r3, r3, #3
 8001072:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001074:	4809      	ldr	r0, [pc, #36]	; (800109c <__NVIC_SetPriority+0xd8>)
 8001076:	1dfb      	adds	r3, r7, #7
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	001c      	movs	r4, r3
 800107c:	230f      	movs	r3, #15
 800107e:	4023      	ands	r3, r4
 8001080:	3b08      	subs	r3, #8
 8001082:	089b      	lsrs	r3, r3, #2
 8001084:	430a      	orrs	r2, r1
 8001086:	3306      	adds	r3, #6
 8001088:	009b      	lsls	r3, r3, #2
 800108a:	18c3      	adds	r3, r0, r3
 800108c:	3304      	adds	r3, #4
 800108e:	601a      	str	r2, [r3, #0]
}
 8001090:	46c0      	nop			; (mov r8, r8)
 8001092:	46bd      	mov	sp, r7
 8001094:	b003      	add	sp, #12
 8001096:	bd90      	pop	{r4, r7, pc}
 8001098:	e000e100 	.word	0xe000e100
 800109c:	e000ed00 	.word	0xe000ed00

080010a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	1e5a      	subs	r2, r3, #1
 80010ac:	2380      	movs	r3, #128	; 0x80
 80010ae:	045b      	lsls	r3, r3, #17
 80010b0:	429a      	cmp	r2, r3
 80010b2:	d301      	bcc.n	80010b8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010b4:	2301      	movs	r3, #1
 80010b6:	e010      	b.n	80010da <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010b8:	4b0a      	ldr	r3, [pc, #40]	; (80010e4 <SysTick_Config+0x44>)
 80010ba:	687a      	ldr	r2, [r7, #4]
 80010bc:	3a01      	subs	r2, #1
 80010be:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010c0:	2301      	movs	r3, #1
 80010c2:	425b      	negs	r3, r3
 80010c4:	2103      	movs	r1, #3
 80010c6:	0018      	movs	r0, r3
 80010c8:	f7ff ff7c 	bl	8000fc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010cc:	4b05      	ldr	r3, [pc, #20]	; (80010e4 <SysTick_Config+0x44>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010d2:	4b04      	ldr	r3, [pc, #16]	; (80010e4 <SysTick_Config+0x44>)
 80010d4:	2207      	movs	r2, #7
 80010d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010d8:	2300      	movs	r3, #0
}
 80010da:	0018      	movs	r0, r3
 80010dc:	46bd      	mov	sp, r7
 80010de:	b002      	add	sp, #8
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	46c0      	nop			; (mov r8, r8)
 80010e4:	e000e010 	.word	0xe000e010

080010e8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b084      	sub	sp, #16
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	60b9      	str	r1, [r7, #8]
 80010f0:	607a      	str	r2, [r7, #4]
 80010f2:	210f      	movs	r1, #15
 80010f4:	187b      	adds	r3, r7, r1
 80010f6:	1c02      	adds	r2, r0, #0
 80010f8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80010fa:	68ba      	ldr	r2, [r7, #8]
 80010fc:	187b      	adds	r3, r7, r1
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	b25b      	sxtb	r3, r3
 8001102:	0011      	movs	r1, r2
 8001104:	0018      	movs	r0, r3
 8001106:	f7ff ff5d 	bl	8000fc4 <__NVIC_SetPriority>
}
 800110a:	46c0      	nop			; (mov r8, r8)
 800110c:	46bd      	mov	sp, r7
 800110e:	b004      	add	sp, #16
 8001110:	bd80      	pop	{r7, pc}

08001112 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001112:	b580      	push	{r7, lr}
 8001114:	b082      	sub	sp, #8
 8001116:	af00      	add	r7, sp, #0
 8001118:	0002      	movs	r2, r0
 800111a:	1dfb      	adds	r3, r7, #7
 800111c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800111e:	1dfb      	adds	r3, r7, #7
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	b25b      	sxtb	r3, r3
 8001124:	0018      	movs	r0, r3
 8001126:	f7ff ff33 	bl	8000f90 <__NVIC_EnableIRQ>
}
 800112a:	46c0      	nop			; (mov r8, r8)
 800112c:	46bd      	mov	sp, r7
 800112e:	b002      	add	sp, #8
 8001130:	bd80      	pop	{r7, pc}

08001132 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001132:	b580      	push	{r7, lr}
 8001134:	b082      	sub	sp, #8
 8001136:	af00      	add	r7, sp, #0
 8001138:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	0018      	movs	r0, r3
 800113e:	f7ff ffaf 	bl	80010a0 <SysTick_Config>
 8001142:	0003      	movs	r3, r0
}
 8001144:	0018      	movs	r0, r3
 8001146:	46bd      	mov	sp, r7
 8001148:	b002      	add	sp, #8
 800114a:	bd80      	pop	{r7, pc}

0800114c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b086      	sub	sp, #24
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001156:	2300      	movs	r3, #0
 8001158:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800115a:	e147      	b.n	80013ec <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	2101      	movs	r1, #1
 8001162:	697a      	ldr	r2, [r7, #20]
 8001164:	4091      	lsls	r1, r2
 8001166:	000a      	movs	r2, r1
 8001168:	4013      	ands	r3, r2
 800116a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d100      	bne.n	8001174 <HAL_GPIO_Init+0x28>
 8001172:	e138      	b.n	80013e6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	2203      	movs	r2, #3
 800117a:	4013      	ands	r3, r2
 800117c:	2b01      	cmp	r3, #1
 800117e:	d005      	beq.n	800118c <HAL_GPIO_Init+0x40>
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	2203      	movs	r2, #3
 8001186:	4013      	ands	r3, r2
 8001188:	2b02      	cmp	r3, #2
 800118a:	d130      	bne.n	80011ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	689b      	ldr	r3, [r3, #8]
 8001190:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	005b      	lsls	r3, r3, #1
 8001196:	2203      	movs	r2, #3
 8001198:	409a      	lsls	r2, r3
 800119a:	0013      	movs	r3, r2
 800119c:	43da      	mvns	r2, r3
 800119e:	693b      	ldr	r3, [r7, #16]
 80011a0:	4013      	ands	r3, r2
 80011a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	68da      	ldr	r2, [r3, #12]
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	005b      	lsls	r3, r3, #1
 80011ac:	409a      	lsls	r2, r3
 80011ae:	0013      	movs	r3, r2
 80011b0:	693a      	ldr	r2, [r7, #16]
 80011b2:	4313      	orrs	r3, r2
 80011b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	693a      	ldr	r2, [r7, #16]
 80011ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80011c2:	2201      	movs	r2, #1
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	409a      	lsls	r2, r3
 80011c8:	0013      	movs	r3, r2
 80011ca:	43da      	mvns	r2, r3
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	4013      	ands	r3, r2
 80011d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	091b      	lsrs	r3, r3, #4
 80011d8:	2201      	movs	r2, #1
 80011da:	401a      	ands	r2, r3
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	409a      	lsls	r2, r3
 80011e0:	0013      	movs	r3, r2
 80011e2:	693a      	ldr	r2, [r7, #16]
 80011e4:	4313      	orrs	r3, r2
 80011e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	693a      	ldr	r2, [r7, #16]
 80011ec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	2203      	movs	r2, #3
 80011f4:	4013      	ands	r3, r2
 80011f6:	2b03      	cmp	r3, #3
 80011f8:	d017      	beq.n	800122a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	68db      	ldr	r3, [r3, #12]
 80011fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	2203      	movs	r2, #3
 8001206:	409a      	lsls	r2, r3
 8001208:	0013      	movs	r3, r2
 800120a:	43da      	mvns	r2, r3
 800120c:	693b      	ldr	r3, [r7, #16]
 800120e:	4013      	ands	r3, r2
 8001210:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	689a      	ldr	r2, [r3, #8]
 8001216:	697b      	ldr	r3, [r7, #20]
 8001218:	005b      	lsls	r3, r3, #1
 800121a:	409a      	lsls	r2, r3
 800121c:	0013      	movs	r3, r2
 800121e:	693a      	ldr	r2, [r7, #16]
 8001220:	4313      	orrs	r3, r2
 8001222:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	693a      	ldr	r2, [r7, #16]
 8001228:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	2203      	movs	r2, #3
 8001230:	4013      	ands	r3, r2
 8001232:	2b02      	cmp	r3, #2
 8001234:	d123      	bne.n	800127e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	08da      	lsrs	r2, r3, #3
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	3208      	adds	r2, #8
 800123e:	0092      	lsls	r2, r2, #2
 8001240:	58d3      	ldr	r3, [r2, r3]
 8001242:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	2207      	movs	r2, #7
 8001248:	4013      	ands	r3, r2
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	220f      	movs	r2, #15
 800124e:	409a      	lsls	r2, r3
 8001250:	0013      	movs	r3, r2
 8001252:	43da      	mvns	r2, r3
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	4013      	ands	r3, r2
 8001258:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	691a      	ldr	r2, [r3, #16]
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	2107      	movs	r1, #7
 8001262:	400b      	ands	r3, r1
 8001264:	009b      	lsls	r3, r3, #2
 8001266:	409a      	lsls	r2, r3
 8001268:	0013      	movs	r3, r2
 800126a:	693a      	ldr	r2, [r7, #16]
 800126c:	4313      	orrs	r3, r2
 800126e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	08da      	lsrs	r2, r3, #3
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	3208      	adds	r2, #8
 8001278:	0092      	lsls	r2, r2, #2
 800127a:	6939      	ldr	r1, [r7, #16]
 800127c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	005b      	lsls	r3, r3, #1
 8001288:	2203      	movs	r2, #3
 800128a:	409a      	lsls	r2, r3
 800128c:	0013      	movs	r3, r2
 800128e:	43da      	mvns	r2, r3
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	4013      	ands	r3, r2
 8001294:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	2203      	movs	r2, #3
 800129c:	401a      	ands	r2, r3
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	005b      	lsls	r3, r3, #1
 80012a2:	409a      	lsls	r2, r3
 80012a4:	0013      	movs	r3, r2
 80012a6:	693a      	ldr	r2, [r7, #16]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	693a      	ldr	r2, [r7, #16]
 80012b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	685a      	ldr	r2, [r3, #4]
 80012b6:	23c0      	movs	r3, #192	; 0xc0
 80012b8:	029b      	lsls	r3, r3, #10
 80012ba:	4013      	ands	r3, r2
 80012bc:	d100      	bne.n	80012c0 <HAL_GPIO_Init+0x174>
 80012be:	e092      	b.n	80013e6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80012c0:	4a50      	ldr	r2, [pc, #320]	; (8001404 <HAL_GPIO_Init+0x2b8>)
 80012c2:	697b      	ldr	r3, [r7, #20]
 80012c4:	089b      	lsrs	r3, r3, #2
 80012c6:	3318      	adds	r3, #24
 80012c8:	009b      	lsls	r3, r3, #2
 80012ca:	589b      	ldr	r3, [r3, r2]
 80012cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	2203      	movs	r2, #3
 80012d2:	4013      	ands	r3, r2
 80012d4:	00db      	lsls	r3, r3, #3
 80012d6:	220f      	movs	r2, #15
 80012d8:	409a      	lsls	r2, r3
 80012da:	0013      	movs	r3, r2
 80012dc:	43da      	mvns	r2, r3
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	4013      	ands	r3, r2
 80012e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80012e4:	687a      	ldr	r2, [r7, #4]
 80012e6:	23a0      	movs	r3, #160	; 0xa0
 80012e8:	05db      	lsls	r3, r3, #23
 80012ea:	429a      	cmp	r2, r3
 80012ec:	d013      	beq.n	8001316 <HAL_GPIO_Init+0x1ca>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	4a45      	ldr	r2, [pc, #276]	; (8001408 <HAL_GPIO_Init+0x2bc>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d00d      	beq.n	8001312 <HAL_GPIO_Init+0x1c6>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	4a44      	ldr	r2, [pc, #272]	; (800140c <HAL_GPIO_Init+0x2c0>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d007      	beq.n	800130e <HAL_GPIO_Init+0x1c2>
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4a43      	ldr	r2, [pc, #268]	; (8001410 <HAL_GPIO_Init+0x2c4>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d101      	bne.n	800130a <HAL_GPIO_Init+0x1be>
 8001306:	2303      	movs	r3, #3
 8001308:	e006      	b.n	8001318 <HAL_GPIO_Init+0x1cc>
 800130a:	2305      	movs	r3, #5
 800130c:	e004      	b.n	8001318 <HAL_GPIO_Init+0x1cc>
 800130e:	2302      	movs	r3, #2
 8001310:	e002      	b.n	8001318 <HAL_GPIO_Init+0x1cc>
 8001312:	2301      	movs	r3, #1
 8001314:	e000      	b.n	8001318 <HAL_GPIO_Init+0x1cc>
 8001316:	2300      	movs	r3, #0
 8001318:	697a      	ldr	r2, [r7, #20]
 800131a:	2103      	movs	r1, #3
 800131c:	400a      	ands	r2, r1
 800131e:	00d2      	lsls	r2, r2, #3
 8001320:	4093      	lsls	r3, r2
 8001322:	693a      	ldr	r2, [r7, #16]
 8001324:	4313      	orrs	r3, r2
 8001326:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001328:	4936      	ldr	r1, [pc, #216]	; (8001404 <HAL_GPIO_Init+0x2b8>)
 800132a:	697b      	ldr	r3, [r7, #20]
 800132c:	089b      	lsrs	r3, r3, #2
 800132e:	3318      	adds	r3, #24
 8001330:	009b      	lsls	r3, r3, #2
 8001332:	693a      	ldr	r2, [r7, #16]
 8001334:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001336:	4b33      	ldr	r3, [pc, #204]	; (8001404 <HAL_GPIO_Init+0x2b8>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	43da      	mvns	r2, r3
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	4013      	ands	r3, r2
 8001344:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	685a      	ldr	r2, [r3, #4]
 800134a:	2380      	movs	r3, #128	; 0x80
 800134c:	035b      	lsls	r3, r3, #13
 800134e:	4013      	ands	r3, r2
 8001350:	d003      	beq.n	800135a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001352:	693a      	ldr	r2, [r7, #16]
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	4313      	orrs	r3, r2
 8001358:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800135a:	4b2a      	ldr	r3, [pc, #168]	; (8001404 <HAL_GPIO_Init+0x2b8>)
 800135c:	693a      	ldr	r2, [r7, #16]
 800135e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001360:	4b28      	ldr	r3, [pc, #160]	; (8001404 <HAL_GPIO_Init+0x2b8>)
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	43da      	mvns	r2, r3
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	4013      	ands	r3, r2
 800136e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	685a      	ldr	r2, [r3, #4]
 8001374:	2380      	movs	r3, #128	; 0x80
 8001376:	039b      	lsls	r3, r3, #14
 8001378:	4013      	ands	r3, r2
 800137a:	d003      	beq.n	8001384 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800137c:	693a      	ldr	r2, [r7, #16]
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	4313      	orrs	r3, r2
 8001382:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001384:	4b1f      	ldr	r3, [pc, #124]	; (8001404 <HAL_GPIO_Init+0x2b8>)
 8001386:	693a      	ldr	r2, [r7, #16]
 8001388:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800138a:	4a1e      	ldr	r2, [pc, #120]	; (8001404 <HAL_GPIO_Init+0x2b8>)
 800138c:	2384      	movs	r3, #132	; 0x84
 800138e:	58d3      	ldr	r3, [r2, r3]
 8001390:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	43da      	mvns	r2, r3
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	4013      	ands	r3, r2
 800139a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	685a      	ldr	r2, [r3, #4]
 80013a0:	2380      	movs	r3, #128	; 0x80
 80013a2:	029b      	lsls	r3, r3, #10
 80013a4:	4013      	ands	r3, r2
 80013a6:	d003      	beq.n	80013b0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80013a8:	693a      	ldr	r2, [r7, #16]
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	4313      	orrs	r3, r2
 80013ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80013b0:	4914      	ldr	r1, [pc, #80]	; (8001404 <HAL_GPIO_Init+0x2b8>)
 80013b2:	2284      	movs	r2, #132	; 0x84
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80013b8:	4a12      	ldr	r2, [pc, #72]	; (8001404 <HAL_GPIO_Init+0x2b8>)
 80013ba:	2380      	movs	r3, #128	; 0x80
 80013bc:	58d3      	ldr	r3, [r2, r3]
 80013be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	43da      	mvns	r2, r3
 80013c4:	693b      	ldr	r3, [r7, #16]
 80013c6:	4013      	ands	r3, r2
 80013c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	685a      	ldr	r2, [r3, #4]
 80013ce:	2380      	movs	r3, #128	; 0x80
 80013d0:	025b      	lsls	r3, r3, #9
 80013d2:	4013      	ands	r3, r2
 80013d4:	d003      	beq.n	80013de <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80013d6:	693a      	ldr	r2, [r7, #16]
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	4313      	orrs	r3, r2
 80013dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80013de:	4909      	ldr	r1, [pc, #36]	; (8001404 <HAL_GPIO_Init+0x2b8>)
 80013e0:	2280      	movs	r2, #128	; 0x80
 80013e2:	693b      	ldr	r3, [r7, #16]
 80013e4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	3301      	adds	r3, #1
 80013ea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	40da      	lsrs	r2, r3
 80013f4:	1e13      	subs	r3, r2, #0
 80013f6:	d000      	beq.n	80013fa <HAL_GPIO_Init+0x2ae>
 80013f8:	e6b0      	b.n	800115c <HAL_GPIO_Init+0x10>
  }
}
 80013fa:	46c0      	nop			; (mov r8, r8)
 80013fc:	46c0      	nop			; (mov r8, r8)
 80013fe:	46bd      	mov	sp, r7
 8001400:	b006      	add	sp, #24
 8001402:	bd80      	pop	{r7, pc}
 8001404:	40021800 	.word	0x40021800
 8001408:	50000400 	.word	0x50000400
 800140c:	50000800 	.word	0x50000800
 8001410:	50000c00 	.word	0x50000c00

08001414 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b084      	sub	sp, #16
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	000a      	movs	r2, r1
 800141e:	1cbb      	adds	r3, r7, #2
 8001420:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	691b      	ldr	r3, [r3, #16]
 8001426:	1cba      	adds	r2, r7, #2
 8001428:	8812      	ldrh	r2, [r2, #0]
 800142a:	4013      	ands	r3, r2
 800142c:	d004      	beq.n	8001438 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800142e:	230f      	movs	r3, #15
 8001430:	18fb      	adds	r3, r7, r3
 8001432:	2201      	movs	r2, #1
 8001434:	701a      	strb	r2, [r3, #0]
 8001436:	e003      	b.n	8001440 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001438:	230f      	movs	r3, #15
 800143a:	18fb      	adds	r3, r7, r3
 800143c:	2200      	movs	r2, #0
 800143e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001440:	230f      	movs	r3, #15
 8001442:	18fb      	adds	r3, r7, r3
 8001444:	781b      	ldrb	r3, [r3, #0]
}
 8001446:	0018      	movs	r0, r3
 8001448:	46bd      	mov	sp, r7
 800144a:	b004      	add	sp, #16
 800144c:	bd80      	pop	{r7, pc}

0800144e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800144e:	b580      	push	{r7, lr}
 8001450:	b082      	sub	sp, #8
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]
 8001456:	0008      	movs	r0, r1
 8001458:	0011      	movs	r1, r2
 800145a:	1cbb      	adds	r3, r7, #2
 800145c:	1c02      	adds	r2, r0, #0
 800145e:	801a      	strh	r2, [r3, #0]
 8001460:	1c7b      	adds	r3, r7, #1
 8001462:	1c0a      	adds	r2, r1, #0
 8001464:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001466:	1c7b      	adds	r3, r7, #1
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d004      	beq.n	8001478 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800146e:	1cbb      	adds	r3, r7, #2
 8001470:	881a      	ldrh	r2, [r3, #0]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001476:	e003      	b.n	8001480 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001478:	1cbb      	adds	r3, r7, #2
 800147a:	881a      	ldrh	r2, [r3, #0]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001480:	46c0      	nop			; (mov r8, r8)
 8001482:	46bd      	mov	sp, r7
 8001484:	b002      	add	sp, #8
 8001486:	bd80      	pop	{r7, pc}

08001488 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001490:	4b19      	ldr	r3, [pc, #100]	; (80014f8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a19      	ldr	r2, [pc, #100]	; (80014fc <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001496:	4013      	ands	r3, r2
 8001498:	0019      	movs	r1, r3
 800149a:	4b17      	ldr	r3, [pc, #92]	; (80014f8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800149c:	687a      	ldr	r2, [r7, #4]
 800149e:	430a      	orrs	r2, r1
 80014a0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80014a2:	687a      	ldr	r2, [r7, #4]
 80014a4:	2380      	movs	r3, #128	; 0x80
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	429a      	cmp	r2, r3
 80014aa:	d11f      	bne.n	80014ec <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80014ac:	4b14      	ldr	r3, [pc, #80]	; (8001500 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	0013      	movs	r3, r2
 80014b2:	005b      	lsls	r3, r3, #1
 80014b4:	189b      	adds	r3, r3, r2
 80014b6:	005b      	lsls	r3, r3, #1
 80014b8:	4912      	ldr	r1, [pc, #72]	; (8001504 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80014ba:	0018      	movs	r0, r3
 80014bc:	f7fe fe22 	bl	8000104 <__udivsi3>
 80014c0:	0003      	movs	r3, r0
 80014c2:	3301      	adds	r3, #1
 80014c4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80014c6:	e008      	b.n	80014da <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d003      	beq.n	80014d6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	3b01      	subs	r3, #1
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	e001      	b.n	80014da <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80014d6:	2303      	movs	r3, #3
 80014d8:	e009      	b.n	80014ee <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80014da:	4b07      	ldr	r3, [pc, #28]	; (80014f8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80014dc:	695a      	ldr	r2, [r3, #20]
 80014de:	2380      	movs	r3, #128	; 0x80
 80014e0:	00db      	lsls	r3, r3, #3
 80014e2:	401a      	ands	r2, r3
 80014e4:	2380      	movs	r3, #128	; 0x80
 80014e6:	00db      	lsls	r3, r3, #3
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d0ed      	beq.n	80014c8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80014ec:	2300      	movs	r3, #0
}
 80014ee:	0018      	movs	r0, r3
 80014f0:	46bd      	mov	sp, r7
 80014f2:	b004      	add	sp, #16
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	46c0      	nop			; (mov r8, r8)
 80014f8:	40007000 	.word	0x40007000
 80014fc:	fffff9ff 	.word	0xfffff9ff
 8001500:	20000000 	.word	0x20000000
 8001504:	000f4240 	.word	0x000f4240

08001508 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800150c:	4b03      	ldr	r3, [pc, #12]	; (800151c <LL_RCC_GetAPB1Prescaler+0x14>)
 800150e:	689a      	ldr	r2, [r3, #8]
 8001510:	23e0      	movs	r3, #224	; 0xe0
 8001512:	01db      	lsls	r3, r3, #7
 8001514:	4013      	ands	r3, r2
}
 8001516:	0018      	movs	r0, r3
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	40021000 	.word	0x40021000

08001520 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b088      	sub	sp, #32
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d101      	bne.n	8001532 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800152e:	2301      	movs	r3, #1
 8001530:	e2fe      	b.n	8001b30 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	2201      	movs	r2, #1
 8001538:	4013      	ands	r3, r2
 800153a:	d100      	bne.n	800153e <HAL_RCC_OscConfig+0x1e>
 800153c:	e07c      	b.n	8001638 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800153e:	4bc3      	ldr	r3, [pc, #780]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 8001540:	689b      	ldr	r3, [r3, #8]
 8001542:	2238      	movs	r2, #56	; 0x38
 8001544:	4013      	ands	r3, r2
 8001546:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001548:	4bc0      	ldr	r3, [pc, #768]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 800154a:	68db      	ldr	r3, [r3, #12]
 800154c:	2203      	movs	r2, #3
 800154e:	4013      	ands	r3, r2
 8001550:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001552:	69bb      	ldr	r3, [r7, #24]
 8001554:	2b10      	cmp	r3, #16
 8001556:	d102      	bne.n	800155e <HAL_RCC_OscConfig+0x3e>
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	2b03      	cmp	r3, #3
 800155c:	d002      	beq.n	8001564 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800155e:	69bb      	ldr	r3, [r7, #24]
 8001560:	2b08      	cmp	r3, #8
 8001562:	d10b      	bne.n	800157c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001564:	4bb9      	ldr	r3, [pc, #740]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 8001566:	681a      	ldr	r2, [r3, #0]
 8001568:	2380      	movs	r3, #128	; 0x80
 800156a:	029b      	lsls	r3, r3, #10
 800156c:	4013      	ands	r3, r2
 800156e:	d062      	beq.n	8001636 <HAL_RCC_OscConfig+0x116>
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d15e      	bne.n	8001636 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001578:	2301      	movs	r3, #1
 800157a:	e2d9      	b.n	8001b30 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	685a      	ldr	r2, [r3, #4]
 8001580:	2380      	movs	r3, #128	; 0x80
 8001582:	025b      	lsls	r3, r3, #9
 8001584:	429a      	cmp	r2, r3
 8001586:	d107      	bne.n	8001598 <HAL_RCC_OscConfig+0x78>
 8001588:	4bb0      	ldr	r3, [pc, #704]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	4baf      	ldr	r3, [pc, #700]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 800158e:	2180      	movs	r1, #128	; 0x80
 8001590:	0249      	lsls	r1, r1, #9
 8001592:	430a      	orrs	r2, r1
 8001594:	601a      	str	r2, [r3, #0]
 8001596:	e020      	b.n	80015da <HAL_RCC_OscConfig+0xba>
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	685a      	ldr	r2, [r3, #4]
 800159c:	23a0      	movs	r3, #160	; 0xa0
 800159e:	02db      	lsls	r3, r3, #11
 80015a0:	429a      	cmp	r2, r3
 80015a2:	d10e      	bne.n	80015c2 <HAL_RCC_OscConfig+0xa2>
 80015a4:	4ba9      	ldr	r3, [pc, #676]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	4ba8      	ldr	r3, [pc, #672]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 80015aa:	2180      	movs	r1, #128	; 0x80
 80015ac:	02c9      	lsls	r1, r1, #11
 80015ae:	430a      	orrs	r2, r1
 80015b0:	601a      	str	r2, [r3, #0]
 80015b2:	4ba6      	ldr	r3, [pc, #664]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	4ba5      	ldr	r3, [pc, #660]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 80015b8:	2180      	movs	r1, #128	; 0x80
 80015ba:	0249      	lsls	r1, r1, #9
 80015bc:	430a      	orrs	r2, r1
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	e00b      	b.n	80015da <HAL_RCC_OscConfig+0xba>
 80015c2:	4ba2      	ldr	r3, [pc, #648]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 80015c4:	681a      	ldr	r2, [r3, #0]
 80015c6:	4ba1      	ldr	r3, [pc, #644]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 80015c8:	49a1      	ldr	r1, [pc, #644]	; (8001850 <HAL_RCC_OscConfig+0x330>)
 80015ca:	400a      	ands	r2, r1
 80015cc:	601a      	str	r2, [r3, #0]
 80015ce:	4b9f      	ldr	r3, [pc, #636]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 80015d0:	681a      	ldr	r2, [r3, #0]
 80015d2:	4b9e      	ldr	r3, [pc, #632]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 80015d4:	499f      	ldr	r1, [pc, #636]	; (8001854 <HAL_RCC_OscConfig+0x334>)
 80015d6:	400a      	ands	r2, r1
 80015d8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d014      	beq.n	800160c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015e2:	f7ff fccb 	bl	8000f7c <HAL_GetTick>
 80015e6:	0003      	movs	r3, r0
 80015e8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015ea:	e008      	b.n	80015fe <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015ec:	f7ff fcc6 	bl	8000f7c <HAL_GetTick>
 80015f0:	0002      	movs	r2, r0
 80015f2:	693b      	ldr	r3, [r7, #16]
 80015f4:	1ad3      	subs	r3, r2, r3
 80015f6:	2b64      	cmp	r3, #100	; 0x64
 80015f8:	d901      	bls.n	80015fe <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80015fa:	2303      	movs	r3, #3
 80015fc:	e298      	b.n	8001b30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015fe:	4b93      	ldr	r3, [pc, #588]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	2380      	movs	r3, #128	; 0x80
 8001604:	029b      	lsls	r3, r3, #10
 8001606:	4013      	ands	r3, r2
 8001608:	d0f0      	beq.n	80015ec <HAL_RCC_OscConfig+0xcc>
 800160a:	e015      	b.n	8001638 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800160c:	f7ff fcb6 	bl	8000f7c <HAL_GetTick>
 8001610:	0003      	movs	r3, r0
 8001612:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001614:	e008      	b.n	8001628 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001616:	f7ff fcb1 	bl	8000f7c <HAL_GetTick>
 800161a:	0002      	movs	r2, r0
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	2b64      	cmp	r3, #100	; 0x64
 8001622:	d901      	bls.n	8001628 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001624:	2303      	movs	r3, #3
 8001626:	e283      	b.n	8001b30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001628:	4b88      	ldr	r3, [pc, #544]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 800162a:	681a      	ldr	r2, [r3, #0]
 800162c:	2380      	movs	r3, #128	; 0x80
 800162e:	029b      	lsls	r3, r3, #10
 8001630:	4013      	ands	r3, r2
 8001632:	d1f0      	bne.n	8001616 <HAL_RCC_OscConfig+0xf6>
 8001634:	e000      	b.n	8001638 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001636:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	2202      	movs	r2, #2
 800163e:	4013      	ands	r3, r2
 8001640:	d100      	bne.n	8001644 <HAL_RCC_OscConfig+0x124>
 8001642:	e099      	b.n	8001778 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001644:	4b81      	ldr	r3, [pc, #516]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 8001646:	689b      	ldr	r3, [r3, #8]
 8001648:	2238      	movs	r2, #56	; 0x38
 800164a:	4013      	ands	r3, r2
 800164c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800164e:	4b7f      	ldr	r3, [pc, #508]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 8001650:	68db      	ldr	r3, [r3, #12]
 8001652:	2203      	movs	r2, #3
 8001654:	4013      	ands	r3, r2
 8001656:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001658:	69bb      	ldr	r3, [r7, #24]
 800165a:	2b10      	cmp	r3, #16
 800165c:	d102      	bne.n	8001664 <HAL_RCC_OscConfig+0x144>
 800165e:	697b      	ldr	r3, [r7, #20]
 8001660:	2b02      	cmp	r3, #2
 8001662:	d002      	beq.n	800166a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001664:	69bb      	ldr	r3, [r7, #24]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d135      	bne.n	80016d6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800166a:	4b78      	ldr	r3, [pc, #480]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	2380      	movs	r3, #128	; 0x80
 8001670:	00db      	lsls	r3, r3, #3
 8001672:	4013      	ands	r3, r2
 8001674:	d005      	beq.n	8001682 <HAL_RCC_OscConfig+0x162>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	68db      	ldr	r3, [r3, #12]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d101      	bne.n	8001682 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e256      	b.n	8001b30 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001682:	4b72      	ldr	r3, [pc, #456]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	4a74      	ldr	r2, [pc, #464]	; (8001858 <HAL_RCC_OscConfig+0x338>)
 8001688:	4013      	ands	r3, r2
 800168a:	0019      	movs	r1, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	695b      	ldr	r3, [r3, #20]
 8001690:	021a      	lsls	r2, r3, #8
 8001692:	4b6e      	ldr	r3, [pc, #440]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 8001694:	430a      	orrs	r2, r1
 8001696:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001698:	69bb      	ldr	r3, [r7, #24]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d112      	bne.n	80016c4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800169e:	4b6b      	ldr	r3, [pc, #428]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4a6e      	ldr	r2, [pc, #440]	; (800185c <HAL_RCC_OscConfig+0x33c>)
 80016a4:	4013      	ands	r3, r2
 80016a6:	0019      	movs	r1, r3
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	691a      	ldr	r2, [r3, #16]
 80016ac:	4b67      	ldr	r3, [pc, #412]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 80016ae:	430a      	orrs	r2, r1
 80016b0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80016b2:	4b66      	ldr	r3, [pc, #408]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	0adb      	lsrs	r3, r3, #11
 80016b8:	2207      	movs	r2, #7
 80016ba:	4013      	ands	r3, r2
 80016bc:	4a68      	ldr	r2, [pc, #416]	; (8001860 <HAL_RCC_OscConfig+0x340>)
 80016be:	40da      	lsrs	r2, r3
 80016c0:	4b68      	ldr	r3, [pc, #416]	; (8001864 <HAL_RCC_OscConfig+0x344>)
 80016c2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80016c4:	4b68      	ldr	r3, [pc, #416]	; (8001868 <HAL_RCC_OscConfig+0x348>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	0018      	movs	r0, r3
 80016ca:	f7ff fbfb 	bl	8000ec4 <HAL_InitTick>
 80016ce:	1e03      	subs	r3, r0, #0
 80016d0:	d051      	beq.n	8001776 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80016d2:	2301      	movs	r3, #1
 80016d4:	e22c      	b.n	8001b30 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	68db      	ldr	r3, [r3, #12]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d030      	beq.n	8001740 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80016de:	4b5b      	ldr	r3, [pc, #364]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4a5e      	ldr	r2, [pc, #376]	; (800185c <HAL_RCC_OscConfig+0x33c>)
 80016e4:	4013      	ands	r3, r2
 80016e6:	0019      	movs	r1, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	691a      	ldr	r2, [r3, #16]
 80016ec:	4b57      	ldr	r3, [pc, #348]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 80016ee:	430a      	orrs	r2, r1
 80016f0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80016f2:	4b56      	ldr	r3, [pc, #344]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 80016f4:	681a      	ldr	r2, [r3, #0]
 80016f6:	4b55      	ldr	r3, [pc, #340]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 80016f8:	2180      	movs	r1, #128	; 0x80
 80016fa:	0049      	lsls	r1, r1, #1
 80016fc:	430a      	orrs	r2, r1
 80016fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001700:	f7ff fc3c 	bl	8000f7c <HAL_GetTick>
 8001704:	0003      	movs	r3, r0
 8001706:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001708:	e008      	b.n	800171c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800170a:	f7ff fc37 	bl	8000f7c <HAL_GetTick>
 800170e:	0002      	movs	r2, r0
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	2b02      	cmp	r3, #2
 8001716:	d901      	bls.n	800171c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001718:	2303      	movs	r3, #3
 800171a:	e209      	b.n	8001b30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800171c:	4b4b      	ldr	r3, [pc, #300]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	2380      	movs	r3, #128	; 0x80
 8001722:	00db      	lsls	r3, r3, #3
 8001724:	4013      	ands	r3, r2
 8001726:	d0f0      	beq.n	800170a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001728:	4b48      	ldr	r3, [pc, #288]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	4a4a      	ldr	r2, [pc, #296]	; (8001858 <HAL_RCC_OscConfig+0x338>)
 800172e:	4013      	ands	r3, r2
 8001730:	0019      	movs	r1, r3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	695b      	ldr	r3, [r3, #20]
 8001736:	021a      	lsls	r2, r3, #8
 8001738:	4b44      	ldr	r3, [pc, #272]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 800173a:	430a      	orrs	r2, r1
 800173c:	605a      	str	r2, [r3, #4]
 800173e:	e01b      	b.n	8001778 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001740:	4b42      	ldr	r3, [pc, #264]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 8001742:	681a      	ldr	r2, [r3, #0]
 8001744:	4b41      	ldr	r3, [pc, #260]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 8001746:	4949      	ldr	r1, [pc, #292]	; (800186c <HAL_RCC_OscConfig+0x34c>)
 8001748:	400a      	ands	r2, r1
 800174a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800174c:	f7ff fc16 	bl	8000f7c <HAL_GetTick>
 8001750:	0003      	movs	r3, r0
 8001752:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001754:	e008      	b.n	8001768 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001756:	f7ff fc11 	bl	8000f7c <HAL_GetTick>
 800175a:	0002      	movs	r2, r0
 800175c:	693b      	ldr	r3, [r7, #16]
 800175e:	1ad3      	subs	r3, r2, r3
 8001760:	2b02      	cmp	r3, #2
 8001762:	d901      	bls.n	8001768 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001764:	2303      	movs	r3, #3
 8001766:	e1e3      	b.n	8001b30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001768:	4b38      	ldr	r3, [pc, #224]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	2380      	movs	r3, #128	; 0x80
 800176e:	00db      	lsls	r3, r3, #3
 8001770:	4013      	ands	r3, r2
 8001772:	d1f0      	bne.n	8001756 <HAL_RCC_OscConfig+0x236>
 8001774:	e000      	b.n	8001778 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001776:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2208      	movs	r2, #8
 800177e:	4013      	ands	r3, r2
 8001780:	d047      	beq.n	8001812 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001782:	4b32      	ldr	r3, [pc, #200]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	2238      	movs	r2, #56	; 0x38
 8001788:	4013      	ands	r3, r2
 800178a:	2b18      	cmp	r3, #24
 800178c:	d10a      	bne.n	80017a4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800178e:	4b2f      	ldr	r3, [pc, #188]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 8001790:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001792:	2202      	movs	r2, #2
 8001794:	4013      	ands	r3, r2
 8001796:	d03c      	beq.n	8001812 <HAL_RCC_OscConfig+0x2f2>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	699b      	ldr	r3, [r3, #24]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d138      	bne.n	8001812 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80017a0:	2301      	movs	r3, #1
 80017a2:	e1c5      	b.n	8001b30 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	699b      	ldr	r3, [r3, #24]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d019      	beq.n	80017e0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80017ac:	4b27      	ldr	r3, [pc, #156]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 80017ae:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80017b0:	4b26      	ldr	r3, [pc, #152]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 80017b2:	2101      	movs	r1, #1
 80017b4:	430a      	orrs	r2, r1
 80017b6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017b8:	f7ff fbe0 	bl	8000f7c <HAL_GetTick>
 80017bc:	0003      	movs	r3, r0
 80017be:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017c0:	e008      	b.n	80017d4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017c2:	f7ff fbdb 	bl	8000f7c <HAL_GetTick>
 80017c6:	0002      	movs	r2, r0
 80017c8:	693b      	ldr	r3, [r7, #16]
 80017ca:	1ad3      	subs	r3, r2, r3
 80017cc:	2b02      	cmp	r3, #2
 80017ce:	d901      	bls.n	80017d4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80017d0:	2303      	movs	r3, #3
 80017d2:	e1ad      	b.n	8001b30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017d4:	4b1d      	ldr	r3, [pc, #116]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 80017d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017d8:	2202      	movs	r2, #2
 80017da:	4013      	ands	r3, r2
 80017dc:	d0f1      	beq.n	80017c2 <HAL_RCC_OscConfig+0x2a2>
 80017de:	e018      	b.n	8001812 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80017e0:	4b1a      	ldr	r3, [pc, #104]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 80017e2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80017e4:	4b19      	ldr	r3, [pc, #100]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 80017e6:	2101      	movs	r1, #1
 80017e8:	438a      	bics	r2, r1
 80017ea:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017ec:	f7ff fbc6 	bl	8000f7c <HAL_GetTick>
 80017f0:	0003      	movs	r3, r0
 80017f2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80017f4:	e008      	b.n	8001808 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017f6:	f7ff fbc1 	bl	8000f7c <HAL_GetTick>
 80017fa:	0002      	movs	r2, r0
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	2b02      	cmp	r3, #2
 8001802:	d901      	bls.n	8001808 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001804:	2303      	movs	r3, #3
 8001806:	e193      	b.n	8001b30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001808:	4b10      	ldr	r3, [pc, #64]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 800180a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800180c:	2202      	movs	r2, #2
 800180e:	4013      	ands	r3, r2
 8001810:	d1f1      	bne.n	80017f6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	2204      	movs	r2, #4
 8001818:	4013      	ands	r3, r2
 800181a:	d100      	bne.n	800181e <HAL_RCC_OscConfig+0x2fe>
 800181c:	e0c6      	b.n	80019ac <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800181e:	231f      	movs	r3, #31
 8001820:	18fb      	adds	r3, r7, r3
 8001822:	2200      	movs	r2, #0
 8001824:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001826:	4b09      	ldr	r3, [pc, #36]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	2238      	movs	r2, #56	; 0x38
 800182c:	4013      	ands	r3, r2
 800182e:	2b20      	cmp	r3, #32
 8001830:	d11e      	bne.n	8001870 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001832:	4b06      	ldr	r3, [pc, #24]	; (800184c <HAL_RCC_OscConfig+0x32c>)
 8001834:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001836:	2202      	movs	r2, #2
 8001838:	4013      	ands	r3, r2
 800183a:	d100      	bne.n	800183e <HAL_RCC_OscConfig+0x31e>
 800183c:	e0b6      	b.n	80019ac <HAL_RCC_OscConfig+0x48c>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	689b      	ldr	r3, [r3, #8]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d000      	beq.n	8001848 <HAL_RCC_OscConfig+0x328>
 8001846:	e0b1      	b.n	80019ac <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001848:	2301      	movs	r3, #1
 800184a:	e171      	b.n	8001b30 <HAL_RCC_OscConfig+0x610>
 800184c:	40021000 	.word	0x40021000
 8001850:	fffeffff 	.word	0xfffeffff
 8001854:	fffbffff 	.word	0xfffbffff
 8001858:	ffff80ff 	.word	0xffff80ff
 800185c:	ffffc7ff 	.word	0xffffc7ff
 8001860:	00f42400 	.word	0x00f42400
 8001864:	20000000 	.word	0x20000000
 8001868:	20000004 	.word	0x20000004
 800186c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001870:	4bb1      	ldr	r3, [pc, #708]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 8001872:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001874:	2380      	movs	r3, #128	; 0x80
 8001876:	055b      	lsls	r3, r3, #21
 8001878:	4013      	ands	r3, r2
 800187a:	d101      	bne.n	8001880 <HAL_RCC_OscConfig+0x360>
 800187c:	2301      	movs	r3, #1
 800187e:	e000      	b.n	8001882 <HAL_RCC_OscConfig+0x362>
 8001880:	2300      	movs	r3, #0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d011      	beq.n	80018aa <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001886:	4bac      	ldr	r3, [pc, #688]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 8001888:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800188a:	4bab      	ldr	r3, [pc, #684]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 800188c:	2180      	movs	r1, #128	; 0x80
 800188e:	0549      	lsls	r1, r1, #21
 8001890:	430a      	orrs	r2, r1
 8001892:	63da      	str	r2, [r3, #60]	; 0x3c
 8001894:	4ba8      	ldr	r3, [pc, #672]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 8001896:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001898:	2380      	movs	r3, #128	; 0x80
 800189a:	055b      	lsls	r3, r3, #21
 800189c:	4013      	ands	r3, r2
 800189e:	60fb      	str	r3, [r7, #12]
 80018a0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80018a2:	231f      	movs	r3, #31
 80018a4:	18fb      	adds	r3, r7, r3
 80018a6:	2201      	movs	r2, #1
 80018a8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018aa:	4ba4      	ldr	r3, [pc, #656]	; (8001b3c <HAL_RCC_OscConfig+0x61c>)
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	2380      	movs	r3, #128	; 0x80
 80018b0:	005b      	lsls	r3, r3, #1
 80018b2:	4013      	ands	r3, r2
 80018b4:	d11a      	bne.n	80018ec <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80018b6:	4ba1      	ldr	r3, [pc, #644]	; (8001b3c <HAL_RCC_OscConfig+0x61c>)
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	4ba0      	ldr	r3, [pc, #640]	; (8001b3c <HAL_RCC_OscConfig+0x61c>)
 80018bc:	2180      	movs	r1, #128	; 0x80
 80018be:	0049      	lsls	r1, r1, #1
 80018c0:	430a      	orrs	r2, r1
 80018c2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80018c4:	f7ff fb5a 	bl	8000f7c <HAL_GetTick>
 80018c8:	0003      	movs	r3, r0
 80018ca:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018cc:	e008      	b.n	80018e0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018ce:	f7ff fb55 	bl	8000f7c <HAL_GetTick>
 80018d2:	0002      	movs	r2, r0
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	2b02      	cmp	r3, #2
 80018da:	d901      	bls.n	80018e0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80018dc:	2303      	movs	r3, #3
 80018de:	e127      	b.n	8001b30 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018e0:	4b96      	ldr	r3, [pc, #600]	; (8001b3c <HAL_RCC_OscConfig+0x61c>)
 80018e2:	681a      	ldr	r2, [r3, #0]
 80018e4:	2380      	movs	r3, #128	; 0x80
 80018e6:	005b      	lsls	r3, r3, #1
 80018e8:	4013      	ands	r3, r2
 80018ea:	d0f0      	beq.n	80018ce <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	d106      	bne.n	8001902 <HAL_RCC_OscConfig+0x3e2>
 80018f4:	4b90      	ldr	r3, [pc, #576]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 80018f6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80018f8:	4b8f      	ldr	r3, [pc, #572]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 80018fa:	2101      	movs	r1, #1
 80018fc:	430a      	orrs	r2, r1
 80018fe:	65da      	str	r2, [r3, #92]	; 0x5c
 8001900:	e01c      	b.n	800193c <HAL_RCC_OscConfig+0x41c>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	2b05      	cmp	r3, #5
 8001908:	d10c      	bne.n	8001924 <HAL_RCC_OscConfig+0x404>
 800190a:	4b8b      	ldr	r3, [pc, #556]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 800190c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800190e:	4b8a      	ldr	r3, [pc, #552]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 8001910:	2104      	movs	r1, #4
 8001912:	430a      	orrs	r2, r1
 8001914:	65da      	str	r2, [r3, #92]	; 0x5c
 8001916:	4b88      	ldr	r3, [pc, #544]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 8001918:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800191a:	4b87      	ldr	r3, [pc, #540]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 800191c:	2101      	movs	r1, #1
 800191e:	430a      	orrs	r2, r1
 8001920:	65da      	str	r2, [r3, #92]	; 0x5c
 8001922:	e00b      	b.n	800193c <HAL_RCC_OscConfig+0x41c>
 8001924:	4b84      	ldr	r3, [pc, #528]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 8001926:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001928:	4b83      	ldr	r3, [pc, #524]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 800192a:	2101      	movs	r1, #1
 800192c:	438a      	bics	r2, r1
 800192e:	65da      	str	r2, [r3, #92]	; 0x5c
 8001930:	4b81      	ldr	r3, [pc, #516]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 8001932:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001934:	4b80      	ldr	r3, [pc, #512]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 8001936:	2104      	movs	r1, #4
 8001938:	438a      	bics	r2, r1
 800193a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d014      	beq.n	800196e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001944:	f7ff fb1a 	bl	8000f7c <HAL_GetTick>
 8001948:	0003      	movs	r3, r0
 800194a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800194c:	e009      	b.n	8001962 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800194e:	f7ff fb15 	bl	8000f7c <HAL_GetTick>
 8001952:	0002      	movs	r2, r0
 8001954:	693b      	ldr	r3, [r7, #16]
 8001956:	1ad3      	subs	r3, r2, r3
 8001958:	4a79      	ldr	r2, [pc, #484]	; (8001b40 <HAL_RCC_OscConfig+0x620>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d901      	bls.n	8001962 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800195e:	2303      	movs	r3, #3
 8001960:	e0e6      	b.n	8001b30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001962:	4b75      	ldr	r3, [pc, #468]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 8001964:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001966:	2202      	movs	r2, #2
 8001968:	4013      	ands	r3, r2
 800196a:	d0f0      	beq.n	800194e <HAL_RCC_OscConfig+0x42e>
 800196c:	e013      	b.n	8001996 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800196e:	f7ff fb05 	bl	8000f7c <HAL_GetTick>
 8001972:	0003      	movs	r3, r0
 8001974:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001976:	e009      	b.n	800198c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001978:	f7ff fb00 	bl	8000f7c <HAL_GetTick>
 800197c:	0002      	movs	r2, r0
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	4a6f      	ldr	r2, [pc, #444]	; (8001b40 <HAL_RCC_OscConfig+0x620>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d901      	bls.n	800198c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001988:	2303      	movs	r3, #3
 800198a:	e0d1      	b.n	8001b30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800198c:	4b6a      	ldr	r3, [pc, #424]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 800198e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001990:	2202      	movs	r2, #2
 8001992:	4013      	ands	r3, r2
 8001994:	d1f0      	bne.n	8001978 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001996:	231f      	movs	r3, #31
 8001998:	18fb      	adds	r3, r7, r3
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	2b01      	cmp	r3, #1
 800199e:	d105      	bne.n	80019ac <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80019a0:	4b65      	ldr	r3, [pc, #404]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 80019a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80019a4:	4b64      	ldr	r3, [pc, #400]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 80019a6:	4967      	ldr	r1, [pc, #412]	; (8001b44 <HAL_RCC_OscConfig+0x624>)
 80019a8:	400a      	ands	r2, r1
 80019aa:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	69db      	ldr	r3, [r3, #28]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d100      	bne.n	80019b6 <HAL_RCC_OscConfig+0x496>
 80019b4:	e0bb      	b.n	8001b2e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019b6:	4b60      	ldr	r3, [pc, #384]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	2238      	movs	r2, #56	; 0x38
 80019bc:	4013      	ands	r3, r2
 80019be:	2b10      	cmp	r3, #16
 80019c0:	d100      	bne.n	80019c4 <HAL_RCC_OscConfig+0x4a4>
 80019c2:	e07b      	b.n	8001abc <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	69db      	ldr	r3, [r3, #28]
 80019c8:	2b02      	cmp	r3, #2
 80019ca:	d156      	bne.n	8001a7a <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019cc:	4b5a      	ldr	r3, [pc, #360]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 80019ce:	681a      	ldr	r2, [r3, #0]
 80019d0:	4b59      	ldr	r3, [pc, #356]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 80019d2:	495d      	ldr	r1, [pc, #372]	; (8001b48 <HAL_RCC_OscConfig+0x628>)
 80019d4:	400a      	ands	r2, r1
 80019d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019d8:	f7ff fad0 	bl	8000f7c <HAL_GetTick>
 80019dc:	0003      	movs	r3, r0
 80019de:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019e0:	e008      	b.n	80019f4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019e2:	f7ff facb 	bl	8000f7c <HAL_GetTick>
 80019e6:	0002      	movs	r2, r0
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	1ad3      	subs	r3, r2, r3
 80019ec:	2b02      	cmp	r3, #2
 80019ee:	d901      	bls.n	80019f4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80019f0:	2303      	movs	r3, #3
 80019f2:	e09d      	b.n	8001b30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019f4:	4b50      	ldr	r3, [pc, #320]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	2380      	movs	r3, #128	; 0x80
 80019fa:	049b      	lsls	r3, r3, #18
 80019fc:	4013      	ands	r3, r2
 80019fe:	d1f0      	bne.n	80019e2 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a00:	4b4d      	ldr	r3, [pc, #308]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	4a51      	ldr	r2, [pc, #324]	; (8001b4c <HAL_RCC_OscConfig+0x62c>)
 8001a06:	4013      	ands	r3, r2
 8001a08:	0019      	movs	r1, r3
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6a1a      	ldr	r2, [r3, #32]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a12:	431a      	orrs	r2, r3
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a18:	021b      	lsls	r3, r3, #8
 8001a1a:	431a      	orrs	r2, r3
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a20:	431a      	orrs	r2, r3
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a26:	431a      	orrs	r2, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a2c:	431a      	orrs	r2, r3
 8001a2e:	4b42      	ldr	r3, [pc, #264]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 8001a30:	430a      	orrs	r2, r1
 8001a32:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a34:	4b40      	ldr	r3, [pc, #256]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	4b3f      	ldr	r3, [pc, #252]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 8001a3a:	2180      	movs	r1, #128	; 0x80
 8001a3c:	0449      	lsls	r1, r1, #17
 8001a3e:	430a      	orrs	r2, r1
 8001a40:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001a42:	4b3d      	ldr	r3, [pc, #244]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 8001a44:	68da      	ldr	r2, [r3, #12]
 8001a46:	4b3c      	ldr	r3, [pc, #240]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 8001a48:	2180      	movs	r1, #128	; 0x80
 8001a4a:	0549      	lsls	r1, r1, #21
 8001a4c:	430a      	orrs	r2, r1
 8001a4e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a50:	f7ff fa94 	bl	8000f7c <HAL_GetTick>
 8001a54:	0003      	movs	r3, r0
 8001a56:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a58:	e008      	b.n	8001a6c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a5a:	f7ff fa8f 	bl	8000f7c <HAL_GetTick>
 8001a5e:	0002      	movs	r2, r0
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	2b02      	cmp	r3, #2
 8001a66:	d901      	bls.n	8001a6c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	e061      	b.n	8001b30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a6c:	4b32      	ldr	r3, [pc, #200]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	2380      	movs	r3, #128	; 0x80
 8001a72:	049b      	lsls	r3, r3, #18
 8001a74:	4013      	ands	r3, r2
 8001a76:	d0f0      	beq.n	8001a5a <HAL_RCC_OscConfig+0x53a>
 8001a78:	e059      	b.n	8001b2e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a7a:	4b2f      	ldr	r3, [pc, #188]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	4b2e      	ldr	r3, [pc, #184]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 8001a80:	4931      	ldr	r1, [pc, #196]	; (8001b48 <HAL_RCC_OscConfig+0x628>)
 8001a82:	400a      	ands	r2, r1
 8001a84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a86:	f7ff fa79 	bl	8000f7c <HAL_GetTick>
 8001a8a:	0003      	movs	r3, r0
 8001a8c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a8e:	e008      	b.n	8001aa2 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a90:	f7ff fa74 	bl	8000f7c <HAL_GetTick>
 8001a94:	0002      	movs	r2, r0
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	2b02      	cmp	r3, #2
 8001a9c:	d901      	bls.n	8001aa2 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	e046      	b.n	8001b30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001aa2:	4b25      	ldr	r3, [pc, #148]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	2380      	movs	r3, #128	; 0x80
 8001aa8:	049b      	lsls	r3, r3, #18
 8001aaa:	4013      	ands	r3, r2
 8001aac:	d1f0      	bne.n	8001a90 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001aae:	4b22      	ldr	r3, [pc, #136]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 8001ab0:	68da      	ldr	r2, [r3, #12]
 8001ab2:	4b21      	ldr	r3, [pc, #132]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 8001ab4:	4926      	ldr	r1, [pc, #152]	; (8001b50 <HAL_RCC_OscConfig+0x630>)
 8001ab6:	400a      	ands	r2, r1
 8001ab8:	60da      	str	r2, [r3, #12]
 8001aba:	e038      	b.n	8001b2e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	69db      	ldr	r3, [r3, #28]
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	d101      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	e033      	b.n	8001b30 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001ac8:	4b1b      	ldr	r3, [pc, #108]	; (8001b38 <HAL_RCC_OscConfig+0x618>)
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	2203      	movs	r2, #3
 8001ad2:	401a      	ands	r2, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6a1b      	ldr	r3, [r3, #32]
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d126      	bne.n	8001b2a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	2270      	movs	r2, #112	; 0x70
 8001ae0:	401a      	ands	r2, r3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	d11f      	bne.n	8001b2a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001aea:	697a      	ldr	r2, [r7, #20]
 8001aec:	23fe      	movs	r3, #254	; 0xfe
 8001aee:	01db      	lsls	r3, r3, #7
 8001af0:	401a      	ands	r2, r3
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001af6:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001af8:	429a      	cmp	r2, r3
 8001afa:	d116      	bne.n	8001b2a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001afc:	697a      	ldr	r2, [r7, #20]
 8001afe:	23f8      	movs	r3, #248	; 0xf8
 8001b00:	039b      	lsls	r3, r3, #14
 8001b02:	401a      	ands	r2, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d10e      	bne.n	8001b2a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001b0c:	697a      	ldr	r2, [r7, #20]
 8001b0e:	23e0      	movs	r3, #224	; 0xe0
 8001b10:	051b      	lsls	r3, r3, #20
 8001b12:	401a      	ands	r2, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d106      	bne.n	8001b2a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	0f5b      	lsrs	r3, r3, #29
 8001b20:	075a      	lsls	r2, r3, #29
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001b26:	429a      	cmp	r2, r3
 8001b28:	d001      	beq.n	8001b2e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e000      	b.n	8001b30 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001b2e:	2300      	movs	r3, #0
}
 8001b30:	0018      	movs	r0, r3
 8001b32:	46bd      	mov	sp, r7
 8001b34:	b008      	add	sp, #32
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	40007000 	.word	0x40007000
 8001b40:	00001388 	.word	0x00001388
 8001b44:	efffffff 	.word	0xefffffff
 8001b48:	feffffff 	.word	0xfeffffff
 8001b4c:	11c1808c 	.word	0x11c1808c
 8001b50:	eefefffc 	.word	0xeefefffc

08001b54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d101      	bne.n	8001b68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	e0e9      	b.n	8001d3c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b68:	4b76      	ldr	r3, [pc, #472]	; (8001d44 <HAL_RCC_ClockConfig+0x1f0>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	2207      	movs	r2, #7
 8001b6e:	4013      	ands	r3, r2
 8001b70:	683a      	ldr	r2, [r7, #0]
 8001b72:	429a      	cmp	r2, r3
 8001b74:	d91e      	bls.n	8001bb4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b76:	4b73      	ldr	r3, [pc, #460]	; (8001d44 <HAL_RCC_ClockConfig+0x1f0>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	2207      	movs	r2, #7
 8001b7c:	4393      	bics	r3, r2
 8001b7e:	0019      	movs	r1, r3
 8001b80:	4b70      	ldr	r3, [pc, #448]	; (8001d44 <HAL_RCC_ClockConfig+0x1f0>)
 8001b82:	683a      	ldr	r2, [r7, #0]
 8001b84:	430a      	orrs	r2, r1
 8001b86:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001b88:	f7ff f9f8 	bl	8000f7c <HAL_GetTick>
 8001b8c:	0003      	movs	r3, r0
 8001b8e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b90:	e009      	b.n	8001ba6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b92:	f7ff f9f3 	bl	8000f7c <HAL_GetTick>
 8001b96:	0002      	movs	r2, r0
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	4a6a      	ldr	r2, [pc, #424]	; (8001d48 <HAL_RCC_ClockConfig+0x1f4>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d901      	bls.n	8001ba6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	e0ca      	b.n	8001d3c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001ba6:	4b67      	ldr	r3, [pc, #412]	; (8001d44 <HAL_RCC_ClockConfig+0x1f0>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	2207      	movs	r2, #7
 8001bac:	4013      	ands	r3, r2
 8001bae:	683a      	ldr	r2, [r7, #0]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d1ee      	bne.n	8001b92 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2202      	movs	r2, #2
 8001bba:	4013      	ands	r3, r2
 8001bbc:	d015      	beq.n	8001bea <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	2204      	movs	r2, #4
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	d006      	beq.n	8001bd6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001bc8:	4b60      	ldr	r3, [pc, #384]	; (8001d4c <HAL_RCC_ClockConfig+0x1f8>)
 8001bca:	689a      	ldr	r2, [r3, #8]
 8001bcc:	4b5f      	ldr	r3, [pc, #380]	; (8001d4c <HAL_RCC_ClockConfig+0x1f8>)
 8001bce:	21e0      	movs	r1, #224	; 0xe0
 8001bd0:	01c9      	lsls	r1, r1, #7
 8001bd2:	430a      	orrs	r2, r1
 8001bd4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bd6:	4b5d      	ldr	r3, [pc, #372]	; (8001d4c <HAL_RCC_ClockConfig+0x1f8>)
 8001bd8:	689b      	ldr	r3, [r3, #8]
 8001bda:	4a5d      	ldr	r2, [pc, #372]	; (8001d50 <HAL_RCC_ClockConfig+0x1fc>)
 8001bdc:	4013      	ands	r3, r2
 8001bde:	0019      	movs	r1, r3
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	689a      	ldr	r2, [r3, #8]
 8001be4:	4b59      	ldr	r3, [pc, #356]	; (8001d4c <HAL_RCC_ClockConfig+0x1f8>)
 8001be6:	430a      	orrs	r2, r1
 8001be8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	2201      	movs	r2, #1
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	d057      	beq.n	8001ca4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	2b01      	cmp	r3, #1
 8001bfa:	d107      	bne.n	8001c0c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bfc:	4b53      	ldr	r3, [pc, #332]	; (8001d4c <HAL_RCC_ClockConfig+0x1f8>)
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	2380      	movs	r3, #128	; 0x80
 8001c02:	029b      	lsls	r3, r3, #10
 8001c04:	4013      	ands	r3, r2
 8001c06:	d12b      	bne.n	8001c60 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	e097      	b.n	8001d3c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d107      	bne.n	8001c24 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c14:	4b4d      	ldr	r3, [pc, #308]	; (8001d4c <HAL_RCC_ClockConfig+0x1f8>)
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	2380      	movs	r3, #128	; 0x80
 8001c1a:	049b      	lsls	r3, r3, #18
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	d11f      	bne.n	8001c60 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c20:	2301      	movs	r3, #1
 8001c22:	e08b      	b.n	8001d3c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d107      	bne.n	8001c3c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c2c:	4b47      	ldr	r3, [pc, #284]	; (8001d4c <HAL_RCC_ClockConfig+0x1f8>)
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	2380      	movs	r3, #128	; 0x80
 8001c32:	00db      	lsls	r3, r3, #3
 8001c34:	4013      	ands	r3, r2
 8001c36:	d113      	bne.n	8001c60 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	e07f      	b.n	8001d3c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	2b03      	cmp	r3, #3
 8001c42:	d106      	bne.n	8001c52 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c44:	4b41      	ldr	r3, [pc, #260]	; (8001d4c <HAL_RCC_ClockConfig+0x1f8>)
 8001c46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c48:	2202      	movs	r2, #2
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	d108      	bne.n	8001c60 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e074      	b.n	8001d3c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c52:	4b3e      	ldr	r3, [pc, #248]	; (8001d4c <HAL_RCC_ClockConfig+0x1f8>)
 8001c54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c56:	2202      	movs	r2, #2
 8001c58:	4013      	ands	r3, r2
 8001c5a:	d101      	bne.n	8001c60 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	e06d      	b.n	8001d3c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c60:	4b3a      	ldr	r3, [pc, #232]	; (8001d4c <HAL_RCC_ClockConfig+0x1f8>)
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	2207      	movs	r2, #7
 8001c66:	4393      	bics	r3, r2
 8001c68:	0019      	movs	r1, r3
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	685a      	ldr	r2, [r3, #4]
 8001c6e:	4b37      	ldr	r3, [pc, #220]	; (8001d4c <HAL_RCC_ClockConfig+0x1f8>)
 8001c70:	430a      	orrs	r2, r1
 8001c72:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c74:	f7ff f982 	bl	8000f7c <HAL_GetTick>
 8001c78:	0003      	movs	r3, r0
 8001c7a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c7c:	e009      	b.n	8001c92 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c7e:	f7ff f97d 	bl	8000f7c <HAL_GetTick>
 8001c82:	0002      	movs	r2, r0
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	1ad3      	subs	r3, r2, r3
 8001c88:	4a2f      	ldr	r2, [pc, #188]	; (8001d48 <HAL_RCC_ClockConfig+0x1f4>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d901      	bls.n	8001c92 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	e054      	b.n	8001d3c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c92:	4b2e      	ldr	r3, [pc, #184]	; (8001d4c <HAL_RCC_ClockConfig+0x1f8>)
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	2238      	movs	r2, #56	; 0x38
 8001c98:	401a      	ands	r2, r3
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	00db      	lsls	r3, r3, #3
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	d1ec      	bne.n	8001c7e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ca4:	4b27      	ldr	r3, [pc, #156]	; (8001d44 <HAL_RCC_ClockConfig+0x1f0>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2207      	movs	r2, #7
 8001caa:	4013      	ands	r3, r2
 8001cac:	683a      	ldr	r2, [r7, #0]
 8001cae:	429a      	cmp	r2, r3
 8001cb0:	d21e      	bcs.n	8001cf0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cb2:	4b24      	ldr	r3, [pc, #144]	; (8001d44 <HAL_RCC_ClockConfig+0x1f0>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	2207      	movs	r2, #7
 8001cb8:	4393      	bics	r3, r2
 8001cba:	0019      	movs	r1, r3
 8001cbc:	4b21      	ldr	r3, [pc, #132]	; (8001d44 <HAL_RCC_ClockConfig+0x1f0>)
 8001cbe:	683a      	ldr	r2, [r7, #0]
 8001cc0:	430a      	orrs	r2, r1
 8001cc2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001cc4:	f7ff f95a 	bl	8000f7c <HAL_GetTick>
 8001cc8:	0003      	movs	r3, r0
 8001cca:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001ccc:	e009      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cce:	f7ff f955 	bl	8000f7c <HAL_GetTick>
 8001cd2:	0002      	movs	r2, r0
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	4a1b      	ldr	r2, [pc, #108]	; (8001d48 <HAL_RCC_ClockConfig+0x1f4>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d901      	bls.n	8001ce2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	e02c      	b.n	8001d3c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001ce2:	4b18      	ldr	r3, [pc, #96]	; (8001d44 <HAL_RCC_ClockConfig+0x1f0>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2207      	movs	r2, #7
 8001ce8:	4013      	ands	r3, r2
 8001cea:	683a      	ldr	r2, [r7, #0]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d1ee      	bne.n	8001cce <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	2204      	movs	r2, #4
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	d009      	beq.n	8001d0e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001cfa:	4b14      	ldr	r3, [pc, #80]	; (8001d4c <HAL_RCC_ClockConfig+0x1f8>)
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	4a15      	ldr	r2, [pc, #84]	; (8001d54 <HAL_RCC_ClockConfig+0x200>)
 8001d00:	4013      	ands	r3, r2
 8001d02:	0019      	movs	r1, r3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	68da      	ldr	r2, [r3, #12]
 8001d08:	4b10      	ldr	r3, [pc, #64]	; (8001d4c <HAL_RCC_ClockConfig+0x1f8>)
 8001d0a:	430a      	orrs	r2, r1
 8001d0c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001d0e:	f000 f829 	bl	8001d64 <HAL_RCC_GetSysClockFreq>
 8001d12:	0001      	movs	r1, r0
 8001d14:	4b0d      	ldr	r3, [pc, #52]	; (8001d4c <HAL_RCC_ClockConfig+0x1f8>)
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	0a1b      	lsrs	r3, r3, #8
 8001d1a:	220f      	movs	r2, #15
 8001d1c:	401a      	ands	r2, r3
 8001d1e:	4b0e      	ldr	r3, [pc, #56]	; (8001d58 <HAL_RCC_ClockConfig+0x204>)
 8001d20:	0092      	lsls	r2, r2, #2
 8001d22:	58d3      	ldr	r3, [r2, r3]
 8001d24:	221f      	movs	r2, #31
 8001d26:	4013      	ands	r3, r2
 8001d28:	000a      	movs	r2, r1
 8001d2a:	40da      	lsrs	r2, r3
 8001d2c:	4b0b      	ldr	r3, [pc, #44]	; (8001d5c <HAL_RCC_ClockConfig+0x208>)
 8001d2e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001d30:	4b0b      	ldr	r3, [pc, #44]	; (8001d60 <HAL_RCC_ClockConfig+0x20c>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	0018      	movs	r0, r3
 8001d36:	f7ff f8c5 	bl	8000ec4 <HAL_InitTick>
 8001d3a:	0003      	movs	r3, r0
}
 8001d3c:	0018      	movs	r0, r3
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	b004      	add	sp, #16
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	40022000 	.word	0x40022000
 8001d48:	00001388 	.word	0x00001388
 8001d4c:	40021000 	.word	0x40021000
 8001d50:	fffff0ff 	.word	0xfffff0ff
 8001d54:	ffff8fff 	.word	0xffff8fff
 8001d58:	08004108 	.word	0x08004108
 8001d5c:	20000000 	.word	0x20000000
 8001d60:	20000004 	.word	0x20000004

08001d64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b086      	sub	sp, #24
 8001d68:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d6a:	4b3c      	ldr	r3, [pc, #240]	; (8001e5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	2238      	movs	r2, #56	; 0x38
 8001d70:	4013      	ands	r3, r2
 8001d72:	d10f      	bne.n	8001d94 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001d74:	4b39      	ldr	r3, [pc, #228]	; (8001e5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	0adb      	lsrs	r3, r3, #11
 8001d7a:	2207      	movs	r2, #7
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	2201      	movs	r2, #1
 8001d80:	409a      	lsls	r2, r3
 8001d82:	0013      	movs	r3, r2
 8001d84:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001d86:	6839      	ldr	r1, [r7, #0]
 8001d88:	4835      	ldr	r0, [pc, #212]	; (8001e60 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001d8a:	f7fe f9bb 	bl	8000104 <__udivsi3>
 8001d8e:	0003      	movs	r3, r0
 8001d90:	613b      	str	r3, [r7, #16]
 8001d92:	e05d      	b.n	8001e50 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d94:	4b31      	ldr	r3, [pc, #196]	; (8001e5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	2238      	movs	r2, #56	; 0x38
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	2b08      	cmp	r3, #8
 8001d9e:	d102      	bne.n	8001da6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001da0:	4b30      	ldr	r3, [pc, #192]	; (8001e64 <HAL_RCC_GetSysClockFreq+0x100>)
 8001da2:	613b      	str	r3, [r7, #16]
 8001da4:	e054      	b.n	8001e50 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001da6:	4b2d      	ldr	r3, [pc, #180]	; (8001e5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	2238      	movs	r2, #56	; 0x38
 8001dac:	4013      	ands	r3, r2
 8001dae:	2b10      	cmp	r3, #16
 8001db0:	d138      	bne.n	8001e24 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001db2:	4b2a      	ldr	r3, [pc, #168]	; (8001e5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001db4:	68db      	ldr	r3, [r3, #12]
 8001db6:	2203      	movs	r2, #3
 8001db8:	4013      	ands	r3, r2
 8001dba:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001dbc:	4b27      	ldr	r3, [pc, #156]	; (8001e5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	091b      	lsrs	r3, r3, #4
 8001dc2:	2207      	movs	r2, #7
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	3301      	adds	r3, #1
 8001dc8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	2b03      	cmp	r3, #3
 8001dce:	d10d      	bne.n	8001dec <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001dd0:	68b9      	ldr	r1, [r7, #8]
 8001dd2:	4824      	ldr	r0, [pc, #144]	; (8001e64 <HAL_RCC_GetSysClockFreq+0x100>)
 8001dd4:	f7fe f996 	bl	8000104 <__udivsi3>
 8001dd8:	0003      	movs	r3, r0
 8001dda:	0019      	movs	r1, r3
 8001ddc:	4b1f      	ldr	r3, [pc, #124]	; (8001e5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	0a1b      	lsrs	r3, r3, #8
 8001de2:	227f      	movs	r2, #127	; 0x7f
 8001de4:	4013      	ands	r3, r2
 8001de6:	434b      	muls	r3, r1
 8001de8:	617b      	str	r3, [r7, #20]
        break;
 8001dea:	e00d      	b.n	8001e08 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001dec:	68b9      	ldr	r1, [r7, #8]
 8001dee:	481c      	ldr	r0, [pc, #112]	; (8001e60 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001df0:	f7fe f988 	bl	8000104 <__udivsi3>
 8001df4:	0003      	movs	r3, r0
 8001df6:	0019      	movs	r1, r3
 8001df8:	4b18      	ldr	r3, [pc, #96]	; (8001e5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	0a1b      	lsrs	r3, r3, #8
 8001dfe:	227f      	movs	r2, #127	; 0x7f
 8001e00:	4013      	ands	r3, r2
 8001e02:	434b      	muls	r3, r1
 8001e04:	617b      	str	r3, [r7, #20]
        break;
 8001e06:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001e08:	4b14      	ldr	r3, [pc, #80]	; (8001e5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	0f5b      	lsrs	r3, r3, #29
 8001e0e:	2207      	movs	r2, #7
 8001e10:	4013      	ands	r3, r2
 8001e12:	3301      	adds	r3, #1
 8001e14:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001e16:	6879      	ldr	r1, [r7, #4]
 8001e18:	6978      	ldr	r0, [r7, #20]
 8001e1a:	f7fe f973 	bl	8000104 <__udivsi3>
 8001e1e:	0003      	movs	r3, r0
 8001e20:	613b      	str	r3, [r7, #16]
 8001e22:	e015      	b.n	8001e50 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001e24:	4b0d      	ldr	r3, [pc, #52]	; (8001e5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e26:	689b      	ldr	r3, [r3, #8]
 8001e28:	2238      	movs	r2, #56	; 0x38
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	2b20      	cmp	r3, #32
 8001e2e:	d103      	bne.n	8001e38 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001e30:	2380      	movs	r3, #128	; 0x80
 8001e32:	021b      	lsls	r3, r3, #8
 8001e34:	613b      	str	r3, [r7, #16]
 8001e36:	e00b      	b.n	8001e50 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001e38:	4b08      	ldr	r3, [pc, #32]	; (8001e5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	2238      	movs	r2, #56	; 0x38
 8001e3e:	4013      	ands	r3, r2
 8001e40:	2b18      	cmp	r3, #24
 8001e42:	d103      	bne.n	8001e4c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001e44:	23fa      	movs	r3, #250	; 0xfa
 8001e46:	01db      	lsls	r3, r3, #7
 8001e48:	613b      	str	r3, [r7, #16]
 8001e4a:	e001      	b.n	8001e50 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001e50:	693b      	ldr	r3, [r7, #16]
}
 8001e52:	0018      	movs	r0, r3
 8001e54:	46bd      	mov	sp, r7
 8001e56:	b006      	add	sp, #24
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	46c0      	nop			; (mov r8, r8)
 8001e5c:	40021000 	.word	0x40021000
 8001e60:	00f42400 	.word	0x00f42400
 8001e64:	007a1200 	.word	0x007a1200

08001e68 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e6c:	4b02      	ldr	r3, [pc, #8]	; (8001e78 <HAL_RCC_GetHCLKFreq+0x10>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
}
 8001e70:	0018      	movs	r0, r3
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	46c0      	nop			; (mov r8, r8)
 8001e78:	20000000 	.word	0x20000000

08001e7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e7c:	b5b0      	push	{r4, r5, r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001e80:	f7ff fff2 	bl	8001e68 <HAL_RCC_GetHCLKFreq>
 8001e84:	0004      	movs	r4, r0
 8001e86:	f7ff fb3f 	bl	8001508 <LL_RCC_GetAPB1Prescaler>
 8001e8a:	0003      	movs	r3, r0
 8001e8c:	0b1a      	lsrs	r2, r3, #12
 8001e8e:	4b05      	ldr	r3, [pc, #20]	; (8001ea4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e90:	0092      	lsls	r2, r2, #2
 8001e92:	58d3      	ldr	r3, [r2, r3]
 8001e94:	221f      	movs	r2, #31
 8001e96:	4013      	ands	r3, r2
 8001e98:	40dc      	lsrs	r4, r3
 8001e9a:	0023      	movs	r3, r4
}
 8001e9c:	0018      	movs	r0, r3
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bdb0      	pop	{r4, r5, r7, pc}
 8001ea2:	46c0      	nop			; (mov r8, r8)
 8001ea4:	08004148 	.word	0x08004148

08001ea8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b086      	sub	sp, #24
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001eb0:	2313      	movs	r3, #19
 8001eb2:	18fb      	adds	r3, r7, r3
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001eb8:	2312      	movs	r3, #18
 8001eba:	18fb      	adds	r3, r7, r3
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	2380      	movs	r3, #128	; 0x80
 8001ec6:	029b      	lsls	r3, r3, #10
 8001ec8:	4013      	ands	r3, r2
 8001eca:	d100      	bne.n	8001ece <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001ecc:	e0a3      	b.n	8002016 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ece:	2011      	movs	r0, #17
 8001ed0:	183b      	adds	r3, r7, r0
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ed6:	4bc3      	ldr	r3, [pc, #780]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ed8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001eda:	2380      	movs	r3, #128	; 0x80
 8001edc:	055b      	lsls	r3, r3, #21
 8001ede:	4013      	ands	r3, r2
 8001ee0:	d110      	bne.n	8001f04 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ee2:	4bc0      	ldr	r3, [pc, #768]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ee4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ee6:	4bbf      	ldr	r3, [pc, #764]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ee8:	2180      	movs	r1, #128	; 0x80
 8001eea:	0549      	lsls	r1, r1, #21
 8001eec:	430a      	orrs	r2, r1
 8001eee:	63da      	str	r2, [r3, #60]	; 0x3c
 8001ef0:	4bbc      	ldr	r3, [pc, #752]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ef2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ef4:	2380      	movs	r3, #128	; 0x80
 8001ef6:	055b      	lsls	r3, r3, #21
 8001ef8:	4013      	ands	r3, r2
 8001efa:	60bb      	str	r3, [r7, #8]
 8001efc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001efe:	183b      	adds	r3, r7, r0
 8001f00:	2201      	movs	r2, #1
 8001f02:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f04:	4bb8      	ldr	r3, [pc, #736]	; (80021e8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	4bb7      	ldr	r3, [pc, #732]	; (80021e8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001f0a:	2180      	movs	r1, #128	; 0x80
 8001f0c:	0049      	lsls	r1, r1, #1
 8001f0e:	430a      	orrs	r2, r1
 8001f10:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001f12:	f7ff f833 	bl	8000f7c <HAL_GetTick>
 8001f16:	0003      	movs	r3, r0
 8001f18:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f1a:	e00b      	b.n	8001f34 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f1c:	f7ff f82e 	bl	8000f7c <HAL_GetTick>
 8001f20:	0002      	movs	r2, r0
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	2b02      	cmp	r3, #2
 8001f28:	d904      	bls.n	8001f34 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001f2a:	2313      	movs	r3, #19
 8001f2c:	18fb      	adds	r3, r7, r3
 8001f2e:	2203      	movs	r2, #3
 8001f30:	701a      	strb	r2, [r3, #0]
        break;
 8001f32:	e005      	b.n	8001f40 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f34:	4bac      	ldr	r3, [pc, #688]	; (80021e8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	2380      	movs	r3, #128	; 0x80
 8001f3a:	005b      	lsls	r3, r3, #1
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	d0ed      	beq.n	8001f1c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001f40:	2313      	movs	r3, #19
 8001f42:	18fb      	adds	r3, r7, r3
 8001f44:	781b      	ldrb	r3, [r3, #0]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d154      	bne.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001f4a:	4ba6      	ldr	r3, [pc, #664]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f4c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f4e:	23c0      	movs	r3, #192	; 0xc0
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	4013      	ands	r3, r2
 8001f54:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d019      	beq.n	8001f90 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f60:	697a      	ldr	r2, [r7, #20]
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d014      	beq.n	8001f90 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001f66:	4b9f      	ldr	r3, [pc, #636]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f6a:	4aa0      	ldr	r2, [pc, #640]	; (80021ec <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001f70:	4b9c      	ldr	r3, [pc, #624]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f72:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f74:	4b9b      	ldr	r3, [pc, #620]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f76:	2180      	movs	r1, #128	; 0x80
 8001f78:	0249      	lsls	r1, r1, #9
 8001f7a:	430a      	orrs	r2, r1
 8001f7c:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001f7e:	4b99      	ldr	r3, [pc, #612]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f80:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f82:	4b98      	ldr	r3, [pc, #608]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f84:	499a      	ldr	r1, [pc, #616]	; (80021f0 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8001f86:	400a      	ands	r2, r1
 8001f88:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001f8a:	4b96      	ldr	r3, [pc, #600]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f8c:	697a      	ldr	r2, [r7, #20]
 8001f8e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	2201      	movs	r2, #1
 8001f94:	4013      	ands	r3, r2
 8001f96:	d016      	beq.n	8001fc6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f98:	f7fe fff0 	bl	8000f7c <HAL_GetTick>
 8001f9c:	0003      	movs	r3, r0
 8001f9e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fa0:	e00c      	b.n	8001fbc <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fa2:	f7fe ffeb 	bl	8000f7c <HAL_GetTick>
 8001fa6:	0002      	movs	r2, r0
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	1ad3      	subs	r3, r2, r3
 8001fac:	4a91      	ldr	r2, [pc, #580]	; (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d904      	bls.n	8001fbc <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001fb2:	2313      	movs	r3, #19
 8001fb4:	18fb      	adds	r3, r7, r3
 8001fb6:	2203      	movs	r2, #3
 8001fb8:	701a      	strb	r2, [r3, #0]
            break;
 8001fba:	e004      	b.n	8001fc6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fbc:	4b89      	ldr	r3, [pc, #548]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fc0:	2202      	movs	r2, #2
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	d0ed      	beq.n	8001fa2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001fc6:	2313      	movs	r3, #19
 8001fc8:	18fb      	adds	r3, r7, r3
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d10a      	bne.n	8001fe6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001fd0:	4b84      	ldr	r3, [pc, #528]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fd4:	4a85      	ldr	r2, [pc, #532]	; (80021ec <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	0019      	movs	r1, r3
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001fde:	4b81      	ldr	r3, [pc, #516]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	65da      	str	r2, [r3, #92]	; 0x5c
 8001fe4:	e00c      	b.n	8002000 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001fe6:	2312      	movs	r3, #18
 8001fe8:	18fb      	adds	r3, r7, r3
 8001fea:	2213      	movs	r2, #19
 8001fec:	18ba      	adds	r2, r7, r2
 8001fee:	7812      	ldrb	r2, [r2, #0]
 8001ff0:	701a      	strb	r2, [r3, #0]
 8001ff2:	e005      	b.n	8002000 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001ff4:	2312      	movs	r3, #18
 8001ff6:	18fb      	adds	r3, r7, r3
 8001ff8:	2213      	movs	r2, #19
 8001ffa:	18ba      	adds	r2, r7, r2
 8001ffc:	7812      	ldrb	r2, [r2, #0]
 8001ffe:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002000:	2311      	movs	r3, #17
 8002002:	18fb      	adds	r3, r7, r3
 8002004:	781b      	ldrb	r3, [r3, #0]
 8002006:	2b01      	cmp	r3, #1
 8002008:	d105      	bne.n	8002016 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800200a:	4b76      	ldr	r3, [pc, #472]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800200c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800200e:	4b75      	ldr	r3, [pc, #468]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002010:	4979      	ldr	r1, [pc, #484]	; (80021f8 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8002012:	400a      	ands	r2, r1
 8002014:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	2201      	movs	r2, #1
 800201c:	4013      	ands	r3, r2
 800201e:	d009      	beq.n	8002034 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002020:	4b70      	ldr	r3, [pc, #448]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002022:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002024:	2203      	movs	r2, #3
 8002026:	4393      	bics	r3, r2
 8002028:	0019      	movs	r1, r3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	685a      	ldr	r2, [r3, #4]
 800202e:	4b6d      	ldr	r3, [pc, #436]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002030:	430a      	orrs	r2, r1
 8002032:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	2202      	movs	r2, #2
 800203a:	4013      	ands	r3, r2
 800203c:	d009      	beq.n	8002052 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800203e:	4b69      	ldr	r3, [pc, #420]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002040:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002042:	220c      	movs	r2, #12
 8002044:	4393      	bics	r3, r2
 8002046:	0019      	movs	r1, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	689a      	ldr	r2, [r3, #8]
 800204c:	4b65      	ldr	r3, [pc, #404]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800204e:	430a      	orrs	r2, r1
 8002050:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	2210      	movs	r2, #16
 8002058:	4013      	ands	r3, r2
 800205a:	d009      	beq.n	8002070 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800205c:	4b61      	ldr	r3, [pc, #388]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800205e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002060:	4a66      	ldr	r2, [pc, #408]	; (80021fc <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8002062:	4013      	ands	r3, r2
 8002064:	0019      	movs	r1, r3
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	68da      	ldr	r2, [r3, #12]
 800206a:	4b5e      	ldr	r3, [pc, #376]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800206c:	430a      	orrs	r2, r1
 800206e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	2380      	movs	r3, #128	; 0x80
 8002076:	009b      	lsls	r3, r3, #2
 8002078:	4013      	ands	r3, r2
 800207a:	d009      	beq.n	8002090 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800207c:	4b59      	ldr	r3, [pc, #356]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800207e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002080:	4a5f      	ldr	r2, [pc, #380]	; (8002200 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002082:	4013      	ands	r3, r2
 8002084:	0019      	movs	r1, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	699a      	ldr	r2, [r3, #24]
 800208a:	4b56      	ldr	r3, [pc, #344]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800208c:	430a      	orrs	r2, r1
 800208e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	2380      	movs	r3, #128	; 0x80
 8002096:	00db      	lsls	r3, r3, #3
 8002098:	4013      	ands	r3, r2
 800209a:	d009      	beq.n	80020b0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800209c:	4b51      	ldr	r3, [pc, #324]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800209e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020a0:	4a58      	ldr	r2, [pc, #352]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80020a2:	4013      	ands	r3, r2
 80020a4:	0019      	movs	r1, r3
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	69da      	ldr	r2, [r3, #28]
 80020aa:	4b4e      	ldr	r3, [pc, #312]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020ac:	430a      	orrs	r2, r1
 80020ae:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	2220      	movs	r2, #32
 80020b6:	4013      	ands	r3, r2
 80020b8:	d009      	beq.n	80020ce <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80020ba:	4b4a      	ldr	r3, [pc, #296]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020be:	4a52      	ldr	r2, [pc, #328]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 80020c0:	4013      	ands	r3, r2
 80020c2:	0019      	movs	r1, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	691a      	ldr	r2, [r3, #16]
 80020c8:	4b46      	ldr	r3, [pc, #280]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020ca:	430a      	orrs	r2, r1
 80020cc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	2380      	movs	r3, #128	; 0x80
 80020d4:	01db      	lsls	r3, r3, #7
 80020d6:	4013      	ands	r3, r2
 80020d8:	d015      	beq.n	8002106 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80020da:	4b42      	ldr	r3, [pc, #264]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	0899      	lsrs	r1, r3, #2
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6a1a      	ldr	r2, [r3, #32]
 80020e6:	4b3f      	ldr	r3, [pc, #252]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020e8:	430a      	orrs	r2, r1
 80020ea:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6a1a      	ldr	r2, [r3, #32]
 80020f0:	2380      	movs	r3, #128	; 0x80
 80020f2:	05db      	lsls	r3, r3, #23
 80020f4:	429a      	cmp	r2, r3
 80020f6:	d106      	bne.n	8002106 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80020f8:	4b3a      	ldr	r3, [pc, #232]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020fa:	68da      	ldr	r2, [r3, #12]
 80020fc:	4b39      	ldr	r3, [pc, #228]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020fe:	2180      	movs	r1, #128	; 0x80
 8002100:	0249      	lsls	r1, r1, #9
 8002102:	430a      	orrs	r2, r1
 8002104:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	2380      	movs	r3, #128	; 0x80
 800210c:	031b      	lsls	r3, r3, #12
 800210e:	4013      	ands	r3, r2
 8002110:	d009      	beq.n	8002126 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002112:	4b34      	ldr	r3, [pc, #208]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002114:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002116:	2240      	movs	r2, #64	; 0x40
 8002118:	4393      	bics	r3, r2
 800211a:	0019      	movs	r1, r3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002120:	4b30      	ldr	r3, [pc, #192]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002122:	430a      	orrs	r2, r1
 8002124:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	2380      	movs	r3, #128	; 0x80
 800212c:	039b      	lsls	r3, r3, #14
 800212e:	4013      	ands	r3, r2
 8002130:	d016      	beq.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002132:	4b2c      	ldr	r3, [pc, #176]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002134:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002136:	4a35      	ldr	r2, [pc, #212]	; (800220c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002138:	4013      	ands	r3, r2
 800213a:	0019      	movs	r1, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002140:	4b28      	ldr	r3, [pc, #160]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002142:	430a      	orrs	r2, r1
 8002144:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800214a:	2380      	movs	r3, #128	; 0x80
 800214c:	03db      	lsls	r3, r3, #15
 800214e:	429a      	cmp	r2, r3
 8002150:	d106      	bne.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002152:	4b24      	ldr	r3, [pc, #144]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002154:	68da      	ldr	r2, [r3, #12]
 8002156:	4b23      	ldr	r3, [pc, #140]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002158:	2180      	movs	r1, #128	; 0x80
 800215a:	0449      	lsls	r1, r1, #17
 800215c:	430a      	orrs	r2, r1
 800215e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	2380      	movs	r3, #128	; 0x80
 8002166:	03db      	lsls	r3, r3, #15
 8002168:	4013      	ands	r3, r2
 800216a:	d016      	beq.n	800219a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800216c:	4b1d      	ldr	r3, [pc, #116]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800216e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002170:	4a27      	ldr	r2, [pc, #156]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8002172:	4013      	ands	r3, r2
 8002174:	0019      	movs	r1, r3
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800217a:	4b1a      	ldr	r3, [pc, #104]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800217c:	430a      	orrs	r2, r1
 800217e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002184:	2380      	movs	r3, #128	; 0x80
 8002186:	045b      	lsls	r3, r3, #17
 8002188:	429a      	cmp	r2, r3
 800218a:	d106      	bne.n	800219a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800218c:	4b15      	ldr	r3, [pc, #84]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800218e:	68da      	ldr	r2, [r3, #12]
 8002190:	4b14      	ldr	r3, [pc, #80]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002192:	2180      	movs	r1, #128	; 0x80
 8002194:	0449      	lsls	r1, r1, #17
 8002196:	430a      	orrs	r2, r1
 8002198:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	2380      	movs	r3, #128	; 0x80
 80021a0:	011b      	lsls	r3, r3, #4
 80021a2:	4013      	ands	r3, r2
 80021a4:	d016      	beq.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80021a6:	4b0f      	ldr	r3, [pc, #60]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021aa:	4a1a      	ldr	r2, [pc, #104]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 80021ac:	4013      	ands	r3, r2
 80021ae:	0019      	movs	r1, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	695a      	ldr	r2, [r3, #20]
 80021b4:	4b0b      	ldr	r3, [pc, #44]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021b6:	430a      	orrs	r2, r1
 80021b8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	695a      	ldr	r2, [r3, #20]
 80021be:	2380      	movs	r3, #128	; 0x80
 80021c0:	01db      	lsls	r3, r3, #7
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d106      	bne.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80021c6:	4b07      	ldr	r3, [pc, #28]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021c8:	68da      	ldr	r2, [r3, #12]
 80021ca:	4b06      	ldr	r3, [pc, #24]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021cc:	2180      	movs	r1, #128	; 0x80
 80021ce:	0249      	lsls	r1, r1, #9
 80021d0:	430a      	orrs	r2, r1
 80021d2:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80021d4:	2312      	movs	r3, #18
 80021d6:	18fb      	adds	r3, r7, r3
 80021d8:	781b      	ldrb	r3, [r3, #0]
}
 80021da:	0018      	movs	r0, r3
 80021dc:	46bd      	mov	sp, r7
 80021de:	b006      	add	sp, #24
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	46c0      	nop			; (mov r8, r8)
 80021e4:	40021000 	.word	0x40021000
 80021e8:	40007000 	.word	0x40007000
 80021ec:	fffffcff 	.word	0xfffffcff
 80021f0:	fffeffff 	.word	0xfffeffff
 80021f4:	00001388 	.word	0x00001388
 80021f8:	efffffff 	.word	0xefffffff
 80021fc:	fffff3ff 	.word	0xfffff3ff
 8002200:	fff3ffff 	.word	0xfff3ffff
 8002204:	ffcfffff 	.word	0xffcfffff
 8002208:	ffffcfff 	.word	0xffffcfff
 800220c:	ffbfffff 	.word	0xffbfffff
 8002210:	feffffff 	.word	0xfeffffff
 8002214:	ffff3fff 	.word	0xffff3fff

08002218 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d101      	bne.n	800222a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e04a      	b.n	80022c0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	223d      	movs	r2, #61	; 0x3d
 800222e:	5c9b      	ldrb	r3, [r3, r2]
 8002230:	b2db      	uxtb	r3, r3
 8002232:	2b00      	cmp	r3, #0
 8002234:	d107      	bne.n	8002246 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	223c      	movs	r2, #60	; 0x3c
 800223a:	2100      	movs	r1, #0
 800223c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	0018      	movs	r0, r3
 8002242:	f7fe fcd9 	bl	8000bf8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	223d      	movs	r2, #61	; 0x3d
 800224a:	2102      	movs	r1, #2
 800224c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	3304      	adds	r3, #4
 8002256:	0019      	movs	r1, r3
 8002258:	0010      	movs	r0, r2
 800225a:	f000 fc19 	bl	8002a90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2248      	movs	r2, #72	; 0x48
 8002262:	2101      	movs	r1, #1
 8002264:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	223e      	movs	r2, #62	; 0x3e
 800226a:	2101      	movs	r1, #1
 800226c:	5499      	strb	r1, [r3, r2]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	223f      	movs	r2, #63	; 0x3f
 8002272:	2101      	movs	r1, #1
 8002274:	5499      	strb	r1, [r3, r2]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2240      	movs	r2, #64	; 0x40
 800227a:	2101      	movs	r1, #1
 800227c:	5499      	strb	r1, [r3, r2]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2241      	movs	r2, #65	; 0x41
 8002282:	2101      	movs	r1, #1
 8002284:	5499      	strb	r1, [r3, r2]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2242      	movs	r2, #66	; 0x42
 800228a:	2101      	movs	r1, #1
 800228c:	5499      	strb	r1, [r3, r2]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2243      	movs	r2, #67	; 0x43
 8002292:	2101      	movs	r1, #1
 8002294:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2244      	movs	r2, #68	; 0x44
 800229a:	2101      	movs	r1, #1
 800229c:	5499      	strb	r1, [r3, r2]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2245      	movs	r2, #69	; 0x45
 80022a2:	2101      	movs	r1, #1
 80022a4:	5499      	strb	r1, [r3, r2]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2246      	movs	r2, #70	; 0x46
 80022aa:	2101      	movs	r1, #1
 80022ac:	5499      	strb	r1, [r3, r2]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2247      	movs	r2, #71	; 0x47
 80022b2:	2101      	movs	r1, #1
 80022b4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	223d      	movs	r2, #61	; 0x3d
 80022ba:	2101      	movs	r1, #1
 80022bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80022be:	2300      	movs	r3, #0
}
 80022c0:	0018      	movs	r0, r3
 80022c2:	46bd      	mov	sp, r7
 80022c4:	b002      	add	sp, #8
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	223d      	movs	r2, #61	; 0x3d
 80022d4:	5c9b      	ldrb	r3, [r3, r2]
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d001      	beq.n	80022e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e042      	b.n	8002366 <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	223d      	movs	r2, #61	; 0x3d
 80022e4:	2102      	movs	r1, #2
 80022e6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	68da      	ldr	r2, [r3, #12]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	2101      	movs	r1, #1
 80022f4:	430a      	orrs	r2, r1
 80022f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a1c      	ldr	r2, [pc, #112]	; (8002370 <HAL_TIM_Base_Start_IT+0xa8>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d00f      	beq.n	8002322 <HAL_TIM_Base_Start_IT+0x5a>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	2380      	movs	r3, #128	; 0x80
 8002308:	05db      	lsls	r3, r3, #23
 800230a:	429a      	cmp	r2, r3
 800230c:	d009      	beq.n	8002322 <HAL_TIM_Base_Start_IT+0x5a>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a18      	ldr	r2, [pc, #96]	; (8002374 <HAL_TIM_Base_Start_IT+0xac>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d004      	beq.n	8002322 <HAL_TIM_Base_Start_IT+0x5a>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a16      	ldr	r2, [pc, #88]	; (8002378 <HAL_TIM_Base_Start_IT+0xb0>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d116      	bne.n	8002350 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	4a14      	ldr	r2, [pc, #80]	; (800237c <HAL_TIM_Base_Start_IT+0xb4>)
 800232a:	4013      	ands	r3, r2
 800232c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	2b06      	cmp	r3, #6
 8002332:	d016      	beq.n	8002362 <HAL_TIM_Base_Start_IT+0x9a>
 8002334:	68fa      	ldr	r2, [r7, #12]
 8002336:	2380      	movs	r3, #128	; 0x80
 8002338:	025b      	lsls	r3, r3, #9
 800233a:	429a      	cmp	r2, r3
 800233c:	d011      	beq.n	8002362 <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2101      	movs	r1, #1
 800234a:	430a      	orrs	r2, r1
 800234c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800234e:	e008      	b.n	8002362 <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	2101      	movs	r1, #1
 800235c:	430a      	orrs	r2, r1
 800235e:	601a      	str	r2, [r3, #0]
 8002360:	e000      	b.n	8002364 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002362:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002364:	2300      	movs	r3, #0
}
 8002366:	0018      	movs	r0, r3
 8002368:	46bd      	mov	sp, r7
 800236a:	b004      	add	sp, #16
 800236c:	bd80      	pop	{r7, pc}
 800236e:	46c0      	nop			; (mov r8, r8)
 8002370:	40012c00 	.word	0x40012c00
 8002374:	40000400 	.word	0x40000400
 8002378:	40014000 	.word	0x40014000
 800237c:	00010007 	.word	0x00010007

08002380 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d101      	bne.n	8002392 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e04a      	b.n	8002428 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	223d      	movs	r2, #61	; 0x3d
 8002396:	5c9b      	ldrb	r3, [r3, r2]
 8002398:	b2db      	uxtb	r3, r3
 800239a:	2b00      	cmp	r3, #0
 800239c:	d107      	bne.n	80023ae <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	223c      	movs	r2, #60	; 0x3c
 80023a2:	2100      	movs	r1, #0
 80023a4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	0018      	movs	r0, r3
 80023aa:	f000 f841 	bl	8002430 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	223d      	movs	r2, #61	; 0x3d
 80023b2:	2102      	movs	r1, #2
 80023b4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	3304      	adds	r3, #4
 80023be:	0019      	movs	r1, r3
 80023c0:	0010      	movs	r0, r2
 80023c2:	f000 fb65 	bl	8002a90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2248      	movs	r2, #72	; 0x48
 80023ca:	2101      	movs	r1, #1
 80023cc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	223e      	movs	r2, #62	; 0x3e
 80023d2:	2101      	movs	r1, #1
 80023d4:	5499      	strb	r1, [r3, r2]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	223f      	movs	r2, #63	; 0x3f
 80023da:	2101      	movs	r1, #1
 80023dc:	5499      	strb	r1, [r3, r2]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2240      	movs	r2, #64	; 0x40
 80023e2:	2101      	movs	r1, #1
 80023e4:	5499      	strb	r1, [r3, r2]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2241      	movs	r2, #65	; 0x41
 80023ea:	2101      	movs	r1, #1
 80023ec:	5499      	strb	r1, [r3, r2]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2242      	movs	r2, #66	; 0x42
 80023f2:	2101      	movs	r1, #1
 80023f4:	5499      	strb	r1, [r3, r2]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2243      	movs	r2, #67	; 0x43
 80023fa:	2101      	movs	r1, #1
 80023fc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2244      	movs	r2, #68	; 0x44
 8002402:	2101      	movs	r1, #1
 8002404:	5499      	strb	r1, [r3, r2]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2245      	movs	r2, #69	; 0x45
 800240a:	2101      	movs	r1, #1
 800240c:	5499      	strb	r1, [r3, r2]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2246      	movs	r2, #70	; 0x46
 8002412:	2101      	movs	r1, #1
 8002414:	5499      	strb	r1, [r3, r2]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2247      	movs	r2, #71	; 0x47
 800241a:	2101      	movs	r1, #1
 800241c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	223d      	movs	r2, #61	; 0x3d
 8002422:	2101      	movs	r1, #1
 8002424:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002426:	2300      	movs	r3, #0
}
 8002428:	0018      	movs	r0, r3
 800242a:	46bd      	mov	sp, r7
 800242c:	b002      	add	sp, #8
 800242e:	bd80      	pop	{r7, pc}

08002430 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002438:	46c0      	nop			; (mov r8, r8)
 800243a:	46bd      	mov	sp, r7
 800243c:	b002      	add	sp, #8
 800243e:	bd80      	pop	{r7, pc}

08002440 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	691b      	ldr	r3, [r3, #16]
 800244e:	2202      	movs	r2, #2
 8002450:	4013      	ands	r3, r2
 8002452:	2b02      	cmp	r3, #2
 8002454:	d124      	bne.n	80024a0 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	2202      	movs	r2, #2
 800245e:	4013      	ands	r3, r2
 8002460:	2b02      	cmp	r3, #2
 8002462:	d11d      	bne.n	80024a0 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2203      	movs	r2, #3
 800246a:	4252      	negs	r2, r2
 800246c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2201      	movs	r2, #1
 8002472:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	699b      	ldr	r3, [r3, #24]
 800247a:	2203      	movs	r2, #3
 800247c:	4013      	ands	r3, r2
 800247e:	d004      	beq.n	800248a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	0018      	movs	r0, r3
 8002484:	f000 faec 	bl	8002a60 <HAL_TIM_IC_CaptureCallback>
 8002488:	e007      	b.n	800249a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	0018      	movs	r0, r3
 800248e:	f000 fadf 	bl	8002a50 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	0018      	movs	r0, r3
 8002496:	f000 faeb 	bl	8002a70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	691b      	ldr	r3, [r3, #16]
 80024a6:	2204      	movs	r2, #4
 80024a8:	4013      	ands	r3, r2
 80024aa:	2b04      	cmp	r3, #4
 80024ac:	d125      	bne.n	80024fa <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	2204      	movs	r2, #4
 80024b6:	4013      	ands	r3, r2
 80024b8:	2b04      	cmp	r3, #4
 80024ba:	d11e      	bne.n	80024fa <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	2205      	movs	r2, #5
 80024c2:	4252      	negs	r2, r2
 80024c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2202      	movs	r2, #2
 80024ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	699a      	ldr	r2, [r3, #24]
 80024d2:	23c0      	movs	r3, #192	; 0xc0
 80024d4:	009b      	lsls	r3, r3, #2
 80024d6:	4013      	ands	r3, r2
 80024d8:	d004      	beq.n	80024e4 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	0018      	movs	r0, r3
 80024de:	f000 fabf 	bl	8002a60 <HAL_TIM_IC_CaptureCallback>
 80024e2:	e007      	b.n	80024f4 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	0018      	movs	r0, r3
 80024e8:	f000 fab2 	bl	8002a50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	0018      	movs	r0, r3
 80024f0:	f000 fabe 	bl	8002a70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2200      	movs	r2, #0
 80024f8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	691b      	ldr	r3, [r3, #16]
 8002500:	2208      	movs	r2, #8
 8002502:	4013      	ands	r3, r2
 8002504:	2b08      	cmp	r3, #8
 8002506:	d124      	bne.n	8002552 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	68db      	ldr	r3, [r3, #12]
 800250e:	2208      	movs	r2, #8
 8002510:	4013      	ands	r3, r2
 8002512:	2b08      	cmp	r3, #8
 8002514:	d11d      	bne.n	8002552 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	2209      	movs	r2, #9
 800251c:	4252      	negs	r2, r2
 800251e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2204      	movs	r2, #4
 8002524:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	69db      	ldr	r3, [r3, #28]
 800252c:	2203      	movs	r2, #3
 800252e:	4013      	ands	r3, r2
 8002530:	d004      	beq.n	800253c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	0018      	movs	r0, r3
 8002536:	f000 fa93 	bl	8002a60 <HAL_TIM_IC_CaptureCallback>
 800253a:	e007      	b.n	800254c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	0018      	movs	r0, r3
 8002540:	f000 fa86 	bl	8002a50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	0018      	movs	r0, r3
 8002548:	f000 fa92 	bl	8002a70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2200      	movs	r2, #0
 8002550:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	691b      	ldr	r3, [r3, #16]
 8002558:	2210      	movs	r2, #16
 800255a:	4013      	ands	r3, r2
 800255c:	2b10      	cmp	r3, #16
 800255e:	d125      	bne.n	80025ac <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	68db      	ldr	r3, [r3, #12]
 8002566:	2210      	movs	r2, #16
 8002568:	4013      	ands	r3, r2
 800256a:	2b10      	cmp	r3, #16
 800256c:	d11e      	bne.n	80025ac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	2211      	movs	r2, #17
 8002574:	4252      	negs	r2, r2
 8002576:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2208      	movs	r2, #8
 800257c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	69da      	ldr	r2, [r3, #28]
 8002584:	23c0      	movs	r3, #192	; 0xc0
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	4013      	ands	r3, r2
 800258a:	d004      	beq.n	8002596 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	0018      	movs	r0, r3
 8002590:	f000 fa66 	bl	8002a60 <HAL_TIM_IC_CaptureCallback>
 8002594:	e007      	b.n	80025a6 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	0018      	movs	r0, r3
 800259a:	f000 fa59 	bl	8002a50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	0018      	movs	r0, r3
 80025a2:	f000 fa65 	bl	8002a70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2200      	movs	r2, #0
 80025aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	691b      	ldr	r3, [r3, #16]
 80025b2:	2201      	movs	r2, #1
 80025b4:	4013      	ands	r3, r2
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d10f      	bne.n	80025da <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	2201      	movs	r2, #1
 80025c2:	4013      	ands	r3, r2
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d108      	bne.n	80025da <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	2202      	movs	r2, #2
 80025ce:	4252      	negs	r2, r2
 80025d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	0018      	movs	r0, r3
 80025d6:	f7fe fa5d 	bl	8000a94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	691b      	ldr	r3, [r3, #16]
 80025e0:	2280      	movs	r2, #128	; 0x80
 80025e2:	4013      	ands	r3, r2
 80025e4:	2b80      	cmp	r3, #128	; 0x80
 80025e6:	d10f      	bne.n	8002608 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	68db      	ldr	r3, [r3, #12]
 80025ee:	2280      	movs	r2, #128	; 0x80
 80025f0:	4013      	ands	r3, r2
 80025f2:	2b80      	cmp	r3, #128	; 0x80
 80025f4:	d108      	bne.n	8002608 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	2281      	movs	r2, #129	; 0x81
 80025fc:	4252      	negs	r2, r2
 80025fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	0018      	movs	r0, r3
 8002604:	f000 ff40 	bl	8003488 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	691a      	ldr	r2, [r3, #16]
 800260e:	2380      	movs	r3, #128	; 0x80
 8002610:	005b      	lsls	r3, r3, #1
 8002612:	401a      	ands	r2, r3
 8002614:	2380      	movs	r3, #128	; 0x80
 8002616:	005b      	lsls	r3, r3, #1
 8002618:	429a      	cmp	r2, r3
 800261a:	d10e      	bne.n	800263a <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	68db      	ldr	r3, [r3, #12]
 8002622:	2280      	movs	r2, #128	; 0x80
 8002624:	4013      	ands	r3, r2
 8002626:	2b80      	cmp	r3, #128	; 0x80
 8002628:	d107      	bne.n	800263a <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a1c      	ldr	r2, [pc, #112]	; (80026a0 <HAL_TIM_IRQHandler+0x260>)
 8002630:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	0018      	movs	r0, r3
 8002636:	f000 ff2f 	bl	8003498 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	691b      	ldr	r3, [r3, #16]
 8002640:	2240      	movs	r2, #64	; 0x40
 8002642:	4013      	ands	r3, r2
 8002644:	2b40      	cmp	r3, #64	; 0x40
 8002646:	d10f      	bne.n	8002668 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	68db      	ldr	r3, [r3, #12]
 800264e:	2240      	movs	r2, #64	; 0x40
 8002650:	4013      	ands	r3, r2
 8002652:	2b40      	cmp	r3, #64	; 0x40
 8002654:	d108      	bne.n	8002668 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	2241      	movs	r2, #65	; 0x41
 800265c:	4252      	negs	r2, r2
 800265e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	0018      	movs	r0, r3
 8002664:	f000 fa0c 	bl	8002a80 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	691b      	ldr	r3, [r3, #16]
 800266e:	2220      	movs	r2, #32
 8002670:	4013      	ands	r3, r2
 8002672:	2b20      	cmp	r3, #32
 8002674:	d10f      	bne.n	8002696 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	2220      	movs	r2, #32
 800267e:	4013      	ands	r3, r2
 8002680:	2b20      	cmp	r3, #32
 8002682:	d108      	bne.n	8002696 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	2221      	movs	r2, #33	; 0x21
 800268a:	4252      	negs	r2, r2
 800268c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	0018      	movs	r0, r3
 8002692:	f000 fef1 	bl	8003478 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002696:	46c0      	nop			; (mov r8, r8)
 8002698:	46bd      	mov	sp, r7
 800269a:	b002      	add	sp, #8
 800269c:	bd80      	pop	{r7, pc}
 800269e:	46c0      	nop			; (mov r8, r8)
 80026a0:	fffffeff 	.word	0xfffffeff

080026a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b086      	sub	sp, #24
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	60f8      	str	r0, [r7, #12]
 80026ac:	60b9      	str	r1, [r7, #8]
 80026ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026b0:	2317      	movs	r3, #23
 80026b2:	18fb      	adds	r3, r7, r3
 80026b4:	2200      	movs	r2, #0
 80026b6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	223c      	movs	r2, #60	; 0x3c
 80026bc:	5c9b      	ldrb	r3, [r3, r2]
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d101      	bne.n	80026c6 <HAL_TIM_PWM_ConfigChannel+0x22>
 80026c2:	2302      	movs	r3, #2
 80026c4:	e0e5      	b.n	8002892 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	223c      	movs	r2, #60	; 0x3c
 80026ca:	2101      	movs	r1, #1
 80026cc:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2b14      	cmp	r3, #20
 80026d2:	d900      	bls.n	80026d6 <HAL_TIM_PWM_ConfigChannel+0x32>
 80026d4:	e0d1      	b.n	800287a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	009a      	lsls	r2, r3, #2
 80026da:	4b70      	ldr	r3, [pc, #448]	; (800289c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80026dc:	18d3      	adds	r3, r2, r3
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	68ba      	ldr	r2, [r7, #8]
 80026e8:	0011      	movs	r1, r2
 80026ea:	0018      	movs	r0, r3
 80026ec:	f000 fa50 	bl	8002b90 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	699a      	ldr	r2, [r3, #24]
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	2108      	movs	r1, #8
 80026fc:	430a      	orrs	r2, r1
 80026fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	699a      	ldr	r2, [r3, #24]
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	2104      	movs	r1, #4
 800270c:	438a      	bics	r2, r1
 800270e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	6999      	ldr	r1, [r3, #24]
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	691a      	ldr	r2, [r3, #16]
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	430a      	orrs	r2, r1
 8002720:	619a      	str	r2, [r3, #24]
      break;
 8002722:	e0af      	b.n	8002884 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	68ba      	ldr	r2, [r7, #8]
 800272a:	0011      	movs	r1, r2
 800272c:	0018      	movs	r0, r3
 800272e:	f000 fab9 	bl	8002ca4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	699a      	ldr	r2, [r3, #24]
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2180      	movs	r1, #128	; 0x80
 800273e:	0109      	lsls	r1, r1, #4
 8002740:	430a      	orrs	r2, r1
 8002742:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	699a      	ldr	r2, [r3, #24]
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4954      	ldr	r1, [pc, #336]	; (80028a0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002750:	400a      	ands	r2, r1
 8002752:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	6999      	ldr	r1, [r3, #24]
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	691b      	ldr	r3, [r3, #16]
 800275e:	021a      	lsls	r2, r3, #8
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	430a      	orrs	r2, r1
 8002766:	619a      	str	r2, [r3, #24]
      break;
 8002768:	e08c      	b.n	8002884 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	68ba      	ldr	r2, [r7, #8]
 8002770:	0011      	movs	r1, r2
 8002772:	0018      	movs	r0, r3
 8002774:	f000 fb1a 	bl	8002dac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	69da      	ldr	r2, [r3, #28]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	2108      	movs	r1, #8
 8002784:	430a      	orrs	r2, r1
 8002786:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	69da      	ldr	r2, [r3, #28]
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	2104      	movs	r1, #4
 8002794:	438a      	bics	r2, r1
 8002796:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	69d9      	ldr	r1, [r3, #28]
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	691a      	ldr	r2, [r3, #16]
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	430a      	orrs	r2, r1
 80027a8:	61da      	str	r2, [r3, #28]
      break;
 80027aa:	e06b      	b.n	8002884 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	68ba      	ldr	r2, [r7, #8]
 80027b2:	0011      	movs	r1, r2
 80027b4:	0018      	movs	r0, r3
 80027b6:	f000 fb81 	bl	8002ebc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	69da      	ldr	r2, [r3, #28]
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2180      	movs	r1, #128	; 0x80
 80027c6:	0109      	lsls	r1, r1, #4
 80027c8:	430a      	orrs	r2, r1
 80027ca:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	69da      	ldr	r2, [r3, #28]
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4932      	ldr	r1, [pc, #200]	; (80028a0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80027d8:	400a      	ands	r2, r1
 80027da:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	69d9      	ldr	r1, [r3, #28]
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	691b      	ldr	r3, [r3, #16]
 80027e6:	021a      	lsls	r2, r3, #8
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	430a      	orrs	r2, r1
 80027ee:	61da      	str	r2, [r3, #28]
      break;
 80027f0:	e048      	b.n	8002884 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	68ba      	ldr	r2, [r7, #8]
 80027f8:	0011      	movs	r1, r2
 80027fa:	0018      	movs	r0, r3
 80027fc:	f000 fbc8 	bl	8002f90 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	2108      	movs	r1, #8
 800280c:	430a      	orrs	r2, r1
 800280e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	2104      	movs	r1, #4
 800281c:	438a      	bics	r2, r1
 800281e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	691a      	ldr	r2, [r3, #16]
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	430a      	orrs	r2, r1
 8002830:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002832:	e027      	b.n	8002884 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	68ba      	ldr	r2, [r7, #8]
 800283a:	0011      	movs	r1, r2
 800283c:	0018      	movs	r0, r3
 800283e:	f000 fc07 	bl	8003050 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2180      	movs	r1, #128	; 0x80
 800284e:	0109      	lsls	r1, r1, #4
 8002850:	430a      	orrs	r2, r1
 8002852:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4910      	ldr	r1, [pc, #64]	; (80028a0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002860:	400a      	ands	r2, r1
 8002862:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	691b      	ldr	r3, [r3, #16]
 800286e:	021a      	lsls	r2, r3, #8
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	430a      	orrs	r2, r1
 8002876:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002878:	e004      	b.n	8002884 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800287a:	2317      	movs	r3, #23
 800287c:	18fb      	adds	r3, r7, r3
 800287e:	2201      	movs	r2, #1
 8002880:	701a      	strb	r2, [r3, #0]
      break;
 8002882:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	223c      	movs	r2, #60	; 0x3c
 8002888:	2100      	movs	r1, #0
 800288a:	5499      	strb	r1, [r3, r2]

  return status;
 800288c:	2317      	movs	r3, #23
 800288e:	18fb      	adds	r3, r7, r3
 8002890:	781b      	ldrb	r3, [r3, #0]
}
 8002892:	0018      	movs	r0, r3
 8002894:	46bd      	mov	sp, r7
 8002896:	b006      	add	sp, #24
 8002898:	bd80      	pop	{r7, pc}
 800289a:	46c0      	nop			; (mov r8, r8)
 800289c:	08004168 	.word	0x08004168
 80028a0:	fffffbff 	.word	0xfffffbff

080028a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
 80028ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028ae:	230f      	movs	r3, #15
 80028b0:	18fb      	adds	r3, r7, r3
 80028b2:	2200      	movs	r2, #0
 80028b4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	223c      	movs	r2, #60	; 0x3c
 80028ba:	5c9b      	ldrb	r3, [r3, r2]
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d101      	bne.n	80028c4 <HAL_TIM_ConfigClockSource+0x20>
 80028c0:	2302      	movs	r3, #2
 80028c2:	e0bc      	b.n	8002a3e <HAL_TIM_ConfigClockSource+0x19a>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	223c      	movs	r2, #60	; 0x3c
 80028c8:	2101      	movs	r1, #1
 80028ca:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	223d      	movs	r2, #61	; 0x3d
 80028d0:	2102      	movs	r1, #2
 80028d2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	4a5a      	ldr	r2, [pc, #360]	; (8002a48 <HAL_TIM_ConfigClockSource+0x1a4>)
 80028e0:	4013      	ands	r3, r2
 80028e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	4a59      	ldr	r2, [pc, #356]	; (8002a4c <HAL_TIM_ConfigClockSource+0x1a8>)
 80028e8:	4013      	ands	r3, r2
 80028ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	68ba      	ldr	r2, [r7, #8]
 80028f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2280      	movs	r2, #128	; 0x80
 80028fa:	0192      	lsls	r2, r2, #6
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d040      	beq.n	8002982 <HAL_TIM_ConfigClockSource+0xde>
 8002900:	2280      	movs	r2, #128	; 0x80
 8002902:	0192      	lsls	r2, r2, #6
 8002904:	4293      	cmp	r3, r2
 8002906:	d900      	bls.n	800290a <HAL_TIM_ConfigClockSource+0x66>
 8002908:	e088      	b.n	8002a1c <HAL_TIM_ConfigClockSource+0x178>
 800290a:	2280      	movs	r2, #128	; 0x80
 800290c:	0152      	lsls	r2, r2, #5
 800290e:	4293      	cmp	r3, r2
 8002910:	d100      	bne.n	8002914 <HAL_TIM_ConfigClockSource+0x70>
 8002912:	e088      	b.n	8002a26 <HAL_TIM_ConfigClockSource+0x182>
 8002914:	2280      	movs	r2, #128	; 0x80
 8002916:	0152      	lsls	r2, r2, #5
 8002918:	4293      	cmp	r3, r2
 800291a:	d900      	bls.n	800291e <HAL_TIM_ConfigClockSource+0x7a>
 800291c:	e07e      	b.n	8002a1c <HAL_TIM_ConfigClockSource+0x178>
 800291e:	2b70      	cmp	r3, #112	; 0x70
 8002920:	d018      	beq.n	8002954 <HAL_TIM_ConfigClockSource+0xb0>
 8002922:	d900      	bls.n	8002926 <HAL_TIM_ConfigClockSource+0x82>
 8002924:	e07a      	b.n	8002a1c <HAL_TIM_ConfigClockSource+0x178>
 8002926:	2b60      	cmp	r3, #96	; 0x60
 8002928:	d04f      	beq.n	80029ca <HAL_TIM_ConfigClockSource+0x126>
 800292a:	d900      	bls.n	800292e <HAL_TIM_ConfigClockSource+0x8a>
 800292c:	e076      	b.n	8002a1c <HAL_TIM_ConfigClockSource+0x178>
 800292e:	2b50      	cmp	r3, #80	; 0x50
 8002930:	d03b      	beq.n	80029aa <HAL_TIM_ConfigClockSource+0x106>
 8002932:	d900      	bls.n	8002936 <HAL_TIM_ConfigClockSource+0x92>
 8002934:	e072      	b.n	8002a1c <HAL_TIM_ConfigClockSource+0x178>
 8002936:	2b40      	cmp	r3, #64	; 0x40
 8002938:	d057      	beq.n	80029ea <HAL_TIM_ConfigClockSource+0x146>
 800293a:	d900      	bls.n	800293e <HAL_TIM_ConfigClockSource+0x9a>
 800293c:	e06e      	b.n	8002a1c <HAL_TIM_ConfigClockSource+0x178>
 800293e:	2b30      	cmp	r3, #48	; 0x30
 8002940:	d063      	beq.n	8002a0a <HAL_TIM_ConfigClockSource+0x166>
 8002942:	d86b      	bhi.n	8002a1c <HAL_TIM_ConfigClockSource+0x178>
 8002944:	2b20      	cmp	r3, #32
 8002946:	d060      	beq.n	8002a0a <HAL_TIM_ConfigClockSource+0x166>
 8002948:	d868      	bhi.n	8002a1c <HAL_TIM_ConfigClockSource+0x178>
 800294a:	2b00      	cmp	r3, #0
 800294c:	d05d      	beq.n	8002a0a <HAL_TIM_ConfigClockSource+0x166>
 800294e:	2b10      	cmp	r3, #16
 8002950:	d05b      	beq.n	8002a0a <HAL_TIM_ConfigClockSource+0x166>
 8002952:	e063      	b.n	8002a1c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6818      	ldr	r0, [r3, #0]
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	6899      	ldr	r1, [r3, #8]
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	685a      	ldr	r2, [r3, #4]
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	f000 fc54 	bl	8003210 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	2277      	movs	r2, #119	; 0x77
 8002974:	4313      	orrs	r3, r2
 8002976:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	68ba      	ldr	r2, [r7, #8]
 800297e:	609a      	str	r2, [r3, #8]
      break;
 8002980:	e052      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6818      	ldr	r0, [r3, #0]
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	6899      	ldr	r1, [r3, #8]
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	685a      	ldr	r2, [r3, #4]
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	f000 fc3d 	bl	8003210 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	689a      	ldr	r2, [r3, #8]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	2180      	movs	r1, #128	; 0x80
 80029a2:	01c9      	lsls	r1, r1, #7
 80029a4:	430a      	orrs	r2, r1
 80029a6:	609a      	str	r2, [r3, #8]
      break;
 80029a8:	e03e      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6818      	ldr	r0, [r3, #0]
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	6859      	ldr	r1, [r3, #4]
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	68db      	ldr	r3, [r3, #12]
 80029b6:	001a      	movs	r2, r3
 80029b8:	f000 fbae 	bl	8003118 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2150      	movs	r1, #80	; 0x50
 80029c2:	0018      	movs	r0, r3
 80029c4:	f000 fc08 	bl	80031d8 <TIM_ITRx_SetConfig>
      break;
 80029c8:	e02e      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6818      	ldr	r0, [r3, #0]
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	6859      	ldr	r1, [r3, #4]
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	68db      	ldr	r3, [r3, #12]
 80029d6:	001a      	movs	r2, r3
 80029d8:	f000 fbcc 	bl	8003174 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2160      	movs	r1, #96	; 0x60
 80029e2:	0018      	movs	r0, r3
 80029e4:	f000 fbf8 	bl	80031d8 <TIM_ITRx_SetConfig>
      break;
 80029e8:	e01e      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6818      	ldr	r0, [r3, #0]
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	6859      	ldr	r1, [r3, #4]
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	68db      	ldr	r3, [r3, #12]
 80029f6:	001a      	movs	r2, r3
 80029f8:	f000 fb8e 	bl	8003118 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2140      	movs	r1, #64	; 0x40
 8002a02:	0018      	movs	r0, r3
 8002a04:	f000 fbe8 	bl	80031d8 <TIM_ITRx_SetConfig>
      break;
 8002a08:	e00e      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	0019      	movs	r1, r3
 8002a14:	0010      	movs	r0, r2
 8002a16:	f000 fbdf 	bl	80031d8 <TIM_ITRx_SetConfig>
      break;
 8002a1a:	e005      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002a1c:	230f      	movs	r3, #15
 8002a1e:	18fb      	adds	r3, r7, r3
 8002a20:	2201      	movs	r2, #1
 8002a22:	701a      	strb	r2, [r3, #0]
      break;
 8002a24:	e000      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002a26:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	223d      	movs	r2, #61	; 0x3d
 8002a2c:	2101      	movs	r1, #1
 8002a2e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	223c      	movs	r2, #60	; 0x3c
 8002a34:	2100      	movs	r1, #0
 8002a36:	5499      	strb	r1, [r3, r2]

  return status;
 8002a38:	230f      	movs	r3, #15
 8002a3a:	18fb      	adds	r3, r7, r3
 8002a3c:	781b      	ldrb	r3, [r3, #0]
}
 8002a3e:	0018      	movs	r0, r3
 8002a40:	46bd      	mov	sp, r7
 8002a42:	b004      	add	sp, #16
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	46c0      	nop			; (mov r8, r8)
 8002a48:	ffceff88 	.word	0xffceff88
 8002a4c:	ffff00ff 	.word	0xffff00ff

08002a50 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a58:	46c0      	nop			; (mov r8, r8)
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	b002      	add	sp, #8
 8002a5e:	bd80      	pop	{r7, pc}

08002a60 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b082      	sub	sp, #8
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002a68:	46c0      	nop			; (mov r8, r8)
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	b002      	add	sp, #8
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002a78:	46c0      	nop			; (mov r8, r8)
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	b002      	add	sp, #8
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002a88:	46c0      	nop			; (mov r8, r8)
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	b002      	add	sp, #8
 8002a8e:	bd80      	pop	{r7, pc}

08002a90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
 8002a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	4a34      	ldr	r2, [pc, #208]	; (8002b74 <TIM_Base_SetConfig+0xe4>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d008      	beq.n	8002aba <TIM_Base_SetConfig+0x2a>
 8002aa8:	687a      	ldr	r2, [r7, #4]
 8002aaa:	2380      	movs	r3, #128	; 0x80
 8002aac:	05db      	lsls	r3, r3, #23
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	d003      	beq.n	8002aba <TIM_Base_SetConfig+0x2a>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	4a30      	ldr	r2, [pc, #192]	; (8002b78 <TIM_Base_SetConfig+0xe8>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d108      	bne.n	8002acc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	2270      	movs	r2, #112	; 0x70
 8002abe:	4393      	bics	r3, r2
 8002ac0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	68fa      	ldr	r2, [r7, #12]
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	4a29      	ldr	r2, [pc, #164]	; (8002b74 <TIM_Base_SetConfig+0xe4>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d018      	beq.n	8002b06 <TIM_Base_SetConfig+0x76>
 8002ad4:	687a      	ldr	r2, [r7, #4]
 8002ad6:	2380      	movs	r3, #128	; 0x80
 8002ad8:	05db      	lsls	r3, r3, #23
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d013      	beq.n	8002b06 <TIM_Base_SetConfig+0x76>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	4a25      	ldr	r2, [pc, #148]	; (8002b78 <TIM_Base_SetConfig+0xe8>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d00f      	beq.n	8002b06 <TIM_Base_SetConfig+0x76>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a24      	ldr	r2, [pc, #144]	; (8002b7c <TIM_Base_SetConfig+0xec>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d00b      	beq.n	8002b06 <TIM_Base_SetConfig+0x76>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a23      	ldr	r2, [pc, #140]	; (8002b80 <TIM_Base_SetConfig+0xf0>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d007      	beq.n	8002b06 <TIM_Base_SetConfig+0x76>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	4a22      	ldr	r2, [pc, #136]	; (8002b84 <TIM_Base_SetConfig+0xf4>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d003      	beq.n	8002b06 <TIM_Base_SetConfig+0x76>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4a21      	ldr	r2, [pc, #132]	; (8002b88 <TIM_Base_SetConfig+0xf8>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d108      	bne.n	8002b18 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	4a20      	ldr	r2, [pc, #128]	; (8002b8c <TIM_Base_SetConfig+0xfc>)
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	68db      	ldr	r3, [r3, #12]
 8002b12:	68fa      	ldr	r2, [r7, #12]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2280      	movs	r2, #128	; 0x80
 8002b1c:	4393      	bics	r3, r2
 8002b1e:	001a      	movs	r2, r3
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	695b      	ldr	r3, [r3, #20]
 8002b24:	4313      	orrs	r3, r2
 8002b26:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	68fa      	ldr	r2, [r7, #12]
 8002b2c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	689a      	ldr	r2, [r3, #8]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	4a0c      	ldr	r2, [pc, #48]	; (8002b74 <TIM_Base_SetConfig+0xe4>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d00b      	beq.n	8002b5e <TIM_Base_SetConfig+0xce>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	4a0d      	ldr	r2, [pc, #52]	; (8002b80 <TIM_Base_SetConfig+0xf0>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d007      	beq.n	8002b5e <TIM_Base_SetConfig+0xce>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4a0c      	ldr	r2, [pc, #48]	; (8002b84 <TIM_Base_SetConfig+0xf4>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d003      	beq.n	8002b5e <TIM_Base_SetConfig+0xce>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	4a0b      	ldr	r2, [pc, #44]	; (8002b88 <TIM_Base_SetConfig+0xf8>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d103      	bne.n	8002b66 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	691a      	ldr	r2, [r3, #16]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2201      	movs	r2, #1
 8002b6a:	615a      	str	r2, [r3, #20]
}
 8002b6c:	46c0      	nop			; (mov r8, r8)
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	b004      	add	sp, #16
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	40012c00 	.word	0x40012c00
 8002b78:	40000400 	.word	0x40000400
 8002b7c:	40002000 	.word	0x40002000
 8002b80:	40014000 	.word	0x40014000
 8002b84:	40014400 	.word	0x40014400
 8002b88:	40014800 	.word	0x40014800
 8002b8c:	fffffcff 	.word	0xfffffcff

08002b90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b086      	sub	sp, #24
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
 8002b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6a1b      	ldr	r3, [r3, #32]
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	4393      	bics	r3, r2
 8002ba2:	001a      	movs	r2, r3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6a1b      	ldr	r3, [r3, #32]
 8002bac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	699b      	ldr	r3, [r3, #24]
 8002bb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	4a32      	ldr	r2, [pc, #200]	; (8002c88 <TIM_OC1_SetConfig+0xf8>)
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2203      	movs	r2, #3
 8002bc6:	4393      	bics	r3, r2
 8002bc8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	68fa      	ldr	r2, [r7, #12]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	2202      	movs	r2, #2
 8002bd8:	4393      	bics	r3, r2
 8002bda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	697a      	ldr	r2, [r7, #20]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	4a28      	ldr	r2, [pc, #160]	; (8002c8c <TIM_OC1_SetConfig+0xfc>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d00b      	beq.n	8002c06 <TIM_OC1_SetConfig+0x76>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	4a27      	ldr	r2, [pc, #156]	; (8002c90 <TIM_OC1_SetConfig+0x100>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d007      	beq.n	8002c06 <TIM_OC1_SetConfig+0x76>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	4a26      	ldr	r2, [pc, #152]	; (8002c94 <TIM_OC1_SetConfig+0x104>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d003      	beq.n	8002c06 <TIM_OC1_SetConfig+0x76>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	4a25      	ldr	r2, [pc, #148]	; (8002c98 <TIM_OC1_SetConfig+0x108>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d10c      	bne.n	8002c20 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	2208      	movs	r2, #8
 8002c0a:	4393      	bics	r3, r2
 8002c0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	68db      	ldr	r3, [r3, #12]
 8002c12:	697a      	ldr	r2, [r7, #20]
 8002c14:	4313      	orrs	r3, r2
 8002c16:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	2204      	movs	r2, #4
 8002c1c:	4393      	bics	r3, r2
 8002c1e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	4a1a      	ldr	r2, [pc, #104]	; (8002c8c <TIM_OC1_SetConfig+0xfc>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d00b      	beq.n	8002c40 <TIM_OC1_SetConfig+0xb0>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	4a19      	ldr	r2, [pc, #100]	; (8002c90 <TIM_OC1_SetConfig+0x100>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d007      	beq.n	8002c40 <TIM_OC1_SetConfig+0xb0>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	4a18      	ldr	r2, [pc, #96]	; (8002c94 <TIM_OC1_SetConfig+0x104>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d003      	beq.n	8002c40 <TIM_OC1_SetConfig+0xb0>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	4a17      	ldr	r2, [pc, #92]	; (8002c98 <TIM_OC1_SetConfig+0x108>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d111      	bne.n	8002c64 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	4a16      	ldr	r2, [pc, #88]	; (8002c9c <TIM_OC1_SetConfig+0x10c>)
 8002c44:	4013      	ands	r3, r2
 8002c46:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	4a15      	ldr	r2, [pc, #84]	; (8002ca0 <TIM_OC1_SetConfig+0x110>)
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	695b      	ldr	r3, [r3, #20]
 8002c54:	693a      	ldr	r2, [r7, #16]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	699b      	ldr	r3, [r3, #24]
 8002c5e:	693a      	ldr	r2, [r7, #16]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	693a      	ldr	r2, [r7, #16]
 8002c68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	68fa      	ldr	r2, [r7, #12]
 8002c6e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	685a      	ldr	r2, [r3, #4]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	697a      	ldr	r2, [r7, #20]
 8002c7c:	621a      	str	r2, [r3, #32]
}
 8002c7e:	46c0      	nop			; (mov r8, r8)
 8002c80:	46bd      	mov	sp, r7
 8002c82:	b006      	add	sp, #24
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	46c0      	nop			; (mov r8, r8)
 8002c88:	fffeff8f 	.word	0xfffeff8f
 8002c8c:	40012c00 	.word	0x40012c00
 8002c90:	40014000 	.word	0x40014000
 8002c94:	40014400 	.word	0x40014400
 8002c98:	40014800 	.word	0x40014800
 8002c9c:	fffffeff 	.word	0xfffffeff
 8002ca0:	fffffdff 	.word	0xfffffdff

08002ca4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b086      	sub	sp, #24
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
 8002cac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6a1b      	ldr	r3, [r3, #32]
 8002cb2:	2210      	movs	r2, #16
 8002cb4:	4393      	bics	r3, r2
 8002cb6:	001a      	movs	r2, r3
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6a1b      	ldr	r3, [r3, #32]
 8002cc0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	699b      	ldr	r3, [r3, #24]
 8002ccc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	4a2e      	ldr	r2, [pc, #184]	; (8002d8c <TIM_OC2_SetConfig+0xe8>)
 8002cd2:	4013      	ands	r3, r2
 8002cd4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	4a2d      	ldr	r2, [pc, #180]	; (8002d90 <TIM_OC2_SetConfig+0xec>)
 8002cda:	4013      	ands	r3, r2
 8002cdc:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	021b      	lsls	r3, r3, #8
 8002ce4:	68fa      	ldr	r2, [r7, #12]
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	2220      	movs	r2, #32
 8002cee:	4393      	bics	r3, r2
 8002cf0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	011b      	lsls	r3, r3, #4
 8002cf8:	697a      	ldr	r2, [r7, #20]
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4a24      	ldr	r2, [pc, #144]	; (8002d94 <TIM_OC2_SetConfig+0xf0>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d10d      	bne.n	8002d22 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	2280      	movs	r2, #128	; 0x80
 8002d0a:	4393      	bics	r3, r2
 8002d0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	68db      	ldr	r3, [r3, #12]
 8002d12:	011b      	lsls	r3, r3, #4
 8002d14:	697a      	ldr	r2, [r7, #20]
 8002d16:	4313      	orrs	r3, r2
 8002d18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	2240      	movs	r2, #64	; 0x40
 8002d1e:	4393      	bics	r3, r2
 8002d20:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4a1b      	ldr	r2, [pc, #108]	; (8002d94 <TIM_OC2_SetConfig+0xf0>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d00b      	beq.n	8002d42 <TIM_OC2_SetConfig+0x9e>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	4a1a      	ldr	r2, [pc, #104]	; (8002d98 <TIM_OC2_SetConfig+0xf4>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d007      	beq.n	8002d42 <TIM_OC2_SetConfig+0x9e>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	4a19      	ldr	r2, [pc, #100]	; (8002d9c <TIM_OC2_SetConfig+0xf8>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d003      	beq.n	8002d42 <TIM_OC2_SetConfig+0x9e>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	4a18      	ldr	r2, [pc, #96]	; (8002da0 <TIM_OC2_SetConfig+0xfc>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d113      	bne.n	8002d6a <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	4a17      	ldr	r2, [pc, #92]	; (8002da4 <TIM_OC2_SetConfig+0x100>)
 8002d46:	4013      	ands	r3, r2
 8002d48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	4a16      	ldr	r2, [pc, #88]	; (8002da8 <TIM_OC2_SetConfig+0x104>)
 8002d4e:	4013      	ands	r3, r2
 8002d50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	695b      	ldr	r3, [r3, #20]
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	693a      	ldr	r2, [r7, #16]
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	699b      	ldr	r3, [r3, #24]
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	693a      	ldr	r2, [r7, #16]
 8002d66:	4313      	orrs	r3, r2
 8002d68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	693a      	ldr	r2, [r7, #16]
 8002d6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	68fa      	ldr	r2, [r7, #12]
 8002d74:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	685a      	ldr	r2, [r3, #4]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	697a      	ldr	r2, [r7, #20]
 8002d82:	621a      	str	r2, [r3, #32]
}
 8002d84:	46c0      	nop			; (mov r8, r8)
 8002d86:	46bd      	mov	sp, r7
 8002d88:	b006      	add	sp, #24
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	feff8fff 	.word	0xfeff8fff
 8002d90:	fffffcff 	.word	0xfffffcff
 8002d94:	40012c00 	.word	0x40012c00
 8002d98:	40014000 	.word	0x40014000
 8002d9c:	40014400 	.word	0x40014400
 8002da0:	40014800 	.word	0x40014800
 8002da4:	fffffbff 	.word	0xfffffbff
 8002da8:	fffff7ff 	.word	0xfffff7ff

08002dac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6a1b      	ldr	r3, [r3, #32]
 8002dba:	4a35      	ldr	r2, [pc, #212]	; (8002e90 <TIM_OC3_SetConfig+0xe4>)
 8002dbc:	401a      	ands	r2, r3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a1b      	ldr	r3, [r3, #32]
 8002dc6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	69db      	ldr	r3, [r3, #28]
 8002dd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	4a2f      	ldr	r2, [pc, #188]	; (8002e94 <TIM_OC3_SetConfig+0xe8>)
 8002dd8:	4013      	ands	r3, r2
 8002dda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2203      	movs	r2, #3
 8002de0:	4393      	bics	r3, r2
 8002de2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68fa      	ldr	r2, [r7, #12]
 8002dea:	4313      	orrs	r3, r2
 8002dec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	4a29      	ldr	r2, [pc, #164]	; (8002e98 <TIM_OC3_SetConfig+0xec>)
 8002df2:	4013      	ands	r3, r2
 8002df4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	021b      	lsls	r3, r3, #8
 8002dfc:	697a      	ldr	r2, [r7, #20]
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a25      	ldr	r2, [pc, #148]	; (8002e9c <TIM_OC3_SetConfig+0xf0>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d10d      	bne.n	8002e26 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	4a24      	ldr	r2, [pc, #144]	; (8002ea0 <TIM_OC3_SetConfig+0xf4>)
 8002e0e:	4013      	ands	r3, r2
 8002e10:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	68db      	ldr	r3, [r3, #12]
 8002e16:	021b      	lsls	r3, r3, #8
 8002e18:	697a      	ldr	r2, [r7, #20]
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	4a20      	ldr	r2, [pc, #128]	; (8002ea4 <TIM_OC3_SetConfig+0xf8>)
 8002e22:	4013      	ands	r3, r2
 8002e24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	4a1c      	ldr	r2, [pc, #112]	; (8002e9c <TIM_OC3_SetConfig+0xf0>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d00b      	beq.n	8002e46 <TIM_OC3_SetConfig+0x9a>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4a1d      	ldr	r2, [pc, #116]	; (8002ea8 <TIM_OC3_SetConfig+0xfc>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d007      	beq.n	8002e46 <TIM_OC3_SetConfig+0x9a>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4a1c      	ldr	r2, [pc, #112]	; (8002eac <TIM_OC3_SetConfig+0x100>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d003      	beq.n	8002e46 <TIM_OC3_SetConfig+0x9a>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	4a1b      	ldr	r2, [pc, #108]	; (8002eb0 <TIM_OC3_SetConfig+0x104>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d113      	bne.n	8002e6e <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	4a1a      	ldr	r2, [pc, #104]	; (8002eb4 <TIM_OC3_SetConfig+0x108>)
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	4a19      	ldr	r2, [pc, #100]	; (8002eb8 <TIM_OC3_SetConfig+0x10c>)
 8002e52:	4013      	ands	r3, r2
 8002e54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	695b      	ldr	r3, [r3, #20]
 8002e5a:	011b      	lsls	r3, r3, #4
 8002e5c:	693a      	ldr	r2, [r7, #16]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	699b      	ldr	r3, [r3, #24]
 8002e66:	011b      	lsls	r3, r3, #4
 8002e68:	693a      	ldr	r2, [r7, #16]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	693a      	ldr	r2, [r7, #16]
 8002e72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	68fa      	ldr	r2, [r7, #12]
 8002e78:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	685a      	ldr	r2, [r3, #4]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	697a      	ldr	r2, [r7, #20]
 8002e86:	621a      	str	r2, [r3, #32]
}
 8002e88:	46c0      	nop			; (mov r8, r8)
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	b006      	add	sp, #24
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	fffffeff 	.word	0xfffffeff
 8002e94:	fffeff8f 	.word	0xfffeff8f
 8002e98:	fffffdff 	.word	0xfffffdff
 8002e9c:	40012c00 	.word	0x40012c00
 8002ea0:	fffff7ff 	.word	0xfffff7ff
 8002ea4:	fffffbff 	.word	0xfffffbff
 8002ea8:	40014000 	.word	0x40014000
 8002eac:	40014400 	.word	0x40014400
 8002eb0:	40014800 	.word	0x40014800
 8002eb4:	ffffefff 	.word	0xffffefff
 8002eb8:	ffffdfff 	.word	0xffffdfff

08002ebc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b086      	sub	sp, #24
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6a1b      	ldr	r3, [r3, #32]
 8002eca:	4a28      	ldr	r2, [pc, #160]	; (8002f6c <TIM_OC4_SetConfig+0xb0>)
 8002ecc:	401a      	ands	r2, r3
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6a1b      	ldr	r3, [r3, #32]
 8002ed6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	69db      	ldr	r3, [r3, #28]
 8002ee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	4a22      	ldr	r2, [pc, #136]	; (8002f70 <TIM_OC4_SetConfig+0xb4>)
 8002ee8:	4013      	ands	r3, r2
 8002eea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	4a21      	ldr	r2, [pc, #132]	; (8002f74 <TIM_OC4_SetConfig+0xb8>)
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	021b      	lsls	r3, r3, #8
 8002efa:	68fa      	ldr	r2, [r7, #12]
 8002efc:	4313      	orrs	r3, r2
 8002efe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	4a1d      	ldr	r2, [pc, #116]	; (8002f78 <TIM_OC4_SetConfig+0xbc>)
 8002f04:	4013      	ands	r3, r2
 8002f06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	031b      	lsls	r3, r3, #12
 8002f0e:	693a      	ldr	r2, [r7, #16]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	4a19      	ldr	r2, [pc, #100]	; (8002f7c <TIM_OC4_SetConfig+0xc0>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d00b      	beq.n	8002f34 <TIM_OC4_SetConfig+0x78>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	4a18      	ldr	r2, [pc, #96]	; (8002f80 <TIM_OC4_SetConfig+0xc4>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d007      	beq.n	8002f34 <TIM_OC4_SetConfig+0x78>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	4a17      	ldr	r2, [pc, #92]	; (8002f84 <TIM_OC4_SetConfig+0xc8>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d003      	beq.n	8002f34 <TIM_OC4_SetConfig+0x78>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	4a16      	ldr	r2, [pc, #88]	; (8002f88 <TIM_OC4_SetConfig+0xcc>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d109      	bne.n	8002f48 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	4a15      	ldr	r2, [pc, #84]	; (8002f8c <TIM_OC4_SetConfig+0xd0>)
 8002f38:	4013      	ands	r3, r2
 8002f3a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	695b      	ldr	r3, [r3, #20]
 8002f40:	019b      	lsls	r3, r3, #6
 8002f42:	697a      	ldr	r2, [r7, #20]
 8002f44:	4313      	orrs	r3, r2
 8002f46:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	697a      	ldr	r2, [r7, #20]
 8002f4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	68fa      	ldr	r2, [r7, #12]
 8002f52:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	685a      	ldr	r2, [r3, #4]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	693a      	ldr	r2, [r7, #16]
 8002f60:	621a      	str	r2, [r3, #32]
}
 8002f62:	46c0      	nop			; (mov r8, r8)
 8002f64:	46bd      	mov	sp, r7
 8002f66:	b006      	add	sp, #24
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	46c0      	nop			; (mov r8, r8)
 8002f6c:	ffffefff 	.word	0xffffefff
 8002f70:	feff8fff 	.word	0xfeff8fff
 8002f74:	fffffcff 	.word	0xfffffcff
 8002f78:	ffffdfff 	.word	0xffffdfff
 8002f7c:	40012c00 	.word	0x40012c00
 8002f80:	40014000 	.word	0x40014000
 8002f84:	40014400 	.word	0x40014400
 8002f88:	40014800 	.word	0x40014800
 8002f8c:	ffffbfff 	.word	0xffffbfff

08002f90 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b086      	sub	sp, #24
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6a1b      	ldr	r3, [r3, #32]
 8002f9e:	4a25      	ldr	r2, [pc, #148]	; (8003034 <TIM_OC5_SetConfig+0xa4>)
 8002fa0:	401a      	ands	r2, r3
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6a1b      	ldr	r3, [r3, #32]
 8002faa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	4a1f      	ldr	r2, [pc, #124]	; (8003038 <TIM_OC5_SetConfig+0xa8>)
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	68fa      	ldr	r2, [r7, #12]
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	4a1b      	ldr	r2, [pc, #108]	; (800303c <TIM_OC5_SetConfig+0xac>)
 8002fce:	4013      	ands	r3, r2
 8002fd0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	041b      	lsls	r3, r3, #16
 8002fd8:	693a      	ldr	r2, [r7, #16]
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4a17      	ldr	r2, [pc, #92]	; (8003040 <TIM_OC5_SetConfig+0xb0>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d00b      	beq.n	8002ffe <TIM_OC5_SetConfig+0x6e>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	4a16      	ldr	r2, [pc, #88]	; (8003044 <TIM_OC5_SetConfig+0xb4>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d007      	beq.n	8002ffe <TIM_OC5_SetConfig+0x6e>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	4a15      	ldr	r2, [pc, #84]	; (8003048 <TIM_OC5_SetConfig+0xb8>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d003      	beq.n	8002ffe <TIM_OC5_SetConfig+0x6e>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	4a14      	ldr	r2, [pc, #80]	; (800304c <TIM_OC5_SetConfig+0xbc>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d109      	bne.n	8003012 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	4a0c      	ldr	r2, [pc, #48]	; (8003034 <TIM_OC5_SetConfig+0xa4>)
 8003002:	4013      	ands	r3, r2
 8003004:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	695b      	ldr	r3, [r3, #20]
 800300a:	021b      	lsls	r3, r3, #8
 800300c:	697a      	ldr	r2, [r7, #20]
 800300e:	4313      	orrs	r3, r2
 8003010:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	697a      	ldr	r2, [r7, #20]
 8003016:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	68fa      	ldr	r2, [r7, #12]
 800301c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	685a      	ldr	r2, [r3, #4]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	693a      	ldr	r2, [r7, #16]
 800302a:	621a      	str	r2, [r3, #32]
}
 800302c:	46c0      	nop			; (mov r8, r8)
 800302e:	46bd      	mov	sp, r7
 8003030:	b006      	add	sp, #24
 8003032:	bd80      	pop	{r7, pc}
 8003034:	fffeffff 	.word	0xfffeffff
 8003038:	fffeff8f 	.word	0xfffeff8f
 800303c:	fffdffff 	.word	0xfffdffff
 8003040:	40012c00 	.word	0x40012c00
 8003044:	40014000 	.word	0x40014000
 8003048:	40014400 	.word	0x40014400
 800304c:	40014800 	.word	0x40014800

08003050 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b086      	sub	sp, #24
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6a1b      	ldr	r3, [r3, #32]
 800305e:	4a26      	ldr	r2, [pc, #152]	; (80030f8 <TIM_OC6_SetConfig+0xa8>)
 8003060:	401a      	ands	r2, r3
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6a1b      	ldr	r3, [r3, #32]
 800306a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003076:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	4a20      	ldr	r2, [pc, #128]	; (80030fc <TIM_OC6_SetConfig+0xac>)
 800307c:	4013      	ands	r3, r2
 800307e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	021b      	lsls	r3, r3, #8
 8003086:	68fa      	ldr	r2, [r7, #12]
 8003088:	4313      	orrs	r3, r2
 800308a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	4a1c      	ldr	r2, [pc, #112]	; (8003100 <TIM_OC6_SetConfig+0xb0>)
 8003090:	4013      	ands	r3, r2
 8003092:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	051b      	lsls	r3, r3, #20
 800309a:	693a      	ldr	r2, [r7, #16]
 800309c:	4313      	orrs	r3, r2
 800309e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	4a18      	ldr	r2, [pc, #96]	; (8003104 <TIM_OC6_SetConfig+0xb4>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d00b      	beq.n	80030c0 <TIM_OC6_SetConfig+0x70>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	4a17      	ldr	r2, [pc, #92]	; (8003108 <TIM_OC6_SetConfig+0xb8>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d007      	beq.n	80030c0 <TIM_OC6_SetConfig+0x70>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	4a16      	ldr	r2, [pc, #88]	; (800310c <TIM_OC6_SetConfig+0xbc>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d003      	beq.n	80030c0 <TIM_OC6_SetConfig+0x70>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	4a15      	ldr	r2, [pc, #84]	; (8003110 <TIM_OC6_SetConfig+0xc0>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d109      	bne.n	80030d4 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	4a14      	ldr	r2, [pc, #80]	; (8003114 <TIM_OC6_SetConfig+0xc4>)
 80030c4:	4013      	ands	r3, r2
 80030c6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	695b      	ldr	r3, [r3, #20]
 80030cc:	029b      	lsls	r3, r3, #10
 80030ce:	697a      	ldr	r2, [r7, #20]
 80030d0:	4313      	orrs	r3, r2
 80030d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	697a      	ldr	r2, [r7, #20]
 80030d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	68fa      	ldr	r2, [r7, #12]
 80030de:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	685a      	ldr	r2, [r3, #4]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	693a      	ldr	r2, [r7, #16]
 80030ec:	621a      	str	r2, [r3, #32]
}
 80030ee:	46c0      	nop			; (mov r8, r8)
 80030f0:	46bd      	mov	sp, r7
 80030f2:	b006      	add	sp, #24
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	46c0      	nop			; (mov r8, r8)
 80030f8:	ffefffff 	.word	0xffefffff
 80030fc:	feff8fff 	.word	0xfeff8fff
 8003100:	ffdfffff 	.word	0xffdfffff
 8003104:	40012c00 	.word	0x40012c00
 8003108:	40014000 	.word	0x40014000
 800310c:	40014400 	.word	0x40014400
 8003110:	40014800 	.word	0x40014800
 8003114:	fffbffff 	.word	0xfffbffff

08003118 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b086      	sub	sp, #24
 800311c:	af00      	add	r7, sp, #0
 800311e:	60f8      	str	r0, [r7, #12]
 8003120:	60b9      	str	r1, [r7, #8]
 8003122:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	6a1b      	ldr	r3, [r3, #32]
 8003128:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6a1b      	ldr	r3, [r3, #32]
 800312e:	2201      	movs	r2, #1
 8003130:	4393      	bics	r3, r2
 8003132:	001a      	movs	r2, r3
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	699b      	ldr	r3, [r3, #24]
 800313c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	22f0      	movs	r2, #240	; 0xf0
 8003142:	4393      	bics	r3, r2
 8003144:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	011b      	lsls	r3, r3, #4
 800314a:	693a      	ldr	r2, [r7, #16]
 800314c:	4313      	orrs	r3, r2
 800314e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	220a      	movs	r2, #10
 8003154:	4393      	bics	r3, r2
 8003156:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003158:	697a      	ldr	r2, [r7, #20]
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	4313      	orrs	r3, r2
 800315e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	693a      	ldr	r2, [r7, #16]
 8003164:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	697a      	ldr	r2, [r7, #20]
 800316a:	621a      	str	r2, [r3, #32]
}
 800316c:	46c0      	nop			; (mov r8, r8)
 800316e:	46bd      	mov	sp, r7
 8003170:	b006      	add	sp, #24
 8003172:	bd80      	pop	{r7, pc}

08003174 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b086      	sub	sp, #24
 8003178:	af00      	add	r7, sp, #0
 800317a:	60f8      	str	r0, [r7, #12]
 800317c:	60b9      	str	r1, [r7, #8]
 800317e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	6a1b      	ldr	r3, [r3, #32]
 8003184:	2210      	movs	r2, #16
 8003186:	4393      	bics	r3, r2
 8003188:	001a      	movs	r2, r3
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	699b      	ldr	r3, [r3, #24]
 8003192:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6a1b      	ldr	r3, [r3, #32]
 8003198:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	4a0d      	ldr	r2, [pc, #52]	; (80031d4 <TIM_TI2_ConfigInputStage+0x60>)
 800319e:	4013      	ands	r3, r2
 80031a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	031b      	lsls	r3, r3, #12
 80031a6:	697a      	ldr	r2, [r7, #20]
 80031a8:	4313      	orrs	r3, r2
 80031aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	22a0      	movs	r2, #160	; 0xa0
 80031b0:	4393      	bics	r3, r2
 80031b2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	011b      	lsls	r3, r3, #4
 80031b8:	693a      	ldr	r2, [r7, #16]
 80031ba:	4313      	orrs	r3, r2
 80031bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	697a      	ldr	r2, [r7, #20]
 80031c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	693a      	ldr	r2, [r7, #16]
 80031c8:	621a      	str	r2, [r3, #32]
}
 80031ca:	46c0      	nop			; (mov r8, r8)
 80031cc:	46bd      	mov	sp, r7
 80031ce:	b006      	add	sp, #24
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	46c0      	nop			; (mov r8, r8)
 80031d4:	ffff0fff 	.word	0xffff0fff

080031d8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
 80031e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	4a08      	ldr	r2, [pc, #32]	; (800320c <TIM_ITRx_SetConfig+0x34>)
 80031ec:	4013      	ands	r3, r2
 80031ee:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80031f0:	683a      	ldr	r2, [r7, #0]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	4313      	orrs	r3, r2
 80031f6:	2207      	movs	r2, #7
 80031f8:	4313      	orrs	r3, r2
 80031fa:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	68fa      	ldr	r2, [r7, #12]
 8003200:	609a      	str	r2, [r3, #8]
}
 8003202:	46c0      	nop			; (mov r8, r8)
 8003204:	46bd      	mov	sp, r7
 8003206:	b004      	add	sp, #16
 8003208:	bd80      	pop	{r7, pc}
 800320a:	46c0      	nop			; (mov r8, r8)
 800320c:	ffcfff8f 	.word	0xffcfff8f

08003210 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b086      	sub	sp, #24
 8003214:	af00      	add	r7, sp, #0
 8003216:	60f8      	str	r0, [r7, #12]
 8003218:	60b9      	str	r1, [r7, #8]
 800321a:	607a      	str	r2, [r7, #4]
 800321c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	4a09      	ldr	r2, [pc, #36]	; (800324c <TIM_ETR_SetConfig+0x3c>)
 8003228:	4013      	ands	r3, r2
 800322a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	021a      	lsls	r2, r3, #8
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	431a      	orrs	r2, r3
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	4313      	orrs	r3, r2
 8003238:	697a      	ldr	r2, [r7, #20]
 800323a:	4313      	orrs	r3, r2
 800323c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	697a      	ldr	r2, [r7, #20]
 8003242:	609a      	str	r2, [r3, #8]
}
 8003244:	46c0      	nop			; (mov r8, r8)
 8003246:	46bd      	mov	sp, r7
 8003248:	b006      	add	sp, #24
 800324a:	bd80      	pop	{r7, pc}
 800324c:	ffff00ff 	.word	0xffff00ff

08003250 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b084      	sub	sp, #16
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	223c      	movs	r2, #60	; 0x3c
 800325e:	5c9b      	ldrb	r3, [r3, r2]
 8003260:	2b01      	cmp	r3, #1
 8003262:	d101      	bne.n	8003268 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003264:	2302      	movs	r3, #2
 8003266:	e055      	b.n	8003314 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	223c      	movs	r2, #60	; 0x3c
 800326c:	2101      	movs	r1, #1
 800326e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	223d      	movs	r2, #61	; 0x3d
 8003274:	2102      	movs	r1, #2
 8003276:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a23      	ldr	r2, [pc, #140]	; (800331c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d108      	bne.n	80032a4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	4a22      	ldr	r2, [pc, #136]	; (8003320 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003296:	4013      	ands	r3, r2
 8003298:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	68fa      	ldr	r2, [r7, #12]
 80032a0:	4313      	orrs	r3, r2
 80032a2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2270      	movs	r2, #112	; 0x70
 80032a8:	4393      	bics	r3, r2
 80032aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	68fa      	ldr	r2, [r7, #12]
 80032b2:	4313      	orrs	r3, r2
 80032b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	68fa      	ldr	r2, [r7, #12]
 80032bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a16      	ldr	r2, [pc, #88]	; (800331c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d00f      	beq.n	80032e8 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	2380      	movs	r3, #128	; 0x80
 80032ce:	05db      	lsls	r3, r3, #23
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d009      	beq.n	80032e8 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a12      	ldr	r2, [pc, #72]	; (8003324 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d004      	beq.n	80032e8 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a11      	ldr	r2, [pc, #68]	; (8003328 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d10c      	bne.n	8003302 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	2280      	movs	r2, #128	; 0x80
 80032ec:	4393      	bics	r3, r2
 80032ee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	68ba      	ldr	r2, [r7, #8]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	68ba      	ldr	r2, [r7, #8]
 8003300:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	223d      	movs	r2, #61	; 0x3d
 8003306:	2101      	movs	r1, #1
 8003308:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	223c      	movs	r2, #60	; 0x3c
 800330e:	2100      	movs	r1, #0
 8003310:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003312:	2300      	movs	r3, #0
}
 8003314:	0018      	movs	r0, r3
 8003316:	46bd      	mov	sp, r7
 8003318:	b004      	add	sp, #16
 800331a:	bd80      	pop	{r7, pc}
 800331c:	40012c00 	.word	0x40012c00
 8003320:	ff0fffff 	.word	0xff0fffff
 8003324:	40000400 	.word	0x40000400
 8003328:	40014000 	.word	0x40014000

0800332c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003336:	2300      	movs	r3, #0
 8003338:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	223c      	movs	r2, #60	; 0x3c
 800333e:	5c9b      	ldrb	r3, [r3, r2]
 8003340:	2b01      	cmp	r3, #1
 8003342:	d101      	bne.n	8003348 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003344:	2302      	movs	r3, #2
 8003346:	e079      	b.n	800343c <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	223c      	movs	r2, #60	; 0x3c
 800334c:	2101      	movs	r1, #1
 800334e:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	22ff      	movs	r2, #255	; 0xff
 8003354:	4393      	bics	r3, r2
 8003356:	001a      	movs	r2, r3
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	68db      	ldr	r3, [r3, #12]
 800335c:	4313      	orrs	r3, r2
 800335e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	4a38      	ldr	r2, [pc, #224]	; (8003444 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8003364:	401a      	ands	r2, r3
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	689b      	ldr	r3, [r3, #8]
 800336a:	4313      	orrs	r3, r2
 800336c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	4a35      	ldr	r2, [pc, #212]	; (8003448 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8003372:	401a      	ands	r2, r3
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	4313      	orrs	r3, r2
 800337a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	4a33      	ldr	r2, [pc, #204]	; (800344c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8003380:	401a      	ands	r2, r3
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4313      	orrs	r3, r2
 8003388:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	4a30      	ldr	r2, [pc, #192]	; (8003450 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800338e:	401a      	ands	r2, r3
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	691b      	ldr	r3, [r3, #16]
 8003394:	4313      	orrs	r3, r2
 8003396:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	4a2e      	ldr	r2, [pc, #184]	; (8003454 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800339c:	401a      	ands	r2, r3
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	695b      	ldr	r3, [r3, #20]
 80033a2:	4313      	orrs	r3, r2
 80033a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	4a2b      	ldr	r2, [pc, #172]	; (8003458 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 80033aa:	401a      	ands	r2, r3
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b0:	4313      	orrs	r3, r2
 80033b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	4a29      	ldr	r2, [pc, #164]	; (800345c <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 80033b8:	401a      	ands	r2, r3
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	699b      	ldr	r3, [r3, #24]
 80033be:	041b      	lsls	r3, r3, #16
 80033c0:	4313      	orrs	r3, r2
 80033c2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a25      	ldr	r2, [pc, #148]	; (8003460 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d106      	bne.n	80033dc <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	4a24      	ldr	r2, [pc, #144]	; (8003464 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 80033d2:	401a      	ands	r2, r3
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	69db      	ldr	r3, [r3, #28]
 80033d8:	4313      	orrs	r3, r2
 80033da:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a1f      	ldr	r2, [pc, #124]	; (8003460 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d121      	bne.n	800342a <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	4a1f      	ldr	r2, [pc, #124]	; (8003468 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 80033ea:	401a      	ands	r2, r3
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033f0:	051b      	lsls	r3, r3, #20
 80033f2:	4313      	orrs	r3, r2
 80033f4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	4a1c      	ldr	r2, [pc, #112]	; (800346c <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 80033fa:	401a      	ands	r2, r3
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	6a1b      	ldr	r3, [r3, #32]
 8003400:	4313      	orrs	r3, r2
 8003402:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	4a1a      	ldr	r2, [pc, #104]	; (8003470 <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 8003408:	401a      	ands	r2, r3
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800340e:	4313      	orrs	r3, r2
 8003410:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a12      	ldr	r2, [pc, #72]	; (8003460 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d106      	bne.n	800342a <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	4a15      	ldr	r2, [pc, #84]	; (8003474 <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 8003420:	401a      	ands	r2, r3
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003426:	4313      	orrs	r3, r2
 8003428:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	68fa      	ldr	r2, [r7, #12]
 8003430:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	223c      	movs	r2, #60	; 0x3c
 8003436:	2100      	movs	r1, #0
 8003438:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800343a:	2300      	movs	r3, #0
}
 800343c:	0018      	movs	r0, r3
 800343e:	46bd      	mov	sp, r7
 8003440:	b004      	add	sp, #16
 8003442:	bd80      	pop	{r7, pc}
 8003444:	fffffcff 	.word	0xfffffcff
 8003448:	fffffbff 	.word	0xfffffbff
 800344c:	fffff7ff 	.word	0xfffff7ff
 8003450:	ffffefff 	.word	0xffffefff
 8003454:	ffffdfff 	.word	0xffffdfff
 8003458:	ffffbfff 	.word	0xffffbfff
 800345c:	fff0ffff 	.word	0xfff0ffff
 8003460:	40012c00 	.word	0x40012c00
 8003464:	efffffff 	.word	0xefffffff
 8003468:	ff0fffff 	.word	0xff0fffff
 800346c:	feffffff 	.word	0xfeffffff
 8003470:	fdffffff 	.word	0xfdffffff
 8003474:	dfffffff 	.word	0xdfffffff

08003478 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b082      	sub	sp, #8
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003480:	46c0      	nop			; (mov r8, r8)
 8003482:	46bd      	mov	sp, r7
 8003484:	b002      	add	sp, #8
 8003486:	bd80      	pop	{r7, pc}

08003488 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b082      	sub	sp, #8
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003490:	46c0      	nop			; (mov r8, r8)
 8003492:	46bd      	mov	sp, r7
 8003494:	b002      	add	sp, #8
 8003496:	bd80      	pop	{r7, pc}

08003498 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b082      	sub	sp, #8
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80034a0:	46c0      	nop			; (mov r8, r8)
 80034a2:	46bd      	mov	sp, r7
 80034a4:	b002      	add	sp, #8
 80034a6:	bd80      	pop	{r7, pc}

080034a8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b082      	sub	sp, #8
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d101      	bne.n	80034ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e046      	b.n	8003548 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2288      	movs	r2, #136	; 0x88
 80034be:	589b      	ldr	r3, [r3, r2]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d107      	bne.n	80034d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2284      	movs	r2, #132	; 0x84
 80034c8:	2100      	movs	r1, #0
 80034ca:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	0018      	movs	r0, r3
 80034d0:	f7fd fc24 	bl	8000d1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2288      	movs	r2, #136	; 0x88
 80034d8:	2124      	movs	r1, #36	; 0x24
 80034da:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	2101      	movs	r1, #1
 80034e8:	438a      	bics	r2, r1
 80034ea:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	0018      	movs	r0, r3
 80034f0:	f000 f830 	bl	8003554 <UART_SetConfig>
 80034f4:	0003      	movs	r3, r0
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d101      	bne.n	80034fe <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e024      	b.n	8003548 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003502:	2b00      	cmp	r3, #0
 8003504:	d003      	beq.n	800350e <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	0018      	movs	r0, r3
 800350a:	f000 fae1 	bl	8003ad0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	685a      	ldr	r2, [r3, #4]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	490d      	ldr	r1, [pc, #52]	; (8003550 <HAL_UART_Init+0xa8>)
 800351a:	400a      	ands	r2, r1
 800351c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	689a      	ldr	r2, [r3, #8]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	212a      	movs	r1, #42	; 0x2a
 800352a:	438a      	bics	r2, r1
 800352c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	2101      	movs	r1, #1
 800353a:	430a      	orrs	r2, r1
 800353c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	0018      	movs	r0, r3
 8003542:	f000 fb79 	bl	8003c38 <UART_CheckIdleState>
 8003546:	0003      	movs	r3, r0
}
 8003548:	0018      	movs	r0, r3
 800354a:	46bd      	mov	sp, r7
 800354c:	b002      	add	sp, #8
 800354e:	bd80      	pop	{r7, pc}
 8003550:	ffffb7ff 	.word	0xffffb7ff

08003554 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003554:	b5b0      	push	{r4, r5, r7, lr}
 8003556:	b090      	sub	sp, #64	; 0x40
 8003558:	af00      	add	r7, sp, #0
 800355a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800355c:	231a      	movs	r3, #26
 800355e:	2220      	movs	r2, #32
 8003560:	189b      	adds	r3, r3, r2
 8003562:	19db      	adds	r3, r3, r7
 8003564:	2200      	movs	r2, #0
 8003566:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800356a:	689a      	ldr	r2, [r3, #8]
 800356c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800356e:	691b      	ldr	r3, [r3, #16]
 8003570:	431a      	orrs	r2, r3
 8003572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003574:	695b      	ldr	r3, [r3, #20]
 8003576:	431a      	orrs	r2, r3
 8003578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800357a:	69db      	ldr	r3, [r3, #28]
 800357c:	4313      	orrs	r3, r2
 800357e:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4aaf      	ldr	r2, [pc, #700]	; (8003844 <UART_SetConfig+0x2f0>)
 8003588:	4013      	ands	r3, r2
 800358a:	0019      	movs	r1, r3
 800358c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003592:	430b      	orrs	r3, r1
 8003594:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	4aaa      	ldr	r2, [pc, #680]	; (8003848 <UART_SetConfig+0x2f4>)
 800359e:	4013      	ands	r3, r2
 80035a0:	0018      	movs	r0, r3
 80035a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a4:	68d9      	ldr	r1, [r3, #12]
 80035a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	0003      	movs	r3, r0
 80035ac:	430b      	orrs	r3, r1
 80035ae:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80035b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b2:	699b      	ldr	r3, [r3, #24]
 80035b4:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80035b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4aa4      	ldr	r2, [pc, #656]	; (800384c <UART_SetConfig+0x2f8>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d004      	beq.n	80035ca <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80035c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c2:	6a1b      	ldr	r3, [r3, #32]
 80035c4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80035c6:	4313      	orrs	r3, r2
 80035c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80035ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	4a9f      	ldr	r2, [pc, #636]	; (8003850 <UART_SetConfig+0x2fc>)
 80035d2:	4013      	ands	r3, r2
 80035d4:	0019      	movs	r1, r3
 80035d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035dc:	430b      	orrs	r3, r1
 80035de:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80035e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e6:	220f      	movs	r2, #15
 80035e8:	4393      	bics	r3, r2
 80035ea:	0018      	movs	r0, r3
 80035ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ee:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80035f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	0003      	movs	r3, r0
 80035f6:	430b      	orrs	r3, r1
 80035f8:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80035fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a95      	ldr	r2, [pc, #596]	; (8003854 <UART_SetConfig+0x300>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d131      	bne.n	8003668 <UART_SetConfig+0x114>
 8003604:	4b94      	ldr	r3, [pc, #592]	; (8003858 <UART_SetConfig+0x304>)
 8003606:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003608:	2203      	movs	r2, #3
 800360a:	4013      	ands	r3, r2
 800360c:	2b03      	cmp	r3, #3
 800360e:	d01d      	beq.n	800364c <UART_SetConfig+0xf8>
 8003610:	d823      	bhi.n	800365a <UART_SetConfig+0x106>
 8003612:	2b02      	cmp	r3, #2
 8003614:	d00c      	beq.n	8003630 <UART_SetConfig+0xdc>
 8003616:	d820      	bhi.n	800365a <UART_SetConfig+0x106>
 8003618:	2b00      	cmp	r3, #0
 800361a:	d002      	beq.n	8003622 <UART_SetConfig+0xce>
 800361c:	2b01      	cmp	r3, #1
 800361e:	d00e      	beq.n	800363e <UART_SetConfig+0xea>
 8003620:	e01b      	b.n	800365a <UART_SetConfig+0x106>
 8003622:	231b      	movs	r3, #27
 8003624:	2220      	movs	r2, #32
 8003626:	189b      	adds	r3, r3, r2
 8003628:	19db      	adds	r3, r3, r7
 800362a:	2200      	movs	r2, #0
 800362c:	701a      	strb	r2, [r3, #0]
 800362e:	e0b4      	b.n	800379a <UART_SetConfig+0x246>
 8003630:	231b      	movs	r3, #27
 8003632:	2220      	movs	r2, #32
 8003634:	189b      	adds	r3, r3, r2
 8003636:	19db      	adds	r3, r3, r7
 8003638:	2202      	movs	r2, #2
 800363a:	701a      	strb	r2, [r3, #0]
 800363c:	e0ad      	b.n	800379a <UART_SetConfig+0x246>
 800363e:	231b      	movs	r3, #27
 8003640:	2220      	movs	r2, #32
 8003642:	189b      	adds	r3, r3, r2
 8003644:	19db      	adds	r3, r3, r7
 8003646:	2204      	movs	r2, #4
 8003648:	701a      	strb	r2, [r3, #0]
 800364a:	e0a6      	b.n	800379a <UART_SetConfig+0x246>
 800364c:	231b      	movs	r3, #27
 800364e:	2220      	movs	r2, #32
 8003650:	189b      	adds	r3, r3, r2
 8003652:	19db      	adds	r3, r3, r7
 8003654:	2208      	movs	r2, #8
 8003656:	701a      	strb	r2, [r3, #0]
 8003658:	e09f      	b.n	800379a <UART_SetConfig+0x246>
 800365a:	231b      	movs	r3, #27
 800365c:	2220      	movs	r2, #32
 800365e:	189b      	adds	r3, r3, r2
 8003660:	19db      	adds	r3, r3, r7
 8003662:	2210      	movs	r2, #16
 8003664:	701a      	strb	r2, [r3, #0]
 8003666:	e098      	b.n	800379a <UART_SetConfig+0x246>
 8003668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a7b      	ldr	r2, [pc, #492]	; (800385c <UART_SetConfig+0x308>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d131      	bne.n	80036d6 <UART_SetConfig+0x182>
 8003672:	4b79      	ldr	r3, [pc, #484]	; (8003858 <UART_SetConfig+0x304>)
 8003674:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003676:	220c      	movs	r2, #12
 8003678:	4013      	ands	r3, r2
 800367a:	2b0c      	cmp	r3, #12
 800367c:	d01d      	beq.n	80036ba <UART_SetConfig+0x166>
 800367e:	d823      	bhi.n	80036c8 <UART_SetConfig+0x174>
 8003680:	2b08      	cmp	r3, #8
 8003682:	d00c      	beq.n	800369e <UART_SetConfig+0x14a>
 8003684:	d820      	bhi.n	80036c8 <UART_SetConfig+0x174>
 8003686:	2b00      	cmp	r3, #0
 8003688:	d002      	beq.n	8003690 <UART_SetConfig+0x13c>
 800368a:	2b04      	cmp	r3, #4
 800368c:	d00e      	beq.n	80036ac <UART_SetConfig+0x158>
 800368e:	e01b      	b.n	80036c8 <UART_SetConfig+0x174>
 8003690:	231b      	movs	r3, #27
 8003692:	2220      	movs	r2, #32
 8003694:	189b      	adds	r3, r3, r2
 8003696:	19db      	adds	r3, r3, r7
 8003698:	2200      	movs	r2, #0
 800369a:	701a      	strb	r2, [r3, #0]
 800369c:	e07d      	b.n	800379a <UART_SetConfig+0x246>
 800369e:	231b      	movs	r3, #27
 80036a0:	2220      	movs	r2, #32
 80036a2:	189b      	adds	r3, r3, r2
 80036a4:	19db      	adds	r3, r3, r7
 80036a6:	2202      	movs	r2, #2
 80036a8:	701a      	strb	r2, [r3, #0]
 80036aa:	e076      	b.n	800379a <UART_SetConfig+0x246>
 80036ac:	231b      	movs	r3, #27
 80036ae:	2220      	movs	r2, #32
 80036b0:	189b      	adds	r3, r3, r2
 80036b2:	19db      	adds	r3, r3, r7
 80036b4:	2204      	movs	r2, #4
 80036b6:	701a      	strb	r2, [r3, #0]
 80036b8:	e06f      	b.n	800379a <UART_SetConfig+0x246>
 80036ba:	231b      	movs	r3, #27
 80036bc:	2220      	movs	r2, #32
 80036be:	189b      	adds	r3, r3, r2
 80036c0:	19db      	adds	r3, r3, r7
 80036c2:	2208      	movs	r2, #8
 80036c4:	701a      	strb	r2, [r3, #0]
 80036c6:	e068      	b.n	800379a <UART_SetConfig+0x246>
 80036c8:	231b      	movs	r3, #27
 80036ca:	2220      	movs	r2, #32
 80036cc:	189b      	adds	r3, r3, r2
 80036ce:	19db      	adds	r3, r3, r7
 80036d0:	2210      	movs	r2, #16
 80036d2:	701a      	strb	r2, [r3, #0]
 80036d4:	e061      	b.n	800379a <UART_SetConfig+0x246>
 80036d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a61      	ldr	r2, [pc, #388]	; (8003860 <UART_SetConfig+0x30c>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d106      	bne.n	80036ee <UART_SetConfig+0x19a>
 80036e0:	231b      	movs	r3, #27
 80036e2:	2220      	movs	r2, #32
 80036e4:	189b      	adds	r3, r3, r2
 80036e6:	19db      	adds	r3, r3, r7
 80036e8:	2200      	movs	r2, #0
 80036ea:	701a      	strb	r2, [r3, #0]
 80036ec:	e055      	b.n	800379a <UART_SetConfig+0x246>
 80036ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a5c      	ldr	r2, [pc, #368]	; (8003864 <UART_SetConfig+0x310>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d106      	bne.n	8003706 <UART_SetConfig+0x1b2>
 80036f8:	231b      	movs	r3, #27
 80036fa:	2220      	movs	r2, #32
 80036fc:	189b      	adds	r3, r3, r2
 80036fe:	19db      	adds	r3, r3, r7
 8003700:	2200      	movs	r2, #0
 8003702:	701a      	strb	r2, [r3, #0]
 8003704:	e049      	b.n	800379a <UART_SetConfig+0x246>
 8003706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a50      	ldr	r2, [pc, #320]	; (800384c <UART_SetConfig+0x2f8>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d13e      	bne.n	800378e <UART_SetConfig+0x23a>
 8003710:	4b51      	ldr	r3, [pc, #324]	; (8003858 <UART_SetConfig+0x304>)
 8003712:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003714:	23c0      	movs	r3, #192	; 0xc0
 8003716:	011b      	lsls	r3, r3, #4
 8003718:	4013      	ands	r3, r2
 800371a:	22c0      	movs	r2, #192	; 0xc0
 800371c:	0112      	lsls	r2, r2, #4
 800371e:	4293      	cmp	r3, r2
 8003720:	d027      	beq.n	8003772 <UART_SetConfig+0x21e>
 8003722:	22c0      	movs	r2, #192	; 0xc0
 8003724:	0112      	lsls	r2, r2, #4
 8003726:	4293      	cmp	r3, r2
 8003728:	d82a      	bhi.n	8003780 <UART_SetConfig+0x22c>
 800372a:	2280      	movs	r2, #128	; 0x80
 800372c:	0112      	lsls	r2, r2, #4
 800372e:	4293      	cmp	r3, r2
 8003730:	d011      	beq.n	8003756 <UART_SetConfig+0x202>
 8003732:	2280      	movs	r2, #128	; 0x80
 8003734:	0112      	lsls	r2, r2, #4
 8003736:	4293      	cmp	r3, r2
 8003738:	d822      	bhi.n	8003780 <UART_SetConfig+0x22c>
 800373a:	2b00      	cmp	r3, #0
 800373c:	d004      	beq.n	8003748 <UART_SetConfig+0x1f4>
 800373e:	2280      	movs	r2, #128	; 0x80
 8003740:	00d2      	lsls	r2, r2, #3
 8003742:	4293      	cmp	r3, r2
 8003744:	d00e      	beq.n	8003764 <UART_SetConfig+0x210>
 8003746:	e01b      	b.n	8003780 <UART_SetConfig+0x22c>
 8003748:	231b      	movs	r3, #27
 800374a:	2220      	movs	r2, #32
 800374c:	189b      	adds	r3, r3, r2
 800374e:	19db      	adds	r3, r3, r7
 8003750:	2200      	movs	r2, #0
 8003752:	701a      	strb	r2, [r3, #0]
 8003754:	e021      	b.n	800379a <UART_SetConfig+0x246>
 8003756:	231b      	movs	r3, #27
 8003758:	2220      	movs	r2, #32
 800375a:	189b      	adds	r3, r3, r2
 800375c:	19db      	adds	r3, r3, r7
 800375e:	2202      	movs	r2, #2
 8003760:	701a      	strb	r2, [r3, #0]
 8003762:	e01a      	b.n	800379a <UART_SetConfig+0x246>
 8003764:	231b      	movs	r3, #27
 8003766:	2220      	movs	r2, #32
 8003768:	189b      	adds	r3, r3, r2
 800376a:	19db      	adds	r3, r3, r7
 800376c:	2204      	movs	r2, #4
 800376e:	701a      	strb	r2, [r3, #0]
 8003770:	e013      	b.n	800379a <UART_SetConfig+0x246>
 8003772:	231b      	movs	r3, #27
 8003774:	2220      	movs	r2, #32
 8003776:	189b      	adds	r3, r3, r2
 8003778:	19db      	adds	r3, r3, r7
 800377a:	2208      	movs	r2, #8
 800377c:	701a      	strb	r2, [r3, #0]
 800377e:	e00c      	b.n	800379a <UART_SetConfig+0x246>
 8003780:	231b      	movs	r3, #27
 8003782:	2220      	movs	r2, #32
 8003784:	189b      	adds	r3, r3, r2
 8003786:	19db      	adds	r3, r3, r7
 8003788:	2210      	movs	r2, #16
 800378a:	701a      	strb	r2, [r3, #0]
 800378c:	e005      	b.n	800379a <UART_SetConfig+0x246>
 800378e:	231b      	movs	r3, #27
 8003790:	2220      	movs	r2, #32
 8003792:	189b      	adds	r3, r3, r2
 8003794:	19db      	adds	r3, r3, r7
 8003796:	2210      	movs	r2, #16
 8003798:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800379a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a2b      	ldr	r2, [pc, #172]	; (800384c <UART_SetConfig+0x2f8>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d000      	beq.n	80037a6 <UART_SetConfig+0x252>
 80037a4:	e0a9      	b.n	80038fa <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80037a6:	231b      	movs	r3, #27
 80037a8:	2220      	movs	r2, #32
 80037aa:	189b      	adds	r3, r3, r2
 80037ac:	19db      	adds	r3, r3, r7
 80037ae:	781b      	ldrb	r3, [r3, #0]
 80037b0:	2b08      	cmp	r3, #8
 80037b2:	d015      	beq.n	80037e0 <UART_SetConfig+0x28c>
 80037b4:	dc18      	bgt.n	80037e8 <UART_SetConfig+0x294>
 80037b6:	2b04      	cmp	r3, #4
 80037b8:	d00d      	beq.n	80037d6 <UART_SetConfig+0x282>
 80037ba:	dc15      	bgt.n	80037e8 <UART_SetConfig+0x294>
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d002      	beq.n	80037c6 <UART_SetConfig+0x272>
 80037c0:	2b02      	cmp	r3, #2
 80037c2:	d005      	beq.n	80037d0 <UART_SetConfig+0x27c>
 80037c4:	e010      	b.n	80037e8 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80037c6:	f7fe fb59 	bl	8001e7c <HAL_RCC_GetPCLK1Freq>
 80037ca:	0003      	movs	r3, r0
 80037cc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80037ce:	e014      	b.n	80037fa <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80037d0:	4b25      	ldr	r3, [pc, #148]	; (8003868 <UART_SetConfig+0x314>)
 80037d2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80037d4:	e011      	b.n	80037fa <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80037d6:	f7fe fac5 	bl	8001d64 <HAL_RCC_GetSysClockFreq>
 80037da:	0003      	movs	r3, r0
 80037dc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80037de:	e00c      	b.n	80037fa <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80037e0:	2380      	movs	r3, #128	; 0x80
 80037e2:	021b      	lsls	r3, r3, #8
 80037e4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80037e6:	e008      	b.n	80037fa <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 80037e8:	2300      	movs	r3, #0
 80037ea:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80037ec:	231a      	movs	r3, #26
 80037ee:	2220      	movs	r2, #32
 80037f0:	189b      	adds	r3, r3, r2
 80037f2:	19db      	adds	r3, r3, r7
 80037f4:	2201      	movs	r2, #1
 80037f6:	701a      	strb	r2, [r3, #0]
        break;
 80037f8:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80037fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d100      	bne.n	8003802 <UART_SetConfig+0x2ae>
 8003800:	e14b      	b.n	8003a9a <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003804:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003806:	4b19      	ldr	r3, [pc, #100]	; (800386c <UART_SetConfig+0x318>)
 8003808:	0052      	lsls	r2, r2, #1
 800380a:	5ad3      	ldrh	r3, [r2, r3]
 800380c:	0019      	movs	r1, r3
 800380e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003810:	f7fc fc78 	bl	8000104 <__udivsi3>
 8003814:	0003      	movs	r3, r0
 8003816:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800381a:	685a      	ldr	r2, [r3, #4]
 800381c:	0013      	movs	r3, r2
 800381e:	005b      	lsls	r3, r3, #1
 8003820:	189b      	adds	r3, r3, r2
 8003822:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003824:	429a      	cmp	r2, r3
 8003826:	d305      	bcc.n	8003834 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800382e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003830:	429a      	cmp	r2, r3
 8003832:	d91d      	bls.n	8003870 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8003834:	231a      	movs	r3, #26
 8003836:	2220      	movs	r2, #32
 8003838:	189b      	adds	r3, r3, r2
 800383a:	19db      	adds	r3, r3, r7
 800383c:	2201      	movs	r2, #1
 800383e:	701a      	strb	r2, [r3, #0]
 8003840:	e12b      	b.n	8003a9a <UART_SetConfig+0x546>
 8003842:	46c0      	nop			; (mov r8, r8)
 8003844:	cfff69f3 	.word	0xcfff69f3
 8003848:	ffffcfff 	.word	0xffffcfff
 800384c:	40008000 	.word	0x40008000
 8003850:	11fff4ff 	.word	0x11fff4ff
 8003854:	40013800 	.word	0x40013800
 8003858:	40021000 	.word	0x40021000
 800385c:	40004400 	.word	0x40004400
 8003860:	40004800 	.word	0x40004800
 8003864:	40004c00 	.word	0x40004c00
 8003868:	00f42400 	.word	0x00f42400
 800386c:	080041bc 	.word	0x080041bc
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003870:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003872:	61bb      	str	r3, [r7, #24]
 8003874:	2300      	movs	r3, #0
 8003876:	61fb      	str	r3, [r7, #28]
 8003878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800387a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800387c:	4b92      	ldr	r3, [pc, #584]	; (8003ac8 <UART_SetConfig+0x574>)
 800387e:	0052      	lsls	r2, r2, #1
 8003880:	5ad3      	ldrh	r3, [r2, r3]
 8003882:	613b      	str	r3, [r7, #16]
 8003884:	2300      	movs	r3, #0
 8003886:	617b      	str	r3, [r7, #20]
 8003888:	693a      	ldr	r2, [r7, #16]
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	69b8      	ldr	r0, [r7, #24]
 800388e:	69f9      	ldr	r1, [r7, #28]
 8003890:	f7fc fdae 	bl	80003f0 <__aeabi_uldivmod>
 8003894:	0002      	movs	r2, r0
 8003896:	000b      	movs	r3, r1
 8003898:	0e11      	lsrs	r1, r2, #24
 800389a:	021d      	lsls	r5, r3, #8
 800389c:	430d      	orrs	r5, r1
 800389e:	0214      	lsls	r4, r2, #8
 80038a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	085b      	lsrs	r3, r3, #1
 80038a6:	60bb      	str	r3, [r7, #8]
 80038a8:	2300      	movs	r3, #0
 80038aa:	60fb      	str	r3, [r7, #12]
 80038ac:	68b8      	ldr	r0, [r7, #8]
 80038ae:	68f9      	ldr	r1, [r7, #12]
 80038b0:	1900      	adds	r0, r0, r4
 80038b2:	4169      	adcs	r1, r5
 80038b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	603b      	str	r3, [r7, #0]
 80038ba:	2300      	movs	r3, #0
 80038bc:	607b      	str	r3, [r7, #4]
 80038be:	683a      	ldr	r2, [r7, #0]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f7fc fd95 	bl	80003f0 <__aeabi_uldivmod>
 80038c6:	0002      	movs	r2, r0
 80038c8:	000b      	movs	r3, r1
 80038ca:	0013      	movs	r3, r2
 80038cc:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80038ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80038d0:	23c0      	movs	r3, #192	; 0xc0
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d309      	bcc.n	80038ec <UART_SetConfig+0x398>
 80038d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80038da:	2380      	movs	r3, #128	; 0x80
 80038dc:	035b      	lsls	r3, r3, #13
 80038de:	429a      	cmp	r2, r3
 80038e0:	d204      	bcs.n	80038ec <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80038e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80038e8:	60da      	str	r2, [r3, #12]
 80038ea:	e0d6      	b.n	8003a9a <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 80038ec:	231a      	movs	r3, #26
 80038ee:	2220      	movs	r2, #32
 80038f0:	189b      	adds	r3, r3, r2
 80038f2:	19db      	adds	r3, r3, r7
 80038f4:	2201      	movs	r2, #1
 80038f6:	701a      	strb	r2, [r3, #0]
 80038f8:	e0cf      	b.n	8003a9a <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038fc:	69da      	ldr	r2, [r3, #28]
 80038fe:	2380      	movs	r3, #128	; 0x80
 8003900:	021b      	lsls	r3, r3, #8
 8003902:	429a      	cmp	r2, r3
 8003904:	d000      	beq.n	8003908 <UART_SetConfig+0x3b4>
 8003906:	e070      	b.n	80039ea <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8003908:	231b      	movs	r3, #27
 800390a:	2220      	movs	r2, #32
 800390c:	189b      	adds	r3, r3, r2
 800390e:	19db      	adds	r3, r3, r7
 8003910:	781b      	ldrb	r3, [r3, #0]
 8003912:	2b08      	cmp	r3, #8
 8003914:	d015      	beq.n	8003942 <UART_SetConfig+0x3ee>
 8003916:	dc18      	bgt.n	800394a <UART_SetConfig+0x3f6>
 8003918:	2b04      	cmp	r3, #4
 800391a:	d00d      	beq.n	8003938 <UART_SetConfig+0x3e4>
 800391c:	dc15      	bgt.n	800394a <UART_SetConfig+0x3f6>
 800391e:	2b00      	cmp	r3, #0
 8003920:	d002      	beq.n	8003928 <UART_SetConfig+0x3d4>
 8003922:	2b02      	cmp	r3, #2
 8003924:	d005      	beq.n	8003932 <UART_SetConfig+0x3de>
 8003926:	e010      	b.n	800394a <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003928:	f7fe faa8 	bl	8001e7c <HAL_RCC_GetPCLK1Freq>
 800392c:	0003      	movs	r3, r0
 800392e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003930:	e014      	b.n	800395c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003932:	4b66      	ldr	r3, [pc, #408]	; (8003acc <UART_SetConfig+0x578>)
 8003934:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003936:	e011      	b.n	800395c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003938:	f7fe fa14 	bl	8001d64 <HAL_RCC_GetSysClockFreq>
 800393c:	0003      	movs	r3, r0
 800393e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003940:	e00c      	b.n	800395c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003942:	2380      	movs	r3, #128	; 0x80
 8003944:	021b      	lsls	r3, r3, #8
 8003946:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003948:	e008      	b.n	800395c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800394a:	2300      	movs	r3, #0
 800394c:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800394e:	231a      	movs	r3, #26
 8003950:	2220      	movs	r2, #32
 8003952:	189b      	adds	r3, r3, r2
 8003954:	19db      	adds	r3, r3, r7
 8003956:	2201      	movs	r2, #1
 8003958:	701a      	strb	r2, [r3, #0]
        break;
 800395a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800395c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800395e:	2b00      	cmp	r3, #0
 8003960:	d100      	bne.n	8003964 <UART_SetConfig+0x410>
 8003962:	e09a      	b.n	8003a9a <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003966:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003968:	4b57      	ldr	r3, [pc, #348]	; (8003ac8 <UART_SetConfig+0x574>)
 800396a:	0052      	lsls	r2, r2, #1
 800396c:	5ad3      	ldrh	r3, [r2, r3]
 800396e:	0019      	movs	r1, r3
 8003970:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003972:	f7fc fbc7 	bl	8000104 <__udivsi3>
 8003976:	0003      	movs	r3, r0
 8003978:	005a      	lsls	r2, r3, #1
 800397a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	085b      	lsrs	r3, r3, #1
 8003980:	18d2      	adds	r2, r2, r3
 8003982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	0019      	movs	r1, r3
 8003988:	0010      	movs	r0, r2
 800398a:	f7fc fbbb 	bl	8000104 <__udivsi3>
 800398e:	0003      	movs	r3, r0
 8003990:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003994:	2b0f      	cmp	r3, #15
 8003996:	d921      	bls.n	80039dc <UART_SetConfig+0x488>
 8003998:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800399a:	2380      	movs	r3, #128	; 0x80
 800399c:	025b      	lsls	r3, r3, #9
 800399e:	429a      	cmp	r2, r3
 80039a0:	d21c      	bcs.n	80039dc <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80039a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039a4:	b29a      	uxth	r2, r3
 80039a6:	200e      	movs	r0, #14
 80039a8:	2420      	movs	r4, #32
 80039aa:	1903      	adds	r3, r0, r4
 80039ac:	19db      	adds	r3, r3, r7
 80039ae:	210f      	movs	r1, #15
 80039b0:	438a      	bics	r2, r1
 80039b2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80039b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039b6:	085b      	lsrs	r3, r3, #1
 80039b8:	b29b      	uxth	r3, r3
 80039ba:	2207      	movs	r2, #7
 80039bc:	4013      	ands	r3, r2
 80039be:	b299      	uxth	r1, r3
 80039c0:	1903      	adds	r3, r0, r4
 80039c2:	19db      	adds	r3, r3, r7
 80039c4:	1902      	adds	r2, r0, r4
 80039c6:	19d2      	adds	r2, r2, r7
 80039c8:	8812      	ldrh	r2, [r2, #0]
 80039ca:	430a      	orrs	r2, r1
 80039cc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80039ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	1902      	adds	r2, r0, r4
 80039d4:	19d2      	adds	r2, r2, r7
 80039d6:	8812      	ldrh	r2, [r2, #0]
 80039d8:	60da      	str	r2, [r3, #12]
 80039da:	e05e      	b.n	8003a9a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80039dc:	231a      	movs	r3, #26
 80039de:	2220      	movs	r2, #32
 80039e0:	189b      	adds	r3, r3, r2
 80039e2:	19db      	adds	r3, r3, r7
 80039e4:	2201      	movs	r2, #1
 80039e6:	701a      	strb	r2, [r3, #0]
 80039e8:	e057      	b.n	8003a9a <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 80039ea:	231b      	movs	r3, #27
 80039ec:	2220      	movs	r2, #32
 80039ee:	189b      	adds	r3, r3, r2
 80039f0:	19db      	adds	r3, r3, r7
 80039f2:	781b      	ldrb	r3, [r3, #0]
 80039f4:	2b08      	cmp	r3, #8
 80039f6:	d015      	beq.n	8003a24 <UART_SetConfig+0x4d0>
 80039f8:	dc18      	bgt.n	8003a2c <UART_SetConfig+0x4d8>
 80039fa:	2b04      	cmp	r3, #4
 80039fc:	d00d      	beq.n	8003a1a <UART_SetConfig+0x4c6>
 80039fe:	dc15      	bgt.n	8003a2c <UART_SetConfig+0x4d8>
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d002      	beq.n	8003a0a <UART_SetConfig+0x4b6>
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	d005      	beq.n	8003a14 <UART_SetConfig+0x4c0>
 8003a08:	e010      	b.n	8003a2c <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a0a:	f7fe fa37 	bl	8001e7c <HAL_RCC_GetPCLK1Freq>
 8003a0e:	0003      	movs	r3, r0
 8003a10:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003a12:	e014      	b.n	8003a3e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a14:	4b2d      	ldr	r3, [pc, #180]	; (8003acc <UART_SetConfig+0x578>)
 8003a16:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003a18:	e011      	b.n	8003a3e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a1a:	f7fe f9a3 	bl	8001d64 <HAL_RCC_GetSysClockFreq>
 8003a1e:	0003      	movs	r3, r0
 8003a20:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003a22:	e00c      	b.n	8003a3e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a24:	2380      	movs	r3, #128	; 0x80
 8003a26:	021b      	lsls	r3, r3, #8
 8003a28:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003a2a:	e008      	b.n	8003a3e <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003a30:	231a      	movs	r3, #26
 8003a32:	2220      	movs	r2, #32
 8003a34:	189b      	adds	r3, r3, r2
 8003a36:	19db      	adds	r3, r3, r7
 8003a38:	2201      	movs	r2, #1
 8003a3a:	701a      	strb	r2, [r3, #0]
        break;
 8003a3c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003a3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d02a      	beq.n	8003a9a <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a48:	4b1f      	ldr	r3, [pc, #124]	; (8003ac8 <UART_SetConfig+0x574>)
 8003a4a:	0052      	lsls	r2, r2, #1
 8003a4c:	5ad3      	ldrh	r3, [r2, r3]
 8003a4e:	0019      	movs	r1, r3
 8003a50:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003a52:	f7fc fb57 	bl	8000104 <__udivsi3>
 8003a56:	0003      	movs	r3, r0
 8003a58:	001a      	movs	r2, r3
 8003a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	085b      	lsrs	r3, r3, #1
 8003a60:	18d2      	adds	r2, r2, r3
 8003a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	0019      	movs	r1, r3
 8003a68:	0010      	movs	r0, r2
 8003a6a:	f7fc fb4b 	bl	8000104 <__udivsi3>
 8003a6e:	0003      	movs	r3, r0
 8003a70:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a74:	2b0f      	cmp	r3, #15
 8003a76:	d90a      	bls.n	8003a8e <UART_SetConfig+0x53a>
 8003a78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a7a:	2380      	movs	r3, #128	; 0x80
 8003a7c:	025b      	lsls	r3, r3, #9
 8003a7e:	429a      	cmp	r2, r3
 8003a80:	d205      	bcs.n	8003a8e <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003a82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a84:	b29a      	uxth	r2, r3
 8003a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	60da      	str	r2, [r3, #12]
 8003a8c:	e005      	b.n	8003a9a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003a8e:	231a      	movs	r3, #26
 8003a90:	2220      	movs	r2, #32
 8003a92:	189b      	adds	r3, r3, r2
 8003a94:	19db      	adds	r3, r3, r7
 8003a96:	2201      	movs	r2, #1
 8003a98:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a9c:	226a      	movs	r2, #106	; 0x6a
 8003a9e:	2101      	movs	r1, #1
 8003aa0:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa4:	2268      	movs	r2, #104	; 0x68
 8003aa6:	2101      	movs	r1, #1
 8003aa8:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aac:	2200      	movs	r2, #0
 8003aae:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8003ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8003ab6:	231a      	movs	r3, #26
 8003ab8:	2220      	movs	r2, #32
 8003aba:	189b      	adds	r3, r3, r2
 8003abc:	19db      	adds	r3, r3, r7
 8003abe:	781b      	ldrb	r3, [r3, #0]
}
 8003ac0:	0018      	movs	r0, r3
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	b010      	add	sp, #64	; 0x40
 8003ac6:	bdb0      	pop	{r4, r5, r7, pc}
 8003ac8:	080041bc 	.word	0x080041bc
 8003acc:	00f42400 	.word	0x00f42400

08003ad0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b082      	sub	sp, #8
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003adc:	2201      	movs	r2, #1
 8003ade:	4013      	ands	r3, r2
 8003ae0:	d00b      	beq.n	8003afa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	4a4a      	ldr	r2, [pc, #296]	; (8003c14 <UART_AdvFeatureConfig+0x144>)
 8003aea:	4013      	ands	r3, r2
 8003aec:	0019      	movs	r1, r3
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	430a      	orrs	r2, r1
 8003af8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003afe:	2202      	movs	r2, #2
 8003b00:	4013      	ands	r3, r2
 8003b02:	d00b      	beq.n	8003b1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	4a43      	ldr	r2, [pc, #268]	; (8003c18 <UART_AdvFeatureConfig+0x148>)
 8003b0c:	4013      	ands	r3, r2
 8003b0e:	0019      	movs	r1, r3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	430a      	orrs	r2, r1
 8003b1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b20:	2204      	movs	r2, #4
 8003b22:	4013      	ands	r3, r2
 8003b24:	d00b      	beq.n	8003b3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	4a3b      	ldr	r2, [pc, #236]	; (8003c1c <UART_AdvFeatureConfig+0x14c>)
 8003b2e:	4013      	ands	r3, r2
 8003b30:	0019      	movs	r1, r3
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b42:	2208      	movs	r2, #8
 8003b44:	4013      	ands	r3, r2
 8003b46:	d00b      	beq.n	8003b60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	4a34      	ldr	r2, [pc, #208]	; (8003c20 <UART_AdvFeatureConfig+0x150>)
 8003b50:	4013      	ands	r3, r2
 8003b52:	0019      	movs	r1, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	430a      	orrs	r2, r1
 8003b5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b64:	2210      	movs	r2, #16
 8003b66:	4013      	ands	r3, r2
 8003b68:	d00b      	beq.n	8003b82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	4a2c      	ldr	r2, [pc, #176]	; (8003c24 <UART_AdvFeatureConfig+0x154>)
 8003b72:	4013      	ands	r3, r2
 8003b74:	0019      	movs	r1, r3
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b86:	2220      	movs	r2, #32
 8003b88:	4013      	ands	r3, r2
 8003b8a:	d00b      	beq.n	8003ba4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	4a25      	ldr	r2, [pc, #148]	; (8003c28 <UART_AdvFeatureConfig+0x158>)
 8003b94:	4013      	ands	r3, r2
 8003b96:	0019      	movs	r1, r3
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	430a      	orrs	r2, r1
 8003ba2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ba8:	2240      	movs	r2, #64	; 0x40
 8003baa:	4013      	ands	r3, r2
 8003bac:	d01d      	beq.n	8003bea <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	4a1d      	ldr	r2, [pc, #116]	; (8003c2c <UART_AdvFeatureConfig+0x15c>)
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	0019      	movs	r1, r3
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	430a      	orrs	r2, r1
 8003bc4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003bca:	2380      	movs	r3, #128	; 0x80
 8003bcc:	035b      	lsls	r3, r3, #13
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	d10b      	bne.n	8003bea <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	4a15      	ldr	r2, [pc, #84]	; (8003c30 <UART_AdvFeatureConfig+0x160>)
 8003bda:	4013      	ands	r3, r2
 8003bdc:	0019      	movs	r1, r3
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	430a      	orrs	r2, r1
 8003be8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bee:	2280      	movs	r2, #128	; 0x80
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	d00b      	beq.n	8003c0c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	4a0e      	ldr	r2, [pc, #56]	; (8003c34 <UART_AdvFeatureConfig+0x164>)
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	0019      	movs	r1, r3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	430a      	orrs	r2, r1
 8003c0a:	605a      	str	r2, [r3, #4]
  }
}
 8003c0c:	46c0      	nop			; (mov r8, r8)
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	b002      	add	sp, #8
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	fffdffff 	.word	0xfffdffff
 8003c18:	fffeffff 	.word	0xfffeffff
 8003c1c:	fffbffff 	.word	0xfffbffff
 8003c20:	ffff7fff 	.word	0xffff7fff
 8003c24:	ffffefff 	.word	0xffffefff
 8003c28:	ffffdfff 	.word	0xffffdfff
 8003c2c:	ffefffff 	.word	0xffefffff
 8003c30:	ff9fffff 	.word	0xff9fffff
 8003c34:	fff7ffff 	.word	0xfff7ffff

08003c38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b086      	sub	sp, #24
 8003c3c:	af02      	add	r7, sp, #8
 8003c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2290      	movs	r2, #144	; 0x90
 8003c44:	2100      	movs	r1, #0
 8003c46:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003c48:	f7fd f998 	bl	8000f7c <HAL_GetTick>
 8003c4c:	0003      	movs	r3, r0
 8003c4e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	2208      	movs	r2, #8
 8003c58:	4013      	ands	r3, r2
 8003c5a:	2b08      	cmp	r3, #8
 8003c5c:	d10c      	bne.n	8003c78 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	2280      	movs	r2, #128	; 0x80
 8003c62:	0391      	lsls	r1, r2, #14
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	4a1a      	ldr	r2, [pc, #104]	; (8003cd0 <UART_CheckIdleState+0x98>)
 8003c68:	9200      	str	r2, [sp, #0]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	f000 f832 	bl	8003cd4 <UART_WaitOnFlagUntilTimeout>
 8003c70:	1e03      	subs	r3, r0, #0
 8003c72:	d001      	beq.n	8003c78 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c74:	2303      	movs	r3, #3
 8003c76:	e026      	b.n	8003cc6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	2204      	movs	r2, #4
 8003c80:	4013      	ands	r3, r2
 8003c82:	2b04      	cmp	r3, #4
 8003c84:	d10c      	bne.n	8003ca0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2280      	movs	r2, #128	; 0x80
 8003c8a:	03d1      	lsls	r1, r2, #15
 8003c8c:	6878      	ldr	r0, [r7, #4]
 8003c8e:	4a10      	ldr	r2, [pc, #64]	; (8003cd0 <UART_CheckIdleState+0x98>)
 8003c90:	9200      	str	r2, [sp, #0]
 8003c92:	2200      	movs	r2, #0
 8003c94:	f000 f81e 	bl	8003cd4 <UART_WaitOnFlagUntilTimeout>
 8003c98:	1e03      	subs	r3, r0, #0
 8003c9a:	d001      	beq.n	8003ca0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c9c:	2303      	movs	r3, #3
 8003c9e:	e012      	b.n	8003cc6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2288      	movs	r2, #136	; 0x88
 8003ca4:	2120      	movs	r1, #32
 8003ca6:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	228c      	movs	r2, #140	; 0x8c
 8003cac:	2120      	movs	r1, #32
 8003cae:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2284      	movs	r2, #132	; 0x84
 8003cc0:	2100      	movs	r1, #0
 8003cc2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003cc4:	2300      	movs	r3, #0
}
 8003cc6:	0018      	movs	r0, r3
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	b004      	add	sp, #16
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	46c0      	nop			; (mov r8, r8)
 8003cd0:	01ffffff 	.word	0x01ffffff

08003cd4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b094      	sub	sp, #80	; 0x50
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	603b      	str	r3, [r7, #0]
 8003ce0:	1dfb      	adds	r3, r7, #7
 8003ce2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ce4:	e0a7      	b.n	8003e36 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ce6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003ce8:	3301      	adds	r3, #1
 8003cea:	d100      	bne.n	8003cee <UART_WaitOnFlagUntilTimeout+0x1a>
 8003cec:	e0a3      	b.n	8003e36 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cee:	f7fd f945 	bl	8000f7c <HAL_GetTick>
 8003cf2:	0002      	movs	r2, r0
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d302      	bcc.n	8003d04 <UART_WaitOnFlagUntilTimeout+0x30>
 8003cfe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d13f      	bne.n	8003d84 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d04:	f3ef 8310 	mrs	r3, PRIMASK
 8003d08:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003d0c:	647b      	str	r3, [r7, #68]	; 0x44
 8003d0e:	2301      	movs	r3, #1
 8003d10:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d14:	f383 8810 	msr	PRIMASK, r3
}
 8003d18:	46c0      	nop			; (mov r8, r8)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681a      	ldr	r2, [r3, #0]
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	494e      	ldr	r1, [pc, #312]	; (8003e60 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8003d26:	400a      	ands	r2, r1
 8003d28:	601a      	str	r2, [r3, #0]
 8003d2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d2c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d30:	f383 8810 	msr	PRIMASK, r3
}
 8003d34:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d36:	f3ef 8310 	mrs	r3, PRIMASK
 8003d3a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003d3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d3e:	643b      	str	r3, [r7, #64]	; 0x40
 8003d40:	2301      	movs	r3, #1
 8003d42:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d46:	f383 8810 	msr	PRIMASK, r3
}
 8003d4a:	46c0      	nop			; (mov r8, r8)
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	689a      	ldr	r2, [r3, #8]
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	2101      	movs	r1, #1
 8003d58:	438a      	bics	r2, r1
 8003d5a:	609a      	str	r2, [r3, #8]
 8003d5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d5e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d62:	f383 8810 	msr	PRIMASK, r3
}
 8003d66:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2288      	movs	r2, #136	; 0x88
 8003d6c:	2120      	movs	r1, #32
 8003d6e:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	228c      	movs	r2, #140	; 0x8c
 8003d74:	2120      	movs	r1, #32
 8003d76:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2284      	movs	r2, #132	; 0x84
 8003d7c:	2100      	movs	r1, #0
 8003d7e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	e069      	b.n	8003e58 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	2204      	movs	r2, #4
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	d052      	beq.n	8003e36 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	69da      	ldr	r2, [r3, #28]
 8003d96:	2380      	movs	r3, #128	; 0x80
 8003d98:	011b      	lsls	r3, r3, #4
 8003d9a:	401a      	ands	r2, r3
 8003d9c:	2380      	movs	r3, #128	; 0x80
 8003d9e:	011b      	lsls	r3, r3, #4
 8003da0:	429a      	cmp	r2, r3
 8003da2:	d148      	bne.n	8003e36 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	2280      	movs	r2, #128	; 0x80
 8003daa:	0112      	lsls	r2, r2, #4
 8003dac:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003dae:	f3ef 8310 	mrs	r3, PRIMASK
 8003db2:	613b      	str	r3, [r7, #16]
  return(result);
 8003db4:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003db6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003db8:	2301      	movs	r3, #1
 8003dba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	f383 8810 	msr	PRIMASK, r3
}
 8003dc2:	46c0      	nop			; (mov r8, r8)
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4924      	ldr	r1, [pc, #144]	; (8003e60 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8003dd0:	400a      	ands	r2, r1
 8003dd2:	601a      	str	r2, [r3, #0]
 8003dd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003dd6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dd8:	69bb      	ldr	r3, [r7, #24]
 8003dda:	f383 8810 	msr	PRIMASK, r3
}
 8003dde:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003de0:	f3ef 8310 	mrs	r3, PRIMASK
 8003de4:	61fb      	str	r3, [r7, #28]
  return(result);
 8003de6:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003de8:	64bb      	str	r3, [r7, #72]	; 0x48
 8003dea:	2301      	movs	r3, #1
 8003dec:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dee:	6a3b      	ldr	r3, [r7, #32]
 8003df0:	f383 8810 	msr	PRIMASK, r3
}
 8003df4:	46c0      	nop			; (mov r8, r8)
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	689a      	ldr	r2, [r3, #8]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	2101      	movs	r1, #1
 8003e02:	438a      	bics	r2, r1
 8003e04:	609a      	str	r2, [r3, #8]
 8003e06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e08:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e0c:	f383 8810 	msr	PRIMASK, r3
}
 8003e10:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2288      	movs	r2, #136	; 0x88
 8003e16:	2120      	movs	r1, #32
 8003e18:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	228c      	movs	r2, #140	; 0x8c
 8003e1e:	2120      	movs	r1, #32
 8003e20:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2290      	movs	r2, #144	; 0x90
 8003e26:	2120      	movs	r1, #32
 8003e28:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2284      	movs	r2, #132	; 0x84
 8003e2e:	2100      	movs	r1, #0
 8003e30:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	e010      	b.n	8003e58 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	69db      	ldr	r3, [r3, #28]
 8003e3c:	68ba      	ldr	r2, [r7, #8]
 8003e3e:	4013      	ands	r3, r2
 8003e40:	68ba      	ldr	r2, [r7, #8]
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	425a      	negs	r2, r3
 8003e46:	4153      	adcs	r3, r2
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	001a      	movs	r2, r3
 8003e4c:	1dfb      	adds	r3, r7, #7
 8003e4e:	781b      	ldrb	r3, [r3, #0]
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d100      	bne.n	8003e56 <UART_WaitOnFlagUntilTimeout+0x182>
 8003e54:	e747      	b.n	8003ce6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e56:	2300      	movs	r3, #0
}
 8003e58:	0018      	movs	r0, r3
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	b014      	add	sp, #80	; 0x50
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	fffffe5f 	.word	0xfffffe5f

08003e64 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b084      	sub	sp, #16
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2284      	movs	r2, #132	; 0x84
 8003e70:	5c9b      	ldrb	r3, [r3, r2]
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d101      	bne.n	8003e7a <HAL_UARTEx_DisableFifoMode+0x16>
 8003e76:	2302      	movs	r3, #2
 8003e78:	e027      	b.n	8003eca <HAL_UARTEx_DisableFifoMode+0x66>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2284      	movs	r2, #132	; 0x84
 8003e7e:	2101      	movs	r1, #1
 8003e80:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2288      	movs	r2, #136	; 0x88
 8003e86:	2124      	movs	r1, #36	; 0x24
 8003e88:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	2101      	movs	r1, #1
 8003e9e:	438a      	bics	r2, r1
 8003ea0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	4a0b      	ldr	r2, [pc, #44]	; (8003ed4 <HAL_UARTEx_DisableFifoMode+0x70>)
 8003ea6:	4013      	ands	r3, r2
 8003ea8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2200      	movs	r2, #0
 8003eae:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	68fa      	ldr	r2, [r7, #12]
 8003eb6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2288      	movs	r2, #136	; 0x88
 8003ebc:	2120      	movs	r1, #32
 8003ebe:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2284      	movs	r2, #132	; 0x84
 8003ec4:	2100      	movs	r1, #0
 8003ec6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003ec8:	2300      	movs	r3, #0
}
 8003eca:	0018      	movs	r0, r3
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	b004      	add	sp, #16
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	46c0      	nop			; (mov r8, r8)
 8003ed4:	dfffffff 	.word	0xdfffffff

08003ed8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b084      	sub	sp, #16
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2284      	movs	r2, #132	; 0x84
 8003ee6:	5c9b      	ldrb	r3, [r3, r2]
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d101      	bne.n	8003ef0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003eec:	2302      	movs	r3, #2
 8003eee:	e02e      	b.n	8003f4e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2284      	movs	r2, #132	; 0x84
 8003ef4:	2101      	movs	r1, #1
 8003ef6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2288      	movs	r2, #136	; 0x88
 8003efc:	2124      	movs	r1, #36	; 0x24
 8003efe:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	2101      	movs	r1, #1
 8003f14:	438a      	bics	r2, r1
 8003f16:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	00db      	lsls	r3, r3, #3
 8003f20:	08d9      	lsrs	r1, r3, #3
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	683a      	ldr	r2, [r7, #0]
 8003f28:	430a      	orrs	r2, r1
 8003f2a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	0018      	movs	r0, r3
 8003f30:	f000 f854 	bl	8003fdc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	68fa      	ldr	r2, [r7, #12]
 8003f3a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2288      	movs	r2, #136	; 0x88
 8003f40:	2120      	movs	r1, #32
 8003f42:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2284      	movs	r2, #132	; 0x84
 8003f48:	2100      	movs	r1, #0
 8003f4a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f4c:	2300      	movs	r3, #0
}
 8003f4e:	0018      	movs	r0, r3
 8003f50:	46bd      	mov	sp, r7
 8003f52:	b004      	add	sp, #16
 8003f54:	bd80      	pop	{r7, pc}
	...

08003f58 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b084      	sub	sp, #16
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
 8003f60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2284      	movs	r2, #132	; 0x84
 8003f66:	5c9b      	ldrb	r3, [r3, r2]
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d101      	bne.n	8003f70 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003f6c:	2302      	movs	r3, #2
 8003f6e:	e02f      	b.n	8003fd0 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2284      	movs	r2, #132	; 0x84
 8003f74:	2101      	movs	r1, #1
 8003f76:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2288      	movs	r2, #136	; 0x88
 8003f7c:	2124      	movs	r1, #36	; 0x24
 8003f7e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	2101      	movs	r1, #1
 8003f94:	438a      	bics	r2, r1
 8003f96:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	4a0e      	ldr	r2, [pc, #56]	; (8003fd8 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	0019      	movs	r1, r3
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	683a      	ldr	r2, [r7, #0]
 8003faa:	430a      	orrs	r2, r1
 8003fac:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	0018      	movs	r0, r3
 8003fb2:	f000 f813 	bl	8003fdc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	68fa      	ldr	r2, [r7, #12]
 8003fbc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2288      	movs	r2, #136	; 0x88
 8003fc2:	2120      	movs	r1, #32
 8003fc4:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2284      	movs	r2, #132	; 0x84
 8003fca:	2100      	movs	r1, #0
 8003fcc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003fce:	2300      	movs	r3, #0
}
 8003fd0:	0018      	movs	r0, r3
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	b004      	add	sp, #16
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	f1ffffff 	.word	0xf1ffffff

08003fdc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003fdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fde:	b085      	sub	sp, #20
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d108      	bne.n	8003ffe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	226a      	movs	r2, #106	; 0x6a
 8003ff0:	2101      	movs	r1, #1
 8003ff2:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2268      	movs	r2, #104	; 0x68
 8003ff8:	2101      	movs	r1, #1
 8003ffa:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003ffc:	e043      	b.n	8004086 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003ffe:	260f      	movs	r6, #15
 8004000:	19bb      	adds	r3, r7, r6
 8004002:	2208      	movs	r2, #8
 8004004:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004006:	200e      	movs	r0, #14
 8004008:	183b      	adds	r3, r7, r0
 800400a:	2208      	movs	r2, #8
 800400c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	0e5b      	lsrs	r3, r3, #25
 8004016:	b2da      	uxtb	r2, r3
 8004018:	240d      	movs	r4, #13
 800401a:	193b      	adds	r3, r7, r4
 800401c:	2107      	movs	r1, #7
 800401e:	400a      	ands	r2, r1
 8004020:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	0f5b      	lsrs	r3, r3, #29
 800402a:	b2da      	uxtb	r2, r3
 800402c:	250c      	movs	r5, #12
 800402e:	197b      	adds	r3, r7, r5
 8004030:	2107      	movs	r1, #7
 8004032:	400a      	ands	r2, r1
 8004034:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004036:	183b      	adds	r3, r7, r0
 8004038:	781b      	ldrb	r3, [r3, #0]
 800403a:	197a      	adds	r2, r7, r5
 800403c:	7812      	ldrb	r2, [r2, #0]
 800403e:	4914      	ldr	r1, [pc, #80]	; (8004090 <UARTEx_SetNbDataToProcess+0xb4>)
 8004040:	5c8a      	ldrb	r2, [r1, r2]
 8004042:	435a      	muls	r2, r3
 8004044:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8004046:	197b      	adds	r3, r7, r5
 8004048:	781b      	ldrb	r3, [r3, #0]
 800404a:	4a12      	ldr	r2, [pc, #72]	; (8004094 <UARTEx_SetNbDataToProcess+0xb8>)
 800404c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800404e:	0019      	movs	r1, r3
 8004050:	f7fc f8e2 	bl	8000218 <__divsi3>
 8004054:	0003      	movs	r3, r0
 8004056:	b299      	uxth	r1, r3
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	226a      	movs	r2, #106	; 0x6a
 800405c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800405e:	19bb      	adds	r3, r7, r6
 8004060:	781b      	ldrb	r3, [r3, #0]
 8004062:	193a      	adds	r2, r7, r4
 8004064:	7812      	ldrb	r2, [r2, #0]
 8004066:	490a      	ldr	r1, [pc, #40]	; (8004090 <UARTEx_SetNbDataToProcess+0xb4>)
 8004068:	5c8a      	ldrb	r2, [r1, r2]
 800406a:	435a      	muls	r2, r3
 800406c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800406e:	193b      	adds	r3, r7, r4
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	4a08      	ldr	r2, [pc, #32]	; (8004094 <UARTEx_SetNbDataToProcess+0xb8>)
 8004074:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004076:	0019      	movs	r1, r3
 8004078:	f7fc f8ce 	bl	8000218 <__divsi3>
 800407c:	0003      	movs	r3, r0
 800407e:	b299      	uxth	r1, r3
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2268      	movs	r2, #104	; 0x68
 8004084:	5299      	strh	r1, [r3, r2]
}
 8004086:	46c0      	nop			; (mov r8, r8)
 8004088:	46bd      	mov	sp, r7
 800408a:	b005      	add	sp, #20
 800408c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800408e:	46c0      	nop			; (mov r8, r8)
 8004090:	080041d4 	.word	0x080041d4
 8004094:	080041dc 	.word	0x080041dc

08004098 <__libc_init_array>:
 8004098:	b570      	push	{r4, r5, r6, lr}
 800409a:	2600      	movs	r6, #0
 800409c:	4d0c      	ldr	r5, [pc, #48]	; (80040d0 <__libc_init_array+0x38>)
 800409e:	4c0d      	ldr	r4, [pc, #52]	; (80040d4 <__libc_init_array+0x3c>)
 80040a0:	1b64      	subs	r4, r4, r5
 80040a2:	10a4      	asrs	r4, r4, #2
 80040a4:	42a6      	cmp	r6, r4
 80040a6:	d109      	bne.n	80040bc <__libc_init_array+0x24>
 80040a8:	2600      	movs	r6, #0
 80040aa:	f000 f821 	bl	80040f0 <_init>
 80040ae:	4d0a      	ldr	r5, [pc, #40]	; (80040d8 <__libc_init_array+0x40>)
 80040b0:	4c0a      	ldr	r4, [pc, #40]	; (80040dc <__libc_init_array+0x44>)
 80040b2:	1b64      	subs	r4, r4, r5
 80040b4:	10a4      	asrs	r4, r4, #2
 80040b6:	42a6      	cmp	r6, r4
 80040b8:	d105      	bne.n	80040c6 <__libc_init_array+0x2e>
 80040ba:	bd70      	pop	{r4, r5, r6, pc}
 80040bc:	00b3      	lsls	r3, r6, #2
 80040be:	58eb      	ldr	r3, [r5, r3]
 80040c0:	4798      	blx	r3
 80040c2:	3601      	adds	r6, #1
 80040c4:	e7ee      	b.n	80040a4 <__libc_init_array+0xc>
 80040c6:	00b3      	lsls	r3, r6, #2
 80040c8:	58eb      	ldr	r3, [r5, r3]
 80040ca:	4798      	blx	r3
 80040cc:	3601      	adds	r6, #1
 80040ce:	e7f2      	b.n	80040b6 <__libc_init_array+0x1e>
 80040d0:	080041ec 	.word	0x080041ec
 80040d4:	080041ec 	.word	0x080041ec
 80040d8:	080041ec 	.word	0x080041ec
 80040dc:	080041f0 	.word	0x080041f0

080040e0 <memset>:
 80040e0:	0003      	movs	r3, r0
 80040e2:	1882      	adds	r2, r0, r2
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d100      	bne.n	80040ea <memset+0xa>
 80040e8:	4770      	bx	lr
 80040ea:	7019      	strb	r1, [r3, #0]
 80040ec:	3301      	adds	r3, #1
 80040ee:	e7f9      	b.n	80040e4 <memset+0x4>

080040f0 <_init>:
 80040f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040f2:	46c0      	nop			; (mov r8, r8)
 80040f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040f6:	bc08      	pop	{r3}
 80040f8:	469e      	mov	lr, r3
 80040fa:	4770      	bx	lr

080040fc <_fini>:
 80040fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040fe:	46c0      	nop			; (mov r8, r8)
 8004100:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004102:	bc08      	pop	{r3}
 8004104:	469e      	mov	lr, r3
 8004106:	4770      	bx	lr
