INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/uart_tx.v:96]
INFO: [VRFC 10-2458] undeclared symbol error, assumed default net type wire [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/uart_tx.v:97]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/uart_tx.v:259]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sim_1/new/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
