{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651865848295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651865848302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 14:37:28 2022 " "Processing started: Fri May 06 14:37:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651865848302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865848302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tank_Trouble -c Tank_Trouble " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tank_Trouble -c Tank_Trouble" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865848302 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651865849749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651865849749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "files/clock_divider.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865861915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865861915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/check_for_col.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/check_for_col.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_for_col " "Found entity 1: check_for_col" {  } { { "files/check_for_col.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/check_for_col.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865861920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865861920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/priority_encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/priority_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "files/priority_encoder.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/priority_encoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865861925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865861925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/transform_matrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/transform_matrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transform_matrix " "Found entity 1: transform_matrix" {  } { { "files/transform_matrix.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865861931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865861931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_two.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_two.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tank_two " "Found entity 1: tank_two" {  } { { "files/tank_two.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/tank_two.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865861937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865861937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_one.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_one.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tank_one " "Found entity 1: tank_one" {  } { { "files/tank_one.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/tank_one.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865861944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865861944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "files/Color_Mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865861949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865861949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/tank_trouble_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/tank_trouble_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc " "Found entity 1: Tank_Trouble_soc" {  } { { "files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865861954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865861954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865861958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865861958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865861961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865861961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_irq_mapper " "Found entity 1: Tank_Trouble_soc_irq_mapper" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865861964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865861964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_mm_interconnect_0 " "Found entity 1: Tank_Trouble_soc_mm_interconnect_0" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865861987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865861987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_mm_interconnect_0_avalon_st_adapter_020.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_mm_interconnect_0_avalon_st_adapter_020.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_020 " "Found entity 1: Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_020" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_020.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_020.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865861991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865861991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_mm_interconnect_0_avalon_st_adapter_020_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_mm_interconnect_0_avalon_st_adapter_020_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_020_error_adapter_0 " "Found entity 1: Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_020_error_adapter_0" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_020_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_020_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865861995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865861995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865861999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865861999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_mm_interconnect_0_rsp_mux " "Found entity 1: Tank_Trouble_soc_mm_interconnect_0_rsp_mux" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file files/tank_trouble_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862049 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_mm_interconnect_0_rsp_demux " "Found entity 1: Tank_Trouble_soc_mm_interconnect_0_rsp_demux" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_mm_interconnect_0_cmd_mux " "Found entity 1: Tank_Trouble_soc_mm_interconnect_0_cmd_mux" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_mm_interconnect_0_cmd_demux " "Found entity 1: Tank_Trouble_soc_mm_interconnect_0_cmd_demux" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file files/tank_trouble_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862086 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862086 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862086 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862086 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651865862093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651865862102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862112 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Tank_Trouble_soc_mm_interconnect_0_router_022.sv(48) " "Verilog HDL Declaration information at Tank_Trouble_soc_mm_interconnect_0_router_022.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router_022.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router_022.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651865862115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Tank_Trouble_soc_mm_interconnect_0_router_022.sv(49) " "Verilog HDL Declaration information at Tank_Trouble_soc_mm_interconnect_0_router_022.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router_022.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router_022.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651865862116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_mm_interconnect_0_router_022.sv 2 2 " "Found 2 design units, including 2 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_mm_interconnect_0_router_022.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_mm_interconnect_0_router_022_default_decode " "Found entity 1: Tank_Trouble_soc_mm_interconnect_0_router_022_default_decode" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router_022.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router_022.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862118 ""} { "Info" "ISGN_ENTITY_NAME" "2 Tank_Trouble_soc_mm_interconnect_0_router_022 " "Found entity 2: Tank_Trouble_soc_mm_interconnect_0_router_022" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router_022.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router_022.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Tank_Trouble_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Tank_Trouble_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651865862121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Tank_Trouble_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Tank_Trouble_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651865862121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: Tank_Trouble_soc_mm_interconnect_0_router_002_default_decode" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862124 ""} { "Info" "ISGN_ENTITY_NAME" "2 Tank_Trouble_soc_mm_interconnect_0_router_002 " "Found entity 2: Tank_Trouble_soc_mm_interconnect_0_router_002" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862124 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Tank_Trouble_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Tank_Trouble_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651865862128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Tank_Trouble_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Tank_Trouble_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651865862128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_mm_interconnect_0_router_default_decode " "Found entity 1: Tank_Trouble_soc_mm_interconnect_0_router_default_decode" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862131 ""} { "Info" "ISGN_ENTITY_NAME" "2 Tank_Trouble_soc_mm_interconnect_0_router " "Found entity 2: Tank_Trouble_soc_mm_interconnect_0_router" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_usb_rst " "Found entity 1: Tank_Trouble_soc_usb_rst" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_usb_rst.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_timer_0 " "Found entity 1: Tank_Trouble_soc_timer_0" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_sysid_qsys_0 " "Found entity 1: Tank_Trouble_soc_sysid_qsys_0" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sysid_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_spi_0 " "Found entity 1: Tank_Trouble_soc_spi_0" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_sdram_pll_dffpipe_l2c " "Found entity 1: Tank_Trouble_soc_sdram_pll_dffpipe_l2c" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862198 ""} { "Info" "ISGN_ENTITY_NAME" "2 Tank_Trouble_soc_sdram_pll_stdsync_sv6 " "Found entity 2: Tank_Trouble_soc_sdram_pll_stdsync_sv6" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862198 ""} { "Info" "ISGN_ENTITY_NAME" "3 Tank_Trouble_soc_sdram_pll_altpll_vg92 " "Found entity 3: Tank_Trouble_soc_sdram_pll_altpll_vg92" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862198 ""} { "Info" "ISGN_ENTITY_NAME" "4 Tank_Trouble_soc_sdram_pll " "Found entity 4: Tank_Trouble_soc_sdram_pll" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_sdram_input_efifo_module " "Found entity 1: Tank_Trouble_soc_sdram_input_efifo_module" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862206 ""} { "Info" "ISGN_ENTITY_NAME" "2 Tank_Trouble_soc_sdram " "Found entity 2: Tank_Trouble_soc_sdram" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_screen_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_screen_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_screen_reset " "Found entity 1: Tank_Trouble_soc_screen_reset" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_screen_reset.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_screen_reset.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_nios2_gen2_0 " "Found entity 1: Tank_Trouble_soc_nios2_gen2_0" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862254 ""} { "Info" "ISGN_ENTITY_NAME" "2 Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862254 ""} { "Info" "ISGN_ENTITY_NAME" "3 Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862254 ""} { "Info" "ISGN_ENTITY_NAME" "4 Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862254 ""} { "Info" "ISGN_ENTITY_NAME" "5 Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862254 ""} { "Info" "ISGN_ENTITY_NAME" "6 Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862254 ""} { "Info" "ISGN_ENTITY_NAME" "7 Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862254 ""} { "Info" "ISGN_ENTITY_NAME" "8 Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862254 ""} { "Info" "ISGN_ENTITY_NAME" "9 Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862254 ""} { "Info" "ISGN_ENTITY_NAME" "10 Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862254 ""} { "Info" "ISGN_ENTITY_NAME" "11 Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862254 ""} { "Info" "ISGN_ENTITY_NAME" "12 Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862254 ""} { "Info" "ISGN_ENTITY_NAME" "13 Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862254 ""} { "Info" "ISGN_ENTITY_NAME" "14 Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862254 ""} { "Info" "ISGN_ENTITY_NAME" "15 Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862254 ""} { "Info" "ISGN_ENTITY_NAME" "16 Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862254 ""} { "Info" "ISGN_ENTITY_NAME" "17 Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862254 ""} { "Info" "ISGN_ENTITY_NAME" "18 Tank_Trouble_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: Tank_Trouble_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862254 ""} { "Info" "ISGN_ENTITY_NAME" "19 Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862254 ""} { "Info" "ISGN_ENTITY_NAME" "20 Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862254 ""} { "Info" "ISGN_ENTITY_NAME" "21 Tank_Trouble_soc_nios2_gen2_0_cpu " "Found entity 21: Tank_Trouble_soc_nios2_gen2_0_cpu" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: Tank_Trouble_soc_nios2_gen2_0_cpu_test_bench" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_leds_pio " "Found entity 1: Tank_Trouble_soc_leds_pio" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_leds_pio.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_keycode1.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_keycode1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_keycode1 " "Found entity 1: Tank_Trouble_soc_keycode1" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_keycode1.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_keycode1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_key " "Found entity 1: Tank_Trouble_soc_key" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_key.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: Tank_Trouble_soc_jtag_uart_0_sim_scfifo_w" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862314 ""} { "Info" "ISGN_ENTITY_NAME" "2 Tank_Trouble_soc_jtag_uart_0_scfifo_w " "Found entity 2: Tank_Trouble_soc_jtag_uart_0_scfifo_w" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862314 ""} { "Info" "ISGN_ENTITY_NAME" "3 Tank_Trouble_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: Tank_Trouble_soc_jtag_uart_0_sim_scfifo_r" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862314 ""} { "Info" "ISGN_ENTITY_NAME" "4 Tank_Trouble_soc_jtag_uart_0_scfifo_r " "Found entity 4: Tank_Trouble_soc_jtag_uart_0_scfifo_r" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862314 ""} { "Info" "ISGN_ENTITY_NAME" "5 Tank_Trouble_soc_jtag_uart_0 " "Found entity 5: Tank_Trouble_soc_jtag_uart_0" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_soc/synthesis/submodules/tank_trouble_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_soc_hex_digits_pio " "Found entity 1: Tank_Trouble_soc_hex_digits_pio" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_hex_digits_pio.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "files/VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862325 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "files/HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651865862329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "files/HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_trouble_tl.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_trouble_tl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tank_Trouble_TL " "Found entity 1: Tank_Trouble_TL" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/trig.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/trig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trig " "Found entity 1: trig" {  } { { "files/trig.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/trig.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/maze.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/maze.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maze " "Found entity 1: maze" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862370 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bullet.sv(19) " "Verilog HDL information at bullet.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "files/bullet.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/bullet.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651865862373 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bullet.sv(24) " "Verilog HDL information at bullet.sv(24): always construct contains both blocking and non-blocking assignments" {  } { { "files/bullet.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/bullet.sv" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651865862374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/bullet.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/bullet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet " "Found entity 1: bullet" {  } { { "files/bullet.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/bullet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/pos_edge_det.v 1 1 " "Found 1 design units, including 1 entities, in source file files/pos_edge_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 pos_edge_det " "Found entity 1: pos_edge_det" {  } { { "files/pos_edge_det.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/pos_edge_det.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/redwin.v 1 1 " "Found 1 design units, including 1 entities, in source file files/redwin.v" { { "Info" "ISGN_ENTITY_NAME" "1 redwin " "Found entity 1: redwin" {  } { { "files/redwin.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/redwin.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/greenwin.v 1 1 " "Found 1 design units, including 1 entities, in source file files/greenwin.v" { { "Info" "ISGN_ENTITY_NAME" "1 greenwin " "Found entity 1: greenwin" {  } { { "files/greenwin.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/greenwin.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/start.v 1 1 " "Found 1 design units, including 1 entities, in source file files/start.v" { { "Info" "ISGN_ENTITY_NAME" "1 start " "Found entity 1: start" {  } { { "files/start.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/start.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/screen_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/screen_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 screen_control " "Found entity 1: screen_control" {  } { { "files/screen_control.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/screen_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/death.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/death.sv" { { "Info" "ISGN_ENTITY_NAME" "1 death " "Found entity 1: death" {  } { { "files/death.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/pos_diff.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/pos_diff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pos_diff " "Found entity 1: pos_diff" {  } { { "files/pos_diff.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/pos_diff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/bullet_col.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/bullet_col.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet_col " "Found entity 1: bullet_col" {  } { { "files/bullet_col.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/bullet_col.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tank_col.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/tank_col.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tank_col " "Found entity 1: tank_col" {  } { { "files/tank_col.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/tank_col.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865862460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865862460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "screenreset_pe Tank_Trouble_TL.sv(182) " "Verilog HDL Implicit Net warning at Tank_Trouble_TL.sv(182): created implicit net for \"screenreset_pe\"" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865862461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "screenreset Tank_Trouble_TL.sv(401) " "Verilog HDL Implicit Net warning at Tank_Trouble_TL.sv(401): created implicit net for \"screenreset\"" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 401 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865862461 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Tank_Trouble_soc_sdram.v(318) " "Verilog HDL or VHDL warning at Tank_Trouble_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651865862480 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Tank_Trouble_soc_sdram.v(328) " "Verilog HDL or VHDL warning at Tank_Trouble_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651865862480 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Tank_Trouble_soc_sdram.v(338) " "Verilog HDL or VHDL warning at Tank_Trouble_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651865862481 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Tank_Trouble_soc_sdram.v(682) " "Verilog HDL or VHDL warning at Tank_Trouble_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651865862482 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Tank_Trouble_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at Tank_Trouble_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651865862485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tank_Trouble_TL " "Elaborating entity \"Tank_Trouble_TL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651865862747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "files/Tank_Trouble_TL.sv" "hex_driver4" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865862785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc Tank_Trouble_soc:u0 " "Elaborating entity \"Tank_Trouble_soc\" for hierarchy \"Tank_Trouble_soc:u0\"" {  } { { "files/Tank_Trouble_TL.sv" "u0" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865862809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_hex_digits_pio Tank_Trouble_soc:u0\|Tank_Trouble_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"Tank_Trouble_soc_hex_digits_pio\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" "hex_digits_pio" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865862869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_jtag_uart_0 Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Tank_Trouble_soc_jtag_uart_0\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" "jtag_uart_0" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865862883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_jtag_uart_0_scfifo_w Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|Tank_Trouble_soc_jtag_uart_0_scfifo_w:the_Tank_Trouble_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"Tank_Trouble_soc_jtag_uart_0_scfifo_w\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|Tank_Trouble_soc_jtag_uart_0_scfifo_w:the_Tank_Trouble_soc_jtag_uart_0_scfifo_w\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" "the_Tank_Trouble_soc_jtag_uart_0_scfifo_w" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865862903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|Tank_Trouble_soc_jtag_uart_0_scfifo_w:the_Tank_Trouble_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|Tank_Trouble_soc_jtag_uart_0_scfifo_w:the_Tank_Trouble_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" "wfifo" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865863145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|Tank_Trouble_soc_jtag_uart_0_scfifo_w:the_Tank_Trouble_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|Tank_Trouble_soc_jtag_uart_0_scfifo_w:the_Tank_Trouble_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865863154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|Tank_Trouble_soc_jtag_uart_0_scfifo_w:the_Tank_Trouble_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|Tank_Trouble_soc_jtag_uart_0_scfifo_w:the_Tank_Trouble_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865863154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865863154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865863154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865863154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865863154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865863154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865863154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865863154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865863154 ""}  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651865863154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865863208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865863208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|Tank_Trouble_soc_jtag_uart_0_scfifo_w:the_Tank_Trouble_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|Tank_Trouble_soc_jtag_uart_0_scfifo_w:the_Tank_Trouble_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865863212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865863240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865863240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|Tank_Trouble_soc_jtag_uart_0_scfifo_w:the_Tank_Trouble_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|Tank_Trouble_soc_jtag_uart_0_scfifo_w:the_Tank_Trouble_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865863246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865863273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865863273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|Tank_Trouble_soc_jtag_uart_0_scfifo_w:the_Tank_Trouble_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|Tank_Trouble_soc_jtag_uart_0_scfifo_w:the_Tank_Trouble_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865863281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865863342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865863342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|Tank_Trouble_soc_jtag_uart_0_scfifo_w:the_Tank_Trouble_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|Tank_Trouble_soc_jtag_uart_0_scfifo_w:the_Tank_Trouble_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865863351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865863411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865863411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|Tank_Trouble_soc_jtag_uart_0_scfifo_w:the_Tank_Trouble_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|Tank_Trouble_soc_jtag_uart_0_scfifo_w:the_Tank_Trouble_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865863419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865863482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865863482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|Tank_Trouble_soc_jtag_uart_0_scfifo_w:the_Tank_Trouble_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|Tank_Trouble_soc_jtag_uart_0_scfifo_w:the_Tank_Trouble_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865863488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_jtag_uart_0_scfifo_r Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|Tank_Trouble_soc_jtag_uart_0_scfifo_r:the_Tank_Trouble_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"Tank_Trouble_soc_jtag_uart_0_scfifo_r\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|Tank_Trouble_soc_jtag_uart_0_scfifo_r:the_Tank_Trouble_soc_jtag_uart_0_scfifo_r\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" "the_Tank_Trouble_soc_jtag_uart_0_scfifo_r" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865863519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Tank_Trouble_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Tank_Trouble_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" "Tank_Trouble_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865863896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Tank_Trouble_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Tank_Trouble_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865863933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Tank_Trouble_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Tank_Trouble_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865863933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865863933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865863933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865863933 ""}  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651865863933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Tank_Trouble_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Tank_Trouble_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865864642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Tank_Trouble_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Tank_Trouble_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865864802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_key Tank_Trouble_soc:u0\|Tank_Trouble_soc_key:key " "Elaborating entity \"Tank_Trouble_soc_key\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_key:key\"" {  } { { "files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" "key" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865864861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_keycode1 Tank_Trouble_soc:u0\|Tank_Trouble_soc_keycode1:keycode1 " "Elaborating entity \"Tank_Trouble_soc_keycode1\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_keycode1:keycode1\"" {  } { { "files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" "keycode1" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865864883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_leds_pio Tank_Trouble_soc:u0\|Tank_Trouble_soc_leds_pio:leds_pio " "Elaborating entity \"Tank_Trouble_soc_leds_pio\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_leds_pio:leds_pio\"" {  } { { "files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" "leds_pio" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865864931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_nios2_gen2_0 Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"Tank_Trouble_soc_nios2_gen2_0\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" "nios2_gen2_0" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865864947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_nios2_gen2_0_cpu Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"Tank_Trouble_soc_nios2_gen2_0_cpu\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0.v" "cpu" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865864964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_nios2_gen2_0_cpu_test_bench Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_test_bench:the_Tank_Trouble_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"Tank_Trouble_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_test_bench:the_Tank_Trouble_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "the_Tank_Trouble_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_a_module Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_a_module:Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_a_module:Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_a_module:Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_a_module:Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_a_module:Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_a_module:Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_a_module:Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_a_module:Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865865210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865865210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865865210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865865210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865865210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865865210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865865210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865865210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865865210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865865210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865865210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865865210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865865210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865865210 ""}  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651865865210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865865283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865865283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_a_module:Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_a_module:Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_b_module Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_b_module:Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_b_module:Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "Tank_Trouble_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_debug Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865865463 ""}  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651865865463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_break Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_break:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_break:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_xbrk Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_dbrk Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_itrace Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_dtrace Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_td_mode Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_pib Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_im Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_im:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_im:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_avalon_reg Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_nios2_gen2_0_cpu_ociram_sp_ram_module Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem\|Tank_Trouble_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Tank_Trouble_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"Tank_Trouble_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem\|Tank_Trouble_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Tank_Trouble_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "Tank_Trouble_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem\|Tank_Trouble_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Tank_Trouble_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem\|Tank_Trouble_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Tank_Trouble_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem\|Tank_Trouble_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Tank_Trouble_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem\|Tank_Trouble_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Tank_Trouble_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem\|Tank_Trouble_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Tank_Trouble_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem\|Tank_Trouble_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Tank_Trouble_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865865857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865865857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865865857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865865857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865865857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865865857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865865857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865865857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865865857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865865857 ""}  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651865865857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865865918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865865918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem\|Tank_Trouble_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Tank_Trouble_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_ocimem\|Tank_Trouble_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Tank_Trouble_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_tck Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_tck:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_tck:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865865980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_sysclk Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865866040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865866131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865866138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865866138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865866138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865866138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865866138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865866138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865866138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865866138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865866138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865866138 ""}  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651865866138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865866145 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865866154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865866164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_nios2_gen2_0:nios2_gen2_0\|Tank_Trouble_soc_nios2_gen2_0_cpu:cpu\|Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci:the_Tank_Trouble_soc_nios2_gen2_0_cpu_nios2_oci\|Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Tank_Trouble_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865866193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_screen_reset Tank_Trouble_soc:u0\|Tank_Trouble_soc_screen_reset:screen_reset " "Elaborating entity \"Tank_Trouble_soc_screen_reset\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_screen_reset:screen_reset\"" {  } { { "files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" "screen_reset" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865866233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_sdram Tank_Trouble_soc:u0\|Tank_Trouble_soc_sdram:sdram " "Elaborating entity \"Tank_Trouble_soc_sdram\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_sdram:sdram\"" {  } { { "files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" "sdram" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865866260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_sdram_input_efifo_module Tank_Trouble_soc:u0\|Tank_Trouble_soc_sdram:sdram\|Tank_Trouble_soc_sdram_input_efifo_module:the_Tank_Trouble_soc_sdram_input_efifo_module " "Elaborating entity \"Tank_Trouble_soc_sdram_input_efifo_module\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_sdram:sdram\|Tank_Trouble_soc_sdram_input_efifo_module:the_Tank_Trouble_soc_sdram_input_efifo_module\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram.v" "the_Tank_Trouble_soc_sdram_input_efifo_module" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865866401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_sdram_pll Tank_Trouble_soc:u0\|Tank_Trouble_soc_sdram_pll:sdram_pll " "Elaborating entity \"Tank_Trouble_soc_sdram_pll\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_sdram_pll:sdram_pll\"" {  } { { "files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" "sdram_pll" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865866437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_sdram_pll_stdsync_sv6 Tank_Trouble_soc:u0\|Tank_Trouble_soc_sdram_pll:sdram_pll\|Tank_Trouble_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"Tank_Trouble_soc_sdram_pll_stdsync_sv6\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_sdram_pll:sdram_pll\|Tank_Trouble_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram_pll.v" "stdsync2" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865866460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_sdram_pll_dffpipe_l2c Tank_Trouble_soc:u0\|Tank_Trouble_soc_sdram_pll:sdram_pll\|Tank_Trouble_soc_sdram_pll_stdsync_sv6:stdsync2\|Tank_Trouble_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Tank_Trouble_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_sdram_pll:sdram_pll\|Tank_Trouble_soc_sdram_pll_stdsync_sv6:stdsync2\|Tank_Trouble_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram_pll.v" "dffpipe3" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865866479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_sdram_pll_altpll_vg92 Tank_Trouble_soc:u0\|Tank_Trouble_soc_sdram_pll:sdram_pll\|Tank_Trouble_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"Tank_Trouble_soc_sdram_pll_altpll_vg92\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_sdram_pll:sdram_pll\|Tank_Trouble_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram_pll.v" "sd1" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865866504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_spi_0 Tank_Trouble_soc:u0\|Tank_Trouble_soc_spi_0:spi_0 " "Elaborating entity \"Tank_Trouble_soc_spi_0\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_spi_0:spi_0\"" {  } { { "files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" "spi_0" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865866537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_sysid_qsys_0 Tank_Trouble_soc:u0\|Tank_Trouble_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"Tank_Trouble_soc_sysid_qsys_0\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" "sysid_qsys_0" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865866594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_timer_0 Tank_Trouble_soc:u0\|Tank_Trouble_soc_timer_0:timer_0 " "Elaborating entity \"Tank_Trouble_soc_timer_0\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_timer_0:timer_0\"" {  } { { "files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" "timer_0" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865866612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_usb_rst Tank_Trouble_soc:u0\|Tank_Trouble_soc_usb_rst:usb_rst " "Elaborating entity \"Tank_Trouble_soc_usb_rst\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_usb_rst:usb_rst\"" {  } { { "files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" "usb_rst" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865866688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_mm_interconnect_0 Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Tank_Trouble_soc_mm_interconnect_0\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865866716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 1885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865867703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865867737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 2009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865867776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 2073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865867812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 2137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865867847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 2201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865867885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "keycode1_s1_translator" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 2265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865867918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865867986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 3289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865868059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 3417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865868093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 3498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865868118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 3579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865868137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 3663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865868159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865868185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 3704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865868208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 6163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865868557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865868585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 6204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865868617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 6245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865868699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_mm_interconnect_0_router Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_router:router " "Elaborating entity \"Tank_Trouble_soc_mm_interconnect_0_router\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_router:router\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 6511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865868769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_mm_interconnect_0_router_default_decode Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_router:router\|Tank_Trouble_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Tank_Trouble_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_router:router\|Tank_Trouble_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865868863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_mm_interconnect_0_router_002 Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Tank_Trouble_soc_mm_interconnect_0_router_002\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 6543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865868942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_mm_interconnect_0_router_002_default_decode Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_router_002:router_002\|Tank_Trouble_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Tank_Trouble_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_router_002:router_002\|Tank_Trouble_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865868983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_mm_interconnect_0_router_022 Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_router_022:router_022 " "Elaborating entity \"Tank_Trouble_soc_mm_interconnect_0_router_022\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_router_022:router_022\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "router_022" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 6863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865869272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_mm_interconnect_0_router_022_default_decode Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_router_022:router_022\|Tank_Trouble_soc_mm_interconnect_0_router_022_default_decode:the_default_decode " "Elaborating entity \"Tank_Trouble_soc_mm_interconnect_0_router_022_default_decode\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_router_022:router_022\|Tank_Trouble_soc_mm_interconnect_0_router_022_default_decode:the_default_decode\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router_022.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_router_022.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865869301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 6945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865869384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865869404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_mm_interconnect_0_cmd_demux Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Tank_Trouble_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 7094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865869433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_mm_interconnect_0_cmd_mux Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Tank_Trouble_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 7266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865869519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865869541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865869553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_mm_interconnect_0_rsp_demux Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Tank_Trouble_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 7795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865869892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_mm_interconnect_0_rsp_mux Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Tank_Trouble_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 8450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865870074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_rsp_mux.sv" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865870217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865870243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 8665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865870293 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651865870304 "|Tank_Trouble_TL|Tank_Trouble_soc:u0|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651865870305 "|Tank_Trouble_TL|Tank_Trouble_soc:u0|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651865870305 "|Tank_Trouble_TL|Tank_Trouble_soc:u0|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 8731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865870363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "crosser" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 8765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865870406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865870425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865870508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 8896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865870581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865870591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_020 Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_020:avalon_st_adapter_020 " "Elaborating entity \"Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_020\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_020:avalon_st_adapter_020\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" "avalon_st_adapter_020" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0.v" 9476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865870772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_020_error_adapter_0 Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_020:avalon_st_adapter_020\|Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_020_error_adapter_0:error_adapter_0 " "Elaborating entity \"Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_020_error_adapter_0\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_020:avalon_st_adapter_020\|Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_020_error_adapter_0:error_adapter_0\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_020.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_mm_interconnect_0_avalon_st_adapter_020.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865870788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank_Trouble_soc_irq_mapper Tank_Trouble_soc:u0\|Tank_Trouble_soc_irq_mapper:irq_mapper " "Elaborating entity \"Tank_Trouble_soc_irq_mapper\" for hierarchy \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_irq_mapper:irq_mapper\"" {  } { { "files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" "irq_mapper" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865870824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Tank_Trouble_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Tank_Trouble_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865870835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Tank_Trouble_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Tank_Trouble_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865870848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Tank_Trouble_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Tank_Trouble_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865870859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Tank_Trouble_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Tank_Trouble_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" "rst_controller_001" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/Tank_Trouble_soc.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865870869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet bullet:bullet1 " "Elaborating entity \"bullet\" for hierarchy \"bullet:bullet1\"" {  } { { "files/Tank_Trouble_TL.sv" "bullet1" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865870884 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flagx bullet.sv(10) " "Verilog HDL or VHDL warning at bullet.sv(10): object \"flagx\" assigned a value but never read" {  } { { "files/bullet.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/bullet.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651865870885 "|Tank_Trouble_TL|bullet:bullet1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flagy bullet.sv(10) " "Verilog HDL or VHDL warning at bullet.sv(10): object \"flagy\" assigned a value but never read" {  } { { "files/bullet.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/bullet.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651865870885 "|Tank_Trouble_TL|bullet:bullet1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bullet.sv(104) " "Verilog HDL assignment warning at bullet.sv(104): truncated value with size 32 to match size of target (3)" {  } { { "files/bullet.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/bullet.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651865870888 "|Tank_Trouble_TL|bullet:bullet1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trig bullet:bullet1\|trig:trig_0 " "Elaborating entity \"trig\" for hierarchy \"bullet:bullet1\|trig:trig_0\"" {  } { { "files/bullet.sv" "trig_0" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/bullet.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865870907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pos_edge_det pos_edge_det:det1 " "Elaborating entity \"pos_edge_det\" for hierarchy \"pos_edge_det:det1\"" {  } { { "files/Tank_Trouble_TL.sv" "det1" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865870991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "files/Tank_Trouble_TL.sv" "vga" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865871056 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "files/VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651865871056 "|Tank_Trouble_TL|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "files/VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651865871056 "|Tank_Trouble_TL|vga_controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transform_matrix transform_matrix:t1 " "Elaborating entity \"transform_matrix\" for hierarchy \"transform_matrix:t1\"" {  } { { "files/Tank_Trouble_TL.sv" "t1" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865871068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank_one tank_one:tank1 " "Elaborating entity \"tank_one\" for hierarchy \"tank_one:tank1\"" {  } { { "files/Tank_Trouble_TL.sv" "tank1" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865871092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tank_one.sv(278) " "Verilog HDL assignment warning at tank_one.sv(278): truncated value with size 32 to match size of target (2)" {  } { { "files/tank_one.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/tank_one.sv" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651865871101 "|Tank_Trouble_TL|tank_one:tank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tank_one.sv(280) " "Verilog HDL assignment warning at tank_one.sv(280): truncated value with size 32 to match size of target (2)" {  } { { "files/tank_one.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/tank_one.sv" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651865871101 "|Tank_Trouble_TL|tank_one:tank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 tank_one.sv(289) " "Verilog HDL assignment warning at tank_one.sv(289): truncated value with size 32 to match size of target (7)" {  } { { "files/tank_one.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/tank_one.sv" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651865871101 "|Tank_Trouble_TL|tank_one:tank1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank_two tank_two:tank2 " "Elaborating entity \"tank_two\" for hierarchy \"tank_two:tank2\"" {  } { { "files/Tank_Trouble_TL.sv" "tank2" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865871120 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tank_two.sv(281) " "Verilog HDL assignment warning at tank_two.sv(281): truncated value with size 32 to match size of target (2)" {  } { { "files/tank_two.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/tank_two.sv" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651865871128 "|Tank_Trouble_TL|tank_two:tank2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tank_two.sv(283) " "Verilog HDL assignment warning at tank_two.sv(283): truncated value with size 32 to match size of target (2)" {  } { { "files/tank_two.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/tank_two.sv" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651865871129 "|Tank_Trouble_TL|tank_two:tank2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 tank_two.sv(292) " "Verilog HDL assignment warning at tank_two.sv(292): truncated value with size 32 to match size of target (7)" {  } { { "files/tank_two.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/tank_two.sv" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651865871129 "|Tank_Trouble_TL|tank_two:tank2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clkdiv " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clkdiv\"" {  } { { "files/Tank_Trouble_TL.sv" "clkdiv" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865871150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen_control screen_control:controller " "Elaborating entity \"screen_control\" for hierarchy \"screen_control:controller\"" {  } { { "files/Tank_Trouble_TL.sv" "controller" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865871159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "death death:dies " "Elaborating entity \"death\" for hierarchy \"death:dies\"" {  } { { "files/Tank_Trouble_TL.sv" "dies" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865871181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pos_diff death:dies\|pos_diff:bu1t1x " "Elaborating entity \"pos_diff\" for hierarchy \"death:dies\|pos_diff:bu1t1x\"" {  } { { "files/death.sv" "bu1t1x" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865871208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color\"" {  } { { "files/Tank_Trouble_TL.sv" "color" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865871311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maze maze:maze_draw " "Elaborating entity \"maze\" for hierarchy \"maze:maze_draw\"" {  } { { "files/Tank_Trouble_TL.sv" "maze_draw" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865871340 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 maze.sv(82) " "Verilog HDL assignment warning at maze.sv(82): truncated value with size 32 to match size of target (8)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651865871345 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[0\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[0\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871379 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[0\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[0\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871379 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[0\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[0\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871380 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[0\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[0\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871380 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[0\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[0\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871380 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[0\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[0\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871380 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[0\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[0\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871380 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[0\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[0\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871380 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[1\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[1\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871380 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[1\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[1\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871380 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[1\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[1\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871380 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[1\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[1\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871380 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[1\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[1\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871380 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[1\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[1\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871380 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[1\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[1\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871380 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[1\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[1\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871380 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[2\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[2\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871380 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[2\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[2\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871380 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[2\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[2\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871380 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[2\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[2\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871380 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[2\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[2\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871380 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[2\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[2\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871381 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[2\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[2\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871381 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[2\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[2\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871381 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[3\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[3\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871381 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[3\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[3\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871381 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[3\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[3\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871381 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[3\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[3\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871381 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[3\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[3\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871381 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[3\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[3\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871381 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[3\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[3\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871381 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[3\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[3\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871381 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[4\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[4\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871381 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[4\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[4\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871381 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[4\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[4\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871381 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[4\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[4\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871381 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[4\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[4\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871381 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[4\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[4\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871382 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[4\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[4\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871382 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[4\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[4\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871382 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[5\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[5\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871382 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[5\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[5\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871382 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[5\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[5\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871382 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[5\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[5\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871382 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[5\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[5\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871382 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[5\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[5\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871382 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[5\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[5\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871382 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[5\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[5\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871382 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[6\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[6\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871382 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[6\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[6\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871382 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[6\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[6\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871383 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[6\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[6\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871383 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[6\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[6\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871383 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[6\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[6\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871383 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[6\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[6\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871383 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[6\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[6\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871383 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[7\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[7\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871383 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[7\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[7\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871383 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[7\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[7\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871383 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[7\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[7\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871383 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[7\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[7\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871383 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[7\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[7\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871383 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[7\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[7\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871383 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[7\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[7\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871383 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[8\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[8\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871383 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[8\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[8\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871384 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[8\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[8\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871384 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[8\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[8\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871384 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[8\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[8\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871384 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[8\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[8\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871384 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[8\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[8\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871384 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[8\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[8\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871384 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[9\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[9\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871384 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[9\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[9\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871384 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[9\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[9\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871384 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[9\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[9\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871384 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[9\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[9\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871384 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[9\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[9\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871384 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[9\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[9\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871384 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[9\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[9\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871384 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[10\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[10\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871384 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[10\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[10\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871385 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[10\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[10\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871385 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[10\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[10\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871385 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[10\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[10\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871385 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[10\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[10\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871385 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[10\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[10\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871385 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[10\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[10\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871385 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[11\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[11\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871385 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[11\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[11\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871385 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[11\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[11\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871385 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[11\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[11\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871385 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[11\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[11\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871385 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[11\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[11\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871385 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[11\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[11\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871385 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[11\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[11\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871385 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[12\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[12\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871386 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[12\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[12\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871386 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[12\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[12\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871386 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[12\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[12\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871386 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[12\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[12\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871386 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[12\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[12\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871386 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[12\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[12\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871386 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[12\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[12\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871386 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[13\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[13\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871386 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[13\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[13\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871386 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[13\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[13\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871386 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[13\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[13\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871386 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[13\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[13\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871386 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[13\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[13\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871386 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[13\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[13\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871386 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[13\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[13\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871386 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[14\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[14\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871386 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[14\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[14\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871387 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[14\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[14\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871387 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[14\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[14\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871387 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[14\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[14\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871387 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[14\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[14\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871387 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[14\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[14\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871387 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[14\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[14\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871387 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[15\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[15\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871387 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[15\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[15\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871387 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[15\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[15\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871387 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[15\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[15\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871387 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[15\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[15\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871387 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[15\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[15\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871387 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[15\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[15\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871387 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[15\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[15\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871387 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[16\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[16\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871387 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[16\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[16\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871387 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[16\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[16\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871387 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[16\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[16\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871388 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[16\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[16\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871388 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[16\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[16\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871388 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[16\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[16\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871388 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[16\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[16\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871388 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[17\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[17\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871388 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[17\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[17\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871388 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[17\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[17\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871388 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[17\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[17\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871388 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[17\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[17\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871388 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[17\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[17\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871388 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[17\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[17\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871388 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[17\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[17\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871388 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[18\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[18\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871388 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[18\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[18\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871388 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[18\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[18\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871388 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[18\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[18\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871388 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[18\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[18\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871388 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[18\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[18\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871389 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[18\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[18\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871389 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[18\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[18\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871389 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[19\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[19\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871389 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[19\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[19\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871389 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[19\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[19\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871389 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[19\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[19\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871389 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[19\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[19\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871389 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[19\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[19\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871389 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[19\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[19\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871389 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[19\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[19\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871389 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[20\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[20\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871389 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[20\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[20\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871389 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[20\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[20\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871389 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[20\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[20\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871389 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[20\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[20\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871389 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[20\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[20\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871389 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[20\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[20\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871389 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[20\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[20\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871390 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[21\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[21\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871390 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[21\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[21\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871390 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[21\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[21\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871390 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[21\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[21\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871390 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[21\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[21\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871390 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[21\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[21\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871390 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[21\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[21\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871390 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[21\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[21\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871390 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[22\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[22\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871390 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[22\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[22\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871390 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[22\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[22\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871390 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[22\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[22\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871390 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[22\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[22\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871390 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[22\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[22\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871390 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[22\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[22\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871390 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[22\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[22\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871390 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[23\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[23\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871390 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[23\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[23\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871391 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[23\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[23\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871391 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[23\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[23\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871391 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[23\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[23\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871391 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[23\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[23\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871391 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[23\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[23\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871391 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[23\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[23\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871391 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[24\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[24\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871391 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[24\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[24\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871391 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[24\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[24\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871391 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[24\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[24\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871391 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[24\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[24\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871391 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[24\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[24\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871391 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[24\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[24\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871391 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[24\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[24\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871391 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[25\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[25\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871391 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[25\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[25\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871391 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[25\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[25\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871392 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[25\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[25\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871392 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[25\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[25\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871392 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[25\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[25\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871392 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[25\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[25\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871392 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[25\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[25\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871392 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[26\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[26\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871392 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[26\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[26\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871392 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[26\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[26\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871392 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[26\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[26\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871392 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[26\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[26\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871392 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[26\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[26\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871392 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[26\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[26\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871392 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[26\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[26\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871392 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[27\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[27\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871392 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[27\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[27\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871392 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[27\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[27\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871392 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[27\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[27\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871393 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[27\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[27\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871393 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[27\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[27\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871393 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[27\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[27\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871393 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[27\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[27\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871393 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[28\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[28\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871393 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[28\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[28\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871393 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[28\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[28\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871393 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[28\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[28\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871393 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[28\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[28\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871393 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[28\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[28\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871393 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[28\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[28\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871393 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[28\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[28\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871393 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[29\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[29\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871393 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[29\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[29\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871393 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[29\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[29\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871393 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[29\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[29\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871393 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[29\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[29\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871393 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[29\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[29\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871394 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[29\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[29\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871394 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[29\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[29\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871394 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[30\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[30\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871394 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[30\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[30\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871394 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[30\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[30\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871394 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[30\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[30\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871394 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[30\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[30\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871394 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[30\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[30\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871394 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[30\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[30\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871394 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[30\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[30\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871394 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[31\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[31\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871394 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[31\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[31\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871394 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[31\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[31\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871394 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[31\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[31\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871394 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[31\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[31\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871394 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[31\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[31\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871394 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[31\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[31\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871395 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[31\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[31\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871395 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[32\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[32\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871395 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[32\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[32\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871395 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[32\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[32\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871395 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[32\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[32\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871395 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[32\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[32\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871396 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[32\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[32\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871396 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[32\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[32\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871396 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[32\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[32\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871396 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[33\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[33\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871396 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[33\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[33\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871396 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[33\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[33\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871396 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[33\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[33\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871396 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[33\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[33\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871396 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[33\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[33\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871396 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[33\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[33\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871396 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[33\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[33\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871396 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[34\]\[0\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[34\]\[0\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871396 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[34\]\[1\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[34\]\[1\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871396 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[34\]\[2\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[34\]\[2\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871396 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[34\]\[3\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[34\]\[3\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871396 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[34\]\[4\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[34\]\[4\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871396 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[34\]\[5\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[34\]\[5\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871397 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[34\]\[6\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[34\]\[6\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871397 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WALLS_VRAM\[34\]\[7\] maze.sv(20) " "Inferred latch for \"WALLS_VRAM\[34\]\[7\]\" at maze.sv(20)" {  } { { "files/maze.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865871397 "|Tank_Trouble_TL|maze:maze_draw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet_col maze:maze_draw\|bullet_col:bcol_arr\[0\] " "Elaborating entity \"bullet_col\" for hierarchy \"maze:maze_draw\|bullet_col:bcol_arr\[0\]\"" {  } { { "files/maze.sv" "bcol_arr\[0\]" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865872105 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bullet_col.sv(9) " "Verilog HDL assignment warning at bullet_col.sv(9): truncated value with size 32 to match size of target (8)" {  } { { "files/bullet_col.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/bullet_col.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651865872106 "|Tank_Trouble_TL|maze:maze_draw|bullet_col:bcol_arr[0]"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank_col maze:maze_draw\|tank_col:tank1col " "Elaborating entity \"tank_col\" for hierarchy \"maze:maze_draw\|tank_col:tank1col\"" {  } { { "files/maze.sv" "tank1col" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/maze.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865872136 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 tank_col.sv(59) " "Verilog HDL assignment warning at tank_col.sv(59): truncated value with size 32 to match size of target (7)" {  } { { "files/tank_col.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/tank_col.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651865872139 "|Tank_Trouble_TL|maze:maze_draw|tank_col:tank1col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_for_col maze:maze_draw\|tank_col:tank1col\|check_for_col:cols\[0\] " "Elaborating entity \"check_for_col\" for hierarchy \"maze:maze_draw\|tank_col:tank1col\|check_for_col:cols\[0\]\"" {  } { { "files/tank_col.sv" "cols\[0\]" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/tank_col.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865872184 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 check_for_col.sv(9) " "Verilog HDL assignment warning at check_for_col.sv(9): truncated value with size 32 to match size of target (8)" {  } { { "files/check_for_col.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/check_for_col.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651865872184 "|Tank_Trouble_TL|maze:maze_draw|tank_col:tank1col|check_for_col:cols[0]"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder priority_encoder:p " "Elaborating entity \"priority_encoder\" for hierarchy \"priority_encoder:p\"" {  } { { "files/Tank_Trouble_TL.sv" "p" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865872258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "redwin priority_encoder:p\|redwin:r " "Elaborating entity \"redwin\" for hierarchy \"priority_encoder:p\|redwin:r\"" {  } { { "files/priority_encoder.sv" "r" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/priority_encoder.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865872278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram priority_encoder:p\|redwin:r\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"priority_encoder:p\|redwin:r\|altsyncram:altsyncram_component\"" {  } { { "files/redwin.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/redwin.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865872296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "priority_encoder:p\|redwin:r\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"priority_encoder:p\|redwin:r\|altsyncram:altsyncram_component\"" {  } { { "files/redwin.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/redwin.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865872311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "priority_encoder:p\|redwin:r\|altsyncram:altsyncram_component " "Instantiated megafunction \"priority_encoder:p\|redwin:r\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865872311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865872311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865872311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./files/redwin.mif " "Parameter \"init_file\" = \"./files/redwin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865872311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865872311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865872311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865872311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865872311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865872311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865872311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865872311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865872311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865872311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865872311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865872311 ""}  } { { "files/redwin.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/redwin.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651865872311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a0c1 " "Found entity 1: altsyncram_a0c1" {  } { { "db/altsyncram_a0c1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/altsyncram_a0c1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865872391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865872391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a0c1 priority_encoder:p\|redwin:r\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated " "Elaborating entity \"altsyncram_a0c1\" for hierarchy \"priority_encoder:p\|redwin:r\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865872398 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "redwin.mif " "Width of data items in \"redwin.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/redwin.mif" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/redwin.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1651865872409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0l9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0l9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0l9 " "Found entity 1: decode_0l9" {  } { { "db/decode_0l9.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/decode_0l9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865873840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865873840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_0l9 priority_encoder:p\|redwin:r\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated\|decode_0l9:rden_decode " "Elaborating entity \"decode_0l9\" for hierarchy \"priority_encoder:p\|redwin:r\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated\|decode_0l9:rden_decode\"" {  } { { "db/altsyncram_a0c1.tdf" "rden_decode" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/altsyncram_a0c1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865873846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_g3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_g3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_g3b " "Found entity 1: mux_g3b" {  } { { "db/mux_g3b.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/mux_g3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865873912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865873912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_g3b priority_encoder:p\|redwin:r\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated\|mux_g3b:mux2 " "Elaborating entity \"mux_g3b\" for hierarchy \"priority_encoder:p\|redwin:r\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated\|mux_g3b:mux2\"" {  } { { "db/altsyncram_a0c1.tdf" "mux2" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/altsyncram_a0c1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865873917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "greenwin priority_encoder:p\|greenwin:g " "Elaborating entity \"greenwin\" for hierarchy \"priority_encoder:p\|greenwin:g\"" {  } { { "files/priority_encoder.sv" "g" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/priority_encoder.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865874076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram priority_encoder:p\|greenwin:g\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"priority_encoder:p\|greenwin:g\|altsyncram:altsyncram_component\"" {  } { { "files/greenwin.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/greenwin.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865874099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "priority_encoder:p\|greenwin:g\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"priority_encoder:p\|greenwin:g\|altsyncram:altsyncram_component\"" {  } { { "files/greenwin.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/greenwin.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865874112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "priority_encoder:p\|greenwin:g\|altsyncram:altsyncram_component " "Instantiated megafunction \"priority_encoder:p\|greenwin:g\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865874113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865874113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865874113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./files/greenwin.mif " "Parameter \"init_file\" = \"./files/greenwin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865874113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865874113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865874113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865874113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865874113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865874113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865874113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865874113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865874113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865874113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865874113 ""}  } { { "files/greenwin.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/greenwin.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651865874113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ba1 " "Found entity 1: altsyncram_4ba1" {  } { { "db/altsyncram_4ba1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/altsyncram_4ba1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865874185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865874185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ba1 priority_encoder:p\|greenwin:g\|altsyncram:altsyncram_component\|altsyncram_4ba1:auto_generated " "Elaborating entity \"altsyncram_4ba1\" for hierarchy \"priority_encoder:p\|greenwin:g\|altsyncram:altsyncram_component\|altsyncram_4ba1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865874191 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "greenwin.mif " "Width of data items in \"greenwin.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/greenwin.mif" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/greenwin.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1651865874198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start priority_encoder:p\|start:s " "Elaborating entity \"start\" for hierarchy \"priority_encoder:p\|start:s\"" {  } { { "files/priority_encoder.sv" "s" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/priority_encoder.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865875739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram priority_encoder:p\|start:s\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"priority_encoder:p\|start:s\|altsyncram:altsyncram_component\"" {  } { { "files/start.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/start.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865875767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "priority_encoder:p\|start:s\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"priority_encoder:p\|start:s\|altsyncram:altsyncram_component\"" {  } { { "files/start.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/start.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865875783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "priority_encoder:p\|start:s\|altsyncram:altsyncram_component " "Instantiated megafunction \"priority_encoder:p\|start:s\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865875783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865875783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865875783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./files/start.mif " "Parameter \"init_file\" = \"./files/start.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865875783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865875783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865875783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865875783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865875783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865875783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865875783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865875783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865875783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865875783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865875783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865875783 ""}  } { { "files/start.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/start.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651865875783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gtb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gtb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gtb1 " "Found entity 1: altsyncram_gtb1" {  } { { "db/altsyncram_gtb1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/altsyncram_gtb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865875856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865875856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gtb1 priority_encoder:p\|start:s\|altsyncram:altsyncram_component\|altsyncram_gtb1:auto_generated " "Elaborating entity \"altsyncram_gtb1\" for hierarchy \"priority_encoder:p\|start:s\|altsyncram:altsyncram_component\|altsyncram_gtb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865875863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_h3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_h3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_h3b " "Found entity 1: mux_h3b" {  } { { "db/mux_h3b.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/mux_h3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865877479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865877479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_h3b priority_encoder:p\|start:s\|altsyncram:altsyncram_component\|altsyncram_gtb1:auto_generated\|mux_h3b:mux2 " "Elaborating entity \"mux_h3b\" for hierarchy \"priority_encoder:p\|start:s\|altsyncram:altsyncram_component\|altsyncram_gtb1:auto_generated\|mux_h3b:mux2\"" {  } { { "db/altsyncram_gtb1.tdf" "mux2" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/altsyncram_gtb1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865877485 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651865881469 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.06.14:38:06 Progress: Loading sldf839c70f/alt_sld_fab_wrapper_hw.tcl " "2022.05.06.14:38:06 Progress: Loading sldf839c70f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865886614 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865889696 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865889899 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865892602 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865892705 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865892817 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865892960 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865892966 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865892967 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651865893698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf839c70f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf839c70f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf839c70f/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/ip/sldf839c70f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865893947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865893947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf839c70f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf839c70f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf839c70f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/ip/sldf839c70f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865894053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865894053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf839c70f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf839c70f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf839c70f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/ip/sldf839c70f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865894077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865894077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf839c70f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf839c70f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf839c70f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/ip/sldf839c70f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865894183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865894183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf839c70f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf839c70f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf839c70f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/ip/sldf839c70f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865894298 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf839c70f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/ip/sldf839c70f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865894298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865894298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf839c70f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf839c70f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf839c70f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/ip/sldf839c70f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865894386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865894386 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"Tank_Trouble_soc:u0\|Tank_Trouble_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1651865903885 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1651865903885 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "84 " "Inferred 84 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "transform_matrix:t2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"transform_matrix:t2\|Mult1\"" {  } { { "files/transform_matrix.sv" "Mult1" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "transform_matrix:t2\|Add6 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"transform_matrix:t2\|Add6\"" {  } { { "files/transform_matrix.sv" "Add6" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 55 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "transform_matrix:t2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"transform_matrix:t2\|Mult3\"" {  } { { "files/transform_matrix.sv" "Mult3" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "transform_matrix:t2\|Add10 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"transform_matrix:t2\|Add10\"" {  } { { "files/transform_matrix.sv" "Add10" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "transform_matrix:t1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"transform_matrix:t1\|Mult1\"" {  } { { "files/transform_matrix.sv" "Mult1" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "transform_matrix:t1\|Add6 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"transform_matrix:t1\|Add6\"" {  } { { "files/transform_matrix.sv" "Add6" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 55 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "transform_matrix:t1\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"transform_matrix:t1\|Mult3\"" {  } { { "files/transform_matrix.sv" "Mult3" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "transform_matrix:t1\|Add10 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"transform_matrix:t1\|Add10\"" {  } { { "files/transform_matrix.sv" "Add10" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color\|Mult10\"" {  } { { "files/Color_Mapper.sv" "Mult10" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Color_Mapper.sv" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color\|Mult11\"" {  } { { "files/Color_Mapper.sv" "Mult11" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Color_Mapper.sv" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color\|Mult8\"" {  } { { "files/Color_Mapper.sv" "Mult8" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Color_Mapper.sv" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color\|Mult9\"" {  } { { "files/Color_Mapper.sv" "Mult9" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Color_Mapper.sv" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color\|Mult6\"" {  } { { "files/Color_Mapper.sv" "Mult6" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Color_Mapper.sv" 92 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color\|Mult7\"" {  } { { "files/Color_Mapper.sv" "Mult7" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Color_Mapper.sv" 92 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color\|Mult4\"" {  } { { "files/Color_Mapper.sv" "Mult4" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Color_Mapper.sv" 90 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color\|Mult5\"" {  } { { "files/Color_Mapper.sv" "Mult5" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Color_Mapper.sv" 90 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color\|Mult2\"" {  } { { "files/Color_Mapper.sv" "Mult2" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Color_Mapper.sv" 88 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color\|Mult3\"" {  } { { "files/Color_Mapper.sv" "Mult3" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Color_Mapper.sv" 88 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color\|Mult0\"" {  } { { "files/Color_Mapper.sv" "Mult0" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Color_Mapper.sv" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color\|Mult1\"" {  } { { "files/Color_Mapper.sv" "Mult1" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Color_Mapper.sv" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "transform_matrix:t2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"transform_matrix:t2\|Mult0\"" {  } { { "files/transform_matrix.sv" "Mult0" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|Mult1\"" {  } { { "files/transform_matrix.sv" "Mult1" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|Add6 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|Add6\"" {  } { { "files/transform_matrix.sv" "Add6" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 55 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|Mult3\"" {  } { { "files/transform_matrix.sv" "Mult3" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|Add10 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|Add10\"" {  } { { "files/transform_matrix.sv" "Add10" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[1\]\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[1\]\|Mult1\"" {  } { { "files/transform_matrix.sv" "Mult1" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[1\]\|Add6 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[1\]\|Add6\"" {  } { { "files/transform_matrix.sv" "Add6" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 55 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[1\]\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[1\]\|Mult3\"" {  } { { "files/transform_matrix.sv" "Mult3" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[1\]\|Add10 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[1\]\|Add10\"" {  } { { "files/transform_matrix.sv" "Add10" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "transform_matrix:t2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"transform_matrix:t2\|Mult2\"" {  } { { "files/transform_matrix.sv" "Mult2" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "transform_matrix:t1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"transform_matrix:t1\|Mult0\"" {  } { { "files/transform_matrix.sv" "Mult0" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[0\]\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[0\]\|Mult1\"" {  } { { "files/transform_matrix.sv" "Mult1" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[0\]\|Add6 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[0\]\|Add6\"" {  } { { "files/transform_matrix.sv" "Add6" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 55 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[0\]\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[0\]\|Mult3\"" {  } { { "files/transform_matrix.sv" "Mult3" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[0\]\|Add10 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[0\]\|Add10\"" {  } { { "files/transform_matrix.sv" "Add10" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[1\]\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[1\]\|Mult1\"" {  } { { "files/transform_matrix.sv" "Mult1" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[1\]\|Add6 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[1\]\|Add6\"" {  } { { "files/transform_matrix.sv" "Add6" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 55 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[1\]\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[1\]\|Mult3\"" {  } { { "files/transform_matrix.sv" "Mult3" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[1\]\|Add10 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[1\]\|Add10\"" {  } { { "files/transform_matrix.sv" "Add10" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "transform_matrix:t1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"transform_matrix:t1\|Mult2\"" {  } { { "files/transform_matrix.sv" "Mult2" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "death:dies\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"death:dies\|Mult10\"" {  } { { "files/death.sv" "Mult10" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "death:dies\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"death:dies\|Mult11\"" {  } { { "files/death.sv" "Mult11" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "death:dies\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"death:dies\|Mult8\"" {  } { { "files/death.sv" "Mult8" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "death:dies\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"death:dies\|Mult9\"" {  } { { "files/death.sv" "Mult9" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "death:dies\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"death:dies\|Mult6\"" {  } { { "files/death.sv" "Mult6" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "death:dies\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"death:dies\|Mult7\"" {  } { { "files/death.sv" "Mult7" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "death:dies\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"death:dies\|Mult4\"" {  } { { "files/death.sv" "Mult4" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "death:dies\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"death:dies\|Mult5\"" {  } { { "files/death.sv" "Mult5" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "death:dies\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"death:dies\|Mult2\"" {  } { { "files/death.sv" "Mult2" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "death:dies\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"death:dies\|Mult3\"" {  } { { "files/death.sv" "Mult3" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "death:dies\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"death:dies\|Mult0\"" {  } { { "files/death.sv" "Mult0" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 38 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "death:dies\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"death:dies\|Mult1\"" {  } { { "files/death.sv" "Mult1" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 38 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "death:dies\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"death:dies\|Mult22\"" {  } { { "files/death.sv" "Mult22" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 63 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "death:dies\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"death:dies\|Mult23\"" {  } { { "files/death.sv" "Mult23" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 63 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "death:dies\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"death:dies\|Mult20\"" {  } { { "files/death.sv" "Mult20" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "death:dies\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"death:dies\|Mult21\"" {  } { { "files/death.sv" "Mult21" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "death:dies\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"death:dies\|Mult18\"" {  } { { "files/death.sv" "Mult18" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "death:dies\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"death:dies\|Mult19\"" {  } { { "files/death.sv" "Mult19" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "death:dies\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"death:dies\|Mult16\"" {  } { { "files/death.sv" "Mult16" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 57 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "death:dies\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"death:dies\|Mult17\"" {  } { { "files/death.sv" "Mult17" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 57 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "death:dies\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"death:dies\|Mult14\"" {  } { { "files/death.sv" "Mult14" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "death:dies\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"death:dies\|Mult15\"" {  } { { "files/death.sv" "Mult15" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "death:dies\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"death:dies\|Mult12\"" {  } { { "files/death.sv" "Mult12" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "death:dies\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"death:dies\|Mult13\"" {  } { { "files/death.sv" "Mult13" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|Mult0\"" {  } { { "files/transform_matrix.sv" "Mult0" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|Mult2\"" {  } { { "files/transform_matrix.sv" "Mult2" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[3\]\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[3\]\|Mult0\"" {  } { { "files/transform_matrix.sv" "Mult0" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[3\]\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[3\]\|Mult2\"" {  } { { "files/transform_matrix.sv" "Mult2" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[0\]\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[0\]\|Mult0\"" {  } { { "files/transform_matrix.sv" "Mult0" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[0\]\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[0\]\|Mult2\"" {  } { { "files/transform_matrix.sv" "Mult2" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[3\]\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[3\]\|Mult0\"" {  } { { "files/transform_matrix.sv" "Mult0" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[3\]\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[3\]\|Mult2\"" {  } { { "files/transform_matrix.sv" "Mult2" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[3\]\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[3\]\|Mult1\"" {  } { { "files/transform_matrix.sv" "Mult1" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[3\]\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[3\]\|Mult3\"" {  } { { "files/transform_matrix.sv" "Mult3" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[4\]\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[4\]\|Mult1\"" {  } { { "files/transform_matrix.sv" "Mult1" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[4\]\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[4\]\|Mult3\"" {  } { { "files/transform_matrix.sv" "Mult3" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[3\]\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[3\]\|Mult1\"" {  } { { "files/transform_matrix.sv" "Mult1" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[3\]\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[3\]\|Mult3\"" {  } { { "files/transform_matrix.sv" "Mult3" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[4\]\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[4\]\|Mult1\"" {  } { { "files/transform_matrix.sv" "Mult1" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[4\]\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[4\]\|Mult3\"" {  } { { "files/transform_matrix.sv" "Mult3" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[2\]\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[2\]\|Mult0\"" {  } { { "files/transform_matrix.sv" "Mult0" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[2\]\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[2\]\|Mult2\"" {  } { { "files/transform_matrix.sv" "Mult2" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[2\]\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[2\]\|Mult0\"" {  } { { "files/transform_matrix.sv" "Mult0" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[2\]\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"maze:maze_draw\|tank_col:tank1col\|transform_matrix:points\[2\]\|Mult2\"" {  } { { "files/transform_matrix.sv" "Mult2" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865913749 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651865913749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "transform_matrix:t2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"transform_matrix:t2\|lpm_mult:Mult1\"" {  } { { "files/transform_matrix.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865913869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "transform_matrix:t2\|lpm_mult:Mult1 " "Instantiated megafunction \"transform_matrix:t2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865913869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865913869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865913869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865913869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865913869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865913869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865913869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865913869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865913869 ""}  } { { "files/transform_matrix.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651865913869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fns " "Found entity 1: mult_fns" {  } { { "db/mult_fns.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/mult_fns.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865913956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865913956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "transform_matrix:t2\|lpm_add_sub:Add6 " "Elaborated megafunction instantiation \"transform_matrix:t2\|lpm_add_sub:Add6\"" {  } { { "files/transform_matrix.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865914089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "transform_matrix:t2\|lpm_add_sub:Add6 " "Instantiated megafunction \"transform_matrix:t2\|lpm_add_sub:Add6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865914089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865914089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865914089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865914089 ""}  } { { "files/transform_matrix.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651865914089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fai " "Found entity 1: add_sub_fai" {  } { { "db/add_sub_fai.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/add_sub_fai.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865914178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865914178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "transform_matrix:t2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"transform_matrix:t2\|lpm_mult:Mult3\"" {  } { { "files/transform_matrix.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865914247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "transform_matrix:t2\|lpm_mult:Mult3 " "Instantiated megafunction \"transform_matrix:t2\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865914247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865914247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865914247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865914247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865914247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865914247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865914247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865914247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865914247 ""}  } { { "files/transform_matrix.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651865914247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_hns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_hns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_hns " "Found entity 1: mult_hns" {  } { { "db/mult_hns.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/mult_hns.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865914364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865914364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"color_mapper:color\|lpm_mult:Mult10\"" {  } { { "files/Color_Mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Color_Mapper.sv" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865914596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color\|lpm_mult:Mult10 " "Instantiated megafunction \"color_mapper:color\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865914596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865914596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865914596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865914596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865914596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865914596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865914596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865914596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865914596 ""}  } { { "files/Color_Mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Color_Mapper.sv" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651865914596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgs " "Found entity 1: mult_fgs" {  } { { "db/mult_fgs.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/mult_fgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865914673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865914673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|lpm_mult:Mult1\"" {  } { { "files/transform_matrix.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865915032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|lpm_mult:Mult1 " "Instantiated megafunction \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915032 ""}  } { { "files/transform_matrix.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651865915032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|lpm_add_sub:Add6 " "Elaborated megafunction instantiation \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|lpm_add_sub:Add6\"" {  } { { "files/transform_matrix.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865915075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|lpm_add_sub:Add6 " "Instantiated megafunction \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|lpm_add_sub:Add6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915075 ""}  } { { "files/transform_matrix.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651865915075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|lpm_mult:Mult3\"" {  } { { "files/transform_matrix.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865915115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|lpm_mult:Mult3 " "Instantiated megafunction \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915115 ""}  } { { "files/transform_matrix.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651865915115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "death:dies\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"death:dies\|lpm_mult:Mult10\"" {  } { { "files/death.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865915609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "death:dies\|lpm_mult:Mult10 " "Instantiated megafunction \"death:dies\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865915609 ""}  } { { "files/death.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/death.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651865915609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ens.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ens.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ens " "Found entity 1: mult_ens" {  } { { "db/mult_ens.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/db/mult_ens.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651865915672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865915672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|lpm_mult:Mult0\"" {  } { { "files/transform_matrix.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865916414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|lpm_mult:Mult0 " "Instantiated megafunction \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916414 ""}  } { { "files/transform_matrix.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651865916414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|lpm_mult:Mult2\"" {  } { { "files/transform_matrix.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865916456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|lpm_mult:Mult2 " "Instantiated megafunction \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[0\]\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916456 ""}  } { { "files/transform_matrix.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651865916456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[3\]\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[3\]\|lpm_mult:Mult0\"" {  } { { "files/transform_matrix.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865916493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[3\]\|lpm_mult:Mult0 " "Instantiated megafunction \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[3\]\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916493 ""}  } { { "files/transform_matrix.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651865916493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[3\]\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[3\]\|lpm_mult:Mult2\"" {  } { { "files/transform_matrix.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865916528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[3\]\|lpm_mult:Mult2 " "Instantiated megafunction \"maze:maze_draw\|tank_col:tank2col\|transform_matrix:points\[3\]\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651865916529 ""}  } { { "files/transform_matrix.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/transform_matrix.sv" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651865916529 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "30 " "30 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651865918582 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1242 " "Ignored 1242 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1242 " "Ignored 1242 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1651865918784 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1651865918784 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651865918854 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651865918854 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651865918854 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651865918854 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651865918854 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1651865918854 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651865918855 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651865918855 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651865918855 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651865918855 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651865918855 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651865918855 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651865918855 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651865918855 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1651865918855 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 53 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1651865918855 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1651865918855 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram.v" 356 -1 0 } } { "files/Tank_Trouble_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" 352 -1 0 } } { "files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram.v" 306 -1 0 } } { "files/tank_two.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/tank_two.sv" 264 -1 0 } } { "files/bullet.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/bullet.sv" 36 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_spi_0.v" 243 -1 0 } } { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_spi_0.v" 132 -1 0 } } { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_jtag_uart_0.v" 398 -1 0 } } { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_spi_0.v" 253 -1 0 } } { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/Tank_Trouble_soc_timer_0.v" 181 -1 0 } } { "files/Tank_Trouble_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651865918992 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651865918992 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865926247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865926247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865926247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865926247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865926247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865926247 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651865926247 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651865926248 "|Tank_Trouble_TL|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651865926248 "|Tank_Trouble_TL|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651865926248 "|Tank_Trouble_TL|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651865926248 "|Tank_Trouble_TL|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651865926248 "|Tank_Trouble_TL|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651865926248 "|Tank_Trouble_TL|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651865926248 "|Tank_Trouble_TL|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651865926248 "|Tank_Trouble_TL|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651865926248 "|Tank_Trouble_TL|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651865926248 "|Tank_Trouble_TL|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651865926248 "|Tank_Trouble_TL|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651865926248 "|Tank_Trouble_TL|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651865926248 "|Tank_Trouble_TL|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651865926248 "|Tank_Trouble_TL|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651865926248 "|Tank_Trouble_TL|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651865926248 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865926978 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "335 " "335 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651865954170 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651865954551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651865954551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651865954551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651865954551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651865954551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651865954551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651865954551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651865954551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651865954551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651865954551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651865954551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651865954551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651865954551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651865954551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651865954551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651865954551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651865954551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651865954551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651865954551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651865954551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651865954551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651865954551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651865954551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651865954551 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1651865954551 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/output_files/Tank_Trouble.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/output_files/Tank_Trouble.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865955844 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651865959361 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651865959361 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865960368 "|Tank_Trouble_TL|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865960368 "|Tank_Trouble_TL|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865960368 "|Tank_Trouble_TL|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865960368 "|Tank_Trouble_TL|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865960368 "|Tank_Trouble_TL|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865960368 "|Tank_Trouble_TL|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865960368 "|Tank_Trouble_TL|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865960368 "|Tank_Trouble_TL|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865960368 "|Tank_Trouble_TL|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "files/Tank_Trouble_TL.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/385repo/Tank_Trouble/files/Tank_Trouble_TL.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651865960368 "|Tank_Trouble_TL|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651865960368 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16553 " "Implemented 16553 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651865960369 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651865960369 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651865960369 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15926 " "Implemented 15926 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651865960369 ""} { "Info" "ICUT_CUT_TM_RAMS" "264 " "Implemented 264 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651865960369 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1651865960369 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "216 " "Implemented 216 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1651865960369 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651865960369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5344 " "Peak virtual memory: 5344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651865960539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 14:39:20 2022 " "Processing ended: Fri May 06 14:39:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651865960539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:52 " "Elapsed time: 00:01:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651865960539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:26 " "Total CPU time (on all processors): 00:02:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651865960539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651865960539 ""}
