
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -14.55

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.16

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.16

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u1.d[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][23]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u1.d[7]$_DFF_P_/CK (DFF_X1)
     1    2.34    0.01    0.06    0.06 ^ u0.u1.d[7]$_DFF_P_/QN (DFF_X1)
                                         _00431_ (net)
                  0.01    0.00    0.06 ^ _15940_/A (XOR2_X1)
     2    4.01    0.01    0.02    0.08 v _15940_/Z (XOR2_X1)
                                         _06769_ (net)
                  0.01    0.00    0.08 v _16030_/B1 (AOI21_X1)
     1    1.18    0.01    0.02    0.11 ^ _16030_/ZN (AOI21_X1)
                                         _00336_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][23]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][23]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u2.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   34.25    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.01    0.01    0.17 ^ _15332_/A (BUF_X32)
     8   54.99    0.01    0.02    0.19 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.19 ^ _15333_/A (INV_X8)
     7   29.01    0.01    0.01    0.20 v _15333_/ZN (INV_X8)
                                         _06217_ (net)
                  0.01    0.00    0.20 v _15336_/A (BUF_X8)
    10   22.99    0.01    0.03    0.23 v _15336_/Z (BUF_X8)
                                         _06220_ (net)
                  0.01    0.00    0.23 v _15450_/A1 (AND2_X1)
     1    0.96    0.01    0.03    0.26 v _15450_/ZN (AND2_X1)
                                         _06328_ (net)
                  0.01    0.00    0.26 v _15456_/A (MUX2_X1)
     4   19.97    0.03    0.09    0.34 v _15456_/Z (MUX2_X1)
                                         _06334_ (net)
                  0.03    0.01    0.35 v _15457_/A1 (NOR2_X4)
     8   31.05    0.04    0.06    0.41 ^ _15457_/ZN (NOR2_X4)
                                         _06335_ (net)
                  0.04    0.00    0.41 ^ _17170_/A (BUF_X8)
     6   28.88    0.01    0.03    0.44 ^ _17170_/Z (BUF_X8)
                                         _07902_ (net)
                  0.01    0.00    0.45 ^ _17171_/A (BUF_X16)
     7   22.56    0.01    0.02    0.47 ^ _17171_/Z (BUF_X16)
                                         _14727_ (net)
                  0.01    0.00    0.47 ^ _29578_/B (HA_X1)
     1    3.50    0.03    0.05    0.52 ^ _29578_/S (HA_X1)
                                         _14729_ (net)
                  0.03    0.00    0.52 ^ _17174_/A (BUF_X4)
     4   18.21    0.01    0.03    0.55 ^ _17174_/Z (BUF_X4)
                                         _07905_ (net)
                  0.01    0.00    0.55 ^ _17175_/A (INV_X4)
     4   14.67    0.01    0.01    0.57 v _17175_/ZN (INV_X4)
                                         _07906_ (net)
                  0.01    0.00    0.57 v _17247_/A1 (NOR3_X4)
     7   16.34    0.04    0.05    0.62 ^ _17247_/ZN (NOR3_X4)
                                         _07978_ (net)
                  0.04    0.00    0.62 ^ _17420_/A1 (NOR2_X1)
     1    1.03    0.01    0.01    0.63 v _17420_/ZN (NOR2_X1)
                                         _08149_ (net)
                  0.01    0.00    0.63 v _17421_/B (MUX2_X1)
     1    1.00    0.01    0.06    0.68 v _17421_/Z (MUX2_X1)
                                         _08150_ (net)
                  0.01    0.00    0.68 v _17424_/A (MUX2_X1)
     1    1.00    0.01    0.06    0.74 v _17424_/Z (MUX2_X1)
                                         _08153_ (net)
                  0.01    0.00    0.74 v _17432_/A (MUX2_X1)
     1    1.86    0.01    0.06    0.80 v _17432_/Z (MUX2_X1)
                                         _08161_ (net)
                  0.01    0.00    0.80 v _17450_/A (MUX2_X1)
     1    1.82    0.01    0.06    0.86 v _17450_/Z (MUX2_X1)
                                         _08179_ (net)
                  0.01    0.00    0.86 v _17451_/B (MUX2_X1)
     1    8.38    0.02    0.07    0.93 v _17451_/Z (MUX2_X1)
                                         _00018_ (net)
                  0.02    0.00    0.93 v u0.u2.d[2]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u2.d[2]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u2.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   34.25    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.01    0.01    0.17 ^ _15332_/A (BUF_X32)
     8   54.99    0.01    0.02    0.19 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.19 ^ _15333_/A (INV_X8)
     7   29.01    0.01    0.01    0.20 v _15333_/ZN (INV_X8)
                                         _06217_ (net)
                  0.01    0.00    0.20 v _15336_/A (BUF_X8)
    10   22.99    0.01    0.03    0.23 v _15336_/Z (BUF_X8)
                                         _06220_ (net)
                  0.01    0.00    0.23 v _15450_/A1 (AND2_X1)
     1    0.96    0.01    0.03    0.26 v _15450_/ZN (AND2_X1)
                                         _06328_ (net)
                  0.01    0.00    0.26 v _15456_/A (MUX2_X1)
     4   19.97    0.03    0.09    0.34 v _15456_/Z (MUX2_X1)
                                         _06334_ (net)
                  0.03    0.01    0.35 v _15457_/A1 (NOR2_X4)
     8   31.05    0.04    0.06    0.41 ^ _15457_/ZN (NOR2_X4)
                                         _06335_ (net)
                  0.04    0.00    0.41 ^ _17170_/A (BUF_X8)
     6   28.88    0.01    0.03    0.44 ^ _17170_/Z (BUF_X8)
                                         _07902_ (net)
                  0.01    0.00    0.45 ^ _17171_/A (BUF_X16)
     7   22.56    0.01    0.02    0.47 ^ _17171_/Z (BUF_X16)
                                         _14727_ (net)
                  0.01    0.00    0.47 ^ _29578_/B (HA_X1)
     1    3.50    0.03    0.05    0.52 ^ _29578_/S (HA_X1)
                                         _14729_ (net)
                  0.03    0.00    0.52 ^ _17174_/A (BUF_X4)
     4   18.21    0.01    0.03    0.55 ^ _17174_/Z (BUF_X4)
                                         _07905_ (net)
                  0.01    0.00    0.55 ^ _17175_/A (INV_X4)
     4   14.67    0.01    0.01    0.57 v _17175_/ZN (INV_X4)
                                         _07906_ (net)
                  0.01    0.00    0.57 v _17247_/A1 (NOR3_X4)
     7   16.34    0.04    0.05    0.62 ^ _17247_/ZN (NOR3_X4)
                                         _07978_ (net)
                  0.04    0.00    0.62 ^ _17420_/A1 (NOR2_X1)
     1    1.03    0.01    0.01    0.63 v _17420_/ZN (NOR2_X1)
                                         _08149_ (net)
                  0.01    0.00    0.63 v _17421_/B (MUX2_X1)
     1    1.00    0.01    0.06    0.68 v _17421_/Z (MUX2_X1)
                                         _08150_ (net)
                  0.01    0.00    0.68 v _17424_/A (MUX2_X1)
     1    1.00    0.01    0.06    0.74 v _17424_/Z (MUX2_X1)
                                         _08153_ (net)
                  0.01    0.00    0.74 v _17432_/A (MUX2_X1)
     1    1.86    0.01    0.06    0.80 v _17432_/Z (MUX2_X1)
                                         _08161_ (net)
                  0.01    0.00    0.80 v _17450_/A (MUX2_X1)
     1    1.82    0.01    0.06    0.86 v _17450_/Z (MUX2_X1)
                                         _08179_ (net)
                  0.01    0.00    0.86 v _17451_/B (MUX2_X1)
     1    8.38    0.02    0.07    0.93 v _17451_/Z (MUX2_X1)
                                         _00018_ (net)
                  0.02    0.00    0.93 v u0.u2.d[2]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u2.d[2]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.18e-03   4.44e-05   1.05e-02   3.0%
Combinational          1.67e-01   1.73e-01   5.07e-04   3.40e-01  97.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.74e-01   5.51e-04   3.51e-01 100.0%
                          50.1%      49.7%       0.2%
