Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Dec 11 22:41:22 2023
| Host         : xyh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_lcd_touch_FSM_timing_summary_routed.rpt -pb top_lcd_touch_FSM_timing_summary_routed.pb -rpx top_lcd_touch_FSM_timing_summary_routed.rpx -warn_on_violation
| Design       : top_lcd_touch_FSM
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       798         
HPDR-1     Warning           Port pin direction inconsistency  25          
TIMING-18  Warning           Missing input or output delay     2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (798)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4602)
5. checking no_input_delay (2)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (798)
--------------------------
 There are 38 register/latch pins with no clock driven by root clock pin: u_FSM_top/u_FSM_clk_div/FSM_clk_reg/Q (HIGH)

 There are 533 register/latch pins with no clock driven by root clock pin: u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/Q (HIGH)

 There are 227 register/latch pins with no clock driven by root clock pin: u_touch_top/u_i2c_dri/dri_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4602)
---------------------------------------------------
 There are 4602 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.040        0.000                      0                   30        0.209        0.000                      0                   30        9.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            17.040        0.000                      0                   30        0.209        0.000                      0                   30        9.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       17.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.040ns  (required time - arrival time)
  Source:                 u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 1.781ns (59.911%)  route 1.192ns (40.089%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    4.795ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.408     4.795    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y44         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDCE (Prop_fdce_C_Q)         0.398     5.193 r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/Q
                         net (fo=1, routed)           0.540     5.733    u_FSM_top/u_FSM_clk_div/FSM_cnt[1]
    SLICE_X47Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.672     6.405 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.405    u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.503 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.503    u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__0_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.601 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.601    u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__1_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.866 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__2/O[1]
                         net (fo=1, routed)           0.652     7.518    u_FSM_top/u_FSM_clk_div/FSM_cnt0[14]
    SLICE_X46Y47         LUT2 (Prop_lut2_I0_O)        0.250     7.768 r  u_FSM_top/u_FSM_clk_div/FSM_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     7.768    u_FSM_top/u_FSM_clk_div/p_0_in[14]
    SLICE_X46Y47         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252    24.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y47         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[14]/C
                         clock pessimism              0.374    24.767    
                         clock uncertainty           -0.035    24.732    
    SLICE_X46Y47         FDCE (Setup_fdce_C_D)        0.076    24.808    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         24.808    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                 17.040    

Slack (MET) :             17.061ns  (required time - arrival time)
  Source:                 u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.853ns (29.681%)  route 2.021ns (70.319%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    4.795ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.408     4.795    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.433     5.228 r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]/Q
                         net (fo=3, routed)           0.730     5.959    u_FSM_top/u_FSM_clk_div/FSM_cnt[6]
    SLICE_X46Y45         LUT5 (Prop_lut5_I0_O)        0.105     6.064 r  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_4/O
                         net (fo=1, routed)           0.220     6.283    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_4_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.105     6.388 r  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_3/O
                         net (fo=1, routed)           0.243     6.631    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_3_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.105     6.736 r  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_2/O
                         net (fo=18, routed)          0.828     7.564    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_2_n_0
    SLICE_X48Y45         LUT2 (Prop_lut2_I0_O)        0.105     7.669 r  u_FSM_top/u_FSM_clk_div/FSM_clk_i_1/O
                         net (fo=1, routed)           0.000     7.669    u_FSM_top/u_FSM_clk_div/FSM_clk_i_1_n_0
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252    24.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_clk_reg/C
                         clock pessimism              0.342    24.735    
                         clock uncertainty           -0.035    24.700    
    SLICE_X48Y45         FDCE (Setup_fdce_C_D)        0.030    24.730    u_FSM_top/u_FSM_clk_div/FSM_clk_reg
  -------------------------------------------------------------------
                         required time                         24.730    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                 17.061    

Slack (MET) :             17.069ns  (required time - arrival time)
  Source:                 u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 1.695ns (57.658%)  route 1.245ns (42.342%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    4.795ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.408     4.795    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y44         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDCE (Prop_fdce_C_Q)         0.398     5.193 r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/Q
                         net (fo=1, routed)           0.540     5.733    u_FSM_top/u_FSM_clk_div/FSM_cnt[1]
    SLICE_X47Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.672     6.405 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.405    u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.503 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.503    u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__0_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.601 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.601    u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__1_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.781 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__2/O[0]
                         net (fo=1, routed)           0.705     7.486    u_FSM_top/u_FSM_clk_div/FSM_cnt0[13]
    SLICE_X46Y47         LUT2 (Prop_lut2_I0_O)        0.249     7.735 r  u_FSM_top/u_FSM_clk_div/FSM_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     7.735    u_FSM_top/u_FSM_clk_div/p_0_in[13]
    SLICE_X46Y47         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252    24.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y47         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[13]/C
                         clock pessimism              0.374    24.767    
                         clock uncertainty           -0.035    24.732    
    SLICE_X46Y47         FDCE (Setup_fdce_C_D)        0.072    24.804    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         24.804    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                 17.069    

Slack (MET) :             17.079ns  (required time - arrival time)
  Source:                 u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.874ns (30.191%)  route 2.021ns (69.809%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    4.795ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.408     4.795    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.433     5.228 f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]/Q
                         net (fo=3, routed)           0.730     5.959    u_FSM_top/u_FSM_clk_div/FSM_cnt[6]
    SLICE_X46Y45         LUT5 (Prop_lut5_I0_O)        0.105     6.064 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_4/O
                         net (fo=1, routed)           0.220     6.283    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_4_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.105     6.388 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_3/O
                         net (fo=1, routed)           0.243     6.631    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_3_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.105     6.736 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_2/O
                         net (fo=18, routed)          0.828     7.564    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_2_n_0
    SLICE_X48Y45         LUT2 (Prop_lut2_I1_O)        0.126     7.690 r  u_FSM_top/u_FSM_clk_div/FSM_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     7.690    u_FSM_top/u_FSM_clk_div/p_0_in[4]
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252    24.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[4]/C
                         clock pessimism              0.342    24.735    
                         clock uncertainty           -0.035    24.700    
    SLICE_X48Y45         FDCE (Setup_fdce_C_D)        0.069    24.769    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         24.769    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                 17.079    

Slack (MET) :             17.100ns  (required time - arrival time)
  Source:                 u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.853ns (29.049%)  route 2.083ns (70.951%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    4.795ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.408     4.795    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.433     5.228 f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]/Q
                         net (fo=3, routed)           0.730     5.959    u_FSM_top/u_FSM_clk_div/FSM_cnt[6]
    SLICE_X46Y45         LUT5 (Prop_lut5_I0_O)        0.105     6.064 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_4/O
                         net (fo=1, routed)           0.220     6.283    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_4_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.105     6.388 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_3/O
                         net (fo=1, routed)           0.243     6.631    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_3_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.105     6.736 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_2/O
                         net (fo=18, routed)          0.891     7.627    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_2_n_0
    SLICE_X46Y45         LUT2 (Prop_lut2_I1_O)        0.105     7.732 r  u_FSM_top/u_FSM_clk_div/FSM_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     7.732    u_FSM_top/u_FSM_clk_div/p_0_in[5]
    SLICE_X46Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252    24.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[5]/C
                         clock pessimism              0.402    24.795    
                         clock uncertainty           -0.035    24.760    
    SLICE_X46Y45         FDCE (Setup_fdce_C_D)        0.072    24.832    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         24.832    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                 17.100    

Slack (MET) :             17.124ns  (required time - arrival time)
  Source:                 u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.863ns (29.290%)  route 2.083ns (70.710%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    4.795ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.408     4.795    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.433     5.228 f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]/Q
                         net (fo=3, routed)           0.730     5.959    u_FSM_top/u_FSM_clk_div/FSM_cnt[6]
    SLICE_X46Y45         LUT5 (Prop_lut5_I0_O)        0.105     6.064 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_4/O
                         net (fo=1, routed)           0.220     6.283    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_4_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.105     6.388 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_3/O
                         net (fo=1, routed)           0.243     6.631    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_3_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.105     6.736 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_2/O
                         net (fo=18, routed)          0.891     7.627    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_2_n_0
    SLICE_X46Y45         LUT2 (Prop_lut2_I1_O)        0.115     7.742 r  u_FSM_top/u_FSM_clk_div/FSM_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     7.742    u_FSM_top/u_FSM_clk_div/p_0_in[7]
    SLICE_X46Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252    24.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[7]/C
                         clock pessimism              0.402    24.795    
                         clock uncertainty           -0.035    24.760    
    SLICE_X46Y45         FDCE (Setup_fdce_C_D)        0.106    24.866    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         24.866    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                 17.124    

Slack (MET) :             17.167ns  (required time - arrival time)
  Source:                 u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 1.794ns (62.381%)  route 1.082ns (37.619%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    4.795ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.408     4.795    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y44         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDCE (Prop_fdce_C_Q)         0.398     5.193 r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/Q
                         net (fo=1, routed)           0.540     5.733    u_FSM_top/u_FSM_clk_div/FSM_cnt[1]
    SLICE_X47Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.672     6.405 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.405    u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.503 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.503    u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__0_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.601 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.601    u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__1_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.861 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.542     7.403    u_FSM_top/u_FSM_clk_div/FSM_cnt0[16]
    SLICE_X46Y47         LUT2 (Prop_lut2_I0_O)        0.268     7.671 r  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     7.671    u_FSM_top/u_FSM_clk_div/p_0_in[16]
    SLICE_X46Y47         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252    24.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y47         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[16]/C
                         clock pessimism              0.374    24.767    
                         clock uncertainty           -0.035    24.732    
    SLICE_X46Y47         FDCE (Setup_fdce_C_D)        0.106    24.838    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         24.838    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                 17.167    

Slack (MET) :             17.197ns  (required time - arrival time)
  Source:                 u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 1.610ns (56.575%)  route 1.236ns (43.425%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    4.795ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.408     4.795    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y44         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDCE (Prop_fdce_C_Q)         0.398     5.193 r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/Q
                         net (fo=1, routed)           0.540     5.733    u_FSM_top/u_FSM_clk_div/FSM_cnt[1]
    SLICE_X47Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.672     6.405 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.405    u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.503 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.503    u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__0_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.683 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__1/O[0]
                         net (fo=1, routed)           0.696     7.379    u_FSM_top/u_FSM_clk_div/FSM_cnt0[9]
    SLICE_X46Y46         LUT2 (Prop_lut2_I0_O)        0.262     7.641 r  u_FSM_top/u_FSM_clk_div/FSM_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     7.641    u_FSM_top/u_FSM_clk_div/p_0_in[9]
    SLICE_X46Y46         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252    24.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y46         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[9]/C
                         clock pessimism              0.374    24.767    
                         clock uncertainty           -0.035    24.732    
    SLICE_X46Y46         FDCE (Setup_fdce_C_D)        0.106    24.838    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         24.838    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                 17.197    

Slack (MET) :             17.236ns  (required time - arrival time)
  Source:                 u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.585ns (57.081%)  route 1.192ns (42.919%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    4.795ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.408     4.795    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y44         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDCE (Prop_fdce_C_Q)         0.398     5.193 r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/Q
                         net (fo=1, routed)           0.540     5.733    u_FSM_top/u_FSM_clk_div/FSM_cnt[1]
    SLICE_X47Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.672     6.405 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.405    u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.670 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.652     7.322    u_FSM_top/u_FSM_clk_div/FSM_cnt0[6]
    SLICE_X46Y45         LUT2 (Prop_lut2_I0_O)        0.250     7.572 r  u_FSM_top/u_FSM_clk_div/FSM_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     7.572    u_FSM_top/u_FSM_clk_div/p_0_in[6]
    SLICE_X46Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252    24.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]/C
                         clock pessimism              0.374    24.767    
                         clock uncertainty           -0.035    24.732    
    SLICE_X46Y45         FDCE (Setup_fdce_C_D)        0.076    24.808    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         24.808    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                 17.236    

Slack (MET) :             17.256ns  (required time - arrival time)
  Source:                 u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 1.683ns (61.143%)  route 1.070ns (38.857%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    4.795ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.408     4.795    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y44         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDCE (Prop_fdce_C_Q)         0.398     5.193 r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/Q
                         net (fo=1, routed)           0.540     5.733    u_FSM_top/u_FSM_clk_div/FSM_cnt[1]
    SLICE_X47Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.672     6.405 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.405    u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.503 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.503    u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__0_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.768 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__1/O[1]
                         net (fo=1, routed)           0.530     7.298    u_FSM_top/u_FSM_clk_div/FSM_cnt0[10]
    SLICE_X46Y46         LUT2 (Prop_lut2_I0_O)        0.250     7.548 r  u_FSM_top/u_FSM_clk_div/FSM_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     7.548    u_FSM_top/u_FSM_clk_div/p_0_in[10]
    SLICE_X46Y46         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252    24.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y46         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[10]/C
                         clock pessimism              0.374    24.767    
                         clock uncertainty           -0.035    24.732    
    SLICE_X46Y46         FDCE (Setup_fdce_C_D)        0.072    24.804    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         24.804    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                 17.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_touch_top/u_i2c_dri/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.193%)  route 0.128ns (40.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.562     1.528    u_touch_top/u_i2c_dri/CLK
    SLICE_X49Y49         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.141     1.669 r  u_touch_top/u_i2c_dri/clk_cnt_reg[6]/Q
                         net (fo=5, routed)           0.128     1.797    u_touch_top/u_i2c_dri/clk_cnt[6]
    SLICE_X48Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.842 r  u_touch_top/u_i2c_dri/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.842    u_touch_top/u_i2c_dri/clk_cnt_3[9]
    SLICE_X48Y49         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     2.044    u_touch_top/u_i2c_dri/CLK
    SLICE_X48Y49         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[9]/C
                         clock pessimism             -0.503     1.541    
    SLICE_X48Y49         FDCE (Hold_fdce_C_D)         0.092     1.633    u_touch_top/u_i2c_dri/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_touch_top/u_i2c_dri/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.905%)  route 0.076ns (25.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.562     1.528    u_touch_top/u_i2c_dri/CLK
    SLICE_X49Y49         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.128     1.656 r  u_touch_top/u_i2c_dri/clk_cnt_reg[7]/Q
                         net (fo=4, routed)           0.076     1.732    u_touch_top/u_i2c_dri/clk_cnt[7]
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.099     1.831 r  u_touch_top/u_i2c_dri/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.831    u_touch_top/u_i2c_dri/clk_cnt_3[8]
    SLICE_X49Y49         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     2.044    u_touch_top/u_i2c_dri/CLK
    SLICE_X49Y49         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[8]/C
                         clock pessimism             -0.516     1.528    
    SLICE_X49Y49         FDCE (Hold_fdce_C_D)         0.092     1.620    u_touch_top/u_i2c_dri/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_touch_top/u_i2c_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/u_i2c_dri/dri_clk_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.905%)  route 0.076ns (25.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.562     1.528    u_touch_top/u_i2c_dri/CLK
    SLICE_X49Y48         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDCE (Prop_fdce_C_Q)         0.128     1.656 r  u_touch_top/u_i2c_dri/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.076     1.732    u_touch_top/u_i2c_dri/clk_cnt[1]
    SLICE_X49Y48         LUT6 (Prop_lut6_I4_O)        0.099     1.831 r  u_touch_top/u_i2c_dri/dri_clk_i_1/O
                         net (fo=1, routed)           0.000     1.831    u_touch_top/u_i2c_dri/dri_clk_i_1_n_0
    SLICE_X49Y48         FDPE                                         r  u_touch_top/u_i2c_dri/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     2.044    u_touch_top/u_i2c_dri/CLK
    SLICE_X49Y48         FDPE                                         r  u_touch_top/u_i2c_dri/dri_clk_reg/C
                         clock pessimism             -0.516     1.528    
    SLICE_X49Y48         FDPE (Hold_fdpe_C_D)         0.092     1.620    u_touch_top/u_i2c_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 u_touch_top/u_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.055%)  route 0.146ns (43.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.562     1.528    u_touch_top/u_i2c_dri/CLK
    SLICE_X49Y48         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDCE (Prop_fdce_C_Q)         0.141     1.669 r  u_touch_top/u_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.146     1.815    u_touch_top/u_i2c_dri/clk_cnt[0]
    SLICE_X48Y48         LUT4 (Prop_lut4_I1_O)        0.045     1.860 r  u_touch_top/u_i2c_dri/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.860    u_touch_top/u_i2c_dri/clk_cnt_3[3]
    SLICE_X48Y48         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     2.044    u_touch_top/u_i2c_dri/CLK
    SLICE_X48Y48         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[3]/C
                         clock pessimism             -0.503     1.541    
    SLICE_X48Y48         FDCE (Hold_fdce_C_D)         0.091     1.632    u_touch_top/u_i2c_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u_touch_top/u_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.315%)  route 0.150ns (44.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.562     1.528    u_touch_top/u_i2c_dri/CLK
    SLICE_X49Y48         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDCE (Prop_fdce_C_Q)         0.141     1.669 r  u_touch_top/u_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.150     1.819    u_touch_top/u_i2c_dri/clk_cnt[0]
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.864 r  u_touch_top/u_i2c_dri/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.864    u_touch_top/u_i2c_dri/clk_cnt_3[5]
    SLICE_X48Y48         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     2.044    u_touch_top/u_i2c_dri/CLK
    SLICE_X48Y48         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[5]/C
                         clock pessimism             -0.503     1.541    
    SLICE_X48Y48         FDCE (Hold_fdce_C_D)         0.092     1.633    u_touch_top/u_i2c_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_touch_top/u_i2c_dri/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.187ns (51.099%)  route 0.179ns (48.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.562     1.528    u_touch_top/u_i2c_dri/CLK
    SLICE_X48Y48         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     1.669 f  u_touch_top/u_i2c_dri/clk_cnt_reg[5]/Q
                         net (fo=8, routed)           0.179     1.848    u_touch_top/u_i2c_dri/clk_cnt[5]
    SLICE_X49Y48         LUT5 (Prop_lut5_I1_O)        0.046     1.894 r  u_touch_top/u_i2c_dri/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.894    u_touch_top/u_i2c_dri/clk_cnt_3[1]
    SLICE_X49Y48         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     2.044    u_touch_top/u_i2c_dri/CLK
    SLICE_X49Y48         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[1]/C
                         clock pessimism             -0.503     1.541    
    SLICE_X49Y48         FDCE (Hold_fdce_C_D)         0.107     1.648    u_touch_top/u_i2c_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 u_touch_top/u_i2c_dri/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.960%)  route 0.159ns (46.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.562     1.528    u_touch_top/u_i2c_dri/CLK
    SLICE_X48Y48         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     1.669 r  u_touch_top/u_i2c_dri/clk_cnt_reg[4]/Q
                         net (fo=8, routed)           0.159     1.827    u_touch_top/u_i2c_dri/clk_cnt[4]
    SLICE_X48Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.872 r  u_touch_top/u_i2c_dri/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.872    u_touch_top/u_i2c_dri/clk_cnt_3[4]
    SLICE_X48Y48         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     2.044    u_touch_top/u_i2c_dri/CLK
    SLICE_X48Y48         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[4]/C
                         clock pessimism             -0.516     1.528    
    SLICE_X48Y48         FDCE (Hold_fdce_C_D)         0.092     1.620    u_touch_top/u_i2c_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_touch_top/u_i2c_dri/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.183ns (49.488%)  route 0.187ns (50.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.562     1.528    u_touch_top/u_i2c_dri/CLK
    SLICE_X49Y49         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.141     1.669 r  u_touch_top/u_i2c_dri/clk_cnt_reg[6]/Q
                         net (fo=5, routed)           0.187     1.856    u_touch_top/u_i2c_dri/clk_cnt[6]
    SLICE_X49Y49         LUT5 (Prop_lut5_I0_O)        0.042     1.898 r  u_touch_top/u_i2c_dri/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.898    u_touch_top/u_i2c_dri/clk_cnt_3[7]
    SLICE_X49Y49         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     2.044    u_touch_top/u_i2c_dri/CLK
    SLICE_X49Y49         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[7]/C
                         clock pessimism             -0.516     1.528    
    SLICE_X49Y49         FDCE (Hold_fdce_C_D)         0.107     1.635    u_touch_top/u_i2c_dri/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.553%)  route 0.174ns (45.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.558     1.524    u_lcd_rgb_char/u_clk_div/CLK
    SLICE_X50Y46         FDCE                                         r  u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.688 f  u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/Q
                         net (fo=2, routed)           0.174     1.862    u_lcd_rgb_char/u_clk_div/lcd_clk_OBUF
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.907 r  u_lcd_rgb_char/u_clk_div/lcd_pclk_i_1/O
                         net (fo=1, routed)           0.000     1.907    u_lcd_rgb_char/u_clk_div/p_0_in
    SLICE_X50Y46         FDCE                                         r  u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.825     2.039    u_lcd_rgb_char/u_clk_div/CLK
    SLICE_X50Y46         FDCE                                         r  u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/C
                         clock pessimism             -0.515     1.524    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.120     1.644    u_lcd_rgb_char/u_clk_div/lcd_pclk_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.553%)  route 0.174ns (45.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.562     1.528    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y44         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDCE (Prop_fdce_C_Q)         0.164     1.692 f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/Q
                         net (fo=2, routed)           0.174     1.866    u_FSM_top/u_FSM_clk_div/FSM_cnt[0]
    SLICE_X46Y44         LUT2 (Prop_lut2_I1_O)        0.045     1.911 r  u_FSM_top/u_FSM_clk_div/FSM_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.911    u_FSM_top/u_FSM_clk_div/p_0_in[0]
    SLICE_X46Y44         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.829     2.043    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y44         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X46Y44         FDCE (Hold_fdce_C_D)         0.120     1.648    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y45    u_FSM_top/u_FSM_clk_div/FSM_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X46Y44    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X46Y46    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X46Y46    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X46Y46    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X46Y47    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X46Y47    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X46Y47    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X46Y47    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y45    u_FSM_top/u_FSM_clk_div/FSM_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y45    u_FSM_top/u_FSM_clk_div/FSM_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y44    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y44    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y46    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y46    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y46    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y46    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y46    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y46    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y45    u_FSM_top/u_FSM_clk_div/FSM_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y45    u_FSM_top/u_FSM_clk_div/FSM_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y44    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y44    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y46    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y46    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y46    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y46    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y46    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y46    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4632 Endpoints
Min Delay          4632 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_10/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.379ns  (logic 1.557ns (9.504%)  route 14.823ns (90.496%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         7.344     8.793    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.108     8.901 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         7.478    16.379    u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_1
    SLICE_X97Y70         FDPE                                         f  u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_10/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_11/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.379ns  (logic 1.557ns (9.504%)  route 14.823ns (90.496%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         7.344     8.793    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.108     8.901 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         7.478    16.379    u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_1
    SLICE_X97Y70         FDPE                                         f  u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_11/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_13/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.379ns  (logic 1.557ns (9.504%)  route 14.823ns (90.496%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         7.344     8.793    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.108     8.901 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         7.478    16.379    u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_1
    SLICE_X96Y70         FDPE                                         f  u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_13/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_14/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.379ns  (logic 1.557ns (9.504%)  route 14.823ns (90.496%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         7.344     8.793    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.108     8.901 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         7.478    16.379    u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_1
    SLICE_X96Y70         FDPE                                         f  u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_14/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_15/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.379ns  (logic 1.557ns (9.504%)  route 14.823ns (90.496%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         7.344     8.793    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.108     8.901 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         7.478    16.379    u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_1
    SLICE_X96Y70         FDPE                                         f  u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_15/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_16/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.379ns  (logic 1.557ns (9.504%)  route 14.823ns (90.496%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         7.344     8.793    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.108     8.901 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         7.478    16.379    u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_1
    SLICE_X96Y70         FDPE                                         f  u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_16/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_20/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.154ns  (logic 1.557ns (9.636%)  route 14.597ns (90.364%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         7.344     8.793    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.108     8.901 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         7.253    16.154    u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_1
    SLICE_X96Y68         FDPE                                         f  u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_20/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_19/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.036ns  (logic 1.557ns (9.707%)  route 14.480ns (90.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         7.344     8.793    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.108     8.901 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         7.135    16.036    u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_1
    SLICE_X96Y67         FDPE                                         f  u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_19/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_4/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.036ns  (logic 1.557ns (9.707%)  route 14.480ns (90.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         7.344     8.793    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.108     8.901 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         7.135    16.036    u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_1
    SLICE_X96Y67         FDPE                                         f  u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_4/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_5/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.808ns  (logic 1.557ns (9.847%)  route 14.252ns (90.153%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         7.344     8.793    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.108     8.901 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         6.907    15.808    u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_1
    SLICE_X96Y65         FDPE                                         f  u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_5/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/tp_y_coord_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.185ns  (logic 0.128ns (69.109%)  route 0.057ns (30.891%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/tp_y_coord_reg[3]/C
    SLICE_X69Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_touch_top/u_touch_dri/tp_y_coord_reg[3]/Q
                         net (fo=1, routed)           0.057     0.185    u_touch_top/u_touch_dri/tp_y_coord[3]
    SLICE_X68Y31         FDCE                                         r  u_touch_top/u_touch_dri/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_i2c_dri/data_r_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_i2c_dri/i2c_data_r_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.377%)  route 0.059ns (31.623%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDCE                         0.000     0.000 r  u_touch_top/u_i2c_dri/data_r_reg[4]/C
    SLICE_X60Y30         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_touch_top/u_i2c_dri/data_r_reg[4]/Q
                         net (fo=2, routed)           0.059     0.187    u_touch_top/u_i2c_dri/data_r[4]
    SLICE_X61Y30         FDCE                                         r  u_touch_top/u_i2c_dri/i2c_data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/tp_x_coord_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.141ns (72.513%)  route 0.053ns (27.487%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/tp_x_coord_reg[4]/C
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/u_touch_dri/tp_x_coord_reg[4]/Q
                         net (fo=1, routed)           0.053     0.194    u_touch_top/u_touch_dri/tp_x_coord[4]
    SLICE_X62Y32         FDCE                                         r  u_touch_top/u_touch_dri/data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/tp_y_coord_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.704%)  route 0.110ns (46.296%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/tp_y_coord_reg[13]/C
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_touch_top/u_touch_dri/tp_y_coord_reg[13]/Q
                         net (fo=1, routed)           0.110     0.238    u_touch_top/u_touch_dri/tp_y_coord[13]
    SLICE_X63Y33         FDCE                                         r  u_touch_top/u_touch_dri/data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/tp_y_coord_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.381%)  route 0.112ns (46.619%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/tp_y_coord_reg[10]/C
    SLICE_X64Y32         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_touch_top/u_touch_dri/tp_y_coord_reg[10]/Q
                         net (fo=1, routed)           0.112     0.240    u_touch_top/u_touch_dri/tp_y_coord[10]
    SLICE_X64Y31         FDCE                                         r  u_touch_top/u_touch_dri/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/tp_y_coord_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.177%)  route 0.117ns (47.823%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/tp_y_coord_reg[14]/C
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_touch_top/u_touch_dri/tp_y_coord_reg[14]/Q
                         net (fo=1, routed)           0.117     0.245    u_touch_top/u_touch_dri/tp_y_coord[14]
    SLICE_X64Y31         FDCE                                         r  u_touch_top/u_touch_dri/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/tp_y_coord_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.148ns (59.378%)  route 0.101ns (40.622%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y31         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/tp_y_coord_reg[6]/C
    SLICE_X66Y31         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  u_touch_top/u_touch_dri/tp_y_coord_reg[6]/Q
                         net (fo=1, routed)           0.101     0.249    u_touch_top/u_touch_dri/tp_y_coord[6]
    SLICE_X64Y31         FDCE                                         r  u_touch_top/u_touch_dri/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/tp_x_coord_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/data_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/tp_x_coord_reg[7]/C
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/u_touch_dri/tp_x_coord_reg[7]/Q
                         net (fo=1, routed)           0.110     0.251    u_touch_top/u_touch_dri/tp_x_coord[7]
    SLICE_X62Y32         FDCE                                         r  u_touch_top/u_touch_dri/data_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/tp_x_coord_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/data_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.711%)  route 0.112ns (44.289%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/tp_x_coord_reg[3]/C
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/u_touch_dri/tp_x_coord_reg[3]/Q
                         net (fo=1, routed)           0.112     0.253    u_touch_top/u_touch_dri/tp_x_coord[3]
    SLICE_X62Y32         FDCE                                         r  u_touch_top/u_touch_dri/data_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_i2c_dri/data_r_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_i2c_dri/i2c_data_r_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE                         0.000     0.000 r  u_touch_top/u_i2c_dri/data_r_reg[7]/C
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_touch_top/u_i2c_dri/data_r_reg[7]/Q
                         net (fo=2, routed)           0.126     0.254    u_touch_top/u_i2c_dri/data_r[7]
    SLICE_X61Y29         FDCE                                         r  u_touch_top/u_i2c_dri/i2c_data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.029ns  (logic 3.795ns (53.982%)  route 3.235ns (46.018%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.396     4.783    u_lcd_rgb_char/u_clk_div/CLK
    SLICE_X50Y46         FDCE                                         r  u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.433     5.216 r  u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/Q
                         net (fo=2, routed)           0.606     5.823    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.908 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=534, routed)         2.628     8.536    lcd_clk_OBUF_BUFG
    P19                  OBUF (Prop_obuf_I_O)         3.277    11.813 r  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    11.813    lcd_clk
    P19                                                               r  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.422ns (57.558%)  route 1.048ns (42.442%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.558     1.524    u_lcd_rgb_char/u_clk_div/CLK
    SLICE_X50Y46         FDCE                                         r  u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.688 r  u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/Q
                         net (fo=2, routed)           0.269     1.957    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.983 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=534, routed)         0.779     2.762    lcd_clk_OBUF_BUFG
    P19                  OBUF (Prop_obuf_I_O)         1.232     3.994 r  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.994    lcd_clk
    P19                                                               r  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.380ns  (logic 1.557ns (14.997%)  route 8.823ns (85.003%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         7.344     8.793    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.108     8.901 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         1.479    10.380    u_lcd_rgb_char/u_clk_div/lcd_pclk_reg_0
    SLICE_X50Y46         FDCE                                         f  u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.243     4.384    u_lcd_rgb_char/u_clk_div/CLK
    SLICE_X50Y46         FDCE                                         r  u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_clk_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.148ns  (logic 1.557ns (15.339%)  route 8.592ns (84.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         7.344     8.793    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.108     8.901 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         1.247    10.148    u_FSM_top/u_FSM_clk_div/FSM_clk_reg_1
    SLICE_X48Y45         FDCE                                         f  u_FSM_top/u_FSM_clk_div/FSM_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252     4.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_clk_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.148ns  (logic 1.557ns (15.339%)  route 8.592ns (84.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         7.344     8.793    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.108     8.901 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         1.247    10.148    u_FSM_top/u_FSM_clk_div/FSM_clk_reg_1
    SLICE_X48Y45         FDCE                                         f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252     4.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.115ns  (logic 1.557ns (15.389%)  route 8.559ns (84.611%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         7.344     8.793    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.108     8.901 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         1.214    10.115    u_FSM_top/u_FSM_clk_div/FSM_clk_reg_1
    SLICE_X46Y44         FDCE                                         f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252     4.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y44         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.115ns  (logic 1.557ns (15.389%)  route 8.559ns (84.611%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         7.344     8.793    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.108     8.901 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         1.214    10.115    u_FSM_top/u_FSM_clk_div/FSM_clk_reg_1
    SLICE_X46Y44         FDCE                                         f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252     4.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y44         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.115ns  (logic 1.557ns (15.389%)  route 8.559ns (84.611%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         7.344     8.793    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.108     8.901 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         1.214    10.115    u_FSM_top/u_FSM_clk_div/FSM_clk_reg_1
    SLICE_X46Y44         FDCE                                         f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252     4.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y44         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.115ns  (logic 1.557ns (15.389%)  route 8.559ns (84.611%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         7.344     8.793    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.108     8.901 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         1.214    10.115    u_FSM_top/u_FSM_clk_div/FSM_clk_reg_1
    SLICE_X46Y44         FDCE                                         f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252     4.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y44         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.029ns  (logic 1.557ns (15.522%)  route 8.472ns (84.478%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         7.344     8.793    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.108     8.901 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         1.128    10.029    u_FSM_top/u_FSM_clk_div/FSM_clk_reg_1
    SLICE_X46Y45         FDCE                                         f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252     4.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[5]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.029ns  (logic 1.557ns (15.522%)  route 8.472ns (84.478%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         7.344     8.793    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.108     8.901 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         1.128    10.029    u_FSM_top/u_FSM_clk_div/FSM_clk_reg_1
    SLICE_X46Y45         FDCE                                         f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252     4.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.029ns  (logic 1.557ns (15.522%)  route 8.472ns (84.478%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         7.344     8.793    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.108     8.901 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         1.128    10.029    u_FSM_top/u_FSM_clk_div/FSM_clk_reg_1
    SLICE_X46Y45         FDCE                                         f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252     4.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.480ns  (logic 0.333ns (7.435%)  route 4.147ns (92.565%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         3.938     4.223    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.048     4.271 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         0.209     4.480    u_touch_top/u_i2c_dri/sda_dir_reg_0
    SLICE_X49Y49         FDCE                                         f  u_touch_top/u_i2c_dri/clk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     2.044    u_touch_top/u_i2c_dri/CLK
    SLICE_X49Y49         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.480ns  (logic 0.333ns (7.435%)  route 4.147ns (92.565%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         3.938     4.223    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.048     4.271 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         0.209     4.480    u_touch_top/u_i2c_dri/sda_dir_reg_0
    SLICE_X49Y49         FDCE                                         f  u_touch_top/u_i2c_dri/clk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     2.044    u_touch_top/u_i2c_dri/CLK
    SLICE_X49Y49         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[7]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.480ns  (logic 0.333ns (7.435%)  route 4.147ns (92.565%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         3.938     4.223    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.048     4.271 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         0.209     4.480    u_touch_top/u_i2c_dri/sda_dir_reg_0
    SLICE_X49Y49         FDCE                                         f  u_touch_top/u_i2c_dri/clk_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     2.044    u_touch_top/u_i2c_dri/CLK
    SLICE_X49Y49         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[8]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.484ns  (logic 0.333ns (7.429%)  route 4.151ns (92.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         3.938     4.223    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.048     4.271 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         0.212     4.484    u_touch_top/u_i2c_dri/sda_dir_reg_0
    SLICE_X48Y49         FDCE                                         f  u_touch_top/u_i2c_dri/clk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     2.044    u_touch_top/u_i2c_dri/CLK
    SLICE_X48Y49         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.484ns  (logic 0.333ns (7.429%)  route 4.151ns (92.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         3.938     4.223    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.048     4.271 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         0.212     4.484    u_touch_top/u_i2c_dri/sda_dir_reg_0
    SLICE_X48Y49         FDCE                                         f  u_touch_top/u_i2c_dri/clk_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     2.044    u_touch_top/u_i2c_dri/CLK
    SLICE_X48Y49         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[9]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.549ns  (logic 0.333ns (7.323%)  route 4.216ns (92.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         3.938     4.223    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.048     4.271 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         0.277     4.549    u_touch_top/u_i2c_dri/sda_dir_reg_0
    SLICE_X49Y48         FDCE                                         f  u_touch_top/u_i2c_dri/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     2.044    u_touch_top/u_i2c_dri/CLK
    SLICE_X49Y48         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.549ns  (logic 0.333ns (7.323%)  route 4.216ns (92.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         3.938     4.223    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.048     4.271 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         0.277     4.549    u_touch_top/u_i2c_dri/sda_dir_reg_0
    SLICE_X49Y48         FDCE                                         f  u_touch_top/u_i2c_dri/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     2.044    u_touch_top/u_i2c_dri/CLK
    SLICE_X49Y48         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_touch_top/u_i2c_dri/dri_clk_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.549ns  (logic 0.333ns (7.323%)  route 4.216ns (92.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         3.938     4.223    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.048     4.271 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         0.277     4.549    u_touch_top/u_i2c_dri/sda_dir_reg_0
    SLICE_X49Y48         FDPE                                         f  u_touch_top/u_i2c_dri/dri_clk_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     2.044    u_touch_top/u_i2c_dri/CLK
    SLICE_X49Y48         FDPE                                         r  u_touch_top/u_i2c_dri/dri_clk_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.552ns  (logic 0.333ns (7.317%)  route 4.219ns (92.683%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         3.938     4.223    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.048     4.271 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         0.281     4.552    u_touch_top/u_i2c_dri/sda_dir_reg_0
    SLICE_X48Y48         FDCE                                         f  u_touch_top/u_i2c_dri/clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     2.044    u_touch_top/u_i2c_dri/CLK
    SLICE_X48Y48         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.552ns  (logic 0.333ns (7.317%)  route 4.219ns (92.683%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         3.938     4.223    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.048     4.271 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=556, routed)         0.281     4.552    u_touch_top/u_i2c_dri/sda_dir_reg_0
    SLICE_X48Y48         FDCE                                         f  u_touch_top/u_i2c_dri/clk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     2.044    u_touch_top/u_i2c_dri/CLK
    SLICE_X48Y48         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[4]/C





