

================================================================
== Vivado HLS Report for 'aes_addRoundKey'
================================================================
* Date:           Thu Jun  8 09:29:43 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        aescbc
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.15|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   33|   33|   33|   33|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         2|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     20|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     10|
|Register         |        -|      -|      22|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      22|     30|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |i_50_fu_65_p2  |     +    |      0|  0|   5|           5|           2|
    |sum_fu_86_p2   |     +    |      0|  0|   5|           5|           5|
    |tmp_fu_75_p2   |   icmp   |      0|  0|   2|           5|           1|
    |buf_r_d0       |    xor   |      0|  0|   8|           8|           8|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|  20|          23|          16|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |   1|          4|    1|          4|
    |buf_r_address0  |   4|          3|    4|         12|
    |i_reg_50        |   5|          2|    5|         10|
    +----------------+----+-----------+-----+-----------+
    |Total           |  10|          9|   10|         26|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |ap_CS_fsm         |  3|   0|    3|          0|
    |buf_addr_reg_121  |  4|   0|    4|          0|
    |i_50_reg_108      |  5|   0|    5|          0|
    |i_reg_50          |  5|   0|    5|          0|
    |tmp_38_reg_103    |  5|   0|    5|          0|
    +------------------+---+----+-----+-----------+
    |Total             | 22|   0|   22|          0|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | aes_addRoundKey | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | aes_addRoundKey | return value |
|ap_start        |  in |    1| ap_ctrl_hs | aes_addRoundKey | return value |
|ap_done         | out |    1| ap_ctrl_hs | aes_addRoundKey | return value |
|ap_idle         | out |    1| ap_ctrl_hs | aes_addRoundKey | return value |
|ap_ready        | out |    1| ap_ctrl_hs | aes_addRoundKey | return value |
|buf_r_address0  | out |    4|  ap_memory |      buf_r      |     array    |
|buf_r_ce0       | out |    1|  ap_memory |      buf_r      |     array    |
|buf_r_we0       | out |    1|  ap_memory |      buf_r      |     array    |
|buf_r_d0        | out |    8|  ap_memory |      buf_r      |     array    |
|buf_r_q0        |  in |    8|  ap_memory |      buf_r      |     array    |
|key_address0    | out |    5|  ap_memory |       key       |     array    |
|key_ce0         | out |    1|  ap_memory |       key       |     array    |
|key_q0          |  in |    8|  ap_memory |       key       |     array    |
|key_offset      |  in |    6|   ap_none  |    key_offset   |    scalar    |
+----------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: key_offset_read (4)  [1/1] 0.00ns
:0  %key_offset_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %key_offset)

ST_1: tmp_38 (5)  [1/1] 0.00ns
:1  %tmp_38 = trunc i6 %key_offset_read to i5

ST_1: StgValue_6 (6)  [1/1] 1.57ns  loc: aescbc/src/aesecb.c:214
:2  br label %1


 <State 2>: 5.83ns
ST_2: i (8)  [1/1] 0.00ns
:0  %i = phi i5 [ -16, %0 ], [ %i_50, %2 ]

ST_2: i_50 (9)  [1/1] 1.72ns  loc: aescbc/src/aesecb.c:214
:1  %i_50 = add i5 %i, -1

ST_2: i_53_cast (10)  [1/1] 0.00ns  loc: aescbc/src/aesecb.c:214
:2  %i_53_cast = sext i5 %i_50 to i8

ST_2: tmp (11)  [1/1] 1.91ns  loc: aescbc/src/aesecb.c:214
:3  %tmp = icmp eq i5 %i, 0

ST_2: empty (12)  [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_2: StgValue_12 (13)  [1/1] 0.00ns  loc: aescbc/src/aesecb.c:214
:5  br i1 %tmp, label %3, label %2

ST_2: tmp_s (15)  [1/1] 0.00ns  loc: aescbc/src/aesecb.c:214
:0  %tmp_s = zext i8 %i_53_cast to i64

ST_2: sum (16)  [1/1] 1.72ns  loc: aescbc/src/aesecb.c:214
:1  %sum = add i5 %i_50, %tmp_38

ST_2: sum_cast (17)  [1/1] 0.00ns  loc: aescbc/src/aesecb.c:214
:2  %sum_cast = zext i5 %sum to i64

ST_2: key_addr (18)  [1/1] 0.00ns  loc: aescbc/src/aesecb.c:214
:3  %key_addr = getelementptr [32 x i8]* %key, i64 0, i64 %sum_cast

ST_2: key_load (19)  [2/2] 2.39ns  loc: aescbc/src/aesecb.c:214
:4  %key_load = load i8* %key_addr, align 1

ST_2: buf_addr (20)  [1/1] 0.00ns  loc: aescbc/src/aesecb.c:214
:5  %buf_addr = getelementptr [16 x i8]* %buf_r, i64 0, i64 %tmp_s

ST_2: buf_load (21)  [2/2] 2.39ns  loc: aescbc/src/aesecb.c:214
:6  %buf_load = load i8* %buf_addr, align 1

ST_2: StgValue_20 (26)  [1/1] 0.00ns  loc: aescbc/src/aesecb.c:215
:0  ret void


 <State 3>: 6.15ns
ST_3: key_load (19)  [1/2] 2.39ns  loc: aescbc/src/aesecb.c:214
:4  %key_load = load i8* %key_addr, align 1

ST_3: buf_load (21)  [1/2] 2.39ns  loc: aescbc/src/aesecb.c:214
:6  %buf_load = load i8* %buf_addr, align 1

ST_3: tmp_149 (22)  [1/1] 1.37ns  loc: aescbc/src/aesecb.c:214
:7  %tmp_149 = xor i8 %buf_load, %key_load

ST_3: StgValue_24 (23)  [1/1] 2.39ns  loc: aescbc/src/aesecb.c:214
:8  store i8 %tmp_149, i8* %buf_addr, align 1

ST_3: StgValue_25 (24)  [1/1] 0.00ns  loc: aescbc/src/aesecb.c:214
:9  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ key_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
key_offset_read (read             ) [ 0000]
tmp_38          (trunc            ) [ 0011]
StgValue_6      (br               ) [ 0111]
i               (phi              ) [ 0010]
i_50            (add              ) [ 0111]
i_53_cast       (sext             ) [ 0000]
tmp             (icmp             ) [ 0011]
empty           (speclooptripcount) [ 0000]
StgValue_12     (br               ) [ 0000]
tmp_s           (zext             ) [ 0000]
sum             (add              ) [ 0000]
sum_cast        (zext             ) [ 0000]
key_addr        (getelementptr    ) [ 0001]
buf_addr        (getelementptr    ) [ 0001]
StgValue_20     (ret              ) [ 0000]
key_load        (load             ) [ 0000]
buf_load        (load             ) [ 0000]
tmp_149         (xor              ) [ 0000]
StgValue_24     (store            ) [ 0000]
StgValue_25     (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="key">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="key_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="key_offset_read_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="6" slack="0"/>
<pin id="22" dir="0" index="1" bw="6" slack="0"/>
<pin id="23" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_offset_read/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="key_addr_gep_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="8" slack="0"/>
<pin id="28" dir="0" index="1" bw="1" slack="0"/>
<pin id="29" dir="0" index="2" bw="5" slack="0"/>
<pin id="30" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="key_addr/2 "/>
</bind>
</comp>

<comp id="33" class="1004" name="grp_access_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="5" slack="0"/>
<pin id="35" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="36" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="key_load/2 "/>
</bind>
</comp>

<comp id="38" class="1004" name="buf_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="8" slack="0"/>
<pin id="42" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/2 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="4" slack="0"/>
<pin id="47" dir="0" index="1" bw="8" slack="0"/>
<pin id="48" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_load/2 StgValue_24/3 "/>
</bind>
</comp>

<comp id="50" class="1005" name="i_reg_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="5" slack="1"/>
<pin id="52" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="54" class="1004" name="i_phi_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="5" slack="1"/>
<pin id="56" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="57" dir="0" index="2" bw="5" slack="0"/>
<pin id="58" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="tmp_38_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="6" slack="0"/>
<pin id="63" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="i_50_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="5" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_50/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="i_53_cast_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="5" slack="0"/>
<pin id="73" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_53_cast/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="tmp_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="5" slack="0"/>
<pin id="77" dir="0" index="1" bw="5" slack="0"/>
<pin id="78" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="tmp_s_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="5" slack="0"/>
<pin id="83" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sum_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="5" slack="1"/>
<pin id="89" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="sum_cast_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_149_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_149/3 "/>
</bind>
</comp>

<comp id="103" class="1005" name="tmp_38_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="1"/>
<pin id="105" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="108" class="1005" name="i_50_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_50 "/>
</bind>
</comp>

<comp id="116" class="1005" name="key_addr_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="1"/>
<pin id="118" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="key_addr "/>
</bind>
</comp>

<comp id="121" class="1005" name="buf_addr_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="1"/>
<pin id="123" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="24"><net_src comp="6" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="4" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="31"><net_src comp="2" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="18" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="37"><net_src comp="26" pin="3"/><net_sink comp="33" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="18" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="60"><net_src comp="50" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="64"><net_src comp="20" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="69"><net_src comp="54" pin="4"/><net_sink comp="65" pin=0"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="74"><net_src comp="65" pin="2"/><net_sink comp="71" pin=0"/></net>

<net id="79"><net_src comp="54" pin="4"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="84"><net_src comp="71" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="90"><net_src comp="65" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="86" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="26" pin=2"/></net>

<net id="100"><net_src comp="45" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="33" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="102"><net_src comp="96" pin="2"/><net_sink comp="45" pin=1"/></net>

<net id="106"><net_src comp="61" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="111"><net_src comp="65" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="119"><net_src comp="26" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="33" pin=0"/></net>

<net id="124"><net_src comp="38" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="45" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_r | {3 }
	Port: key | {}
 - Input state : 
	Port: aes_addRoundKey : buf_r | {2 3 }
	Port: aes_addRoundKey : key | {2 3 }
	Port: aes_addRoundKey : key_offset | {1 }
  - Chain level:
	State 1
	State 2
		i_50 : 1
		i_53_cast : 2
		tmp : 1
		StgValue_12 : 2
		tmp_s : 3
		sum : 2
		sum_cast : 3
		key_addr : 4
		key_load : 5
		buf_addr : 4
		buf_load : 5
	State 3
		tmp_149 : 1
		StgValue_24 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |         i_50_fu_65         |    0    |    5    |
|          |          sum_fu_86         |    0    |    5    |
|----------|----------------------------|---------|---------|
|    xor   |        tmp_149_fu_96       |    0    |    8    |
|----------|----------------------------|---------|---------|
|   icmp   |          tmp_fu_75         |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | key_offset_read_read_fu_20 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        tmp_38_fu_61        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |       i_53_cast_fu_71      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |         tmp_s_fu_81        |    0    |    0    |
|          |       sum_cast_fu_91       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    20   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|buf_addr_reg_121|    4   |
|  i_50_reg_108  |    5   |
|    i_reg_50    |    5   |
|key_addr_reg_116|    5   |
| tmp_38_reg_103 |    5   |
+----------------+--------+
|      Total     |   24   |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_33 |  p0  |   2  |   5  |   10   ||    5    |
| grp_access_fu_45 |  p0  |   2  |   4  |    8   ||    4    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   18   ||  3.142  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   20   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    9   |
|  Register |    -   |   24   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   24   |   29   |
+-----------+--------+--------+--------+
