Running: D:\ProgramFiles\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Asudy/WorkSpace/LCDF_Expr/Expr7/ScoreBoard/clk_div_isim_beh.exe -prj D:/Asudy/WorkSpace/LCDF_Expr/Expr7/ScoreBoard/clk_div_beh.prj work.clk_div work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Asudy/WorkSpace/LCDF_Expr/Expr7/ScoreBoard/clk_div.v" into library work
Analyzing Verilog file "D:/ProgramFiles/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clk_div
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 2 Verilog Units
Built simulation executable D:/Asudy/WorkSpace/LCDF_Expr/Expr7/ScoreBoard/clk_div_isim_beh.exe
Fuse Memory Usage: 26840 KB
Fuse CPU Usage: 280 ms
