vhdl-sources += ip_top.vhd
deps += nsl_axi.axi4_mm
deps += nsl_axi.axi4_stream
deps += nsl_axi.packer
deps += nsl_axi.stream_endpoint
deps += nsl_logic.bool


