# RISCV-CPU
## Target
Based on the RV32I ISA, aiming to implement the complete functions of the CPU without considering synthesis, timing, and latency.

## Supported Instructions (Red Box Area)
![image](https://github.com/polarlinda6/RISCV-CPU/blob/71ce291cd5cb74e019d50fd7352561419e98a254/doc/image/RV32I_Base_Instruction_Set.png)
