
Atividade04.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e9c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  0800606c  0800606c  0000706c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800618c  0800618c  00008060  2**0
                  CONTENTS
  4 .ARM          00000008  0800618c  0800618c  0000718c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006194  08006194  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006194  08006194  00007194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006198  08006198  00007198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800619c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004bf0  20000060  080061fc  00008060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004c50  080061fc  00008c50  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000182be  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033ba  00000000  00000000  0002034e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001448  00000000  00000000  00023708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fc5  00000000  00000000  00024b50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000039d5  00000000  00000000  00025b15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001638b  00000000  00000000  000294ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db77a  00000000  00000000  0003f875  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011afef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a90  00000000  00000000  0011b034  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00120ac4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000060 	.word	0x20000060
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006054 	.word	0x08006054

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000064 	.word	0x20000064
 800020c:	08006054 	.word	0x08006054

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a4:	f000 faca 	bl	8000b3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005a8:	f000 f826 	bl	80005f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ac:	f000 f8ba 	bl	8000724 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80005b0:	f000 f88e 	bl	80006d0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005b4:	f002 fa80 	bl	8002ab8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task01 */
  Task01Handle = osThreadNew(StartTask01, NULL, &Task01_attributes);
 80005b8:	4a09      	ldr	r2, [pc, #36]	@ (80005e0 <main+0x40>)
 80005ba:	2100      	movs	r1, #0
 80005bc:	4809      	ldr	r0, [pc, #36]	@ (80005e4 <main+0x44>)
 80005be:	f002 fada 	bl	8002b76 <osThreadNew>
 80005c2:	4603      	mov	r3, r0
 80005c4:	4a08      	ldr	r2, [pc, #32]	@ (80005e8 <main+0x48>)
 80005c6:	6013      	str	r3, [r2, #0]

  /* creation of Task02 */
  Task02Handle = osThreadNew(StartTask02, NULL, &Task02_attributes);
 80005c8:	4a08      	ldr	r2, [pc, #32]	@ (80005ec <main+0x4c>)
 80005ca:	2100      	movs	r1, #0
 80005cc:	4808      	ldr	r0, [pc, #32]	@ (80005f0 <main+0x50>)
 80005ce:	f002 fad2 	bl	8002b76 <osThreadNew>
 80005d2:	4603      	mov	r3, r0
 80005d4:	4a07      	ldr	r2, [pc, #28]	@ (80005f4 <main+0x54>)
 80005d6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80005d8:	f002 fa92 	bl	8002b00 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005dc:	bf00      	nop
 80005de:	e7fd      	b.n	80005dc <main+0x3c>
 80005e0:	080060f8 	.word	0x080060f8
 80005e4:	08000759 	.word	0x08000759
 80005e8:	200000c4 	.word	0x200000c4
 80005ec:	0800611c 	.word	0x0800611c
 80005f0:	080007d5 	.word	0x080007d5
 80005f4:	200000c8 	.word	0x200000c8

080005f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b094      	sub	sp, #80	@ 0x50
 80005fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005fe:	f107 031c 	add.w	r3, r7, #28
 8000602:	2234      	movs	r2, #52	@ 0x34
 8000604:	2100      	movs	r1, #0
 8000606:	4618      	mov	r0, r3
 8000608:	f005 f84e 	bl	80056a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800060c:	f107 0308 	add.w	r3, r7, #8
 8000610:	2200      	movs	r2, #0
 8000612:	601a      	str	r2, [r3, #0]
 8000614:	605a      	str	r2, [r3, #4]
 8000616:	609a      	str	r2, [r3, #8]
 8000618:	60da      	str	r2, [r3, #12]
 800061a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800061c:	2300      	movs	r3, #0
 800061e:	607b      	str	r3, [r7, #4]
 8000620:	4b29      	ldr	r3, [pc, #164]	@ (80006c8 <SystemClock_Config+0xd0>)
 8000622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000624:	4a28      	ldr	r2, [pc, #160]	@ (80006c8 <SystemClock_Config+0xd0>)
 8000626:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800062a:	6413      	str	r3, [r2, #64]	@ 0x40
 800062c:	4b26      	ldr	r3, [pc, #152]	@ (80006c8 <SystemClock_Config+0xd0>)
 800062e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000630:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000634:	607b      	str	r3, [r7, #4]
 8000636:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000638:	2300      	movs	r3, #0
 800063a:	603b      	str	r3, [r7, #0]
 800063c:	4b23      	ldr	r3, [pc, #140]	@ (80006cc <SystemClock_Config+0xd4>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000644:	4a21      	ldr	r2, [pc, #132]	@ (80006cc <SystemClock_Config+0xd4>)
 8000646:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800064a:	6013      	str	r3, [r2, #0]
 800064c:	4b1f      	ldr	r3, [pc, #124]	@ (80006cc <SystemClock_Config+0xd4>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000654:	603b      	str	r3, [r7, #0]
 8000656:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000658:	2302      	movs	r3, #2
 800065a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800065c:	2301      	movs	r3, #1
 800065e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000660:	2310      	movs	r3, #16
 8000662:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000664:	2302      	movs	r3, #2
 8000666:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000668:	2300      	movs	r3, #0
 800066a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800066c:	2308      	movs	r3, #8
 800066e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 84;
 8000670:	2354      	movs	r3, #84	@ 0x54
 8000672:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000674:	2302      	movs	r3, #2
 8000676:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000678:	2302      	movs	r3, #2
 800067a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800067c:	2302      	movs	r3, #2
 800067e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000680:	f107 031c 	add.w	r3, r7, #28
 8000684:	4618      	mov	r0, r3
 8000686:	f001 f88d 	bl	80017a4 <HAL_RCC_OscConfig>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000690:	f000 f8d0 	bl	8000834 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000694:	230f      	movs	r3, #15
 8000696:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000698:	2302      	movs	r3, #2
 800069a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800069c:	2300      	movs	r3, #0
 800069e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006a4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006a6:	2300      	movs	r3, #0
 80006a8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006aa:	f107 0308 	add.w	r3, r7, #8
 80006ae:	2102      	movs	r1, #2
 80006b0:	4618      	mov	r0, r3
 80006b2:	f000 fcfb 	bl	80010ac <HAL_RCC_ClockConfig>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80006bc:	f000 f8ba 	bl	8000834 <Error_Handler>
  }
}
 80006c0:	bf00      	nop
 80006c2:	3750      	adds	r7, #80	@ 0x50
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}
 80006c8:	40023800 	.word	0x40023800
 80006cc:	40007000 	.word	0x40007000

080006d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80006d4:	4b11      	ldr	r3, [pc, #68]	@ (800071c <MX_USART1_UART_Init+0x4c>)
 80006d6:	4a12      	ldr	r2, [pc, #72]	@ (8000720 <MX_USART1_UART_Init+0x50>)
 80006d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80006da:	4b10      	ldr	r3, [pc, #64]	@ (800071c <MX_USART1_UART_Init+0x4c>)
 80006dc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80006e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006e2:	4b0e      	ldr	r3, [pc, #56]	@ (800071c <MX_USART1_UART_Init+0x4c>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80006e8:	4b0c      	ldr	r3, [pc, #48]	@ (800071c <MX_USART1_UART_Init+0x4c>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80006ee:	4b0b      	ldr	r3, [pc, #44]	@ (800071c <MX_USART1_UART_Init+0x4c>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80006f4:	4b09      	ldr	r3, [pc, #36]	@ (800071c <MX_USART1_UART_Init+0x4c>)
 80006f6:	220c      	movs	r2, #12
 80006f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006fa:	4b08      	ldr	r3, [pc, #32]	@ (800071c <MX_USART1_UART_Init+0x4c>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000700:	4b06      	ldr	r3, [pc, #24]	@ (800071c <MX_USART1_UART_Init+0x4c>)
 8000702:	2200      	movs	r2, #0
 8000704:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000706:	4805      	ldr	r0, [pc, #20]	@ (800071c <MX_USART1_UART_Init+0x4c>)
 8000708:	f001 fd86 	bl	8002218 <HAL_UART_Init>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000712:	f000 f88f 	bl	8000834 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000716:	bf00      	nop
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	2000007c 	.word	0x2000007c
 8000720:	40011000 	.word	0x40011000

08000724 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000724:	b480      	push	{r7}
 8000726:	b083      	sub	sp, #12
 8000728:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800072a:	2300      	movs	r3, #0
 800072c:	607b      	str	r3, [r7, #4]
 800072e:	4b09      	ldr	r3, [pc, #36]	@ (8000754 <MX_GPIO_Init+0x30>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000732:	4a08      	ldr	r2, [pc, #32]	@ (8000754 <MX_GPIO_Init+0x30>)
 8000734:	f043 0301 	orr.w	r3, r3, #1
 8000738:	6313      	str	r3, [r2, #48]	@ 0x30
 800073a:	4b06      	ldr	r3, [pc, #24]	@ (8000754 <MX_GPIO_Init+0x30>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073e:	f003 0301 	and.w	r3, r3, #1
 8000742:	607b      	str	r3, [r7, #4]
 8000744:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000746:	bf00      	nop
 8000748:	370c      	adds	r7, #12
 800074a:	46bd      	mov	sp, r7
 800074c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop
 8000754:	40023800 	.word	0x40023800

08000758 <StartTask01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask01 */
void StartTask01(void *argument)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b09e      	sub	sp, #120	@ 0x78
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
	char message[100];
	int size;
  /* Infinite loop */
  for(;;)
  {
	  osDelay(500);
 8000760:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000764:	f002 fa99 	bl	8002c9a <osDelay>
	  current_ticket = osKernelGetTickCount();
 8000768:	f002 f9f0 	bl	8002b4c <osKernelGetTickCount>
 800076c:	6778      	str	r0, [r7, #116]	@ 0x74
	  size = sprintf(message,"O Valor do Ticket:%lu \r\n",current_ticket - previous_ticket);
 800076e:	4b15      	ldr	r3, [pc, #84]	@ (80007c4 <StartTask01+0x6c>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8000774:	1ad2      	subs	r2, r2, r3
 8000776:	f107 030c 	add.w	r3, r7, #12
 800077a:	4913      	ldr	r1, [pc, #76]	@ (80007c8 <StartTask01+0x70>)
 800077c:	4618      	mov	r0, r3
 800077e:	f004 ff73 	bl	8005668 <siprintf>
 8000782:	6738      	str	r0, [r7, #112]	@ 0x70
	  HAL_UART_Transmit(&huart1,(uint8_t*)message, size,HAL_MAX_DELAY);
 8000784:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000786:	b29a      	uxth	r2, r3
 8000788:	f107 010c 	add.w	r1, r7, #12
 800078c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000790:	480e      	ldr	r0, [pc, #56]	@ (80007cc <StartTask01+0x74>)
 8000792:	f001 fd91 	bl	80022b8 <HAL_UART_Transmit>

	  size = sprintf(message,"Current ticket :%lu e Previous Ticket :%lu ",current_ticket,previous_ticket);
 8000796:	4b0b      	ldr	r3, [pc, #44]	@ (80007c4 <StartTask01+0x6c>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	f107 000c 	add.w	r0, r7, #12
 800079e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80007a0:	490b      	ldr	r1, [pc, #44]	@ (80007d0 <StartTask01+0x78>)
 80007a2:	f004 ff61 	bl	8005668 <siprintf>
 80007a6:	6738      	str	r0, [r7, #112]	@ 0x70
	  HAL_UART_Transmit(&huart1, (uint8_t*)message, size,HAL_MAX_DELAY);
 80007a8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80007aa:	b29a      	uxth	r2, r3
 80007ac:	f107 010c 	add.w	r1, r7, #12
 80007b0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007b4:	4805      	ldr	r0, [pc, #20]	@ (80007cc <StartTask01+0x74>)
 80007b6:	f001 fd7f 	bl	80022b8 <HAL_UART_Transmit>

	  previous_ticket = current_ticket;
 80007ba:	4a02      	ldr	r2, [pc, #8]	@ (80007c4 <StartTask01+0x6c>)
 80007bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80007be:	6013      	str	r3, [r2, #0]
	  osDelay(500);
 80007c0:	bf00      	nop
 80007c2:	e7cd      	b.n	8000760 <StartTask01+0x8>
 80007c4:	200000cc 	.word	0x200000cc
 80007c8:	0800607c 	.word	0x0800607c
 80007cc:	2000007c 	.word	0x2000007c
 80007d0:	08006098 	.word	0x08006098

080007d4 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b09c      	sub	sp, #112	@ 0x70
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
	char message[100];
	int size;
  /* Infinite loop */
  for(;;)
  {
	  size = sprintf(message,"Tarefa 02 Sendo Executada\n");
 80007dc:	f107 0308 	add.w	r3, r7, #8
 80007e0:	4909      	ldr	r1, [pc, #36]	@ (8000808 <StartTask02+0x34>)
 80007e2:	4618      	mov	r0, r3
 80007e4:	f004 ff40 	bl	8005668 <siprintf>
 80007e8:	66f8      	str	r0, [r7, #108]	@ 0x6c
	  HAL_UART_Transmit(&huart1,(uint8_t*)message, size,HAL_MAX_DELAY);
 80007ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80007ec:	b29a      	uxth	r2, r3
 80007ee:	f107 0108 	add.w	r1, r7, #8
 80007f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007f6:	4805      	ldr	r0, [pc, #20]	@ (800080c <StartTask02+0x38>)
 80007f8:	f001 fd5e 	bl	80022b8 <HAL_UART_Transmit>
	  osDelay(100);
 80007fc:	2064      	movs	r0, #100	@ 0x64
 80007fe:	f002 fa4c 	bl	8002c9a <osDelay>
	  size = sprintf(message,"Tarefa 02 Sendo Executada\n");
 8000802:	bf00      	nop
 8000804:	e7ea      	b.n	80007dc <StartTask02+0x8>
 8000806:	bf00      	nop
 8000808:	080060c4 	.word	0x080060c4
 800080c:	2000007c 	.word	0x2000007c

08000810 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	4a04      	ldr	r2, [pc, #16]	@ (8000830 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800081e:	4293      	cmp	r3, r2
 8000820:	d101      	bne.n	8000826 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000822:	f000 f9ad 	bl	8000b80 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000826:	bf00      	nop
 8000828:	3708      	adds	r7, #8
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	40010000 	.word	0x40010000

08000834 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000838:	b672      	cpsid	i
}
 800083a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800083c:	bf00      	nop
 800083e:	e7fd      	b.n	800083c <Error_Handler+0x8>

08000840 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000846:	2300      	movs	r3, #0
 8000848:	607b      	str	r3, [r7, #4]
 800084a:	4b12      	ldr	r3, [pc, #72]	@ (8000894 <HAL_MspInit+0x54>)
 800084c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800084e:	4a11      	ldr	r2, [pc, #68]	@ (8000894 <HAL_MspInit+0x54>)
 8000850:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000854:	6453      	str	r3, [r2, #68]	@ 0x44
 8000856:	4b0f      	ldr	r3, [pc, #60]	@ (8000894 <HAL_MspInit+0x54>)
 8000858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800085a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800085e:	607b      	str	r3, [r7, #4]
 8000860:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000862:	2300      	movs	r3, #0
 8000864:	603b      	str	r3, [r7, #0]
 8000866:	4b0b      	ldr	r3, [pc, #44]	@ (8000894 <HAL_MspInit+0x54>)
 8000868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800086a:	4a0a      	ldr	r2, [pc, #40]	@ (8000894 <HAL_MspInit+0x54>)
 800086c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000870:	6413      	str	r3, [r2, #64]	@ 0x40
 8000872:	4b08      	ldr	r3, [pc, #32]	@ (8000894 <HAL_MspInit+0x54>)
 8000874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000876:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800087a:	603b      	str	r3, [r7, #0]
 800087c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800087e:	2200      	movs	r2, #0
 8000880:	210f      	movs	r1, #15
 8000882:	f06f 0001 	mvn.w	r0, #1
 8000886:	f000 fa53 	bl	8000d30 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800088a:	bf00      	nop
 800088c:	3708      	adds	r7, #8
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	40023800 	.word	0x40023800

08000898 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b08a      	sub	sp, #40	@ 0x28
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a0:	f107 0314 	add.w	r3, r7, #20
 80008a4:	2200      	movs	r2, #0
 80008a6:	601a      	str	r2, [r3, #0]
 80008a8:	605a      	str	r2, [r3, #4]
 80008aa:	609a      	str	r2, [r3, #8]
 80008ac:	60da      	str	r2, [r3, #12]
 80008ae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	4a19      	ldr	r2, [pc, #100]	@ (800091c <HAL_UART_MspInit+0x84>)
 80008b6:	4293      	cmp	r3, r2
 80008b8:	d12c      	bne.n	8000914 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80008ba:	2300      	movs	r3, #0
 80008bc:	613b      	str	r3, [r7, #16]
 80008be:	4b18      	ldr	r3, [pc, #96]	@ (8000920 <HAL_UART_MspInit+0x88>)
 80008c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008c2:	4a17      	ldr	r2, [pc, #92]	@ (8000920 <HAL_UART_MspInit+0x88>)
 80008c4:	f043 0310 	orr.w	r3, r3, #16
 80008c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80008ca:	4b15      	ldr	r3, [pc, #84]	@ (8000920 <HAL_UART_MspInit+0x88>)
 80008cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008ce:	f003 0310 	and.w	r3, r3, #16
 80008d2:	613b      	str	r3, [r7, #16]
 80008d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008d6:	2300      	movs	r3, #0
 80008d8:	60fb      	str	r3, [r7, #12]
 80008da:	4b11      	ldr	r3, [pc, #68]	@ (8000920 <HAL_UART_MspInit+0x88>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008de:	4a10      	ldr	r2, [pc, #64]	@ (8000920 <HAL_UART_MspInit+0x88>)
 80008e0:	f043 0301 	orr.w	r3, r3, #1
 80008e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000920 <HAL_UART_MspInit+0x88>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ea:	f003 0301 	and.w	r3, r3, #1
 80008ee:	60fb      	str	r3, [r7, #12]
 80008f0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80008f2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80008f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f8:	2302      	movs	r3, #2
 80008fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fc:	2300      	movs	r3, #0
 80008fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000900:	2303      	movs	r3, #3
 8000902:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000904:	2307      	movs	r3, #7
 8000906:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000908:	f107 0314 	add.w	r3, r7, #20
 800090c:	4619      	mov	r1, r3
 800090e:	4805      	ldr	r0, [pc, #20]	@ (8000924 <HAL_UART_MspInit+0x8c>)
 8000910:	f000 fa38 	bl	8000d84 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000914:	bf00      	nop
 8000916:	3728      	adds	r7, #40	@ 0x28
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	40011000 	.word	0x40011000
 8000920:	40023800 	.word	0x40023800
 8000924:	40020000 	.word	0x40020000

08000928 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b08c      	sub	sp, #48	@ 0x30
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000930:	2300      	movs	r3, #0
 8000932:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000934:	2300      	movs	r3, #0
 8000936:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000938:	2300      	movs	r3, #0
 800093a:	60bb      	str	r3, [r7, #8]
 800093c:	4b2e      	ldr	r3, [pc, #184]	@ (80009f8 <HAL_InitTick+0xd0>)
 800093e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000940:	4a2d      	ldr	r2, [pc, #180]	@ (80009f8 <HAL_InitTick+0xd0>)
 8000942:	f043 0301 	orr.w	r3, r3, #1
 8000946:	6453      	str	r3, [r2, #68]	@ 0x44
 8000948:	4b2b      	ldr	r3, [pc, #172]	@ (80009f8 <HAL_InitTick+0xd0>)
 800094a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800094c:	f003 0301 	and.w	r3, r3, #1
 8000950:	60bb      	str	r3, [r7, #8]
 8000952:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000954:	f107 020c 	add.w	r2, r7, #12
 8000958:	f107 0310 	add.w	r3, r7, #16
 800095c:	4611      	mov	r1, r2
 800095e:	4618      	mov	r0, r3
 8000960:	f000 fcbe 	bl	80012e0 <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000964:	f000 fca8 	bl	80012b8 <HAL_RCC_GetPCLK2Freq>
 8000968:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800096a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800096c:	4a23      	ldr	r2, [pc, #140]	@ (80009fc <HAL_InitTick+0xd4>)
 800096e:	fba2 2303 	umull	r2, r3, r2, r3
 8000972:	0c9b      	lsrs	r3, r3, #18
 8000974:	3b01      	subs	r3, #1
 8000976:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000978:	4b21      	ldr	r3, [pc, #132]	@ (8000a00 <HAL_InitTick+0xd8>)
 800097a:	4a22      	ldr	r2, [pc, #136]	@ (8000a04 <HAL_InitTick+0xdc>)
 800097c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800097e:	4b20      	ldr	r3, [pc, #128]	@ (8000a00 <HAL_InitTick+0xd8>)
 8000980:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000984:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000986:	4a1e      	ldr	r2, [pc, #120]	@ (8000a00 <HAL_InitTick+0xd8>)
 8000988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800098a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800098c:	4b1c      	ldr	r3, [pc, #112]	@ (8000a00 <HAL_InitTick+0xd8>)
 800098e:	2200      	movs	r2, #0
 8000990:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000992:	4b1b      	ldr	r3, [pc, #108]	@ (8000a00 <HAL_InitTick+0xd8>)
 8000994:	2200      	movs	r2, #0
 8000996:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000998:	4b19      	ldr	r3, [pc, #100]	@ (8000a00 <HAL_InitTick+0xd8>)
 800099a:	2200      	movs	r2, #0
 800099c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800099e:	4818      	ldr	r0, [pc, #96]	@ (8000a00 <HAL_InitTick+0xd8>)
 80009a0:	f001 f99e 	bl	8001ce0 <HAL_TIM_Base_Init>
 80009a4:	4603      	mov	r3, r0
 80009a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80009aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d11b      	bne.n	80009ea <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80009b2:	4813      	ldr	r0, [pc, #76]	@ (8000a00 <HAL_InitTick+0xd8>)
 80009b4:	f001 f9ee 	bl	8001d94 <HAL_TIM_Base_Start_IT>
 80009b8:	4603      	mov	r3, r0
 80009ba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80009be:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d111      	bne.n	80009ea <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80009c6:	2019      	movs	r0, #25
 80009c8:	f000 f9ce 	bl	8000d68 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	2b0f      	cmp	r3, #15
 80009d0:	d808      	bhi.n	80009e4 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80009d2:	2200      	movs	r2, #0
 80009d4:	6879      	ldr	r1, [r7, #4]
 80009d6:	2019      	movs	r0, #25
 80009d8:	f000 f9aa 	bl	8000d30 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009dc:	4a0a      	ldr	r2, [pc, #40]	@ (8000a08 <HAL_InitTick+0xe0>)
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	6013      	str	r3, [r2, #0]
 80009e2:	e002      	b.n	80009ea <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80009e4:	2301      	movs	r3, #1
 80009e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80009ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80009ee:	4618      	mov	r0, r3
 80009f0:	3730      	adds	r7, #48	@ 0x30
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	40023800 	.word	0x40023800
 80009fc:	431bde83 	.word	0x431bde83
 8000a00:	200000d0 	.word	0x200000d0
 8000a04:	40010000 	.word	0x40010000
 8000a08:	20000004 	.word	0x20000004

08000a0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a10:	bf00      	nop
 8000a12:	e7fd      	b.n	8000a10 <NMI_Handler+0x4>

08000a14 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a18:	bf00      	nop
 8000a1a:	e7fd      	b.n	8000a18 <HardFault_Handler+0x4>

08000a1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a20:	bf00      	nop
 8000a22:	e7fd      	b.n	8000a20 <MemManage_Handler+0x4>

08000a24 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a28:	bf00      	nop
 8000a2a:	e7fd      	b.n	8000a28 <BusFault_Handler+0x4>

08000a2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a30:	bf00      	nop
 8000a32:	e7fd      	b.n	8000a30 <UsageFault_Handler+0x4>

08000a34 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a38:	bf00      	nop
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr
	...

08000a44 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000a48:	4802      	ldr	r0, [pc, #8]	@ (8000a54 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000a4a:	f001 fa13 	bl	8001e74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000a4e:	bf00      	nop
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	200000d0 	.word	0x200000d0

08000a58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b086      	sub	sp, #24
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a60:	4a14      	ldr	r2, [pc, #80]	@ (8000ab4 <_sbrk+0x5c>)
 8000a62:	4b15      	ldr	r3, [pc, #84]	@ (8000ab8 <_sbrk+0x60>)
 8000a64:	1ad3      	subs	r3, r2, r3
 8000a66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a6c:	4b13      	ldr	r3, [pc, #76]	@ (8000abc <_sbrk+0x64>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d102      	bne.n	8000a7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a74:	4b11      	ldr	r3, [pc, #68]	@ (8000abc <_sbrk+0x64>)
 8000a76:	4a12      	ldr	r2, [pc, #72]	@ (8000ac0 <_sbrk+0x68>)
 8000a78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a7a:	4b10      	ldr	r3, [pc, #64]	@ (8000abc <_sbrk+0x64>)
 8000a7c:	681a      	ldr	r2, [r3, #0]
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	4413      	add	r3, r2
 8000a82:	693a      	ldr	r2, [r7, #16]
 8000a84:	429a      	cmp	r2, r3
 8000a86:	d207      	bcs.n	8000a98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a88:	f004 fe6c 	bl	8005764 <__errno>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	220c      	movs	r2, #12
 8000a90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a92:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a96:	e009      	b.n	8000aac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a98:	4b08      	ldr	r3, [pc, #32]	@ (8000abc <_sbrk+0x64>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a9e:	4b07      	ldr	r3, [pc, #28]	@ (8000abc <_sbrk+0x64>)
 8000aa0:	681a      	ldr	r2, [r3, #0]
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	4413      	add	r3, r2
 8000aa6:	4a05      	ldr	r2, [pc, #20]	@ (8000abc <_sbrk+0x64>)
 8000aa8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000aaa:	68fb      	ldr	r3, [r7, #12]
}
 8000aac:	4618      	mov	r0, r3
 8000aae:	3718      	adds	r7, #24
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	20020000 	.word	0x20020000
 8000ab8:	00000400 	.word	0x00000400
 8000abc:	20000118 	.word	0x20000118
 8000ac0:	20004c50 	.word	0x20004c50

08000ac4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ac8:	4b06      	ldr	r3, [pc, #24]	@ (8000ae4 <SystemInit+0x20>)
 8000aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ace:	4a05      	ldr	r2, [pc, #20]	@ (8000ae4 <SystemInit+0x20>)
 8000ad0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ad4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ad8:	bf00      	nop
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop
 8000ae4:	e000ed00 	.word	0xe000ed00

08000ae8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000ae8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b20 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000aec:	f7ff ffea 	bl	8000ac4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000af0:	480c      	ldr	r0, [pc, #48]	@ (8000b24 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000af2:	490d      	ldr	r1, [pc, #52]	@ (8000b28 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000af4:	4a0d      	ldr	r2, [pc, #52]	@ (8000b2c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000af6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000af8:	e002      	b.n	8000b00 <LoopCopyDataInit>

08000afa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000afa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000afc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000afe:	3304      	adds	r3, #4

08000b00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b04:	d3f9      	bcc.n	8000afa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b06:	4a0a      	ldr	r2, [pc, #40]	@ (8000b30 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b08:	4c0a      	ldr	r4, [pc, #40]	@ (8000b34 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b0c:	e001      	b.n	8000b12 <LoopFillZerobss>

08000b0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b10:	3204      	adds	r2, #4

08000b12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b14:	d3fb      	bcc.n	8000b0e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000b16:	f004 fe2b 	bl	8005770 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b1a:	f7ff fd41 	bl	80005a0 <main>
  bx  lr    
 8000b1e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b20:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b28:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000b2c:	0800619c 	.word	0x0800619c
  ldr r2, =_sbss
 8000b30:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000b34:	20004c50 	.word	0x20004c50

08000b38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b38:	e7fe      	b.n	8000b38 <ADC_IRQHandler>
	...

08000b3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b40:	4b0e      	ldr	r3, [pc, #56]	@ (8000b7c <HAL_Init+0x40>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a0d      	ldr	r2, [pc, #52]	@ (8000b7c <HAL_Init+0x40>)
 8000b46:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b4a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b4c:	4b0b      	ldr	r3, [pc, #44]	@ (8000b7c <HAL_Init+0x40>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a0a      	ldr	r2, [pc, #40]	@ (8000b7c <HAL_Init+0x40>)
 8000b52:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b56:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b58:	4b08      	ldr	r3, [pc, #32]	@ (8000b7c <HAL_Init+0x40>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	4a07      	ldr	r2, [pc, #28]	@ (8000b7c <HAL_Init+0x40>)
 8000b5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b64:	2003      	movs	r0, #3
 8000b66:	f000 f8d8 	bl	8000d1a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b6a:	200f      	movs	r0, #15
 8000b6c:	f7ff fedc 	bl	8000928 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b70:	f7ff fe66 	bl	8000840 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b74:	2300      	movs	r3, #0
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	40023c00 	.word	0x40023c00

08000b80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b84:	4b06      	ldr	r3, [pc, #24]	@ (8000ba0 <HAL_IncTick+0x20>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	461a      	mov	r2, r3
 8000b8a:	4b06      	ldr	r3, [pc, #24]	@ (8000ba4 <HAL_IncTick+0x24>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	4413      	add	r3, r2
 8000b90:	4a04      	ldr	r2, [pc, #16]	@ (8000ba4 <HAL_IncTick+0x24>)
 8000b92:	6013      	str	r3, [r2, #0]
}
 8000b94:	bf00      	nop
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	20000008 	.word	0x20000008
 8000ba4:	2000011c 	.word	0x2000011c

08000ba8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  return uwTick;
 8000bac:	4b03      	ldr	r3, [pc, #12]	@ (8000bbc <HAL_GetTick+0x14>)
 8000bae:	681b      	ldr	r3, [r3, #0]
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	2000011c 	.word	0x2000011c

08000bc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b085      	sub	sp, #20
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	f003 0307 	and.w	r3, r3, #7
 8000bce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8000c04 <__NVIC_SetPriorityGrouping+0x44>)
 8000bd2:	68db      	ldr	r3, [r3, #12]
 8000bd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bd6:	68ba      	ldr	r2, [r7, #8]
 8000bd8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000bdc:	4013      	ands	r3, r2
 8000bde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000be4:	68bb      	ldr	r3, [r7, #8]
 8000be6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000be8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000bec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bf0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bf2:	4a04      	ldr	r2, [pc, #16]	@ (8000c04 <__NVIC_SetPriorityGrouping+0x44>)
 8000bf4:	68bb      	ldr	r3, [r7, #8]
 8000bf6:	60d3      	str	r3, [r2, #12]
}
 8000bf8:	bf00      	nop
 8000bfa:	3714      	adds	r7, #20
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr
 8000c04:	e000ed00 	.word	0xe000ed00

08000c08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c0c:	4b04      	ldr	r3, [pc, #16]	@ (8000c20 <__NVIC_GetPriorityGrouping+0x18>)
 8000c0e:	68db      	ldr	r3, [r3, #12]
 8000c10:	0a1b      	lsrs	r3, r3, #8
 8000c12:	f003 0307 	and.w	r3, r3, #7
}
 8000c16:	4618      	mov	r0, r3
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr
 8000c20:	e000ed00 	.word	0xe000ed00

08000c24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b083      	sub	sp, #12
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	db0b      	blt.n	8000c4e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c36:	79fb      	ldrb	r3, [r7, #7]
 8000c38:	f003 021f 	and.w	r2, r3, #31
 8000c3c:	4907      	ldr	r1, [pc, #28]	@ (8000c5c <__NVIC_EnableIRQ+0x38>)
 8000c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c42:	095b      	lsrs	r3, r3, #5
 8000c44:	2001      	movs	r0, #1
 8000c46:	fa00 f202 	lsl.w	r2, r0, r2
 8000c4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c4e:	bf00      	nop
 8000c50:	370c      	adds	r7, #12
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	e000e100 	.word	0xe000e100

08000c60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c60:	b480      	push	{r7}
 8000c62:	b083      	sub	sp, #12
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	4603      	mov	r3, r0
 8000c68:	6039      	str	r1, [r7, #0]
 8000c6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	db0a      	blt.n	8000c8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	b2da      	uxtb	r2, r3
 8000c78:	490c      	ldr	r1, [pc, #48]	@ (8000cac <__NVIC_SetPriority+0x4c>)
 8000c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c7e:	0112      	lsls	r2, r2, #4
 8000c80:	b2d2      	uxtb	r2, r2
 8000c82:	440b      	add	r3, r1
 8000c84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c88:	e00a      	b.n	8000ca0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	b2da      	uxtb	r2, r3
 8000c8e:	4908      	ldr	r1, [pc, #32]	@ (8000cb0 <__NVIC_SetPriority+0x50>)
 8000c90:	79fb      	ldrb	r3, [r7, #7]
 8000c92:	f003 030f 	and.w	r3, r3, #15
 8000c96:	3b04      	subs	r3, #4
 8000c98:	0112      	lsls	r2, r2, #4
 8000c9a:	b2d2      	uxtb	r2, r2
 8000c9c:	440b      	add	r3, r1
 8000c9e:	761a      	strb	r2, [r3, #24]
}
 8000ca0:	bf00      	nop
 8000ca2:	370c      	adds	r7, #12
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr
 8000cac:	e000e100 	.word	0xe000e100
 8000cb0:	e000ed00 	.word	0xe000ed00

08000cb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b089      	sub	sp, #36	@ 0x24
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	60f8      	str	r0, [r7, #12]
 8000cbc:	60b9      	str	r1, [r7, #8]
 8000cbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	f003 0307 	and.w	r3, r3, #7
 8000cc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cc8:	69fb      	ldr	r3, [r7, #28]
 8000cca:	f1c3 0307 	rsb	r3, r3, #7
 8000cce:	2b04      	cmp	r3, #4
 8000cd0:	bf28      	it	cs
 8000cd2:	2304      	movcs	r3, #4
 8000cd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cd6:	69fb      	ldr	r3, [r7, #28]
 8000cd8:	3304      	adds	r3, #4
 8000cda:	2b06      	cmp	r3, #6
 8000cdc:	d902      	bls.n	8000ce4 <NVIC_EncodePriority+0x30>
 8000cde:	69fb      	ldr	r3, [r7, #28]
 8000ce0:	3b03      	subs	r3, #3
 8000ce2:	e000      	b.n	8000ce6 <NVIC_EncodePriority+0x32>
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ce8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000cec:	69bb      	ldr	r3, [r7, #24]
 8000cee:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf2:	43da      	mvns	r2, r3
 8000cf4:	68bb      	ldr	r3, [r7, #8]
 8000cf6:	401a      	ands	r2, r3
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cfc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	fa01 f303 	lsl.w	r3, r1, r3
 8000d06:	43d9      	mvns	r1, r3
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d0c:	4313      	orrs	r3, r2
         );
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	3724      	adds	r7, #36	@ 0x24
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr

08000d1a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d1a:	b580      	push	{r7, lr}
 8000d1c:	b082      	sub	sp, #8
 8000d1e:	af00      	add	r7, sp, #0
 8000d20:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d22:	6878      	ldr	r0, [r7, #4]
 8000d24:	f7ff ff4c 	bl	8000bc0 <__NVIC_SetPriorityGrouping>
}
 8000d28:	bf00      	nop
 8000d2a:	3708      	adds	r7, #8
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}

08000d30 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b086      	sub	sp, #24
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	4603      	mov	r3, r0
 8000d38:	60b9      	str	r1, [r7, #8]
 8000d3a:	607a      	str	r2, [r7, #4]
 8000d3c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d42:	f7ff ff61 	bl	8000c08 <__NVIC_GetPriorityGrouping>
 8000d46:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d48:	687a      	ldr	r2, [r7, #4]
 8000d4a:	68b9      	ldr	r1, [r7, #8]
 8000d4c:	6978      	ldr	r0, [r7, #20]
 8000d4e:	f7ff ffb1 	bl	8000cb4 <NVIC_EncodePriority>
 8000d52:	4602      	mov	r2, r0
 8000d54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d58:	4611      	mov	r1, r2
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f7ff ff80 	bl	8000c60 <__NVIC_SetPriority>
}
 8000d60:	bf00      	nop
 8000d62:	3718      	adds	r7, #24
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}

08000d68 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	4603      	mov	r3, r0
 8000d70:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d76:	4618      	mov	r0, r3
 8000d78:	f7ff ff54 	bl	8000c24 <__NVIC_EnableIRQ>
}
 8000d7c:	bf00      	nop
 8000d7e:	3708      	adds	r7, #8
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}

08000d84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b089      	sub	sp, #36	@ 0x24
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
 8000d8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d92:	2300      	movs	r3, #0
 8000d94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d96:	2300      	movs	r3, #0
 8000d98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	61fb      	str	r3, [r7, #28]
 8000d9e:	e165      	b.n	800106c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000da0:	2201      	movs	r2, #1
 8000da2:	69fb      	ldr	r3, [r7, #28]
 8000da4:	fa02 f303 	lsl.w	r3, r2, r3
 8000da8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	697a      	ldr	r2, [r7, #20]
 8000db0:	4013      	ands	r3, r2
 8000db2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000db4:	693a      	ldr	r2, [r7, #16]
 8000db6:	697b      	ldr	r3, [r7, #20]
 8000db8:	429a      	cmp	r2, r3
 8000dba:	f040 8154 	bne.w	8001066 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	f003 0303 	and.w	r3, r3, #3
 8000dc6:	2b01      	cmp	r3, #1
 8000dc8:	d005      	beq.n	8000dd6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000dd2:	2b02      	cmp	r3, #2
 8000dd4:	d130      	bne.n	8000e38 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	689b      	ldr	r3, [r3, #8]
 8000dda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ddc:	69fb      	ldr	r3, [r7, #28]
 8000dde:	005b      	lsls	r3, r3, #1
 8000de0:	2203      	movs	r2, #3
 8000de2:	fa02 f303 	lsl.w	r3, r2, r3
 8000de6:	43db      	mvns	r3, r3
 8000de8:	69ba      	ldr	r2, [r7, #24]
 8000dea:	4013      	ands	r3, r2
 8000dec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	68da      	ldr	r2, [r3, #12]
 8000df2:	69fb      	ldr	r3, [r7, #28]
 8000df4:	005b      	lsls	r3, r3, #1
 8000df6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfa:	69ba      	ldr	r2, [r7, #24]
 8000dfc:	4313      	orrs	r3, r2
 8000dfe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	69ba      	ldr	r2, [r7, #24]
 8000e04:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	69fb      	ldr	r3, [r7, #28]
 8000e10:	fa02 f303 	lsl.w	r3, r2, r3
 8000e14:	43db      	mvns	r3, r3
 8000e16:	69ba      	ldr	r2, [r7, #24]
 8000e18:	4013      	ands	r3, r2
 8000e1a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	091b      	lsrs	r3, r3, #4
 8000e22:	f003 0201 	and.w	r2, r3, #1
 8000e26:	69fb      	ldr	r3, [r7, #28]
 8000e28:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2c:	69ba      	ldr	r2, [r7, #24]
 8000e2e:	4313      	orrs	r3, r2
 8000e30:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	69ba      	ldr	r2, [r7, #24]
 8000e36:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	f003 0303 	and.w	r3, r3, #3
 8000e40:	2b03      	cmp	r3, #3
 8000e42:	d017      	beq.n	8000e74 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	68db      	ldr	r3, [r3, #12]
 8000e48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e4a:	69fb      	ldr	r3, [r7, #28]
 8000e4c:	005b      	lsls	r3, r3, #1
 8000e4e:	2203      	movs	r2, #3
 8000e50:	fa02 f303 	lsl.w	r3, r2, r3
 8000e54:	43db      	mvns	r3, r3
 8000e56:	69ba      	ldr	r2, [r7, #24]
 8000e58:	4013      	ands	r3, r2
 8000e5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	689a      	ldr	r2, [r3, #8]
 8000e60:	69fb      	ldr	r3, [r7, #28]
 8000e62:	005b      	lsls	r3, r3, #1
 8000e64:	fa02 f303 	lsl.w	r3, r2, r3
 8000e68:	69ba      	ldr	r2, [r7, #24]
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	69ba      	ldr	r2, [r7, #24]
 8000e72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	f003 0303 	and.w	r3, r3, #3
 8000e7c:	2b02      	cmp	r3, #2
 8000e7e:	d123      	bne.n	8000ec8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e80:	69fb      	ldr	r3, [r7, #28]
 8000e82:	08da      	lsrs	r2, r3, #3
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	3208      	adds	r2, #8
 8000e88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e8e:	69fb      	ldr	r3, [r7, #28]
 8000e90:	f003 0307 	and.w	r3, r3, #7
 8000e94:	009b      	lsls	r3, r3, #2
 8000e96:	220f      	movs	r2, #15
 8000e98:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9c:	43db      	mvns	r3, r3
 8000e9e:	69ba      	ldr	r2, [r7, #24]
 8000ea0:	4013      	ands	r3, r2
 8000ea2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	691a      	ldr	r2, [r3, #16]
 8000ea8:	69fb      	ldr	r3, [r7, #28]
 8000eaa:	f003 0307 	and.w	r3, r3, #7
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb4:	69ba      	ldr	r2, [r7, #24]
 8000eb6:	4313      	orrs	r3, r2
 8000eb8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000eba:	69fb      	ldr	r3, [r7, #28]
 8000ebc:	08da      	lsrs	r2, r3, #3
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	3208      	adds	r2, #8
 8000ec2:	69b9      	ldr	r1, [r7, #24]
 8000ec4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	005b      	lsls	r3, r3, #1
 8000ed2:	2203      	movs	r2, #3
 8000ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed8:	43db      	mvns	r3, r3
 8000eda:	69ba      	ldr	r2, [r7, #24]
 8000edc:	4013      	ands	r3, r2
 8000ede:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f003 0203 	and.w	r2, r3, #3
 8000ee8:	69fb      	ldr	r3, [r7, #28]
 8000eea:	005b      	lsls	r3, r3, #1
 8000eec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef0:	69ba      	ldr	r2, [r7, #24]
 8000ef2:	4313      	orrs	r3, r2
 8000ef4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	69ba      	ldr	r2, [r7, #24]
 8000efa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	f000 80ae 	beq.w	8001066 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	60fb      	str	r3, [r7, #12]
 8000f0e:	4b5d      	ldr	r3, [pc, #372]	@ (8001084 <HAL_GPIO_Init+0x300>)
 8000f10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f12:	4a5c      	ldr	r2, [pc, #368]	@ (8001084 <HAL_GPIO_Init+0x300>)
 8000f14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f18:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f1a:	4b5a      	ldr	r3, [pc, #360]	@ (8001084 <HAL_GPIO_Init+0x300>)
 8000f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f22:	60fb      	str	r3, [r7, #12]
 8000f24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f26:	4a58      	ldr	r2, [pc, #352]	@ (8001088 <HAL_GPIO_Init+0x304>)
 8000f28:	69fb      	ldr	r3, [r7, #28]
 8000f2a:	089b      	lsrs	r3, r3, #2
 8000f2c:	3302      	adds	r3, #2
 8000f2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f34:	69fb      	ldr	r3, [r7, #28]
 8000f36:	f003 0303 	and.w	r3, r3, #3
 8000f3a:	009b      	lsls	r3, r3, #2
 8000f3c:	220f      	movs	r2, #15
 8000f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f42:	43db      	mvns	r3, r3
 8000f44:	69ba      	ldr	r2, [r7, #24]
 8000f46:	4013      	ands	r3, r2
 8000f48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	4a4f      	ldr	r2, [pc, #316]	@ (800108c <HAL_GPIO_Init+0x308>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d025      	beq.n	8000f9e <HAL_GPIO_Init+0x21a>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	4a4e      	ldr	r2, [pc, #312]	@ (8001090 <HAL_GPIO_Init+0x30c>)
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d01f      	beq.n	8000f9a <HAL_GPIO_Init+0x216>
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4a4d      	ldr	r2, [pc, #308]	@ (8001094 <HAL_GPIO_Init+0x310>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d019      	beq.n	8000f96 <HAL_GPIO_Init+0x212>
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4a4c      	ldr	r2, [pc, #304]	@ (8001098 <HAL_GPIO_Init+0x314>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d013      	beq.n	8000f92 <HAL_GPIO_Init+0x20e>
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4a4b      	ldr	r2, [pc, #300]	@ (800109c <HAL_GPIO_Init+0x318>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d00d      	beq.n	8000f8e <HAL_GPIO_Init+0x20a>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4a4a      	ldr	r2, [pc, #296]	@ (80010a0 <HAL_GPIO_Init+0x31c>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d007      	beq.n	8000f8a <HAL_GPIO_Init+0x206>
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4a49      	ldr	r2, [pc, #292]	@ (80010a4 <HAL_GPIO_Init+0x320>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d101      	bne.n	8000f86 <HAL_GPIO_Init+0x202>
 8000f82:	2306      	movs	r3, #6
 8000f84:	e00c      	b.n	8000fa0 <HAL_GPIO_Init+0x21c>
 8000f86:	2307      	movs	r3, #7
 8000f88:	e00a      	b.n	8000fa0 <HAL_GPIO_Init+0x21c>
 8000f8a:	2305      	movs	r3, #5
 8000f8c:	e008      	b.n	8000fa0 <HAL_GPIO_Init+0x21c>
 8000f8e:	2304      	movs	r3, #4
 8000f90:	e006      	b.n	8000fa0 <HAL_GPIO_Init+0x21c>
 8000f92:	2303      	movs	r3, #3
 8000f94:	e004      	b.n	8000fa0 <HAL_GPIO_Init+0x21c>
 8000f96:	2302      	movs	r3, #2
 8000f98:	e002      	b.n	8000fa0 <HAL_GPIO_Init+0x21c>
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e000      	b.n	8000fa0 <HAL_GPIO_Init+0x21c>
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	69fa      	ldr	r2, [r7, #28]
 8000fa2:	f002 0203 	and.w	r2, r2, #3
 8000fa6:	0092      	lsls	r2, r2, #2
 8000fa8:	4093      	lsls	r3, r2
 8000faa:	69ba      	ldr	r2, [r7, #24]
 8000fac:	4313      	orrs	r3, r2
 8000fae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fb0:	4935      	ldr	r1, [pc, #212]	@ (8001088 <HAL_GPIO_Init+0x304>)
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	089b      	lsrs	r3, r3, #2
 8000fb6:	3302      	adds	r3, #2
 8000fb8:	69ba      	ldr	r2, [r7, #24]
 8000fba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fbe:	4b3a      	ldr	r3, [pc, #232]	@ (80010a8 <HAL_GPIO_Init+0x324>)
 8000fc0:	689b      	ldr	r3, [r3, #8]
 8000fc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fc4:	693b      	ldr	r3, [r7, #16]
 8000fc6:	43db      	mvns	r3, r3
 8000fc8:	69ba      	ldr	r2, [r7, #24]
 8000fca:	4013      	ands	r3, r2
 8000fcc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d003      	beq.n	8000fe2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000fda:	69ba      	ldr	r2, [r7, #24]
 8000fdc:	693b      	ldr	r3, [r7, #16]
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000fe2:	4a31      	ldr	r2, [pc, #196]	@ (80010a8 <HAL_GPIO_Init+0x324>)
 8000fe4:	69bb      	ldr	r3, [r7, #24]
 8000fe6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fe8:	4b2f      	ldr	r3, [pc, #188]	@ (80010a8 <HAL_GPIO_Init+0x324>)
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fee:	693b      	ldr	r3, [r7, #16]
 8000ff0:	43db      	mvns	r3, r3
 8000ff2:	69ba      	ldr	r2, [r7, #24]
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001000:	2b00      	cmp	r3, #0
 8001002:	d003      	beq.n	800100c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001004:	69ba      	ldr	r2, [r7, #24]
 8001006:	693b      	ldr	r3, [r7, #16]
 8001008:	4313      	orrs	r3, r2
 800100a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800100c:	4a26      	ldr	r2, [pc, #152]	@ (80010a8 <HAL_GPIO_Init+0x324>)
 800100e:	69bb      	ldr	r3, [r7, #24]
 8001010:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001012:	4b25      	ldr	r3, [pc, #148]	@ (80010a8 <HAL_GPIO_Init+0x324>)
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001018:	693b      	ldr	r3, [r7, #16]
 800101a:	43db      	mvns	r3, r3
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	4013      	ands	r3, r2
 8001020:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800102a:	2b00      	cmp	r3, #0
 800102c:	d003      	beq.n	8001036 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800102e:	69ba      	ldr	r2, [r7, #24]
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	4313      	orrs	r3, r2
 8001034:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001036:	4a1c      	ldr	r2, [pc, #112]	@ (80010a8 <HAL_GPIO_Init+0x324>)
 8001038:	69bb      	ldr	r3, [r7, #24]
 800103a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800103c:	4b1a      	ldr	r3, [pc, #104]	@ (80010a8 <HAL_GPIO_Init+0x324>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001042:	693b      	ldr	r3, [r7, #16]
 8001044:	43db      	mvns	r3, r3
 8001046:	69ba      	ldr	r2, [r7, #24]
 8001048:	4013      	ands	r3, r2
 800104a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001054:	2b00      	cmp	r3, #0
 8001056:	d003      	beq.n	8001060 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001058:	69ba      	ldr	r2, [r7, #24]
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	4313      	orrs	r3, r2
 800105e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001060:	4a11      	ldr	r2, [pc, #68]	@ (80010a8 <HAL_GPIO_Init+0x324>)
 8001062:	69bb      	ldr	r3, [r7, #24]
 8001064:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	3301      	adds	r3, #1
 800106a:	61fb      	str	r3, [r7, #28]
 800106c:	69fb      	ldr	r3, [r7, #28]
 800106e:	2b0f      	cmp	r3, #15
 8001070:	f67f ae96 	bls.w	8000da0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001074:	bf00      	nop
 8001076:	bf00      	nop
 8001078:	3724      	adds	r7, #36	@ 0x24
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	40023800 	.word	0x40023800
 8001088:	40013800 	.word	0x40013800
 800108c:	40020000 	.word	0x40020000
 8001090:	40020400 	.word	0x40020400
 8001094:	40020800 	.word	0x40020800
 8001098:	40020c00 	.word	0x40020c00
 800109c:	40021000 	.word	0x40021000
 80010a0:	40021400 	.word	0x40021400
 80010a4:	40021800 	.word	0x40021800
 80010a8:	40013c00 	.word	0x40013c00

080010ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d101      	bne.n	80010c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010bc:	2301      	movs	r3, #1
 80010be:	e0cc      	b.n	800125a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80010c0:	4b68      	ldr	r3, [pc, #416]	@ (8001264 <HAL_RCC_ClockConfig+0x1b8>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f003 030f 	and.w	r3, r3, #15
 80010c8:	683a      	ldr	r2, [r7, #0]
 80010ca:	429a      	cmp	r2, r3
 80010cc:	d90c      	bls.n	80010e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010ce:	4b65      	ldr	r3, [pc, #404]	@ (8001264 <HAL_RCC_ClockConfig+0x1b8>)
 80010d0:	683a      	ldr	r2, [r7, #0]
 80010d2:	b2d2      	uxtb	r2, r2
 80010d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010d6:	4b63      	ldr	r3, [pc, #396]	@ (8001264 <HAL_RCC_ClockConfig+0x1b8>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f003 030f 	and.w	r3, r3, #15
 80010de:	683a      	ldr	r2, [r7, #0]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d001      	beq.n	80010e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	e0b8      	b.n	800125a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f003 0302 	and.w	r3, r3, #2
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d020      	beq.n	8001136 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f003 0304 	and.w	r3, r3, #4
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d005      	beq.n	800110c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001100:	4b59      	ldr	r3, [pc, #356]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 8001102:	689b      	ldr	r3, [r3, #8]
 8001104:	4a58      	ldr	r2, [pc, #352]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 8001106:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800110a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f003 0308 	and.w	r3, r3, #8
 8001114:	2b00      	cmp	r3, #0
 8001116:	d005      	beq.n	8001124 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001118:	4b53      	ldr	r3, [pc, #332]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	4a52      	ldr	r2, [pc, #328]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800111e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001122:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001124:	4b50      	ldr	r3, [pc, #320]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 8001126:	689b      	ldr	r3, [r3, #8]
 8001128:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	689b      	ldr	r3, [r3, #8]
 8001130:	494d      	ldr	r1, [pc, #308]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 8001132:	4313      	orrs	r3, r2
 8001134:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f003 0301 	and.w	r3, r3, #1
 800113e:	2b00      	cmp	r3, #0
 8001140:	d044      	beq.n	80011cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	2b01      	cmp	r3, #1
 8001148:	d107      	bne.n	800115a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800114a:	4b47      	ldr	r3, [pc, #284]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001152:	2b00      	cmp	r3, #0
 8001154:	d119      	bne.n	800118a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001156:	2301      	movs	r3, #1
 8001158:	e07f      	b.n	800125a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	2b02      	cmp	r3, #2
 8001160:	d003      	beq.n	800116a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001166:	2b03      	cmp	r3, #3
 8001168:	d107      	bne.n	800117a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800116a:	4b3f      	ldr	r3, [pc, #252]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001172:	2b00      	cmp	r3, #0
 8001174:	d109      	bne.n	800118a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001176:	2301      	movs	r3, #1
 8001178:	e06f      	b.n	800125a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800117a:	4b3b      	ldr	r3, [pc, #236]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f003 0302 	and.w	r3, r3, #2
 8001182:	2b00      	cmp	r3, #0
 8001184:	d101      	bne.n	800118a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	e067      	b.n	800125a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800118a:	4b37      	ldr	r3, [pc, #220]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	f023 0203 	bic.w	r2, r3, #3
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	4934      	ldr	r1, [pc, #208]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 8001198:	4313      	orrs	r3, r2
 800119a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800119c:	f7ff fd04 	bl	8000ba8 <HAL_GetTick>
 80011a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011a2:	e00a      	b.n	80011ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011a4:	f7ff fd00 	bl	8000ba8 <HAL_GetTick>
 80011a8:	4602      	mov	r2, r0
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	1ad3      	subs	r3, r2, r3
 80011ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d901      	bls.n	80011ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80011b6:	2303      	movs	r3, #3
 80011b8:	e04f      	b.n	800125a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011ba:	4b2b      	ldr	r3, [pc, #172]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 80011bc:	689b      	ldr	r3, [r3, #8]
 80011be:	f003 020c 	and.w	r2, r3, #12
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d1eb      	bne.n	80011a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80011cc:	4b25      	ldr	r3, [pc, #148]	@ (8001264 <HAL_RCC_ClockConfig+0x1b8>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f003 030f 	and.w	r3, r3, #15
 80011d4:	683a      	ldr	r2, [r7, #0]
 80011d6:	429a      	cmp	r2, r3
 80011d8:	d20c      	bcs.n	80011f4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011da:	4b22      	ldr	r3, [pc, #136]	@ (8001264 <HAL_RCC_ClockConfig+0x1b8>)
 80011dc:	683a      	ldr	r2, [r7, #0]
 80011de:	b2d2      	uxtb	r2, r2
 80011e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011e2:	4b20      	ldr	r3, [pc, #128]	@ (8001264 <HAL_RCC_ClockConfig+0x1b8>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f003 030f 	and.w	r3, r3, #15
 80011ea:	683a      	ldr	r2, [r7, #0]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d001      	beq.n	80011f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80011f0:	2301      	movs	r3, #1
 80011f2:	e032      	b.n	800125a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f003 0304 	and.w	r3, r3, #4
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d008      	beq.n	8001212 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001200:	4b19      	ldr	r3, [pc, #100]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 8001202:	689b      	ldr	r3, [r3, #8]
 8001204:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	4916      	ldr	r1, [pc, #88]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800120e:	4313      	orrs	r3, r2
 8001210:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f003 0308 	and.w	r3, r3, #8
 800121a:	2b00      	cmp	r3, #0
 800121c:	d009      	beq.n	8001232 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800121e:	4b12      	ldr	r3, [pc, #72]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	691b      	ldr	r3, [r3, #16]
 800122a:	00db      	lsls	r3, r3, #3
 800122c:	490e      	ldr	r1, [pc, #56]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800122e:	4313      	orrs	r3, r2
 8001230:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001232:	f000 f887 	bl	8001344 <HAL_RCC_GetSysClockFreq>
 8001236:	4602      	mov	r2, r0
 8001238:	4b0b      	ldr	r3, [pc, #44]	@ (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800123a:	689b      	ldr	r3, [r3, #8]
 800123c:	091b      	lsrs	r3, r3, #4
 800123e:	f003 030f 	and.w	r3, r3, #15
 8001242:	490a      	ldr	r1, [pc, #40]	@ (800126c <HAL_RCC_ClockConfig+0x1c0>)
 8001244:	5ccb      	ldrb	r3, [r1, r3]
 8001246:	fa22 f303 	lsr.w	r3, r2, r3
 800124a:	4a09      	ldr	r2, [pc, #36]	@ (8001270 <HAL_RCC_ClockConfig+0x1c4>)
 800124c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800124e:	4b09      	ldr	r3, [pc, #36]	@ (8001274 <HAL_RCC_ClockConfig+0x1c8>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4618      	mov	r0, r3
 8001254:	f7ff fb68 	bl	8000928 <HAL_InitTick>

  return HAL_OK;
 8001258:	2300      	movs	r3, #0
}
 800125a:	4618      	mov	r0, r3
 800125c:	3710      	adds	r7, #16
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	40023c00 	.word	0x40023c00
 8001268:	40023800 	.word	0x40023800
 800126c:	08006140 	.word	0x08006140
 8001270:	20000000 	.word	0x20000000
 8001274:	20000004 	.word	0x20000004

08001278 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800127c:	4b03      	ldr	r3, [pc, #12]	@ (800128c <HAL_RCC_GetHCLKFreq+0x14>)
 800127e:	681b      	ldr	r3, [r3, #0]
}
 8001280:	4618      	mov	r0, r3
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	20000000 	.word	0x20000000

08001290 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001294:	f7ff fff0 	bl	8001278 <HAL_RCC_GetHCLKFreq>
 8001298:	4602      	mov	r2, r0
 800129a:	4b05      	ldr	r3, [pc, #20]	@ (80012b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800129c:	689b      	ldr	r3, [r3, #8]
 800129e:	0a9b      	lsrs	r3, r3, #10
 80012a0:	f003 0307 	and.w	r3, r3, #7
 80012a4:	4903      	ldr	r1, [pc, #12]	@ (80012b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80012a6:	5ccb      	ldrb	r3, [r1, r3]
 80012a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	40023800 	.word	0x40023800
 80012b4:	08006150 	.word	0x08006150

080012b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80012bc:	f7ff ffdc 	bl	8001278 <HAL_RCC_GetHCLKFreq>
 80012c0:	4602      	mov	r2, r0
 80012c2:	4b05      	ldr	r3, [pc, #20]	@ (80012d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80012c4:	689b      	ldr	r3, [r3, #8]
 80012c6:	0b5b      	lsrs	r3, r3, #13
 80012c8:	f003 0307 	and.w	r3, r3, #7
 80012cc:	4903      	ldr	r1, [pc, #12]	@ (80012dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80012ce:	5ccb      	ldrb	r3, [r1, r3]
 80012d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	40023800 	.word	0x40023800
 80012dc:	08006150 	.word	0x08006150

080012e0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	220f      	movs	r2, #15
 80012ee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80012f0:	4b12      	ldr	r3, [pc, #72]	@ (800133c <HAL_RCC_GetClockConfig+0x5c>)
 80012f2:	689b      	ldr	r3, [r3, #8]
 80012f4:	f003 0203 	and.w	r2, r3, #3
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80012fc:	4b0f      	ldr	r3, [pc, #60]	@ (800133c <HAL_RCC_GetClockConfig+0x5c>)
 80012fe:	689b      	ldr	r3, [r3, #8]
 8001300:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001308:	4b0c      	ldr	r3, [pc, #48]	@ (800133c <HAL_RCC_GetClockConfig+0x5c>)
 800130a:	689b      	ldr	r3, [r3, #8]
 800130c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001314:	4b09      	ldr	r3, [pc, #36]	@ (800133c <HAL_RCC_GetClockConfig+0x5c>)
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	08db      	lsrs	r3, r3, #3
 800131a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001322:	4b07      	ldr	r3, [pc, #28]	@ (8001340 <HAL_RCC_GetClockConfig+0x60>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f003 020f 	and.w	r2, r3, #15
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	601a      	str	r2, [r3, #0]
}
 800132e:	bf00      	nop
 8001330:	370c      	adds	r7, #12
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	40023800 	.word	0x40023800
 8001340:	40023c00 	.word	0x40023c00

08001344 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001344:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001348:	b0ae      	sub	sp, #184	@ 0xb8
 800134a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800134c:	2300      	movs	r3, #0
 800134e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001352:	2300      	movs	r3, #0
 8001354:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001358:	2300      	movs	r3, #0
 800135a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800135e:	2300      	movs	r3, #0
 8001360:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001364:	2300      	movs	r3, #0
 8001366:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800136a:	4bcb      	ldr	r3, [pc, #812]	@ (8001698 <HAL_RCC_GetSysClockFreq+0x354>)
 800136c:	689b      	ldr	r3, [r3, #8]
 800136e:	f003 030c 	and.w	r3, r3, #12
 8001372:	2b0c      	cmp	r3, #12
 8001374:	f200 8206 	bhi.w	8001784 <HAL_RCC_GetSysClockFreq+0x440>
 8001378:	a201      	add	r2, pc, #4	@ (adr r2, 8001380 <HAL_RCC_GetSysClockFreq+0x3c>)
 800137a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800137e:	bf00      	nop
 8001380:	080013b5 	.word	0x080013b5
 8001384:	08001785 	.word	0x08001785
 8001388:	08001785 	.word	0x08001785
 800138c:	08001785 	.word	0x08001785
 8001390:	080013bd 	.word	0x080013bd
 8001394:	08001785 	.word	0x08001785
 8001398:	08001785 	.word	0x08001785
 800139c:	08001785 	.word	0x08001785
 80013a0:	080013c5 	.word	0x080013c5
 80013a4:	08001785 	.word	0x08001785
 80013a8:	08001785 	.word	0x08001785
 80013ac:	08001785 	.word	0x08001785
 80013b0:	080015b5 	.word	0x080015b5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80013b4:	4bb9      	ldr	r3, [pc, #740]	@ (800169c <HAL_RCC_GetSysClockFreq+0x358>)
 80013b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80013ba:	e1e7      	b.n	800178c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80013bc:	4bb8      	ldr	r3, [pc, #736]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x35c>)
 80013be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80013c2:	e1e3      	b.n	800178c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80013c4:	4bb4      	ldr	r3, [pc, #720]	@ (8001698 <HAL_RCC_GetSysClockFreq+0x354>)
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80013cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80013d0:	4bb1      	ldr	r3, [pc, #708]	@ (8001698 <HAL_RCC_GetSysClockFreq+0x354>)
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d071      	beq.n	80014c0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013dc:	4bae      	ldr	r3, [pc, #696]	@ (8001698 <HAL_RCC_GetSysClockFreq+0x354>)
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	099b      	lsrs	r3, r3, #6
 80013e2:	2200      	movs	r2, #0
 80013e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80013e8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80013ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80013f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80013f4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80013f8:	2300      	movs	r3, #0
 80013fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80013fe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001402:	4622      	mov	r2, r4
 8001404:	462b      	mov	r3, r5
 8001406:	f04f 0000 	mov.w	r0, #0
 800140a:	f04f 0100 	mov.w	r1, #0
 800140e:	0159      	lsls	r1, r3, #5
 8001410:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001414:	0150      	lsls	r0, r2, #5
 8001416:	4602      	mov	r2, r0
 8001418:	460b      	mov	r3, r1
 800141a:	4621      	mov	r1, r4
 800141c:	1a51      	subs	r1, r2, r1
 800141e:	6439      	str	r1, [r7, #64]	@ 0x40
 8001420:	4629      	mov	r1, r5
 8001422:	eb63 0301 	sbc.w	r3, r3, r1
 8001426:	647b      	str	r3, [r7, #68]	@ 0x44
 8001428:	f04f 0200 	mov.w	r2, #0
 800142c:	f04f 0300 	mov.w	r3, #0
 8001430:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001434:	4649      	mov	r1, r9
 8001436:	018b      	lsls	r3, r1, #6
 8001438:	4641      	mov	r1, r8
 800143a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800143e:	4641      	mov	r1, r8
 8001440:	018a      	lsls	r2, r1, #6
 8001442:	4641      	mov	r1, r8
 8001444:	1a51      	subs	r1, r2, r1
 8001446:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001448:	4649      	mov	r1, r9
 800144a:	eb63 0301 	sbc.w	r3, r3, r1
 800144e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001450:	f04f 0200 	mov.w	r2, #0
 8001454:	f04f 0300 	mov.w	r3, #0
 8001458:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800145c:	4649      	mov	r1, r9
 800145e:	00cb      	lsls	r3, r1, #3
 8001460:	4641      	mov	r1, r8
 8001462:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001466:	4641      	mov	r1, r8
 8001468:	00ca      	lsls	r2, r1, #3
 800146a:	4610      	mov	r0, r2
 800146c:	4619      	mov	r1, r3
 800146e:	4603      	mov	r3, r0
 8001470:	4622      	mov	r2, r4
 8001472:	189b      	adds	r3, r3, r2
 8001474:	633b      	str	r3, [r7, #48]	@ 0x30
 8001476:	462b      	mov	r3, r5
 8001478:	460a      	mov	r2, r1
 800147a:	eb42 0303 	adc.w	r3, r2, r3
 800147e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001480:	f04f 0200 	mov.w	r2, #0
 8001484:	f04f 0300 	mov.w	r3, #0
 8001488:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800148c:	4629      	mov	r1, r5
 800148e:	024b      	lsls	r3, r1, #9
 8001490:	4621      	mov	r1, r4
 8001492:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001496:	4621      	mov	r1, r4
 8001498:	024a      	lsls	r2, r1, #9
 800149a:	4610      	mov	r0, r2
 800149c:	4619      	mov	r1, r3
 800149e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80014a2:	2200      	movs	r2, #0
 80014a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80014a8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80014ac:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80014b0:	f7fe fefe 	bl	80002b0 <__aeabi_uldivmod>
 80014b4:	4602      	mov	r2, r0
 80014b6:	460b      	mov	r3, r1
 80014b8:	4613      	mov	r3, r2
 80014ba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80014be:	e067      	b.n	8001590 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014c0:	4b75      	ldr	r3, [pc, #468]	@ (8001698 <HAL_RCC_GetSysClockFreq+0x354>)
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	099b      	lsrs	r3, r3, #6
 80014c6:	2200      	movs	r2, #0
 80014c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80014cc:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80014d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80014d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014d8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80014da:	2300      	movs	r3, #0
 80014dc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80014de:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80014e2:	4622      	mov	r2, r4
 80014e4:	462b      	mov	r3, r5
 80014e6:	f04f 0000 	mov.w	r0, #0
 80014ea:	f04f 0100 	mov.w	r1, #0
 80014ee:	0159      	lsls	r1, r3, #5
 80014f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80014f4:	0150      	lsls	r0, r2, #5
 80014f6:	4602      	mov	r2, r0
 80014f8:	460b      	mov	r3, r1
 80014fa:	4621      	mov	r1, r4
 80014fc:	1a51      	subs	r1, r2, r1
 80014fe:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001500:	4629      	mov	r1, r5
 8001502:	eb63 0301 	sbc.w	r3, r3, r1
 8001506:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001508:	f04f 0200 	mov.w	r2, #0
 800150c:	f04f 0300 	mov.w	r3, #0
 8001510:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001514:	4649      	mov	r1, r9
 8001516:	018b      	lsls	r3, r1, #6
 8001518:	4641      	mov	r1, r8
 800151a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800151e:	4641      	mov	r1, r8
 8001520:	018a      	lsls	r2, r1, #6
 8001522:	4641      	mov	r1, r8
 8001524:	ebb2 0a01 	subs.w	sl, r2, r1
 8001528:	4649      	mov	r1, r9
 800152a:	eb63 0b01 	sbc.w	fp, r3, r1
 800152e:	f04f 0200 	mov.w	r2, #0
 8001532:	f04f 0300 	mov.w	r3, #0
 8001536:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800153a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800153e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001542:	4692      	mov	sl, r2
 8001544:	469b      	mov	fp, r3
 8001546:	4623      	mov	r3, r4
 8001548:	eb1a 0303 	adds.w	r3, sl, r3
 800154c:	623b      	str	r3, [r7, #32]
 800154e:	462b      	mov	r3, r5
 8001550:	eb4b 0303 	adc.w	r3, fp, r3
 8001554:	627b      	str	r3, [r7, #36]	@ 0x24
 8001556:	f04f 0200 	mov.w	r2, #0
 800155a:	f04f 0300 	mov.w	r3, #0
 800155e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001562:	4629      	mov	r1, r5
 8001564:	028b      	lsls	r3, r1, #10
 8001566:	4621      	mov	r1, r4
 8001568:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800156c:	4621      	mov	r1, r4
 800156e:	028a      	lsls	r2, r1, #10
 8001570:	4610      	mov	r0, r2
 8001572:	4619      	mov	r1, r3
 8001574:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001578:	2200      	movs	r2, #0
 800157a:	673b      	str	r3, [r7, #112]	@ 0x70
 800157c:	677a      	str	r2, [r7, #116]	@ 0x74
 800157e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001582:	f7fe fe95 	bl	80002b0 <__aeabi_uldivmod>
 8001586:	4602      	mov	r2, r0
 8001588:	460b      	mov	r3, r1
 800158a:	4613      	mov	r3, r2
 800158c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001590:	4b41      	ldr	r3, [pc, #260]	@ (8001698 <HAL_RCC_GetSysClockFreq+0x354>)
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	0c1b      	lsrs	r3, r3, #16
 8001596:	f003 0303 	and.w	r3, r3, #3
 800159a:	3301      	adds	r3, #1
 800159c:	005b      	lsls	r3, r3, #1
 800159e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80015a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80015a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80015aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80015ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80015b2:	e0eb      	b.n	800178c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015b4:	4b38      	ldr	r3, [pc, #224]	@ (8001698 <HAL_RCC_GetSysClockFreq+0x354>)
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80015bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015c0:	4b35      	ldr	r3, [pc, #212]	@ (8001698 <HAL_RCC_GetSysClockFreq+0x354>)
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d06b      	beq.n	80016a4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015cc:	4b32      	ldr	r3, [pc, #200]	@ (8001698 <HAL_RCC_GetSysClockFreq+0x354>)
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	099b      	lsrs	r3, r3, #6
 80015d2:	2200      	movs	r2, #0
 80015d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80015d6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80015d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80015da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015de:	663b      	str	r3, [r7, #96]	@ 0x60
 80015e0:	2300      	movs	r3, #0
 80015e2:	667b      	str	r3, [r7, #100]	@ 0x64
 80015e4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80015e8:	4622      	mov	r2, r4
 80015ea:	462b      	mov	r3, r5
 80015ec:	f04f 0000 	mov.w	r0, #0
 80015f0:	f04f 0100 	mov.w	r1, #0
 80015f4:	0159      	lsls	r1, r3, #5
 80015f6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80015fa:	0150      	lsls	r0, r2, #5
 80015fc:	4602      	mov	r2, r0
 80015fe:	460b      	mov	r3, r1
 8001600:	4621      	mov	r1, r4
 8001602:	1a51      	subs	r1, r2, r1
 8001604:	61b9      	str	r1, [r7, #24]
 8001606:	4629      	mov	r1, r5
 8001608:	eb63 0301 	sbc.w	r3, r3, r1
 800160c:	61fb      	str	r3, [r7, #28]
 800160e:	f04f 0200 	mov.w	r2, #0
 8001612:	f04f 0300 	mov.w	r3, #0
 8001616:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800161a:	4659      	mov	r1, fp
 800161c:	018b      	lsls	r3, r1, #6
 800161e:	4651      	mov	r1, sl
 8001620:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001624:	4651      	mov	r1, sl
 8001626:	018a      	lsls	r2, r1, #6
 8001628:	4651      	mov	r1, sl
 800162a:	ebb2 0801 	subs.w	r8, r2, r1
 800162e:	4659      	mov	r1, fp
 8001630:	eb63 0901 	sbc.w	r9, r3, r1
 8001634:	f04f 0200 	mov.w	r2, #0
 8001638:	f04f 0300 	mov.w	r3, #0
 800163c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001640:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001644:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001648:	4690      	mov	r8, r2
 800164a:	4699      	mov	r9, r3
 800164c:	4623      	mov	r3, r4
 800164e:	eb18 0303 	adds.w	r3, r8, r3
 8001652:	613b      	str	r3, [r7, #16]
 8001654:	462b      	mov	r3, r5
 8001656:	eb49 0303 	adc.w	r3, r9, r3
 800165a:	617b      	str	r3, [r7, #20]
 800165c:	f04f 0200 	mov.w	r2, #0
 8001660:	f04f 0300 	mov.w	r3, #0
 8001664:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001668:	4629      	mov	r1, r5
 800166a:	024b      	lsls	r3, r1, #9
 800166c:	4621      	mov	r1, r4
 800166e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001672:	4621      	mov	r1, r4
 8001674:	024a      	lsls	r2, r1, #9
 8001676:	4610      	mov	r0, r2
 8001678:	4619      	mov	r1, r3
 800167a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800167e:	2200      	movs	r2, #0
 8001680:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001682:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001684:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001688:	f7fe fe12 	bl	80002b0 <__aeabi_uldivmod>
 800168c:	4602      	mov	r2, r0
 800168e:	460b      	mov	r3, r1
 8001690:	4613      	mov	r3, r2
 8001692:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001696:	e065      	b.n	8001764 <HAL_RCC_GetSysClockFreq+0x420>
 8001698:	40023800 	.word	0x40023800
 800169c:	00f42400 	.word	0x00f42400
 80016a0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016a4:	4b3d      	ldr	r3, [pc, #244]	@ (800179c <HAL_RCC_GetSysClockFreq+0x458>)
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	099b      	lsrs	r3, r3, #6
 80016aa:	2200      	movs	r2, #0
 80016ac:	4618      	mov	r0, r3
 80016ae:	4611      	mov	r1, r2
 80016b0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80016b4:	653b      	str	r3, [r7, #80]	@ 0x50
 80016b6:	2300      	movs	r3, #0
 80016b8:	657b      	str	r3, [r7, #84]	@ 0x54
 80016ba:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80016be:	4642      	mov	r2, r8
 80016c0:	464b      	mov	r3, r9
 80016c2:	f04f 0000 	mov.w	r0, #0
 80016c6:	f04f 0100 	mov.w	r1, #0
 80016ca:	0159      	lsls	r1, r3, #5
 80016cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016d0:	0150      	lsls	r0, r2, #5
 80016d2:	4602      	mov	r2, r0
 80016d4:	460b      	mov	r3, r1
 80016d6:	4641      	mov	r1, r8
 80016d8:	1a51      	subs	r1, r2, r1
 80016da:	60b9      	str	r1, [r7, #8]
 80016dc:	4649      	mov	r1, r9
 80016de:	eb63 0301 	sbc.w	r3, r3, r1
 80016e2:	60fb      	str	r3, [r7, #12]
 80016e4:	f04f 0200 	mov.w	r2, #0
 80016e8:	f04f 0300 	mov.w	r3, #0
 80016ec:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80016f0:	4659      	mov	r1, fp
 80016f2:	018b      	lsls	r3, r1, #6
 80016f4:	4651      	mov	r1, sl
 80016f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80016fa:	4651      	mov	r1, sl
 80016fc:	018a      	lsls	r2, r1, #6
 80016fe:	4651      	mov	r1, sl
 8001700:	1a54      	subs	r4, r2, r1
 8001702:	4659      	mov	r1, fp
 8001704:	eb63 0501 	sbc.w	r5, r3, r1
 8001708:	f04f 0200 	mov.w	r2, #0
 800170c:	f04f 0300 	mov.w	r3, #0
 8001710:	00eb      	lsls	r3, r5, #3
 8001712:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001716:	00e2      	lsls	r2, r4, #3
 8001718:	4614      	mov	r4, r2
 800171a:	461d      	mov	r5, r3
 800171c:	4643      	mov	r3, r8
 800171e:	18e3      	adds	r3, r4, r3
 8001720:	603b      	str	r3, [r7, #0]
 8001722:	464b      	mov	r3, r9
 8001724:	eb45 0303 	adc.w	r3, r5, r3
 8001728:	607b      	str	r3, [r7, #4]
 800172a:	f04f 0200 	mov.w	r2, #0
 800172e:	f04f 0300 	mov.w	r3, #0
 8001732:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001736:	4629      	mov	r1, r5
 8001738:	028b      	lsls	r3, r1, #10
 800173a:	4621      	mov	r1, r4
 800173c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001740:	4621      	mov	r1, r4
 8001742:	028a      	lsls	r2, r1, #10
 8001744:	4610      	mov	r0, r2
 8001746:	4619      	mov	r1, r3
 8001748:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800174c:	2200      	movs	r2, #0
 800174e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001750:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001752:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001756:	f7fe fdab 	bl	80002b0 <__aeabi_uldivmod>
 800175a:	4602      	mov	r2, r0
 800175c:	460b      	mov	r3, r1
 800175e:	4613      	mov	r3, r2
 8001760:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001764:	4b0d      	ldr	r3, [pc, #52]	@ (800179c <HAL_RCC_GetSysClockFreq+0x458>)
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	0f1b      	lsrs	r3, r3, #28
 800176a:	f003 0307 	and.w	r3, r3, #7
 800176e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001772:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001776:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800177a:	fbb2 f3f3 	udiv	r3, r2, r3
 800177e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001782:	e003      	b.n	800178c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001784:	4b06      	ldr	r3, [pc, #24]	@ (80017a0 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001786:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800178a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800178c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001790:	4618      	mov	r0, r3
 8001792:	37b8      	adds	r7, #184	@ 0xb8
 8001794:	46bd      	mov	sp, r7
 8001796:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800179a:	bf00      	nop
 800179c:	40023800 	.word	0x40023800
 80017a0:	00f42400 	.word	0x00f42400

080017a4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b086      	sub	sp, #24
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d101      	bne.n	80017b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	e28d      	b.n	8001cd2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f003 0301 	and.w	r3, r3, #1
 80017be:	2b00      	cmp	r3, #0
 80017c0:	f000 8083 	beq.w	80018ca <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80017c4:	4b94      	ldr	r3, [pc, #592]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	f003 030c 	and.w	r3, r3, #12
 80017cc:	2b04      	cmp	r3, #4
 80017ce:	d019      	beq.n	8001804 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80017d0:	4b91      	ldr	r3, [pc, #580]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 80017d2:	689b      	ldr	r3, [r3, #8]
 80017d4:	f003 030c 	and.w	r3, r3, #12
        || \
 80017d8:	2b08      	cmp	r3, #8
 80017da:	d106      	bne.n	80017ea <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80017dc:	4b8e      	ldr	r3, [pc, #568]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80017e8:	d00c      	beq.n	8001804 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017ea:	4b8b      	ldr	r3, [pc, #556]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 80017ec:	689b      	ldr	r3, [r3, #8]
 80017ee:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80017f2:	2b0c      	cmp	r3, #12
 80017f4:	d112      	bne.n	800181c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017f6:	4b88      	ldr	r3, [pc, #544]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001802:	d10b      	bne.n	800181c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001804:	4b84      	ldr	r3, [pc, #528]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800180c:	2b00      	cmp	r3, #0
 800180e:	d05b      	beq.n	80018c8 <HAL_RCC_OscConfig+0x124>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d157      	bne.n	80018c8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001818:	2301      	movs	r3, #1
 800181a:	e25a      	b.n	8001cd2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001824:	d106      	bne.n	8001834 <HAL_RCC_OscConfig+0x90>
 8001826:	4b7c      	ldr	r3, [pc, #496]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4a7b      	ldr	r2, [pc, #492]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 800182c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001830:	6013      	str	r3, [r2, #0]
 8001832:	e01d      	b.n	8001870 <HAL_RCC_OscConfig+0xcc>
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800183c:	d10c      	bne.n	8001858 <HAL_RCC_OscConfig+0xb4>
 800183e:	4b76      	ldr	r3, [pc, #472]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a75      	ldr	r2, [pc, #468]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 8001844:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001848:	6013      	str	r3, [r2, #0]
 800184a:	4b73      	ldr	r3, [pc, #460]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a72      	ldr	r2, [pc, #456]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 8001850:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001854:	6013      	str	r3, [r2, #0]
 8001856:	e00b      	b.n	8001870 <HAL_RCC_OscConfig+0xcc>
 8001858:	4b6f      	ldr	r3, [pc, #444]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a6e      	ldr	r2, [pc, #440]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 800185e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001862:	6013      	str	r3, [r2, #0]
 8001864:	4b6c      	ldr	r3, [pc, #432]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a6b      	ldr	r2, [pc, #428]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 800186a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800186e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d013      	beq.n	80018a0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001878:	f7ff f996 	bl	8000ba8 <HAL_GetTick>
 800187c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800187e:	e008      	b.n	8001892 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001880:	f7ff f992 	bl	8000ba8 <HAL_GetTick>
 8001884:	4602      	mov	r2, r0
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	2b64      	cmp	r3, #100	@ 0x64
 800188c:	d901      	bls.n	8001892 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800188e:	2303      	movs	r3, #3
 8001890:	e21f      	b.n	8001cd2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001892:	4b61      	ldr	r3, [pc, #388]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800189a:	2b00      	cmp	r3, #0
 800189c:	d0f0      	beq.n	8001880 <HAL_RCC_OscConfig+0xdc>
 800189e:	e014      	b.n	80018ca <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018a0:	f7ff f982 	bl	8000ba8 <HAL_GetTick>
 80018a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018a6:	e008      	b.n	80018ba <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018a8:	f7ff f97e 	bl	8000ba8 <HAL_GetTick>
 80018ac:	4602      	mov	r2, r0
 80018ae:	693b      	ldr	r3, [r7, #16]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	2b64      	cmp	r3, #100	@ 0x64
 80018b4:	d901      	bls.n	80018ba <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80018b6:	2303      	movs	r3, #3
 80018b8:	e20b      	b.n	8001cd2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ba:	4b57      	ldr	r3, [pc, #348]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d1f0      	bne.n	80018a8 <HAL_RCC_OscConfig+0x104>
 80018c6:	e000      	b.n	80018ca <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f003 0302 	and.w	r3, r3, #2
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d06f      	beq.n	80019b6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80018d6:	4b50      	ldr	r3, [pc, #320]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	f003 030c 	and.w	r3, r3, #12
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d017      	beq.n	8001912 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80018e2:	4b4d      	ldr	r3, [pc, #308]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	f003 030c 	and.w	r3, r3, #12
        || \
 80018ea:	2b08      	cmp	r3, #8
 80018ec:	d105      	bne.n	80018fa <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80018ee:	4b4a      	ldr	r3, [pc, #296]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d00b      	beq.n	8001912 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80018fa:	4b47      	ldr	r3, [pc, #284]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001902:	2b0c      	cmp	r3, #12
 8001904:	d11c      	bne.n	8001940 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001906:	4b44      	ldr	r3, [pc, #272]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800190e:	2b00      	cmp	r3, #0
 8001910:	d116      	bne.n	8001940 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001912:	4b41      	ldr	r3, [pc, #260]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 0302 	and.w	r3, r3, #2
 800191a:	2b00      	cmp	r3, #0
 800191c:	d005      	beq.n	800192a <HAL_RCC_OscConfig+0x186>
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	68db      	ldr	r3, [r3, #12]
 8001922:	2b01      	cmp	r3, #1
 8001924:	d001      	beq.n	800192a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e1d3      	b.n	8001cd2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800192a:	4b3b      	ldr	r3, [pc, #236]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	691b      	ldr	r3, [r3, #16]
 8001936:	00db      	lsls	r3, r3, #3
 8001938:	4937      	ldr	r1, [pc, #220]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 800193a:	4313      	orrs	r3, r2
 800193c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800193e:	e03a      	b.n	80019b6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d020      	beq.n	800198a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001948:	4b34      	ldr	r3, [pc, #208]	@ (8001a1c <HAL_RCC_OscConfig+0x278>)
 800194a:	2201      	movs	r2, #1
 800194c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800194e:	f7ff f92b 	bl	8000ba8 <HAL_GetTick>
 8001952:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001954:	e008      	b.n	8001968 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001956:	f7ff f927 	bl	8000ba8 <HAL_GetTick>
 800195a:	4602      	mov	r2, r0
 800195c:	693b      	ldr	r3, [r7, #16]
 800195e:	1ad3      	subs	r3, r2, r3
 8001960:	2b02      	cmp	r3, #2
 8001962:	d901      	bls.n	8001968 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001964:	2303      	movs	r3, #3
 8001966:	e1b4      	b.n	8001cd2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001968:	4b2b      	ldr	r3, [pc, #172]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f003 0302 	and.w	r3, r3, #2
 8001970:	2b00      	cmp	r3, #0
 8001972:	d0f0      	beq.n	8001956 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001974:	4b28      	ldr	r3, [pc, #160]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	691b      	ldr	r3, [r3, #16]
 8001980:	00db      	lsls	r3, r3, #3
 8001982:	4925      	ldr	r1, [pc, #148]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 8001984:	4313      	orrs	r3, r2
 8001986:	600b      	str	r3, [r1, #0]
 8001988:	e015      	b.n	80019b6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800198a:	4b24      	ldr	r3, [pc, #144]	@ (8001a1c <HAL_RCC_OscConfig+0x278>)
 800198c:	2200      	movs	r2, #0
 800198e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001990:	f7ff f90a 	bl	8000ba8 <HAL_GetTick>
 8001994:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001996:	e008      	b.n	80019aa <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001998:	f7ff f906 	bl	8000ba8 <HAL_GetTick>
 800199c:	4602      	mov	r2, r0
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	1ad3      	subs	r3, r2, r3
 80019a2:	2b02      	cmp	r3, #2
 80019a4:	d901      	bls.n	80019aa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80019a6:	2303      	movs	r3, #3
 80019a8:	e193      	b.n	8001cd2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f003 0302 	and.w	r3, r3, #2
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d1f0      	bne.n	8001998 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f003 0308 	and.w	r3, r3, #8
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d036      	beq.n	8001a30 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	695b      	ldr	r3, [r3, #20]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d016      	beq.n	80019f8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019ca:	4b15      	ldr	r3, [pc, #84]	@ (8001a20 <HAL_RCC_OscConfig+0x27c>)
 80019cc:	2201      	movs	r2, #1
 80019ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019d0:	f7ff f8ea 	bl	8000ba8 <HAL_GetTick>
 80019d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019d6:	e008      	b.n	80019ea <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019d8:	f7ff f8e6 	bl	8000ba8 <HAL_GetTick>
 80019dc:	4602      	mov	r2, r0
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	2b02      	cmp	r3, #2
 80019e4:	d901      	bls.n	80019ea <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80019e6:	2303      	movs	r3, #3
 80019e8:	e173      	b.n	8001cd2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001a18 <HAL_RCC_OscConfig+0x274>)
 80019ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80019ee:	f003 0302 	and.w	r3, r3, #2
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d0f0      	beq.n	80019d8 <HAL_RCC_OscConfig+0x234>
 80019f6:	e01b      	b.n	8001a30 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019f8:	4b09      	ldr	r3, [pc, #36]	@ (8001a20 <HAL_RCC_OscConfig+0x27c>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019fe:	f7ff f8d3 	bl	8000ba8 <HAL_GetTick>
 8001a02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a04:	e00e      	b.n	8001a24 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a06:	f7ff f8cf 	bl	8000ba8 <HAL_GetTick>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	1ad3      	subs	r3, r2, r3
 8001a10:	2b02      	cmp	r3, #2
 8001a12:	d907      	bls.n	8001a24 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001a14:	2303      	movs	r3, #3
 8001a16:	e15c      	b.n	8001cd2 <HAL_RCC_OscConfig+0x52e>
 8001a18:	40023800 	.word	0x40023800
 8001a1c:	42470000 	.word	0x42470000
 8001a20:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a24:	4b8a      	ldr	r3, [pc, #552]	@ (8001c50 <HAL_RCC_OscConfig+0x4ac>)
 8001a26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a28:	f003 0302 	and.w	r3, r3, #2
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d1ea      	bne.n	8001a06 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f003 0304 	and.w	r3, r3, #4
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	f000 8097 	beq.w	8001b6c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a42:	4b83      	ldr	r3, [pc, #524]	@ (8001c50 <HAL_RCC_OscConfig+0x4ac>)
 8001a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d10f      	bne.n	8001a6e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a4e:	2300      	movs	r3, #0
 8001a50:	60bb      	str	r3, [r7, #8]
 8001a52:	4b7f      	ldr	r3, [pc, #508]	@ (8001c50 <HAL_RCC_OscConfig+0x4ac>)
 8001a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a56:	4a7e      	ldr	r2, [pc, #504]	@ (8001c50 <HAL_RCC_OscConfig+0x4ac>)
 8001a58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a5e:	4b7c      	ldr	r3, [pc, #496]	@ (8001c50 <HAL_RCC_OscConfig+0x4ac>)
 8001a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a66:	60bb      	str	r3, [r7, #8]
 8001a68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a6e:	4b79      	ldr	r3, [pc, #484]	@ (8001c54 <HAL_RCC_OscConfig+0x4b0>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d118      	bne.n	8001aac <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a7a:	4b76      	ldr	r3, [pc, #472]	@ (8001c54 <HAL_RCC_OscConfig+0x4b0>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a75      	ldr	r2, [pc, #468]	@ (8001c54 <HAL_RCC_OscConfig+0x4b0>)
 8001a80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a86:	f7ff f88f 	bl	8000ba8 <HAL_GetTick>
 8001a8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a8c:	e008      	b.n	8001aa0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a8e:	f7ff f88b 	bl	8000ba8 <HAL_GetTick>
 8001a92:	4602      	mov	r2, r0
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	1ad3      	subs	r3, r2, r3
 8001a98:	2b02      	cmp	r3, #2
 8001a9a:	d901      	bls.n	8001aa0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	e118      	b.n	8001cd2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aa0:	4b6c      	ldr	r3, [pc, #432]	@ (8001c54 <HAL_RCC_OscConfig+0x4b0>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d0f0      	beq.n	8001a8e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	2b01      	cmp	r3, #1
 8001ab2:	d106      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x31e>
 8001ab4:	4b66      	ldr	r3, [pc, #408]	@ (8001c50 <HAL_RCC_OscConfig+0x4ac>)
 8001ab6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ab8:	4a65      	ldr	r2, [pc, #404]	@ (8001c50 <HAL_RCC_OscConfig+0x4ac>)
 8001aba:	f043 0301 	orr.w	r3, r3, #1
 8001abe:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ac0:	e01c      	b.n	8001afc <HAL_RCC_OscConfig+0x358>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	689b      	ldr	r3, [r3, #8]
 8001ac6:	2b05      	cmp	r3, #5
 8001ac8:	d10c      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x340>
 8001aca:	4b61      	ldr	r3, [pc, #388]	@ (8001c50 <HAL_RCC_OscConfig+0x4ac>)
 8001acc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ace:	4a60      	ldr	r2, [pc, #384]	@ (8001c50 <HAL_RCC_OscConfig+0x4ac>)
 8001ad0:	f043 0304 	orr.w	r3, r3, #4
 8001ad4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ad6:	4b5e      	ldr	r3, [pc, #376]	@ (8001c50 <HAL_RCC_OscConfig+0x4ac>)
 8001ad8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ada:	4a5d      	ldr	r2, [pc, #372]	@ (8001c50 <HAL_RCC_OscConfig+0x4ac>)
 8001adc:	f043 0301 	orr.w	r3, r3, #1
 8001ae0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ae2:	e00b      	b.n	8001afc <HAL_RCC_OscConfig+0x358>
 8001ae4:	4b5a      	ldr	r3, [pc, #360]	@ (8001c50 <HAL_RCC_OscConfig+0x4ac>)
 8001ae6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ae8:	4a59      	ldr	r2, [pc, #356]	@ (8001c50 <HAL_RCC_OscConfig+0x4ac>)
 8001aea:	f023 0301 	bic.w	r3, r3, #1
 8001aee:	6713      	str	r3, [r2, #112]	@ 0x70
 8001af0:	4b57      	ldr	r3, [pc, #348]	@ (8001c50 <HAL_RCC_OscConfig+0x4ac>)
 8001af2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001af4:	4a56      	ldr	r2, [pc, #344]	@ (8001c50 <HAL_RCC_OscConfig+0x4ac>)
 8001af6:	f023 0304 	bic.w	r3, r3, #4
 8001afa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d015      	beq.n	8001b30 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b04:	f7ff f850 	bl	8000ba8 <HAL_GetTick>
 8001b08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b0a:	e00a      	b.n	8001b22 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b0c:	f7ff f84c 	bl	8000ba8 <HAL_GetTick>
 8001b10:	4602      	mov	r2, r0
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	1ad3      	subs	r3, r2, r3
 8001b16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d901      	bls.n	8001b22 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001b1e:	2303      	movs	r3, #3
 8001b20:	e0d7      	b.n	8001cd2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b22:	4b4b      	ldr	r3, [pc, #300]	@ (8001c50 <HAL_RCC_OscConfig+0x4ac>)
 8001b24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b26:	f003 0302 	and.w	r3, r3, #2
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d0ee      	beq.n	8001b0c <HAL_RCC_OscConfig+0x368>
 8001b2e:	e014      	b.n	8001b5a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b30:	f7ff f83a 	bl	8000ba8 <HAL_GetTick>
 8001b34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b36:	e00a      	b.n	8001b4e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b38:	f7ff f836 	bl	8000ba8 <HAL_GetTick>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d901      	bls.n	8001b4e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	e0c1      	b.n	8001cd2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b4e:	4b40      	ldr	r3, [pc, #256]	@ (8001c50 <HAL_RCC_OscConfig+0x4ac>)
 8001b50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b52:	f003 0302 	and.w	r3, r3, #2
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d1ee      	bne.n	8001b38 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001b5a:	7dfb      	ldrb	r3, [r7, #23]
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d105      	bne.n	8001b6c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b60:	4b3b      	ldr	r3, [pc, #236]	@ (8001c50 <HAL_RCC_OscConfig+0x4ac>)
 8001b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b64:	4a3a      	ldr	r2, [pc, #232]	@ (8001c50 <HAL_RCC_OscConfig+0x4ac>)
 8001b66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b6a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	699b      	ldr	r3, [r3, #24]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	f000 80ad 	beq.w	8001cd0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b76:	4b36      	ldr	r3, [pc, #216]	@ (8001c50 <HAL_RCC_OscConfig+0x4ac>)
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	f003 030c 	and.w	r3, r3, #12
 8001b7e:	2b08      	cmp	r3, #8
 8001b80:	d060      	beq.n	8001c44 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	699b      	ldr	r3, [r3, #24]
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d145      	bne.n	8001c16 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b8a:	4b33      	ldr	r3, [pc, #204]	@ (8001c58 <HAL_RCC_OscConfig+0x4b4>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b90:	f7ff f80a 	bl	8000ba8 <HAL_GetTick>
 8001b94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b96:	e008      	b.n	8001baa <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b98:	f7ff f806 	bl	8000ba8 <HAL_GetTick>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	1ad3      	subs	r3, r2, r3
 8001ba2:	2b02      	cmp	r3, #2
 8001ba4:	d901      	bls.n	8001baa <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	e093      	b.n	8001cd2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001baa:	4b29      	ldr	r3, [pc, #164]	@ (8001c50 <HAL_RCC_OscConfig+0x4ac>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d1f0      	bne.n	8001b98 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	69da      	ldr	r2, [r3, #28]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6a1b      	ldr	r3, [r3, #32]
 8001bbe:	431a      	orrs	r2, r3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bc4:	019b      	lsls	r3, r3, #6
 8001bc6:	431a      	orrs	r2, r3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bcc:	085b      	lsrs	r3, r3, #1
 8001bce:	3b01      	subs	r3, #1
 8001bd0:	041b      	lsls	r3, r3, #16
 8001bd2:	431a      	orrs	r2, r3
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bd8:	061b      	lsls	r3, r3, #24
 8001bda:	431a      	orrs	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be0:	071b      	lsls	r3, r3, #28
 8001be2:	491b      	ldr	r1, [pc, #108]	@ (8001c50 <HAL_RCC_OscConfig+0x4ac>)
 8001be4:	4313      	orrs	r3, r2
 8001be6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001be8:	4b1b      	ldr	r3, [pc, #108]	@ (8001c58 <HAL_RCC_OscConfig+0x4b4>)
 8001bea:	2201      	movs	r2, #1
 8001bec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bee:	f7fe ffdb 	bl	8000ba8 <HAL_GetTick>
 8001bf2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bf4:	e008      	b.n	8001c08 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bf6:	f7fe ffd7 	bl	8000ba8 <HAL_GetTick>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d901      	bls.n	8001c08 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001c04:	2303      	movs	r3, #3
 8001c06:	e064      	b.n	8001cd2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c08:	4b11      	ldr	r3, [pc, #68]	@ (8001c50 <HAL_RCC_OscConfig+0x4ac>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d0f0      	beq.n	8001bf6 <HAL_RCC_OscConfig+0x452>
 8001c14:	e05c      	b.n	8001cd0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c16:	4b10      	ldr	r3, [pc, #64]	@ (8001c58 <HAL_RCC_OscConfig+0x4b4>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c1c:	f7fe ffc4 	bl	8000ba8 <HAL_GetTick>
 8001c20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c22:	e008      	b.n	8001c36 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c24:	f7fe ffc0 	bl	8000ba8 <HAL_GetTick>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	2b02      	cmp	r3, #2
 8001c30:	d901      	bls.n	8001c36 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e04d      	b.n	8001cd2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c36:	4b06      	ldr	r3, [pc, #24]	@ (8001c50 <HAL_RCC_OscConfig+0x4ac>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d1f0      	bne.n	8001c24 <HAL_RCC_OscConfig+0x480>
 8001c42:	e045      	b.n	8001cd0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	699b      	ldr	r3, [r3, #24]
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d107      	bne.n	8001c5c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e040      	b.n	8001cd2 <HAL_RCC_OscConfig+0x52e>
 8001c50:	40023800 	.word	0x40023800
 8001c54:	40007000 	.word	0x40007000
 8001c58:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001c5c:	4b1f      	ldr	r3, [pc, #124]	@ (8001cdc <HAL_RCC_OscConfig+0x538>)
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	699b      	ldr	r3, [r3, #24]
 8001c66:	2b01      	cmp	r3, #1
 8001c68:	d030      	beq.n	8001ccc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d129      	bne.n	8001ccc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c82:	429a      	cmp	r2, r3
 8001c84:	d122      	bne.n	8001ccc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c86:	68fa      	ldr	r2, [r7, #12]
 8001c88:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001c92:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d119      	bne.n	8001ccc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ca2:	085b      	lsrs	r3, r3, #1
 8001ca4:	3b01      	subs	r3, #1
 8001ca6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d10f      	bne.n	8001ccc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cb6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d107      	bne.n	8001ccc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d001      	beq.n	8001cd0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	e000      	b.n	8001cd2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001cd0:	2300      	movs	r3, #0
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3718      	adds	r7, #24
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	40023800 	.word	0x40023800

08001ce0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d101      	bne.n	8001cf2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e041      	b.n	8001d76 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d106      	bne.n	8001d0c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2200      	movs	r2, #0
 8001d02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d06:	6878      	ldr	r0, [r7, #4]
 8001d08:	f000 f839 	bl	8001d7e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2202      	movs	r2, #2
 8001d10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	3304      	adds	r3, #4
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	4610      	mov	r0, r2
 8001d20:	f000 f9c0 	bl	80020a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2201      	movs	r2, #1
 8001d28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2201      	movs	r2, #1
 8001d30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2201      	movs	r2, #1
 8001d38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2201      	movs	r2, #1
 8001d40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2201      	movs	r2, #1
 8001d48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2201      	movs	r2, #1
 8001d50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2201      	movs	r2, #1
 8001d58:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2201      	movs	r2, #1
 8001d60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2201      	movs	r2, #1
 8001d68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2201      	movs	r2, #1
 8001d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001d74:	2300      	movs	r3, #0
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3708      	adds	r7, #8
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}

08001d7e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	b083      	sub	sp, #12
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d86:	bf00      	nop
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
	...

08001d94 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b085      	sub	sp, #20
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001da2:	b2db      	uxtb	r3, r3
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d001      	beq.n	8001dac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001da8:	2301      	movs	r3, #1
 8001daa:	e04e      	b.n	8001e4a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2202      	movs	r2, #2
 8001db0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	68da      	ldr	r2, [r3, #12]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f042 0201 	orr.w	r2, r2, #1
 8001dc2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a23      	ldr	r2, [pc, #140]	@ (8001e58 <HAL_TIM_Base_Start_IT+0xc4>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d022      	beq.n	8001e14 <HAL_TIM_Base_Start_IT+0x80>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001dd6:	d01d      	beq.n	8001e14 <HAL_TIM_Base_Start_IT+0x80>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a1f      	ldr	r2, [pc, #124]	@ (8001e5c <HAL_TIM_Base_Start_IT+0xc8>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d018      	beq.n	8001e14 <HAL_TIM_Base_Start_IT+0x80>
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4a1e      	ldr	r2, [pc, #120]	@ (8001e60 <HAL_TIM_Base_Start_IT+0xcc>)
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d013      	beq.n	8001e14 <HAL_TIM_Base_Start_IT+0x80>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a1c      	ldr	r2, [pc, #112]	@ (8001e64 <HAL_TIM_Base_Start_IT+0xd0>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d00e      	beq.n	8001e14 <HAL_TIM_Base_Start_IT+0x80>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4a1b      	ldr	r2, [pc, #108]	@ (8001e68 <HAL_TIM_Base_Start_IT+0xd4>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d009      	beq.n	8001e14 <HAL_TIM_Base_Start_IT+0x80>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a19      	ldr	r2, [pc, #100]	@ (8001e6c <HAL_TIM_Base_Start_IT+0xd8>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d004      	beq.n	8001e14 <HAL_TIM_Base_Start_IT+0x80>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a18      	ldr	r2, [pc, #96]	@ (8001e70 <HAL_TIM_Base_Start_IT+0xdc>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d111      	bne.n	8001e38 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	689b      	ldr	r3, [r3, #8]
 8001e1a:	f003 0307 	and.w	r3, r3, #7
 8001e1e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	2b06      	cmp	r3, #6
 8001e24:	d010      	beq.n	8001e48 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f042 0201 	orr.w	r2, r2, #1
 8001e34:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e36:	e007      	b.n	8001e48 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f042 0201 	orr.w	r2, r2, #1
 8001e46:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e48:	2300      	movs	r3, #0
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3714      	adds	r7, #20
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	40010000 	.word	0x40010000
 8001e5c:	40000400 	.word	0x40000400
 8001e60:	40000800 	.word	0x40000800
 8001e64:	40000c00 	.word	0x40000c00
 8001e68:	40010400 	.word	0x40010400
 8001e6c:	40014000 	.word	0x40014000
 8001e70:	40001800 	.word	0x40001800

08001e74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	68db      	ldr	r3, [r3, #12]
 8001e82:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	691b      	ldr	r3, [r3, #16]
 8001e8a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	f003 0302 	and.w	r3, r3, #2
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d020      	beq.n	8001ed8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	f003 0302 	and.w	r3, r3, #2
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d01b      	beq.n	8001ed8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f06f 0202 	mvn.w	r2, #2
 8001ea8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2201      	movs	r2, #1
 8001eae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	699b      	ldr	r3, [r3, #24]
 8001eb6:	f003 0303 	and.w	r3, r3, #3
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d003      	beq.n	8001ec6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ebe:	6878      	ldr	r0, [r7, #4]
 8001ec0:	f000 f8d2 	bl	8002068 <HAL_TIM_IC_CaptureCallback>
 8001ec4:	e005      	b.n	8001ed2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f000 f8c4 	bl	8002054 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ecc:	6878      	ldr	r0, [r7, #4]
 8001ece:	f000 f8d5 	bl	800207c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	f003 0304 	and.w	r3, r3, #4
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d020      	beq.n	8001f24 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	f003 0304 	and.w	r3, r3, #4
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d01b      	beq.n	8001f24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f06f 0204 	mvn.w	r2, #4
 8001ef4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2202      	movs	r2, #2
 8001efa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	699b      	ldr	r3, [r3, #24]
 8001f02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d003      	beq.n	8001f12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f000 f8ac 	bl	8002068 <HAL_TIM_IC_CaptureCallback>
 8001f10:	e005      	b.n	8001f1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f000 f89e 	bl	8002054 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f000 f8af 	bl	800207c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	f003 0308 	and.w	r3, r3, #8
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d020      	beq.n	8001f70 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	f003 0308 	and.w	r3, r3, #8
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d01b      	beq.n	8001f70 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f06f 0208 	mvn.w	r2, #8
 8001f40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2204      	movs	r2, #4
 8001f46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	69db      	ldr	r3, [r3, #28]
 8001f4e:	f003 0303 	and.w	r3, r3, #3
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d003      	beq.n	8001f5e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f000 f886 	bl	8002068 <HAL_TIM_IC_CaptureCallback>
 8001f5c:	e005      	b.n	8001f6a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	f000 f878 	bl	8002054 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f64:	6878      	ldr	r0, [r7, #4]
 8001f66:	f000 f889 	bl	800207c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	f003 0310 	and.w	r3, r3, #16
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d020      	beq.n	8001fbc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	f003 0310 	and.w	r3, r3, #16
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d01b      	beq.n	8001fbc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f06f 0210 	mvn.w	r2, #16
 8001f8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2208      	movs	r2, #8
 8001f92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	69db      	ldr	r3, [r3, #28]
 8001f9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d003      	beq.n	8001faa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f000 f860 	bl	8002068 <HAL_TIM_IC_CaptureCallback>
 8001fa8:	e005      	b.n	8001fb6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f000 f852 	bl	8002054 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	f000 f863 	bl	800207c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	f003 0301 	and.w	r3, r3, #1
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d00c      	beq.n	8001fe0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	f003 0301 	and.w	r3, r3, #1
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d007      	beq.n	8001fe0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f06f 0201 	mvn.w	r2, #1
 8001fd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f7fe fc18 	bl	8000810 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d00c      	beq.n	8002004 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d007      	beq.n	8002004 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001ffc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001ffe:	6878      	ldr	r0, [r7, #4]
 8002000:	f000 f900 	bl	8002204 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800200a:	2b00      	cmp	r3, #0
 800200c:	d00c      	beq.n	8002028 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002014:	2b00      	cmp	r3, #0
 8002016:	d007      	beq.n	8002028 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002020:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	f000 f834 	bl	8002090 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	f003 0320 	and.w	r3, r3, #32
 800202e:	2b00      	cmp	r3, #0
 8002030:	d00c      	beq.n	800204c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	f003 0320 	and.w	r3, r3, #32
 8002038:	2b00      	cmp	r3, #0
 800203a:	d007      	beq.n	800204c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f06f 0220 	mvn.w	r2, #32
 8002044:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f000 f8d2 	bl	80021f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800204c:	bf00      	nop
 800204e:	3710      	adds	r7, #16
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}

08002054 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800205c:	bf00      	nop
 800205e:	370c      	adds	r7, #12
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr

08002068 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002070:	bf00      	nop
 8002072:	370c      	adds	r7, #12
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002084:	bf00      	nop
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr

08002090 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002098:	bf00      	nop
 800209a:	370c      	adds	r7, #12
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr

080020a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b085      	sub	sp, #20
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
 80020ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	4a43      	ldr	r2, [pc, #268]	@ (80021c4 <TIM_Base_SetConfig+0x120>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d013      	beq.n	80020e4 <TIM_Base_SetConfig+0x40>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020c2:	d00f      	beq.n	80020e4 <TIM_Base_SetConfig+0x40>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	4a40      	ldr	r2, [pc, #256]	@ (80021c8 <TIM_Base_SetConfig+0x124>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d00b      	beq.n	80020e4 <TIM_Base_SetConfig+0x40>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	4a3f      	ldr	r2, [pc, #252]	@ (80021cc <TIM_Base_SetConfig+0x128>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d007      	beq.n	80020e4 <TIM_Base_SetConfig+0x40>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	4a3e      	ldr	r2, [pc, #248]	@ (80021d0 <TIM_Base_SetConfig+0x12c>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d003      	beq.n	80020e4 <TIM_Base_SetConfig+0x40>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	4a3d      	ldr	r2, [pc, #244]	@ (80021d4 <TIM_Base_SetConfig+0x130>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d108      	bne.n	80020f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80020ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	68fa      	ldr	r2, [r7, #12]
 80020f2:	4313      	orrs	r3, r2
 80020f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4a32      	ldr	r2, [pc, #200]	@ (80021c4 <TIM_Base_SetConfig+0x120>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d02b      	beq.n	8002156 <TIM_Base_SetConfig+0xb2>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002104:	d027      	beq.n	8002156 <TIM_Base_SetConfig+0xb2>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a2f      	ldr	r2, [pc, #188]	@ (80021c8 <TIM_Base_SetConfig+0x124>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d023      	beq.n	8002156 <TIM_Base_SetConfig+0xb2>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a2e      	ldr	r2, [pc, #184]	@ (80021cc <TIM_Base_SetConfig+0x128>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d01f      	beq.n	8002156 <TIM_Base_SetConfig+0xb2>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a2d      	ldr	r2, [pc, #180]	@ (80021d0 <TIM_Base_SetConfig+0x12c>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d01b      	beq.n	8002156 <TIM_Base_SetConfig+0xb2>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4a2c      	ldr	r2, [pc, #176]	@ (80021d4 <TIM_Base_SetConfig+0x130>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d017      	beq.n	8002156 <TIM_Base_SetConfig+0xb2>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4a2b      	ldr	r2, [pc, #172]	@ (80021d8 <TIM_Base_SetConfig+0x134>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d013      	beq.n	8002156 <TIM_Base_SetConfig+0xb2>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4a2a      	ldr	r2, [pc, #168]	@ (80021dc <TIM_Base_SetConfig+0x138>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d00f      	beq.n	8002156 <TIM_Base_SetConfig+0xb2>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a29      	ldr	r2, [pc, #164]	@ (80021e0 <TIM_Base_SetConfig+0x13c>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d00b      	beq.n	8002156 <TIM_Base_SetConfig+0xb2>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4a28      	ldr	r2, [pc, #160]	@ (80021e4 <TIM_Base_SetConfig+0x140>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d007      	beq.n	8002156 <TIM_Base_SetConfig+0xb2>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4a27      	ldr	r2, [pc, #156]	@ (80021e8 <TIM_Base_SetConfig+0x144>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d003      	beq.n	8002156 <TIM_Base_SetConfig+0xb2>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a26      	ldr	r2, [pc, #152]	@ (80021ec <TIM_Base_SetConfig+0x148>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d108      	bne.n	8002168 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800215c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	68db      	ldr	r3, [r3, #12]
 8002162:	68fa      	ldr	r2, [r7, #12]
 8002164:	4313      	orrs	r3, r2
 8002166:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	695b      	ldr	r3, [r3, #20]
 8002172:	4313      	orrs	r3, r2
 8002174:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	689a      	ldr	r2, [r3, #8]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4a0e      	ldr	r2, [pc, #56]	@ (80021c4 <TIM_Base_SetConfig+0x120>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d003      	beq.n	8002196 <TIM_Base_SetConfig+0xf2>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4a10      	ldr	r2, [pc, #64]	@ (80021d4 <TIM_Base_SetConfig+0x130>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d103      	bne.n	800219e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	691a      	ldr	r2, [r3, #16]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f043 0204 	orr.w	r2, r3, #4
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2201      	movs	r2, #1
 80021ae:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	68fa      	ldr	r2, [r7, #12]
 80021b4:	601a      	str	r2, [r3, #0]
}
 80021b6:	bf00      	nop
 80021b8:	3714      	adds	r7, #20
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	40010000 	.word	0x40010000
 80021c8:	40000400 	.word	0x40000400
 80021cc:	40000800 	.word	0x40000800
 80021d0:	40000c00 	.word	0x40000c00
 80021d4:	40010400 	.word	0x40010400
 80021d8:	40014000 	.word	0x40014000
 80021dc:	40014400 	.word	0x40014400
 80021e0:	40014800 	.word	0x40014800
 80021e4:	40001800 	.word	0x40001800
 80021e8:	40001c00 	.word	0x40001c00
 80021ec:	40002000 	.word	0x40002000

080021f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80021f8:	bf00      	nop
 80021fa:	370c      	adds	r7, #12
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr

08002204 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800220c:	bf00      	nop
 800220e:	370c      	adds	r7, #12
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr

08002218 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d101      	bne.n	800222a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e042      	b.n	80022b0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002230:	b2db      	uxtb	r3, r3
 8002232:	2b00      	cmp	r3, #0
 8002234:	d106      	bne.n	8002244 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2200      	movs	r2, #0
 800223a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f7fe fb2a 	bl	8000898 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2224      	movs	r2, #36	@ 0x24
 8002248:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	68da      	ldr	r2, [r3, #12]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800225a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f000 f973 	bl	8002548 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	691a      	ldr	r2, [r3, #16]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002270:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	695a      	ldr	r2, [r3, #20]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002280:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	68da      	ldr	r2, [r3, #12]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002290:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2200      	movs	r2, #0
 8002296:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2220      	movs	r2, #32
 800229c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2220      	movs	r2, #32
 80022a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2200      	movs	r2, #0
 80022ac:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80022ae:	2300      	movs	r3, #0
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	3708      	adds	r7, #8
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b08a      	sub	sp, #40	@ 0x28
 80022bc:	af02      	add	r7, sp, #8
 80022be:	60f8      	str	r0, [r7, #12]
 80022c0:	60b9      	str	r1, [r7, #8]
 80022c2:	603b      	str	r3, [r7, #0]
 80022c4:	4613      	mov	r3, r2
 80022c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80022c8:	2300      	movs	r3, #0
 80022ca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	2b20      	cmp	r3, #32
 80022d6:	d175      	bne.n	80023c4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d002      	beq.n	80022e4 <HAL_UART_Transmit+0x2c>
 80022de:	88fb      	ldrh	r3, [r7, #6]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d101      	bne.n	80022e8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	e06e      	b.n	80023c6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2200      	movs	r2, #0
 80022ec:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2221      	movs	r2, #33	@ 0x21
 80022f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80022f6:	f7fe fc57 	bl	8000ba8 <HAL_GetTick>
 80022fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	88fa      	ldrh	r2, [r7, #6]
 8002300:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	88fa      	ldrh	r2, [r7, #6]
 8002306:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002310:	d108      	bne.n	8002324 <HAL_UART_Transmit+0x6c>
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	691b      	ldr	r3, [r3, #16]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d104      	bne.n	8002324 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800231a:	2300      	movs	r3, #0
 800231c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	61bb      	str	r3, [r7, #24]
 8002322:	e003      	b.n	800232c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002328:	2300      	movs	r3, #0
 800232a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800232c:	e02e      	b.n	800238c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	9300      	str	r3, [sp, #0]
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	2200      	movs	r2, #0
 8002336:	2180      	movs	r1, #128	@ 0x80
 8002338:	68f8      	ldr	r0, [r7, #12]
 800233a:	f000 f848 	bl	80023ce <UART_WaitOnFlagUntilTimeout>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d005      	beq.n	8002350 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	2220      	movs	r2, #32
 8002348:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800234c:	2303      	movs	r3, #3
 800234e:	e03a      	b.n	80023c6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d10b      	bne.n	800236e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002356:	69bb      	ldr	r3, [r7, #24]
 8002358:	881b      	ldrh	r3, [r3, #0]
 800235a:	461a      	mov	r2, r3
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002364:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002366:	69bb      	ldr	r3, [r7, #24]
 8002368:	3302      	adds	r3, #2
 800236a:	61bb      	str	r3, [r7, #24]
 800236c:	e007      	b.n	800237e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	781a      	ldrb	r2, [r3, #0]
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	3301      	adds	r3, #1
 800237c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002382:	b29b      	uxth	r3, r3
 8002384:	3b01      	subs	r3, #1
 8002386:	b29a      	uxth	r2, r3
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002390:	b29b      	uxth	r3, r3
 8002392:	2b00      	cmp	r3, #0
 8002394:	d1cb      	bne.n	800232e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	9300      	str	r3, [sp, #0]
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	2200      	movs	r2, #0
 800239e:	2140      	movs	r1, #64	@ 0x40
 80023a0:	68f8      	ldr	r0, [r7, #12]
 80023a2:	f000 f814 	bl	80023ce <UART_WaitOnFlagUntilTimeout>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d005      	beq.n	80023b8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2220      	movs	r2, #32
 80023b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80023b4:	2303      	movs	r3, #3
 80023b6:	e006      	b.n	80023c6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	2220      	movs	r2, #32
 80023bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80023c0:	2300      	movs	r3, #0
 80023c2:	e000      	b.n	80023c6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80023c4:	2302      	movs	r3, #2
  }
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3720      	adds	r7, #32
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}

080023ce <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80023ce:	b580      	push	{r7, lr}
 80023d0:	b086      	sub	sp, #24
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	60f8      	str	r0, [r7, #12]
 80023d6:	60b9      	str	r1, [r7, #8]
 80023d8:	603b      	str	r3, [r7, #0]
 80023da:	4613      	mov	r3, r2
 80023dc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023de:	e03b      	b.n	8002458 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023e0:	6a3b      	ldr	r3, [r7, #32]
 80023e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80023e6:	d037      	beq.n	8002458 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023e8:	f7fe fbde 	bl	8000ba8 <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	6a3a      	ldr	r2, [r7, #32]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d302      	bcc.n	80023fe <UART_WaitOnFlagUntilTimeout+0x30>
 80023f8:	6a3b      	ldr	r3, [r7, #32]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d101      	bne.n	8002402 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80023fe:	2303      	movs	r3, #3
 8002400:	e03a      	b.n	8002478 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	f003 0304 	and.w	r3, r3, #4
 800240c:	2b00      	cmp	r3, #0
 800240e:	d023      	beq.n	8002458 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	2b80      	cmp	r3, #128	@ 0x80
 8002414:	d020      	beq.n	8002458 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	2b40      	cmp	r3, #64	@ 0x40
 800241a:	d01d      	beq.n	8002458 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0308 	and.w	r3, r3, #8
 8002426:	2b08      	cmp	r3, #8
 8002428:	d116      	bne.n	8002458 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800242a:	2300      	movs	r3, #0
 800242c:	617b      	str	r3, [r7, #20]
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	617b      	str	r3, [r7, #20]
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	617b      	str	r3, [r7, #20]
 800243e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002440:	68f8      	ldr	r0, [r7, #12]
 8002442:	f000 f81d 	bl	8002480 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	2208      	movs	r2, #8
 800244a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2200      	movs	r2, #0
 8002450:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	e00f      	b.n	8002478 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	4013      	ands	r3, r2
 8002462:	68ba      	ldr	r2, [r7, #8]
 8002464:	429a      	cmp	r2, r3
 8002466:	bf0c      	ite	eq
 8002468:	2301      	moveq	r3, #1
 800246a:	2300      	movne	r3, #0
 800246c:	b2db      	uxtb	r3, r3
 800246e:	461a      	mov	r2, r3
 8002470:	79fb      	ldrb	r3, [r7, #7]
 8002472:	429a      	cmp	r2, r3
 8002474:	d0b4      	beq.n	80023e0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002476:	2300      	movs	r3, #0
}
 8002478:	4618      	mov	r0, r3
 800247a:	3718      	adds	r7, #24
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}

08002480 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002480:	b480      	push	{r7}
 8002482:	b095      	sub	sp, #84	@ 0x54
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	330c      	adds	r3, #12
 800248e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002490:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002492:	e853 3f00 	ldrex	r3, [r3]
 8002496:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800249a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800249e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	330c      	adds	r3, #12
 80024a6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80024a8:	643a      	str	r2, [r7, #64]	@ 0x40
 80024aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024ac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80024ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80024b0:	e841 2300 	strex	r3, r2, [r1]
 80024b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80024b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d1e5      	bne.n	8002488 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	3314      	adds	r3, #20
 80024c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024c4:	6a3b      	ldr	r3, [r7, #32]
 80024c6:	e853 3f00 	ldrex	r3, [r3]
 80024ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80024cc:	69fb      	ldr	r3, [r7, #28]
 80024ce:	f023 0301 	bic.w	r3, r3, #1
 80024d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	3314      	adds	r3, #20
 80024da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80024dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80024de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80024e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80024e4:	e841 2300 	strex	r3, r2, [r1]
 80024e8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80024ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d1e5      	bne.n	80024bc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f4:	2b01      	cmp	r3, #1
 80024f6:	d119      	bne.n	800252c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	330c      	adds	r3, #12
 80024fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	e853 3f00 	ldrex	r3, [r3]
 8002506:	60bb      	str	r3, [r7, #8]
   return(result);
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	f023 0310 	bic.w	r3, r3, #16
 800250e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	330c      	adds	r3, #12
 8002516:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002518:	61ba      	str	r2, [r7, #24]
 800251a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800251c:	6979      	ldr	r1, [r7, #20]
 800251e:	69ba      	ldr	r2, [r7, #24]
 8002520:	e841 2300 	strex	r3, r2, [r1]
 8002524:	613b      	str	r3, [r7, #16]
   return(result);
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d1e5      	bne.n	80024f8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2220      	movs	r2, #32
 8002530:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800253a:	bf00      	nop
 800253c:	3754      	adds	r7, #84	@ 0x54
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
	...

08002548 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002548:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800254c:	b0c0      	sub	sp, #256	@ 0x100
 800254e:	af00      	add	r7, sp, #0
 8002550:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002554:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	691b      	ldr	r3, [r3, #16]
 800255c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002560:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002564:	68d9      	ldr	r1, [r3, #12]
 8002566:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	ea40 0301 	orr.w	r3, r0, r1
 8002570:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002572:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002576:	689a      	ldr	r2, [r3, #8]
 8002578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800257c:	691b      	ldr	r3, [r3, #16]
 800257e:	431a      	orrs	r2, r3
 8002580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002584:	695b      	ldr	r3, [r3, #20]
 8002586:	431a      	orrs	r2, r3
 8002588:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800258c:	69db      	ldr	r3, [r3, #28]
 800258e:	4313      	orrs	r3, r2
 8002590:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002594:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80025a0:	f021 010c 	bic.w	r1, r1, #12
 80025a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80025ae:	430b      	orrs	r3, r1
 80025b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80025b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	695b      	ldr	r3, [r3, #20]
 80025ba:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80025be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025c2:	6999      	ldr	r1, [r3, #24]
 80025c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	ea40 0301 	orr.w	r3, r0, r1
 80025ce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80025d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	4b8f      	ldr	r3, [pc, #572]	@ (8002814 <UART_SetConfig+0x2cc>)
 80025d8:	429a      	cmp	r2, r3
 80025da:	d005      	beq.n	80025e8 <UART_SetConfig+0xa0>
 80025dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	4b8d      	ldr	r3, [pc, #564]	@ (8002818 <UART_SetConfig+0x2d0>)
 80025e4:	429a      	cmp	r2, r3
 80025e6:	d104      	bne.n	80025f2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80025e8:	f7fe fe66 	bl	80012b8 <HAL_RCC_GetPCLK2Freq>
 80025ec:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80025f0:	e003      	b.n	80025fa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80025f2:	f7fe fe4d 	bl	8001290 <HAL_RCC_GetPCLK1Freq>
 80025f6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025fe:	69db      	ldr	r3, [r3, #28]
 8002600:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002604:	f040 810c 	bne.w	8002820 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002608:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800260c:	2200      	movs	r2, #0
 800260e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002612:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002616:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800261a:	4622      	mov	r2, r4
 800261c:	462b      	mov	r3, r5
 800261e:	1891      	adds	r1, r2, r2
 8002620:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002622:	415b      	adcs	r3, r3
 8002624:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002626:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800262a:	4621      	mov	r1, r4
 800262c:	eb12 0801 	adds.w	r8, r2, r1
 8002630:	4629      	mov	r1, r5
 8002632:	eb43 0901 	adc.w	r9, r3, r1
 8002636:	f04f 0200 	mov.w	r2, #0
 800263a:	f04f 0300 	mov.w	r3, #0
 800263e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002642:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002646:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800264a:	4690      	mov	r8, r2
 800264c:	4699      	mov	r9, r3
 800264e:	4623      	mov	r3, r4
 8002650:	eb18 0303 	adds.w	r3, r8, r3
 8002654:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002658:	462b      	mov	r3, r5
 800265a:	eb49 0303 	adc.w	r3, r9, r3
 800265e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002662:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800266e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002672:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002676:	460b      	mov	r3, r1
 8002678:	18db      	adds	r3, r3, r3
 800267a:	653b      	str	r3, [r7, #80]	@ 0x50
 800267c:	4613      	mov	r3, r2
 800267e:	eb42 0303 	adc.w	r3, r2, r3
 8002682:	657b      	str	r3, [r7, #84]	@ 0x54
 8002684:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002688:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800268c:	f7fd fe10 	bl	80002b0 <__aeabi_uldivmod>
 8002690:	4602      	mov	r2, r0
 8002692:	460b      	mov	r3, r1
 8002694:	4b61      	ldr	r3, [pc, #388]	@ (800281c <UART_SetConfig+0x2d4>)
 8002696:	fba3 2302 	umull	r2, r3, r3, r2
 800269a:	095b      	lsrs	r3, r3, #5
 800269c:	011c      	lsls	r4, r3, #4
 800269e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80026a2:	2200      	movs	r2, #0
 80026a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80026a8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80026ac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80026b0:	4642      	mov	r2, r8
 80026b2:	464b      	mov	r3, r9
 80026b4:	1891      	adds	r1, r2, r2
 80026b6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80026b8:	415b      	adcs	r3, r3
 80026ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80026bc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80026c0:	4641      	mov	r1, r8
 80026c2:	eb12 0a01 	adds.w	sl, r2, r1
 80026c6:	4649      	mov	r1, r9
 80026c8:	eb43 0b01 	adc.w	fp, r3, r1
 80026cc:	f04f 0200 	mov.w	r2, #0
 80026d0:	f04f 0300 	mov.w	r3, #0
 80026d4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80026d8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80026dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80026e0:	4692      	mov	sl, r2
 80026e2:	469b      	mov	fp, r3
 80026e4:	4643      	mov	r3, r8
 80026e6:	eb1a 0303 	adds.w	r3, sl, r3
 80026ea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80026ee:	464b      	mov	r3, r9
 80026f0:	eb4b 0303 	adc.w	r3, fp, r3
 80026f4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80026f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	2200      	movs	r2, #0
 8002700:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002704:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002708:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800270c:	460b      	mov	r3, r1
 800270e:	18db      	adds	r3, r3, r3
 8002710:	643b      	str	r3, [r7, #64]	@ 0x40
 8002712:	4613      	mov	r3, r2
 8002714:	eb42 0303 	adc.w	r3, r2, r3
 8002718:	647b      	str	r3, [r7, #68]	@ 0x44
 800271a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800271e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002722:	f7fd fdc5 	bl	80002b0 <__aeabi_uldivmod>
 8002726:	4602      	mov	r2, r0
 8002728:	460b      	mov	r3, r1
 800272a:	4611      	mov	r1, r2
 800272c:	4b3b      	ldr	r3, [pc, #236]	@ (800281c <UART_SetConfig+0x2d4>)
 800272e:	fba3 2301 	umull	r2, r3, r3, r1
 8002732:	095b      	lsrs	r3, r3, #5
 8002734:	2264      	movs	r2, #100	@ 0x64
 8002736:	fb02 f303 	mul.w	r3, r2, r3
 800273a:	1acb      	subs	r3, r1, r3
 800273c:	00db      	lsls	r3, r3, #3
 800273e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002742:	4b36      	ldr	r3, [pc, #216]	@ (800281c <UART_SetConfig+0x2d4>)
 8002744:	fba3 2302 	umull	r2, r3, r3, r2
 8002748:	095b      	lsrs	r3, r3, #5
 800274a:	005b      	lsls	r3, r3, #1
 800274c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002750:	441c      	add	r4, r3
 8002752:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002756:	2200      	movs	r2, #0
 8002758:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800275c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002760:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002764:	4642      	mov	r2, r8
 8002766:	464b      	mov	r3, r9
 8002768:	1891      	adds	r1, r2, r2
 800276a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800276c:	415b      	adcs	r3, r3
 800276e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002770:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002774:	4641      	mov	r1, r8
 8002776:	1851      	adds	r1, r2, r1
 8002778:	6339      	str	r1, [r7, #48]	@ 0x30
 800277a:	4649      	mov	r1, r9
 800277c:	414b      	adcs	r3, r1
 800277e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002780:	f04f 0200 	mov.w	r2, #0
 8002784:	f04f 0300 	mov.w	r3, #0
 8002788:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800278c:	4659      	mov	r1, fp
 800278e:	00cb      	lsls	r3, r1, #3
 8002790:	4651      	mov	r1, sl
 8002792:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002796:	4651      	mov	r1, sl
 8002798:	00ca      	lsls	r2, r1, #3
 800279a:	4610      	mov	r0, r2
 800279c:	4619      	mov	r1, r3
 800279e:	4603      	mov	r3, r0
 80027a0:	4642      	mov	r2, r8
 80027a2:	189b      	adds	r3, r3, r2
 80027a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80027a8:	464b      	mov	r3, r9
 80027aa:	460a      	mov	r2, r1
 80027ac:	eb42 0303 	adc.w	r3, r2, r3
 80027b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80027b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	2200      	movs	r2, #0
 80027bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80027c0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80027c4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80027c8:	460b      	mov	r3, r1
 80027ca:	18db      	adds	r3, r3, r3
 80027cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80027ce:	4613      	mov	r3, r2
 80027d0:	eb42 0303 	adc.w	r3, r2, r3
 80027d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80027da:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80027de:	f7fd fd67 	bl	80002b0 <__aeabi_uldivmod>
 80027e2:	4602      	mov	r2, r0
 80027e4:	460b      	mov	r3, r1
 80027e6:	4b0d      	ldr	r3, [pc, #52]	@ (800281c <UART_SetConfig+0x2d4>)
 80027e8:	fba3 1302 	umull	r1, r3, r3, r2
 80027ec:	095b      	lsrs	r3, r3, #5
 80027ee:	2164      	movs	r1, #100	@ 0x64
 80027f0:	fb01 f303 	mul.w	r3, r1, r3
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	00db      	lsls	r3, r3, #3
 80027f8:	3332      	adds	r3, #50	@ 0x32
 80027fa:	4a08      	ldr	r2, [pc, #32]	@ (800281c <UART_SetConfig+0x2d4>)
 80027fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002800:	095b      	lsrs	r3, r3, #5
 8002802:	f003 0207 	and.w	r2, r3, #7
 8002806:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4422      	add	r2, r4
 800280e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002810:	e106      	b.n	8002a20 <UART_SetConfig+0x4d8>
 8002812:	bf00      	nop
 8002814:	40011000 	.word	0x40011000
 8002818:	40011400 	.word	0x40011400
 800281c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002820:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002824:	2200      	movs	r2, #0
 8002826:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800282a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800282e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002832:	4642      	mov	r2, r8
 8002834:	464b      	mov	r3, r9
 8002836:	1891      	adds	r1, r2, r2
 8002838:	6239      	str	r1, [r7, #32]
 800283a:	415b      	adcs	r3, r3
 800283c:	627b      	str	r3, [r7, #36]	@ 0x24
 800283e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002842:	4641      	mov	r1, r8
 8002844:	1854      	adds	r4, r2, r1
 8002846:	4649      	mov	r1, r9
 8002848:	eb43 0501 	adc.w	r5, r3, r1
 800284c:	f04f 0200 	mov.w	r2, #0
 8002850:	f04f 0300 	mov.w	r3, #0
 8002854:	00eb      	lsls	r3, r5, #3
 8002856:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800285a:	00e2      	lsls	r2, r4, #3
 800285c:	4614      	mov	r4, r2
 800285e:	461d      	mov	r5, r3
 8002860:	4643      	mov	r3, r8
 8002862:	18e3      	adds	r3, r4, r3
 8002864:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002868:	464b      	mov	r3, r9
 800286a:	eb45 0303 	adc.w	r3, r5, r3
 800286e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002872:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	2200      	movs	r2, #0
 800287a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800287e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002882:	f04f 0200 	mov.w	r2, #0
 8002886:	f04f 0300 	mov.w	r3, #0
 800288a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800288e:	4629      	mov	r1, r5
 8002890:	008b      	lsls	r3, r1, #2
 8002892:	4621      	mov	r1, r4
 8002894:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002898:	4621      	mov	r1, r4
 800289a:	008a      	lsls	r2, r1, #2
 800289c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80028a0:	f7fd fd06 	bl	80002b0 <__aeabi_uldivmod>
 80028a4:	4602      	mov	r2, r0
 80028a6:	460b      	mov	r3, r1
 80028a8:	4b60      	ldr	r3, [pc, #384]	@ (8002a2c <UART_SetConfig+0x4e4>)
 80028aa:	fba3 2302 	umull	r2, r3, r3, r2
 80028ae:	095b      	lsrs	r3, r3, #5
 80028b0:	011c      	lsls	r4, r3, #4
 80028b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028b6:	2200      	movs	r2, #0
 80028b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80028bc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80028c0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80028c4:	4642      	mov	r2, r8
 80028c6:	464b      	mov	r3, r9
 80028c8:	1891      	adds	r1, r2, r2
 80028ca:	61b9      	str	r1, [r7, #24]
 80028cc:	415b      	adcs	r3, r3
 80028ce:	61fb      	str	r3, [r7, #28]
 80028d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80028d4:	4641      	mov	r1, r8
 80028d6:	1851      	adds	r1, r2, r1
 80028d8:	6139      	str	r1, [r7, #16]
 80028da:	4649      	mov	r1, r9
 80028dc:	414b      	adcs	r3, r1
 80028de:	617b      	str	r3, [r7, #20]
 80028e0:	f04f 0200 	mov.w	r2, #0
 80028e4:	f04f 0300 	mov.w	r3, #0
 80028e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80028ec:	4659      	mov	r1, fp
 80028ee:	00cb      	lsls	r3, r1, #3
 80028f0:	4651      	mov	r1, sl
 80028f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80028f6:	4651      	mov	r1, sl
 80028f8:	00ca      	lsls	r2, r1, #3
 80028fa:	4610      	mov	r0, r2
 80028fc:	4619      	mov	r1, r3
 80028fe:	4603      	mov	r3, r0
 8002900:	4642      	mov	r2, r8
 8002902:	189b      	adds	r3, r3, r2
 8002904:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002908:	464b      	mov	r3, r9
 800290a:	460a      	mov	r2, r1
 800290c:	eb42 0303 	adc.w	r3, r2, r3
 8002910:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	2200      	movs	r2, #0
 800291c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800291e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002920:	f04f 0200 	mov.w	r2, #0
 8002924:	f04f 0300 	mov.w	r3, #0
 8002928:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800292c:	4649      	mov	r1, r9
 800292e:	008b      	lsls	r3, r1, #2
 8002930:	4641      	mov	r1, r8
 8002932:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002936:	4641      	mov	r1, r8
 8002938:	008a      	lsls	r2, r1, #2
 800293a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800293e:	f7fd fcb7 	bl	80002b0 <__aeabi_uldivmod>
 8002942:	4602      	mov	r2, r0
 8002944:	460b      	mov	r3, r1
 8002946:	4611      	mov	r1, r2
 8002948:	4b38      	ldr	r3, [pc, #224]	@ (8002a2c <UART_SetConfig+0x4e4>)
 800294a:	fba3 2301 	umull	r2, r3, r3, r1
 800294e:	095b      	lsrs	r3, r3, #5
 8002950:	2264      	movs	r2, #100	@ 0x64
 8002952:	fb02 f303 	mul.w	r3, r2, r3
 8002956:	1acb      	subs	r3, r1, r3
 8002958:	011b      	lsls	r3, r3, #4
 800295a:	3332      	adds	r3, #50	@ 0x32
 800295c:	4a33      	ldr	r2, [pc, #204]	@ (8002a2c <UART_SetConfig+0x4e4>)
 800295e:	fba2 2303 	umull	r2, r3, r2, r3
 8002962:	095b      	lsrs	r3, r3, #5
 8002964:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002968:	441c      	add	r4, r3
 800296a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800296e:	2200      	movs	r2, #0
 8002970:	673b      	str	r3, [r7, #112]	@ 0x70
 8002972:	677a      	str	r2, [r7, #116]	@ 0x74
 8002974:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002978:	4642      	mov	r2, r8
 800297a:	464b      	mov	r3, r9
 800297c:	1891      	adds	r1, r2, r2
 800297e:	60b9      	str	r1, [r7, #8]
 8002980:	415b      	adcs	r3, r3
 8002982:	60fb      	str	r3, [r7, #12]
 8002984:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002988:	4641      	mov	r1, r8
 800298a:	1851      	adds	r1, r2, r1
 800298c:	6039      	str	r1, [r7, #0]
 800298e:	4649      	mov	r1, r9
 8002990:	414b      	adcs	r3, r1
 8002992:	607b      	str	r3, [r7, #4]
 8002994:	f04f 0200 	mov.w	r2, #0
 8002998:	f04f 0300 	mov.w	r3, #0
 800299c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80029a0:	4659      	mov	r1, fp
 80029a2:	00cb      	lsls	r3, r1, #3
 80029a4:	4651      	mov	r1, sl
 80029a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80029aa:	4651      	mov	r1, sl
 80029ac:	00ca      	lsls	r2, r1, #3
 80029ae:	4610      	mov	r0, r2
 80029b0:	4619      	mov	r1, r3
 80029b2:	4603      	mov	r3, r0
 80029b4:	4642      	mov	r2, r8
 80029b6:	189b      	adds	r3, r3, r2
 80029b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80029ba:	464b      	mov	r3, r9
 80029bc:	460a      	mov	r2, r1
 80029be:	eb42 0303 	adc.w	r3, r2, r3
 80029c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80029c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	2200      	movs	r2, #0
 80029cc:	663b      	str	r3, [r7, #96]	@ 0x60
 80029ce:	667a      	str	r2, [r7, #100]	@ 0x64
 80029d0:	f04f 0200 	mov.w	r2, #0
 80029d4:	f04f 0300 	mov.w	r3, #0
 80029d8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80029dc:	4649      	mov	r1, r9
 80029de:	008b      	lsls	r3, r1, #2
 80029e0:	4641      	mov	r1, r8
 80029e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80029e6:	4641      	mov	r1, r8
 80029e8:	008a      	lsls	r2, r1, #2
 80029ea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80029ee:	f7fd fc5f 	bl	80002b0 <__aeabi_uldivmod>
 80029f2:	4602      	mov	r2, r0
 80029f4:	460b      	mov	r3, r1
 80029f6:	4b0d      	ldr	r3, [pc, #52]	@ (8002a2c <UART_SetConfig+0x4e4>)
 80029f8:	fba3 1302 	umull	r1, r3, r3, r2
 80029fc:	095b      	lsrs	r3, r3, #5
 80029fe:	2164      	movs	r1, #100	@ 0x64
 8002a00:	fb01 f303 	mul.w	r3, r1, r3
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	011b      	lsls	r3, r3, #4
 8002a08:	3332      	adds	r3, #50	@ 0x32
 8002a0a:	4a08      	ldr	r2, [pc, #32]	@ (8002a2c <UART_SetConfig+0x4e4>)
 8002a0c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a10:	095b      	lsrs	r3, r3, #5
 8002a12:	f003 020f 	and.w	r2, r3, #15
 8002a16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4422      	add	r2, r4
 8002a1e:	609a      	str	r2, [r3, #8]
}
 8002a20:	bf00      	nop
 8002a22:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002a26:	46bd      	mov	sp, r7
 8002a28:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a2c:	51eb851f 	.word	0x51eb851f

08002a30 <__NVIC_SetPriority>:
{
 8002a30:	b480      	push	{r7}
 8002a32:	b083      	sub	sp, #12
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	4603      	mov	r3, r0
 8002a38:	6039      	str	r1, [r7, #0]
 8002a3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	db0a      	blt.n	8002a5a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	b2da      	uxtb	r2, r3
 8002a48:	490c      	ldr	r1, [pc, #48]	@ (8002a7c <__NVIC_SetPriority+0x4c>)
 8002a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a4e:	0112      	lsls	r2, r2, #4
 8002a50:	b2d2      	uxtb	r2, r2
 8002a52:	440b      	add	r3, r1
 8002a54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002a58:	e00a      	b.n	8002a70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	b2da      	uxtb	r2, r3
 8002a5e:	4908      	ldr	r1, [pc, #32]	@ (8002a80 <__NVIC_SetPriority+0x50>)
 8002a60:	79fb      	ldrb	r3, [r7, #7]
 8002a62:	f003 030f 	and.w	r3, r3, #15
 8002a66:	3b04      	subs	r3, #4
 8002a68:	0112      	lsls	r2, r2, #4
 8002a6a:	b2d2      	uxtb	r2, r2
 8002a6c:	440b      	add	r3, r1
 8002a6e:	761a      	strb	r2, [r3, #24]
}
 8002a70:	bf00      	nop
 8002a72:	370c      	adds	r7, #12
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr
 8002a7c:	e000e100 	.word	0xe000e100
 8002a80:	e000ed00 	.word	0xe000ed00

08002a84 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002a88:	4b05      	ldr	r3, [pc, #20]	@ (8002aa0 <SysTick_Handler+0x1c>)
 8002a8a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002a8c:	f001 fd6c 	bl	8004568 <xTaskGetSchedulerState>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d001      	beq.n	8002a9a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8002a96:	f002 fb67 	bl	8005168 <xPortSysTickHandler>
  }
}
 8002a9a:	bf00      	nop
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	e000e010 	.word	0xe000e010

08002aa4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002aa8:	2100      	movs	r1, #0
 8002aaa:	f06f 0004 	mvn.w	r0, #4
 8002aae:	f7ff ffbf 	bl	8002a30 <__NVIC_SetPriority>
#endif
}
 8002ab2:	bf00      	nop
 8002ab4:	bd80      	pop	{r7, pc}
	...

08002ab8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002abe:	f3ef 8305 	mrs	r3, IPSR
 8002ac2:	603b      	str	r3, [r7, #0]
  return(result);
 8002ac4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d003      	beq.n	8002ad2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8002aca:	f06f 0305 	mvn.w	r3, #5
 8002ace:	607b      	str	r3, [r7, #4]
 8002ad0:	e00c      	b.n	8002aec <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002ad2:	4b0a      	ldr	r3, [pc, #40]	@ (8002afc <osKernelInitialize+0x44>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d105      	bne.n	8002ae6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8002ada:	4b08      	ldr	r3, [pc, #32]	@ (8002afc <osKernelInitialize+0x44>)
 8002adc:	2201      	movs	r2, #1
 8002ade:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	607b      	str	r3, [r7, #4]
 8002ae4:	e002      	b.n	8002aec <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8002ae6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002aea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002aec:	687b      	ldr	r3, [r7, #4]
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	370c      	adds	r7, #12
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	20000120 	.word	0x20000120

08002b00 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002b06:	f3ef 8305 	mrs	r3, IPSR
 8002b0a:	603b      	str	r3, [r7, #0]
  return(result);
 8002b0c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d003      	beq.n	8002b1a <osKernelStart+0x1a>
    stat = osErrorISR;
 8002b12:	f06f 0305 	mvn.w	r3, #5
 8002b16:	607b      	str	r3, [r7, #4]
 8002b18:	e010      	b.n	8002b3c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8002b1a:	4b0b      	ldr	r3, [pc, #44]	@ (8002b48 <osKernelStart+0x48>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	2b01      	cmp	r3, #1
 8002b20:	d109      	bne.n	8002b36 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002b22:	f7ff ffbf 	bl	8002aa4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8002b26:	4b08      	ldr	r3, [pc, #32]	@ (8002b48 <osKernelStart+0x48>)
 8002b28:	2202      	movs	r2, #2
 8002b2a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002b2c:	f001 f8a6 	bl	8003c7c <vTaskStartScheduler>
      stat = osOK;
 8002b30:	2300      	movs	r3, #0
 8002b32:	607b      	str	r3, [r7, #4]
 8002b34:	e002      	b.n	8002b3c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8002b36:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002b3a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002b3c:	687b      	ldr	r3, [r7, #4]
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	3708      	adds	r7, #8
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	20000120 	.word	0x20000120

08002b4c <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b082      	sub	sp, #8
 8002b50:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002b52:	f3ef 8305 	mrs	r3, IPSR
 8002b56:	603b      	str	r3, [r7, #0]
  return(result);
 8002b58:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d003      	beq.n	8002b66 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8002b5e:	f001 f9b9 	bl	8003ed4 <xTaskGetTickCountFromISR>
 8002b62:	6078      	str	r0, [r7, #4]
 8002b64:	e002      	b.n	8002b6c <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8002b66:	f001 f9a5 	bl	8003eb4 <xTaskGetTickCount>
 8002b6a:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8002b6c:	687b      	ldr	r3, [r7, #4]
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3708      	adds	r7, #8
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}

08002b76 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002b76:	b580      	push	{r7, lr}
 8002b78:	b08e      	sub	sp, #56	@ 0x38
 8002b7a:	af04      	add	r7, sp, #16
 8002b7c:	60f8      	str	r0, [r7, #12]
 8002b7e:	60b9      	str	r1, [r7, #8]
 8002b80:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002b82:	2300      	movs	r3, #0
 8002b84:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002b86:	f3ef 8305 	mrs	r3, IPSR
 8002b8a:	617b      	str	r3, [r7, #20]
  return(result);
 8002b8c:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d17e      	bne.n	8002c90 <osThreadNew+0x11a>
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d07b      	beq.n	8002c90 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8002b98:	2380      	movs	r3, #128	@ 0x80
 8002b9a:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002b9c:	2318      	movs	r3, #24
 8002b9e:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8002ba4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002ba8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d045      	beq.n	8002c3c <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d002      	beq.n	8002bbe <osThreadNew+0x48>
        name = attr->name;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	699b      	ldr	r3, [r3, #24]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d002      	beq.n	8002bcc <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	699b      	ldr	r3, [r3, #24]
 8002bca:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002bcc:	69fb      	ldr	r3, [r7, #28]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d008      	beq.n	8002be4 <osThreadNew+0x6e>
 8002bd2:	69fb      	ldr	r3, [r7, #28]
 8002bd4:	2b38      	cmp	r3, #56	@ 0x38
 8002bd6:	d805      	bhi.n	8002be4 <osThreadNew+0x6e>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	f003 0301 	and.w	r3, r3, #1
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d001      	beq.n	8002be8 <osThreadNew+0x72>
        return (NULL);
 8002be4:	2300      	movs	r3, #0
 8002be6:	e054      	b.n	8002c92 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	695b      	ldr	r3, [r3, #20]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d003      	beq.n	8002bf8 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	695b      	ldr	r3, [r3, #20]
 8002bf4:	089b      	lsrs	r3, r3, #2
 8002bf6:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d00e      	beq.n	8002c1e <osThreadNew+0xa8>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	2ba7      	cmp	r3, #167	@ 0xa7
 8002c06:	d90a      	bls.n	8002c1e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d006      	beq.n	8002c1e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	695b      	ldr	r3, [r3, #20]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d002      	beq.n	8002c1e <osThreadNew+0xa8>
        mem = 1;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	61bb      	str	r3, [r7, #24]
 8002c1c:	e010      	b.n	8002c40 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d10c      	bne.n	8002c40 <osThreadNew+0xca>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	68db      	ldr	r3, [r3, #12]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d108      	bne.n	8002c40 <osThreadNew+0xca>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	691b      	ldr	r3, [r3, #16]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d104      	bne.n	8002c40 <osThreadNew+0xca>
          mem = 0;
 8002c36:	2300      	movs	r3, #0
 8002c38:	61bb      	str	r3, [r7, #24]
 8002c3a:	e001      	b.n	8002c40 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002c40:	69bb      	ldr	r3, [r7, #24]
 8002c42:	2b01      	cmp	r3, #1
 8002c44:	d110      	bne.n	8002c68 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002c4e:	9202      	str	r2, [sp, #8]
 8002c50:	9301      	str	r3, [sp, #4]
 8002c52:	69fb      	ldr	r3, [r7, #28]
 8002c54:	9300      	str	r3, [sp, #0]
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	6a3a      	ldr	r2, [r7, #32]
 8002c5a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002c5c:	68f8      	ldr	r0, [r7, #12]
 8002c5e:	f000 fe19 	bl	8003894 <xTaskCreateStatic>
 8002c62:	4603      	mov	r3, r0
 8002c64:	613b      	str	r3, [r7, #16]
 8002c66:	e013      	b.n	8002c90 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8002c68:	69bb      	ldr	r3, [r7, #24]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d110      	bne.n	8002c90 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002c6e:	6a3b      	ldr	r3, [r7, #32]
 8002c70:	b29a      	uxth	r2, r3
 8002c72:	f107 0310 	add.w	r3, r7, #16
 8002c76:	9301      	str	r3, [sp, #4]
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	9300      	str	r3, [sp, #0]
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002c80:	68f8      	ldr	r0, [r7, #12]
 8002c82:	f000 fe67 	bl	8003954 <xTaskCreate>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d001      	beq.n	8002c90 <osThreadNew+0x11a>
            hTask = NULL;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002c90:	693b      	ldr	r3, [r7, #16]
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3728      	adds	r7, #40	@ 0x28
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}

08002c9a <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8002c9a:	b580      	push	{r7, lr}
 8002c9c:	b084      	sub	sp, #16
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002ca2:	f3ef 8305 	mrs	r3, IPSR
 8002ca6:	60bb      	str	r3, [r7, #8]
  return(result);
 8002ca8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d003      	beq.n	8002cb6 <osDelay+0x1c>
    stat = osErrorISR;
 8002cae:	f06f 0305 	mvn.w	r3, #5
 8002cb2:	60fb      	str	r3, [r7, #12]
 8002cb4:	e007      	b.n	8002cc6 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d002      	beq.n	8002cc6 <osDelay+0x2c>
      vTaskDelay(ticks);
 8002cc0:	6878      	ldr	r0, [r7, #4]
 8002cc2:	f000 ffa5 	bl	8003c10 <vTaskDelay>
    }
  }

  return (stat);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	3710      	adds	r7, #16
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}

08002cd0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002cd0:	b480      	push	{r7}
 8002cd2:	b085      	sub	sp, #20
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	60b9      	str	r1, [r7, #8]
 8002cda:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	4a07      	ldr	r2, [pc, #28]	@ (8002cfc <vApplicationGetIdleTaskMemory+0x2c>)
 8002ce0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	4a06      	ldr	r2, [pc, #24]	@ (8002d00 <vApplicationGetIdleTaskMemory+0x30>)
 8002ce6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2280      	movs	r2, #128	@ 0x80
 8002cec:	601a      	str	r2, [r3, #0]
}
 8002cee:	bf00      	nop
 8002cf0:	3714      	adds	r7, #20
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr
 8002cfa:	bf00      	nop
 8002cfc:	20000124 	.word	0x20000124
 8002d00:	200001cc 	.word	0x200001cc

08002d04 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002d04:	b480      	push	{r7}
 8002d06:	b085      	sub	sp, #20
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	60b9      	str	r1, [r7, #8]
 8002d0e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	4a07      	ldr	r2, [pc, #28]	@ (8002d30 <vApplicationGetTimerTaskMemory+0x2c>)
 8002d14:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	4a06      	ldr	r2, [pc, #24]	@ (8002d34 <vApplicationGetTimerTaskMemory+0x30>)
 8002d1a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d22:	601a      	str	r2, [r3, #0]
}
 8002d24:	bf00      	nop
 8002d26:	3714      	adds	r7, #20
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr
 8002d30:	200003cc 	.word	0x200003cc
 8002d34:	20000474 	.word	0x20000474

08002d38 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	f103 0208 	add.w	r2, r3, #8
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002d50:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	f103 0208 	add.w	r2, r3, #8
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	f103 0208 	add.w	r2, r3, #8
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002d6c:	bf00      	nop
 8002d6e:	370c      	adds	r7, #12
 8002d70:	46bd      	mov	sp, r7
 8002d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d76:	4770      	bx	lr

08002d78 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2200      	movs	r2, #0
 8002d84:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002d86:	bf00      	nop
 8002d88:	370c      	adds	r7, #12
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr

08002d92 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002d92:	b480      	push	{r7}
 8002d94:	b085      	sub	sp, #20
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	6078      	str	r0, [r7, #4]
 8002d9a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	68fa      	ldr	r2, [r7, #12]
 8002da6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	689a      	ldr	r2, [r3, #8]
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	683a      	ldr	r2, [r7, #0]
 8002db6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	683a      	ldr	r2, [r7, #0]
 8002dbc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	1c5a      	adds	r2, r3, #1
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	601a      	str	r2, [r3, #0]
}
 8002dce:	bf00      	nop
 8002dd0:	3714      	adds	r7, #20
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr

08002dda <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002dda:	b480      	push	{r7}
 8002ddc:	b085      	sub	sp, #20
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	6078      	str	r0, [r7, #4]
 8002de2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002df0:	d103      	bne.n	8002dfa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	691b      	ldr	r3, [r3, #16]
 8002df6:	60fb      	str	r3, [r7, #12]
 8002df8:	e00c      	b.n	8002e14 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	3308      	adds	r3, #8
 8002dfe:	60fb      	str	r3, [r7, #12]
 8002e00:	e002      	b.n	8002e08 <vListInsert+0x2e>
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	60fb      	str	r3, [r7, #12]
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	68ba      	ldr	r2, [r7, #8]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d2f6      	bcs.n	8002e02 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	685a      	ldr	r2, [r3, #4]
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	683a      	ldr	r2, [r7, #0]
 8002e22:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	68fa      	ldr	r2, [r7, #12]
 8002e28:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	683a      	ldr	r2, [r7, #0]
 8002e2e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	1c5a      	adds	r2, r3, #1
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	601a      	str	r2, [r3, #0]
}
 8002e40:	bf00      	nop
 8002e42:	3714      	adds	r7, #20
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr

08002e4c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b085      	sub	sp, #20
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	691b      	ldr	r3, [r3, #16]
 8002e58:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	6892      	ldr	r2, [r2, #8]
 8002e62:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	6852      	ldr	r2, [r2, #4]
 8002e6c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	687a      	ldr	r2, [r7, #4]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d103      	bne.n	8002e80 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	689a      	ldr	r2, [r3, #8]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2200      	movs	r2, #0
 8002e84:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	1e5a      	subs	r2, r3, #1
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	3714      	adds	r7, #20
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr

08002ea0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b084      	sub	sp, #16
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
 8002ea8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d10b      	bne.n	8002ecc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002eb8:	f383 8811 	msr	BASEPRI, r3
 8002ebc:	f3bf 8f6f 	isb	sy
 8002ec0:	f3bf 8f4f 	dsb	sy
 8002ec4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002ec6:	bf00      	nop
 8002ec8:	bf00      	nop
 8002eca:	e7fd      	b.n	8002ec8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002ecc:	f002 f8bc 	bl	8005048 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ed8:	68f9      	ldr	r1, [r7, #12]
 8002eda:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002edc:	fb01 f303 	mul.w	r3, r1, r3
 8002ee0:	441a      	add	r2, r3
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002efc:	3b01      	subs	r3, #1
 8002efe:	68f9      	ldr	r1, [r7, #12]
 8002f00:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002f02:	fb01 f303 	mul.w	r3, r1, r3
 8002f06:	441a      	add	r2, r3
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	22ff      	movs	r2, #255	@ 0xff
 8002f10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	22ff      	movs	r2, #255	@ 0xff
 8002f18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d114      	bne.n	8002f4c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	691b      	ldr	r3, [r3, #16]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d01a      	beq.n	8002f60 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	3310      	adds	r3, #16
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f001 f954 	bl	80041dc <xTaskRemoveFromEventList>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d012      	beq.n	8002f60 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8002f70 <xQueueGenericReset+0xd0>)
 8002f3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f40:	601a      	str	r2, [r3, #0]
 8002f42:	f3bf 8f4f 	dsb	sy
 8002f46:	f3bf 8f6f 	isb	sy
 8002f4a:	e009      	b.n	8002f60 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	3310      	adds	r3, #16
 8002f50:	4618      	mov	r0, r3
 8002f52:	f7ff fef1 	bl	8002d38 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	3324      	adds	r3, #36	@ 0x24
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f7ff feec 	bl	8002d38 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002f60:	f002 f8a4 	bl	80050ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002f64:	2301      	movs	r3, #1
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3710      	adds	r7, #16
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	e000ed04 	.word	0xe000ed04

08002f74 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b08e      	sub	sp, #56	@ 0x38
 8002f78:	af02      	add	r7, sp, #8
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	60b9      	str	r1, [r7, #8]
 8002f7e:	607a      	str	r2, [r7, #4]
 8002f80:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d10b      	bne.n	8002fa0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f8c:	f383 8811 	msr	BASEPRI, r3
 8002f90:	f3bf 8f6f 	isb	sy
 8002f94:	f3bf 8f4f 	dsb	sy
 8002f98:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002f9a:	bf00      	nop
 8002f9c:	bf00      	nop
 8002f9e:	e7fd      	b.n	8002f9c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d10b      	bne.n	8002fbe <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8002fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002faa:	f383 8811 	msr	BASEPRI, r3
 8002fae:	f3bf 8f6f 	isb	sy
 8002fb2:	f3bf 8f4f 	dsb	sy
 8002fb6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002fb8:	bf00      	nop
 8002fba:	bf00      	nop
 8002fbc:	e7fd      	b.n	8002fba <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d002      	beq.n	8002fca <xQueueGenericCreateStatic+0x56>
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d001      	beq.n	8002fce <xQueueGenericCreateStatic+0x5a>
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e000      	b.n	8002fd0 <xQueueGenericCreateStatic+0x5c>
 8002fce:	2300      	movs	r3, #0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d10b      	bne.n	8002fec <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fd8:	f383 8811 	msr	BASEPRI, r3
 8002fdc:	f3bf 8f6f 	isb	sy
 8002fe0:	f3bf 8f4f 	dsb	sy
 8002fe4:	623b      	str	r3, [r7, #32]
}
 8002fe6:	bf00      	nop
 8002fe8:	bf00      	nop
 8002fea:	e7fd      	b.n	8002fe8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d102      	bne.n	8002ff8 <xQueueGenericCreateStatic+0x84>
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d101      	bne.n	8002ffc <xQueueGenericCreateStatic+0x88>
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	e000      	b.n	8002ffe <xQueueGenericCreateStatic+0x8a>
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d10b      	bne.n	800301a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003002:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003006:	f383 8811 	msr	BASEPRI, r3
 800300a:	f3bf 8f6f 	isb	sy
 800300e:	f3bf 8f4f 	dsb	sy
 8003012:	61fb      	str	r3, [r7, #28]
}
 8003014:	bf00      	nop
 8003016:	bf00      	nop
 8003018:	e7fd      	b.n	8003016 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800301a:	2350      	movs	r3, #80	@ 0x50
 800301c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	2b50      	cmp	r3, #80	@ 0x50
 8003022:	d00b      	beq.n	800303c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003028:	f383 8811 	msr	BASEPRI, r3
 800302c:	f3bf 8f6f 	isb	sy
 8003030:	f3bf 8f4f 	dsb	sy
 8003034:	61bb      	str	r3, [r7, #24]
}
 8003036:	bf00      	nop
 8003038:	bf00      	nop
 800303a:	e7fd      	b.n	8003038 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800303c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003042:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003044:	2b00      	cmp	r3, #0
 8003046:	d00d      	beq.n	8003064 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800304a:	2201      	movs	r2, #1
 800304c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003050:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003056:	9300      	str	r3, [sp, #0]
 8003058:	4613      	mov	r3, r2
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	68b9      	ldr	r1, [r7, #8]
 800305e:	68f8      	ldr	r0, [r7, #12]
 8003060:	f000 f805 	bl	800306e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003066:	4618      	mov	r0, r3
 8003068:	3730      	adds	r7, #48	@ 0x30
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}

0800306e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800306e:	b580      	push	{r7, lr}
 8003070:	b084      	sub	sp, #16
 8003072:	af00      	add	r7, sp, #0
 8003074:	60f8      	str	r0, [r7, #12]
 8003076:	60b9      	str	r1, [r7, #8]
 8003078:	607a      	str	r2, [r7, #4]
 800307a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d103      	bne.n	800308a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003082:	69bb      	ldr	r3, [r7, #24]
 8003084:	69ba      	ldr	r2, [r7, #24]
 8003086:	601a      	str	r2, [r3, #0]
 8003088:	e002      	b.n	8003090 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800308a:	69bb      	ldr	r3, [r7, #24]
 800308c:	687a      	ldr	r2, [r7, #4]
 800308e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003090:	69bb      	ldr	r3, [r7, #24]
 8003092:	68fa      	ldr	r2, [r7, #12]
 8003094:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003096:	69bb      	ldr	r3, [r7, #24]
 8003098:	68ba      	ldr	r2, [r7, #8]
 800309a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800309c:	2101      	movs	r1, #1
 800309e:	69b8      	ldr	r0, [r7, #24]
 80030a0:	f7ff fefe 	bl	8002ea0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80030a4:	69bb      	ldr	r3, [r7, #24]
 80030a6:	78fa      	ldrb	r2, [r7, #3]
 80030a8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80030ac:	bf00      	nop
 80030ae:	3710      	adds	r7, #16
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}

080030b4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b08e      	sub	sp, #56	@ 0x38
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	60f8      	str	r0, [r7, #12]
 80030bc:	60b9      	str	r1, [r7, #8]
 80030be:	607a      	str	r2, [r7, #4]
 80030c0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80030c2:	2300      	movs	r3, #0
 80030c4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80030ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d10b      	bne.n	80030e8 <xQueueGenericSend+0x34>
	__asm volatile
 80030d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030d4:	f383 8811 	msr	BASEPRI, r3
 80030d8:	f3bf 8f6f 	isb	sy
 80030dc:	f3bf 8f4f 	dsb	sy
 80030e0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80030e2:	bf00      	nop
 80030e4:	bf00      	nop
 80030e6:	e7fd      	b.n	80030e4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d103      	bne.n	80030f6 <xQueueGenericSend+0x42>
 80030ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d101      	bne.n	80030fa <xQueueGenericSend+0x46>
 80030f6:	2301      	movs	r3, #1
 80030f8:	e000      	b.n	80030fc <xQueueGenericSend+0x48>
 80030fa:	2300      	movs	r3, #0
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d10b      	bne.n	8003118 <xQueueGenericSend+0x64>
	__asm volatile
 8003100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003104:	f383 8811 	msr	BASEPRI, r3
 8003108:	f3bf 8f6f 	isb	sy
 800310c:	f3bf 8f4f 	dsb	sy
 8003110:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003112:	bf00      	nop
 8003114:	bf00      	nop
 8003116:	e7fd      	b.n	8003114 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	2b02      	cmp	r3, #2
 800311c:	d103      	bne.n	8003126 <xQueueGenericSend+0x72>
 800311e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003120:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003122:	2b01      	cmp	r3, #1
 8003124:	d101      	bne.n	800312a <xQueueGenericSend+0x76>
 8003126:	2301      	movs	r3, #1
 8003128:	e000      	b.n	800312c <xQueueGenericSend+0x78>
 800312a:	2300      	movs	r3, #0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d10b      	bne.n	8003148 <xQueueGenericSend+0x94>
	__asm volatile
 8003130:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003134:	f383 8811 	msr	BASEPRI, r3
 8003138:	f3bf 8f6f 	isb	sy
 800313c:	f3bf 8f4f 	dsb	sy
 8003140:	623b      	str	r3, [r7, #32]
}
 8003142:	bf00      	nop
 8003144:	bf00      	nop
 8003146:	e7fd      	b.n	8003144 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003148:	f001 fa0e 	bl	8004568 <xTaskGetSchedulerState>
 800314c:	4603      	mov	r3, r0
 800314e:	2b00      	cmp	r3, #0
 8003150:	d102      	bne.n	8003158 <xQueueGenericSend+0xa4>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d101      	bne.n	800315c <xQueueGenericSend+0xa8>
 8003158:	2301      	movs	r3, #1
 800315a:	e000      	b.n	800315e <xQueueGenericSend+0xaa>
 800315c:	2300      	movs	r3, #0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d10b      	bne.n	800317a <xQueueGenericSend+0xc6>
	__asm volatile
 8003162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003166:	f383 8811 	msr	BASEPRI, r3
 800316a:	f3bf 8f6f 	isb	sy
 800316e:	f3bf 8f4f 	dsb	sy
 8003172:	61fb      	str	r3, [r7, #28]
}
 8003174:	bf00      	nop
 8003176:	bf00      	nop
 8003178:	e7fd      	b.n	8003176 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800317a:	f001 ff65 	bl	8005048 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800317e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003180:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003184:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003186:	429a      	cmp	r2, r3
 8003188:	d302      	bcc.n	8003190 <xQueueGenericSend+0xdc>
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	2b02      	cmp	r3, #2
 800318e:	d129      	bne.n	80031e4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003190:	683a      	ldr	r2, [r7, #0]
 8003192:	68b9      	ldr	r1, [r7, #8]
 8003194:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003196:	f000 fa0f 	bl	80035b8 <prvCopyDataToQueue>
 800319a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800319c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800319e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d010      	beq.n	80031c6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80031a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031a6:	3324      	adds	r3, #36	@ 0x24
 80031a8:	4618      	mov	r0, r3
 80031aa:	f001 f817 	bl	80041dc <xTaskRemoveFromEventList>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d013      	beq.n	80031dc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80031b4:	4b3f      	ldr	r3, [pc, #252]	@ (80032b4 <xQueueGenericSend+0x200>)
 80031b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80031ba:	601a      	str	r2, [r3, #0]
 80031bc:	f3bf 8f4f 	dsb	sy
 80031c0:	f3bf 8f6f 	isb	sy
 80031c4:	e00a      	b.n	80031dc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80031c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d007      	beq.n	80031dc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80031cc:	4b39      	ldr	r3, [pc, #228]	@ (80032b4 <xQueueGenericSend+0x200>)
 80031ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80031d2:	601a      	str	r2, [r3, #0]
 80031d4:	f3bf 8f4f 	dsb	sy
 80031d8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80031dc:	f001 ff66 	bl	80050ac <vPortExitCritical>
				return pdPASS;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e063      	b.n	80032ac <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d103      	bne.n	80031f2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80031ea:	f001 ff5f 	bl	80050ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80031ee:	2300      	movs	r3, #0
 80031f0:	e05c      	b.n	80032ac <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80031f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d106      	bne.n	8003206 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80031f8:	f107 0314 	add.w	r3, r7, #20
 80031fc:	4618      	mov	r0, r3
 80031fe:	f001 f851 	bl	80042a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003202:	2301      	movs	r3, #1
 8003204:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003206:	f001 ff51 	bl	80050ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800320a:	f000 fda7 	bl	8003d5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800320e:	f001 ff1b 	bl	8005048 <vPortEnterCritical>
 8003212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003214:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003218:	b25b      	sxtb	r3, r3
 800321a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800321e:	d103      	bne.n	8003228 <xQueueGenericSend+0x174>
 8003220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003222:	2200      	movs	r2, #0
 8003224:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800322a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800322e:	b25b      	sxtb	r3, r3
 8003230:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003234:	d103      	bne.n	800323e <xQueueGenericSend+0x18a>
 8003236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003238:	2200      	movs	r2, #0
 800323a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800323e:	f001 ff35 	bl	80050ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003242:	1d3a      	adds	r2, r7, #4
 8003244:	f107 0314 	add.w	r3, r7, #20
 8003248:	4611      	mov	r1, r2
 800324a:	4618      	mov	r0, r3
 800324c:	f001 f840 	bl	80042d0 <xTaskCheckForTimeOut>
 8003250:	4603      	mov	r3, r0
 8003252:	2b00      	cmp	r3, #0
 8003254:	d124      	bne.n	80032a0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003256:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003258:	f000 faa6 	bl	80037a8 <prvIsQueueFull>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d018      	beq.n	8003294 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003264:	3310      	adds	r3, #16
 8003266:	687a      	ldr	r2, [r7, #4]
 8003268:	4611      	mov	r1, r2
 800326a:	4618      	mov	r0, r3
 800326c:	f000 ff64 	bl	8004138 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003270:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003272:	f000 fa31 	bl	80036d8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003276:	f000 fd7f 	bl	8003d78 <xTaskResumeAll>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	f47f af7c 	bne.w	800317a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003282:	4b0c      	ldr	r3, [pc, #48]	@ (80032b4 <xQueueGenericSend+0x200>)
 8003284:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003288:	601a      	str	r2, [r3, #0]
 800328a:	f3bf 8f4f 	dsb	sy
 800328e:	f3bf 8f6f 	isb	sy
 8003292:	e772      	b.n	800317a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003294:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003296:	f000 fa1f 	bl	80036d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800329a:	f000 fd6d 	bl	8003d78 <xTaskResumeAll>
 800329e:	e76c      	b.n	800317a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80032a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80032a2:	f000 fa19 	bl	80036d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80032a6:	f000 fd67 	bl	8003d78 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80032aa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	3738      	adds	r7, #56	@ 0x38
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	e000ed04 	.word	0xe000ed04

080032b8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b090      	sub	sp, #64	@ 0x40
 80032bc:	af00      	add	r7, sp, #0
 80032be:	60f8      	str	r0, [r7, #12]
 80032c0:	60b9      	str	r1, [r7, #8]
 80032c2:	607a      	str	r2, [r7, #4]
 80032c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80032ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d10b      	bne.n	80032e8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80032d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032d4:	f383 8811 	msr	BASEPRI, r3
 80032d8:	f3bf 8f6f 	isb	sy
 80032dc:	f3bf 8f4f 	dsb	sy
 80032e0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80032e2:	bf00      	nop
 80032e4:	bf00      	nop
 80032e6:	e7fd      	b.n	80032e4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d103      	bne.n	80032f6 <xQueueGenericSendFromISR+0x3e>
 80032ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d101      	bne.n	80032fa <xQueueGenericSendFromISR+0x42>
 80032f6:	2301      	movs	r3, #1
 80032f8:	e000      	b.n	80032fc <xQueueGenericSendFromISR+0x44>
 80032fa:	2300      	movs	r3, #0
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d10b      	bne.n	8003318 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003304:	f383 8811 	msr	BASEPRI, r3
 8003308:	f3bf 8f6f 	isb	sy
 800330c:	f3bf 8f4f 	dsb	sy
 8003310:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003312:	bf00      	nop
 8003314:	bf00      	nop
 8003316:	e7fd      	b.n	8003314 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	2b02      	cmp	r3, #2
 800331c:	d103      	bne.n	8003326 <xQueueGenericSendFromISR+0x6e>
 800331e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003320:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003322:	2b01      	cmp	r3, #1
 8003324:	d101      	bne.n	800332a <xQueueGenericSendFromISR+0x72>
 8003326:	2301      	movs	r3, #1
 8003328:	e000      	b.n	800332c <xQueueGenericSendFromISR+0x74>
 800332a:	2300      	movs	r3, #0
 800332c:	2b00      	cmp	r3, #0
 800332e:	d10b      	bne.n	8003348 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003334:	f383 8811 	msr	BASEPRI, r3
 8003338:	f3bf 8f6f 	isb	sy
 800333c:	f3bf 8f4f 	dsb	sy
 8003340:	623b      	str	r3, [r7, #32]
}
 8003342:	bf00      	nop
 8003344:	bf00      	nop
 8003346:	e7fd      	b.n	8003344 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003348:	f001 ff5e 	bl	8005208 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800334c:	f3ef 8211 	mrs	r2, BASEPRI
 8003350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003354:	f383 8811 	msr	BASEPRI, r3
 8003358:	f3bf 8f6f 	isb	sy
 800335c:	f3bf 8f4f 	dsb	sy
 8003360:	61fa      	str	r2, [r7, #28]
 8003362:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003364:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003366:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003368:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800336a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800336c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800336e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003370:	429a      	cmp	r2, r3
 8003372:	d302      	bcc.n	800337a <xQueueGenericSendFromISR+0xc2>
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	2b02      	cmp	r3, #2
 8003378:	d12f      	bne.n	80033da <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800337a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800337c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003380:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003384:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003388:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800338a:	683a      	ldr	r2, [r7, #0]
 800338c:	68b9      	ldr	r1, [r7, #8]
 800338e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003390:	f000 f912 	bl	80035b8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003394:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003398:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800339c:	d112      	bne.n	80033c4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800339e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d016      	beq.n	80033d4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80033a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033a8:	3324      	adds	r3, #36	@ 0x24
 80033aa:	4618      	mov	r0, r3
 80033ac:	f000 ff16 	bl	80041dc <xTaskRemoveFromEventList>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d00e      	beq.n	80033d4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d00b      	beq.n	80033d4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2201      	movs	r2, #1
 80033c0:	601a      	str	r2, [r3, #0]
 80033c2:	e007      	b.n	80033d4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80033c4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80033c8:	3301      	adds	r3, #1
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	b25a      	sxtb	r2, r3
 80033ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80033d4:	2301      	movs	r3, #1
 80033d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80033d8:	e001      	b.n	80033de <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80033da:	2300      	movs	r3, #0
 80033dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80033de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033e0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80033e8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80033ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3740      	adds	r7, #64	@ 0x40
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}

080033f4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b08c      	sub	sp, #48	@ 0x30
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	60b9      	str	r1, [r7, #8]
 80033fe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003400:	2300      	movs	r3, #0
 8003402:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800340a:	2b00      	cmp	r3, #0
 800340c:	d10b      	bne.n	8003426 <xQueueReceive+0x32>
	__asm volatile
 800340e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003412:	f383 8811 	msr	BASEPRI, r3
 8003416:	f3bf 8f6f 	isb	sy
 800341a:	f3bf 8f4f 	dsb	sy
 800341e:	623b      	str	r3, [r7, #32]
}
 8003420:	bf00      	nop
 8003422:	bf00      	nop
 8003424:	e7fd      	b.n	8003422 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003426:	68bb      	ldr	r3, [r7, #8]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d103      	bne.n	8003434 <xQueueReceive+0x40>
 800342c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800342e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003430:	2b00      	cmp	r3, #0
 8003432:	d101      	bne.n	8003438 <xQueueReceive+0x44>
 8003434:	2301      	movs	r3, #1
 8003436:	e000      	b.n	800343a <xQueueReceive+0x46>
 8003438:	2300      	movs	r3, #0
 800343a:	2b00      	cmp	r3, #0
 800343c:	d10b      	bne.n	8003456 <xQueueReceive+0x62>
	__asm volatile
 800343e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003442:	f383 8811 	msr	BASEPRI, r3
 8003446:	f3bf 8f6f 	isb	sy
 800344a:	f3bf 8f4f 	dsb	sy
 800344e:	61fb      	str	r3, [r7, #28]
}
 8003450:	bf00      	nop
 8003452:	bf00      	nop
 8003454:	e7fd      	b.n	8003452 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003456:	f001 f887 	bl	8004568 <xTaskGetSchedulerState>
 800345a:	4603      	mov	r3, r0
 800345c:	2b00      	cmp	r3, #0
 800345e:	d102      	bne.n	8003466 <xQueueReceive+0x72>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d101      	bne.n	800346a <xQueueReceive+0x76>
 8003466:	2301      	movs	r3, #1
 8003468:	e000      	b.n	800346c <xQueueReceive+0x78>
 800346a:	2300      	movs	r3, #0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d10b      	bne.n	8003488 <xQueueReceive+0x94>
	__asm volatile
 8003470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003474:	f383 8811 	msr	BASEPRI, r3
 8003478:	f3bf 8f6f 	isb	sy
 800347c:	f3bf 8f4f 	dsb	sy
 8003480:	61bb      	str	r3, [r7, #24]
}
 8003482:	bf00      	nop
 8003484:	bf00      	nop
 8003486:	e7fd      	b.n	8003484 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003488:	f001 fdde 	bl	8005048 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800348c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800348e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003490:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003494:	2b00      	cmp	r3, #0
 8003496:	d01f      	beq.n	80034d8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003498:	68b9      	ldr	r1, [r7, #8]
 800349a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800349c:	f000 f8f6 	bl	800368c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80034a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a2:	1e5a      	subs	r2, r3, #1
 80034a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034a6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80034a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034aa:	691b      	ldr	r3, [r3, #16]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d00f      	beq.n	80034d0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80034b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034b2:	3310      	adds	r3, #16
 80034b4:	4618      	mov	r0, r3
 80034b6:	f000 fe91 	bl	80041dc <xTaskRemoveFromEventList>
 80034ba:	4603      	mov	r3, r0
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d007      	beq.n	80034d0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80034c0:	4b3c      	ldr	r3, [pc, #240]	@ (80035b4 <xQueueReceive+0x1c0>)
 80034c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80034c6:	601a      	str	r2, [r3, #0]
 80034c8:	f3bf 8f4f 	dsb	sy
 80034cc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80034d0:	f001 fdec 	bl	80050ac <vPortExitCritical>
				return pdPASS;
 80034d4:	2301      	movs	r3, #1
 80034d6:	e069      	b.n	80035ac <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d103      	bne.n	80034e6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80034de:	f001 fde5 	bl	80050ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80034e2:	2300      	movs	r3, #0
 80034e4:	e062      	b.n	80035ac <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80034e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d106      	bne.n	80034fa <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80034ec:	f107 0310 	add.w	r3, r7, #16
 80034f0:	4618      	mov	r0, r3
 80034f2:	f000 fed7 	bl	80042a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80034f6:	2301      	movs	r3, #1
 80034f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80034fa:	f001 fdd7 	bl	80050ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80034fe:	f000 fc2d 	bl	8003d5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003502:	f001 fda1 	bl	8005048 <vPortEnterCritical>
 8003506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003508:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800350c:	b25b      	sxtb	r3, r3
 800350e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003512:	d103      	bne.n	800351c <xQueueReceive+0x128>
 8003514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003516:	2200      	movs	r2, #0
 8003518:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800351c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800351e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003522:	b25b      	sxtb	r3, r3
 8003524:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003528:	d103      	bne.n	8003532 <xQueueReceive+0x13e>
 800352a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800352c:	2200      	movs	r2, #0
 800352e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003532:	f001 fdbb 	bl	80050ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003536:	1d3a      	adds	r2, r7, #4
 8003538:	f107 0310 	add.w	r3, r7, #16
 800353c:	4611      	mov	r1, r2
 800353e:	4618      	mov	r0, r3
 8003540:	f000 fec6 	bl	80042d0 <xTaskCheckForTimeOut>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d123      	bne.n	8003592 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800354a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800354c:	f000 f916 	bl	800377c <prvIsQueueEmpty>
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d017      	beq.n	8003586 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003558:	3324      	adds	r3, #36	@ 0x24
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	4611      	mov	r1, r2
 800355e:	4618      	mov	r0, r3
 8003560:	f000 fdea 	bl	8004138 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003564:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003566:	f000 f8b7 	bl	80036d8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800356a:	f000 fc05 	bl	8003d78 <xTaskResumeAll>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d189      	bne.n	8003488 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003574:	4b0f      	ldr	r3, [pc, #60]	@ (80035b4 <xQueueReceive+0x1c0>)
 8003576:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800357a:	601a      	str	r2, [r3, #0]
 800357c:	f3bf 8f4f 	dsb	sy
 8003580:	f3bf 8f6f 	isb	sy
 8003584:	e780      	b.n	8003488 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003586:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003588:	f000 f8a6 	bl	80036d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800358c:	f000 fbf4 	bl	8003d78 <xTaskResumeAll>
 8003590:	e77a      	b.n	8003488 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003592:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003594:	f000 f8a0 	bl	80036d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003598:	f000 fbee 	bl	8003d78 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800359c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800359e:	f000 f8ed 	bl	800377c <prvIsQueueEmpty>
 80035a2:	4603      	mov	r3, r0
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	f43f af6f 	beq.w	8003488 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80035aa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	3730      	adds	r7, #48	@ 0x30
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}
 80035b4:	e000ed04 	.word	0xe000ed04

080035b8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b086      	sub	sp, #24
 80035bc:	af00      	add	r7, sp, #0
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	60b9      	str	r1, [r7, #8]
 80035c2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80035c4:	2300      	movs	r3, #0
 80035c6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035cc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d10d      	bne.n	80035f2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d14d      	bne.n	800367a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	4618      	mov	r0, r3
 80035e4:	f000 ffde 	bl	80045a4 <xTaskPriorityDisinherit>
 80035e8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2200      	movs	r2, #0
 80035ee:	609a      	str	r2, [r3, #8]
 80035f0:	e043      	b.n	800367a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d119      	bne.n	800362c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	6858      	ldr	r0, [r3, #4]
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003600:	461a      	mov	r2, r3
 8003602:	68b9      	ldr	r1, [r7, #8]
 8003604:	f002 f8da 	bl	80057bc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	685a      	ldr	r2, [r3, #4]
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003610:	441a      	add	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	685a      	ldr	r2, [r3, #4]
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	429a      	cmp	r2, r3
 8003620:	d32b      	bcc.n	800367a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	605a      	str	r2, [r3, #4]
 800362a:	e026      	b.n	800367a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	68d8      	ldr	r0, [r3, #12]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003634:	461a      	mov	r2, r3
 8003636:	68b9      	ldr	r1, [r7, #8]
 8003638:	f002 f8c0 	bl	80057bc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	68da      	ldr	r2, [r3, #12]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003644:	425b      	negs	r3, r3
 8003646:	441a      	add	r2, r3
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	68da      	ldr	r2, [r3, #12]
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	429a      	cmp	r2, r3
 8003656:	d207      	bcs.n	8003668 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	689a      	ldr	r2, [r3, #8]
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003660:	425b      	negs	r3, r3
 8003662:	441a      	add	r2, r3
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2b02      	cmp	r3, #2
 800366c:	d105      	bne.n	800367a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d002      	beq.n	800367a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	3b01      	subs	r3, #1
 8003678:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	1c5a      	adds	r2, r3, #1
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003682:	697b      	ldr	r3, [r7, #20]
}
 8003684:	4618      	mov	r0, r3
 8003686:	3718      	adds	r7, #24
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}

0800368c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b082      	sub	sp, #8
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800369a:	2b00      	cmp	r3, #0
 800369c:	d018      	beq.n	80036d0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	68da      	ldr	r2, [r3, #12]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a6:	441a      	add	r2, r3
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	68da      	ldr	r2, [r3, #12]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d303      	bcc.n	80036c0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	68d9      	ldr	r1, [r3, #12]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c8:	461a      	mov	r2, r3
 80036ca:	6838      	ldr	r0, [r7, #0]
 80036cc:	f002 f876 	bl	80057bc <memcpy>
	}
}
 80036d0:	bf00      	nop
 80036d2:	3708      	adds	r7, #8
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}

080036d8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80036e0:	f001 fcb2 	bl	8005048 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80036ea:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80036ec:	e011      	b.n	8003712 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d012      	beq.n	800371c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	3324      	adds	r3, #36	@ 0x24
 80036fa:	4618      	mov	r0, r3
 80036fc:	f000 fd6e 	bl	80041dc <xTaskRemoveFromEventList>
 8003700:	4603      	mov	r3, r0
 8003702:	2b00      	cmp	r3, #0
 8003704:	d001      	beq.n	800370a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003706:	f000 fe47 	bl	8004398 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800370a:	7bfb      	ldrb	r3, [r7, #15]
 800370c:	3b01      	subs	r3, #1
 800370e:	b2db      	uxtb	r3, r3
 8003710:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003712:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003716:	2b00      	cmp	r3, #0
 8003718:	dce9      	bgt.n	80036ee <prvUnlockQueue+0x16>
 800371a:	e000      	b.n	800371e <prvUnlockQueue+0x46>
					break;
 800371c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	22ff      	movs	r2, #255	@ 0xff
 8003722:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003726:	f001 fcc1 	bl	80050ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800372a:	f001 fc8d 	bl	8005048 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003734:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003736:	e011      	b.n	800375c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	691b      	ldr	r3, [r3, #16]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d012      	beq.n	8003766 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	3310      	adds	r3, #16
 8003744:	4618      	mov	r0, r3
 8003746:	f000 fd49 	bl	80041dc <xTaskRemoveFromEventList>
 800374a:	4603      	mov	r3, r0
 800374c:	2b00      	cmp	r3, #0
 800374e:	d001      	beq.n	8003754 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003750:	f000 fe22 	bl	8004398 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003754:	7bbb      	ldrb	r3, [r7, #14]
 8003756:	3b01      	subs	r3, #1
 8003758:	b2db      	uxtb	r3, r3
 800375a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800375c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003760:	2b00      	cmp	r3, #0
 8003762:	dce9      	bgt.n	8003738 <prvUnlockQueue+0x60>
 8003764:	e000      	b.n	8003768 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003766:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	22ff      	movs	r2, #255	@ 0xff
 800376c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003770:	f001 fc9c 	bl	80050ac <vPortExitCritical>
}
 8003774:	bf00      	nop
 8003776:	3710      	adds	r7, #16
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}

0800377c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b084      	sub	sp, #16
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003784:	f001 fc60 	bl	8005048 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800378c:	2b00      	cmp	r3, #0
 800378e:	d102      	bne.n	8003796 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003790:	2301      	movs	r3, #1
 8003792:	60fb      	str	r3, [r7, #12]
 8003794:	e001      	b.n	800379a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003796:	2300      	movs	r3, #0
 8003798:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800379a:	f001 fc87 	bl	80050ac <vPortExitCritical>

	return xReturn;
 800379e:	68fb      	ldr	r3, [r7, #12]
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3710      	adds	r7, #16
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}

080037a8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80037b0:	f001 fc4a 	bl	8005048 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037bc:	429a      	cmp	r2, r3
 80037be:	d102      	bne.n	80037c6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80037c0:	2301      	movs	r3, #1
 80037c2:	60fb      	str	r3, [r7, #12]
 80037c4:	e001      	b.n	80037ca <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80037c6:	2300      	movs	r3, #0
 80037c8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80037ca:	f001 fc6f 	bl	80050ac <vPortExitCritical>

	return xReturn;
 80037ce:	68fb      	ldr	r3, [r7, #12]
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	3710      	adds	r7, #16
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}

080037d8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80037d8:	b480      	push	{r7}
 80037da:	b085      	sub	sp, #20
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80037e2:	2300      	movs	r3, #0
 80037e4:	60fb      	str	r3, [r7, #12]
 80037e6:	e014      	b.n	8003812 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80037e8:	4a0f      	ldr	r2, [pc, #60]	@ (8003828 <vQueueAddToRegistry+0x50>)
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d10b      	bne.n	800380c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80037f4:	490c      	ldr	r1, [pc, #48]	@ (8003828 <vQueueAddToRegistry+0x50>)
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	683a      	ldr	r2, [r7, #0]
 80037fa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80037fe:	4a0a      	ldr	r2, [pc, #40]	@ (8003828 <vQueueAddToRegistry+0x50>)
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	00db      	lsls	r3, r3, #3
 8003804:	4413      	add	r3, r2
 8003806:	687a      	ldr	r2, [r7, #4]
 8003808:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800380a:	e006      	b.n	800381a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	3301      	adds	r3, #1
 8003810:	60fb      	str	r3, [r7, #12]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2b07      	cmp	r3, #7
 8003816:	d9e7      	bls.n	80037e8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003818:	bf00      	nop
 800381a:	bf00      	nop
 800381c:	3714      	adds	r7, #20
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr
 8003826:	bf00      	nop
 8003828:	20000874 	.word	0x20000874

0800382c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800382c:	b580      	push	{r7, lr}
 800382e:	b086      	sub	sp, #24
 8003830:	af00      	add	r7, sp, #0
 8003832:	60f8      	str	r0, [r7, #12]
 8003834:	60b9      	str	r1, [r7, #8]
 8003836:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800383c:	f001 fc04 	bl	8005048 <vPortEnterCritical>
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003846:	b25b      	sxtb	r3, r3
 8003848:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800384c:	d103      	bne.n	8003856 <vQueueWaitForMessageRestricted+0x2a>
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	2200      	movs	r2, #0
 8003852:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800385c:	b25b      	sxtb	r3, r3
 800385e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003862:	d103      	bne.n	800386c <vQueueWaitForMessageRestricted+0x40>
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	2200      	movs	r2, #0
 8003868:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800386c:	f001 fc1e 	bl	80050ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003874:	2b00      	cmp	r3, #0
 8003876:	d106      	bne.n	8003886 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	3324      	adds	r3, #36	@ 0x24
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	68b9      	ldr	r1, [r7, #8]
 8003880:	4618      	mov	r0, r3
 8003882:	f000 fc7f 	bl	8004184 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003886:	6978      	ldr	r0, [r7, #20]
 8003888:	f7ff ff26 	bl	80036d8 <prvUnlockQueue>
	}
 800388c:	bf00      	nop
 800388e:	3718      	adds	r7, #24
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}

08003894 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003894:	b580      	push	{r7, lr}
 8003896:	b08e      	sub	sp, #56	@ 0x38
 8003898:	af04      	add	r7, sp, #16
 800389a:	60f8      	str	r0, [r7, #12]
 800389c:	60b9      	str	r1, [r7, #8]
 800389e:	607a      	str	r2, [r7, #4]
 80038a0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80038a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d10b      	bne.n	80038c0 <xTaskCreateStatic+0x2c>
	__asm volatile
 80038a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038ac:	f383 8811 	msr	BASEPRI, r3
 80038b0:	f3bf 8f6f 	isb	sy
 80038b4:	f3bf 8f4f 	dsb	sy
 80038b8:	623b      	str	r3, [r7, #32]
}
 80038ba:	bf00      	nop
 80038bc:	bf00      	nop
 80038be:	e7fd      	b.n	80038bc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80038c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d10b      	bne.n	80038de <xTaskCreateStatic+0x4a>
	__asm volatile
 80038c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038ca:	f383 8811 	msr	BASEPRI, r3
 80038ce:	f3bf 8f6f 	isb	sy
 80038d2:	f3bf 8f4f 	dsb	sy
 80038d6:	61fb      	str	r3, [r7, #28]
}
 80038d8:	bf00      	nop
 80038da:	bf00      	nop
 80038dc:	e7fd      	b.n	80038da <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80038de:	23a8      	movs	r3, #168	@ 0xa8
 80038e0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	2ba8      	cmp	r3, #168	@ 0xa8
 80038e6:	d00b      	beq.n	8003900 <xTaskCreateStatic+0x6c>
	__asm volatile
 80038e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038ec:	f383 8811 	msr	BASEPRI, r3
 80038f0:	f3bf 8f6f 	isb	sy
 80038f4:	f3bf 8f4f 	dsb	sy
 80038f8:	61bb      	str	r3, [r7, #24]
}
 80038fa:	bf00      	nop
 80038fc:	bf00      	nop
 80038fe:	e7fd      	b.n	80038fc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003900:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003904:	2b00      	cmp	r3, #0
 8003906:	d01e      	beq.n	8003946 <xTaskCreateStatic+0xb2>
 8003908:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800390a:	2b00      	cmp	r3, #0
 800390c:	d01b      	beq.n	8003946 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800390e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003910:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003914:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003916:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800391a:	2202      	movs	r2, #2
 800391c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003920:	2300      	movs	r3, #0
 8003922:	9303      	str	r3, [sp, #12]
 8003924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003926:	9302      	str	r3, [sp, #8]
 8003928:	f107 0314 	add.w	r3, r7, #20
 800392c:	9301      	str	r3, [sp, #4]
 800392e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003930:	9300      	str	r3, [sp, #0]
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	687a      	ldr	r2, [r7, #4]
 8003936:	68b9      	ldr	r1, [r7, #8]
 8003938:	68f8      	ldr	r0, [r7, #12]
 800393a:	f000 f851 	bl	80039e0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800393e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003940:	f000 f8f6 	bl	8003b30 <prvAddNewTaskToReadyList>
 8003944:	e001      	b.n	800394a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003946:	2300      	movs	r3, #0
 8003948:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800394a:	697b      	ldr	r3, [r7, #20]
	}
 800394c:	4618      	mov	r0, r3
 800394e:	3728      	adds	r7, #40	@ 0x28
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}

08003954 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003954:	b580      	push	{r7, lr}
 8003956:	b08c      	sub	sp, #48	@ 0x30
 8003958:	af04      	add	r7, sp, #16
 800395a:	60f8      	str	r0, [r7, #12]
 800395c:	60b9      	str	r1, [r7, #8]
 800395e:	603b      	str	r3, [r7, #0]
 8003960:	4613      	mov	r3, r2
 8003962:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003964:	88fb      	ldrh	r3, [r7, #6]
 8003966:	009b      	lsls	r3, r3, #2
 8003968:	4618      	mov	r0, r3
 800396a:	f001 fc8f 	bl	800528c <pvPortMalloc>
 800396e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d00e      	beq.n	8003994 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003976:	20a8      	movs	r0, #168	@ 0xa8
 8003978:	f001 fc88 	bl	800528c <pvPortMalloc>
 800397c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d003      	beq.n	800398c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	697a      	ldr	r2, [r7, #20]
 8003988:	631a      	str	r2, [r3, #48]	@ 0x30
 800398a:	e005      	b.n	8003998 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800398c:	6978      	ldr	r0, [r7, #20]
 800398e:	f001 fd4b 	bl	8005428 <vPortFree>
 8003992:	e001      	b.n	8003998 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003994:	2300      	movs	r3, #0
 8003996:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d017      	beq.n	80039ce <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800399e:	69fb      	ldr	r3, [r7, #28]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80039a6:	88fa      	ldrh	r2, [r7, #6]
 80039a8:	2300      	movs	r3, #0
 80039aa:	9303      	str	r3, [sp, #12]
 80039ac:	69fb      	ldr	r3, [r7, #28]
 80039ae:	9302      	str	r3, [sp, #8]
 80039b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039b2:	9301      	str	r3, [sp, #4]
 80039b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039b6:	9300      	str	r3, [sp, #0]
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	68b9      	ldr	r1, [r7, #8]
 80039bc:	68f8      	ldr	r0, [r7, #12]
 80039be:	f000 f80f 	bl	80039e0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80039c2:	69f8      	ldr	r0, [r7, #28]
 80039c4:	f000 f8b4 	bl	8003b30 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80039c8:	2301      	movs	r3, #1
 80039ca:	61bb      	str	r3, [r7, #24]
 80039cc:	e002      	b.n	80039d4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80039ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80039d2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80039d4:	69bb      	ldr	r3, [r7, #24]
	}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3720      	adds	r7, #32
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
	...

080039e0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b088      	sub	sp, #32
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	60b9      	str	r1, [r7, #8]
 80039ea:	607a      	str	r2, [r7, #4]
 80039ec:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80039ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039f0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	461a      	mov	r2, r3
 80039f8:	21a5      	movs	r1, #165	@ 0xa5
 80039fa:	f001 fe55 	bl	80056a8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80039fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003a08:	3b01      	subs	r3, #1
 8003a0a:	009b      	lsls	r3, r3, #2
 8003a0c:	4413      	add	r3, r2
 8003a0e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003a10:	69bb      	ldr	r3, [r7, #24]
 8003a12:	f023 0307 	bic.w	r3, r3, #7
 8003a16:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003a18:	69bb      	ldr	r3, [r7, #24]
 8003a1a:	f003 0307 	and.w	r3, r3, #7
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d00b      	beq.n	8003a3a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8003a22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a26:	f383 8811 	msr	BASEPRI, r3
 8003a2a:	f3bf 8f6f 	isb	sy
 8003a2e:	f3bf 8f4f 	dsb	sy
 8003a32:	617b      	str	r3, [r7, #20]
}
 8003a34:	bf00      	nop
 8003a36:	bf00      	nop
 8003a38:	e7fd      	b.n	8003a36 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d01f      	beq.n	8003a80 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a40:	2300      	movs	r3, #0
 8003a42:	61fb      	str	r3, [r7, #28]
 8003a44:	e012      	b.n	8003a6c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003a46:	68ba      	ldr	r2, [r7, #8]
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	4413      	add	r3, r2
 8003a4c:	7819      	ldrb	r1, [r3, #0]
 8003a4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	4413      	add	r3, r2
 8003a54:	3334      	adds	r3, #52	@ 0x34
 8003a56:	460a      	mov	r2, r1
 8003a58:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003a5a:	68ba      	ldr	r2, [r7, #8]
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	4413      	add	r3, r2
 8003a60:	781b      	ldrb	r3, [r3, #0]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d006      	beq.n	8003a74 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	3301      	adds	r3, #1
 8003a6a:	61fb      	str	r3, [r7, #28]
 8003a6c:	69fb      	ldr	r3, [r7, #28]
 8003a6e:	2b0f      	cmp	r3, #15
 8003a70:	d9e9      	bls.n	8003a46 <prvInitialiseNewTask+0x66>
 8003a72:	e000      	b.n	8003a76 <prvInitialiseNewTask+0x96>
			{
				break;
 8003a74:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a78:	2200      	movs	r2, #0
 8003a7a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003a7e:	e003      	b.n	8003a88 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a82:	2200      	movs	r2, #0
 8003a84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a8a:	2b37      	cmp	r3, #55	@ 0x37
 8003a8c:	d901      	bls.n	8003a92 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003a8e:	2337      	movs	r3, #55	@ 0x37
 8003a90:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a94:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a96:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a9c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aa6:	3304      	adds	r3, #4
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f7ff f965 	bl	8002d78 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ab0:	3318      	adds	r3, #24
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f7ff f960 	bl	8002d78 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003abc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ac0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ac6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003acc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ae0:	3354      	adds	r3, #84	@ 0x54
 8003ae2:	224c      	movs	r2, #76	@ 0x4c
 8003ae4:	2100      	movs	r1, #0
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f001 fdde 	bl	80056a8 <memset>
 8003aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aee:	4a0d      	ldr	r2, [pc, #52]	@ (8003b24 <prvInitialiseNewTask+0x144>)
 8003af0:	659a      	str	r2, [r3, #88]	@ 0x58
 8003af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003af4:	4a0c      	ldr	r2, [pc, #48]	@ (8003b28 <prvInitialiseNewTask+0x148>)
 8003af6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003afa:	4a0c      	ldr	r2, [pc, #48]	@ (8003b2c <prvInitialiseNewTask+0x14c>)
 8003afc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003afe:	683a      	ldr	r2, [r7, #0]
 8003b00:	68f9      	ldr	r1, [r7, #12]
 8003b02:	69b8      	ldr	r0, [r7, #24]
 8003b04:	f001 f96c 	bl	8004de0 <pxPortInitialiseStack>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b0c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003b0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d002      	beq.n	8003b1a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003b14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b18:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003b1a:	bf00      	nop
 8003b1c:	3720      	adds	r7, #32
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	bf00      	nop
 8003b24:	20004b08 	.word	0x20004b08
 8003b28:	20004b70 	.word	0x20004b70
 8003b2c:	20004bd8 	.word	0x20004bd8

08003b30 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b082      	sub	sp, #8
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003b38:	f001 fa86 	bl	8005048 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003b3c:	4b2d      	ldr	r3, [pc, #180]	@ (8003bf4 <prvAddNewTaskToReadyList+0xc4>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	3301      	adds	r3, #1
 8003b42:	4a2c      	ldr	r2, [pc, #176]	@ (8003bf4 <prvAddNewTaskToReadyList+0xc4>)
 8003b44:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003b46:	4b2c      	ldr	r3, [pc, #176]	@ (8003bf8 <prvAddNewTaskToReadyList+0xc8>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d109      	bne.n	8003b62 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003b4e:	4a2a      	ldr	r2, [pc, #168]	@ (8003bf8 <prvAddNewTaskToReadyList+0xc8>)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003b54:	4b27      	ldr	r3, [pc, #156]	@ (8003bf4 <prvAddNewTaskToReadyList+0xc4>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	2b01      	cmp	r3, #1
 8003b5a:	d110      	bne.n	8003b7e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003b5c:	f000 fc40 	bl	80043e0 <prvInitialiseTaskLists>
 8003b60:	e00d      	b.n	8003b7e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003b62:	4b26      	ldr	r3, [pc, #152]	@ (8003bfc <prvAddNewTaskToReadyList+0xcc>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d109      	bne.n	8003b7e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003b6a:	4b23      	ldr	r3, [pc, #140]	@ (8003bf8 <prvAddNewTaskToReadyList+0xc8>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b74:	429a      	cmp	r2, r3
 8003b76:	d802      	bhi.n	8003b7e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003b78:	4a1f      	ldr	r2, [pc, #124]	@ (8003bf8 <prvAddNewTaskToReadyList+0xc8>)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003b7e:	4b20      	ldr	r3, [pc, #128]	@ (8003c00 <prvAddNewTaskToReadyList+0xd0>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	3301      	adds	r3, #1
 8003b84:	4a1e      	ldr	r2, [pc, #120]	@ (8003c00 <prvAddNewTaskToReadyList+0xd0>)
 8003b86:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003b88:	4b1d      	ldr	r3, [pc, #116]	@ (8003c00 <prvAddNewTaskToReadyList+0xd0>)
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b94:	4b1b      	ldr	r3, [pc, #108]	@ (8003c04 <prvAddNewTaskToReadyList+0xd4>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d903      	bls.n	8003ba4 <prvAddNewTaskToReadyList+0x74>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ba0:	4a18      	ldr	r2, [pc, #96]	@ (8003c04 <prvAddNewTaskToReadyList+0xd4>)
 8003ba2:	6013      	str	r3, [r2, #0]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ba8:	4613      	mov	r3, r2
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	4413      	add	r3, r2
 8003bae:	009b      	lsls	r3, r3, #2
 8003bb0:	4a15      	ldr	r2, [pc, #84]	@ (8003c08 <prvAddNewTaskToReadyList+0xd8>)
 8003bb2:	441a      	add	r2, r3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	3304      	adds	r3, #4
 8003bb8:	4619      	mov	r1, r3
 8003bba:	4610      	mov	r0, r2
 8003bbc:	f7ff f8e9 	bl	8002d92 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003bc0:	f001 fa74 	bl	80050ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003bc4:	4b0d      	ldr	r3, [pc, #52]	@ (8003bfc <prvAddNewTaskToReadyList+0xcc>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d00e      	beq.n	8003bea <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003bcc:	4b0a      	ldr	r3, [pc, #40]	@ (8003bf8 <prvAddNewTaskToReadyList+0xc8>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d207      	bcs.n	8003bea <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003bda:	4b0c      	ldr	r3, [pc, #48]	@ (8003c0c <prvAddNewTaskToReadyList+0xdc>)
 8003bdc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003be0:	601a      	str	r2, [r3, #0]
 8003be2:	f3bf 8f4f 	dsb	sy
 8003be6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003bea:	bf00      	nop
 8003bec:	3708      	adds	r7, #8
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	bf00      	nop
 8003bf4:	20000d88 	.word	0x20000d88
 8003bf8:	200008b4 	.word	0x200008b4
 8003bfc:	20000d94 	.word	0x20000d94
 8003c00:	20000da4 	.word	0x20000da4
 8003c04:	20000d90 	.word	0x20000d90
 8003c08:	200008b8 	.word	0x200008b8
 8003c0c:	e000ed04 	.word	0xe000ed04

08003c10 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b084      	sub	sp, #16
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d018      	beq.n	8003c54 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003c22:	4b14      	ldr	r3, [pc, #80]	@ (8003c74 <vTaskDelay+0x64>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d00b      	beq.n	8003c42 <vTaskDelay+0x32>
	__asm volatile
 8003c2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c2e:	f383 8811 	msr	BASEPRI, r3
 8003c32:	f3bf 8f6f 	isb	sy
 8003c36:	f3bf 8f4f 	dsb	sy
 8003c3a:	60bb      	str	r3, [r7, #8]
}
 8003c3c:	bf00      	nop
 8003c3e:	bf00      	nop
 8003c40:	e7fd      	b.n	8003c3e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003c42:	f000 f88b 	bl	8003d5c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003c46:	2100      	movs	r1, #0
 8003c48:	6878      	ldr	r0, [r7, #4]
 8003c4a:	f000 fd1b 	bl	8004684 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003c4e:	f000 f893 	bl	8003d78 <xTaskResumeAll>
 8003c52:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d107      	bne.n	8003c6a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003c5a:	4b07      	ldr	r3, [pc, #28]	@ (8003c78 <vTaskDelay+0x68>)
 8003c5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c60:	601a      	str	r2, [r3, #0]
 8003c62:	f3bf 8f4f 	dsb	sy
 8003c66:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003c6a:	bf00      	nop
 8003c6c:	3710      	adds	r7, #16
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}
 8003c72:	bf00      	nop
 8003c74:	20000db0 	.word	0x20000db0
 8003c78:	e000ed04 	.word	0xe000ed04

08003c7c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b08a      	sub	sp, #40	@ 0x28
 8003c80:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003c82:	2300      	movs	r3, #0
 8003c84:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003c86:	2300      	movs	r3, #0
 8003c88:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003c8a:	463a      	mov	r2, r7
 8003c8c:	1d39      	adds	r1, r7, #4
 8003c8e:	f107 0308 	add.w	r3, r7, #8
 8003c92:	4618      	mov	r0, r3
 8003c94:	f7ff f81c 	bl	8002cd0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003c98:	6839      	ldr	r1, [r7, #0]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	68ba      	ldr	r2, [r7, #8]
 8003c9e:	9202      	str	r2, [sp, #8]
 8003ca0:	9301      	str	r3, [sp, #4]
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	9300      	str	r3, [sp, #0]
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	460a      	mov	r2, r1
 8003caa:	4924      	ldr	r1, [pc, #144]	@ (8003d3c <vTaskStartScheduler+0xc0>)
 8003cac:	4824      	ldr	r0, [pc, #144]	@ (8003d40 <vTaskStartScheduler+0xc4>)
 8003cae:	f7ff fdf1 	bl	8003894 <xTaskCreateStatic>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	4a23      	ldr	r2, [pc, #140]	@ (8003d44 <vTaskStartScheduler+0xc8>)
 8003cb6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003cb8:	4b22      	ldr	r3, [pc, #136]	@ (8003d44 <vTaskStartScheduler+0xc8>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d002      	beq.n	8003cc6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	617b      	str	r3, [r7, #20]
 8003cc4:	e001      	b.n	8003cca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d102      	bne.n	8003cd6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003cd0:	f000 fd2c 	bl	800472c <xTimerCreateTimerTask>
 8003cd4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d11b      	bne.n	8003d14 <vTaskStartScheduler+0x98>
	__asm volatile
 8003cdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ce0:	f383 8811 	msr	BASEPRI, r3
 8003ce4:	f3bf 8f6f 	isb	sy
 8003ce8:	f3bf 8f4f 	dsb	sy
 8003cec:	613b      	str	r3, [r7, #16]
}
 8003cee:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003cf0:	4b15      	ldr	r3, [pc, #84]	@ (8003d48 <vTaskStartScheduler+0xcc>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	3354      	adds	r3, #84	@ 0x54
 8003cf6:	4a15      	ldr	r2, [pc, #84]	@ (8003d4c <vTaskStartScheduler+0xd0>)
 8003cf8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003cfa:	4b15      	ldr	r3, [pc, #84]	@ (8003d50 <vTaskStartScheduler+0xd4>)
 8003cfc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003d00:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003d02:	4b14      	ldr	r3, [pc, #80]	@ (8003d54 <vTaskStartScheduler+0xd8>)
 8003d04:	2201      	movs	r2, #1
 8003d06:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003d08:	4b13      	ldr	r3, [pc, #76]	@ (8003d58 <vTaskStartScheduler+0xdc>)
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003d0e:	f001 f8f7 	bl	8004f00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003d12:	e00f      	b.n	8003d34 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d1a:	d10b      	bne.n	8003d34 <vTaskStartScheduler+0xb8>
	__asm volatile
 8003d1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d20:	f383 8811 	msr	BASEPRI, r3
 8003d24:	f3bf 8f6f 	isb	sy
 8003d28:	f3bf 8f4f 	dsb	sy
 8003d2c:	60fb      	str	r3, [r7, #12]
}
 8003d2e:	bf00      	nop
 8003d30:	bf00      	nop
 8003d32:	e7fd      	b.n	8003d30 <vTaskStartScheduler+0xb4>
}
 8003d34:	bf00      	nop
 8003d36:	3718      	adds	r7, #24
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	080060e0 	.word	0x080060e0
 8003d40:	080043b1 	.word	0x080043b1
 8003d44:	20000dac 	.word	0x20000dac
 8003d48:	200008b4 	.word	0x200008b4
 8003d4c:	20000010 	.word	0x20000010
 8003d50:	20000da8 	.word	0x20000da8
 8003d54:	20000d94 	.word	0x20000d94
 8003d58:	20000d8c 	.word	0x20000d8c

08003d5c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003d60:	4b04      	ldr	r3, [pc, #16]	@ (8003d74 <vTaskSuspendAll+0x18>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	3301      	adds	r3, #1
 8003d66:	4a03      	ldr	r2, [pc, #12]	@ (8003d74 <vTaskSuspendAll+0x18>)
 8003d68:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003d6a:	bf00      	nop
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr
 8003d74:	20000db0 	.word	0x20000db0

08003d78 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b084      	sub	sp, #16
 8003d7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003d82:	2300      	movs	r3, #0
 8003d84:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003d86:	4b42      	ldr	r3, [pc, #264]	@ (8003e90 <xTaskResumeAll+0x118>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d10b      	bne.n	8003da6 <xTaskResumeAll+0x2e>
	__asm volatile
 8003d8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d92:	f383 8811 	msr	BASEPRI, r3
 8003d96:	f3bf 8f6f 	isb	sy
 8003d9a:	f3bf 8f4f 	dsb	sy
 8003d9e:	603b      	str	r3, [r7, #0]
}
 8003da0:	bf00      	nop
 8003da2:	bf00      	nop
 8003da4:	e7fd      	b.n	8003da2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003da6:	f001 f94f 	bl	8005048 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003daa:	4b39      	ldr	r3, [pc, #228]	@ (8003e90 <xTaskResumeAll+0x118>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	3b01      	subs	r3, #1
 8003db0:	4a37      	ldr	r2, [pc, #220]	@ (8003e90 <xTaskResumeAll+0x118>)
 8003db2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003db4:	4b36      	ldr	r3, [pc, #216]	@ (8003e90 <xTaskResumeAll+0x118>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d162      	bne.n	8003e82 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003dbc:	4b35      	ldr	r3, [pc, #212]	@ (8003e94 <xTaskResumeAll+0x11c>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d05e      	beq.n	8003e82 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003dc4:	e02f      	b.n	8003e26 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003dc6:	4b34      	ldr	r3, [pc, #208]	@ (8003e98 <xTaskResumeAll+0x120>)
 8003dc8:	68db      	ldr	r3, [r3, #12]
 8003dca:	68db      	ldr	r3, [r3, #12]
 8003dcc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	3318      	adds	r3, #24
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f7ff f83a 	bl	8002e4c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	3304      	adds	r3, #4
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f7ff f835 	bl	8002e4c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003de6:	4b2d      	ldr	r3, [pc, #180]	@ (8003e9c <xTaskResumeAll+0x124>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d903      	bls.n	8003df6 <xTaskResumeAll+0x7e>
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df2:	4a2a      	ldr	r2, [pc, #168]	@ (8003e9c <xTaskResumeAll+0x124>)
 8003df4:	6013      	str	r3, [r2, #0]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003dfa:	4613      	mov	r3, r2
 8003dfc:	009b      	lsls	r3, r3, #2
 8003dfe:	4413      	add	r3, r2
 8003e00:	009b      	lsls	r3, r3, #2
 8003e02:	4a27      	ldr	r2, [pc, #156]	@ (8003ea0 <xTaskResumeAll+0x128>)
 8003e04:	441a      	add	r2, r3
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	3304      	adds	r3, #4
 8003e0a:	4619      	mov	r1, r3
 8003e0c:	4610      	mov	r0, r2
 8003e0e:	f7fe ffc0 	bl	8002d92 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e16:	4b23      	ldr	r3, [pc, #140]	@ (8003ea4 <xTaskResumeAll+0x12c>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d302      	bcc.n	8003e26 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003e20:	4b21      	ldr	r3, [pc, #132]	@ (8003ea8 <xTaskResumeAll+0x130>)
 8003e22:	2201      	movs	r2, #1
 8003e24:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003e26:	4b1c      	ldr	r3, [pc, #112]	@ (8003e98 <xTaskResumeAll+0x120>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d1cb      	bne.n	8003dc6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d001      	beq.n	8003e38 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003e34:	f000 fb78 	bl	8004528 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003e38:	4b1c      	ldr	r3, [pc, #112]	@ (8003eac <xTaskResumeAll+0x134>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d010      	beq.n	8003e66 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003e44:	f000 f858 	bl	8003ef8 <xTaskIncrementTick>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d002      	beq.n	8003e54 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8003e4e:	4b16      	ldr	r3, [pc, #88]	@ (8003ea8 <xTaskResumeAll+0x130>)
 8003e50:	2201      	movs	r2, #1
 8003e52:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	3b01      	subs	r3, #1
 8003e58:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d1f1      	bne.n	8003e44 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8003e60:	4b12      	ldr	r3, [pc, #72]	@ (8003eac <xTaskResumeAll+0x134>)
 8003e62:	2200      	movs	r2, #0
 8003e64:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003e66:	4b10      	ldr	r3, [pc, #64]	@ (8003ea8 <xTaskResumeAll+0x130>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d009      	beq.n	8003e82 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003e72:	4b0f      	ldr	r3, [pc, #60]	@ (8003eb0 <xTaskResumeAll+0x138>)
 8003e74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e78:	601a      	str	r2, [r3, #0]
 8003e7a:	f3bf 8f4f 	dsb	sy
 8003e7e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003e82:	f001 f913 	bl	80050ac <vPortExitCritical>

	return xAlreadyYielded;
 8003e86:	68bb      	ldr	r3, [r7, #8]
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	3710      	adds	r7, #16
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bd80      	pop	{r7, pc}
 8003e90:	20000db0 	.word	0x20000db0
 8003e94:	20000d88 	.word	0x20000d88
 8003e98:	20000d48 	.word	0x20000d48
 8003e9c:	20000d90 	.word	0x20000d90
 8003ea0:	200008b8 	.word	0x200008b8
 8003ea4:	200008b4 	.word	0x200008b4
 8003ea8:	20000d9c 	.word	0x20000d9c
 8003eac:	20000d98 	.word	0x20000d98
 8003eb0:	e000ed04 	.word	0xe000ed04

08003eb4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b083      	sub	sp, #12
 8003eb8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003eba:	4b05      	ldr	r3, [pc, #20]	@ (8003ed0 <xTaskGetTickCount+0x1c>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003ec0:	687b      	ldr	r3, [r7, #4]
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	370c      	adds	r7, #12
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr
 8003ece:	bf00      	nop
 8003ed0:	20000d8c 	.word	0x20000d8c

08003ed4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003eda:	f001 f995 	bl	8005208 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8003ede:	2300      	movs	r3, #0
 8003ee0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8003ee2:	4b04      	ldr	r3, [pc, #16]	@ (8003ef4 <xTaskGetTickCountFromISR+0x20>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003ee8:	683b      	ldr	r3, [r7, #0]
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	3708      	adds	r7, #8
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	20000d8c 	.word	0x20000d8c

08003ef8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b086      	sub	sp, #24
 8003efc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003efe:	2300      	movs	r3, #0
 8003f00:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f02:	4b4f      	ldr	r3, [pc, #316]	@ (8004040 <xTaskIncrementTick+0x148>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	f040 8090 	bne.w	800402c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003f0c:	4b4d      	ldr	r3, [pc, #308]	@ (8004044 <xTaskIncrementTick+0x14c>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	3301      	adds	r3, #1
 8003f12:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003f14:	4a4b      	ldr	r2, [pc, #300]	@ (8004044 <xTaskIncrementTick+0x14c>)
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d121      	bne.n	8003f64 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003f20:	4b49      	ldr	r3, [pc, #292]	@ (8004048 <xTaskIncrementTick+0x150>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d00b      	beq.n	8003f42 <xTaskIncrementTick+0x4a>
	__asm volatile
 8003f2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f2e:	f383 8811 	msr	BASEPRI, r3
 8003f32:	f3bf 8f6f 	isb	sy
 8003f36:	f3bf 8f4f 	dsb	sy
 8003f3a:	603b      	str	r3, [r7, #0]
}
 8003f3c:	bf00      	nop
 8003f3e:	bf00      	nop
 8003f40:	e7fd      	b.n	8003f3e <xTaskIncrementTick+0x46>
 8003f42:	4b41      	ldr	r3, [pc, #260]	@ (8004048 <xTaskIncrementTick+0x150>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	60fb      	str	r3, [r7, #12]
 8003f48:	4b40      	ldr	r3, [pc, #256]	@ (800404c <xTaskIncrementTick+0x154>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a3e      	ldr	r2, [pc, #248]	@ (8004048 <xTaskIncrementTick+0x150>)
 8003f4e:	6013      	str	r3, [r2, #0]
 8003f50:	4a3e      	ldr	r2, [pc, #248]	@ (800404c <xTaskIncrementTick+0x154>)
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6013      	str	r3, [r2, #0]
 8003f56:	4b3e      	ldr	r3, [pc, #248]	@ (8004050 <xTaskIncrementTick+0x158>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	3301      	adds	r3, #1
 8003f5c:	4a3c      	ldr	r2, [pc, #240]	@ (8004050 <xTaskIncrementTick+0x158>)
 8003f5e:	6013      	str	r3, [r2, #0]
 8003f60:	f000 fae2 	bl	8004528 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003f64:	4b3b      	ldr	r3, [pc, #236]	@ (8004054 <xTaskIncrementTick+0x15c>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	693a      	ldr	r2, [r7, #16]
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d349      	bcc.n	8004002 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f6e:	4b36      	ldr	r3, [pc, #216]	@ (8004048 <xTaskIncrementTick+0x150>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d104      	bne.n	8003f82 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f78:	4b36      	ldr	r3, [pc, #216]	@ (8004054 <xTaskIncrementTick+0x15c>)
 8003f7a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003f7e:	601a      	str	r2, [r3, #0]
					break;
 8003f80:	e03f      	b.n	8004002 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f82:	4b31      	ldr	r3, [pc, #196]	@ (8004048 <xTaskIncrementTick+0x150>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	68db      	ldr	r3, [r3, #12]
 8003f8a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003f92:	693a      	ldr	r2, [r7, #16]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	429a      	cmp	r2, r3
 8003f98:	d203      	bcs.n	8003fa2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003f9a:	4a2e      	ldr	r2, [pc, #184]	@ (8004054 <xTaskIncrementTick+0x15c>)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003fa0:	e02f      	b.n	8004002 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	3304      	adds	r3, #4
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f7fe ff50 	bl	8002e4c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d004      	beq.n	8003fbe <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	3318      	adds	r3, #24
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f7fe ff47 	bl	8002e4c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fc2:	4b25      	ldr	r3, [pc, #148]	@ (8004058 <xTaskIncrementTick+0x160>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d903      	bls.n	8003fd2 <xTaskIncrementTick+0xda>
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fce:	4a22      	ldr	r2, [pc, #136]	@ (8004058 <xTaskIncrementTick+0x160>)
 8003fd0:	6013      	str	r3, [r2, #0]
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fd6:	4613      	mov	r3, r2
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	4413      	add	r3, r2
 8003fdc:	009b      	lsls	r3, r3, #2
 8003fde:	4a1f      	ldr	r2, [pc, #124]	@ (800405c <xTaskIncrementTick+0x164>)
 8003fe0:	441a      	add	r2, r3
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	3304      	adds	r3, #4
 8003fe6:	4619      	mov	r1, r3
 8003fe8:	4610      	mov	r0, r2
 8003fea:	f7fe fed2 	bl	8002d92 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ff2:	4b1b      	ldr	r3, [pc, #108]	@ (8004060 <xTaskIncrementTick+0x168>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d3b8      	bcc.n	8003f6e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004000:	e7b5      	b.n	8003f6e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004002:	4b17      	ldr	r3, [pc, #92]	@ (8004060 <xTaskIncrementTick+0x168>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004008:	4914      	ldr	r1, [pc, #80]	@ (800405c <xTaskIncrementTick+0x164>)
 800400a:	4613      	mov	r3, r2
 800400c:	009b      	lsls	r3, r3, #2
 800400e:	4413      	add	r3, r2
 8004010:	009b      	lsls	r3, r3, #2
 8004012:	440b      	add	r3, r1
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	2b01      	cmp	r3, #1
 8004018:	d901      	bls.n	800401e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800401a:	2301      	movs	r3, #1
 800401c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800401e:	4b11      	ldr	r3, [pc, #68]	@ (8004064 <xTaskIncrementTick+0x16c>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d007      	beq.n	8004036 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8004026:	2301      	movs	r3, #1
 8004028:	617b      	str	r3, [r7, #20]
 800402a:	e004      	b.n	8004036 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800402c:	4b0e      	ldr	r3, [pc, #56]	@ (8004068 <xTaskIncrementTick+0x170>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	3301      	adds	r3, #1
 8004032:	4a0d      	ldr	r2, [pc, #52]	@ (8004068 <xTaskIncrementTick+0x170>)
 8004034:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004036:	697b      	ldr	r3, [r7, #20]
}
 8004038:	4618      	mov	r0, r3
 800403a:	3718      	adds	r7, #24
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}
 8004040:	20000db0 	.word	0x20000db0
 8004044:	20000d8c 	.word	0x20000d8c
 8004048:	20000d40 	.word	0x20000d40
 800404c:	20000d44 	.word	0x20000d44
 8004050:	20000da0 	.word	0x20000da0
 8004054:	20000da8 	.word	0x20000da8
 8004058:	20000d90 	.word	0x20000d90
 800405c:	200008b8 	.word	0x200008b8
 8004060:	200008b4 	.word	0x200008b4
 8004064:	20000d9c 	.word	0x20000d9c
 8004068:	20000d98 	.word	0x20000d98

0800406c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800406c:	b480      	push	{r7}
 800406e:	b085      	sub	sp, #20
 8004070:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004072:	4b2b      	ldr	r3, [pc, #172]	@ (8004120 <vTaskSwitchContext+0xb4>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d003      	beq.n	8004082 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800407a:	4b2a      	ldr	r3, [pc, #168]	@ (8004124 <vTaskSwitchContext+0xb8>)
 800407c:	2201      	movs	r2, #1
 800407e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004080:	e047      	b.n	8004112 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8004082:	4b28      	ldr	r3, [pc, #160]	@ (8004124 <vTaskSwitchContext+0xb8>)
 8004084:	2200      	movs	r2, #0
 8004086:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004088:	4b27      	ldr	r3, [pc, #156]	@ (8004128 <vTaskSwitchContext+0xbc>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	60fb      	str	r3, [r7, #12]
 800408e:	e011      	b.n	80040b4 <vTaskSwitchContext+0x48>
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d10b      	bne.n	80040ae <vTaskSwitchContext+0x42>
	__asm volatile
 8004096:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800409a:	f383 8811 	msr	BASEPRI, r3
 800409e:	f3bf 8f6f 	isb	sy
 80040a2:	f3bf 8f4f 	dsb	sy
 80040a6:	607b      	str	r3, [r7, #4]
}
 80040a8:	bf00      	nop
 80040aa:	bf00      	nop
 80040ac:	e7fd      	b.n	80040aa <vTaskSwitchContext+0x3e>
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	3b01      	subs	r3, #1
 80040b2:	60fb      	str	r3, [r7, #12]
 80040b4:	491d      	ldr	r1, [pc, #116]	@ (800412c <vTaskSwitchContext+0xc0>)
 80040b6:	68fa      	ldr	r2, [r7, #12]
 80040b8:	4613      	mov	r3, r2
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	4413      	add	r3, r2
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	440b      	add	r3, r1
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d0e3      	beq.n	8004090 <vTaskSwitchContext+0x24>
 80040c8:	68fa      	ldr	r2, [r7, #12]
 80040ca:	4613      	mov	r3, r2
 80040cc:	009b      	lsls	r3, r3, #2
 80040ce:	4413      	add	r3, r2
 80040d0:	009b      	lsls	r3, r3, #2
 80040d2:	4a16      	ldr	r2, [pc, #88]	@ (800412c <vTaskSwitchContext+0xc0>)
 80040d4:	4413      	add	r3, r2
 80040d6:	60bb      	str	r3, [r7, #8]
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	685a      	ldr	r2, [r3, #4]
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	605a      	str	r2, [r3, #4]
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	685a      	ldr	r2, [r3, #4]
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	3308      	adds	r3, #8
 80040ea:	429a      	cmp	r2, r3
 80040ec:	d104      	bne.n	80040f8 <vTaskSwitchContext+0x8c>
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	685a      	ldr	r2, [r3, #4]
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	605a      	str	r2, [r3, #4]
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	68db      	ldr	r3, [r3, #12]
 80040fe:	4a0c      	ldr	r2, [pc, #48]	@ (8004130 <vTaskSwitchContext+0xc4>)
 8004100:	6013      	str	r3, [r2, #0]
 8004102:	4a09      	ldr	r2, [pc, #36]	@ (8004128 <vTaskSwitchContext+0xbc>)
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004108:	4b09      	ldr	r3, [pc, #36]	@ (8004130 <vTaskSwitchContext+0xc4>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	3354      	adds	r3, #84	@ 0x54
 800410e:	4a09      	ldr	r2, [pc, #36]	@ (8004134 <vTaskSwitchContext+0xc8>)
 8004110:	6013      	str	r3, [r2, #0]
}
 8004112:	bf00      	nop
 8004114:	3714      	adds	r7, #20
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr
 800411e:	bf00      	nop
 8004120:	20000db0 	.word	0x20000db0
 8004124:	20000d9c 	.word	0x20000d9c
 8004128:	20000d90 	.word	0x20000d90
 800412c:	200008b8 	.word	0x200008b8
 8004130:	200008b4 	.word	0x200008b4
 8004134:	20000010 	.word	0x20000010

08004138 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d10b      	bne.n	8004160 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004148:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800414c:	f383 8811 	msr	BASEPRI, r3
 8004150:	f3bf 8f6f 	isb	sy
 8004154:	f3bf 8f4f 	dsb	sy
 8004158:	60fb      	str	r3, [r7, #12]
}
 800415a:	bf00      	nop
 800415c:	bf00      	nop
 800415e:	e7fd      	b.n	800415c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004160:	4b07      	ldr	r3, [pc, #28]	@ (8004180 <vTaskPlaceOnEventList+0x48>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	3318      	adds	r3, #24
 8004166:	4619      	mov	r1, r3
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f7fe fe36 	bl	8002dda <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800416e:	2101      	movs	r1, #1
 8004170:	6838      	ldr	r0, [r7, #0]
 8004172:	f000 fa87 	bl	8004684 <prvAddCurrentTaskToDelayedList>
}
 8004176:	bf00      	nop
 8004178:	3710      	adds	r7, #16
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
 800417e:	bf00      	nop
 8004180:	200008b4 	.word	0x200008b4

08004184 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004184:	b580      	push	{r7, lr}
 8004186:	b086      	sub	sp, #24
 8004188:	af00      	add	r7, sp, #0
 800418a:	60f8      	str	r0, [r7, #12]
 800418c:	60b9      	str	r1, [r7, #8]
 800418e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d10b      	bne.n	80041ae <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8004196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800419a:	f383 8811 	msr	BASEPRI, r3
 800419e:	f3bf 8f6f 	isb	sy
 80041a2:	f3bf 8f4f 	dsb	sy
 80041a6:	617b      	str	r3, [r7, #20]
}
 80041a8:	bf00      	nop
 80041aa:	bf00      	nop
 80041ac:	e7fd      	b.n	80041aa <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80041ae:	4b0a      	ldr	r3, [pc, #40]	@ (80041d8 <vTaskPlaceOnEventListRestricted+0x54>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	3318      	adds	r3, #24
 80041b4:	4619      	mov	r1, r3
 80041b6:	68f8      	ldr	r0, [r7, #12]
 80041b8:	f7fe fdeb 	bl	8002d92 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d002      	beq.n	80041c8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80041c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80041c6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80041c8:	6879      	ldr	r1, [r7, #4]
 80041ca:	68b8      	ldr	r0, [r7, #8]
 80041cc:	f000 fa5a 	bl	8004684 <prvAddCurrentTaskToDelayedList>
	}
 80041d0:	bf00      	nop
 80041d2:	3718      	adds	r7, #24
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}
 80041d8:	200008b4 	.word	0x200008b4

080041dc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b086      	sub	sp, #24
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	68db      	ldr	r3, [r3, #12]
 80041ea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d10b      	bne.n	800420a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80041f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041f6:	f383 8811 	msr	BASEPRI, r3
 80041fa:	f3bf 8f6f 	isb	sy
 80041fe:	f3bf 8f4f 	dsb	sy
 8004202:	60fb      	str	r3, [r7, #12]
}
 8004204:	bf00      	nop
 8004206:	bf00      	nop
 8004208:	e7fd      	b.n	8004206 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	3318      	adds	r3, #24
 800420e:	4618      	mov	r0, r3
 8004210:	f7fe fe1c 	bl	8002e4c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004214:	4b1d      	ldr	r3, [pc, #116]	@ (800428c <xTaskRemoveFromEventList+0xb0>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d11d      	bne.n	8004258 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	3304      	adds	r3, #4
 8004220:	4618      	mov	r0, r3
 8004222:	f7fe fe13 	bl	8002e4c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800422a:	4b19      	ldr	r3, [pc, #100]	@ (8004290 <xTaskRemoveFromEventList+0xb4>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	429a      	cmp	r2, r3
 8004230:	d903      	bls.n	800423a <xTaskRemoveFromEventList+0x5e>
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004236:	4a16      	ldr	r2, [pc, #88]	@ (8004290 <xTaskRemoveFromEventList+0xb4>)
 8004238:	6013      	str	r3, [r2, #0]
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800423e:	4613      	mov	r3, r2
 8004240:	009b      	lsls	r3, r3, #2
 8004242:	4413      	add	r3, r2
 8004244:	009b      	lsls	r3, r3, #2
 8004246:	4a13      	ldr	r2, [pc, #76]	@ (8004294 <xTaskRemoveFromEventList+0xb8>)
 8004248:	441a      	add	r2, r3
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	3304      	adds	r3, #4
 800424e:	4619      	mov	r1, r3
 8004250:	4610      	mov	r0, r2
 8004252:	f7fe fd9e 	bl	8002d92 <vListInsertEnd>
 8004256:	e005      	b.n	8004264 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	3318      	adds	r3, #24
 800425c:	4619      	mov	r1, r3
 800425e:	480e      	ldr	r0, [pc, #56]	@ (8004298 <xTaskRemoveFromEventList+0xbc>)
 8004260:	f7fe fd97 	bl	8002d92 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004268:	4b0c      	ldr	r3, [pc, #48]	@ (800429c <xTaskRemoveFromEventList+0xc0>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800426e:	429a      	cmp	r2, r3
 8004270:	d905      	bls.n	800427e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004272:	2301      	movs	r3, #1
 8004274:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004276:	4b0a      	ldr	r3, [pc, #40]	@ (80042a0 <xTaskRemoveFromEventList+0xc4>)
 8004278:	2201      	movs	r2, #1
 800427a:	601a      	str	r2, [r3, #0]
 800427c:	e001      	b.n	8004282 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800427e:	2300      	movs	r3, #0
 8004280:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004282:	697b      	ldr	r3, [r7, #20]
}
 8004284:	4618      	mov	r0, r3
 8004286:	3718      	adds	r7, #24
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}
 800428c:	20000db0 	.word	0x20000db0
 8004290:	20000d90 	.word	0x20000d90
 8004294:	200008b8 	.word	0x200008b8
 8004298:	20000d48 	.word	0x20000d48
 800429c:	200008b4 	.word	0x200008b4
 80042a0:	20000d9c 	.word	0x20000d9c

080042a4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80042a4:	b480      	push	{r7}
 80042a6:	b083      	sub	sp, #12
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80042ac:	4b06      	ldr	r3, [pc, #24]	@ (80042c8 <vTaskInternalSetTimeOutState+0x24>)
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80042b4:	4b05      	ldr	r3, [pc, #20]	@ (80042cc <vTaskInternalSetTimeOutState+0x28>)
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	605a      	str	r2, [r3, #4]
}
 80042bc:	bf00      	nop
 80042be:	370c      	adds	r7, #12
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr
 80042c8:	20000da0 	.word	0x20000da0
 80042cc:	20000d8c 	.word	0x20000d8c

080042d0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b088      	sub	sp, #32
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
 80042d8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d10b      	bne.n	80042f8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80042e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042e4:	f383 8811 	msr	BASEPRI, r3
 80042e8:	f3bf 8f6f 	isb	sy
 80042ec:	f3bf 8f4f 	dsb	sy
 80042f0:	613b      	str	r3, [r7, #16]
}
 80042f2:	bf00      	nop
 80042f4:	bf00      	nop
 80042f6:	e7fd      	b.n	80042f4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d10b      	bne.n	8004316 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80042fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004302:	f383 8811 	msr	BASEPRI, r3
 8004306:	f3bf 8f6f 	isb	sy
 800430a:	f3bf 8f4f 	dsb	sy
 800430e:	60fb      	str	r3, [r7, #12]
}
 8004310:	bf00      	nop
 8004312:	bf00      	nop
 8004314:	e7fd      	b.n	8004312 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004316:	f000 fe97 	bl	8005048 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800431a:	4b1d      	ldr	r3, [pc, #116]	@ (8004390 <xTaskCheckForTimeOut+0xc0>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	69ba      	ldr	r2, [r7, #24]
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004332:	d102      	bne.n	800433a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004334:	2300      	movs	r3, #0
 8004336:	61fb      	str	r3, [r7, #28]
 8004338:	e023      	b.n	8004382 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	4b15      	ldr	r3, [pc, #84]	@ (8004394 <xTaskCheckForTimeOut+0xc4>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	429a      	cmp	r2, r3
 8004344:	d007      	beq.n	8004356 <xTaskCheckForTimeOut+0x86>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	69ba      	ldr	r2, [r7, #24]
 800434c:	429a      	cmp	r2, r3
 800434e:	d302      	bcc.n	8004356 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004350:	2301      	movs	r3, #1
 8004352:	61fb      	str	r3, [r7, #28]
 8004354:	e015      	b.n	8004382 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	697a      	ldr	r2, [r7, #20]
 800435c:	429a      	cmp	r2, r3
 800435e:	d20b      	bcs.n	8004378 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	681a      	ldr	r2, [r3, #0]
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	1ad2      	subs	r2, r2, r3
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800436c:	6878      	ldr	r0, [r7, #4]
 800436e:	f7ff ff99 	bl	80042a4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004372:	2300      	movs	r3, #0
 8004374:	61fb      	str	r3, [r7, #28]
 8004376:	e004      	b.n	8004382 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	2200      	movs	r2, #0
 800437c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800437e:	2301      	movs	r3, #1
 8004380:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004382:	f000 fe93 	bl	80050ac <vPortExitCritical>

	return xReturn;
 8004386:	69fb      	ldr	r3, [r7, #28]
}
 8004388:	4618      	mov	r0, r3
 800438a:	3720      	adds	r7, #32
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}
 8004390:	20000d8c 	.word	0x20000d8c
 8004394:	20000da0 	.word	0x20000da0

08004398 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004398:	b480      	push	{r7}
 800439a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800439c:	4b03      	ldr	r3, [pc, #12]	@ (80043ac <vTaskMissedYield+0x14>)
 800439e:	2201      	movs	r2, #1
 80043a0:	601a      	str	r2, [r3, #0]
}
 80043a2:	bf00      	nop
 80043a4:	46bd      	mov	sp, r7
 80043a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043aa:	4770      	bx	lr
 80043ac:	20000d9c 	.word	0x20000d9c

080043b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b082      	sub	sp, #8
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80043b8:	f000 f852 	bl	8004460 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80043bc:	4b06      	ldr	r3, [pc, #24]	@ (80043d8 <prvIdleTask+0x28>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d9f9      	bls.n	80043b8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80043c4:	4b05      	ldr	r3, [pc, #20]	@ (80043dc <prvIdleTask+0x2c>)
 80043c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043ca:	601a      	str	r2, [r3, #0]
 80043cc:	f3bf 8f4f 	dsb	sy
 80043d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80043d4:	e7f0      	b.n	80043b8 <prvIdleTask+0x8>
 80043d6:	bf00      	nop
 80043d8:	200008b8 	.word	0x200008b8
 80043dc:	e000ed04 	.word	0xe000ed04

080043e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b082      	sub	sp, #8
 80043e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80043e6:	2300      	movs	r3, #0
 80043e8:	607b      	str	r3, [r7, #4]
 80043ea:	e00c      	b.n	8004406 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	4613      	mov	r3, r2
 80043f0:	009b      	lsls	r3, r3, #2
 80043f2:	4413      	add	r3, r2
 80043f4:	009b      	lsls	r3, r3, #2
 80043f6:	4a12      	ldr	r2, [pc, #72]	@ (8004440 <prvInitialiseTaskLists+0x60>)
 80043f8:	4413      	add	r3, r2
 80043fa:	4618      	mov	r0, r3
 80043fc:	f7fe fc9c 	bl	8002d38 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	3301      	adds	r3, #1
 8004404:	607b      	str	r3, [r7, #4]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2b37      	cmp	r3, #55	@ 0x37
 800440a:	d9ef      	bls.n	80043ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800440c:	480d      	ldr	r0, [pc, #52]	@ (8004444 <prvInitialiseTaskLists+0x64>)
 800440e:	f7fe fc93 	bl	8002d38 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004412:	480d      	ldr	r0, [pc, #52]	@ (8004448 <prvInitialiseTaskLists+0x68>)
 8004414:	f7fe fc90 	bl	8002d38 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004418:	480c      	ldr	r0, [pc, #48]	@ (800444c <prvInitialiseTaskLists+0x6c>)
 800441a:	f7fe fc8d 	bl	8002d38 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800441e:	480c      	ldr	r0, [pc, #48]	@ (8004450 <prvInitialiseTaskLists+0x70>)
 8004420:	f7fe fc8a 	bl	8002d38 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004424:	480b      	ldr	r0, [pc, #44]	@ (8004454 <prvInitialiseTaskLists+0x74>)
 8004426:	f7fe fc87 	bl	8002d38 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800442a:	4b0b      	ldr	r3, [pc, #44]	@ (8004458 <prvInitialiseTaskLists+0x78>)
 800442c:	4a05      	ldr	r2, [pc, #20]	@ (8004444 <prvInitialiseTaskLists+0x64>)
 800442e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004430:	4b0a      	ldr	r3, [pc, #40]	@ (800445c <prvInitialiseTaskLists+0x7c>)
 8004432:	4a05      	ldr	r2, [pc, #20]	@ (8004448 <prvInitialiseTaskLists+0x68>)
 8004434:	601a      	str	r2, [r3, #0]
}
 8004436:	bf00      	nop
 8004438:	3708      	adds	r7, #8
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	200008b8 	.word	0x200008b8
 8004444:	20000d18 	.word	0x20000d18
 8004448:	20000d2c 	.word	0x20000d2c
 800444c:	20000d48 	.word	0x20000d48
 8004450:	20000d5c 	.word	0x20000d5c
 8004454:	20000d74 	.word	0x20000d74
 8004458:	20000d40 	.word	0x20000d40
 800445c:	20000d44 	.word	0x20000d44

08004460 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b082      	sub	sp, #8
 8004464:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004466:	e019      	b.n	800449c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004468:	f000 fdee 	bl	8005048 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800446c:	4b10      	ldr	r3, [pc, #64]	@ (80044b0 <prvCheckTasksWaitingTermination+0x50>)
 800446e:	68db      	ldr	r3, [r3, #12]
 8004470:	68db      	ldr	r3, [r3, #12]
 8004472:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	3304      	adds	r3, #4
 8004478:	4618      	mov	r0, r3
 800447a:	f7fe fce7 	bl	8002e4c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800447e:	4b0d      	ldr	r3, [pc, #52]	@ (80044b4 <prvCheckTasksWaitingTermination+0x54>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	3b01      	subs	r3, #1
 8004484:	4a0b      	ldr	r2, [pc, #44]	@ (80044b4 <prvCheckTasksWaitingTermination+0x54>)
 8004486:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004488:	4b0b      	ldr	r3, [pc, #44]	@ (80044b8 <prvCheckTasksWaitingTermination+0x58>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	3b01      	subs	r3, #1
 800448e:	4a0a      	ldr	r2, [pc, #40]	@ (80044b8 <prvCheckTasksWaitingTermination+0x58>)
 8004490:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004492:	f000 fe0b 	bl	80050ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f000 f810 	bl	80044bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800449c:	4b06      	ldr	r3, [pc, #24]	@ (80044b8 <prvCheckTasksWaitingTermination+0x58>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d1e1      	bne.n	8004468 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80044a4:	bf00      	nop
 80044a6:	bf00      	nop
 80044a8:	3708      	adds	r7, #8
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop
 80044b0:	20000d5c 	.word	0x20000d5c
 80044b4:	20000d88 	.word	0x20000d88
 80044b8:	20000d70 	.word	0x20000d70

080044bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b084      	sub	sp, #16
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	3354      	adds	r3, #84	@ 0x54
 80044c8:	4618      	mov	r0, r3
 80044ca:	f001 f8f5 	bl	80056b8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d108      	bne.n	80044ea <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044dc:	4618      	mov	r0, r3
 80044de:	f000 ffa3 	bl	8005428 <vPortFree>
				vPortFree( pxTCB );
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f000 ffa0 	bl	8005428 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80044e8:	e019      	b.n	800451e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d103      	bne.n	80044fc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80044f4:	6878      	ldr	r0, [r7, #4]
 80044f6:	f000 ff97 	bl	8005428 <vPortFree>
	}
 80044fa:	e010      	b.n	800451e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004502:	2b02      	cmp	r3, #2
 8004504:	d00b      	beq.n	800451e <prvDeleteTCB+0x62>
	__asm volatile
 8004506:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800450a:	f383 8811 	msr	BASEPRI, r3
 800450e:	f3bf 8f6f 	isb	sy
 8004512:	f3bf 8f4f 	dsb	sy
 8004516:	60fb      	str	r3, [r7, #12]
}
 8004518:	bf00      	nop
 800451a:	bf00      	nop
 800451c:	e7fd      	b.n	800451a <prvDeleteTCB+0x5e>
	}
 800451e:	bf00      	nop
 8004520:	3710      	adds	r7, #16
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}
	...

08004528 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004528:	b480      	push	{r7}
 800452a:	b083      	sub	sp, #12
 800452c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800452e:	4b0c      	ldr	r3, [pc, #48]	@ (8004560 <prvResetNextTaskUnblockTime+0x38>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d104      	bne.n	8004542 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004538:	4b0a      	ldr	r3, [pc, #40]	@ (8004564 <prvResetNextTaskUnblockTime+0x3c>)
 800453a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800453e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004540:	e008      	b.n	8004554 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004542:	4b07      	ldr	r3, [pc, #28]	@ (8004560 <prvResetNextTaskUnblockTime+0x38>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	68db      	ldr	r3, [r3, #12]
 800454a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	4a04      	ldr	r2, [pc, #16]	@ (8004564 <prvResetNextTaskUnblockTime+0x3c>)
 8004552:	6013      	str	r3, [r2, #0]
}
 8004554:	bf00      	nop
 8004556:	370c      	adds	r7, #12
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr
 8004560:	20000d40 	.word	0x20000d40
 8004564:	20000da8 	.word	0x20000da8

08004568 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004568:	b480      	push	{r7}
 800456a:	b083      	sub	sp, #12
 800456c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800456e:	4b0b      	ldr	r3, [pc, #44]	@ (800459c <xTaskGetSchedulerState+0x34>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d102      	bne.n	800457c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004576:	2301      	movs	r3, #1
 8004578:	607b      	str	r3, [r7, #4]
 800457a:	e008      	b.n	800458e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800457c:	4b08      	ldr	r3, [pc, #32]	@ (80045a0 <xTaskGetSchedulerState+0x38>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d102      	bne.n	800458a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004584:	2302      	movs	r3, #2
 8004586:	607b      	str	r3, [r7, #4]
 8004588:	e001      	b.n	800458e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800458a:	2300      	movs	r3, #0
 800458c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800458e:	687b      	ldr	r3, [r7, #4]
	}
 8004590:	4618      	mov	r0, r3
 8004592:	370c      	adds	r7, #12
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr
 800459c:	20000d94 	.word	0x20000d94
 80045a0:	20000db0 	.word	0x20000db0

080045a4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b086      	sub	sp, #24
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80045b0:	2300      	movs	r3, #0
 80045b2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d058      	beq.n	800466c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80045ba:	4b2f      	ldr	r3, [pc, #188]	@ (8004678 <xTaskPriorityDisinherit+0xd4>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	693a      	ldr	r2, [r7, #16]
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d00b      	beq.n	80045dc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80045c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045c8:	f383 8811 	msr	BASEPRI, r3
 80045cc:	f3bf 8f6f 	isb	sy
 80045d0:	f3bf 8f4f 	dsb	sy
 80045d4:	60fb      	str	r3, [r7, #12]
}
 80045d6:	bf00      	nop
 80045d8:	bf00      	nop
 80045da:	e7fd      	b.n	80045d8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d10b      	bne.n	80045fc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80045e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045e8:	f383 8811 	msr	BASEPRI, r3
 80045ec:	f3bf 8f6f 	isb	sy
 80045f0:	f3bf 8f4f 	dsb	sy
 80045f4:	60bb      	str	r3, [r7, #8]
}
 80045f6:	bf00      	nop
 80045f8:	bf00      	nop
 80045fa:	e7fd      	b.n	80045f8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004600:	1e5a      	subs	r2, r3, #1
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800460e:	429a      	cmp	r2, r3
 8004610:	d02c      	beq.n	800466c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004616:	2b00      	cmp	r3, #0
 8004618:	d128      	bne.n	800466c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	3304      	adds	r3, #4
 800461e:	4618      	mov	r0, r3
 8004620:	f7fe fc14 	bl	8002e4c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004630:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004638:	693b      	ldr	r3, [r7, #16]
 800463a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800463c:	4b0f      	ldr	r3, [pc, #60]	@ (800467c <xTaskPriorityDisinherit+0xd8>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	429a      	cmp	r2, r3
 8004642:	d903      	bls.n	800464c <xTaskPriorityDisinherit+0xa8>
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004648:	4a0c      	ldr	r2, [pc, #48]	@ (800467c <xTaskPriorityDisinherit+0xd8>)
 800464a:	6013      	str	r3, [r2, #0]
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004650:	4613      	mov	r3, r2
 8004652:	009b      	lsls	r3, r3, #2
 8004654:	4413      	add	r3, r2
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	4a09      	ldr	r2, [pc, #36]	@ (8004680 <xTaskPriorityDisinherit+0xdc>)
 800465a:	441a      	add	r2, r3
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	3304      	adds	r3, #4
 8004660:	4619      	mov	r1, r3
 8004662:	4610      	mov	r0, r2
 8004664:	f7fe fb95 	bl	8002d92 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004668:	2301      	movs	r3, #1
 800466a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800466c:	697b      	ldr	r3, [r7, #20]
	}
 800466e:	4618      	mov	r0, r3
 8004670:	3718      	adds	r7, #24
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}
 8004676:	bf00      	nop
 8004678:	200008b4 	.word	0x200008b4
 800467c:	20000d90 	.word	0x20000d90
 8004680:	200008b8 	.word	0x200008b8

08004684 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b084      	sub	sp, #16
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
 800468c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800468e:	4b21      	ldr	r3, [pc, #132]	@ (8004714 <prvAddCurrentTaskToDelayedList+0x90>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004694:	4b20      	ldr	r3, [pc, #128]	@ (8004718 <prvAddCurrentTaskToDelayedList+0x94>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	3304      	adds	r3, #4
 800469a:	4618      	mov	r0, r3
 800469c:	f7fe fbd6 	bl	8002e4c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80046a6:	d10a      	bne.n	80046be <prvAddCurrentTaskToDelayedList+0x3a>
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d007      	beq.n	80046be <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80046ae:	4b1a      	ldr	r3, [pc, #104]	@ (8004718 <prvAddCurrentTaskToDelayedList+0x94>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	3304      	adds	r3, #4
 80046b4:	4619      	mov	r1, r3
 80046b6:	4819      	ldr	r0, [pc, #100]	@ (800471c <prvAddCurrentTaskToDelayedList+0x98>)
 80046b8:	f7fe fb6b 	bl	8002d92 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80046bc:	e026      	b.n	800470c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80046be:	68fa      	ldr	r2, [r7, #12]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	4413      	add	r3, r2
 80046c4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80046c6:	4b14      	ldr	r3, [pc, #80]	@ (8004718 <prvAddCurrentTaskToDelayedList+0x94>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	68ba      	ldr	r2, [r7, #8]
 80046cc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80046ce:	68ba      	ldr	r2, [r7, #8]
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d209      	bcs.n	80046ea <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80046d6:	4b12      	ldr	r3, [pc, #72]	@ (8004720 <prvAddCurrentTaskToDelayedList+0x9c>)
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	4b0f      	ldr	r3, [pc, #60]	@ (8004718 <prvAddCurrentTaskToDelayedList+0x94>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	3304      	adds	r3, #4
 80046e0:	4619      	mov	r1, r3
 80046e2:	4610      	mov	r0, r2
 80046e4:	f7fe fb79 	bl	8002dda <vListInsert>
}
 80046e8:	e010      	b.n	800470c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80046ea:	4b0e      	ldr	r3, [pc, #56]	@ (8004724 <prvAddCurrentTaskToDelayedList+0xa0>)
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	4b0a      	ldr	r3, [pc, #40]	@ (8004718 <prvAddCurrentTaskToDelayedList+0x94>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	3304      	adds	r3, #4
 80046f4:	4619      	mov	r1, r3
 80046f6:	4610      	mov	r0, r2
 80046f8:	f7fe fb6f 	bl	8002dda <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80046fc:	4b0a      	ldr	r3, [pc, #40]	@ (8004728 <prvAddCurrentTaskToDelayedList+0xa4>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	68ba      	ldr	r2, [r7, #8]
 8004702:	429a      	cmp	r2, r3
 8004704:	d202      	bcs.n	800470c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004706:	4a08      	ldr	r2, [pc, #32]	@ (8004728 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	6013      	str	r3, [r2, #0]
}
 800470c:	bf00      	nop
 800470e:	3710      	adds	r7, #16
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}
 8004714:	20000d8c 	.word	0x20000d8c
 8004718:	200008b4 	.word	0x200008b4
 800471c:	20000d74 	.word	0x20000d74
 8004720:	20000d44 	.word	0x20000d44
 8004724:	20000d40 	.word	0x20000d40
 8004728:	20000da8 	.word	0x20000da8

0800472c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b08a      	sub	sp, #40	@ 0x28
 8004730:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004732:	2300      	movs	r3, #0
 8004734:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004736:	f000 fb13 	bl	8004d60 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800473a:	4b1d      	ldr	r3, [pc, #116]	@ (80047b0 <xTimerCreateTimerTask+0x84>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d021      	beq.n	8004786 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004742:	2300      	movs	r3, #0
 8004744:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004746:	2300      	movs	r3, #0
 8004748:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800474a:	1d3a      	adds	r2, r7, #4
 800474c:	f107 0108 	add.w	r1, r7, #8
 8004750:	f107 030c 	add.w	r3, r7, #12
 8004754:	4618      	mov	r0, r3
 8004756:	f7fe fad5 	bl	8002d04 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800475a:	6879      	ldr	r1, [r7, #4]
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	68fa      	ldr	r2, [r7, #12]
 8004760:	9202      	str	r2, [sp, #8]
 8004762:	9301      	str	r3, [sp, #4]
 8004764:	2302      	movs	r3, #2
 8004766:	9300      	str	r3, [sp, #0]
 8004768:	2300      	movs	r3, #0
 800476a:	460a      	mov	r2, r1
 800476c:	4911      	ldr	r1, [pc, #68]	@ (80047b4 <xTimerCreateTimerTask+0x88>)
 800476e:	4812      	ldr	r0, [pc, #72]	@ (80047b8 <xTimerCreateTimerTask+0x8c>)
 8004770:	f7ff f890 	bl	8003894 <xTaskCreateStatic>
 8004774:	4603      	mov	r3, r0
 8004776:	4a11      	ldr	r2, [pc, #68]	@ (80047bc <xTimerCreateTimerTask+0x90>)
 8004778:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800477a:	4b10      	ldr	r3, [pc, #64]	@ (80047bc <xTimerCreateTimerTask+0x90>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d001      	beq.n	8004786 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004782:	2301      	movs	r3, #1
 8004784:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d10b      	bne.n	80047a4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800478c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004790:	f383 8811 	msr	BASEPRI, r3
 8004794:	f3bf 8f6f 	isb	sy
 8004798:	f3bf 8f4f 	dsb	sy
 800479c:	613b      	str	r3, [r7, #16]
}
 800479e:	bf00      	nop
 80047a0:	bf00      	nop
 80047a2:	e7fd      	b.n	80047a0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80047a4:	697b      	ldr	r3, [r7, #20]
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3718      	adds	r7, #24
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}
 80047ae:	bf00      	nop
 80047b0:	20000de4 	.word	0x20000de4
 80047b4:	080060e8 	.word	0x080060e8
 80047b8:	080048f9 	.word	0x080048f9
 80047bc:	20000de8 	.word	0x20000de8

080047c0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b08a      	sub	sp, #40	@ 0x28
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	60f8      	str	r0, [r7, #12]
 80047c8:	60b9      	str	r1, [r7, #8]
 80047ca:	607a      	str	r2, [r7, #4]
 80047cc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80047ce:	2300      	movs	r3, #0
 80047d0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d10b      	bne.n	80047f0 <xTimerGenericCommand+0x30>
	__asm volatile
 80047d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047dc:	f383 8811 	msr	BASEPRI, r3
 80047e0:	f3bf 8f6f 	isb	sy
 80047e4:	f3bf 8f4f 	dsb	sy
 80047e8:	623b      	str	r3, [r7, #32]
}
 80047ea:	bf00      	nop
 80047ec:	bf00      	nop
 80047ee:	e7fd      	b.n	80047ec <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80047f0:	4b19      	ldr	r3, [pc, #100]	@ (8004858 <xTimerGenericCommand+0x98>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d02a      	beq.n	800484e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	2b05      	cmp	r3, #5
 8004808:	dc18      	bgt.n	800483c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800480a:	f7ff fead 	bl	8004568 <xTaskGetSchedulerState>
 800480e:	4603      	mov	r3, r0
 8004810:	2b02      	cmp	r3, #2
 8004812:	d109      	bne.n	8004828 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004814:	4b10      	ldr	r3, [pc, #64]	@ (8004858 <xTimerGenericCommand+0x98>)
 8004816:	6818      	ldr	r0, [r3, #0]
 8004818:	f107 0110 	add.w	r1, r7, #16
 800481c:	2300      	movs	r3, #0
 800481e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004820:	f7fe fc48 	bl	80030b4 <xQueueGenericSend>
 8004824:	6278      	str	r0, [r7, #36]	@ 0x24
 8004826:	e012      	b.n	800484e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004828:	4b0b      	ldr	r3, [pc, #44]	@ (8004858 <xTimerGenericCommand+0x98>)
 800482a:	6818      	ldr	r0, [r3, #0]
 800482c:	f107 0110 	add.w	r1, r7, #16
 8004830:	2300      	movs	r3, #0
 8004832:	2200      	movs	r2, #0
 8004834:	f7fe fc3e 	bl	80030b4 <xQueueGenericSend>
 8004838:	6278      	str	r0, [r7, #36]	@ 0x24
 800483a:	e008      	b.n	800484e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800483c:	4b06      	ldr	r3, [pc, #24]	@ (8004858 <xTimerGenericCommand+0x98>)
 800483e:	6818      	ldr	r0, [r3, #0]
 8004840:	f107 0110 	add.w	r1, r7, #16
 8004844:	2300      	movs	r3, #0
 8004846:	683a      	ldr	r2, [r7, #0]
 8004848:	f7fe fd36 	bl	80032b8 <xQueueGenericSendFromISR>
 800484c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800484e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004850:	4618      	mov	r0, r3
 8004852:	3728      	adds	r7, #40	@ 0x28
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}
 8004858:	20000de4 	.word	0x20000de4

0800485c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b088      	sub	sp, #32
 8004860:	af02      	add	r7, sp, #8
 8004862:	6078      	str	r0, [r7, #4]
 8004864:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004866:	4b23      	ldr	r3, [pc, #140]	@ (80048f4 <prvProcessExpiredTimer+0x98>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	68db      	ldr	r3, [r3, #12]
 800486c:	68db      	ldr	r3, [r3, #12]
 800486e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	3304      	adds	r3, #4
 8004874:	4618      	mov	r0, r3
 8004876:	f7fe fae9 	bl	8002e4c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004880:	f003 0304 	and.w	r3, r3, #4
 8004884:	2b00      	cmp	r3, #0
 8004886:	d023      	beq.n	80048d0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	699a      	ldr	r2, [r3, #24]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	18d1      	adds	r1, r2, r3
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	683a      	ldr	r2, [r7, #0]
 8004894:	6978      	ldr	r0, [r7, #20]
 8004896:	f000 f8d5 	bl	8004a44 <prvInsertTimerInActiveList>
 800489a:	4603      	mov	r3, r0
 800489c:	2b00      	cmp	r3, #0
 800489e:	d020      	beq.n	80048e2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80048a0:	2300      	movs	r3, #0
 80048a2:	9300      	str	r3, [sp, #0]
 80048a4:	2300      	movs	r3, #0
 80048a6:	687a      	ldr	r2, [r7, #4]
 80048a8:	2100      	movs	r1, #0
 80048aa:	6978      	ldr	r0, [r7, #20]
 80048ac:	f7ff ff88 	bl	80047c0 <xTimerGenericCommand>
 80048b0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d114      	bne.n	80048e2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80048b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048bc:	f383 8811 	msr	BASEPRI, r3
 80048c0:	f3bf 8f6f 	isb	sy
 80048c4:	f3bf 8f4f 	dsb	sy
 80048c8:	60fb      	str	r3, [r7, #12]
}
 80048ca:	bf00      	nop
 80048cc:	bf00      	nop
 80048ce:	e7fd      	b.n	80048cc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80048d6:	f023 0301 	bic.w	r3, r3, #1
 80048da:	b2da      	uxtb	r2, r3
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	6a1b      	ldr	r3, [r3, #32]
 80048e6:	6978      	ldr	r0, [r7, #20]
 80048e8:	4798      	blx	r3
}
 80048ea:	bf00      	nop
 80048ec:	3718      	adds	r7, #24
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}
 80048f2:	bf00      	nop
 80048f4:	20000ddc 	.word	0x20000ddc

080048f8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004900:	f107 0308 	add.w	r3, r7, #8
 8004904:	4618      	mov	r0, r3
 8004906:	f000 f859 	bl	80049bc <prvGetNextExpireTime>
 800490a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	4619      	mov	r1, r3
 8004910:	68f8      	ldr	r0, [r7, #12]
 8004912:	f000 f805 	bl	8004920 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004916:	f000 f8d7 	bl	8004ac8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800491a:	bf00      	nop
 800491c:	e7f0      	b.n	8004900 <prvTimerTask+0x8>
	...

08004920 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b084      	sub	sp, #16
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
 8004928:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800492a:	f7ff fa17 	bl	8003d5c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800492e:	f107 0308 	add.w	r3, r7, #8
 8004932:	4618      	mov	r0, r3
 8004934:	f000 f866 	bl	8004a04 <prvSampleTimeNow>
 8004938:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d130      	bne.n	80049a2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d10a      	bne.n	800495c <prvProcessTimerOrBlockTask+0x3c>
 8004946:	687a      	ldr	r2, [r7, #4]
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	429a      	cmp	r2, r3
 800494c:	d806      	bhi.n	800495c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800494e:	f7ff fa13 	bl	8003d78 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004952:	68f9      	ldr	r1, [r7, #12]
 8004954:	6878      	ldr	r0, [r7, #4]
 8004956:	f7ff ff81 	bl	800485c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800495a:	e024      	b.n	80049a6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d008      	beq.n	8004974 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004962:	4b13      	ldr	r3, [pc, #76]	@ (80049b0 <prvProcessTimerOrBlockTask+0x90>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d101      	bne.n	8004970 <prvProcessTimerOrBlockTask+0x50>
 800496c:	2301      	movs	r3, #1
 800496e:	e000      	b.n	8004972 <prvProcessTimerOrBlockTask+0x52>
 8004970:	2300      	movs	r3, #0
 8004972:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004974:	4b0f      	ldr	r3, [pc, #60]	@ (80049b4 <prvProcessTimerOrBlockTask+0x94>)
 8004976:	6818      	ldr	r0, [r3, #0]
 8004978:	687a      	ldr	r2, [r7, #4]
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	1ad3      	subs	r3, r2, r3
 800497e:	683a      	ldr	r2, [r7, #0]
 8004980:	4619      	mov	r1, r3
 8004982:	f7fe ff53 	bl	800382c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004986:	f7ff f9f7 	bl	8003d78 <xTaskResumeAll>
 800498a:	4603      	mov	r3, r0
 800498c:	2b00      	cmp	r3, #0
 800498e:	d10a      	bne.n	80049a6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004990:	4b09      	ldr	r3, [pc, #36]	@ (80049b8 <prvProcessTimerOrBlockTask+0x98>)
 8004992:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004996:	601a      	str	r2, [r3, #0]
 8004998:	f3bf 8f4f 	dsb	sy
 800499c:	f3bf 8f6f 	isb	sy
}
 80049a0:	e001      	b.n	80049a6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80049a2:	f7ff f9e9 	bl	8003d78 <xTaskResumeAll>
}
 80049a6:	bf00      	nop
 80049a8:	3710      	adds	r7, #16
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	20000de0 	.word	0x20000de0
 80049b4:	20000de4 	.word	0x20000de4
 80049b8:	e000ed04 	.word	0xe000ed04

080049bc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80049bc:	b480      	push	{r7}
 80049be:	b085      	sub	sp, #20
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80049c4:	4b0e      	ldr	r3, [pc, #56]	@ (8004a00 <prvGetNextExpireTime+0x44>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d101      	bne.n	80049d2 <prvGetNextExpireTime+0x16>
 80049ce:	2201      	movs	r2, #1
 80049d0:	e000      	b.n	80049d4 <prvGetNextExpireTime+0x18>
 80049d2:	2200      	movs	r2, #0
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d105      	bne.n	80049ec <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80049e0:	4b07      	ldr	r3, [pc, #28]	@ (8004a00 <prvGetNextExpireTime+0x44>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	68db      	ldr	r3, [r3, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	60fb      	str	r3, [r7, #12]
 80049ea:	e001      	b.n	80049f0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80049ec:	2300      	movs	r3, #0
 80049ee:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80049f0:	68fb      	ldr	r3, [r7, #12]
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3714      	adds	r7, #20
 80049f6:	46bd      	mov	sp, r7
 80049f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fc:	4770      	bx	lr
 80049fe:	bf00      	nop
 8004a00:	20000ddc 	.word	0x20000ddc

08004a04 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b084      	sub	sp, #16
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004a0c:	f7ff fa52 	bl	8003eb4 <xTaskGetTickCount>
 8004a10:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004a12:	4b0b      	ldr	r3, [pc, #44]	@ (8004a40 <prvSampleTimeNow+0x3c>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	68fa      	ldr	r2, [r7, #12]
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	d205      	bcs.n	8004a28 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004a1c:	f000 f93a 	bl	8004c94 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	601a      	str	r2, [r3, #0]
 8004a26:	e002      	b.n	8004a2e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004a2e:	4a04      	ldr	r2, [pc, #16]	@ (8004a40 <prvSampleTimeNow+0x3c>)
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004a34:	68fb      	ldr	r3, [r7, #12]
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	3710      	adds	r7, #16
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bd80      	pop	{r7, pc}
 8004a3e:	bf00      	nop
 8004a40:	20000dec 	.word	0x20000dec

08004a44 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b086      	sub	sp, #24
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	60f8      	str	r0, [r7, #12]
 8004a4c:	60b9      	str	r1, [r7, #8]
 8004a4e:	607a      	str	r2, [r7, #4]
 8004a50:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004a52:	2300      	movs	r3, #0
 8004a54:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	68ba      	ldr	r2, [r7, #8]
 8004a5a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	68fa      	ldr	r2, [r7, #12]
 8004a60:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004a62:	68ba      	ldr	r2, [r7, #8]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d812      	bhi.n	8004a90 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a6a:	687a      	ldr	r2, [r7, #4]
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	1ad2      	subs	r2, r2, r3
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	699b      	ldr	r3, [r3, #24]
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d302      	bcc.n	8004a7e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	617b      	str	r3, [r7, #20]
 8004a7c:	e01b      	b.n	8004ab6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004a7e:	4b10      	ldr	r3, [pc, #64]	@ (8004ac0 <prvInsertTimerInActiveList+0x7c>)
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	3304      	adds	r3, #4
 8004a86:	4619      	mov	r1, r3
 8004a88:	4610      	mov	r0, r2
 8004a8a:	f7fe f9a6 	bl	8002dda <vListInsert>
 8004a8e:	e012      	b.n	8004ab6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004a90:	687a      	ldr	r2, [r7, #4]
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d206      	bcs.n	8004aa6 <prvInsertTimerInActiveList+0x62>
 8004a98:	68ba      	ldr	r2, [r7, #8]
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	d302      	bcc.n	8004aa6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	617b      	str	r3, [r7, #20]
 8004aa4:	e007      	b.n	8004ab6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004aa6:	4b07      	ldr	r3, [pc, #28]	@ (8004ac4 <prvInsertTimerInActiveList+0x80>)
 8004aa8:	681a      	ldr	r2, [r3, #0]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	3304      	adds	r3, #4
 8004aae:	4619      	mov	r1, r3
 8004ab0:	4610      	mov	r0, r2
 8004ab2:	f7fe f992 	bl	8002dda <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004ab6:	697b      	ldr	r3, [r7, #20]
}
 8004ab8:	4618      	mov	r0, r3
 8004aba:	3718      	adds	r7, #24
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}
 8004ac0:	20000de0 	.word	0x20000de0
 8004ac4:	20000ddc 	.word	0x20000ddc

08004ac8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b08e      	sub	sp, #56	@ 0x38
 8004acc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004ace:	e0ce      	b.n	8004c6e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	da19      	bge.n	8004b0a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004ad6:	1d3b      	adds	r3, r7, #4
 8004ad8:	3304      	adds	r3, #4
 8004ada:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004adc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d10b      	bne.n	8004afa <prvProcessReceivedCommands+0x32>
	__asm volatile
 8004ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ae6:	f383 8811 	msr	BASEPRI, r3
 8004aea:	f3bf 8f6f 	isb	sy
 8004aee:	f3bf 8f4f 	dsb	sy
 8004af2:	61fb      	str	r3, [r7, #28]
}
 8004af4:	bf00      	nop
 8004af6:	bf00      	nop
 8004af8:	e7fd      	b.n	8004af6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004afa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b00:	6850      	ldr	r0, [r2, #4]
 8004b02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b04:	6892      	ldr	r2, [r2, #8]
 8004b06:	4611      	mov	r1, r2
 8004b08:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	f2c0 80ae 	blt.w	8004c6e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b18:	695b      	ldr	r3, [r3, #20]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d004      	beq.n	8004b28 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b20:	3304      	adds	r3, #4
 8004b22:	4618      	mov	r0, r3
 8004b24:	f7fe f992 	bl	8002e4c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004b28:	463b      	mov	r3, r7
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f7ff ff6a 	bl	8004a04 <prvSampleTimeNow>
 8004b30:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2b09      	cmp	r3, #9
 8004b36:	f200 8097 	bhi.w	8004c68 <prvProcessReceivedCommands+0x1a0>
 8004b3a:	a201      	add	r2, pc, #4	@ (adr r2, 8004b40 <prvProcessReceivedCommands+0x78>)
 8004b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b40:	08004b69 	.word	0x08004b69
 8004b44:	08004b69 	.word	0x08004b69
 8004b48:	08004b69 	.word	0x08004b69
 8004b4c:	08004bdf 	.word	0x08004bdf
 8004b50:	08004bf3 	.word	0x08004bf3
 8004b54:	08004c3f 	.word	0x08004c3f
 8004b58:	08004b69 	.word	0x08004b69
 8004b5c:	08004b69 	.word	0x08004b69
 8004b60:	08004bdf 	.word	0x08004bdf
 8004b64:	08004bf3 	.word	0x08004bf3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b6a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b6e:	f043 0301 	orr.w	r3, r3, #1
 8004b72:	b2da      	uxtb	r2, r3
 8004b74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b76:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004b7a:	68ba      	ldr	r2, [r7, #8]
 8004b7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b7e:	699b      	ldr	r3, [r3, #24]
 8004b80:	18d1      	adds	r1, r2, r3
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b88:	f7ff ff5c 	bl	8004a44 <prvInsertTimerInActiveList>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d06c      	beq.n	8004c6c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004b92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b94:	6a1b      	ldr	r3, [r3, #32]
 8004b96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b98:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004ba0:	f003 0304 	and.w	r3, r3, #4
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d061      	beq.n	8004c6c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004ba8:	68ba      	ldr	r2, [r7, #8]
 8004baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bac:	699b      	ldr	r3, [r3, #24]
 8004bae:	441a      	add	r2, r3
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	9300      	str	r3, [sp, #0]
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	2100      	movs	r1, #0
 8004bb8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004bba:	f7ff fe01 	bl	80047c0 <xTimerGenericCommand>
 8004bbe:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004bc0:	6a3b      	ldr	r3, [r7, #32]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d152      	bne.n	8004c6c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8004bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bca:	f383 8811 	msr	BASEPRI, r3
 8004bce:	f3bf 8f6f 	isb	sy
 8004bd2:	f3bf 8f4f 	dsb	sy
 8004bd6:	61bb      	str	r3, [r7, #24]
}
 8004bd8:	bf00      	nop
 8004bda:	bf00      	nop
 8004bdc:	e7fd      	b.n	8004bda <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004bde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004be0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004be4:	f023 0301 	bic.w	r3, r3, #1
 8004be8:	b2da      	uxtb	r2, r3
 8004bea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004bf0:	e03d      	b.n	8004c6e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bf4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004bf8:	f043 0301 	orr.w	r3, r3, #1
 8004bfc:	b2da      	uxtb	r2, r3
 8004bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c00:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004c04:	68ba      	ldr	r2, [r7, #8]
 8004c06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c08:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c0c:	699b      	ldr	r3, [r3, #24]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d10b      	bne.n	8004c2a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8004c12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c16:	f383 8811 	msr	BASEPRI, r3
 8004c1a:	f3bf 8f6f 	isb	sy
 8004c1e:	f3bf 8f4f 	dsb	sy
 8004c22:	617b      	str	r3, [r7, #20]
}
 8004c24:	bf00      	nop
 8004c26:	bf00      	nop
 8004c28:	e7fd      	b.n	8004c26 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c2c:	699a      	ldr	r2, [r3, #24]
 8004c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c30:	18d1      	adds	r1, r2, r3
 8004c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c38:	f7ff ff04 	bl	8004a44 <prvInsertTimerInActiveList>
					break;
 8004c3c:	e017      	b.n	8004c6e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c40:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004c44:	f003 0302 	and.w	r3, r3, #2
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d103      	bne.n	8004c54 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8004c4c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c4e:	f000 fbeb 	bl	8005428 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004c52:	e00c      	b.n	8004c6e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c56:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004c5a:	f023 0301 	bic.w	r3, r3, #1
 8004c5e:	b2da      	uxtb	r2, r3
 8004c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c62:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004c66:	e002      	b.n	8004c6e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8004c68:	bf00      	nop
 8004c6a:	e000      	b.n	8004c6e <prvProcessReceivedCommands+0x1a6>
					break;
 8004c6c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004c6e:	4b08      	ldr	r3, [pc, #32]	@ (8004c90 <prvProcessReceivedCommands+0x1c8>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	1d39      	adds	r1, r7, #4
 8004c74:	2200      	movs	r2, #0
 8004c76:	4618      	mov	r0, r3
 8004c78:	f7fe fbbc 	bl	80033f4 <xQueueReceive>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	f47f af26 	bne.w	8004ad0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004c84:	bf00      	nop
 8004c86:	bf00      	nop
 8004c88:	3730      	adds	r7, #48	@ 0x30
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	20000de4 	.word	0x20000de4

08004c94 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b088      	sub	sp, #32
 8004c98:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004c9a:	e049      	b.n	8004d30 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004c9c:	4b2e      	ldr	r3, [pc, #184]	@ (8004d58 <prvSwitchTimerLists+0xc4>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	68db      	ldr	r3, [r3, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ca6:	4b2c      	ldr	r3, [pc, #176]	@ (8004d58 <prvSwitchTimerLists+0xc4>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	68db      	ldr	r3, [r3, #12]
 8004cac:	68db      	ldr	r3, [r3, #12]
 8004cae:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	3304      	adds	r3, #4
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	f7fe f8c9 	bl	8002e4c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	6a1b      	ldr	r3, [r3, #32]
 8004cbe:	68f8      	ldr	r0, [r7, #12]
 8004cc0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004cc8:	f003 0304 	and.w	r3, r3, #4
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d02f      	beq.n	8004d30 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	699b      	ldr	r3, [r3, #24]
 8004cd4:	693a      	ldr	r2, [r7, #16]
 8004cd6:	4413      	add	r3, r2
 8004cd8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004cda:	68ba      	ldr	r2, [r7, #8]
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	429a      	cmp	r2, r3
 8004ce0:	d90e      	bls.n	8004d00 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	68ba      	ldr	r2, [r7, #8]
 8004ce6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	68fa      	ldr	r2, [r7, #12]
 8004cec:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004cee:	4b1a      	ldr	r3, [pc, #104]	@ (8004d58 <prvSwitchTimerLists+0xc4>)
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	3304      	adds	r3, #4
 8004cf6:	4619      	mov	r1, r3
 8004cf8:	4610      	mov	r0, r2
 8004cfa:	f7fe f86e 	bl	8002dda <vListInsert>
 8004cfe:	e017      	b.n	8004d30 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004d00:	2300      	movs	r3, #0
 8004d02:	9300      	str	r3, [sp, #0]
 8004d04:	2300      	movs	r3, #0
 8004d06:	693a      	ldr	r2, [r7, #16]
 8004d08:	2100      	movs	r1, #0
 8004d0a:	68f8      	ldr	r0, [r7, #12]
 8004d0c:	f7ff fd58 	bl	80047c0 <xTimerGenericCommand>
 8004d10:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d10b      	bne.n	8004d30 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8004d18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d1c:	f383 8811 	msr	BASEPRI, r3
 8004d20:	f3bf 8f6f 	isb	sy
 8004d24:	f3bf 8f4f 	dsb	sy
 8004d28:	603b      	str	r3, [r7, #0]
}
 8004d2a:	bf00      	nop
 8004d2c:	bf00      	nop
 8004d2e:	e7fd      	b.n	8004d2c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004d30:	4b09      	ldr	r3, [pc, #36]	@ (8004d58 <prvSwitchTimerLists+0xc4>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d1b0      	bne.n	8004c9c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004d3a:	4b07      	ldr	r3, [pc, #28]	@ (8004d58 <prvSwitchTimerLists+0xc4>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004d40:	4b06      	ldr	r3, [pc, #24]	@ (8004d5c <prvSwitchTimerLists+0xc8>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a04      	ldr	r2, [pc, #16]	@ (8004d58 <prvSwitchTimerLists+0xc4>)
 8004d46:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004d48:	4a04      	ldr	r2, [pc, #16]	@ (8004d5c <prvSwitchTimerLists+0xc8>)
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	6013      	str	r3, [r2, #0]
}
 8004d4e:	bf00      	nop
 8004d50:	3718      	adds	r7, #24
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop
 8004d58:	20000ddc 	.word	0x20000ddc
 8004d5c:	20000de0 	.word	0x20000de0

08004d60 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b082      	sub	sp, #8
 8004d64:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004d66:	f000 f96f 	bl	8005048 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004d6a:	4b15      	ldr	r3, [pc, #84]	@ (8004dc0 <prvCheckForValidListAndQueue+0x60>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d120      	bne.n	8004db4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004d72:	4814      	ldr	r0, [pc, #80]	@ (8004dc4 <prvCheckForValidListAndQueue+0x64>)
 8004d74:	f7fd ffe0 	bl	8002d38 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004d78:	4813      	ldr	r0, [pc, #76]	@ (8004dc8 <prvCheckForValidListAndQueue+0x68>)
 8004d7a:	f7fd ffdd 	bl	8002d38 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004d7e:	4b13      	ldr	r3, [pc, #76]	@ (8004dcc <prvCheckForValidListAndQueue+0x6c>)
 8004d80:	4a10      	ldr	r2, [pc, #64]	@ (8004dc4 <prvCheckForValidListAndQueue+0x64>)
 8004d82:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004d84:	4b12      	ldr	r3, [pc, #72]	@ (8004dd0 <prvCheckForValidListAndQueue+0x70>)
 8004d86:	4a10      	ldr	r2, [pc, #64]	@ (8004dc8 <prvCheckForValidListAndQueue+0x68>)
 8004d88:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	9300      	str	r3, [sp, #0]
 8004d8e:	4b11      	ldr	r3, [pc, #68]	@ (8004dd4 <prvCheckForValidListAndQueue+0x74>)
 8004d90:	4a11      	ldr	r2, [pc, #68]	@ (8004dd8 <prvCheckForValidListAndQueue+0x78>)
 8004d92:	2110      	movs	r1, #16
 8004d94:	200a      	movs	r0, #10
 8004d96:	f7fe f8ed 	bl	8002f74 <xQueueGenericCreateStatic>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	4a08      	ldr	r2, [pc, #32]	@ (8004dc0 <prvCheckForValidListAndQueue+0x60>)
 8004d9e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004da0:	4b07      	ldr	r3, [pc, #28]	@ (8004dc0 <prvCheckForValidListAndQueue+0x60>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d005      	beq.n	8004db4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004da8:	4b05      	ldr	r3, [pc, #20]	@ (8004dc0 <prvCheckForValidListAndQueue+0x60>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	490b      	ldr	r1, [pc, #44]	@ (8004ddc <prvCheckForValidListAndQueue+0x7c>)
 8004dae:	4618      	mov	r0, r3
 8004db0:	f7fe fd12 	bl	80037d8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004db4:	f000 f97a 	bl	80050ac <vPortExitCritical>
}
 8004db8:	bf00      	nop
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}
 8004dbe:	bf00      	nop
 8004dc0:	20000de4 	.word	0x20000de4
 8004dc4:	20000db4 	.word	0x20000db4
 8004dc8:	20000dc8 	.word	0x20000dc8
 8004dcc:	20000ddc 	.word	0x20000ddc
 8004dd0:	20000de0 	.word	0x20000de0
 8004dd4:	20000e90 	.word	0x20000e90
 8004dd8:	20000df0 	.word	0x20000df0
 8004ddc:	080060f0 	.word	0x080060f0

08004de0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004de0:	b480      	push	{r7}
 8004de2:	b085      	sub	sp, #20
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	60f8      	str	r0, [r7, #12]
 8004de8:	60b9      	str	r1, [r7, #8]
 8004dea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	3b04      	subs	r3, #4
 8004df0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004df8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	3b04      	subs	r3, #4
 8004dfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	f023 0201 	bic.w	r2, r3, #1
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	3b04      	subs	r3, #4
 8004e0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004e10:	4a0c      	ldr	r2, [pc, #48]	@ (8004e44 <pxPortInitialiseStack+0x64>)
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	3b14      	subs	r3, #20
 8004e1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004e1c:	687a      	ldr	r2, [r7, #4]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	3b04      	subs	r3, #4
 8004e26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	f06f 0202 	mvn.w	r2, #2
 8004e2e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	3b20      	subs	r3, #32
 8004e34:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004e36:	68fb      	ldr	r3, [r7, #12]
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	3714      	adds	r7, #20
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e42:	4770      	bx	lr
 8004e44:	08004e49 	.word	0x08004e49

08004e48 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b085      	sub	sp, #20
 8004e4c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004e52:	4b13      	ldr	r3, [pc, #76]	@ (8004ea0 <prvTaskExitError+0x58>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e5a:	d00b      	beq.n	8004e74 <prvTaskExitError+0x2c>
	__asm volatile
 8004e5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e60:	f383 8811 	msr	BASEPRI, r3
 8004e64:	f3bf 8f6f 	isb	sy
 8004e68:	f3bf 8f4f 	dsb	sy
 8004e6c:	60fb      	str	r3, [r7, #12]
}
 8004e6e:	bf00      	nop
 8004e70:	bf00      	nop
 8004e72:	e7fd      	b.n	8004e70 <prvTaskExitError+0x28>
	__asm volatile
 8004e74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e78:	f383 8811 	msr	BASEPRI, r3
 8004e7c:	f3bf 8f6f 	isb	sy
 8004e80:	f3bf 8f4f 	dsb	sy
 8004e84:	60bb      	str	r3, [r7, #8]
}
 8004e86:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004e88:	bf00      	nop
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d0fc      	beq.n	8004e8a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004e90:	bf00      	nop
 8004e92:	bf00      	nop
 8004e94:	3714      	adds	r7, #20
 8004e96:	46bd      	mov	sp, r7
 8004e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9c:	4770      	bx	lr
 8004e9e:	bf00      	nop
 8004ea0:	2000000c 	.word	0x2000000c
	...

08004eb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004eb0:	4b07      	ldr	r3, [pc, #28]	@ (8004ed0 <pxCurrentTCBConst2>)
 8004eb2:	6819      	ldr	r1, [r3, #0]
 8004eb4:	6808      	ldr	r0, [r1, #0]
 8004eb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004eba:	f380 8809 	msr	PSP, r0
 8004ebe:	f3bf 8f6f 	isb	sy
 8004ec2:	f04f 0000 	mov.w	r0, #0
 8004ec6:	f380 8811 	msr	BASEPRI, r0
 8004eca:	4770      	bx	lr
 8004ecc:	f3af 8000 	nop.w

08004ed0 <pxCurrentTCBConst2>:
 8004ed0:	200008b4 	.word	0x200008b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004ed4:	bf00      	nop
 8004ed6:	bf00      	nop

08004ed8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004ed8:	4808      	ldr	r0, [pc, #32]	@ (8004efc <prvPortStartFirstTask+0x24>)
 8004eda:	6800      	ldr	r0, [r0, #0]
 8004edc:	6800      	ldr	r0, [r0, #0]
 8004ede:	f380 8808 	msr	MSP, r0
 8004ee2:	f04f 0000 	mov.w	r0, #0
 8004ee6:	f380 8814 	msr	CONTROL, r0
 8004eea:	b662      	cpsie	i
 8004eec:	b661      	cpsie	f
 8004eee:	f3bf 8f4f 	dsb	sy
 8004ef2:	f3bf 8f6f 	isb	sy
 8004ef6:	df00      	svc	0
 8004ef8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004efa:	bf00      	nop
 8004efc:	e000ed08 	.word	0xe000ed08

08004f00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b086      	sub	sp, #24
 8004f04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004f06:	4b47      	ldr	r3, [pc, #284]	@ (8005024 <xPortStartScheduler+0x124>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a47      	ldr	r2, [pc, #284]	@ (8005028 <xPortStartScheduler+0x128>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d10b      	bne.n	8004f28 <xPortStartScheduler+0x28>
	__asm volatile
 8004f10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f14:	f383 8811 	msr	BASEPRI, r3
 8004f18:	f3bf 8f6f 	isb	sy
 8004f1c:	f3bf 8f4f 	dsb	sy
 8004f20:	613b      	str	r3, [r7, #16]
}
 8004f22:	bf00      	nop
 8004f24:	bf00      	nop
 8004f26:	e7fd      	b.n	8004f24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004f28:	4b3e      	ldr	r3, [pc, #248]	@ (8005024 <xPortStartScheduler+0x124>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a3f      	ldr	r2, [pc, #252]	@ (800502c <xPortStartScheduler+0x12c>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d10b      	bne.n	8004f4a <xPortStartScheduler+0x4a>
	__asm volatile
 8004f32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f36:	f383 8811 	msr	BASEPRI, r3
 8004f3a:	f3bf 8f6f 	isb	sy
 8004f3e:	f3bf 8f4f 	dsb	sy
 8004f42:	60fb      	str	r3, [r7, #12]
}
 8004f44:	bf00      	nop
 8004f46:	bf00      	nop
 8004f48:	e7fd      	b.n	8004f46 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004f4a:	4b39      	ldr	r3, [pc, #228]	@ (8005030 <xPortStartScheduler+0x130>)
 8004f4c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	781b      	ldrb	r3, [r3, #0]
 8004f52:	b2db      	uxtb	r3, r3
 8004f54:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004f56:	697b      	ldr	r3, [r7, #20]
 8004f58:	22ff      	movs	r2, #255	@ 0xff
 8004f5a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	781b      	ldrb	r3, [r3, #0]
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004f64:	78fb      	ldrb	r3, [r7, #3]
 8004f66:	b2db      	uxtb	r3, r3
 8004f68:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004f6c:	b2da      	uxtb	r2, r3
 8004f6e:	4b31      	ldr	r3, [pc, #196]	@ (8005034 <xPortStartScheduler+0x134>)
 8004f70:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004f72:	4b31      	ldr	r3, [pc, #196]	@ (8005038 <xPortStartScheduler+0x138>)
 8004f74:	2207      	movs	r2, #7
 8004f76:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004f78:	e009      	b.n	8004f8e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004f7a:	4b2f      	ldr	r3, [pc, #188]	@ (8005038 <xPortStartScheduler+0x138>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	3b01      	subs	r3, #1
 8004f80:	4a2d      	ldr	r2, [pc, #180]	@ (8005038 <xPortStartScheduler+0x138>)
 8004f82:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004f84:	78fb      	ldrb	r3, [r7, #3]
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	005b      	lsls	r3, r3, #1
 8004f8a:	b2db      	uxtb	r3, r3
 8004f8c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004f8e:	78fb      	ldrb	r3, [r7, #3]
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f96:	2b80      	cmp	r3, #128	@ 0x80
 8004f98:	d0ef      	beq.n	8004f7a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004f9a:	4b27      	ldr	r3, [pc, #156]	@ (8005038 <xPortStartScheduler+0x138>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f1c3 0307 	rsb	r3, r3, #7
 8004fa2:	2b04      	cmp	r3, #4
 8004fa4:	d00b      	beq.n	8004fbe <xPortStartScheduler+0xbe>
	__asm volatile
 8004fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004faa:	f383 8811 	msr	BASEPRI, r3
 8004fae:	f3bf 8f6f 	isb	sy
 8004fb2:	f3bf 8f4f 	dsb	sy
 8004fb6:	60bb      	str	r3, [r7, #8]
}
 8004fb8:	bf00      	nop
 8004fba:	bf00      	nop
 8004fbc:	e7fd      	b.n	8004fba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004fbe:	4b1e      	ldr	r3, [pc, #120]	@ (8005038 <xPortStartScheduler+0x138>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	021b      	lsls	r3, r3, #8
 8004fc4:	4a1c      	ldr	r2, [pc, #112]	@ (8005038 <xPortStartScheduler+0x138>)
 8004fc6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004fc8:	4b1b      	ldr	r3, [pc, #108]	@ (8005038 <xPortStartScheduler+0x138>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004fd0:	4a19      	ldr	r2, [pc, #100]	@ (8005038 <xPortStartScheduler+0x138>)
 8004fd2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	b2da      	uxtb	r2, r3
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004fdc:	4b17      	ldr	r3, [pc, #92]	@ (800503c <xPortStartScheduler+0x13c>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a16      	ldr	r2, [pc, #88]	@ (800503c <xPortStartScheduler+0x13c>)
 8004fe2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004fe6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004fe8:	4b14      	ldr	r3, [pc, #80]	@ (800503c <xPortStartScheduler+0x13c>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a13      	ldr	r2, [pc, #76]	@ (800503c <xPortStartScheduler+0x13c>)
 8004fee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004ff2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004ff4:	f000 f8da 	bl	80051ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004ff8:	4b11      	ldr	r3, [pc, #68]	@ (8005040 <xPortStartScheduler+0x140>)
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004ffe:	f000 f8f9 	bl	80051f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005002:	4b10      	ldr	r3, [pc, #64]	@ (8005044 <xPortStartScheduler+0x144>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a0f      	ldr	r2, [pc, #60]	@ (8005044 <xPortStartScheduler+0x144>)
 8005008:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800500c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800500e:	f7ff ff63 	bl	8004ed8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005012:	f7ff f82b 	bl	800406c <vTaskSwitchContext>
	prvTaskExitError();
 8005016:	f7ff ff17 	bl	8004e48 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800501a:	2300      	movs	r3, #0
}
 800501c:	4618      	mov	r0, r3
 800501e:	3718      	adds	r7, #24
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}
 8005024:	e000ed00 	.word	0xe000ed00
 8005028:	410fc271 	.word	0x410fc271
 800502c:	410fc270 	.word	0x410fc270
 8005030:	e000e400 	.word	0xe000e400
 8005034:	20000ee0 	.word	0x20000ee0
 8005038:	20000ee4 	.word	0x20000ee4
 800503c:	e000ed20 	.word	0xe000ed20
 8005040:	2000000c 	.word	0x2000000c
 8005044:	e000ef34 	.word	0xe000ef34

08005048 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005048:	b480      	push	{r7}
 800504a:	b083      	sub	sp, #12
 800504c:	af00      	add	r7, sp, #0
	__asm volatile
 800504e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005052:	f383 8811 	msr	BASEPRI, r3
 8005056:	f3bf 8f6f 	isb	sy
 800505a:	f3bf 8f4f 	dsb	sy
 800505e:	607b      	str	r3, [r7, #4]
}
 8005060:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005062:	4b10      	ldr	r3, [pc, #64]	@ (80050a4 <vPortEnterCritical+0x5c>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	3301      	adds	r3, #1
 8005068:	4a0e      	ldr	r2, [pc, #56]	@ (80050a4 <vPortEnterCritical+0x5c>)
 800506a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800506c:	4b0d      	ldr	r3, [pc, #52]	@ (80050a4 <vPortEnterCritical+0x5c>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	2b01      	cmp	r3, #1
 8005072:	d110      	bne.n	8005096 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005074:	4b0c      	ldr	r3, [pc, #48]	@ (80050a8 <vPortEnterCritical+0x60>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	b2db      	uxtb	r3, r3
 800507a:	2b00      	cmp	r3, #0
 800507c:	d00b      	beq.n	8005096 <vPortEnterCritical+0x4e>
	__asm volatile
 800507e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005082:	f383 8811 	msr	BASEPRI, r3
 8005086:	f3bf 8f6f 	isb	sy
 800508a:	f3bf 8f4f 	dsb	sy
 800508e:	603b      	str	r3, [r7, #0]
}
 8005090:	bf00      	nop
 8005092:	bf00      	nop
 8005094:	e7fd      	b.n	8005092 <vPortEnterCritical+0x4a>
	}
}
 8005096:	bf00      	nop
 8005098:	370c      	adds	r7, #12
 800509a:	46bd      	mov	sp, r7
 800509c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a0:	4770      	bx	lr
 80050a2:	bf00      	nop
 80050a4:	2000000c 	.word	0x2000000c
 80050a8:	e000ed04 	.word	0xe000ed04

080050ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80050ac:	b480      	push	{r7}
 80050ae:	b083      	sub	sp, #12
 80050b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80050b2:	4b12      	ldr	r3, [pc, #72]	@ (80050fc <vPortExitCritical+0x50>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d10b      	bne.n	80050d2 <vPortExitCritical+0x26>
	__asm volatile
 80050ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050be:	f383 8811 	msr	BASEPRI, r3
 80050c2:	f3bf 8f6f 	isb	sy
 80050c6:	f3bf 8f4f 	dsb	sy
 80050ca:	607b      	str	r3, [r7, #4]
}
 80050cc:	bf00      	nop
 80050ce:	bf00      	nop
 80050d0:	e7fd      	b.n	80050ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80050d2:	4b0a      	ldr	r3, [pc, #40]	@ (80050fc <vPortExitCritical+0x50>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	3b01      	subs	r3, #1
 80050d8:	4a08      	ldr	r2, [pc, #32]	@ (80050fc <vPortExitCritical+0x50>)
 80050da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80050dc:	4b07      	ldr	r3, [pc, #28]	@ (80050fc <vPortExitCritical+0x50>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d105      	bne.n	80050f0 <vPortExitCritical+0x44>
 80050e4:	2300      	movs	r3, #0
 80050e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	f383 8811 	msr	BASEPRI, r3
}
 80050ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80050f0:	bf00      	nop
 80050f2:	370c      	adds	r7, #12
 80050f4:	46bd      	mov	sp, r7
 80050f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fa:	4770      	bx	lr
 80050fc:	2000000c 	.word	0x2000000c

08005100 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005100:	f3ef 8009 	mrs	r0, PSP
 8005104:	f3bf 8f6f 	isb	sy
 8005108:	4b15      	ldr	r3, [pc, #84]	@ (8005160 <pxCurrentTCBConst>)
 800510a:	681a      	ldr	r2, [r3, #0]
 800510c:	f01e 0f10 	tst.w	lr, #16
 8005110:	bf08      	it	eq
 8005112:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005116:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800511a:	6010      	str	r0, [r2, #0]
 800511c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005120:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005124:	f380 8811 	msr	BASEPRI, r0
 8005128:	f3bf 8f4f 	dsb	sy
 800512c:	f3bf 8f6f 	isb	sy
 8005130:	f7fe ff9c 	bl	800406c <vTaskSwitchContext>
 8005134:	f04f 0000 	mov.w	r0, #0
 8005138:	f380 8811 	msr	BASEPRI, r0
 800513c:	bc09      	pop	{r0, r3}
 800513e:	6819      	ldr	r1, [r3, #0]
 8005140:	6808      	ldr	r0, [r1, #0]
 8005142:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005146:	f01e 0f10 	tst.w	lr, #16
 800514a:	bf08      	it	eq
 800514c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005150:	f380 8809 	msr	PSP, r0
 8005154:	f3bf 8f6f 	isb	sy
 8005158:	4770      	bx	lr
 800515a:	bf00      	nop
 800515c:	f3af 8000 	nop.w

08005160 <pxCurrentTCBConst>:
 8005160:	200008b4 	.word	0x200008b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005164:	bf00      	nop
 8005166:	bf00      	nop

08005168 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b082      	sub	sp, #8
 800516c:	af00      	add	r7, sp, #0
	__asm volatile
 800516e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005172:	f383 8811 	msr	BASEPRI, r3
 8005176:	f3bf 8f6f 	isb	sy
 800517a:	f3bf 8f4f 	dsb	sy
 800517e:	607b      	str	r3, [r7, #4]
}
 8005180:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005182:	f7fe feb9 	bl	8003ef8 <xTaskIncrementTick>
 8005186:	4603      	mov	r3, r0
 8005188:	2b00      	cmp	r3, #0
 800518a:	d003      	beq.n	8005194 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800518c:	4b06      	ldr	r3, [pc, #24]	@ (80051a8 <xPortSysTickHandler+0x40>)
 800518e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005192:	601a      	str	r2, [r3, #0]
 8005194:	2300      	movs	r3, #0
 8005196:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	f383 8811 	msr	BASEPRI, r3
}
 800519e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80051a0:	bf00      	nop
 80051a2:	3708      	adds	r7, #8
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}
 80051a8:	e000ed04 	.word	0xe000ed04

080051ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80051ac:	b480      	push	{r7}
 80051ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80051b0:	4b0b      	ldr	r3, [pc, #44]	@ (80051e0 <vPortSetupTimerInterrupt+0x34>)
 80051b2:	2200      	movs	r2, #0
 80051b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80051b6:	4b0b      	ldr	r3, [pc, #44]	@ (80051e4 <vPortSetupTimerInterrupt+0x38>)
 80051b8:	2200      	movs	r2, #0
 80051ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80051bc:	4b0a      	ldr	r3, [pc, #40]	@ (80051e8 <vPortSetupTimerInterrupt+0x3c>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a0a      	ldr	r2, [pc, #40]	@ (80051ec <vPortSetupTimerInterrupt+0x40>)
 80051c2:	fba2 2303 	umull	r2, r3, r2, r3
 80051c6:	099b      	lsrs	r3, r3, #6
 80051c8:	4a09      	ldr	r2, [pc, #36]	@ (80051f0 <vPortSetupTimerInterrupt+0x44>)
 80051ca:	3b01      	subs	r3, #1
 80051cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80051ce:	4b04      	ldr	r3, [pc, #16]	@ (80051e0 <vPortSetupTimerInterrupt+0x34>)
 80051d0:	2207      	movs	r2, #7
 80051d2:	601a      	str	r2, [r3, #0]
}
 80051d4:	bf00      	nop
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr
 80051de:	bf00      	nop
 80051e0:	e000e010 	.word	0xe000e010
 80051e4:	e000e018 	.word	0xe000e018
 80051e8:	20000000 	.word	0x20000000
 80051ec:	10624dd3 	.word	0x10624dd3
 80051f0:	e000e014 	.word	0xe000e014

080051f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80051f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005204 <vPortEnableVFP+0x10>
 80051f8:	6801      	ldr	r1, [r0, #0]
 80051fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80051fe:	6001      	str	r1, [r0, #0]
 8005200:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005202:	bf00      	nop
 8005204:	e000ed88 	.word	0xe000ed88

08005208 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005208:	b480      	push	{r7}
 800520a:	b085      	sub	sp, #20
 800520c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800520e:	f3ef 8305 	mrs	r3, IPSR
 8005212:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2b0f      	cmp	r3, #15
 8005218:	d915      	bls.n	8005246 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800521a:	4a18      	ldr	r2, [pc, #96]	@ (800527c <vPortValidateInterruptPriority+0x74>)
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	4413      	add	r3, r2
 8005220:	781b      	ldrb	r3, [r3, #0]
 8005222:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005224:	4b16      	ldr	r3, [pc, #88]	@ (8005280 <vPortValidateInterruptPriority+0x78>)
 8005226:	781b      	ldrb	r3, [r3, #0]
 8005228:	7afa      	ldrb	r2, [r7, #11]
 800522a:	429a      	cmp	r2, r3
 800522c:	d20b      	bcs.n	8005246 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800522e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005232:	f383 8811 	msr	BASEPRI, r3
 8005236:	f3bf 8f6f 	isb	sy
 800523a:	f3bf 8f4f 	dsb	sy
 800523e:	607b      	str	r3, [r7, #4]
}
 8005240:	bf00      	nop
 8005242:	bf00      	nop
 8005244:	e7fd      	b.n	8005242 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005246:	4b0f      	ldr	r3, [pc, #60]	@ (8005284 <vPortValidateInterruptPriority+0x7c>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800524e:	4b0e      	ldr	r3, [pc, #56]	@ (8005288 <vPortValidateInterruptPriority+0x80>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	429a      	cmp	r2, r3
 8005254:	d90b      	bls.n	800526e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800525a:	f383 8811 	msr	BASEPRI, r3
 800525e:	f3bf 8f6f 	isb	sy
 8005262:	f3bf 8f4f 	dsb	sy
 8005266:	603b      	str	r3, [r7, #0]
}
 8005268:	bf00      	nop
 800526a:	bf00      	nop
 800526c:	e7fd      	b.n	800526a <vPortValidateInterruptPriority+0x62>
	}
 800526e:	bf00      	nop
 8005270:	3714      	adds	r7, #20
 8005272:	46bd      	mov	sp, r7
 8005274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005278:	4770      	bx	lr
 800527a:	bf00      	nop
 800527c:	e000e3f0 	.word	0xe000e3f0
 8005280:	20000ee0 	.word	0x20000ee0
 8005284:	e000ed0c 	.word	0xe000ed0c
 8005288:	20000ee4 	.word	0x20000ee4

0800528c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b08a      	sub	sp, #40	@ 0x28
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005294:	2300      	movs	r3, #0
 8005296:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005298:	f7fe fd60 	bl	8003d5c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800529c:	4b5c      	ldr	r3, [pc, #368]	@ (8005410 <pvPortMalloc+0x184>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d101      	bne.n	80052a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80052a4:	f000 f924 	bl	80054f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80052a8:	4b5a      	ldr	r3, [pc, #360]	@ (8005414 <pvPortMalloc+0x188>)
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	4013      	ands	r3, r2
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	f040 8095 	bne.w	80053e0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d01e      	beq.n	80052fa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80052bc:	2208      	movs	r2, #8
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	4413      	add	r3, r2
 80052c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	f003 0307 	and.w	r3, r3, #7
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d015      	beq.n	80052fa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f023 0307 	bic.w	r3, r3, #7
 80052d4:	3308      	adds	r3, #8
 80052d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	f003 0307 	and.w	r3, r3, #7
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d00b      	beq.n	80052fa <pvPortMalloc+0x6e>
	__asm volatile
 80052e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052e6:	f383 8811 	msr	BASEPRI, r3
 80052ea:	f3bf 8f6f 	isb	sy
 80052ee:	f3bf 8f4f 	dsb	sy
 80052f2:	617b      	str	r3, [r7, #20]
}
 80052f4:	bf00      	nop
 80052f6:	bf00      	nop
 80052f8:	e7fd      	b.n	80052f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d06f      	beq.n	80053e0 <pvPortMalloc+0x154>
 8005300:	4b45      	ldr	r3, [pc, #276]	@ (8005418 <pvPortMalloc+0x18c>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	687a      	ldr	r2, [r7, #4]
 8005306:	429a      	cmp	r2, r3
 8005308:	d86a      	bhi.n	80053e0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800530a:	4b44      	ldr	r3, [pc, #272]	@ (800541c <pvPortMalloc+0x190>)
 800530c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800530e:	4b43      	ldr	r3, [pc, #268]	@ (800541c <pvPortMalloc+0x190>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005314:	e004      	b.n	8005320 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005318:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800531a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	687a      	ldr	r2, [r7, #4]
 8005326:	429a      	cmp	r2, r3
 8005328:	d903      	bls.n	8005332 <pvPortMalloc+0xa6>
 800532a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d1f1      	bne.n	8005316 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005332:	4b37      	ldr	r3, [pc, #220]	@ (8005410 <pvPortMalloc+0x184>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005338:	429a      	cmp	r2, r3
 800533a:	d051      	beq.n	80053e0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800533c:	6a3b      	ldr	r3, [r7, #32]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	2208      	movs	r2, #8
 8005342:	4413      	add	r3, r2
 8005344:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	6a3b      	ldr	r3, [r7, #32]
 800534c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800534e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005350:	685a      	ldr	r2, [r3, #4]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	1ad2      	subs	r2, r2, r3
 8005356:	2308      	movs	r3, #8
 8005358:	005b      	lsls	r3, r3, #1
 800535a:	429a      	cmp	r2, r3
 800535c:	d920      	bls.n	80053a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800535e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	4413      	add	r3, r2
 8005364:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005366:	69bb      	ldr	r3, [r7, #24]
 8005368:	f003 0307 	and.w	r3, r3, #7
 800536c:	2b00      	cmp	r3, #0
 800536e:	d00b      	beq.n	8005388 <pvPortMalloc+0xfc>
	__asm volatile
 8005370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005374:	f383 8811 	msr	BASEPRI, r3
 8005378:	f3bf 8f6f 	isb	sy
 800537c:	f3bf 8f4f 	dsb	sy
 8005380:	613b      	str	r3, [r7, #16]
}
 8005382:	bf00      	nop
 8005384:	bf00      	nop
 8005386:	e7fd      	b.n	8005384 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800538a:	685a      	ldr	r2, [r3, #4]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	1ad2      	subs	r2, r2, r3
 8005390:	69bb      	ldr	r3, [r7, #24]
 8005392:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005396:	687a      	ldr	r2, [r7, #4]
 8005398:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800539a:	69b8      	ldr	r0, [r7, #24]
 800539c:	f000 f90a 	bl	80055b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80053a0:	4b1d      	ldr	r3, [pc, #116]	@ (8005418 <pvPortMalloc+0x18c>)
 80053a2:	681a      	ldr	r2, [r3, #0]
 80053a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	1ad3      	subs	r3, r2, r3
 80053aa:	4a1b      	ldr	r2, [pc, #108]	@ (8005418 <pvPortMalloc+0x18c>)
 80053ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80053ae:	4b1a      	ldr	r3, [pc, #104]	@ (8005418 <pvPortMalloc+0x18c>)
 80053b0:	681a      	ldr	r2, [r3, #0]
 80053b2:	4b1b      	ldr	r3, [pc, #108]	@ (8005420 <pvPortMalloc+0x194>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	429a      	cmp	r2, r3
 80053b8:	d203      	bcs.n	80053c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80053ba:	4b17      	ldr	r3, [pc, #92]	@ (8005418 <pvPortMalloc+0x18c>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a18      	ldr	r2, [pc, #96]	@ (8005420 <pvPortMalloc+0x194>)
 80053c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80053c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053c4:	685a      	ldr	r2, [r3, #4]
 80053c6:	4b13      	ldr	r3, [pc, #76]	@ (8005414 <pvPortMalloc+0x188>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	431a      	orrs	r2, r3
 80053cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80053d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d2:	2200      	movs	r2, #0
 80053d4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80053d6:	4b13      	ldr	r3, [pc, #76]	@ (8005424 <pvPortMalloc+0x198>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	3301      	adds	r3, #1
 80053dc:	4a11      	ldr	r2, [pc, #68]	@ (8005424 <pvPortMalloc+0x198>)
 80053de:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80053e0:	f7fe fcca 	bl	8003d78 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80053e4:	69fb      	ldr	r3, [r7, #28]
 80053e6:	f003 0307 	and.w	r3, r3, #7
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d00b      	beq.n	8005406 <pvPortMalloc+0x17a>
	__asm volatile
 80053ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053f2:	f383 8811 	msr	BASEPRI, r3
 80053f6:	f3bf 8f6f 	isb	sy
 80053fa:	f3bf 8f4f 	dsb	sy
 80053fe:	60fb      	str	r3, [r7, #12]
}
 8005400:	bf00      	nop
 8005402:	bf00      	nop
 8005404:	e7fd      	b.n	8005402 <pvPortMalloc+0x176>
	return pvReturn;
 8005406:	69fb      	ldr	r3, [r7, #28]
}
 8005408:	4618      	mov	r0, r3
 800540a:	3728      	adds	r7, #40	@ 0x28
 800540c:	46bd      	mov	sp, r7
 800540e:	bd80      	pop	{r7, pc}
 8005410:	20004af0 	.word	0x20004af0
 8005414:	20004b04 	.word	0x20004b04
 8005418:	20004af4 	.word	0x20004af4
 800541c:	20004ae8 	.word	0x20004ae8
 8005420:	20004af8 	.word	0x20004af8
 8005424:	20004afc 	.word	0x20004afc

08005428 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b086      	sub	sp, #24
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d04f      	beq.n	80054da <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800543a:	2308      	movs	r3, #8
 800543c:	425b      	negs	r3, r3
 800543e:	697a      	ldr	r2, [r7, #20]
 8005440:	4413      	add	r3, r2
 8005442:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	685a      	ldr	r2, [r3, #4]
 800544c:	4b25      	ldr	r3, [pc, #148]	@ (80054e4 <vPortFree+0xbc>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4013      	ands	r3, r2
 8005452:	2b00      	cmp	r3, #0
 8005454:	d10b      	bne.n	800546e <vPortFree+0x46>
	__asm volatile
 8005456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800545a:	f383 8811 	msr	BASEPRI, r3
 800545e:	f3bf 8f6f 	isb	sy
 8005462:	f3bf 8f4f 	dsb	sy
 8005466:	60fb      	str	r3, [r7, #12]
}
 8005468:	bf00      	nop
 800546a:	bf00      	nop
 800546c:	e7fd      	b.n	800546a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d00b      	beq.n	800548e <vPortFree+0x66>
	__asm volatile
 8005476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800547a:	f383 8811 	msr	BASEPRI, r3
 800547e:	f3bf 8f6f 	isb	sy
 8005482:	f3bf 8f4f 	dsb	sy
 8005486:	60bb      	str	r3, [r7, #8]
}
 8005488:	bf00      	nop
 800548a:	bf00      	nop
 800548c:	e7fd      	b.n	800548a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	685a      	ldr	r2, [r3, #4]
 8005492:	4b14      	ldr	r3, [pc, #80]	@ (80054e4 <vPortFree+0xbc>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4013      	ands	r3, r2
 8005498:	2b00      	cmp	r3, #0
 800549a:	d01e      	beq.n	80054da <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800549c:	693b      	ldr	r3, [r7, #16]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d11a      	bne.n	80054da <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	685a      	ldr	r2, [r3, #4]
 80054a8:	4b0e      	ldr	r3, [pc, #56]	@ (80054e4 <vPortFree+0xbc>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	43db      	mvns	r3, r3
 80054ae:	401a      	ands	r2, r3
 80054b0:	693b      	ldr	r3, [r7, #16]
 80054b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80054b4:	f7fe fc52 	bl	8003d5c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80054b8:	693b      	ldr	r3, [r7, #16]
 80054ba:	685a      	ldr	r2, [r3, #4]
 80054bc:	4b0a      	ldr	r3, [pc, #40]	@ (80054e8 <vPortFree+0xc0>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4413      	add	r3, r2
 80054c2:	4a09      	ldr	r2, [pc, #36]	@ (80054e8 <vPortFree+0xc0>)
 80054c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80054c6:	6938      	ldr	r0, [r7, #16]
 80054c8:	f000 f874 	bl	80055b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80054cc:	4b07      	ldr	r3, [pc, #28]	@ (80054ec <vPortFree+0xc4>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	3301      	adds	r3, #1
 80054d2:	4a06      	ldr	r2, [pc, #24]	@ (80054ec <vPortFree+0xc4>)
 80054d4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80054d6:	f7fe fc4f 	bl	8003d78 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80054da:	bf00      	nop
 80054dc:	3718      	adds	r7, #24
 80054de:	46bd      	mov	sp, r7
 80054e0:	bd80      	pop	{r7, pc}
 80054e2:	bf00      	nop
 80054e4:	20004b04 	.word	0x20004b04
 80054e8:	20004af4 	.word	0x20004af4
 80054ec:	20004b00 	.word	0x20004b00

080054f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80054f0:	b480      	push	{r7}
 80054f2:	b085      	sub	sp, #20
 80054f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80054f6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80054fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80054fc:	4b27      	ldr	r3, [pc, #156]	@ (800559c <prvHeapInit+0xac>)
 80054fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	f003 0307 	and.w	r3, r3, #7
 8005506:	2b00      	cmp	r3, #0
 8005508:	d00c      	beq.n	8005524 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	3307      	adds	r3, #7
 800550e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	f023 0307 	bic.w	r3, r3, #7
 8005516:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005518:	68ba      	ldr	r2, [r7, #8]
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	1ad3      	subs	r3, r2, r3
 800551e:	4a1f      	ldr	r2, [pc, #124]	@ (800559c <prvHeapInit+0xac>)
 8005520:	4413      	add	r3, r2
 8005522:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005528:	4a1d      	ldr	r2, [pc, #116]	@ (80055a0 <prvHeapInit+0xb0>)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800552e:	4b1c      	ldr	r3, [pc, #112]	@ (80055a0 <prvHeapInit+0xb0>)
 8005530:	2200      	movs	r2, #0
 8005532:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	68ba      	ldr	r2, [r7, #8]
 8005538:	4413      	add	r3, r2
 800553a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800553c:	2208      	movs	r2, #8
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	1a9b      	subs	r3, r3, r2
 8005542:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	f023 0307 	bic.w	r3, r3, #7
 800554a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	4a15      	ldr	r2, [pc, #84]	@ (80055a4 <prvHeapInit+0xb4>)
 8005550:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005552:	4b14      	ldr	r3, [pc, #80]	@ (80055a4 <prvHeapInit+0xb4>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	2200      	movs	r2, #0
 8005558:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800555a:	4b12      	ldr	r3, [pc, #72]	@ (80055a4 <prvHeapInit+0xb4>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	2200      	movs	r2, #0
 8005560:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	68fa      	ldr	r2, [r7, #12]
 800556a:	1ad2      	subs	r2, r2, r3
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005570:	4b0c      	ldr	r3, [pc, #48]	@ (80055a4 <prvHeapInit+0xb4>)
 8005572:	681a      	ldr	r2, [r3, #0]
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	4a0a      	ldr	r2, [pc, #40]	@ (80055a8 <prvHeapInit+0xb8>)
 800557e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	4a09      	ldr	r2, [pc, #36]	@ (80055ac <prvHeapInit+0xbc>)
 8005586:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005588:	4b09      	ldr	r3, [pc, #36]	@ (80055b0 <prvHeapInit+0xc0>)
 800558a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800558e:	601a      	str	r2, [r3, #0]
}
 8005590:	bf00      	nop
 8005592:	3714      	adds	r7, #20
 8005594:	46bd      	mov	sp, r7
 8005596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559a:	4770      	bx	lr
 800559c:	20000ee8 	.word	0x20000ee8
 80055a0:	20004ae8 	.word	0x20004ae8
 80055a4:	20004af0 	.word	0x20004af0
 80055a8:	20004af8 	.word	0x20004af8
 80055ac:	20004af4 	.word	0x20004af4
 80055b0:	20004b04 	.word	0x20004b04

080055b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80055b4:	b480      	push	{r7}
 80055b6:	b085      	sub	sp, #20
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80055bc:	4b28      	ldr	r3, [pc, #160]	@ (8005660 <prvInsertBlockIntoFreeList+0xac>)
 80055be:	60fb      	str	r3, [r7, #12]
 80055c0:	e002      	b.n	80055c8 <prvInsertBlockIntoFreeList+0x14>
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	60fb      	str	r3, [r7, #12]
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	687a      	ldr	r2, [r7, #4]
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d8f7      	bhi.n	80055c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	68ba      	ldr	r2, [r7, #8]
 80055dc:	4413      	add	r3, r2
 80055de:	687a      	ldr	r2, [r7, #4]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d108      	bne.n	80055f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	685a      	ldr	r2, [r3, #4]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	441a      	add	r2, r3
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	68ba      	ldr	r2, [r7, #8]
 8005600:	441a      	add	r2, r3
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	429a      	cmp	r2, r3
 8005608:	d118      	bne.n	800563c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681a      	ldr	r2, [r3, #0]
 800560e:	4b15      	ldr	r3, [pc, #84]	@ (8005664 <prvInsertBlockIntoFreeList+0xb0>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	429a      	cmp	r2, r3
 8005614:	d00d      	beq.n	8005632 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	685a      	ldr	r2, [r3, #4]
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	441a      	add	r2, r3
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	681a      	ldr	r2, [r3, #0]
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	601a      	str	r2, [r3, #0]
 8005630:	e008      	b.n	8005644 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005632:	4b0c      	ldr	r3, [pc, #48]	@ (8005664 <prvInsertBlockIntoFreeList+0xb0>)
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	601a      	str	r2, [r3, #0]
 800563a:	e003      	b.n	8005644 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005644:	68fa      	ldr	r2, [r7, #12]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	429a      	cmp	r2, r3
 800564a:	d002      	beq.n	8005652 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	687a      	ldr	r2, [r7, #4]
 8005650:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005652:	bf00      	nop
 8005654:	3714      	adds	r7, #20
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr
 800565e:	bf00      	nop
 8005660:	20004ae8 	.word	0x20004ae8
 8005664:	20004af0 	.word	0x20004af0

08005668 <siprintf>:
 8005668:	b40e      	push	{r1, r2, r3}
 800566a:	b500      	push	{lr}
 800566c:	b09c      	sub	sp, #112	@ 0x70
 800566e:	ab1d      	add	r3, sp, #116	@ 0x74
 8005670:	9002      	str	r0, [sp, #8]
 8005672:	9006      	str	r0, [sp, #24]
 8005674:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005678:	4809      	ldr	r0, [pc, #36]	@ (80056a0 <siprintf+0x38>)
 800567a:	9107      	str	r1, [sp, #28]
 800567c:	9104      	str	r1, [sp, #16]
 800567e:	4909      	ldr	r1, [pc, #36]	@ (80056a4 <siprintf+0x3c>)
 8005680:	f853 2b04 	ldr.w	r2, [r3], #4
 8005684:	9105      	str	r1, [sp, #20]
 8005686:	6800      	ldr	r0, [r0, #0]
 8005688:	9301      	str	r3, [sp, #4]
 800568a:	a902      	add	r1, sp, #8
 800568c:	f000 f9f8 	bl	8005a80 <_svfiprintf_r>
 8005690:	9b02      	ldr	r3, [sp, #8]
 8005692:	2200      	movs	r2, #0
 8005694:	701a      	strb	r2, [r3, #0]
 8005696:	b01c      	add	sp, #112	@ 0x70
 8005698:	f85d eb04 	ldr.w	lr, [sp], #4
 800569c:	b003      	add	sp, #12
 800569e:	4770      	bx	lr
 80056a0:	20000010 	.word	0x20000010
 80056a4:	ffff0208 	.word	0xffff0208

080056a8 <memset>:
 80056a8:	4402      	add	r2, r0
 80056aa:	4603      	mov	r3, r0
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d100      	bne.n	80056b2 <memset+0xa>
 80056b0:	4770      	bx	lr
 80056b2:	f803 1b01 	strb.w	r1, [r3], #1
 80056b6:	e7f9      	b.n	80056ac <memset+0x4>

080056b8 <_reclaim_reent>:
 80056b8:	4b29      	ldr	r3, [pc, #164]	@ (8005760 <_reclaim_reent+0xa8>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4283      	cmp	r3, r0
 80056be:	b570      	push	{r4, r5, r6, lr}
 80056c0:	4604      	mov	r4, r0
 80056c2:	d04b      	beq.n	800575c <_reclaim_reent+0xa4>
 80056c4:	69c3      	ldr	r3, [r0, #28]
 80056c6:	b1ab      	cbz	r3, 80056f4 <_reclaim_reent+0x3c>
 80056c8:	68db      	ldr	r3, [r3, #12]
 80056ca:	b16b      	cbz	r3, 80056e8 <_reclaim_reent+0x30>
 80056cc:	2500      	movs	r5, #0
 80056ce:	69e3      	ldr	r3, [r4, #28]
 80056d0:	68db      	ldr	r3, [r3, #12]
 80056d2:	5959      	ldr	r1, [r3, r5]
 80056d4:	2900      	cmp	r1, #0
 80056d6:	d13b      	bne.n	8005750 <_reclaim_reent+0x98>
 80056d8:	3504      	adds	r5, #4
 80056da:	2d80      	cmp	r5, #128	@ 0x80
 80056dc:	d1f7      	bne.n	80056ce <_reclaim_reent+0x16>
 80056de:	69e3      	ldr	r3, [r4, #28]
 80056e0:	4620      	mov	r0, r4
 80056e2:	68d9      	ldr	r1, [r3, #12]
 80056e4:	f000 f878 	bl	80057d8 <_free_r>
 80056e8:	69e3      	ldr	r3, [r4, #28]
 80056ea:	6819      	ldr	r1, [r3, #0]
 80056ec:	b111      	cbz	r1, 80056f4 <_reclaim_reent+0x3c>
 80056ee:	4620      	mov	r0, r4
 80056f0:	f000 f872 	bl	80057d8 <_free_r>
 80056f4:	6961      	ldr	r1, [r4, #20]
 80056f6:	b111      	cbz	r1, 80056fe <_reclaim_reent+0x46>
 80056f8:	4620      	mov	r0, r4
 80056fa:	f000 f86d 	bl	80057d8 <_free_r>
 80056fe:	69e1      	ldr	r1, [r4, #28]
 8005700:	b111      	cbz	r1, 8005708 <_reclaim_reent+0x50>
 8005702:	4620      	mov	r0, r4
 8005704:	f000 f868 	bl	80057d8 <_free_r>
 8005708:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800570a:	b111      	cbz	r1, 8005712 <_reclaim_reent+0x5a>
 800570c:	4620      	mov	r0, r4
 800570e:	f000 f863 	bl	80057d8 <_free_r>
 8005712:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005714:	b111      	cbz	r1, 800571c <_reclaim_reent+0x64>
 8005716:	4620      	mov	r0, r4
 8005718:	f000 f85e 	bl	80057d8 <_free_r>
 800571c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800571e:	b111      	cbz	r1, 8005726 <_reclaim_reent+0x6e>
 8005720:	4620      	mov	r0, r4
 8005722:	f000 f859 	bl	80057d8 <_free_r>
 8005726:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005728:	b111      	cbz	r1, 8005730 <_reclaim_reent+0x78>
 800572a:	4620      	mov	r0, r4
 800572c:	f000 f854 	bl	80057d8 <_free_r>
 8005730:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005732:	b111      	cbz	r1, 800573a <_reclaim_reent+0x82>
 8005734:	4620      	mov	r0, r4
 8005736:	f000 f84f 	bl	80057d8 <_free_r>
 800573a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800573c:	b111      	cbz	r1, 8005744 <_reclaim_reent+0x8c>
 800573e:	4620      	mov	r0, r4
 8005740:	f000 f84a 	bl	80057d8 <_free_r>
 8005744:	6a23      	ldr	r3, [r4, #32]
 8005746:	b14b      	cbz	r3, 800575c <_reclaim_reent+0xa4>
 8005748:	4620      	mov	r0, r4
 800574a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800574e:	4718      	bx	r3
 8005750:	680e      	ldr	r6, [r1, #0]
 8005752:	4620      	mov	r0, r4
 8005754:	f000 f840 	bl	80057d8 <_free_r>
 8005758:	4631      	mov	r1, r6
 800575a:	e7bb      	b.n	80056d4 <_reclaim_reent+0x1c>
 800575c:	bd70      	pop	{r4, r5, r6, pc}
 800575e:	bf00      	nop
 8005760:	20000010 	.word	0x20000010

08005764 <__errno>:
 8005764:	4b01      	ldr	r3, [pc, #4]	@ (800576c <__errno+0x8>)
 8005766:	6818      	ldr	r0, [r3, #0]
 8005768:	4770      	bx	lr
 800576a:	bf00      	nop
 800576c:	20000010 	.word	0x20000010

08005770 <__libc_init_array>:
 8005770:	b570      	push	{r4, r5, r6, lr}
 8005772:	4d0d      	ldr	r5, [pc, #52]	@ (80057a8 <__libc_init_array+0x38>)
 8005774:	4c0d      	ldr	r4, [pc, #52]	@ (80057ac <__libc_init_array+0x3c>)
 8005776:	1b64      	subs	r4, r4, r5
 8005778:	10a4      	asrs	r4, r4, #2
 800577a:	2600      	movs	r6, #0
 800577c:	42a6      	cmp	r6, r4
 800577e:	d109      	bne.n	8005794 <__libc_init_array+0x24>
 8005780:	4d0b      	ldr	r5, [pc, #44]	@ (80057b0 <__libc_init_array+0x40>)
 8005782:	4c0c      	ldr	r4, [pc, #48]	@ (80057b4 <__libc_init_array+0x44>)
 8005784:	f000 fc66 	bl	8006054 <_init>
 8005788:	1b64      	subs	r4, r4, r5
 800578a:	10a4      	asrs	r4, r4, #2
 800578c:	2600      	movs	r6, #0
 800578e:	42a6      	cmp	r6, r4
 8005790:	d105      	bne.n	800579e <__libc_init_array+0x2e>
 8005792:	bd70      	pop	{r4, r5, r6, pc}
 8005794:	f855 3b04 	ldr.w	r3, [r5], #4
 8005798:	4798      	blx	r3
 800579a:	3601      	adds	r6, #1
 800579c:	e7ee      	b.n	800577c <__libc_init_array+0xc>
 800579e:	f855 3b04 	ldr.w	r3, [r5], #4
 80057a2:	4798      	blx	r3
 80057a4:	3601      	adds	r6, #1
 80057a6:	e7f2      	b.n	800578e <__libc_init_array+0x1e>
 80057a8:	08006194 	.word	0x08006194
 80057ac:	08006194 	.word	0x08006194
 80057b0:	08006194 	.word	0x08006194
 80057b4:	08006198 	.word	0x08006198

080057b8 <__retarget_lock_acquire_recursive>:
 80057b8:	4770      	bx	lr

080057ba <__retarget_lock_release_recursive>:
 80057ba:	4770      	bx	lr

080057bc <memcpy>:
 80057bc:	440a      	add	r2, r1
 80057be:	4291      	cmp	r1, r2
 80057c0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80057c4:	d100      	bne.n	80057c8 <memcpy+0xc>
 80057c6:	4770      	bx	lr
 80057c8:	b510      	push	{r4, lr}
 80057ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80057ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80057d2:	4291      	cmp	r1, r2
 80057d4:	d1f9      	bne.n	80057ca <memcpy+0xe>
 80057d6:	bd10      	pop	{r4, pc}

080057d8 <_free_r>:
 80057d8:	b538      	push	{r3, r4, r5, lr}
 80057da:	4605      	mov	r5, r0
 80057dc:	2900      	cmp	r1, #0
 80057de:	d041      	beq.n	8005864 <_free_r+0x8c>
 80057e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80057e4:	1f0c      	subs	r4, r1, #4
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	bfb8      	it	lt
 80057ea:	18e4      	addlt	r4, r4, r3
 80057ec:	f000 f8e0 	bl	80059b0 <__malloc_lock>
 80057f0:	4a1d      	ldr	r2, [pc, #116]	@ (8005868 <_free_r+0x90>)
 80057f2:	6813      	ldr	r3, [r2, #0]
 80057f4:	b933      	cbnz	r3, 8005804 <_free_r+0x2c>
 80057f6:	6063      	str	r3, [r4, #4]
 80057f8:	6014      	str	r4, [r2, #0]
 80057fa:	4628      	mov	r0, r5
 80057fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005800:	f000 b8dc 	b.w	80059bc <__malloc_unlock>
 8005804:	42a3      	cmp	r3, r4
 8005806:	d908      	bls.n	800581a <_free_r+0x42>
 8005808:	6820      	ldr	r0, [r4, #0]
 800580a:	1821      	adds	r1, r4, r0
 800580c:	428b      	cmp	r3, r1
 800580e:	bf01      	itttt	eq
 8005810:	6819      	ldreq	r1, [r3, #0]
 8005812:	685b      	ldreq	r3, [r3, #4]
 8005814:	1809      	addeq	r1, r1, r0
 8005816:	6021      	streq	r1, [r4, #0]
 8005818:	e7ed      	b.n	80057f6 <_free_r+0x1e>
 800581a:	461a      	mov	r2, r3
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	b10b      	cbz	r3, 8005824 <_free_r+0x4c>
 8005820:	42a3      	cmp	r3, r4
 8005822:	d9fa      	bls.n	800581a <_free_r+0x42>
 8005824:	6811      	ldr	r1, [r2, #0]
 8005826:	1850      	adds	r0, r2, r1
 8005828:	42a0      	cmp	r0, r4
 800582a:	d10b      	bne.n	8005844 <_free_r+0x6c>
 800582c:	6820      	ldr	r0, [r4, #0]
 800582e:	4401      	add	r1, r0
 8005830:	1850      	adds	r0, r2, r1
 8005832:	4283      	cmp	r3, r0
 8005834:	6011      	str	r1, [r2, #0]
 8005836:	d1e0      	bne.n	80057fa <_free_r+0x22>
 8005838:	6818      	ldr	r0, [r3, #0]
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	6053      	str	r3, [r2, #4]
 800583e:	4408      	add	r0, r1
 8005840:	6010      	str	r0, [r2, #0]
 8005842:	e7da      	b.n	80057fa <_free_r+0x22>
 8005844:	d902      	bls.n	800584c <_free_r+0x74>
 8005846:	230c      	movs	r3, #12
 8005848:	602b      	str	r3, [r5, #0]
 800584a:	e7d6      	b.n	80057fa <_free_r+0x22>
 800584c:	6820      	ldr	r0, [r4, #0]
 800584e:	1821      	adds	r1, r4, r0
 8005850:	428b      	cmp	r3, r1
 8005852:	bf04      	itt	eq
 8005854:	6819      	ldreq	r1, [r3, #0]
 8005856:	685b      	ldreq	r3, [r3, #4]
 8005858:	6063      	str	r3, [r4, #4]
 800585a:	bf04      	itt	eq
 800585c:	1809      	addeq	r1, r1, r0
 800585e:	6021      	streq	r1, [r4, #0]
 8005860:	6054      	str	r4, [r2, #4]
 8005862:	e7ca      	b.n	80057fa <_free_r+0x22>
 8005864:	bd38      	pop	{r3, r4, r5, pc}
 8005866:	bf00      	nop
 8005868:	20004c4c 	.word	0x20004c4c

0800586c <sbrk_aligned>:
 800586c:	b570      	push	{r4, r5, r6, lr}
 800586e:	4e0f      	ldr	r6, [pc, #60]	@ (80058ac <sbrk_aligned+0x40>)
 8005870:	460c      	mov	r4, r1
 8005872:	6831      	ldr	r1, [r6, #0]
 8005874:	4605      	mov	r5, r0
 8005876:	b911      	cbnz	r1, 800587e <sbrk_aligned+0x12>
 8005878:	f000 fba6 	bl	8005fc8 <_sbrk_r>
 800587c:	6030      	str	r0, [r6, #0]
 800587e:	4621      	mov	r1, r4
 8005880:	4628      	mov	r0, r5
 8005882:	f000 fba1 	bl	8005fc8 <_sbrk_r>
 8005886:	1c43      	adds	r3, r0, #1
 8005888:	d103      	bne.n	8005892 <sbrk_aligned+0x26>
 800588a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800588e:	4620      	mov	r0, r4
 8005890:	bd70      	pop	{r4, r5, r6, pc}
 8005892:	1cc4      	adds	r4, r0, #3
 8005894:	f024 0403 	bic.w	r4, r4, #3
 8005898:	42a0      	cmp	r0, r4
 800589a:	d0f8      	beq.n	800588e <sbrk_aligned+0x22>
 800589c:	1a21      	subs	r1, r4, r0
 800589e:	4628      	mov	r0, r5
 80058a0:	f000 fb92 	bl	8005fc8 <_sbrk_r>
 80058a4:	3001      	adds	r0, #1
 80058a6:	d1f2      	bne.n	800588e <sbrk_aligned+0x22>
 80058a8:	e7ef      	b.n	800588a <sbrk_aligned+0x1e>
 80058aa:	bf00      	nop
 80058ac:	20004c48 	.word	0x20004c48

080058b0 <_malloc_r>:
 80058b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058b4:	1ccd      	adds	r5, r1, #3
 80058b6:	f025 0503 	bic.w	r5, r5, #3
 80058ba:	3508      	adds	r5, #8
 80058bc:	2d0c      	cmp	r5, #12
 80058be:	bf38      	it	cc
 80058c0:	250c      	movcc	r5, #12
 80058c2:	2d00      	cmp	r5, #0
 80058c4:	4606      	mov	r6, r0
 80058c6:	db01      	blt.n	80058cc <_malloc_r+0x1c>
 80058c8:	42a9      	cmp	r1, r5
 80058ca:	d904      	bls.n	80058d6 <_malloc_r+0x26>
 80058cc:	230c      	movs	r3, #12
 80058ce:	6033      	str	r3, [r6, #0]
 80058d0:	2000      	movs	r0, #0
 80058d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80059ac <_malloc_r+0xfc>
 80058da:	f000 f869 	bl	80059b0 <__malloc_lock>
 80058de:	f8d8 3000 	ldr.w	r3, [r8]
 80058e2:	461c      	mov	r4, r3
 80058e4:	bb44      	cbnz	r4, 8005938 <_malloc_r+0x88>
 80058e6:	4629      	mov	r1, r5
 80058e8:	4630      	mov	r0, r6
 80058ea:	f7ff ffbf 	bl	800586c <sbrk_aligned>
 80058ee:	1c43      	adds	r3, r0, #1
 80058f0:	4604      	mov	r4, r0
 80058f2:	d158      	bne.n	80059a6 <_malloc_r+0xf6>
 80058f4:	f8d8 4000 	ldr.w	r4, [r8]
 80058f8:	4627      	mov	r7, r4
 80058fa:	2f00      	cmp	r7, #0
 80058fc:	d143      	bne.n	8005986 <_malloc_r+0xd6>
 80058fe:	2c00      	cmp	r4, #0
 8005900:	d04b      	beq.n	800599a <_malloc_r+0xea>
 8005902:	6823      	ldr	r3, [r4, #0]
 8005904:	4639      	mov	r1, r7
 8005906:	4630      	mov	r0, r6
 8005908:	eb04 0903 	add.w	r9, r4, r3
 800590c:	f000 fb5c 	bl	8005fc8 <_sbrk_r>
 8005910:	4581      	cmp	r9, r0
 8005912:	d142      	bne.n	800599a <_malloc_r+0xea>
 8005914:	6821      	ldr	r1, [r4, #0]
 8005916:	1a6d      	subs	r5, r5, r1
 8005918:	4629      	mov	r1, r5
 800591a:	4630      	mov	r0, r6
 800591c:	f7ff ffa6 	bl	800586c <sbrk_aligned>
 8005920:	3001      	adds	r0, #1
 8005922:	d03a      	beq.n	800599a <_malloc_r+0xea>
 8005924:	6823      	ldr	r3, [r4, #0]
 8005926:	442b      	add	r3, r5
 8005928:	6023      	str	r3, [r4, #0]
 800592a:	f8d8 3000 	ldr.w	r3, [r8]
 800592e:	685a      	ldr	r2, [r3, #4]
 8005930:	bb62      	cbnz	r2, 800598c <_malloc_r+0xdc>
 8005932:	f8c8 7000 	str.w	r7, [r8]
 8005936:	e00f      	b.n	8005958 <_malloc_r+0xa8>
 8005938:	6822      	ldr	r2, [r4, #0]
 800593a:	1b52      	subs	r2, r2, r5
 800593c:	d420      	bmi.n	8005980 <_malloc_r+0xd0>
 800593e:	2a0b      	cmp	r2, #11
 8005940:	d917      	bls.n	8005972 <_malloc_r+0xc2>
 8005942:	1961      	adds	r1, r4, r5
 8005944:	42a3      	cmp	r3, r4
 8005946:	6025      	str	r5, [r4, #0]
 8005948:	bf18      	it	ne
 800594a:	6059      	strne	r1, [r3, #4]
 800594c:	6863      	ldr	r3, [r4, #4]
 800594e:	bf08      	it	eq
 8005950:	f8c8 1000 	streq.w	r1, [r8]
 8005954:	5162      	str	r2, [r4, r5]
 8005956:	604b      	str	r3, [r1, #4]
 8005958:	4630      	mov	r0, r6
 800595a:	f000 f82f 	bl	80059bc <__malloc_unlock>
 800595e:	f104 000b 	add.w	r0, r4, #11
 8005962:	1d23      	adds	r3, r4, #4
 8005964:	f020 0007 	bic.w	r0, r0, #7
 8005968:	1ac2      	subs	r2, r0, r3
 800596a:	bf1c      	itt	ne
 800596c:	1a1b      	subne	r3, r3, r0
 800596e:	50a3      	strne	r3, [r4, r2]
 8005970:	e7af      	b.n	80058d2 <_malloc_r+0x22>
 8005972:	6862      	ldr	r2, [r4, #4]
 8005974:	42a3      	cmp	r3, r4
 8005976:	bf0c      	ite	eq
 8005978:	f8c8 2000 	streq.w	r2, [r8]
 800597c:	605a      	strne	r2, [r3, #4]
 800597e:	e7eb      	b.n	8005958 <_malloc_r+0xa8>
 8005980:	4623      	mov	r3, r4
 8005982:	6864      	ldr	r4, [r4, #4]
 8005984:	e7ae      	b.n	80058e4 <_malloc_r+0x34>
 8005986:	463c      	mov	r4, r7
 8005988:	687f      	ldr	r7, [r7, #4]
 800598a:	e7b6      	b.n	80058fa <_malloc_r+0x4a>
 800598c:	461a      	mov	r2, r3
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	42a3      	cmp	r3, r4
 8005992:	d1fb      	bne.n	800598c <_malloc_r+0xdc>
 8005994:	2300      	movs	r3, #0
 8005996:	6053      	str	r3, [r2, #4]
 8005998:	e7de      	b.n	8005958 <_malloc_r+0xa8>
 800599a:	230c      	movs	r3, #12
 800599c:	6033      	str	r3, [r6, #0]
 800599e:	4630      	mov	r0, r6
 80059a0:	f000 f80c 	bl	80059bc <__malloc_unlock>
 80059a4:	e794      	b.n	80058d0 <_malloc_r+0x20>
 80059a6:	6005      	str	r5, [r0, #0]
 80059a8:	e7d6      	b.n	8005958 <_malloc_r+0xa8>
 80059aa:	bf00      	nop
 80059ac:	20004c4c 	.word	0x20004c4c

080059b0 <__malloc_lock>:
 80059b0:	4801      	ldr	r0, [pc, #4]	@ (80059b8 <__malloc_lock+0x8>)
 80059b2:	f7ff bf01 	b.w	80057b8 <__retarget_lock_acquire_recursive>
 80059b6:	bf00      	nop
 80059b8:	20004c44 	.word	0x20004c44

080059bc <__malloc_unlock>:
 80059bc:	4801      	ldr	r0, [pc, #4]	@ (80059c4 <__malloc_unlock+0x8>)
 80059be:	f7ff befc 	b.w	80057ba <__retarget_lock_release_recursive>
 80059c2:	bf00      	nop
 80059c4:	20004c44 	.word	0x20004c44

080059c8 <__ssputs_r>:
 80059c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059cc:	688e      	ldr	r6, [r1, #8]
 80059ce:	461f      	mov	r7, r3
 80059d0:	42be      	cmp	r6, r7
 80059d2:	680b      	ldr	r3, [r1, #0]
 80059d4:	4682      	mov	sl, r0
 80059d6:	460c      	mov	r4, r1
 80059d8:	4690      	mov	r8, r2
 80059da:	d82d      	bhi.n	8005a38 <__ssputs_r+0x70>
 80059dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80059e0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80059e4:	d026      	beq.n	8005a34 <__ssputs_r+0x6c>
 80059e6:	6965      	ldr	r5, [r4, #20]
 80059e8:	6909      	ldr	r1, [r1, #16]
 80059ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80059ee:	eba3 0901 	sub.w	r9, r3, r1
 80059f2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80059f6:	1c7b      	adds	r3, r7, #1
 80059f8:	444b      	add	r3, r9
 80059fa:	106d      	asrs	r5, r5, #1
 80059fc:	429d      	cmp	r5, r3
 80059fe:	bf38      	it	cc
 8005a00:	461d      	movcc	r5, r3
 8005a02:	0553      	lsls	r3, r2, #21
 8005a04:	d527      	bpl.n	8005a56 <__ssputs_r+0x8e>
 8005a06:	4629      	mov	r1, r5
 8005a08:	f7ff ff52 	bl	80058b0 <_malloc_r>
 8005a0c:	4606      	mov	r6, r0
 8005a0e:	b360      	cbz	r0, 8005a6a <__ssputs_r+0xa2>
 8005a10:	6921      	ldr	r1, [r4, #16]
 8005a12:	464a      	mov	r2, r9
 8005a14:	f7ff fed2 	bl	80057bc <memcpy>
 8005a18:	89a3      	ldrh	r3, [r4, #12]
 8005a1a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005a1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a22:	81a3      	strh	r3, [r4, #12]
 8005a24:	6126      	str	r6, [r4, #16]
 8005a26:	6165      	str	r5, [r4, #20]
 8005a28:	444e      	add	r6, r9
 8005a2a:	eba5 0509 	sub.w	r5, r5, r9
 8005a2e:	6026      	str	r6, [r4, #0]
 8005a30:	60a5      	str	r5, [r4, #8]
 8005a32:	463e      	mov	r6, r7
 8005a34:	42be      	cmp	r6, r7
 8005a36:	d900      	bls.n	8005a3a <__ssputs_r+0x72>
 8005a38:	463e      	mov	r6, r7
 8005a3a:	6820      	ldr	r0, [r4, #0]
 8005a3c:	4632      	mov	r2, r6
 8005a3e:	4641      	mov	r1, r8
 8005a40:	f000 faa8 	bl	8005f94 <memmove>
 8005a44:	68a3      	ldr	r3, [r4, #8]
 8005a46:	1b9b      	subs	r3, r3, r6
 8005a48:	60a3      	str	r3, [r4, #8]
 8005a4a:	6823      	ldr	r3, [r4, #0]
 8005a4c:	4433      	add	r3, r6
 8005a4e:	6023      	str	r3, [r4, #0]
 8005a50:	2000      	movs	r0, #0
 8005a52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a56:	462a      	mov	r2, r5
 8005a58:	f000 fac6 	bl	8005fe8 <_realloc_r>
 8005a5c:	4606      	mov	r6, r0
 8005a5e:	2800      	cmp	r0, #0
 8005a60:	d1e0      	bne.n	8005a24 <__ssputs_r+0x5c>
 8005a62:	6921      	ldr	r1, [r4, #16]
 8005a64:	4650      	mov	r0, sl
 8005a66:	f7ff feb7 	bl	80057d8 <_free_r>
 8005a6a:	230c      	movs	r3, #12
 8005a6c:	f8ca 3000 	str.w	r3, [sl]
 8005a70:	89a3      	ldrh	r3, [r4, #12]
 8005a72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005a76:	81a3      	strh	r3, [r4, #12]
 8005a78:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005a7c:	e7e9      	b.n	8005a52 <__ssputs_r+0x8a>
	...

08005a80 <_svfiprintf_r>:
 8005a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a84:	4698      	mov	r8, r3
 8005a86:	898b      	ldrh	r3, [r1, #12]
 8005a88:	061b      	lsls	r3, r3, #24
 8005a8a:	b09d      	sub	sp, #116	@ 0x74
 8005a8c:	4607      	mov	r7, r0
 8005a8e:	460d      	mov	r5, r1
 8005a90:	4614      	mov	r4, r2
 8005a92:	d510      	bpl.n	8005ab6 <_svfiprintf_r+0x36>
 8005a94:	690b      	ldr	r3, [r1, #16]
 8005a96:	b973      	cbnz	r3, 8005ab6 <_svfiprintf_r+0x36>
 8005a98:	2140      	movs	r1, #64	@ 0x40
 8005a9a:	f7ff ff09 	bl	80058b0 <_malloc_r>
 8005a9e:	6028      	str	r0, [r5, #0]
 8005aa0:	6128      	str	r0, [r5, #16]
 8005aa2:	b930      	cbnz	r0, 8005ab2 <_svfiprintf_r+0x32>
 8005aa4:	230c      	movs	r3, #12
 8005aa6:	603b      	str	r3, [r7, #0]
 8005aa8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005aac:	b01d      	add	sp, #116	@ 0x74
 8005aae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ab2:	2340      	movs	r3, #64	@ 0x40
 8005ab4:	616b      	str	r3, [r5, #20]
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	9309      	str	r3, [sp, #36]	@ 0x24
 8005aba:	2320      	movs	r3, #32
 8005abc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005ac0:	f8cd 800c 	str.w	r8, [sp, #12]
 8005ac4:	2330      	movs	r3, #48	@ 0x30
 8005ac6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005c64 <_svfiprintf_r+0x1e4>
 8005aca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005ace:	f04f 0901 	mov.w	r9, #1
 8005ad2:	4623      	mov	r3, r4
 8005ad4:	469a      	mov	sl, r3
 8005ad6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ada:	b10a      	cbz	r2, 8005ae0 <_svfiprintf_r+0x60>
 8005adc:	2a25      	cmp	r2, #37	@ 0x25
 8005ade:	d1f9      	bne.n	8005ad4 <_svfiprintf_r+0x54>
 8005ae0:	ebba 0b04 	subs.w	fp, sl, r4
 8005ae4:	d00b      	beq.n	8005afe <_svfiprintf_r+0x7e>
 8005ae6:	465b      	mov	r3, fp
 8005ae8:	4622      	mov	r2, r4
 8005aea:	4629      	mov	r1, r5
 8005aec:	4638      	mov	r0, r7
 8005aee:	f7ff ff6b 	bl	80059c8 <__ssputs_r>
 8005af2:	3001      	adds	r0, #1
 8005af4:	f000 80a7 	beq.w	8005c46 <_svfiprintf_r+0x1c6>
 8005af8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005afa:	445a      	add	r2, fp
 8005afc:	9209      	str	r2, [sp, #36]	@ 0x24
 8005afe:	f89a 3000 	ldrb.w	r3, [sl]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	f000 809f 	beq.w	8005c46 <_svfiprintf_r+0x1c6>
 8005b08:	2300      	movs	r3, #0
 8005b0a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005b0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005b12:	f10a 0a01 	add.w	sl, sl, #1
 8005b16:	9304      	str	r3, [sp, #16]
 8005b18:	9307      	str	r3, [sp, #28]
 8005b1a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005b1e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005b20:	4654      	mov	r4, sl
 8005b22:	2205      	movs	r2, #5
 8005b24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b28:	484e      	ldr	r0, [pc, #312]	@ (8005c64 <_svfiprintf_r+0x1e4>)
 8005b2a:	f7fa fb71 	bl	8000210 <memchr>
 8005b2e:	9a04      	ldr	r2, [sp, #16]
 8005b30:	b9d8      	cbnz	r0, 8005b6a <_svfiprintf_r+0xea>
 8005b32:	06d0      	lsls	r0, r2, #27
 8005b34:	bf44      	itt	mi
 8005b36:	2320      	movmi	r3, #32
 8005b38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005b3c:	0711      	lsls	r1, r2, #28
 8005b3e:	bf44      	itt	mi
 8005b40:	232b      	movmi	r3, #43	@ 0x2b
 8005b42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005b46:	f89a 3000 	ldrb.w	r3, [sl]
 8005b4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b4c:	d015      	beq.n	8005b7a <_svfiprintf_r+0xfa>
 8005b4e:	9a07      	ldr	r2, [sp, #28]
 8005b50:	4654      	mov	r4, sl
 8005b52:	2000      	movs	r0, #0
 8005b54:	f04f 0c0a 	mov.w	ip, #10
 8005b58:	4621      	mov	r1, r4
 8005b5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005b5e:	3b30      	subs	r3, #48	@ 0x30
 8005b60:	2b09      	cmp	r3, #9
 8005b62:	d94b      	bls.n	8005bfc <_svfiprintf_r+0x17c>
 8005b64:	b1b0      	cbz	r0, 8005b94 <_svfiprintf_r+0x114>
 8005b66:	9207      	str	r2, [sp, #28]
 8005b68:	e014      	b.n	8005b94 <_svfiprintf_r+0x114>
 8005b6a:	eba0 0308 	sub.w	r3, r0, r8
 8005b6e:	fa09 f303 	lsl.w	r3, r9, r3
 8005b72:	4313      	orrs	r3, r2
 8005b74:	9304      	str	r3, [sp, #16]
 8005b76:	46a2      	mov	sl, r4
 8005b78:	e7d2      	b.n	8005b20 <_svfiprintf_r+0xa0>
 8005b7a:	9b03      	ldr	r3, [sp, #12]
 8005b7c:	1d19      	adds	r1, r3, #4
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	9103      	str	r1, [sp, #12]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	bfbb      	ittet	lt
 8005b86:	425b      	neglt	r3, r3
 8005b88:	f042 0202 	orrlt.w	r2, r2, #2
 8005b8c:	9307      	strge	r3, [sp, #28]
 8005b8e:	9307      	strlt	r3, [sp, #28]
 8005b90:	bfb8      	it	lt
 8005b92:	9204      	strlt	r2, [sp, #16]
 8005b94:	7823      	ldrb	r3, [r4, #0]
 8005b96:	2b2e      	cmp	r3, #46	@ 0x2e
 8005b98:	d10a      	bne.n	8005bb0 <_svfiprintf_r+0x130>
 8005b9a:	7863      	ldrb	r3, [r4, #1]
 8005b9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b9e:	d132      	bne.n	8005c06 <_svfiprintf_r+0x186>
 8005ba0:	9b03      	ldr	r3, [sp, #12]
 8005ba2:	1d1a      	adds	r2, r3, #4
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	9203      	str	r2, [sp, #12]
 8005ba8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005bac:	3402      	adds	r4, #2
 8005bae:	9305      	str	r3, [sp, #20]
 8005bb0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005c74 <_svfiprintf_r+0x1f4>
 8005bb4:	7821      	ldrb	r1, [r4, #0]
 8005bb6:	2203      	movs	r2, #3
 8005bb8:	4650      	mov	r0, sl
 8005bba:	f7fa fb29 	bl	8000210 <memchr>
 8005bbe:	b138      	cbz	r0, 8005bd0 <_svfiprintf_r+0x150>
 8005bc0:	9b04      	ldr	r3, [sp, #16]
 8005bc2:	eba0 000a 	sub.w	r0, r0, sl
 8005bc6:	2240      	movs	r2, #64	@ 0x40
 8005bc8:	4082      	lsls	r2, r0
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	3401      	adds	r4, #1
 8005bce:	9304      	str	r3, [sp, #16]
 8005bd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bd4:	4824      	ldr	r0, [pc, #144]	@ (8005c68 <_svfiprintf_r+0x1e8>)
 8005bd6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005bda:	2206      	movs	r2, #6
 8005bdc:	f7fa fb18 	bl	8000210 <memchr>
 8005be0:	2800      	cmp	r0, #0
 8005be2:	d036      	beq.n	8005c52 <_svfiprintf_r+0x1d2>
 8005be4:	4b21      	ldr	r3, [pc, #132]	@ (8005c6c <_svfiprintf_r+0x1ec>)
 8005be6:	bb1b      	cbnz	r3, 8005c30 <_svfiprintf_r+0x1b0>
 8005be8:	9b03      	ldr	r3, [sp, #12]
 8005bea:	3307      	adds	r3, #7
 8005bec:	f023 0307 	bic.w	r3, r3, #7
 8005bf0:	3308      	adds	r3, #8
 8005bf2:	9303      	str	r3, [sp, #12]
 8005bf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bf6:	4433      	add	r3, r6
 8005bf8:	9309      	str	r3, [sp, #36]	@ 0x24
 8005bfa:	e76a      	b.n	8005ad2 <_svfiprintf_r+0x52>
 8005bfc:	fb0c 3202 	mla	r2, ip, r2, r3
 8005c00:	460c      	mov	r4, r1
 8005c02:	2001      	movs	r0, #1
 8005c04:	e7a8      	b.n	8005b58 <_svfiprintf_r+0xd8>
 8005c06:	2300      	movs	r3, #0
 8005c08:	3401      	adds	r4, #1
 8005c0a:	9305      	str	r3, [sp, #20]
 8005c0c:	4619      	mov	r1, r3
 8005c0e:	f04f 0c0a 	mov.w	ip, #10
 8005c12:	4620      	mov	r0, r4
 8005c14:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005c18:	3a30      	subs	r2, #48	@ 0x30
 8005c1a:	2a09      	cmp	r2, #9
 8005c1c:	d903      	bls.n	8005c26 <_svfiprintf_r+0x1a6>
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d0c6      	beq.n	8005bb0 <_svfiprintf_r+0x130>
 8005c22:	9105      	str	r1, [sp, #20]
 8005c24:	e7c4      	b.n	8005bb0 <_svfiprintf_r+0x130>
 8005c26:	fb0c 2101 	mla	r1, ip, r1, r2
 8005c2a:	4604      	mov	r4, r0
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	e7f0      	b.n	8005c12 <_svfiprintf_r+0x192>
 8005c30:	ab03      	add	r3, sp, #12
 8005c32:	9300      	str	r3, [sp, #0]
 8005c34:	462a      	mov	r2, r5
 8005c36:	4b0e      	ldr	r3, [pc, #56]	@ (8005c70 <_svfiprintf_r+0x1f0>)
 8005c38:	a904      	add	r1, sp, #16
 8005c3a:	4638      	mov	r0, r7
 8005c3c:	f3af 8000 	nop.w
 8005c40:	1c42      	adds	r2, r0, #1
 8005c42:	4606      	mov	r6, r0
 8005c44:	d1d6      	bne.n	8005bf4 <_svfiprintf_r+0x174>
 8005c46:	89ab      	ldrh	r3, [r5, #12]
 8005c48:	065b      	lsls	r3, r3, #25
 8005c4a:	f53f af2d 	bmi.w	8005aa8 <_svfiprintf_r+0x28>
 8005c4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005c50:	e72c      	b.n	8005aac <_svfiprintf_r+0x2c>
 8005c52:	ab03      	add	r3, sp, #12
 8005c54:	9300      	str	r3, [sp, #0]
 8005c56:	462a      	mov	r2, r5
 8005c58:	4b05      	ldr	r3, [pc, #20]	@ (8005c70 <_svfiprintf_r+0x1f0>)
 8005c5a:	a904      	add	r1, sp, #16
 8005c5c:	4638      	mov	r0, r7
 8005c5e:	f000 f879 	bl	8005d54 <_printf_i>
 8005c62:	e7ed      	b.n	8005c40 <_svfiprintf_r+0x1c0>
 8005c64:	08006158 	.word	0x08006158
 8005c68:	08006162 	.word	0x08006162
 8005c6c:	00000000 	.word	0x00000000
 8005c70:	080059c9 	.word	0x080059c9
 8005c74:	0800615e 	.word	0x0800615e

08005c78 <_printf_common>:
 8005c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c7c:	4616      	mov	r6, r2
 8005c7e:	4698      	mov	r8, r3
 8005c80:	688a      	ldr	r2, [r1, #8]
 8005c82:	690b      	ldr	r3, [r1, #16]
 8005c84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	bfb8      	it	lt
 8005c8c:	4613      	movlt	r3, r2
 8005c8e:	6033      	str	r3, [r6, #0]
 8005c90:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005c94:	4607      	mov	r7, r0
 8005c96:	460c      	mov	r4, r1
 8005c98:	b10a      	cbz	r2, 8005c9e <_printf_common+0x26>
 8005c9a:	3301      	adds	r3, #1
 8005c9c:	6033      	str	r3, [r6, #0]
 8005c9e:	6823      	ldr	r3, [r4, #0]
 8005ca0:	0699      	lsls	r1, r3, #26
 8005ca2:	bf42      	ittt	mi
 8005ca4:	6833      	ldrmi	r3, [r6, #0]
 8005ca6:	3302      	addmi	r3, #2
 8005ca8:	6033      	strmi	r3, [r6, #0]
 8005caa:	6825      	ldr	r5, [r4, #0]
 8005cac:	f015 0506 	ands.w	r5, r5, #6
 8005cb0:	d106      	bne.n	8005cc0 <_printf_common+0x48>
 8005cb2:	f104 0a19 	add.w	sl, r4, #25
 8005cb6:	68e3      	ldr	r3, [r4, #12]
 8005cb8:	6832      	ldr	r2, [r6, #0]
 8005cba:	1a9b      	subs	r3, r3, r2
 8005cbc:	42ab      	cmp	r3, r5
 8005cbe:	dc26      	bgt.n	8005d0e <_printf_common+0x96>
 8005cc0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005cc4:	6822      	ldr	r2, [r4, #0]
 8005cc6:	3b00      	subs	r3, #0
 8005cc8:	bf18      	it	ne
 8005cca:	2301      	movne	r3, #1
 8005ccc:	0692      	lsls	r2, r2, #26
 8005cce:	d42b      	bmi.n	8005d28 <_printf_common+0xb0>
 8005cd0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005cd4:	4641      	mov	r1, r8
 8005cd6:	4638      	mov	r0, r7
 8005cd8:	47c8      	blx	r9
 8005cda:	3001      	adds	r0, #1
 8005cdc:	d01e      	beq.n	8005d1c <_printf_common+0xa4>
 8005cde:	6823      	ldr	r3, [r4, #0]
 8005ce0:	6922      	ldr	r2, [r4, #16]
 8005ce2:	f003 0306 	and.w	r3, r3, #6
 8005ce6:	2b04      	cmp	r3, #4
 8005ce8:	bf02      	ittt	eq
 8005cea:	68e5      	ldreq	r5, [r4, #12]
 8005cec:	6833      	ldreq	r3, [r6, #0]
 8005cee:	1aed      	subeq	r5, r5, r3
 8005cf0:	68a3      	ldr	r3, [r4, #8]
 8005cf2:	bf0c      	ite	eq
 8005cf4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005cf8:	2500      	movne	r5, #0
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	bfc4      	itt	gt
 8005cfe:	1a9b      	subgt	r3, r3, r2
 8005d00:	18ed      	addgt	r5, r5, r3
 8005d02:	2600      	movs	r6, #0
 8005d04:	341a      	adds	r4, #26
 8005d06:	42b5      	cmp	r5, r6
 8005d08:	d11a      	bne.n	8005d40 <_printf_common+0xc8>
 8005d0a:	2000      	movs	r0, #0
 8005d0c:	e008      	b.n	8005d20 <_printf_common+0xa8>
 8005d0e:	2301      	movs	r3, #1
 8005d10:	4652      	mov	r2, sl
 8005d12:	4641      	mov	r1, r8
 8005d14:	4638      	mov	r0, r7
 8005d16:	47c8      	blx	r9
 8005d18:	3001      	adds	r0, #1
 8005d1a:	d103      	bne.n	8005d24 <_printf_common+0xac>
 8005d1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d24:	3501      	adds	r5, #1
 8005d26:	e7c6      	b.n	8005cb6 <_printf_common+0x3e>
 8005d28:	18e1      	adds	r1, r4, r3
 8005d2a:	1c5a      	adds	r2, r3, #1
 8005d2c:	2030      	movs	r0, #48	@ 0x30
 8005d2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005d32:	4422      	add	r2, r4
 8005d34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005d38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005d3c:	3302      	adds	r3, #2
 8005d3e:	e7c7      	b.n	8005cd0 <_printf_common+0x58>
 8005d40:	2301      	movs	r3, #1
 8005d42:	4622      	mov	r2, r4
 8005d44:	4641      	mov	r1, r8
 8005d46:	4638      	mov	r0, r7
 8005d48:	47c8      	blx	r9
 8005d4a:	3001      	adds	r0, #1
 8005d4c:	d0e6      	beq.n	8005d1c <_printf_common+0xa4>
 8005d4e:	3601      	adds	r6, #1
 8005d50:	e7d9      	b.n	8005d06 <_printf_common+0x8e>
	...

08005d54 <_printf_i>:
 8005d54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d58:	7e0f      	ldrb	r7, [r1, #24]
 8005d5a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005d5c:	2f78      	cmp	r7, #120	@ 0x78
 8005d5e:	4691      	mov	r9, r2
 8005d60:	4680      	mov	r8, r0
 8005d62:	460c      	mov	r4, r1
 8005d64:	469a      	mov	sl, r3
 8005d66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005d6a:	d807      	bhi.n	8005d7c <_printf_i+0x28>
 8005d6c:	2f62      	cmp	r7, #98	@ 0x62
 8005d6e:	d80a      	bhi.n	8005d86 <_printf_i+0x32>
 8005d70:	2f00      	cmp	r7, #0
 8005d72:	f000 80d2 	beq.w	8005f1a <_printf_i+0x1c6>
 8005d76:	2f58      	cmp	r7, #88	@ 0x58
 8005d78:	f000 80b9 	beq.w	8005eee <_printf_i+0x19a>
 8005d7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005d80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005d84:	e03a      	b.n	8005dfc <_printf_i+0xa8>
 8005d86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005d8a:	2b15      	cmp	r3, #21
 8005d8c:	d8f6      	bhi.n	8005d7c <_printf_i+0x28>
 8005d8e:	a101      	add	r1, pc, #4	@ (adr r1, 8005d94 <_printf_i+0x40>)
 8005d90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005d94:	08005ded 	.word	0x08005ded
 8005d98:	08005e01 	.word	0x08005e01
 8005d9c:	08005d7d 	.word	0x08005d7d
 8005da0:	08005d7d 	.word	0x08005d7d
 8005da4:	08005d7d 	.word	0x08005d7d
 8005da8:	08005d7d 	.word	0x08005d7d
 8005dac:	08005e01 	.word	0x08005e01
 8005db0:	08005d7d 	.word	0x08005d7d
 8005db4:	08005d7d 	.word	0x08005d7d
 8005db8:	08005d7d 	.word	0x08005d7d
 8005dbc:	08005d7d 	.word	0x08005d7d
 8005dc0:	08005f01 	.word	0x08005f01
 8005dc4:	08005e2b 	.word	0x08005e2b
 8005dc8:	08005ebb 	.word	0x08005ebb
 8005dcc:	08005d7d 	.word	0x08005d7d
 8005dd0:	08005d7d 	.word	0x08005d7d
 8005dd4:	08005f23 	.word	0x08005f23
 8005dd8:	08005d7d 	.word	0x08005d7d
 8005ddc:	08005e2b 	.word	0x08005e2b
 8005de0:	08005d7d 	.word	0x08005d7d
 8005de4:	08005d7d 	.word	0x08005d7d
 8005de8:	08005ec3 	.word	0x08005ec3
 8005dec:	6833      	ldr	r3, [r6, #0]
 8005dee:	1d1a      	adds	r2, r3, #4
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	6032      	str	r2, [r6, #0]
 8005df4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005df8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	e09d      	b.n	8005f3c <_printf_i+0x1e8>
 8005e00:	6833      	ldr	r3, [r6, #0]
 8005e02:	6820      	ldr	r0, [r4, #0]
 8005e04:	1d19      	adds	r1, r3, #4
 8005e06:	6031      	str	r1, [r6, #0]
 8005e08:	0606      	lsls	r6, r0, #24
 8005e0a:	d501      	bpl.n	8005e10 <_printf_i+0xbc>
 8005e0c:	681d      	ldr	r5, [r3, #0]
 8005e0e:	e003      	b.n	8005e18 <_printf_i+0xc4>
 8005e10:	0645      	lsls	r5, r0, #25
 8005e12:	d5fb      	bpl.n	8005e0c <_printf_i+0xb8>
 8005e14:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005e18:	2d00      	cmp	r5, #0
 8005e1a:	da03      	bge.n	8005e24 <_printf_i+0xd0>
 8005e1c:	232d      	movs	r3, #45	@ 0x2d
 8005e1e:	426d      	negs	r5, r5
 8005e20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e24:	4859      	ldr	r0, [pc, #356]	@ (8005f8c <_printf_i+0x238>)
 8005e26:	230a      	movs	r3, #10
 8005e28:	e011      	b.n	8005e4e <_printf_i+0xfa>
 8005e2a:	6821      	ldr	r1, [r4, #0]
 8005e2c:	6833      	ldr	r3, [r6, #0]
 8005e2e:	0608      	lsls	r0, r1, #24
 8005e30:	f853 5b04 	ldr.w	r5, [r3], #4
 8005e34:	d402      	bmi.n	8005e3c <_printf_i+0xe8>
 8005e36:	0649      	lsls	r1, r1, #25
 8005e38:	bf48      	it	mi
 8005e3a:	b2ad      	uxthmi	r5, r5
 8005e3c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005e3e:	4853      	ldr	r0, [pc, #332]	@ (8005f8c <_printf_i+0x238>)
 8005e40:	6033      	str	r3, [r6, #0]
 8005e42:	bf14      	ite	ne
 8005e44:	230a      	movne	r3, #10
 8005e46:	2308      	moveq	r3, #8
 8005e48:	2100      	movs	r1, #0
 8005e4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005e4e:	6866      	ldr	r6, [r4, #4]
 8005e50:	60a6      	str	r6, [r4, #8]
 8005e52:	2e00      	cmp	r6, #0
 8005e54:	bfa2      	ittt	ge
 8005e56:	6821      	ldrge	r1, [r4, #0]
 8005e58:	f021 0104 	bicge.w	r1, r1, #4
 8005e5c:	6021      	strge	r1, [r4, #0]
 8005e5e:	b90d      	cbnz	r5, 8005e64 <_printf_i+0x110>
 8005e60:	2e00      	cmp	r6, #0
 8005e62:	d04b      	beq.n	8005efc <_printf_i+0x1a8>
 8005e64:	4616      	mov	r6, r2
 8005e66:	fbb5 f1f3 	udiv	r1, r5, r3
 8005e6a:	fb03 5711 	mls	r7, r3, r1, r5
 8005e6e:	5dc7      	ldrb	r7, [r0, r7]
 8005e70:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005e74:	462f      	mov	r7, r5
 8005e76:	42bb      	cmp	r3, r7
 8005e78:	460d      	mov	r5, r1
 8005e7a:	d9f4      	bls.n	8005e66 <_printf_i+0x112>
 8005e7c:	2b08      	cmp	r3, #8
 8005e7e:	d10b      	bne.n	8005e98 <_printf_i+0x144>
 8005e80:	6823      	ldr	r3, [r4, #0]
 8005e82:	07df      	lsls	r7, r3, #31
 8005e84:	d508      	bpl.n	8005e98 <_printf_i+0x144>
 8005e86:	6923      	ldr	r3, [r4, #16]
 8005e88:	6861      	ldr	r1, [r4, #4]
 8005e8a:	4299      	cmp	r1, r3
 8005e8c:	bfde      	ittt	le
 8005e8e:	2330      	movle	r3, #48	@ 0x30
 8005e90:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005e94:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005e98:	1b92      	subs	r2, r2, r6
 8005e9a:	6122      	str	r2, [r4, #16]
 8005e9c:	f8cd a000 	str.w	sl, [sp]
 8005ea0:	464b      	mov	r3, r9
 8005ea2:	aa03      	add	r2, sp, #12
 8005ea4:	4621      	mov	r1, r4
 8005ea6:	4640      	mov	r0, r8
 8005ea8:	f7ff fee6 	bl	8005c78 <_printf_common>
 8005eac:	3001      	adds	r0, #1
 8005eae:	d14a      	bne.n	8005f46 <_printf_i+0x1f2>
 8005eb0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005eb4:	b004      	add	sp, #16
 8005eb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005eba:	6823      	ldr	r3, [r4, #0]
 8005ebc:	f043 0320 	orr.w	r3, r3, #32
 8005ec0:	6023      	str	r3, [r4, #0]
 8005ec2:	4833      	ldr	r0, [pc, #204]	@ (8005f90 <_printf_i+0x23c>)
 8005ec4:	2778      	movs	r7, #120	@ 0x78
 8005ec6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005eca:	6823      	ldr	r3, [r4, #0]
 8005ecc:	6831      	ldr	r1, [r6, #0]
 8005ece:	061f      	lsls	r7, r3, #24
 8005ed0:	f851 5b04 	ldr.w	r5, [r1], #4
 8005ed4:	d402      	bmi.n	8005edc <_printf_i+0x188>
 8005ed6:	065f      	lsls	r7, r3, #25
 8005ed8:	bf48      	it	mi
 8005eda:	b2ad      	uxthmi	r5, r5
 8005edc:	6031      	str	r1, [r6, #0]
 8005ede:	07d9      	lsls	r1, r3, #31
 8005ee0:	bf44      	itt	mi
 8005ee2:	f043 0320 	orrmi.w	r3, r3, #32
 8005ee6:	6023      	strmi	r3, [r4, #0]
 8005ee8:	b11d      	cbz	r5, 8005ef2 <_printf_i+0x19e>
 8005eea:	2310      	movs	r3, #16
 8005eec:	e7ac      	b.n	8005e48 <_printf_i+0xf4>
 8005eee:	4827      	ldr	r0, [pc, #156]	@ (8005f8c <_printf_i+0x238>)
 8005ef0:	e7e9      	b.n	8005ec6 <_printf_i+0x172>
 8005ef2:	6823      	ldr	r3, [r4, #0]
 8005ef4:	f023 0320 	bic.w	r3, r3, #32
 8005ef8:	6023      	str	r3, [r4, #0]
 8005efa:	e7f6      	b.n	8005eea <_printf_i+0x196>
 8005efc:	4616      	mov	r6, r2
 8005efe:	e7bd      	b.n	8005e7c <_printf_i+0x128>
 8005f00:	6833      	ldr	r3, [r6, #0]
 8005f02:	6825      	ldr	r5, [r4, #0]
 8005f04:	6961      	ldr	r1, [r4, #20]
 8005f06:	1d18      	adds	r0, r3, #4
 8005f08:	6030      	str	r0, [r6, #0]
 8005f0a:	062e      	lsls	r6, r5, #24
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	d501      	bpl.n	8005f14 <_printf_i+0x1c0>
 8005f10:	6019      	str	r1, [r3, #0]
 8005f12:	e002      	b.n	8005f1a <_printf_i+0x1c6>
 8005f14:	0668      	lsls	r0, r5, #25
 8005f16:	d5fb      	bpl.n	8005f10 <_printf_i+0x1bc>
 8005f18:	8019      	strh	r1, [r3, #0]
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	6123      	str	r3, [r4, #16]
 8005f1e:	4616      	mov	r6, r2
 8005f20:	e7bc      	b.n	8005e9c <_printf_i+0x148>
 8005f22:	6833      	ldr	r3, [r6, #0]
 8005f24:	1d1a      	adds	r2, r3, #4
 8005f26:	6032      	str	r2, [r6, #0]
 8005f28:	681e      	ldr	r6, [r3, #0]
 8005f2a:	6862      	ldr	r2, [r4, #4]
 8005f2c:	2100      	movs	r1, #0
 8005f2e:	4630      	mov	r0, r6
 8005f30:	f7fa f96e 	bl	8000210 <memchr>
 8005f34:	b108      	cbz	r0, 8005f3a <_printf_i+0x1e6>
 8005f36:	1b80      	subs	r0, r0, r6
 8005f38:	6060      	str	r0, [r4, #4]
 8005f3a:	6863      	ldr	r3, [r4, #4]
 8005f3c:	6123      	str	r3, [r4, #16]
 8005f3e:	2300      	movs	r3, #0
 8005f40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f44:	e7aa      	b.n	8005e9c <_printf_i+0x148>
 8005f46:	6923      	ldr	r3, [r4, #16]
 8005f48:	4632      	mov	r2, r6
 8005f4a:	4649      	mov	r1, r9
 8005f4c:	4640      	mov	r0, r8
 8005f4e:	47d0      	blx	sl
 8005f50:	3001      	adds	r0, #1
 8005f52:	d0ad      	beq.n	8005eb0 <_printf_i+0x15c>
 8005f54:	6823      	ldr	r3, [r4, #0]
 8005f56:	079b      	lsls	r3, r3, #30
 8005f58:	d413      	bmi.n	8005f82 <_printf_i+0x22e>
 8005f5a:	68e0      	ldr	r0, [r4, #12]
 8005f5c:	9b03      	ldr	r3, [sp, #12]
 8005f5e:	4298      	cmp	r0, r3
 8005f60:	bfb8      	it	lt
 8005f62:	4618      	movlt	r0, r3
 8005f64:	e7a6      	b.n	8005eb4 <_printf_i+0x160>
 8005f66:	2301      	movs	r3, #1
 8005f68:	4632      	mov	r2, r6
 8005f6a:	4649      	mov	r1, r9
 8005f6c:	4640      	mov	r0, r8
 8005f6e:	47d0      	blx	sl
 8005f70:	3001      	adds	r0, #1
 8005f72:	d09d      	beq.n	8005eb0 <_printf_i+0x15c>
 8005f74:	3501      	adds	r5, #1
 8005f76:	68e3      	ldr	r3, [r4, #12]
 8005f78:	9903      	ldr	r1, [sp, #12]
 8005f7a:	1a5b      	subs	r3, r3, r1
 8005f7c:	42ab      	cmp	r3, r5
 8005f7e:	dcf2      	bgt.n	8005f66 <_printf_i+0x212>
 8005f80:	e7eb      	b.n	8005f5a <_printf_i+0x206>
 8005f82:	2500      	movs	r5, #0
 8005f84:	f104 0619 	add.w	r6, r4, #25
 8005f88:	e7f5      	b.n	8005f76 <_printf_i+0x222>
 8005f8a:	bf00      	nop
 8005f8c:	08006169 	.word	0x08006169
 8005f90:	0800617a 	.word	0x0800617a

08005f94 <memmove>:
 8005f94:	4288      	cmp	r0, r1
 8005f96:	b510      	push	{r4, lr}
 8005f98:	eb01 0402 	add.w	r4, r1, r2
 8005f9c:	d902      	bls.n	8005fa4 <memmove+0x10>
 8005f9e:	4284      	cmp	r4, r0
 8005fa0:	4623      	mov	r3, r4
 8005fa2:	d807      	bhi.n	8005fb4 <memmove+0x20>
 8005fa4:	1e43      	subs	r3, r0, #1
 8005fa6:	42a1      	cmp	r1, r4
 8005fa8:	d008      	beq.n	8005fbc <memmove+0x28>
 8005faa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005fae:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005fb2:	e7f8      	b.n	8005fa6 <memmove+0x12>
 8005fb4:	4402      	add	r2, r0
 8005fb6:	4601      	mov	r1, r0
 8005fb8:	428a      	cmp	r2, r1
 8005fba:	d100      	bne.n	8005fbe <memmove+0x2a>
 8005fbc:	bd10      	pop	{r4, pc}
 8005fbe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005fc2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005fc6:	e7f7      	b.n	8005fb8 <memmove+0x24>

08005fc8 <_sbrk_r>:
 8005fc8:	b538      	push	{r3, r4, r5, lr}
 8005fca:	4d06      	ldr	r5, [pc, #24]	@ (8005fe4 <_sbrk_r+0x1c>)
 8005fcc:	2300      	movs	r3, #0
 8005fce:	4604      	mov	r4, r0
 8005fd0:	4608      	mov	r0, r1
 8005fd2:	602b      	str	r3, [r5, #0]
 8005fd4:	f7fa fd40 	bl	8000a58 <_sbrk>
 8005fd8:	1c43      	adds	r3, r0, #1
 8005fda:	d102      	bne.n	8005fe2 <_sbrk_r+0x1a>
 8005fdc:	682b      	ldr	r3, [r5, #0]
 8005fde:	b103      	cbz	r3, 8005fe2 <_sbrk_r+0x1a>
 8005fe0:	6023      	str	r3, [r4, #0]
 8005fe2:	bd38      	pop	{r3, r4, r5, pc}
 8005fe4:	20004c40 	.word	0x20004c40

08005fe8 <_realloc_r>:
 8005fe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fec:	4680      	mov	r8, r0
 8005fee:	4615      	mov	r5, r2
 8005ff0:	460c      	mov	r4, r1
 8005ff2:	b921      	cbnz	r1, 8005ffe <_realloc_r+0x16>
 8005ff4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ff8:	4611      	mov	r1, r2
 8005ffa:	f7ff bc59 	b.w	80058b0 <_malloc_r>
 8005ffe:	b92a      	cbnz	r2, 800600c <_realloc_r+0x24>
 8006000:	f7ff fbea 	bl	80057d8 <_free_r>
 8006004:	2400      	movs	r4, #0
 8006006:	4620      	mov	r0, r4
 8006008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800600c:	f000 f81a 	bl	8006044 <_malloc_usable_size_r>
 8006010:	4285      	cmp	r5, r0
 8006012:	4606      	mov	r6, r0
 8006014:	d802      	bhi.n	800601c <_realloc_r+0x34>
 8006016:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800601a:	d8f4      	bhi.n	8006006 <_realloc_r+0x1e>
 800601c:	4629      	mov	r1, r5
 800601e:	4640      	mov	r0, r8
 8006020:	f7ff fc46 	bl	80058b0 <_malloc_r>
 8006024:	4607      	mov	r7, r0
 8006026:	2800      	cmp	r0, #0
 8006028:	d0ec      	beq.n	8006004 <_realloc_r+0x1c>
 800602a:	42b5      	cmp	r5, r6
 800602c:	462a      	mov	r2, r5
 800602e:	4621      	mov	r1, r4
 8006030:	bf28      	it	cs
 8006032:	4632      	movcs	r2, r6
 8006034:	f7ff fbc2 	bl	80057bc <memcpy>
 8006038:	4621      	mov	r1, r4
 800603a:	4640      	mov	r0, r8
 800603c:	f7ff fbcc 	bl	80057d8 <_free_r>
 8006040:	463c      	mov	r4, r7
 8006042:	e7e0      	b.n	8006006 <_realloc_r+0x1e>

08006044 <_malloc_usable_size_r>:
 8006044:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006048:	1f18      	subs	r0, r3, #4
 800604a:	2b00      	cmp	r3, #0
 800604c:	bfbc      	itt	lt
 800604e:	580b      	ldrlt	r3, [r1, r0]
 8006050:	18c0      	addlt	r0, r0, r3
 8006052:	4770      	bx	lr

08006054 <_init>:
 8006054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006056:	bf00      	nop
 8006058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800605a:	bc08      	pop	{r3}
 800605c:	469e      	mov	lr, r3
 800605e:	4770      	bx	lr

08006060 <_fini>:
 8006060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006062:	bf00      	nop
 8006064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006066:	bc08      	pop	{r3}
 8006068:	469e      	mov	lr, r3
 800606a:	4770      	bx	lr
