#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-952-g8f873719)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x17700f0 .scope module, "not1" "not1" 2 2;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
o0x7ff987270018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1861850 .functor NOT 1, o0x7ff987270018, C4<0>, C4<0>, C4<0>;
v0x1807ec0_0 .net "a", 0 0, o0x7ff987270018;  0 drivers
v0x17fcde0_0 .net "y", 0 0, L_0x1861850;  1 drivers
S_0x17b2c20 .scope module, "programable_8_bit_microprocessor_tb" "programable_8_bit_microprocessor_tb" 3 5;
 .timescale -9 -9;
v0x1860f40_0 .var "DATA_IN_A", 7 0;
v0x1861070_0 .var "DATA_IN_B", 7 0;
v0x18611a0_0 .net "DATA_OUT", 7 0, L_0x1869500;  1 drivers
v0x1861240_0 .var "GO_BAR", 0 0;
v0x1861370_0 .var "JAM", 0 0;
v0x1861410_0 .net "MICROADDRESS", 7 0, L_0x1867fb0;  1 drivers
v0x1861540_0 .net "MW", 23 0, L_0x1886f40;  1 drivers
v0x18615e0_0 .var "OPCODE", 3 0;
v0x1861680_0 .var "RESET", 0 0;
v0x18617b0_0 .var "SYSTEM_CLK", 0 0;
S_0x1791670 .scope module, "CS" "control_store" 3 34, 4 5 0, S_0x17b2c20;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "microaddress";
    .port_info 1 /OUTPUT 24 "microword";
v0x17b5af0_0 .var "ALU_DEST", 23 21;
v0x17b4600_0 .var "ALU_FUNC", 19 15;
v0x17b5e00_0 .var "A_SOURCE", 0 0;
v0x17b7250_0 .var "BOP", 12 9;
v0x177ce30_0 .var "B_SOURCE", 0 0;
v0x177c2f0_0 .var "CIN", 0 0;
v0x177b7b0_0 .var "COUNT", 0 0;
v0x177ac70_0 .var "MICRO_AD_HIGH", 7 4;
v0x177a130_0 .var "MICRO_AD_LOW", 3 0;
v0x1778a80_0 .net *"_ivl_0", 10 0, L_0x1886bb0;  1 drivers
L_0x7ff9871d0498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1770db0_0 .net *"_ivl_5", 1 0, L_0x7ff9871d0498;  1 drivers
v0x177dd40_0 .net *"_ivl_6", 25 0, L_0x1886ea0;  1 drivers
v0x1780cf0_0 .net "control_bits", 23 11, L_0x1886c50;  1 drivers
v0x177e100_0 .net "microaddress", 7 0, L_0x1867fb0;  alias, 1 drivers
v0x178d7b0_0 .net "microword", 23 0, L_0x1886f40;  alias, 1 drivers
E_0x180ce60 .event edge, v0x177e100_0;
LS_0x1886bb0_0_0 .concat [ 1 1 5 1], v0x17b5e00_0, v0x177ce30_0, v0x17b4600_0, v0x177c2f0_0;
LS_0x1886bb0_0_4 .concat [ 3 0 0 0], v0x17b5af0_0;
L_0x1886bb0 .concat [ 8 3 0 0], LS_0x1886bb0_0_0, LS_0x1886bb0_0_4;
L_0x1886c50 .concat [ 11 2 0 0], L_0x1886bb0, L_0x7ff9871d0498;
LS_0x1886ea0_0_0 .concat [ 4 4 1 4], v0x177a130_0, v0x177ac70_0, v0x177b7b0_0, v0x17b7250_0;
LS_0x1886ea0_0_4 .concat [ 13 0 0 0], L_0x1886c50;
L_0x1886ea0 .concat [ 13 13 0 0], LS_0x1886ea0_0_0, LS_0x1886ea0_0_4;
L_0x1886f40 .part L_0x1886ea0, 0, 24;
S_0x18149d0 .scope module, "uut" "programable_8_bit_microprocessor" 3 20, 5 54 0, S_0x17b2c20;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 8 "DATA_IN_A";
    .port_info 2 /INPUT 8 "DATA_IN_B";
    .port_info 3 /INPUT 1 "GO_BAR";
    .port_info 4 /INPUT 1 "RESET";
    .port_info 5 /INPUT 1 "JAM";
    .port_info 6 /INPUT 1 "SYSTEM_CLK";
    .port_info 7 /INPUT 24 "MW";
    .port_info 8 /OUTPUT 8 "MICROADDRESS";
    .port_info 9 /OUTPUT 8 "DATA_OUT";
v0x17fb6b0_0 .net "CONTROL_BITS", 23 13, L_0x1861c60;  1 drivers
v0x17fb7e0_0 .net "DATA_IN_A", 7 0, v0x1860f40_0;  1 drivers
v0x1860480_0 .net "DATA_IN_B", 7 0, v0x1861070_0;  1 drivers
v0x1860520_0 .net "DATA_OUT", 7 0, L_0x1869500;  alias, 1 drivers
v0x18605c0_0 .net "EIL_BAR", 0 0, L_0x1868050;  1 drivers
v0x18606b0_0 .net "GO_BAR", 0 0, v0x1861240_0;  1 drivers
v0x1860750_0 .net "JAM", 0 0, v0x1861370_0;  1 drivers
v0x1860880_0 .net "MICROADDRESS", 7 0, L_0x1867fb0;  alias, 1 drivers
v0x1860920_0 .net "MW", 23 0, L_0x1886f40;  alias, 1 drivers
v0x1860a50_0 .net "OPCODE", 3 0, v0x18615e0_0;  1 drivers
v0x1860ba0_0 .net "RESET", 0 0, v0x1861680_0;  1 drivers
v0x1860c40_0 .net "STATUS_BITS", 3 0, L_0x1886ac0;  1 drivers
v0x1860d00_0 .net "SYSTEM_CLK", 0 0, v0x18617b0_0;  1 drivers
S_0x176eff0 .scope module, "CONTROL_SECTION" "control" 5 74, 6 6 0, S_0x18149d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 1 "GO_BAR";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "JAM";
    .port_info 4 /INPUT 1 "SYSTEM_CLK";
    .port_info 5 /INPUT 4 "STATUS_BITS";
    .port_info 6 /INPUT 24 "MW";
    .port_info 7 /OUTPUT 8 "MICROADDRESS";
    .port_info 8 /OUTPUT 11 "CONTROL_BITS";
    .port_info 9 /OUTPUT 1 "EIL_BAR";
v0x17449d0_0 .net "BOP", 12 9, L_0x1861bc0;  1 drivers
v0x1744a70_0 .net "BUFFER_IN", 7 0, L_0x1867a70;  1 drivers
v0x17441e0_0 .net "COND_OUT", 0 0, L_0x1868980;  1 drivers
v0x1744280_0 .net "CONTROL_BITS", 23 13, L_0x1861c60;  alias, 1 drivers
v0x1748260_0 .net "COUNT", 0 0, L_0x1861b20;  1 drivers
v0x1748350_0 .net "COUNTER_IN_HIGH_SIG", 7 4, v0x1740990_0;  1 drivers
v0x1747b00_0 .net "EIL_BAR", 0 0, L_0x1868050;  alias, 1 drivers
v0x174b6d0_0 .net "GO_BAR", 0 0, v0x1861240_0;  alias, 1 drivers
L_0x7ff9871d0018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x174b7c0_0 .net "HIGH", 0 0, L_0x7ff9871d0018;  1 drivers
L_0x7ff9871d0060 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x174af70_0 .net "HIGH8", 7 0, L_0x7ff9871d0060;  1 drivers
v0x174ea60_0 .net "JAM", 0 0, v0x1861370_0;  alias, 1 drivers
L_0x7ff9871d00a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x174eb00_0 .net "LOW", 0 0, L_0x7ff9871d00a8;  1 drivers
v0x164e550_0 .net "MICROADDRESS", 7 0, L_0x1867fb0;  alias, 1 drivers
v0x164e5f0_0 .net "MICRO_AD_HIGH", 7 4, L_0x18619f0;  1 drivers
v0x17d9f60_0 .net "MICRO_AD_LOW", 3 0, L_0x18618c0;  1 drivers
v0x17da020_0 .net "MPC_LOAD_BAR", 0 0, L_0x1869270;  1 drivers
v0x176eb80_0 .net "MW", 23 0, L_0x1886f40;  alias, 1 drivers
v0x180edb0_0 .net "NOTHING", 0 0, v0x17920d0_0;  1 drivers
v0x180ee50_0 .net "OPCODE", 3 0, v0x18615e0_0;  alias, 1 drivers
v0x180e9c0_0 .net "RESET", 0 0, v0x1861680_0;  alias, 1 drivers
v0x180ea60_0 .net "STATUS_BITS", 3 0, L_0x1886ac0;  alias, 1 drivers
v0x180dd40_0 .net "SYSTEM_CLK", 0 0, v0x18617b0_0;  alias, 1 drivers
L_0x18618c0 .part L_0x1886f40, 0, 4;
L_0x18619f0 .part L_0x1886f40, 4, 4;
L_0x1861b20 .part L_0x1886f40, 8, 1;
L_0x1861bc0 .part L_0x1886f40, 9, 4;
L_0x1861c60 .part L_0x1886f40, 13, 11;
L_0x1868a80 .part L_0x1886ac0, 2, 1;
L_0x1868b60 .part L_0x1886ac0, 0, 1;
L_0x1868ce0 .part L_0x1886ac0, 1, 1;
L_0x1868dd0 .part L_0x1886ac0, 3, 1;
L_0x1868ec0 .part L_0x1861bc0, 0, 1;
L_0x1868fb0 .part L_0x1861bc0, 1, 1;
L_0x1869160 .part L_0x1861bc0, 2, 1;
L_0x18692e0 .part L_0x1861bc0, 3, 1;
S_0x177efe0 .scope module, "COND_SELECT" "ta151_bar" 6 76, 7 7 0, S_0x176eff0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D0";
    .port_info 1 /INPUT 1 "D1";
    .port_info 2 /INPUT 1 "D2";
    .port_info 3 /INPUT 1 "D3";
    .port_info 4 /INPUT 1 "D4";
    .port_info 5 /INPUT 1 "D5";
    .port_info 6 /INPUT 1 "D6";
    .port_info 7 /INPUT 1 "D7";
    .port_info 8 /INPUT 1 "A";
    .port_info 9 /INPUT 1 "B";
    .port_info 10 /INPUT 1 "C";
    .port_info 11 /INPUT 1 "EN_BAR";
    .port_info 12 /OUTPUT 1 "Y";
    .port_info 13 /OUTPUT 1 "W";
L_0x18688c0 .functor NOT 1, L_0x7ff9871d00a8, C4<0>, C4<0>, C4<0>;
v0x179eec0_0 .net "A", 0 0, L_0x1868ec0;  1 drivers
v0x17a1f10_0 .net "B", 0 0, L_0x1868fb0;  1 drivers
v0x17aeda0_0 .net "C", 0 0, L_0x1869160;  1 drivers
v0x17ae250_0 .net "D0", 0 0, L_0x1868a80;  1 drivers
v0x17ad700_0 .net "D1", 0 0, L_0x7ff9871d00a8;  alias, 1 drivers
v0x17acbb0_0 .net "D2", 0 0, L_0x1868b60;  1 drivers
v0x17ac060_0 .net "D3", 0 0, L_0x1868ce0;  1 drivers
v0x17ab510_0 .net "D4", 0 0, v0x1861240_0;  alias, 1 drivers
v0x17aa990_0 .net "D5", 0 0, L_0x1868dd0;  1 drivers
v0x17a3110_0 .net "D6", 0 0, L_0x7ff9871d00a8;  alias, 1 drivers
v0x17b1470_0 .net "D7", 0 0, L_0x7ff9871d00a8;  alias, 1 drivers
v0x17afcc0_0 .net "EN", 0 0, L_0x18688c0;  1 drivers
v0x17b0080_0 .net "EN_BAR", 0 0, L_0x7ff9871d00a8;  alias, 1 drivers
v0x180e300_0 .net "W", 0 0, L_0x1868980;  alias, 1 drivers
v0x1812c30_0 .net "Y", 0 0, v0x17920d0_0;  alias, 1 drivers
S_0x173ffc0 .scope module, "U1" "jeff_74x151" 7 28, 8 2 0, S_0x177efe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "d4";
    .port_info 5 /INPUT 1 "d5";
    .port_info 6 /INPUT 1 "d6";
    .port_info 7 /INPUT 1 "d7";
    .port_info 8 /INPUT 1 "a";
    .port_info 9 /INPUT 1 "b";
    .port_info 10 /INPUT 1 "c";
    .port_info 11 /INPUT 1 "en";
    .port_info 12 /OUTPUT 1 "y";
    .port_info 13 /OUTPUT 1 "w";
L_0x1868980 .functor NOT 1, v0x17920d0_0, C4<0>, C4<0>, C4<0>;
v0x178aae0_0 .net "a", 0 0, L_0x1868ec0;  alias, 1 drivers
v0x1789f20_0 .net "b", 0 0, L_0x1868fb0;  alias, 1 drivers
v0x17893a0_0 .net "c", 0 0, L_0x1869160;  alias, 1 drivers
v0x1788740_0 .net "d0", 0 0, L_0x1868a80;  alias, 1 drivers
v0x1781b20_0 .net "d1", 0 0, L_0x7ff9871d00a8;  alias, 1 drivers
v0x1781670_0 .net "d2", 0 0, L_0x1868b60;  alias, 1 drivers
v0x178fec0_0 .net "d3", 0 0, L_0x1868ce0;  alias, 1 drivers
v0x179e000_0 .net "d4", 0 0, v0x1861240_0;  alias, 1 drivers
v0x179d4c0_0 .net "d5", 0 0, L_0x1868dd0;  alias, 1 drivers
v0x179be40_0 .net "d6", 0 0, L_0x7ff9871d00a8;  alias, 1 drivers
v0x179b300_0 .net "d7", 0 0, L_0x7ff9871d00a8;  alias, 1 drivers
v0x179a7c0_0 .net "en", 0 0, L_0x18688c0;  alias, 1 drivers
v0x1799c50_0 .net "w", 0 0, L_0x1868980;  alias, 1 drivers
v0x17920d0_0 .var "y", 0 0;
E_0x17b7330/0 .event edge, v0x179a7c0_0, v0x17893a0_0, v0x1789f20_0, v0x178aae0_0;
E_0x17b7330/1 .event edge, v0x1788740_0, v0x1781b20_0, v0x1781670_0, v0x178fec0_0;
E_0x17b7330/2 .event edge, v0x179e000_0, v0x179d4c0_0, v0x1781b20_0, v0x1781b20_0;
E_0x17b7330 .event/or E_0x17b7330/0, E_0x17b7330/1, E_0x17b7330/2;
S_0x173fb70 .scope module, "COUNTER_8" "counter8" 6 47, 9 4 0, S_0x176eff0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "COUNTER_IN_LOW";
    .port_info 1 /INPUT 4 "COUNTER_IN_HIGH";
    .port_info 2 /INPUT 1 "MPC_LOAD_BAR";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /INPUT 1 "COUNT";
    .port_info 5 /INPUT 1 "SYSTEM_CLK";
    .port_info 6 /OUTPUT 8 "COUNTER_OUT";
v0x17dfa70_0 .net "CARRY", 0 0, L_0x1862130;  1 drivers
v0x17e4580_0 .net "COUNT", 0 0, L_0x1861b20;  alias, 1 drivers
v0x17e2e10_0 .net "COUNTER_IN_HIGH", 7 4, v0x1740990_0;  alias, 1 drivers
v0x17e2eb0_0 .net "COUNTER_IN_LOW", 3 0, L_0x18618c0;  alias, 1 drivers
v0x17e7920_0 .net "COUNTER_OUT", 7 0, L_0x1867a70;  alias, 1 drivers
L_0x7ff9871d00f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x17e79e0_0 .net "HIGH", 0 0, L_0x7ff9871d00f0;  1 drivers
v0x17e61b0_0 .net "MPC_LOAD_BAR", 0 0, L_0x1869270;  alias, 1 drivers
v0x17f6880_0 .net "NOTHING", 0 0, L_0x1864f10;  1 drivers
v0x17f6920_0 .net "RESET", 0 0, v0x1861680_0;  alias, 1 drivers
v0x17f5950_0 .net "SYSTEM_CLK", 0 0, v0x18617b0_0;  alias, 1 drivers
L_0x1864680 .part L_0x18618c0, 0, 1;
L_0x18647b0 .part L_0x18618c0, 1, 1;
L_0x1864970 .part L_0x18618c0, 2, 1;
L_0x1864aa0 .part L_0x18618c0, 3, 1;
L_0x18674a0 .part v0x1740990_0, 0, 1;
L_0x18675d0 .part v0x1740990_0, 1, 1;
L_0x1867700 .part v0x1740990_0, 2, 1;
L_0x1867830 .part v0x1740990_0, 3, 1;
LS_0x1867a70_0_0 .concat8 [ 1 1 1 1], v0x17b0840_0, v0x17f9090_0, v0x17b1f90_0, v0x1771210_0;
LS_0x1867a70_0_4 .concat8 [ 1 1 1 1], v0x1780280_0, v0x1763ab0_0, v0x1798b10_0, v0x17843e0_0;
L_0x1867a70 .concat8 [ 4 4 0 0], LS_0x1867a70_0_0, LS_0x1867a70_0_4;
S_0x176cdb0 .scope module, "COUNTER1" "ta161_bar" 9 22, 10 7 0, S_0x173fb70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLR_BAR";
    .port_info 1 /INPUT 1 "LD_BAR";
    .port_info 2 /INPUT 1 "ENT";
    .port_info 3 /INPUT 1 "ENP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "A";
    .port_info 6 /INPUT 1 "B";
    .port_info 7 /INPUT 1 "C";
    .port_info 8 /INPUT 1 "D";
    .port_info 9 /OUTPUT 1 "QA";
    .port_info 10 /OUTPUT 1 "QB";
    .port_info 11 /OUTPUT 1 "QC";
    .port_info 12 /OUTPUT 1 "QD";
    .port_info 13 /OUTPUT 1 "RCO";
v0x175d590_0 .net "A", 0 0, L_0x1864680;  1 drivers
v0x175d090_0 .net "B", 0 0, L_0x18647b0;  1 drivers
v0x175d940_0 .net "C", 0 0, L_0x1864970;  1 drivers
v0x174f310_0 .net "CLK", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x174f3b0_0 .net "CLR_BAR", 0 0, v0x1861680_0;  alias, 1 drivers
v0x174eed0_0 .net "D", 0 0, L_0x1864aa0;  1 drivers
v0x174f780_0 .net "ENP", 0 0, L_0x1861b20;  alias, 1 drivers
v0x174f820_0 .net "ENT", 0 0, L_0x7ff9871d00f0;  alias, 1 drivers
v0x17a2160_0 .net "LD_BAR", 0 0, L_0x1869270;  alias, 1 drivers
v0x17a2200_0 .net "QA", 0 0, v0x17b0840_0;  1 drivers
v0x17a1ac0_0 .net "QB", 0 0, v0x17f9090_0;  1 drivers
v0x17a1b60_0 .net "QC", 0 0, v0x17b1f90_0;  1 drivers
v0x17a17b0_0 .net "QD", 0 0, v0x1771210_0;  1 drivers
v0x17a1850_0 .net "RCO", 0 0, L_0x1862130;  alias, 1 drivers
S_0x1762bb0 .scope module, "U1" "jeff_74x161" 10 20, 11 6 0, S_0x176cdb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld_bar";
    .port_info 2 /INPUT 1 "ent";
    .port_info 3 /INPUT 1 "enp";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "a";
    .port_info 6 /INPUT 1 "b";
    .port_info 7 /INPUT 1 "c";
    .port_info 8 /INPUT 1 "d";
    .port_info 9 /OUTPUT 1 "qa";
    .port_info 10 /OUTPUT 1 "qb";
    .port_info 11 /OUTPUT 1 "qc";
    .port_info 12 /OUTPUT 1 "qd";
    .port_info 13 /OUTPUT 1 "rco";
L_0x1861960 .functor AND 1, L_0x7ff9871d00f0, v0x1771210_0, C4<1>, C4<1>;
L_0x1861f30 .functor AND 1, L_0x1861960, v0x17b1f90_0, C4<1>, C4<1>;
L_0x1862030 .functor AND 1, L_0x1861f30, v0x17f9090_0, C4<1>, C4<1>;
L_0x1862130 .functor AND 1, L_0x1862030, v0x17b0840_0, C4<1>, C4<1>;
L_0x1862230 .functor NOT 1, L_0x1869270, C4<0>, C4<0>, C4<0>;
L_0x18622a0 .functor AND 1, L_0x7ff9871d00f0, L_0x1861b20, C4<1>, C4<1>;
L_0x1862310 .functor AND 1, L_0x18622a0, v0x17b1f90_0, C4<1>, C4<1>;
L_0x1862380 .functor AND 1, L_0x1862310, v0x17f9090_0, C4<1>, C4<1>;
L_0x18623f0 .functor AND 1, L_0x1862380, v0x17b0840_0, C4<1>, C4<1>;
L_0x1862c70 .functor AND 1, L_0x18622a0, v0x17f9090_0, C4<1>, C4<1>;
L_0x1862d60 .functor AND 1, L_0x1862c70, v0x17b0840_0, C4<1>, C4<1>;
L_0x18634e0 .functor AND 1, L_0x18622a0, v0x17b0840_0, C4<1>, C4<1>;
L_0x1863d30 .functor BUFZ 1, L_0x18622a0, C4<0>, C4<0>, C4<0>;
v0x17fb9f0_0 .net *"_ivl_0", 0 0, L_0x1861960;  1 drivers
v0x17fb350_0 .net *"_ivl_12", 0 0, L_0x1862310;  1 drivers
v0x17d9c00_0 .net *"_ivl_14", 0 0, L_0x1862380;  1 drivers
v0x17da920_0 .net *"_ivl_18", 0 0, L_0x1862c70;  1 drivers
v0x17b90e0_0 .net *"_ivl_2", 0 0, L_0x1861f30;  1 drivers
v0x17b8d70_0 .net *"_ivl_4", 0 0, L_0x1862030;  1 drivers
v0x1762880_0 .net "a", 0 0, L_0x1864680;  alias, 1 drivers
v0x1762920_0 .net "b", 0 0, L_0x18647b0;  alias, 1 drivers
v0x1752660_0 .net "c", 0 0, L_0x1864970;  alias, 1 drivers
v0x1752350_0 .net "clk", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x17523f0_0 .net "clr_bar", 0 0, v0x1861680_0;  alias, 1 drivers
v0x17b2980_0 .net "d", 0 0, L_0x1864aa0;  alias, 1 drivers
v0x1753ea0_0 .net "enp", 0 0, L_0x1861b20;  alias, 1 drivers
v0x1753f40_0 .net "ent", 0 0, L_0x7ff9871d00f0;  alias, 1 drivers
v0x1756840_0 .net "ent_and_enp", 0 0, L_0x18622a0;  1 drivers
v0x17568e0_0 .net "feedback_qa", 0 0, L_0x1863d30;  1 drivers
v0x1756400_0 .net "feedback_qb", 0 0, L_0x18634e0;  1 drivers
v0x17564a0_0 .net "feedback_qc", 0 0, L_0x1862d60;  1 drivers
v0x1756cb0_0 .net "feedback_qd", 0 0, L_0x18623f0;  1 drivers
v0x175a0b0_0 .net "ld", 0 0, L_0x1862230;  1 drivers
v0x175a150_0 .net "ld_bar", 0 0, L_0x1869270;  alias, 1 drivers
v0x1759c70_0 .net "qa", 0 0, v0x17b0840_0;  alias, 1 drivers
v0x1759d10_0 .net "qb", 0 0, v0x17f9090_0;  alias, 1 drivers
v0x1758820_0 .net "qc", 0 0, v0x17b1f90_0;  alias, 1 drivers
v0x175a520_0 .net "qd", 0 0, v0x1771210_0;  alias, 1 drivers
v0x175d4d0_0 .net "rco", 0 0, L_0x1862130;  alias, 1 drivers
S_0x1791310 .scope module, "OUTPUT_QA" "output_section" 11 62, 12 4 0, S_0x1762bb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1863e10 .functor OR 1, L_0x1863d30, L_0x1862230, C4<0>, C4<0>;
L_0x1863ea0 .functor AND 1, L_0x1862230, L_0x18641b0, C4<1>, C4<1>;
L_0x1862740 .functor NOT 1, L_0x1863ea0, C4<0>, C4<0>, C4<0>;
L_0x1864140 .functor AND 1, L_0x1864680, L_0x1862230, C4<1>, C4<1>;
L_0x18641b0 .functor NOT 1, L_0x1864140, C4<0>, C4<0>, C4<0>;
L_0x1864270 .functor AND 1, L_0x1862740, L_0x1863e10, C4<1>, C4<1>;
L_0x18643d0 .functor AND 1, L_0x18641b0, L_0x1863e10, C4<1>, C4<1>;
v0x17b19b0_0 .net "NOTHING", 0 0, L_0x1864490;  1 drivers
v0x17b0c20_0 .net *"_ivl_2", 0 0, L_0x1863ea0;  1 drivers
v0x1790400_0 .net *"_ivl_6", 0 0, L_0x1864140;  1 drivers
v0x178f670_0 .net "clk", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x177e8c0_0 .net "clr_bar", 0 0, v0x1861680_0;  alias, 1 drivers
v0x177e960_0 .net "data", 0 0, L_0x1864680;  alias, 1 drivers
v0x177e4e0_0 .net "feedback", 0 0, L_0x1863d30;  alias, 1 drivers
v0x177e580_0 .net "j", 0 0, L_0x1864270;  1 drivers
v0x177eca0_0 .net "k", 0 0, L_0x18643d0;  1 drivers
v0x17d73e0_0 .net "ld", 0 0, L_0x1862230;  alias, 1 drivers
v0x17d7480_0 .net "q", 0 0, v0x17b0840_0;  alias, 1 drivers
v0x17fab50_0 .net "to_j", 0 0, L_0x1862740;  1 drivers
v0x17fabf0_0 .net "to_j_and_k", 0 0, L_0x1863e10;  1 drivers
v0x17fa770_0 .net "to_k", 0 0, L_0x18641b0;  1 drivers
S_0x176f590 .scope module, "JK" "jk_flip_flop" 12 24, 13 2 0, S_0x1791310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1864490 .functor NOT 1, v0x17b0840_0, C4<0>, C4<0>, C4<0>;
v0x1810e60_0 .net "clk", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x180fe70_0 .net "clr_bar", 0 0, v0x1861680_0;  alias, 1 drivers
v0x1810310_0 .net "j", 0 0, L_0x1864270;  alias, 1 drivers
v0x180f320_0 .net "k", 0 0, L_0x18643d0;  alias, 1 drivers
v0x17b0840_0 .var "q", 0 0;
v0x17b0460_0 .net "q_bar", 0 0, L_0x1864490;  alias, 1 drivers
E_0x18128c0/0 .event negedge, v0x180fe70_0;
E_0x18128c0/1 .event posedge, v0x1810e60_0;
E_0x18128c0 .event/or E_0x18128c0/0, E_0x18128c0/1;
S_0x176fa10 .scope module, "OUTPUT_QB" "output_section" 11 51, 12 4 0, S_0x1762bb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x18636c0 .functor OR 1, L_0x18634e0, L_0x1862230, C4<0>, C4<0>;
L_0x1863750 .functor AND 1, L_0x1862230, L_0x18638c0, C4<1>, C4<1>;
L_0x18637e0 .functor NOT 1, L_0x1863750, C4<0>, C4<0>, C4<0>;
L_0x1863850 .functor AND 1, L_0x18647b0, L_0x1862230, C4<1>, C4<1>;
L_0x18638c0 .functor NOT 1, L_0x1863850, C4<0>, C4<0>, C4<0>;
L_0x18639d0 .functor AND 1, L_0x18637e0, L_0x18636c0, C4<1>, C4<1>;
L_0x1863b70 .functor AND 1, L_0x18638c0, L_0x18636c0, C4<1>, C4<1>;
v0x17d93a0_0 .net "NOTHING", 0 0, L_0x1863c30;  1 drivers
v0x17d8fc0_0 .net *"_ivl_2", 0 0, L_0x1863750;  1 drivers
v0x17d8be0_0 .net *"_ivl_6", 0 0, L_0x1863850;  1 drivers
v0x17d7fd0_0 .net "clk", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x17d8070_0 .net "clr_bar", 0 0, v0x1861680_0;  alias, 1 drivers
v0x17d7bf0_0 .net "data", 0 0, L_0x18647b0;  alias, 1 drivers
v0x17d7c90_0 .net "feedback", 0 0, L_0x18634e0;  alias, 1 drivers
v0x17d77e0_0 .net "j", 0 0, L_0x18639d0;  1 drivers
v0x17d7880_0 .net "k", 0 0, L_0x1863b70;  1 drivers
v0x1662050_0 .net "ld", 0 0, L_0x1862230;  alias, 1 drivers
v0x1618de0_0 .net "q", 0 0, v0x17f9090_0;  alias, 1 drivers
v0x1811010_0 .net "to_j", 0 0, L_0x18637e0;  1 drivers
v0x18110b0_0 .net "to_j_and_k", 0 0, L_0x18636c0;  1 drivers
v0x1810020_0 .net "to_k", 0 0, L_0x18638c0;  1 drivers
S_0x1811c50 .scope module, "JK" "jk_flip_flop" 12 24, 13 2 0, S_0x176fa10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1863c30 .functor NOT 1, v0x17f9090_0, C4<0>, C4<0>, C4<0>;
v0x17f97b0_0 .net "clk", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x17f93d0_0 .net "clr_bar", 0 0, v0x1861680_0;  alias, 1 drivers
v0x17f9470_0 .net "j", 0 0, L_0x18639d0;  alias, 1 drivers
v0x17f8ff0_0 .net "k", 0 0, L_0x1863b70;  alias, 1 drivers
v0x17f9090_0 .var "q", 0 0;
v0x17f8bf0_0 .net "q_bar", 0 0, L_0x1863c30;  alias, 1 drivers
S_0x17a40d0 .scope module, "OUTPUT_QC" "output_section" 11 40, 12 4 0, S_0x1762bb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1862e20 .functor OR 1, L_0x1862d60, L_0x1862230, C4<0>, C4<0>;
L_0x1862eb0 .functor AND 1, L_0x1862230, L_0x1863070, C4<1>, C4<1>;
L_0x1862f40 .functor NOT 1, L_0x1862eb0, C4<0>, C4<0>, C4<0>;
L_0x1863000 .functor AND 1, L_0x1864970, L_0x1862230, C4<1>, C4<1>;
L_0x1863070 .functor NOT 1, L_0x1863000, C4<0>, C4<0>, C4<0>;
L_0x1863180 .functor AND 1, L_0x1862f40, L_0x1862e20, C4<1>, C4<1>;
L_0x1863320 .functor AND 1, L_0x1863070, L_0x1862e20, C4<1>, C4<1>;
v0x17b1c80_0 .net "NOTHING", 0 0, L_0x18633e0;  1 drivers
v0x17b1d40_0 .net *"_ivl_2", 0 0, L_0x1862eb0;  1 drivers
v0x1792810_0 .net *"_ivl_6", 0 0, L_0x1863000;  1 drivers
v0x17928d0_0 .net "clk", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x17924d0_0 .net "clr_bar", 0 0, v0x1861680_0;  alias, 1 drivers
v0x1792570_0 .net "data", 0 0, L_0x1864970;  alias, 1 drivers
v0x1798ff0_0 .net "feedback", 0 0, L_0x1862d60;  alias, 1 drivers
v0x17990b0_0 .net "j", 0 0, L_0x1863180;  1 drivers
v0x178f270_0 .net "k", 0 0, L_0x1863320;  1 drivers
v0x17919b0_0 .net "ld", 0 0, L_0x1862230;  alias, 1 drivers
v0x1791a50_0 .net "q", 0 0, v0x17b1f90_0;  alias, 1 drivers
v0x1790cf0_0 .net "to_j", 0 0, L_0x1862f40;  1 drivers
v0x1790d90_0 .net "to_j_and_k", 0 0, L_0x1862e20;  1 drivers
v0x17909e0_0 .net "to_k", 0 0, L_0x1863070;  1 drivers
S_0x17a9850 .scope module, "JK" "jk_flip_flop" 12 24, 13 2 0, S_0x17a40d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x18633e0 .functor NOT 1, v0x17b1f90_0, C4<0>, C4<0>, C4<0>;
v0x17b2f60_0 .net "clk", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x17b28c0_0 .net "clr_bar", 0 0, v0x1861680_0;  alias, 1 drivers
v0x17b22a0_0 .net "j", 0 0, L_0x1863180;  alias, 1 drivers
v0x17b2340_0 .net "k", 0 0, L_0x1863320;  alias, 1 drivers
v0x17b1f90_0 .var "q", 0 0;
v0x17b2030_0 .net "q_bar", 0 0, L_0x18633e0;  alias, 1 drivers
S_0x17a8bd0 .scope module, "OUTPUT_QD" "output_section" 11 29, 12 4 0, S_0x1762bb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1862500 .functor OR 1, L_0x18623f0, L_0x1862230, C4<0>, C4<0>;
L_0x1862570 .functor AND 1, L_0x1862230, L_0x1862850, C4<1>, C4<1>;
L_0x18625e0 .functor NOT 1, L_0x1862570, C4<0>, C4<0>, C4<0>;
L_0x18626d0 .functor AND 1, L_0x1864aa0, L_0x1862230, C4<1>, C4<1>;
L_0x1862850 .functor NOT 1, L_0x18626d0, C4<0>, C4<0>, C4<0>;
L_0x1862910 .functor AND 1, L_0x18625e0, L_0x1862500, C4<1>, C4<1>;
L_0x1862ab0 .functor AND 1, L_0x1862850, L_0x1862500, C4<1>, C4<1>;
v0x17b70b0_0 .net "NOTHING", 0 0, L_0x1862b70;  1 drivers
v0x17b7170_0 .net *"_ivl_2", 0 0, L_0x1862570;  1 drivers
v0x17b6e00_0 .net *"_ivl_6", 0 0, L_0x18626d0;  1 drivers
v0x17b85a0_0 .net "clk", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x17b8640_0 .net "clr_bar", 0 0, v0x1861680_0;  alias, 1 drivers
v0x17b4460_0 .net "data", 0 0, L_0x1864aa0;  alias, 1 drivers
v0x17b4500_0 .net "feedback", 0 0, L_0x18623f0;  alias, 1 drivers
v0x17b41b0_0 .net "j", 0 0, L_0x1862910;  1 drivers
v0x17b4250_0 .net "k", 0 0, L_0x1862ab0;  1 drivers
v0x17b5a10_0 .net "ld", 0 0, L_0x1862230;  alias, 1 drivers
v0x17fc8d0_0 .net "q", 0 0, v0x1771210_0;  alias, 1 drivers
v0x17fd5d0_0 .net "to_j", 0 0, L_0x18625e0;  1 drivers
v0x17fd670_0 .net "to_j_and_k", 0 0, L_0x1862500;  1 drivers
v0x17fd240_0 .net "to_k", 0 0, L_0x1862850;  1 drivers
S_0x17a7f50 .scope module, "JK" "jk_flip_flop" 12 24, 13 2 0, S_0x17a8bd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1862b70 .functor NOT 1, v0x1771210_0, C4<0>, C4<0>, C4<0>;
v0x1770850_0 .net "clk", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x17708f0_0 .net "clr_bar", 0 0, v0x1861680_0;  alias, 1 drivers
v0x17715a0_0 .net "j", 0 0, L_0x1862910;  alias, 1 drivers
v0x1771640_0 .net "k", 0 0, L_0x1862ab0;  alias, 1 drivers
v0x1771210_0 .var "q", 0 0;
v0x1777e20_0 .net "q_bar", 0 0, L_0x1862b70;  alias, 1 drivers
S_0x17a72d0 .scope module, "COUNTER2" "ta161_bar" 9 40, 10 7 0, S_0x173fb70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLR_BAR";
    .port_info 1 /INPUT 1 "LD_BAR";
    .port_info 2 /INPUT 1 "ENT";
    .port_info 3 /INPUT 1 "ENP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "A";
    .port_info 6 /INPUT 1 "B";
    .port_info 7 /INPUT 1 "C";
    .port_info 8 /INPUT 1 "D";
    .port_info 9 /OUTPUT 1 "QA";
    .port_info 10 /OUTPUT 1 "QB";
    .port_info 11 /OUTPUT 1 "QC";
    .port_info 12 /OUTPUT 1 "QD";
    .port_info 13 /OUTPUT 1 "RCO";
v0x17ebec0_0 .net "A", 0 0, L_0x18674a0;  1 drivers
v0x17ebfb0_0 .net "B", 0 0, L_0x18675d0;  1 drivers
v0x17eeb60_0 .net "C", 0 0, L_0x1867700;  1 drivers
v0x17eec50_0 .net "CLK", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x17f07d0_0 .net "CLR_BAR", 0 0, v0x1861680_0;  alias, 1 drivers
v0x17f08c0_0 .net "D", 0 0, L_0x1867830;  1 drivers
v0x17f1800_0 .net "ENP", 0 0, L_0x1861b20;  alias, 1 drivers
v0x17f18a0_0 .net "ENT", 0 0, L_0x1862130;  alias, 1 drivers
v0x17ddd90_0 .net "LD_BAR", 0 0, L_0x1869270;  alias, 1 drivers
v0x17dde30_0 .net "QA", 0 0, v0x1780280_0;  1 drivers
v0x17dc620_0 .net "QB", 0 0, v0x1763ab0_0;  1 drivers
v0x17dc6c0_0 .net "QC", 0 0, v0x1798b10_0;  1 drivers
v0x17e11e0_0 .net "QD", 0 0, v0x17843e0_0;  1 drivers
v0x17e1280_0 .net "RCO", 0 0, L_0x1864f10;  alias, 1 drivers
S_0x17a6650 .scope module, "U1" "jeff_74x161" 10 20, 11 6 0, S_0x17a72d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld_bar";
    .port_info 2 /INPUT 1 "ent";
    .port_info 3 /INPUT 1 "enp";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "a";
    .port_info 6 /INPUT 1 "b";
    .port_info 7 /INPUT 1 "c";
    .port_info 8 /INPUT 1 "d";
    .port_info 9 /OUTPUT 1 "qa";
    .port_info 10 /OUTPUT 1 "qb";
    .port_info 11 /OUTPUT 1 "qc";
    .port_info 12 /OUTPUT 1 "qd";
    .port_info 13 /OUTPUT 1 "rco";
L_0x1864bd0 .functor AND 1, L_0x1862130, v0x17843e0_0, C4<1>, C4<1>;
L_0x1864cf0 .functor AND 1, L_0x1864bd0, v0x1798b10_0, C4<1>, C4<1>;
L_0x1864e10 .functor AND 1, L_0x1864cf0, v0x1763ab0_0, C4<1>, C4<1>;
L_0x1864f10 .functor AND 1, L_0x1864e10, v0x1780280_0, C4<1>, C4<1>;
L_0x1865010 .functor NOT 1, L_0x1869270, C4<0>, C4<0>, C4<0>;
L_0x17e6250 .functor AND 1, L_0x1862130, L_0x1861b20, C4<1>, C4<1>;
L_0x17e4640 .functor AND 1, L_0x17e6250, v0x1798b10_0, C4<1>, C4<1>;
L_0x18652a0 .functor AND 1, L_0x17e4640, v0x1763ab0_0, C4<1>, C4<1>;
L_0x1865310 .functor AND 1, L_0x18652a0, v0x1780280_0, C4<1>, C4<1>;
L_0x1865ab0 .functor AND 1, L_0x17e6250, v0x1763ab0_0, C4<1>, C4<1>;
L_0x1865b40 .functor AND 1, L_0x1865ab0, v0x1780280_0, C4<1>, C4<1>;
L_0x18662c0 .functor AND 1, L_0x17e6250, v0x1780280_0, C4<1>, C4<1>;
L_0x1866b10 .functor BUFZ 1, L_0x17e6250, C4<0>, C4<0>, C4<0>;
v0x1774740_0 .net *"_ivl_0", 0 0, L_0x1864bd0;  1 drivers
v0x1774840_0 .net *"_ivl_12", 0 0, L_0x17e4640;  1 drivers
v0x1773ac0_0 .net *"_ivl_14", 0 0, L_0x18652a0;  1 drivers
v0x1773bb0_0 .net *"_ivl_18", 0 0, L_0x1865ab0;  1 drivers
v0x1772e40_0 .net *"_ivl_2", 0 0, L_0x1864cf0;  1 drivers
v0x1772f20_0 .net *"_ivl_4", 0 0, L_0x1864e10;  1 drivers
v0x17b56a0_0 .net "a", 0 0, L_0x18674a0;  alias, 1 drivers
v0x17b5740_0 .net "b", 0 0, L_0x18675d0;  alias, 1 drivers
v0x17fc470_0 .net "c", 0 0, L_0x1867700;  alias, 1 drivers
v0x17fc510_0 .net "clk", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x17fe1f0_0 .net "clr_bar", 0 0, v0x1861680_0;  alias, 1 drivers
v0x17fe290_0 .net "d", 0 0, L_0x1867830;  alias, 1 drivers
v0x1803970_0 .net "enp", 0 0, L_0x1861b20;  alias, 1 drivers
v0x1803a10_0 .net "ent", 0 0, L_0x1862130;  alias, 1 drivers
v0x1802cf0_0 .net "ent_and_enp", 0 0, L_0x17e6250;  1 drivers
v0x1802d90_0 .net "feedback_qa", 0 0, L_0x1866b10;  1 drivers
v0x1802070_0 .net "feedback_qb", 0 0, L_0x18662c0;  1 drivers
v0x1802110_0 .net "feedback_qc", 0 0, L_0x1865b40;  1 drivers
v0x1800770_0 .net "feedback_qd", 0 0, L_0x1865310;  1 drivers
v0x1800810_0 .net "ld", 0 0, L_0x1865010;  1 drivers
v0x17ffaf0_0 .net "ld_bar", 0 0, L_0x1869270;  alias, 1 drivers
v0x17ffb90_0 .net "qa", 0 0, v0x1780280_0;  alias, 1 drivers
v0x17fee70_0 .net "qb", 0 0, v0x1763ab0_0;  alias, 1 drivers
v0x17fef60_0 .net "qc", 0 0, v0x1798b10_0;  alias, 1 drivers
v0x17b82f0_0 .net "qd", 0 0, v0x17843e0_0;  alias, 1 drivers
v0x17b83e0_0 .net "rco", 0 0, L_0x1864f10;  alias, 1 drivers
S_0x17a59d0 .scope module, "OUTPUT_QA" "output_section" 11 62, 12 4 0, S_0x17a6650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1866bf0 .functor OR 1, L_0x1866b10, L_0x1865010, C4<0>, C4<0>;
L_0x1866c80 .functor AND 1, L_0x1865010, L_0x1866f90, C4<1>, C4<1>;
L_0x1865600 .functor NOT 1, L_0x1866c80, C4<0>, C4<0>, C4<0>;
L_0x1866f20 .functor AND 1, L_0x18674a0, L_0x1865010, C4<1>, C4<1>;
L_0x1866f90 .functor NOT 1, L_0x1866f20, C4<0>, C4<0>, C4<0>;
L_0x1867050 .functor AND 1, L_0x1865600, L_0x1866bf0, C4<1>, C4<1>;
L_0x18671f0 .functor AND 1, L_0x1866f90, L_0x1866bf0, C4<1>, C4<1>;
v0x180d040_0 .net "NOTHING", 0 0, L_0x18672b0;  1 drivers
v0x180d100_0 .net *"_ivl_2", 0 0, L_0x1866c80;  1 drivers
v0x180c9a0_0 .net *"_ivl_6", 0 0, L_0x1866f20;  1 drivers
v0x180ca60_0 .net "clk", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x180c690_0 .net "clr_bar", 0 0, v0x1861680_0;  alias, 1 drivers
v0x180c730_0 .net "data", 0 0, L_0x18674a0;  alias, 1 drivers
v0x180c380_0 .net "feedback", 0 0, L_0x1866b10;  alias, 1 drivers
v0x180c440_0 .net "j", 0 0, L_0x1867050;  1 drivers
v0x180c070_0 .net "k", 0 0, L_0x18671f0;  1 drivers
v0x180c110_0 .net "ld", 0 0, L_0x1865010;  alias, 1 drivers
v0x180bd60_0 .net "q", 0 0, v0x1780280_0;  alias, 1 drivers
v0x17d6910_0 .net "to_j", 0 0, L_0x1865600;  1 drivers
v0x17d69b0_0 .net "to_j_and_k", 0 0, L_0x1866bf0;  1 drivers
v0x17f8150_0 .net "to_k", 0 0, L_0x1866f90;  1 drivers
S_0x17a3470 .scope module, "JK" "jk_flip_flop" 12 24, 13 2 0, S_0x17a59d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x18672b0 .functor NOT 1, v0x1780280_0, C4<0>, C4<0>, C4<0>;
v0x17808a0_0 .net "clk", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x1780940_0 .net "clr_bar", 0 0, v0x1861680_0;  alias, 1 drivers
v0x1780590_0 .net "j", 0 0, L_0x1867050;  alias, 1 drivers
v0x1780630_0 .net "k", 0 0, L_0x18671f0;  alias, 1 drivers
v0x1780280_0 .var "q", 0 0;
v0x177fc60_0 .net "q_bar", 0 0, L_0x18672b0;  alias, 1 drivers
S_0x17a4d50 .scope module, "OUTPUT_QB" "output_section" 11 51, 12 4 0, S_0x17a6650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x18664a0 .functor OR 1, L_0x18662c0, L_0x1865010, C4<0>, C4<0>;
L_0x1866530 .functor AND 1, L_0x1865010, L_0x18666a0, C4<1>, C4<1>;
L_0x18665c0 .functor NOT 1, L_0x1866530, C4<0>, C4<0>, C4<0>;
L_0x1866630 .functor AND 1, L_0x18675d0, L_0x1865010, C4<1>, C4<1>;
L_0x18666a0 .functor NOT 1, L_0x1866630, C4<0>, C4<0>, C4<0>;
L_0x18667b0 .functor AND 1, L_0x18665c0, L_0x18664a0, C4<1>, C4<1>;
L_0x1866950 .functor AND 1, L_0x18666a0, L_0x18664a0, C4<1>, C4<1>;
v0x17633f0_0 .net "NOTHING", 0 0, L_0x1866a10;  1 drivers
v0x1763490_0 .net *"_ivl_2", 0 0, L_0x1866530;  1 drivers
v0x17d9970_0 .net *"_ivl_6", 0 0, L_0x1866630;  1 drivers
v0x17b25b0_0 .net "clk", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x17b2650_0 .net "clr_bar", 0 0, v0x1861680_0;  alias, 1 drivers
v0x17b1000_0 .net "data", 0 0, L_0x18675d0;  alias, 1 drivers
v0x17b10c0_0 .net "feedback", 0 0, L_0x18662c0;  alias, 1 drivers
v0x17b1800_0 .net "j", 0 0, L_0x18667b0;  1 drivers
v0x17b18a0_0 .net "k", 0 0, L_0x1866950;  1 drivers
v0x178fa50_0 .net "ld", 0 0, L_0x1865010;  alias, 1 drivers
v0x178fb20_0 .net "q", 0 0, v0x1763ab0_0;  alias, 1 drivers
v0x1790250_0 .net "to_j", 0 0, L_0x18665c0;  1 drivers
v0x17902f0_0 .net "to_j_and_k", 0 0, L_0x18664a0;  1 drivers
v0x17f9b90_0 .net "to_k", 0 0, L_0x18666a0;  1 drivers
S_0x17906d0 .scope module, "JK" "jk_flip_flop" 12 24, 13 2 0, S_0x17a4d50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1866a10 .functor NOT 1, v0x1763ab0_0, C4<0>, C4<0>, C4<0>;
v0x176d1c0_0 .net "clk", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x176d260_0 .net "clr_bar", 0 0, v0x1861680_0;  alias, 1 drivers
v0x17514a0_0 .net "j", 0 0, L_0x18667b0;  alias, 1 drivers
v0x1763a10_0 .net "k", 0 0, L_0x1866950;  alias, 1 drivers
v0x1763ab0_0 .var "q", 0 0;
v0x1763700_0 .net "q_bar", 0 0, L_0x1866a10;  alias, 1 drivers
S_0x1791000 .scope module, "OUTPUT_QC" "output_section" 11 40, 12 4 0, S_0x17a6650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1865c00 .functor OR 1, L_0x1865b40, L_0x1865010, C4<0>, C4<0>;
L_0x1865c90 .functor AND 1, L_0x1865010, L_0x1865e50, C4<1>, C4<1>;
L_0x1865d20 .functor NOT 1, L_0x1865c90, C4<0>, C4<0>, C4<0>;
L_0x1865de0 .functor AND 1, L_0x1867700, L_0x1865010, C4<1>, C4<1>;
L_0x1865e50 .functor NOT 1, L_0x1865de0, C4<0>, C4<0>, C4<0>;
L_0x1865f60 .functor AND 1, L_0x1865d20, L_0x1865c00, C4<1>, C4<1>;
L_0x1866100 .functor AND 1, L_0x1865e50, L_0x1865c00, C4<1>, C4<1>;
v0x1797210_0 .net "NOTHING", 0 0, L_0x18661c0;  1 drivers
v0x17972b0_0 .net *"_ivl_2", 0 0, L_0x1865c90;  1 drivers
v0x1796590_0 .net *"_ivl_6", 0 0, L_0x1865de0;  1 drivers
v0x1796680_0 .net "clk", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x1795910_0 .net "clr_bar", 0 0, v0x1861680_0;  alias, 1 drivers
v0x1795a00_0 .net "data", 0 0, L_0x1867700;  alias, 1 drivers
v0x1794c90_0 .net "feedback", 0 0, L_0x1865b40;  alias, 1 drivers
v0x1794d30_0 .net "j", 0 0, L_0x1865f60;  1 drivers
v0x1794010_0 .net "k", 0 0, L_0x1866100;  1 drivers
v0x17940e0_0 .net "ld", 0 0, L_0x1865010;  alias, 1 drivers
v0x1782ae0_0 .net "q", 0 0, v0x1798b10_0;  alias, 1 drivers
v0x1782b80_0 .net "to_j", 0 0, L_0x1865d20;  1 drivers
v0x1788260_0 .net "to_j_and_k", 0 0, L_0x1865c00;  1 drivers
v0x1788300_0 .net "to_k", 0 0, L_0x1865e50;  1 drivers
S_0x17a0e80 .scope module, "JK" "jk_flip_flop" 12 24, 13 2 0, S_0x1791000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x18661c0 .functor NOT 1, v0x1798b10_0, C4<0>, C4<0>, C4<0>;
v0x17405f0_0 .net "clk", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x17406b0_0 .net "clr_bar", 0 0, v0x1861680_0;  alias, 1 drivers
v0x1793390_0 .net "j", 0 0, L_0x1865f60;  alias, 1 drivers
v0x1793430_0 .net "k", 0 0, L_0x1866100;  alias, 1 drivers
v0x1798b10_0 .var "q", 0 0;
v0x1797e90_0 .net "q_bar", 0 0, L_0x18661c0;  alias, 1 drivers
S_0x17875e0 .scope module, "OUTPUT_QD" "output_section" 11 29, 12 4 0, S_0x17a6650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x18653d0 .functor OR 1, L_0x1865310, L_0x1865010, C4<0>, C4<0>;
L_0x1865440 .functor AND 1, L_0x1865010, L_0x1801500, C4<1>, C4<1>;
L_0x18654d0 .functor NOT 1, L_0x1865440, C4<0>, C4<0>, C4<0>;
L_0x1865590 .functor AND 1, L_0x1867830, L_0x1865010, C4<1>, C4<1>;
L_0x1801500 .functor NOT 1, L_0x1865590, C4<0>, C4<0>, C4<0>;
L_0x18657b0 .functor AND 1, L_0x18654d0, L_0x18653d0, C4<1>, C4<1>;
L_0x1865910 .functor AND 1, L_0x1801500, L_0x18653d0, C4<1>, C4<1>;
v0x1781e80_0 .net "NOTHING", 0 0, L_0x18659d0;  1 drivers
v0x1781f40_0 .net *"_ivl_2", 0 0, L_0x1865440;  1 drivers
v0x1783760_0 .net *"_ivl_6", 0 0, L_0x1865590;  1 drivers
v0x1783830_0 .net "clk", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x17721c0_0 .net "clr_bar", 0 0, v0x1861680_0;  alias, 1 drivers
v0x17722b0_0 .net "data", 0 0, L_0x1867830;  alias, 1 drivers
v0x1777940_0 .net "feedback", 0 0, L_0x1865310;  alias, 1 drivers
v0x1777a00_0 .net "j", 0 0, L_0x18657b0;  1 drivers
v0x1776cc0_0 .net "k", 0 0, L_0x1865910;  1 drivers
v0x1776d90_0 .net "ld", 0 0, L_0x1865010;  alias, 1 drivers
v0x1776040_0 .net "q", 0 0, v0x17843e0_0;  alias, 1 drivers
v0x17760e0_0 .net "to_j", 0 0, L_0x18654d0;  1 drivers
v0x17753c0_0 .net "to_j_and_k", 0 0, L_0x18653d0;  1 drivers
v0x1775460_0 .net "to_k", 0 0, L_0x1801500;  1 drivers
S_0x1785ce0 .scope module, "JK" "jk_flip_flop" 12 24, 13 2 0, S_0x17875e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x18659d0 .functor NOT 1, v0x17843e0_0, C4<0>, C4<0>, C4<0>;
v0x1785060_0 .net "clk", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x1785120_0 .net "clr_bar", 0 0, v0x1861680_0;  alias, 1 drivers
v0x1752040_0 .net "j", 0 0, L_0x18657b0;  alias, 1 drivers
v0x1753a50_0 .net "k", 0 0, L_0x1865910;  alias, 1 drivers
v0x17843e0_0 .var "q", 0 0;
v0x17844d0_0 .net "q_bar", 0 0, L_0x18659d0;  alias, 1 drivers
S_0x17f4100 .scope module, "MUX8" "ta157_8" 6 58, 14 7 0, S_0x176eff0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x1747a70 .functor NOT 1, L_0x7ff9871d00a8, C4<0>, C4<0>, C4<0>;
v0x17be230_0 .net "A8", 7 0, L_0x1867a70;  alias, 1 drivers
v0x17be310_0 .net "B8", 7 0, L_0x7ff9871d0060;  alias, 1 drivers
v0x17c2d40_0 .net "EN", 0 0, L_0x1747a70;  1 drivers
v0x17c2e30_0 .net "EN_BAR", 0 0, L_0x7ff9871d00a8;  alias, 1 drivers
v0x17c15d0_0 .net "S", 0 0, v0x1861370_0;  alias, 1 drivers
v0x17c60e0_0 .net "Y8", 7 0, L_0x1867fb0;  alias, 1 drivers
L_0x1867d30 .part L_0x1867a70, 0, 4;
L_0x1867dd0 .part L_0x7ff9871d0060, 0, 4;
L_0x1867e70 .part L_0x1867a70, 4, 4;
L_0x1867f10 .part L_0x7ff9871d0060, 4, 4;
L_0x1867fb0 .concat8 [ 4 4 0 0], v0x17cef90_0, v0x17bf9a0_0;
S_0x17f74e0 .scope module, "MUX0" "jeff_74x157" 14 20, 15 2 0, S_0x17f4100;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x17ca680_0 .net "a", 3 0, L_0x1867d30;  1 drivers
v0x17ca780_0 .net "b", 3 0, L_0x1867dd0;  1 drivers
v0x17cd320_0 .net "en", 0 0, L_0x1747a70;  alias, 1 drivers
v0x17cd3c0_0 .net "s", 0 0, v0x1861370_0;  alias, 1 drivers
v0x17cef90_0 .var "y", 3 0;
E_0x17fd360 .event edge, v0x17cd320_0, v0x17cd3c0_0, v0x17ca680_0, v0x17ca780_0;
S_0x17cffc0 .scope module, "MUX1" "jeff_74x157" 14 29, 15 2 0, S_0x17f4100;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x17bc550_0 .net "a", 3 0, L_0x1867e70;  1 drivers
v0x17bc650_0 .net "b", 3 0, L_0x1867f10;  1 drivers
v0x17bade0_0 .net "en", 0 0, L_0x1747a70;  alias, 1 drivers
v0x17bae80_0 .net "s", 0 0, v0x1861370_0;  alias, 1 drivers
v0x17bf9a0_0 .var "y", 3 0;
E_0x17e6300 .event edge, v0x17cd320_0, v0x17cd3c0_0, v0x17bc550_0, v0x17bc650_0;
S_0x17c4970 .scope module, "OPCODEDEC0" "opcodedec" 6 67, 16 6 0, S_0x176eff0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 4 "MW_AD_HIGH";
    .port_info 2 /INPUT 4 "MW_BOP";
    .port_info 3 /OUTPUT 4 "TO_COUNTER";
    .port_info 4 /OUTPUT 1 "EIL_BAR";
L_0x1868050 .functor BUFZ 1, L_0x1868400, C4<0>, C4<0>, C4<0>;
v0x175cd10_0 .net "EIL_BAR", 0 0, L_0x1868050;  alias, 1 drivers
L_0x7ff9871d0138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x175c430_0 .net "LOW", 0 0, L_0x7ff9871d0138;  1 drivers
v0x175c4f0_0 .net "MW_AD_HIGH", 7 4, L_0x18619f0;  alias, 1 drivers
v0x1760000_0 .net "MW_BOP", 12 9, L_0x1861bc0;  alias, 1 drivers
v0x17600a0_0 .net "OPCODE", 3 0, v0x18615e0_0;  alias, 1 drivers
v0x175f880_0 .net "TO_COUNTER", 7 4, v0x1740990_0;  alias, 1 drivers
v0x175ede0_0 .net "W1", 0 0, L_0x1868400;  1 drivers
L_0x18684c0 .part L_0x1861bc0, 0, 1;
L_0x18685b0 .part L_0x1861bc0, 1, 1;
L_0x1868730 .part L_0x1861bc0, 2, 1;
L_0x18687d0 .part L_0x1861bc0, 3, 1;
S_0x17d5040 .scope module, "U1" "ta157_4" 16 22, 17 7 0, S_0x17c4970;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A4";
    .port_info 1 /INPUT 4 "B4";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 4 "Y4";
L_0x18681d0 .functor NOT 1, L_0x7ff9871d0138, C4<0>, C4<0>, C4<0>;
v0x1740220_0 .net "A4", 3 0, v0x18615e0_0;  alias, 1 drivers
v0x1740310_0 .net "B4", 3 0, L_0x18619f0;  alias, 1 drivers
v0x1768860_0 .net "EN", 0 0, L_0x18681d0;  1 drivers
v0x1768960_0 .net "EN_BAR", 0 0, L_0x7ff9871d0138;  alias, 1 drivers
v0x1740dc0_0 .net "S", 0 0, L_0x1868400;  alias, 1 drivers
v0x1740e60_0 .net "Y4", 3 0, v0x1740990_0;  alias, 1 drivers
S_0x17d4080 .scope module, "MUX0" "jeff_74x157" 17 19, 15 2 0, S_0x17d5040;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x17d28c0_0 .net "a", 3 0, v0x18615e0_0;  alias, 1 drivers
v0x17d29a0_0 .net "b", 3 0, L_0x18619f0;  alias, 1 drivers
v0x17d5ca0_0 .net "en", 0 0, L_0x18681d0;  alias, 1 drivers
v0x17d5d40_0 .net "s", 0 0, L_0x1868400;  alias, 1 drivers
v0x1740990_0 .var "y", 3 0;
E_0x17daa00 .event edge, v0x17d5ca0_0, v0x17d5d40_0, v0x17d28c0_0, v0x17d29a0_0;
S_0x17535b0 .scope module, "U2" "nand4" 16 32, 18 2 0, S_0x17c4970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x1868240 .functor AND 1, L_0x18684c0, L_0x18685b0, C4<1>, C4<1>;
L_0x18682d0 .functor AND 1, L_0x1868240, L_0x1868730, C4<1>, C4<1>;
L_0x1868340 .functor AND 1, L_0x18682d0, L_0x18687d0, C4<1>, C4<1>;
L_0x1868400 .functor NOT 1, L_0x1868340, C4<0>, C4<0>, C4<0>;
v0x1754b40_0 .net *"_ivl_0", 0 0, L_0x1868240;  1 drivers
v0x1755fd0_0 .net *"_ivl_2", 0 0, L_0x18682d0;  1 drivers
v0x17557a0_0 .net *"_ivl_4", 0 0, L_0x1868340;  1 drivers
v0x1755860_0 .net "a", 0 0, L_0x18684c0;  1 drivers
v0x1759800_0 .net "b", 0 0, L_0x18685b0;  1 drivers
v0x17598f0_0 .net "c", 0 0, L_0x1868730;  1 drivers
v0x1759010_0 .net "d", 0 0, L_0x18687d0;  1 drivers
v0x17590d0_0 .net "y", 0 0, L_0x1868400;  alias, 1 drivers
S_0x1741ff0 .scope module, "XOR_2" "xor2" 6 94, 19 2 0, S_0x176eff0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1869270 .functor XOR 1, L_0x18692e0, L_0x1868980, C4<0>, C4<0>;
v0x1746e00_0 .net "a", 0 0, L_0x18692e0;  1 drivers
v0x17434b0_0 .net "b", 0 0, L_0x1868980;  alias, 1 drivers
v0x17435a0_0 .net "y", 0 0, L_0x1869270;  alias, 1 drivers
S_0x179fa10 .scope module, "PROCESSOR_SECTION" "processor" 5 88, 20 4 0, S_0x18149d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN_A";
    .port_info 1 /INPUT 8 "DATA_IN_B";
    .port_info 2 /INPUT 1 "SYSTEM_CLK";
    .port_info 3 /INPUT 1 "EIL_BAR";
    .port_info 4 /INPUT 11 "CONTROL_BITS";
    .port_info 5 /OUTPUT 4 "STATUS_BITS";
    .port_info 6 /OUTPUT 8 "DATA_OUT";
L_0x1869500 .functor BUFZ 8, L_0x1873d30, C4<00000000>, C4<00000000>, C4<00000000>;
v0x185ee40_0 .net "ALU_DEST", 23 21, L_0x1869800;  1 drivers
v0x185ef20_0 .net "ALU_FUNC", 19 15, L_0x18696c0;  1 drivers
v0x185f010_0 .net "ALU_IN_A", 7 0, L_0x1874f70;  1 drivers
v0x185f130_0 .net "ALU_IN_B", 7 0, L_0x1875300;  1 drivers
v0x185f220_0 .net "ALU_OUT", 7 0, L_0x1882ad0;  1 drivers
v0x185f330_0 .net "A_SOURCE", 0 0, L_0x18693d0;  1 drivers
v0x185f3d0_0 .net "B_SOURCE", 0 0, L_0x1869590;  1 drivers
v0x185f470_0 .net "CIN", 0 0, L_0x1869760;  1 drivers
v0x185f560_0 .net "CONTROL_BITS", 23 13, L_0x1861c60;  alias, 1 drivers
v0x185f6b0_0 .net "DATA_IN_A", 7 0, v0x1860f40_0;  alias, 1 drivers
v0x185f750_0 .net "DATA_IN_B", 7 0, v0x1861070_0;  alias, 1 drivers
v0x185f860_0 .net "DATA_OUT", 7 0, L_0x1869500;  alias, 1 drivers
v0x185f940_0 .net "DATA_OUT_A", 7 0, L_0x186c1f0;  1 drivers
v0x185fa00_0 .net "DATA_OUT_B", 7 0, L_0x186ed40;  1 drivers
v0x185fac0_0 .net "DATA_OUT_TA", 7 0, L_0x1871880;  1 drivers
v0x185fb80_0 .net "DATA_OUT_TB", 7 0, L_0x1874530;  1 drivers
v0x185fc40_0 .net "EIL_BAR", 0 0, L_0x1868050;  alias, 1 drivers
v0x185fdf0_0 .net "IN_ZP", 7 0, L_0x1873d30;  1 drivers
L_0x7ff9871d0180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x185fe90_0 .net "LOW", 0 0, L_0x7ff9871d0180;  1 drivers
v0x185ff30_0 .net "STATUS_BITS", 3 0, L_0x1886ac0;  alias, 1 drivers
v0x185ffd0_0 .net "SYSTEM_CLK", 0 0, v0x18617b0_0;  alias, 1 drivers
L_0x18693d0 .part L_0x1861c60, 0, 1;
L_0x1869590 .part L_0x1861c60, 1, 1;
L_0x18696c0 .part L_0x1861c60, 2, 5;
L_0x1869760 .part L_0x1861c60, 7, 1;
L_0x1869800 .part L_0x1861c60, 8, 3;
L_0x1871e80 .part L_0x1869800, 0, 1;
L_0x1874b30 .part L_0x1869800, 1, 1;
L_0x18858b0 .part L_0x1869800, 2, 1;
L_0x1886ac0 .concat8 [ 1 1 1 1], L_0x18753a0, L_0x187c000, L_0x187be60, L_0x1886540;
S_0x179f220 .scope module, "ALU1" "alu" 20 92, 21 4 0, S_0x179fa10;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "IN_A";
    .port_info 1 /INPUT 8 "IN_B";
    .port_info 2 /INPUT 1 "CIN";
    .port_info 3 /INPUT 5 "ALU_FUNC";
    .port_info 4 /OUTPUT 8 "OUT8";
    .port_info 5 /OUTPUT 1 "C4";
    .port_info 6 /OUTPUT 1 "C8";
    .port_info 7 /OUTPUT 1 "Z";
L_0x18753a0 .functor BUFZ 1, L_0x1875410, C4<0>, C4<0>, C4<0>;
v0x178e9e0_0 .net "AEQB1", 0 0, L_0x187b450;  1 drivers
v0x1832e30_0 .net "AEQB2", 0 0, L_0x16744c0;  1 drivers
v0x1832f80_0 .net "ALU_FUNC", 19 15, L_0x18696c0;  alias, 1 drivers
v0x1833020_0 .net "C4", 0 0, L_0x18753a0;  1 drivers
v0x18330e0_0 .net "C8", 0 0, L_0x187c000;  1 drivers
v0x1833180_0 .net "CARRY", 0 0, L_0x1875410;  1 drivers
v0x1833220_0 .net "CIN", 0 0, L_0x1869760;  alias, 1 drivers
v0x18332c0_0 .net "IN_A", 7 0, L_0x1874f70;  alias, 1 drivers
v0x1833360_0 .net "IN_B", 7 0, L_0x1875300;  alias, 1 drivers
v0x18334d0_0 .net "NOTHING1", 0 0, L_0x187b1e0;  1 drivers
v0x1833570_0 .net "NOTHING2", 0 0, L_0x187a9f0;  1 drivers
v0x1833610_0 .net "NOTHING3", 0 0, L_0x186a7d0;  1 drivers
v0x18336b0_0 .net "NOTHING4", 0 0, L_0x1881860;  1 drivers
v0x1833750_0 .net "OUT8", 7 0, L_0x1882ad0;  alias, 1 drivers
v0x1833830_0 .net "Z", 0 0, L_0x187be60;  1 drivers
L_0x187b510 .part L_0x1874f70, 3, 1;
L_0x187b660 .part L_0x1874f70, 2, 1;
L_0x187b700 .part L_0x1874f70, 1, 1;
L_0x187b7a0 .part L_0x1874f70, 0, 1;
L_0x187b840 .part L_0x1875300, 3, 1;
L_0x187b970 .part L_0x1875300, 2, 1;
L_0x187ba10 .part L_0x1875300, 1, 1;
L_0x187bab0 .part L_0x1875300, 0, 1;
L_0x187bb50 .part L_0x18696c0, 3, 1;
L_0x187bbf0 .part L_0x18696c0, 2, 1;
L_0x187bd20 .part L_0x18696c0, 1, 1;
L_0x187bdc0 .part L_0x18696c0, 0, 1;
L_0x187bed0 .part L_0x18696c0, 4, 1;
L_0x1881ff0 .part L_0x1874f70, 7, 1;
L_0x18821a0 .part L_0x1874f70, 6, 1;
L_0x1882240 .part L_0x1874f70, 5, 1;
L_0x18822e0 .part L_0x1874f70, 4, 1;
L_0x1882380 .part L_0x1875300, 7, 1;
L_0x18825d0 .part L_0x1875300, 6, 1;
L_0x1882670 .part L_0x1875300, 5, 1;
L_0x1882530 .part L_0x1875300, 4, 1;
L_0x18827c0 .part L_0x18696c0, 3, 1;
L_0x1882710 .part L_0x18696c0, 2, 1;
L_0x1882a30 .part L_0x18696c0, 1, 1;
L_0x1882970 .part L_0x18696c0, 0, 1;
L_0x1882ba0 .part L_0x18696c0, 4, 1;
LS_0x1882ad0_0_0 .concat8 [ 1 1 1 1], L_0x187a0f0, L_0x1879cb0, L_0x1879780, L_0x1878db0;
LS_0x1882ad0_0_4 .concat8 [ 1 1 1 1], L_0x1880f60, L_0x1880b20, L_0x18805f0, L_0x187fc20;
L_0x1882ad0 .concat8 [ 4 4 0 0], LS_0x1882ad0_0_0, LS_0x1882ad0_0_4;
S_0x17a0630 .scope module, "AND1" "and2" 21 73, 22 2 0, S_0x179f220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x187be60 .functor AND 1, L_0x187b450, L_0x16744c0, C4<1>, C4<1>;
v0x17a01f0_0 .net "a", 0 0, L_0x187b450;  alias, 1 drivers
v0x17a0290_0 .net "b", 0 0, L_0x16744c0;  alias, 1 drivers
v0x179fe00_0 .net "y", 0 0, L_0x187be60;  alias, 1 drivers
S_0x178edf0 .scope module, "U1" "ta181_bar" 21 23, 23 8 0, S_0x179f220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A3_BAR";
    .port_info 1 /INPUT 1 "A2_BAR";
    .port_info 2 /INPUT 1 "A1_BAR";
    .port_info 3 /INPUT 1 "A0_BAR";
    .port_info 4 /INPUT 1 "B3_BAR";
    .port_info 5 /INPUT 1 "B2_BAR";
    .port_info 6 /INPUT 1 "B1_BAR";
    .port_info 7 /INPUT 1 "B0_BAR";
    .port_info 8 /INPUT 1 "S3";
    .port_info 9 /INPUT 1 "S2";
    .port_info 10 /INPUT 1 "S1";
    .port_info 11 /INPUT 1 "S0";
    .port_info 12 /INPUT 1 "M";
    .port_info 13 /INPUT 1 "CI";
    .port_info 14 /OUTPUT 1 "F3_BAR";
    .port_info 15 /OUTPUT 1 "F2_BAR";
    .port_info 16 /OUTPUT 1 "F1_BAR";
    .port_info 17 /OUTPUT 1 "F0_BAR";
    .port_info 18 /OUTPUT 1 "CO";
    .port_info 19 /OUTPUT 1 "AEQB";
    .port_info 20 /OUTPUT 1 "P_BAR";
    .port_info 21 /OUTPUT 1 "G_BAR";
L_0x1875410 .functor NOT 1, L_0x187adc0, C4<0>, C4<0>, C4<0>;
L_0x1875510 .functor NOT 1, L_0x1869760, C4<0>, C4<0>, C4<0>;
v0x178eaa0_0 .net "A0_BAR", 0 0, L_0x187b7a0;  1 drivers
v0x16456b0_0 .net "A1_BAR", 0 0, L_0x187b700;  1 drivers
v0x1632830_0 .net "A2_BAR", 0 0, L_0x187b660;  1 drivers
v0x16328d0_0 .net "A3_BAR", 0 0, L_0x187b510;  1 drivers
v0x1632970_0 .net "AEQB", 0 0, L_0x187b450;  alias, 1 drivers
v0x1632a10_0 .net "B0_BAR", 0 0, L_0x187bab0;  1 drivers
v0x1632ab0_0 .net "B1_BAR", 0 0, L_0x187ba10;  1 drivers
v0x1632ba0_0 .net "B2_BAR", 0 0, L_0x187b970;  1 drivers
v0x162f190_0 .net "B3_BAR", 0 0, L_0x187b840;  1 drivers
v0x162f2c0_0 .net "CI", 0 0, L_0x1869760;  alias, 1 drivers
v0x162f360_0 .net "CI_BAR", 0 0, L_0x1875510;  1 drivers
v0x162f400_0 .net "CO", 0 0, L_0x1875410;  alias, 1 drivers
v0x162f4a0_0 .net "CO_BAR", 0 0, L_0x187adc0;  1 drivers
v0x162f590_0 .net "F0_BAR", 0 0, L_0x187a0f0;  1 drivers
v0x1626600_0 .net "F1_BAR", 0 0, L_0x1879cb0;  1 drivers
v0x16266a0_0 .net "F2_BAR", 0 0, L_0x1879780;  1 drivers
v0x1626740_0 .net "F3_BAR", 0 0, L_0x1878db0;  1 drivers
v0x16268f0_0 .net "G_BAR", 0 0, L_0x187a9f0;  alias, 1 drivers
v0x16269e0_0 .net "M", 0 0, L_0x187bed0;  1 drivers
v0x1616950_0 .net "P_BAR", 0 0, L_0x187b1e0;  alias, 1 drivers
v0x1616a40_0 .net "S0", 0 0, L_0x187bdc0;  1 drivers
v0x1616ae0_0 .net "S1", 0 0, L_0x187bd20;  1 drivers
v0x1616b80_0 .net "S2", 0 0, L_0x187bbf0;  1 drivers
v0x1616c20_0 .net "S3", 0 0, L_0x187bb50;  1 drivers
S_0x178e5f0 .scope module, "U1" "jeff_74x181" 23 31, 24 15 0, S_0x178edf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a0";
    .port_info 1 /INPUT 1 "a1";
    .port_info 2 /INPUT 1 "a2";
    .port_info 3 /INPUT 1 "a3";
    .port_info 4 /INPUT 1 "b0";
    .port_info 5 /INPUT 1 "b1";
    .port_info 6 /INPUT 1 "b2";
    .port_info 7 /INPUT 1 "b3";
    .port_info 8 /INPUT 1 "s0";
    .port_info 9 /INPUT 1 "s1";
    .port_info 10 /INPUT 1 "s2";
    .port_info 11 /INPUT 1 "s3";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "ci_bar";
    .port_info 14 /OUTPUT 1 "f0";
    .port_info 15 /OUTPUT 1 "f1";
    .port_info 16 /OUTPUT 1 "f2";
    .port_info 17 /OUTPUT 1 "f3";
    .port_info 18 /OUTPUT 1 "co_bar";
    .port_info 19 /OUTPUT 1 "aeqb";
    .port_info 20 /OUTPUT 1 "x";
    .port_info 21 /OUTPUT 1 "y";
v0x16712f0_0 .net "a0", 0 0, L_0x187b7a0;  alias, 1 drivers
v0x16713b0_0 .net "a1", 0 0, L_0x187b700;  alias, 1 drivers
v0x1671450_0 .net "a2", 0 0, L_0x187b660;  alias, 1 drivers
v0x16714f0_0 .net "a3", 0 0, L_0x187b510;  alias, 1 drivers
v0x1671590_0 .net "aeqb", 0 0, L_0x187b450;  alias, 1 drivers
v0x1671630_0 .net "b0", 0 0, L_0x187bab0;  alias, 1 drivers
v0x16716d0_0 .net "b1", 0 0, L_0x187ba10;  alias, 1 drivers
v0x16201f0_0 .net "b2", 0 0, L_0x187b970;  alias, 1 drivers
v0x1620290_0 .net "b3", 0 0, L_0x187b840;  alias, 1 drivers
v0x16203c0_0 .net "ci_bar", 0 0, L_0x1875510;  alias, 1 drivers
v0x1620460_0 .net "co_bar", 0 0, L_0x187adc0;  alias, 1 drivers
v0x1620500_0 .net "f0", 0 0, L_0x187a0f0;  alias, 1 drivers
v0x16205a0_0 .net "f1", 0 0, L_0x1879cb0;  alias, 1 drivers
v0x163bed0_0 .net "f2", 0 0, L_0x1879780;  alias, 1 drivers
v0x163bfc0_0 .net "f3", 0 0, L_0x1878db0;  alias, 1 drivers
v0x163c0b0_0 .net "input0_out1", 0 0, L_0x1877850;  1 drivers
v0x163c150_0 .net "input0_out2", 0 0, L_0x1877d10;  1 drivers
v0x16847d0_0 .net "input1_out1", 0 0, L_0x1876d00;  1 drivers
v0x1684870_0 .net "input1_out2", 0 0, L_0x18772e0;  1 drivers
v0x1684910_0 .net "input2_out1", 0 0, L_0x1876230;  1 drivers
v0x16849b0_0 .net "input2_out2", 0 0, L_0x1876630;  1 drivers
v0x1684a50_0 .net "input3_out1", 0 0, L_0x18759d0;  1 drivers
v0x1684af0_0 .net "input3_out2", 0 0, L_0x1875d70;  1 drivers
v0x1684b90_0 .net "m", 0 0, L_0x187bed0;  alias, 1 drivers
v0x16a4ad0_0 .net "m_bar", 0 0, L_0x1877dd0;  1 drivers
v0x16a4b70_0 .net "s0", 0 0, L_0x187bdc0;  alias, 1 drivers
v0x16a4ca0_0 .net "s1", 0 0, L_0x187bd20;  alias, 1 drivers
v0x16a4dd0_0 .net "s2", 0 0, L_0x187bbf0;  alias, 1 drivers
v0x16452f0_0 .net "s3", 0 0, L_0x187bb50;  alias, 1 drivers
v0x1645390_0 .net "x", 0 0, L_0x187b1e0;  alias, 1 drivers
v0x1645430_0 .net "y", 0 0, L_0x187a9f0;  alias, 1 drivers
S_0x177f400 .scope module, "AEQB" "aeqb" 24 155, 25 1 0, S_0x178e5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "f3";
    .port_info 1 /INPUT 1 "f2";
    .port_info 2 /INPUT 1 "f1";
    .port_info 3 /INPUT 1 "f0";
    .port_info 4 /OUTPUT 1 "aeqb";
L_0x187b0f0 .functor AND 1, L_0x1878db0, L_0x1879780, C4<1>, C4<1>;
L_0x187b390 .functor AND 1, L_0x187b0f0, L_0x1879cb0, C4<1>, C4<1>;
L_0x187b450 .functor AND 1, L_0x187b390, L_0x187a0f0, C4<1>, C4<1>;
v0x180a8f0_0 .net *"_ivl_0", 0 0, L_0x187b0f0;  1 drivers
v0x180a990_0 .net *"_ivl_2", 0 0, L_0x187b390;  1 drivers
v0x180a500_0 .net "aeqb", 0 0, L_0x187b450;  alias, 1 drivers
v0x180a5a0_0 .net "f0", 0 0, L_0x187a0f0;  alias, 1 drivers
v0x180a0f0_0 .net "f1", 0 0, L_0x1879cb0;  alias, 1 drivers
v0x180a1e0_0 .net "f2", 0 0, L_0x1879780;  alias, 1 drivers
v0x1809d00_0 .net "f3", 0 0, L_0x1878db0;  alias, 1 drivers
S_0x180b510 .scope module, "GPC" "g_p_carry_section" 24 140, 26 1 0, S_0x178e5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "input3_out1";
    .port_info 1 /INPUT 1 "input3_out2";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /INPUT 1 "ci_bar";
    .port_info 9 /OUTPUT 1 "co_bar";
    .port_info 10 /OUTPUT 1 "x";
    .port_info 11 /OUTPUT 1 "y";
L_0x187a1f0 .functor AND 1, L_0x18759d0, L_0x1876630, C4<1>, C4<1>;
L_0x1620330 .functor OR 1, L_0x1875d70, L_0x187a1f0, C4<0>, C4<0>;
L_0x187a3c0 .functor AND 1, L_0x18759d0, L_0x1876230, C4<1>, C4<1>;
L_0x187a430 .functor AND 1, L_0x187a3c0, L_0x18772e0, C4<1>, C4<1>;
L_0x187a4f0 .functor OR 1, L_0x1620330, L_0x187a430, C4<0>, C4<0>;
L_0x187a600 .functor AND 1, L_0x18759d0, L_0x1876230, C4<1>, C4<1>;
L_0x1875a40 .functor AND 1, L_0x187a600, L_0x1876d00, C4<1>, C4<1>;
L_0x187a7d0 .functor AND 1, L_0x1875a40, L_0x1877d10, C4<1>, C4<1>;
L_0x187a8e0 .functor OR 1, L_0x187a4f0, L_0x187a7d0, C4<0>, C4<0>;
L_0x187a9f0 .functor NOT 1, L_0x187a8e0, C4<0>, C4<0>, C4<0>;
L_0x187aaf0 .functor NOT 1, L_0x187a9f0, C4<0>, C4<0>, C4<0>;
L_0x187ab60 .functor AND 1, L_0x18759d0, L_0x1876230, C4<1>, C4<1>;
L_0x187ac40 .functor AND 1, L_0x187ab60, L_0x1876d00, C4<1>, C4<1>;
L_0x187acb0 .functor AND 1, L_0x187ac40, L_0x1877850, C4<1>, C4<1>;
L_0x187abd0 .functor AND 1, L_0x187acb0, L_0x1875510, C4<1>, C4<1>;
L_0x187adc0 .functor OR 1, L_0x187aaf0, L_0x187abd0, C4<0>, C4<0>;
L_0x187afa0 .functor AND 1, L_0x18759d0, L_0x1876230, C4<1>, C4<1>;
L_0x187b010 .functor AND 1, L_0x187afa0, L_0x1876d00, C4<1>, C4<1>;
L_0x187af10 .functor AND 1, L_0x187b010, L_0x1877850, C4<1>, C4<1>;
L_0x187b1e0 .functor NOT 1, L_0x187af10, C4<0>, C4<0>, C4<0>;
v0x180ace0_0 .net *"_ivl_0", 0 0, L_0x187a1f0;  1 drivers
v0x180adc0_0 .net *"_ivl_10", 0 0, L_0x187a600;  1 drivers
v0x173f700_0 .net *"_ivl_12", 0 0, L_0x1875a40;  1 drivers
v0x173f7e0_0 .net *"_ivl_14", 0 0, L_0x187a7d0;  1 drivers
v0x176e1c0_0 .net *"_ivl_16", 0 0, L_0x187a8e0;  1 drivers
v0x176c590_0 .net *"_ivl_2", 0 0, L_0x1620330;  1 drivers
v0x176c670_0 .net *"_ivl_20", 0 0, L_0x187aaf0;  1 drivers
v0x173eda0_0 .net *"_ivl_22", 0 0, L_0x187ab60;  1 drivers
v0x173ee80_0 .net *"_ivl_24", 0 0, L_0x187ac40;  1 drivers
v0x1769880_0 .net *"_ivl_26", 0 0, L_0x187acb0;  1 drivers
v0x17693b0_0 .net *"_ivl_28", 0 0, L_0x187abd0;  1 drivers
v0x1769470_0 .net *"_ivl_32", 0 0, L_0x187afa0;  1 drivers
v0x17d9780_0 .net *"_ivl_34", 0 0, L_0x187b010;  1 drivers
v0x17d9860_0 .net *"_ivl_36", 0 0, L_0x187af10;  1 drivers
v0x173f210_0 .net *"_ivl_4", 0 0, L_0x187a3c0;  1 drivers
v0x173f2f0_0 .net *"_ivl_6", 0 0, L_0x187a430;  1 drivers
v0x1812ff0_0 .net *"_ivl_8", 0 0, L_0x187a4f0;  1 drivers
v0x16675b0_0 .net "ci_bar", 0 0, L_0x1875510;  alias, 1 drivers
v0x1667670_0 .net "co_bar", 0 0, L_0x187adc0;  alias, 1 drivers
v0x174d240_0 .net "input0_out1", 0 0, L_0x1877850;  alias, 1 drivers
v0x174d300_0 .net "input0_out2", 0 0, L_0x1877d10;  alias, 1 drivers
v0x1749dd0_0 .net "input1_out1", 0 0, L_0x1876d00;  alias, 1 drivers
v0x1749e90_0 .net "input1_out2", 0 0, L_0x18772e0;  alias, 1 drivers
v0x1746540_0 .net "input2_out1", 0 0, L_0x1876230;  alias, 1 drivers
v0x1746600_0 .net "input2_out2", 0 0, L_0x1876630;  alias, 1 drivers
v0x180d930_0 .net "input3_out1", 0 0, L_0x18759d0;  alias, 1 drivers
v0x180d9f0_0 .net "input3_out2", 0 0, L_0x1875d70;  alias, 1 drivers
v0x176d540_0 .net "x", 0 0, L_0x187b1e0;  alias, 1 drivers
v0x176d600_0 .net "y", 0 0, L_0x187a9f0;  alias, 1 drivers
S_0x176c960 .scope module, "INPUT0" "input_section" 24 80, 27 1 0, S_0x178e5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x18773a0 .functor AND 1, L_0x187bab0, L_0x187bb50, C4<1>, C4<1>;
L_0x1877410 .functor AND 1, L_0x18773a0, L_0x187b7a0, C4<1>, C4<1>;
L_0x18774d0 .functor AND 1, L_0x187b7a0, L_0x187bbf0, C4<1>, C4<1>;
L_0x18775d0 .functor NOT 1, L_0x187bab0, C4<0>, C4<0>, C4<0>;
L_0x18776d0 .functor AND 1, L_0x18774d0, L_0x18775d0, C4<1>, C4<1>;
L_0x1877740 .functor OR 1, L_0x1877410, L_0x18776d0, C4<0>, C4<0>;
L_0x1877850 .functor NOT 1, L_0x1877740, C4<0>, C4<0>, C4<0>;
L_0x1877910 .functor NOT 1, L_0x187bab0, C4<0>, C4<0>, C4<0>;
L_0x18779d0 .functor AND 1, L_0x1877910, L_0x187bd20, C4<1>, C4<1>;
L_0x1877a90 .functor AND 1, L_0x187bdc0, L_0x187bab0, C4<1>, C4<1>;
L_0x1877b00 .functor OR 1, L_0x18779d0, L_0x1877a90, C4<0>, C4<0>;
L_0x1877be0 .functor OR 1, L_0x1877b00, L_0x187b7a0, C4<0>, C4<0>;
L_0x1877d10 .functor NOT 1, L_0x1877be0, C4<0>, C4<0>, C4<0>;
v0x1769070_0 .net *"_ivl_0", 0 0, L_0x18773a0;  1 drivers
v0x17668c0_0 .net *"_ivl_10", 0 0, L_0x1877740;  1 drivers
v0x1766980_0 .net *"_ivl_14", 0 0, L_0x1877910;  1 drivers
v0x1765de0_0 .net *"_ivl_16", 0 0, L_0x18779d0;  1 drivers
v0x1765ec0_0 .net *"_ivl_18", 0 0, L_0x1877a90;  1 drivers
v0x177ff70_0 .net *"_ivl_2", 0 0, L_0x1877410;  1 drivers
v0x1780050_0 .net *"_ivl_20", 0 0, L_0x1877b00;  1 drivers
v0x17648d0_0 .net *"_ivl_22", 0 0, L_0x1877be0;  1 drivers
v0x1764990_0 .net *"_ivl_4", 0 0, L_0x18774d0;  1 drivers
v0x175e790_0 .net *"_ivl_6", 0 0, L_0x18775d0;  1 drivers
v0x175e870_0 .net *"_ivl_8", 0 0, L_0x18776d0;  1 drivers
v0x175b470_0 .net "a", 0 0, L_0x187b7a0;  alias, 1 drivers
v0x175b530_0 .net "b", 0 0, L_0x187bab0;  alias, 1 drivers
v0x1757c00_0 .net "out1", 0 0, L_0x1877850;  alias, 1 drivers
v0x1757ca0_0 .net "out2", 0 0, L_0x1877d10;  alias, 1 drivers
v0x1757d40_0 .net "s0", 0 0, L_0x187bdc0;  alias, 1 drivers
v0x176e650_0 .net "s1", 0 0, L_0x187bd20;  alias, 1 drivers
v0x17da2a0_0 .net "s2", 0 0, L_0x187bbf0;  alias, 1 drivers
v0x17da340_0 .net "s3", 0 0, L_0x187bb50;  alias, 1 drivers
S_0x176d930 .scope module, "INPUT1" "input_section" 24 69, 27 1 0, S_0x178e5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x18766f0 .functor AND 1, L_0x187ba10, L_0x187bb50, C4<1>, C4<1>;
L_0x16a4f00 .functor AND 1, L_0x18766f0, L_0x187b700, C4<1>, C4<1>;
L_0x18768e0 .functor AND 1, L_0x187b700, L_0x187bbf0, C4<1>, C4<1>;
L_0x16a4e70 .functor NOT 1, L_0x187ba10, C4<0>, C4<0>, C4<0>;
L_0x1876b80 .functor AND 1, L_0x18768e0, L_0x16a4e70, C4<1>, C4<1>;
L_0x1876bf0 .functor OR 1, L_0x16a4f00, L_0x1876b80, C4<0>, C4<0>;
L_0x1876d00 .functor NOT 1, L_0x1876bf0, C4<0>, C4<0>, C4<0>;
L_0x1876dc0 .functor NOT 1, L_0x187ba10, C4<0>, C4<0>, C4<0>;
L_0x1876e80 .functor AND 1, L_0x1876dc0, L_0x187bd20, C4<1>, C4<1>;
L_0x16a4d40 .functor AND 1, L_0x187bdc0, L_0x187ba10, C4<1>, C4<1>;
L_0x16a4c10 .functor OR 1, L_0x1876e80, L_0x16a4d40, C4<0>, C4<0>;
L_0x18771b0 .functor OR 1, L_0x16a4c10, L_0x187b700, C4<0>, C4<0>;
L_0x18772e0 .functor NOT 1, L_0x18771b0, C4<0>, C4<0>, C4<0>;
v0x1769c50_0 .net *"_ivl_0", 0 0, L_0x18766f0;  1 drivers
v0x1791dc0_0 .net *"_ivl_10", 0 0, L_0x1876bf0;  1 drivers
v0x1791ea0_0 .net *"_ivl_14", 0 0, L_0x1876dc0;  1 drivers
v0x1791f90_0 .net *"_ivl_16", 0 0, L_0x1876e80;  1 drivers
v0x180d500_0 .net *"_ivl_18", 0 0, L_0x16a4d40;  1 drivers
v0x180d5e0_0 .net *"_ivl_2", 0 0, L_0x16a4f00;  1 drivers
v0x180d6c0_0 .net *"_ivl_20", 0 0, L_0x16a4c10;  1 drivers
v0x1751c10_0 .net *"_ivl_22", 0 0, L_0x18771b0;  1 drivers
v0x1751cf0_0 .net *"_ivl_4", 0 0, L_0x18768e0;  1 drivers
v0x1751dd0_0 .net *"_ivl_6", 0 0, L_0x16a4e70;  1 drivers
v0x17a0a00_0 .net *"_ivl_8", 0 0, L_0x1876b80;  1 drivers
v0x17a0ac0_0 .net "a", 0 0, L_0x187b700;  alias, 1 drivers
v0x17a0b80_0 .net "b", 0 0, L_0x187ba10;  alias, 1 drivers
v0x17a0c40_0 .net "out1", 0 0, L_0x1876d00;  alias, 1 drivers
v0x177f7c0_0 .net "out2", 0 0, L_0x18772e0;  alias, 1 drivers
v0x177f890_0 .net "s0", 0 0, L_0x187bdc0;  alias, 1 drivers
v0x177f960_0 .net "s1", 0 0, L_0x187bd20;  alias, 1 drivers
v0x177fa00_0 .net "s2", 0 0, L_0x187bbf0;  alias, 1 drivers
v0x180b9f0_0 .net "s3", 0 0, L_0x187bb50;  alias, 1 drivers
S_0x1764c00 .scope module, "INPUT2" "input_section" 24 58, 27 1 0, S_0x178e5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1875e70 .functor AND 1, L_0x187b970, L_0x187bb50, C4<1>, C4<1>;
L_0x1875ee0 .functor AND 1, L_0x1875e70, L_0x187b660, C4<1>, C4<1>;
L_0x1875f50 .functor AND 1, L_0x187b660, L_0x187bbf0, C4<1>, C4<1>;
L_0x1876050 .functor NOT 1, L_0x187b970, C4<0>, C4<0>, C4<0>;
L_0x1876150 .functor AND 1, L_0x1875f50, L_0x1876050, C4<1>, C4<1>;
L_0x18761c0 .functor OR 1, L_0x1875ee0, L_0x1876150, C4<0>, C4<0>;
L_0x1876230 .functor NOT 1, L_0x18761c0, C4<0>, C4<0>, C4<0>;
L_0x18762a0 .functor NOT 1, L_0x187b970, C4<0>, C4<0>, C4<0>;
L_0x1876310 .functor AND 1, L_0x18762a0, L_0x187bd20, C4<1>, C4<1>;
L_0x18763d0 .functor AND 1, L_0x187bdc0, L_0x187b970, C4<1>, C4<1>;
L_0x1876440 .functor OR 1, L_0x1876310, L_0x18763d0, C4<0>, C4<0>;
L_0x1876500 .functor OR 1, L_0x1876440, L_0x187b660, C4<0>, C4<0>;
L_0x1876630 .functor NOT 1, L_0x1876500, C4<0>, C4<0>, C4<0>;
v0x1764e30_0 .net *"_ivl_0", 0 0, L_0x1875e70;  1 drivers
v0x1762fa0_0 .net *"_ivl_10", 0 0, L_0x18761c0;  1 drivers
v0x1763080_0 .net *"_ivl_14", 0 0, L_0x18762a0;  1 drivers
v0x1763140_0 .net *"_ivl_16", 0 0, L_0x1876310;  1 drivers
v0x17faf30_0 .net *"_ivl_18", 0 0, L_0x18763d0;  1 drivers
v0x17fb060_0 .net *"_ivl_2", 0 0, L_0x1875ee0;  1 drivers
v0x17fb140_0 .net *"_ivl_20", 0 0, L_0x1876440;  1 drivers
v0x17a2620_0 .net *"_ivl_22", 0 0, L_0x1876500;  1 drivers
v0x17a2700_0 .net *"_ivl_4", 0 0, L_0x1875f50;  1 drivers
v0x17a27e0_0 .net *"_ivl_6", 0 0, L_0x1876050;  1 drivers
v0x17a28c0_0 .net *"_ivl_8", 0 0, L_0x1876150;  1 drivers
v0x17fbff0_0 .net "a", 0 0, L_0x187b660;  alias, 1 drivers
v0x17fc090_0 .net "b", 0 0, L_0x187b970;  alias, 1 drivers
v0x17fc150_0 .net "out1", 0 0, L_0x1876230;  alias, 1 drivers
v0x17fc1f0_0 .net "out2", 0 0, L_0x1876630;  alias, 1 drivers
v0x17fc2c0_0 .net "s0", 0 0, L_0x187bdc0;  alias, 1 drivers
v0x167f6d0_0 .net "s1", 0 0, L_0x187bd20;  alias, 1 drivers
v0x167f880_0 .net "s2", 0 0, L_0x187bbf0;  alias, 1 drivers
v0x167f970_0 .net "s3", 0 0, L_0x187bb50;  alias, 1 drivers
S_0x1609530 .scope module, "INPUT3" "input_section" 24 47, 27 1 0, S_0x178e5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1875610 .functor AND 1, L_0x187b840, L_0x187bb50, C4<1>, C4<1>;
L_0x1875680 .functor AND 1, L_0x1875610, L_0x187b510, C4<1>, C4<1>;
L_0x18756f0 .functor AND 1, L_0x187b510, L_0x187bbf0, C4<1>, C4<1>;
L_0x18757f0 .functor NOT 1, L_0x187b840, C4<0>, C4<0>, C4<0>;
L_0x18758f0 .functor AND 1, L_0x18756f0, L_0x18757f0, C4<1>, C4<1>;
L_0x1875960 .functor OR 1, L_0x1875680, L_0x18758f0, C4<0>, C4<0>;
L_0x18759d0 .functor NOT 1, L_0x1875960, C4<0>, C4<0>, C4<0>;
L_0x1875ad0 .functor NOT 1, L_0x187b840, C4<0>, C4<0>, C4<0>;
L_0x1875b40 .functor AND 1, L_0x1875ad0, L_0x187bd20, C4<1>, C4<1>;
L_0x1875bb0 .functor AND 1, L_0x187bdc0, L_0x187b840, C4<1>, C4<1>;
L_0x1875c20 .functor OR 1, L_0x1875b40, L_0x1875bb0, C4<0>, C4<0>;
L_0x1875c90 .functor OR 1, L_0x1875c20, L_0x187b510, C4<0>, C4<0>;
L_0x1875d70 .functor NOT 1, L_0x1875c90, C4<0>, C4<0>, C4<0>;
v0x16097e0_0 .net *"_ivl_0", 0 0, L_0x1875610;  1 drivers
v0x16098c0_0 .net *"_ivl_10", 0 0, L_0x1875960;  1 drivers
v0x1688cc0_0 .net *"_ivl_14", 0 0, L_0x1875ad0;  1 drivers
v0x1688d80_0 .net *"_ivl_16", 0 0, L_0x1875b40;  1 drivers
v0x1688e60_0 .net *"_ivl_18", 0 0, L_0x1875bb0;  1 drivers
v0x1688f40_0 .net *"_ivl_2", 0 0, L_0x1875680;  1 drivers
v0x1689020_0 .net *"_ivl_20", 0 0, L_0x1875c20;  1 drivers
v0x1611fe0_0 .net *"_ivl_22", 0 0, L_0x1875c90;  1 drivers
v0x16120c0_0 .net *"_ivl_4", 0 0, L_0x18756f0;  1 drivers
v0x16121a0_0 .net *"_ivl_6", 0 0, L_0x18757f0;  1 drivers
v0x1612280_0 .net *"_ivl_8", 0 0, L_0x18758f0;  1 drivers
v0x1612360_0 .net "a", 0 0, L_0x187b510;  alias, 1 drivers
v0x1654fe0_0 .net "b", 0 0, L_0x187b840;  alias, 1 drivers
v0x16550a0_0 .net "out1", 0 0, L_0x18759d0;  alias, 1 drivers
v0x1655140_0 .net "out2", 0 0, L_0x1875d70;  alias, 1 drivers
v0x16551e0_0 .net "s0", 0 0, L_0x187bdc0;  alias, 1 drivers
v0x1655280_0 .net "s1", 0 0, L_0x187bd20;  alias, 1 drivers
v0x1679c50_0 .net "s2", 0 0, L_0x187bbf0;  alias, 1 drivers
v0x1679cf0_0 .net "s3", 0 0, L_0x187bb50;  alias, 1 drivers
S_0x1679e50 .scope module, "M_BAR" "invert_m" 24 91, 28 1 0, S_0x178e5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1877dd0 .functor NOT 1, L_0x187bed0, C4<0>, C4<0>, C4<0>;
v0x167a000_0 .net "a", 0 0, L_0x187bed0;  alias, 1 drivers
v0x166e0f0_0 .net "y", 0 0, L_0x1877dd0;  alias, 1 drivers
S_0x166e210 .scope module, "OUT_F0" "out_section_f0" 24 132, 29 1 0, S_0x178e5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input0_out1";
    .port_info 3 /INPUT 1 "input0_out2";
    .port_info 4 /OUTPUT 1 "f0";
L_0x1879e00 .functor XOR 1, L_0x1877850, L_0x1877d10, C4<0>, C4<0>;
L_0x1879e70 .functor AND 1, L_0x1875510, L_0x1877dd0, C4<1>, C4<1>;
L_0x1878670 .functor NOT 1, L_0x1879e70, C4<0>, C4<0>, C4<0>;
L_0x187a0f0 .functor XOR 1, L_0x1879e00, L_0x1878670, C4<0>, C4<0>;
v0x166e3f0_0 .net *"_ivl_0", 0 0, L_0x1879e00;  1 drivers
v0x166e4d0_0 .net *"_ivl_2", 0 0, L_0x1879e70;  1 drivers
v0x1670610_0 .net *"_ivl_4", 0 0, L_0x1878670;  1 drivers
v0x1670700_0 .net "ci_bar", 0 0, L_0x1875510;  alias, 1 drivers
v0x16707a0_0 .net "f0", 0 0, L_0x187a0f0;  alias, 1 drivers
v0x1670890_0 .net "input0_out1", 0 0, L_0x1877850;  alias, 1 drivers
v0x1670980_0 .net "input0_out2", 0 0, L_0x1877d10;  alias, 1 drivers
v0x1636090_0 .net "m_bar", 0 0, L_0x1877dd0;  alias, 1 drivers
S_0x1636170 .scope module, "OUT_F1" "out_section_f1" 24 122, 30 1 0, S_0x178e5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input1_out1";
    .port_info 3 /INPUT 1 "input1_out2";
    .port_info 4 /INPUT 1 "input0_out1";
    .port_info 5 /INPUT 1 "input0_out2";
    .port_info 6 /OUTPUT 1 "f1";
L_0x18798d0 .functor XOR 1, L_0x1876d00, L_0x18772e0, C4<0>, C4<0>;
L_0x1879940 .functor AND 1, L_0x1875510, L_0x1877850, C4<1>, C4<1>;
L_0x18799b0 .functor AND 1, L_0x1879940, L_0x1877dd0, C4<1>, C4<1>;
L_0x1879a70 .functor AND 1, L_0x1877d10, L_0x1877dd0, C4<1>, C4<1>;
L_0x1879ae0 .functor OR 1, L_0x18799b0, L_0x1879a70, C4<0>, C4<0>;
L_0x1879bf0 .functor NOT 1, L_0x1879ae0, C4<0>, C4<0>, C4<0>;
L_0x1879cb0 .functor XOR 1, L_0x18798d0, L_0x1879bf0, C4<0>, C4<0>;
v0x1636400_0 .net *"_ivl_0", 0 0, L_0x18798d0;  1 drivers
v0x1629580_0 .net *"_ivl_10", 0 0, L_0x1879bf0;  1 drivers
v0x1629660_0 .net *"_ivl_2", 0 0, L_0x1879940;  1 drivers
v0x1629720_0 .net *"_ivl_4", 0 0, L_0x18799b0;  1 drivers
v0x1629800_0 .net *"_ivl_6", 0 0, L_0x1879a70;  1 drivers
v0x16298e0_0 .net *"_ivl_8", 0 0, L_0x1879ae0;  1 drivers
v0x1619df0_0 .net "ci_bar", 0 0, L_0x1875510;  alias, 1 drivers
v0x1619e90_0 .net "f1", 0 0, L_0x1879cb0;  alias, 1 drivers
v0x1619f30_0 .net "input0_out1", 0 0, L_0x1877850;  alias, 1 drivers
v0x161a060_0 .net "input0_out2", 0 0, L_0x1877d10;  alias, 1 drivers
v0x161a100_0 .net "input1_out1", 0 0, L_0x1876d00;  alias, 1 drivers
v0x161a1a0_0 .net "input1_out2", 0 0, L_0x18772e0;  alias, 1 drivers
v0x1663e60_0 .net "m_bar", 0 0, L_0x1877dd0;  alias, 1 drivers
S_0x1664050 .scope module, "OUT_F2" "out_section_f2" 24 110, 31 1 0, S_0x178e5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /OUTPUT 1 "f2";
L_0x1878f90 .functor XOR 1, L_0x1876230, L_0x1876630, C4<0>, C4<0>;
L_0x1879000 .functor AND 1, L_0x1875510, L_0x1877850, C4<1>, C4<1>;
L_0x1879070 .functor AND 1, L_0x1879000, L_0x1876d00, C4<1>, C4<1>;
L_0x1879130 .functor AND 1, L_0x1879070, L_0x1877dd0, C4<1>, C4<1>;
L_0x18791f0 .functor AND 1, L_0x1876d00, L_0x1877d10, C4<1>, C4<1>;
L_0x1879260 .functor AND 1, L_0x18791f0, L_0x1877dd0, C4<1>, C4<1>;
L_0x1879320 .functor OR 1, L_0x1879130, L_0x1879260, C4<0>, C4<0>;
L_0x1879430 .functor AND 1, L_0x18772e0, L_0x1877dd0, C4<1>, C4<1>;
L_0x18795b0 .functor OR 1, L_0x1879320, L_0x1879430, C4<0>, C4<0>;
L_0x18796c0 .functor NOT 1, L_0x18795b0, C4<0>, C4<0>, C4<0>;
L_0x1879780 .functor XOR 1, L_0x1878f90, L_0x18796c0, C4<0>, C4<0>;
v0x1664280_0 .net *"_ivl_0", 0 0, L_0x1878f90;  1 drivers
v0x164b880_0 .net *"_ivl_10", 0 0, L_0x1879260;  1 drivers
v0x164b960_0 .net *"_ivl_12", 0 0, L_0x1879320;  1 drivers
v0x164ba20_0 .net *"_ivl_14", 0 0, L_0x1879430;  1 drivers
v0x164bb00_0 .net *"_ivl_16", 0 0, L_0x18795b0;  1 drivers
v0x1623420_0 .net *"_ivl_18", 0 0, L_0x18796c0;  1 drivers
v0x1623500_0 .net *"_ivl_2", 0 0, L_0x1879000;  1 drivers
v0x16235e0_0 .net *"_ivl_4", 0 0, L_0x1879070;  1 drivers
v0x16236c0_0 .net *"_ivl_6", 0 0, L_0x1879130;  1 drivers
v0x1623830_0 .net *"_ivl_8", 0 0, L_0x18791f0;  1 drivers
v0x1631260_0 .net "ci_bar", 0 0, L_0x1875510;  alias, 1 drivers
v0x1631300_0 .net "f2", 0 0, L_0x1879780;  alias, 1 drivers
v0x16313a0_0 .net "input0_out1", 0 0, L_0x1877850;  alias, 1 drivers
v0x16314d0_0 .net "input0_out2", 0 0, L_0x1877d10;  alias, 1 drivers
v0x1631600_0 .net "input1_out1", 0 0, L_0x1876d00;  alias, 1 drivers
v0x1683900_0 .net "input1_out2", 0 0, L_0x18772e0;  alias, 1 drivers
v0x16839a0_0 .net "input2_out1", 0 0, L_0x1876230;  alias, 1 drivers
v0x1683b50_0 .net "input2_out2", 0 0, L_0x1876630;  alias, 1 drivers
v0x1683bf0_0 .net "m_bar", 0 0, L_0x1877dd0;  alias, 1 drivers
S_0x167ea50 .scope module, "OUT_F3" "out_section_f3" 24 96, 32 1 0, S_0x178e5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input3_out1";
    .port_info 3 /INPUT 1 "input3_out2";
    .port_info 4 /INPUT 1 "input2_out1";
    .port_info 5 /INPUT 1 "input2_out2";
    .port_info 6 /INPUT 1 "input1_out1";
    .port_info 7 /INPUT 1 "input1_out2";
    .port_info 8 /INPUT 1 "input0_out1";
    .port_info 9 /INPUT 1 "input0_out2";
    .port_info 10 /OUTPUT 1 "f3";
L_0x1877e80 .functor XOR 1, L_0x18759d0, L_0x1875d70, C4<0>, C4<0>;
L_0x1877f10 .functor AND 1, L_0x1875510, L_0x1877850, C4<1>, C4<1>;
L_0x16788e0 .functor AND 1, L_0x1877f10, L_0x1876d00, C4<1>, C4<1>;
L_0x18781c0 .functor AND 1, L_0x16788e0, L_0x1876230, C4<1>, C4<1>;
L_0x1878280 .functor AND 1, L_0x18781c0, L_0x1877dd0, C4<1>, C4<1>;
L_0x1878340 .functor AND 1, L_0x1876d00, L_0x1876230, C4<1>, C4<1>;
L_0x1623760 .functor AND 1, L_0x1878340, L_0x1877d10, C4<1>, C4<1>;
L_0x1631570 .functor AND 1, L_0x1623760, L_0x1877dd0, C4<1>, C4<1>;
L_0x1878780 .functor OR 1, L_0x1878280, L_0x1631570, C4<0>, C4<0>;
L_0x1878890 .functor AND 1, L_0x1876230, L_0x18772e0, C4<1>, C4<1>;
L_0x163c300 .functor AND 1, L_0x1878890, L_0x1877dd0, C4<1>, C4<1>;
L_0x1878a60 .functor OR 1, L_0x1878780, L_0x163c300, C4<0>, C4<0>;
L_0x1878be0 .functor AND 1, L_0x1876630, L_0x1877dd0, C4<1>, C4<1>;
L_0x1878c50 .functor OR 1, L_0x1878a60, L_0x1878be0, C4<0>, C4<0>;
L_0x1878b70 .functor NOT 1, L_0x1878c50, C4<0>, C4<0>, C4<0>;
L_0x1878db0 .functor XOR 1, L_0x1877e80, L_0x1878b70, C4<0>, C4<0>;
v0x167ecf0_0 .net *"_ivl_0", 0 0, L_0x1877e80;  1 drivers
v0x167edf0_0 .net *"_ivl_10", 0 0, L_0x1878340;  1 drivers
v0x162c180_0 .net *"_ivl_12", 0 0, L_0x1623760;  1 drivers
v0x162c240_0 .net *"_ivl_14", 0 0, L_0x1631570;  1 drivers
v0x162c320_0 .net *"_ivl_16", 0 0, L_0x1878780;  1 drivers
v0x162c450_0 .net *"_ivl_18", 0 0, L_0x1878890;  1 drivers
v0x162c530_0 .net *"_ivl_2", 0 0, L_0x1877f10;  1 drivers
v0x1647460_0 .net *"_ivl_20", 0 0, L_0x163c300;  1 drivers
v0x1647540_0 .net *"_ivl_22", 0 0, L_0x1878a60;  1 drivers
v0x1647620_0 .net *"_ivl_24", 0 0, L_0x1878be0;  1 drivers
v0x1647700_0 .net *"_ivl_26", 0 0, L_0x1878c50;  1 drivers
v0x16477e0_0 .net *"_ivl_28", 0 0, L_0x1878b70;  1 drivers
v0x16785a0_0 .net *"_ivl_4", 0 0, L_0x16788e0;  1 drivers
v0x1678680_0 .net *"_ivl_6", 0 0, L_0x18781c0;  1 drivers
v0x1678760_0 .net *"_ivl_8", 0 0, L_0x1878280;  1 drivers
v0x1678840_0 .net "ci_bar", 0 0, L_0x1875510;  alias, 1 drivers
v0x1678970_0 .net "f3", 0 0, L_0x1878db0;  alias, 1 drivers
v0x16768f0_0 .net "input0_out1", 0 0, L_0x1877850;  alias, 1 drivers
v0x1676990_0 .net "input0_out2", 0 0, L_0x1877d10;  alias, 1 drivers
v0x1676a30_0 .net "input1_out1", 0 0, L_0x1876d00;  alias, 1 drivers
v0x1676ad0_0 .net "input1_out2", 0 0, L_0x18772e0;  alias, 1 drivers
v0x1676c00_0 .net "input2_out1", 0 0, L_0x1876230;  alias, 1 drivers
v0x1674240_0 .net "input2_out2", 0 0, L_0x1876630;  alias, 1 drivers
v0x16742e0_0 .net "input3_out1", 0 0, L_0x18759d0;  alias, 1 drivers
v0x1674380_0 .net "input3_out2", 0 0, L_0x1875d70;  alias, 1 drivers
v0x1674420_0 .net "m_bar", 0 0, L_0x1877dd0;  alias, 1 drivers
S_0x165e8f0 .scope module, "U2" "ta181_bar" 21 48, 23 8 0, S_0x179f220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A3_BAR";
    .port_info 1 /INPUT 1 "A2_BAR";
    .port_info 2 /INPUT 1 "A1_BAR";
    .port_info 3 /INPUT 1 "A0_BAR";
    .port_info 4 /INPUT 1 "B3_BAR";
    .port_info 5 /INPUT 1 "B2_BAR";
    .port_info 6 /INPUT 1 "B1_BAR";
    .port_info 7 /INPUT 1 "B0_BAR";
    .port_info 8 /INPUT 1 "S3";
    .port_info 9 /INPUT 1 "S2";
    .port_info 10 /INPUT 1 "S1";
    .port_info 11 /INPUT 1 "S0";
    .port_info 12 /INPUT 1 "M";
    .port_info 13 /INPUT 1 "CI";
    .port_info 14 /OUTPUT 1 "F3_BAR";
    .port_info 15 /OUTPUT 1 "F2_BAR";
    .port_info 16 /OUTPUT 1 "F1_BAR";
    .port_info 17 /OUTPUT 1 "F0_BAR";
    .port_info 18 /OUTPUT 1 "CO";
    .port_info 19 /OUTPUT 1 "AEQB";
    .port_info 20 /OUTPUT 1 "P_BAR";
    .port_info 21 /OUTPUT 1 "G_BAR";
L_0x187c000 .functor NOT 1, L_0x1881c30, C4<0>, C4<0>, C4<0>;
L_0x187c090 .functor NOT 1, L_0x1875410, C4<0>, C4<0>, C4<0>;
v0x165ecf0_0 .net "A0_BAR", 0 0, L_0x18822e0;  1 drivers
v0x18318f0_0 .net "A1_BAR", 0 0, L_0x1882240;  1 drivers
v0x18319b0_0 .net "A2_BAR", 0 0, L_0x18821a0;  1 drivers
v0x1831a50_0 .net "A3_BAR", 0 0, L_0x1881ff0;  1 drivers
v0x1831af0_0 .net "AEQB", 0 0, L_0x16744c0;  alias, 1 drivers
v0x1831b90_0 .net "B0_BAR", 0 0, L_0x1882530;  1 drivers
v0x1831c30_0 .net "B1_BAR", 0 0, L_0x1882670;  1 drivers
v0x1831d20_0 .net "B2_BAR", 0 0, L_0x18825d0;  1 drivers
v0x1831e10_0 .net "B3_BAR", 0 0, L_0x1882380;  1 drivers
v0x1831f40_0 .net "CI", 0 0, L_0x1875410;  alias, 1 drivers
v0x1831fe0_0 .net "CI_BAR", 0 0, L_0x187c090;  1 drivers
v0x1832080_0 .net "CO", 0 0, L_0x187c000;  alias, 1 drivers
v0x1832120_0 .net "CO_BAR", 0 0, L_0x1881c30;  1 drivers
v0x1832210_0 .net "F0_BAR", 0 0, L_0x1880f60;  1 drivers
v0x18322b0_0 .net "F1_BAR", 0 0, L_0x1880b20;  1 drivers
v0x1832350_0 .net "F2_BAR", 0 0, L_0x18805f0;  1 drivers
v0x18323f0_0 .net "F3_BAR", 0 0, L_0x187fc20;  1 drivers
v0x18325a0_0 .net "G_BAR", 0 0, L_0x1881860;  alias, 1 drivers
v0x1832640_0 .net "M", 0 0, L_0x1882ba0;  1 drivers
v0x1832730_0 .net "P_BAR", 0 0, L_0x186a7d0;  alias, 1 drivers
v0x1832820_0 .net "S0", 0 0, L_0x1882970;  1 drivers
v0x18328c0_0 .net "S1", 0 0, L_0x1882a30;  1 drivers
v0x1832960_0 .net "S2", 0 0, L_0x1882710;  1 drivers
v0x1832a00_0 .net "S3", 0 0, L_0x18827c0;  1 drivers
S_0x1648310 .scope module, "U1" "jeff_74x181" 23 31, 24 15 0, S_0x165e8f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a0";
    .port_info 1 /INPUT 1 "a1";
    .port_info 2 /INPUT 1 "a2";
    .port_info 3 /INPUT 1 "a3";
    .port_info 4 /INPUT 1 "b0";
    .port_info 5 /INPUT 1 "b1";
    .port_info 6 /INPUT 1 "b2";
    .port_info 7 /INPUT 1 "b3";
    .port_info 8 /INPUT 1 "s0";
    .port_info 9 /INPUT 1 "s1";
    .port_info 10 /INPUT 1 "s2";
    .port_info 11 /INPUT 1 "s3";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "ci_bar";
    .port_info 14 /OUTPUT 1 "f0";
    .port_info 15 /OUTPUT 1 "f1";
    .port_info 16 /OUTPUT 1 "f2";
    .port_info 17 /OUTPUT 1 "f3";
    .port_info 18 /OUTPUT 1 "co_bar";
    .port_info 19 /OUTPUT 1 "aeqb";
    .port_info 20 /OUTPUT 1 "x";
    .port_info 21 /OUTPUT 1 "y";
v0x182fe00_0 .net "a0", 0 0, L_0x18822e0;  alias, 1 drivers
v0x182fec0_0 .net "a1", 0 0, L_0x1882240;  alias, 1 drivers
v0x182ff60_0 .net "a2", 0 0, L_0x18821a0;  alias, 1 drivers
v0x1830000_0 .net "a3", 0 0, L_0x1881ff0;  alias, 1 drivers
v0x18300a0_0 .net "aeqb", 0 0, L_0x16744c0;  alias, 1 drivers
v0x1830140_0 .net "b0", 0 0, L_0x1882530;  alias, 1 drivers
v0x18301e0_0 .net "b1", 0 0, L_0x1882670;  alias, 1 drivers
v0x1830280_0 .net "b2", 0 0, L_0x18825d0;  alias, 1 drivers
v0x1830320_0 .net "b3", 0 0, L_0x1882380;  alias, 1 drivers
v0x1830480_0 .net "ci_bar", 0 0, L_0x187c090;  alias, 1 drivers
v0x1830520_0 .net "co_bar", 0 0, L_0x1881c30;  alias, 1 drivers
v0x18305f0_0 .net "f0", 0 0, L_0x1880f60;  alias, 1 drivers
v0x1830690_0 .net "f1", 0 0, L_0x1880b20;  alias, 1 drivers
v0x1830730_0 .net "f2", 0 0, L_0x18805f0;  alias, 1 drivers
v0x1830820_0 .net "f3", 0 0, L_0x187fc20;  alias, 1 drivers
v0x1830910_0 .net "input0_out1", 0 0, L_0x187e700;  1 drivers
v0x18309b0_0 .net "input0_out2", 0 0, L_0x187eba0;  1 drivers
v0x1830b60_0 .net "input1_out1", 0 0, L_0x187dbb0;  1 drivers
v0x1830c00_0 .net "input1_out2", 0 0, L_0x187e190;  1 drivers
v0x1830ca0_0 .net "input2_out1", 0 0, L_0x187d040;  1 drivers
v0x1830d40_0 .net "input2_out2", 0 0, L_0x187d4e0;  1 drivers
v0x1830e70_0 .net "input3_out1", 0 0, L_0x187c570;  1 drivers
v0x1830f10_0 .net "input3_out2", 0 0, L_0x187ca50;  1 drivers
v0x1830fb0_0 .net "m", 0 0, L_0x1882ba0;  alias, 1 drivers
v0x1831050_0 .net "m_bar", 0 0, L_0x187ec60;  1 drivers
v0x18310f0_0 .net "s0", 0 0, L_0x1882970;  alias, 1 drivers
v0x1831220_0 .net "s1", 0 0, L_0x1882a30;  alias, 1 drivers
v0x1831350_0 .net "s2", 0 0, L_0x1882710;  alias, 1 drivers
v0x1831480_0 .net "s3", 0 0, L_0x18827c0;  alias, 1 drivers
v0x18315b0_0 .net "x", 0 0, L_0x186a7d0;  alias, 1 drivers
v0x1831650_0 .net "y", 0 0, L_0x1881860;  alias, 1 drivers
S_0x163af00 .scope module, "AEQB" "aeqb" 24 155, 25 1 0, S_0x1648310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "f3";
    .port_info 1 /INPUT 1 "f2";
    .port_info 2 /INPUT 1 "f1";
    .port_info 3 /INPUT 1 "f0";
    .port_info 4 /OUTPUT 1 "aeqb";
L_0x1848850 .functor AND 1, L_0x187fc20, L_0x18805f0, C4<1>, C4<1>;
L_0x1840d80 .functor AND 1, L_0x1848850, L_0x1880b20, C4<1>, C4<1>;
L_0x16744c0 .functor AND 1, L_0x1840d80, L_0x1880f60, C4<1>, C4<1>;
v0x163b100_0 .net *"_ivl_0", 0 0, L_0x1848850;  1 drivers
v0x163b200_0 .net *"_ivl_2", 0 0, L_0x1840d80;  1 drivers
v0x163b2e0_0 .net "aeqb", 0 0, L_0x16744c0;  alias, 1 drivers
v0x1648710_0 .net "f0", 0 0, L_0x1880f60;  alias, 1 drivers
v0x1680680_0 .net "f1", 0 0, L_0x1880b20;  alias, 1 drivers
v0x1680770_0 .net "f2", 0 0, L_0x18805f0;  alias, 1 drivers
v0x1680810_0 .net "f3", 0 0, L_0x187fc20;  alias, 1 drivers
S_0x1680970 .scope module, "GPC" "g_p_carry_section" 24 140, 26 1 0, S_0x1648310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "input3_out1";
    .port_info 1 /INPUT 1 "input3_out2";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /INPUT 1 "ci_bar";
    .port_info 9 /OUTPUT 1 "co_bar";
    .port_info 10 /OUTPUT 1 "x";
    .port_info 11 /OUTPUT 1 "y";
L_0x1881060 .functor AND 1, L_0x187c570, L_0x187d4e0, C4<1>, C4<1>;
L_0x1830de0 .functor OR 1, L_0x187ca50, L_0x1881060, C4<0>, C4<0>;
L_0x1881230 .functor AND 1, L_0x187c570, L_0x187d040, C4<1>, C4<1>;
L_0x18812a0 .functor AND 1, L_0x1881230, L_0x187e190, C4<1>, C4<1>;
L_0x1881360 .functor OR 1, L_0x1830de0, L_0x18812a0, C4<0>, C4<0>;
L_0x1881470 .functor AND 1, L_0x187c570, L_0x187d040, C4<1>, C4<1>;
L_0x187c5e0 .functor AND 1, L_0x1881470, L_0x187dbb0, C4<1>, C4<1>;
L_0x1881640 .functor AND 1, L_0x187c5e0, L_0x187eba0, C4<1>, C4<1>;
L_0x1881750 .functor OR 1, L_0x1881360, L_0x1881640, C4<0>, C4<0>;
L_0x1881860 .functor NOT 1, L_0x1881750, C4<0>, C4<0>, C4<0>;
L_0x1881960 .functor NOT 1, L_0x1881860, C4<0>, C4<0>, C4<0>;
L_0x18819d0 .functor AND 1, L_0x187c570, L_0x187d040, C4<1>, C4<1>;
L_0x1881ab0 .functor AND 1, L_0x18819d0, L_0x187dbb0, C4<1>, C4<1>;
L_0x1881b20 .functor AND 1, L_0x1881ab0, L_0x187e700, C4<1>, C4<1>;
L_0x1881a40 .functor AND 1, L_0x1881b20, L_0x187c090, C4<1>, C4<1>;
L_0x1881c30 .functor OR 1, L_0x1881960, L_0x1881a40, C4<0>, C4<0>;
L_0x1881e10 .functor AND 1, L_0x187c570, L_0x187d040, C4<1>, C4<1>;
L_0x1881e80 .functor AND 1, L_0x1881e10, L_0x187dbb0, C4<1>, C4<1>;
L_0x1881d80 .functor AND 1, L_0x1881e80, L_0x187e700, C4<1>, C4<1>;
L_0x186a7d0 .functor NOT 1, L_0x1881d80, C4<0>, C4<0>, C4<0>;
v0x1657580_0 .net *"_ivl_0", 0 0, L_0x1881060;  1 drivers
v0x1657660_0 .net *"_ivl_10", 0 0, L_0x1881470;  1 drivers
v0x1657740_0 .net *"_ivl_12", 0 0, L_0x187c5e0;  1 drivers
v0x1657800_0 .net *"_ivl_14", 0 0, L_0x1881640;  1 drivers
v0x1824c80_0 .net *"_ivl_16", 0 0, L_0x1881750;  1 drivers
v0x1824d20_0 .net *"_ivl_2", 0 0, L_0x1830de0;  1 drivers
v0x1824dc0_0 .net *"_ivl_20", 0 0, L_0x1881960;  1 drivers
v0x1824e60_0 .net *"_ivl_22", 0 0, L_0x18819d0;  1 drivers
v0x1824f00_0 .net *"_ivl_24", 0 0, L_0x1881ab0;  1 drivers
v0x1824fa0_0 .net *"_ivl_26", 0 0, L_0x1881b20;  1 drivers
v0x1825040_0 .net *"_ivl_28", 0 0, L_0x1881a40;  1 drivers
v0x18250e0_0 .net *"_ivl_32", 0 0, L_0x1881e10;  1 drivers
v0x1825180_0 .net *"_ivl_34", 0 0, L_0x1881e80;  1 drivers
v0x1825220_0 .net *"_ivl_36", 0 0, L_0x1881d80;  1 drivers
v0x18252c0_0 .net *"_ivl_4", 0 0, L_0x1881230;  1 drivers
v0x1825360_0 .net *"_ivl_6", 0 0, L_0x18812a0;  1 drivers
v0x1825440_0 .net *"_ivl_8", 0 0, L_0x1881360;  1 drivers
v0x18255f0_0 .net "ci_bar", 0 0, L_0x187c090;  alias, 1 drivers
v0x1825690_0 .net "co_bar", 0 0, L_0x1881c30;  alias, 1 drivers
v0x1825730_0 .net "input0_out1", 0 0, L_0x187e700;  alias, 1 drivers
v0x18257f0_0 .net "input0_out2", 0 0, L_0x187eba0;  alias, 1 drivers
v0x18258b0_0 .net "input1_out1", 0 0, L_0x187dbb0;  alias, 1 drivers
v0x1825970_0 .net "input1_out2", 0 0, L_0x187e190;  alias, 1 drivers
v0x1825a30_0 .net "input2_out1", 0 0, L_0x187d040;  alias, 1 drivers
v0x1825af0_0 .net "input2_out2", 0 0, L_0x187d4e0;  alias, 1 drivers
v0x1825bb0_0 .net "input3_out1", 0 0, L_0x187c570;  alias, 1 drivers
v0x1825c70_0 .net "input3_out2", 0 0, L_0x187ca50;  alias, 1 drivers
v0x1825d30_0 .net "x", 0 0, L_0x186a7d0;  alias, 1 drivers
v0x1825df0_0 .net "y", 0 0, L_0x1881860;  alias, 1 drivers
S_0x18260a0 .scope module, "INPUT0" "input_section" 24 80, 27 1 0, S_0x1648310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x187e250 .functor AND 1, L_0x1882530, L_0x18827c0, C4<1>, C4<1>;
L_0x187e2c0 .functor AND 1, L_0x187e250, L_0x18822e0, C4<1>, C4<1>;
L_0x187e380 .functor AND 1, L_0x18822e0, L_0x1882710, C4<1>, C4<1>;
L_0x187e480 .functor NOT 1, L_0x1882530, C4<0>, C4<0>, C4<0>;
L_0x187e580 .functor AND 1, L_0x187e380, L_0x187e480, C4<1>, C4<1>;
L_0x187e5f0 .functor OR 1, L_0x187e2c0, L_0x187e580, C4<0>, C4<0>;
L_0x187e700 .functor NOT 1, L_0x187e5f0, C4<0>, C4<0>, C4<0>;
L_0x187e7c0 .functor NOT 1, L_0x1882530, C4<0>, C4<0>, C4<0>;
L_0x187e880 .functor AND 1, L_0x187e7c0, L_0x1882a30, C4<1>, C4<1>;
L_0x187e940 .functor AND 1, L_0x1882970, L_0x1882530, C4<1>, C4<1>;
L_0x187e9b0 .functor OR 1, L_0x187e880, L_0x187e940, C4<0>, C4<0>;
L_0x187ea70 .functor OR 1, L_0x187e9b0, L_0x18822e0, C4<0>, C4<0>;
L_0x187eba0 .functor NOT 1, L_0x187ea70, C4<0>, C4<0>, C4<0>;
v0x1826350_0 .net *"_ivl_0", 0 0, L_0x187e250;  1 drivers
v0x1826430_0 .net *"_ivl_10", 0 0, L_0x187e5f0;  1 drivers
v0x1826510_0 .net *"_ivl_14", 0 0, L_0x187e7c0;  1 drivers
v0x18265d0_0 .net *"_ivl_16", 0 0, L_0x187e880;  1 drivers
v0x18266b0_0 .net *"_ivl_18", 0 0, L_0x187e940;  1 drivers
v0x18267e0_0 .net *"_ivl_2", 0 0, L_0x187e2c0;  1 drivers
v0x18268c0_0 .net *"_ivl_20", 0 0, L_0x187e9b0;  1 drivers
v0x18269a0_0 .net *"_ivl_22", 0 0, L_0x187ea70;  1 drivers
v0x1826a80_0 .net *"_ivl_4", 0 0, L_0x187e380;  1 drivers
v0x1826bf0_0 .net *"_ivl_6", 0 0, L_0x187e480;  1 drivers
v0x1826cd0_0 .net *"_ivl_8", 0 0, L_0x187e580;  1 drivers
v0x1826db0_0 .net "a", 0 0, L_0x18822e0;  alias, 1 drivers
v0x1826e70_0 .net "b", 0 0, L_0x1882530;  alias, 1 drivers
v0x1826f30_0 .net "out1", 0 0, L_0x187e700;  alias, 1 drivers
v0x1826fd0_0 .net "out2", 0 0, L_0x187eba0;  alias, 1 drivers
v0x1827070_0 .net "s0", 0 0, L_0x1882970;  alias, 1 drivers
v0x1827110_0 .net "s1", 0 0, L_0x1882a30;  alias, 1 drivers
v0x18272c0_0 .net "s2", 0 0, L_0x1882710;  alias, 1 drivers
v0x1827360_0 .net "s3", 0 0, L_0x18827c0;  alias, 1 drivers
S_0x18274c0 .scope module, "INPUT1" "input_section" 24 69, 27 1 0, S_0x1648310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x187d5a0 .functor AND 1, L_0x1882670, L_0x18827c0, C4<1>, C4<1>;
L_0x1831520 .functor AND 1, L_0x187d5a0, L_0x1882240, C4<1>, C4<1>;
L_0x187d790 .functor AND 1, L_0x1882240, L_0x1882710, C4<1>, C4<1>;
L_0x18313f0 .functor NOT 1, L_0x1882670, C4<0>, C4<0>, C4<0>;
L_0x187da30 .functor AND 1, L_0x187d790, L_0x18313f0, C4<1>, C4<1>;
L_0x187daa0 .functor OR 1, L_0x1831520, L_0x187da30, C4<0>, C4<0>;
L_0x187dbb0 .functor NOT 1, L_0x187daa0, C4<0>, C4<0>, C4<0>;
L_0x187dc70 .functor NOT 1, L_0x1882670, C4<0>, C4<0>, C4<0>;
L_0x187dd30 .functor AND 1, L_0x187dc70, L_0x1882a30, C4<1>, C4<1>;
L_0x18312c0 .functor AND 1, L_0x1882970, L_0x1882670, C4<1>, C4<1>;
L_0x1831190 .functor OR 1, L_0x187dd30, L_0x18312c0, C4<0>, C4<0>;
L_0x187e060 .functor OR 1, L_0x1831190, L_0x1882240, C4<0>, C4<0>;
L_0x187e190 .functor NOT 1, L_0x187e060, C4<0>, C4<0>, C4<0>;
v0x1827770_0 .net *"_ivl_0", 0 0, L_0x187d5a0;  1 drivers
v0x1827870_0 .net *"_ivl_10", 0 0, L_0x187daa0;  1 drivers
v0x1827950_0 .net *"_ivl_14", 0 0, L_0x187dc70;  1 drivers
v0x1827a10_0 .net *"_ivl_16", 0 0, L_0x187dd30;  1 drivers
v0x1827af0_0 .net *"_ivl_18", 0 0, L_0x18312c0;  1 drivers
v0x1827c20_0 .net *"_ivl_2", 0 0, L_0x1831520;  1 drivers
v0x1827d00_0 .net *"_ivl_20", 0 0, L_0x1831190;  1 drivers
v0x1827de0_0 .net *"_ivl_22", 0 0, L_0x187e060;  1 drivers
v0x1827ec0_0 .net *"_ivl_4", 0 0, L_0x187d790;  1 drivers
v0x1828030_0 .net *"_ivl_6", 0 0, L_0x18313f0;  1 drivers
v0x1828110_0 .net *"_ivl_8", 0 0, L_0x187da30;  1 drivers
v0x18281f0_0 .net "a", 0 0, L_0x1882240;  alias, 1 drivers
v0x18282b0_0 .net "b", 0 0, L_0x1882670;  alias, 1 drivers
v0x1828370_0 .net "out1", 0 0, L_0x187dbb0;  alias, 1 drivers
v0x1828410_0 .net "out2", 0 0, L_0x187e190;  alias, 1 drivers
v0x18284b0_0 .net "s0", 0 0, L_0x1882970;  alias, 1 drivers
v0x1828550_0 .net "s1", 0 0, L_0x1882a30;  alias, 1 drivers
v0x1828700_0 .net "s2", 0 0, L_0x1882710;  alias, 1 drivers
v0x18287a0_0 .net "s3", 0 0, L_0x18827c0;  alias, 1 drivers
S_0x1828840 .scope module, "INPUT2" "input_section" 24 58, 27 1 0, S_0x1648310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x187cb50 .functor AND 1, L_0x18825d0, L_0x18827c0, C4<1>, C4<1>;
L_0x187cbe0 .functor AND 1, L_0x187cb50, L_0x18821a0, C4<1>, C4<1>;
L_0x187ccc0 .functor AND 1, L_0x18821a0, L_0x1882710, C4<1>, C4<1>;
L_0x187cdc0 .functor NOT 1, L_0x18825d0, C4<0>, C4<0>, C4<0>;
L_0x187cec0 .functor AND 1, L_0x187ccc0, L_0x187cdc0, C4<1>, C4<1>;
L_0x187cf30 .functor OR 1, L_0x187cbe0, L_0x187cec0, C4<0>, C4<0>;
L_0x187d040 .functor NOT 1, L_0x187cf30, C4<0>, C4<0>, C4<0>;
L_0x187d100 .functor NOT 1, L_0x18825d0, C4<0>, C4<0>, C4<0>;
L_0x187d1c0 .functor AND 1, L_0x187d100, L_0x1882a30, C4<1>, C4<1>;
L_0x187d280 .functor AND 1, L_0x1882970, L_0x18825d0, C4<1>, C4<1>;
L_0x187d2f0 .functor OR 1, L_0x187d1c0, L_0x187d280, C4<0>, C4<0>;
L_0x187d3b0 .functor OR 1, L_0x187d2f0, L_0x18821a0, C4<0>, C4<0>;
L_0x187d4e0 .functor NOT 1, L_0x187d3b0, C4<0>, C4<0>, C4<0>;
v0x1828af0_0 .net *"_ivl_0", 0 0, L_0x187cb50;  1 drivers
v0x1828bf0_0 .net *"_ivl_10", 0 0, L_0x187cf30;  1 drivers
v0x1828cd0_0 .net *"_ivl_14", 0 0, L_0x187d100;  1 drivers
v0x1828d90_0 .net *"_ivl_16", 0 0, L_0x187d1c0;  1 drivers
v0x1828e70_0 .net *"_ivl_18", 0 0, L_0x187d280;  1 drivers
v0x1828fa0_0 .net *"_ivl_2", 0 0, L_0x187cbe0;  1 drivers
v0x1829080_0 .net *"_ivl_20", 0 0, L_0x187d2f0;  1 drivers
v0x1829160_0 .net *"_ivl_22", 0 0, L_0x187d3b0;  1 drivers
v0x1829240_0 .net *"_ivl_4", 0 0, L_0x187ccc0;  1 drivers
v0x18293b0_0 .net *"_ivl_6", 0 0, L_0x187cdc0;  1 drivers
v0x1829490_0 .net *"_ivl_8", 0 0, L_0x187cec0;  1 drivers
v0x1829570_0 .net "a", 0 0, L_0x18821a0;  alias, 1 drivers
v0x1829630_0 .net "b", 0 0, L_0x18825d0;  alias, 1 drivers
v0x18296f0_0 .net "out1", 0 0, L_0x187d040;  alias, 1 drivers
v0x1829790_0 .net "out2", 0 0, L_0x187d4e0;  alias, 1 drivers
v0x1829830_0 .net "s0", 0 0, L_0x1882970;  alias, 1 drivers
v0x18298d0_0 .net "s1", 0 0, L_0x1882a30;  alias, 1 drivers
v0x1829a80_0 .net "s2", 0 0, L_0x1882710;  alias, 1 drivers
v0x1829b70_0 .net "s3", 0 0, L_0x18827c0;  alias, 1 drivers
S_0x1829d30 .scope module, "INPUT3" "input_section" 24 47, 27 1 0, S_0x1648310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x187c120 .functor AND 1, L_0x1882380, L_0x18827c0, C4<1>, C4<1>;
L_0x187c1b0 .functor AND 1, L_0x187c120, L_0x1881ff0, C4<1>, C4<1>;
L_0x187c240 .functor AND 1, L_0x1881ff0, L_0x1882710, C4<1>, C4<1>;
L_0x187c340 .functor NOT 1, L_0x1882380, C4<0>, C4<0>, C4<0>;
L_0x187c440 .functor AND 1, L_0x187c240, L_0x187c340, C4<1>, C4<1>;
L_0x187c4b0 .functor OR 1, L_0x187c1b0, L_0x187c440, C4<0>, C4<0>;
L_0x187c570 .functor NOT 1, L_0x187c4b0, C4<0>, C4<0>, C4<0>;
L_0x187c670 .functor NOT 1, L_0x1882380, C4<0>, C4<0>, C4<0>;
L_0x187c730 .functor AND 1, L_0x187c670, L_0x1882a30, C4<1>, C4<1>;
L_0x187c7f0 .functor AND 1, L_0x1882970, L_0x1882380, C4<1>, C4<1>;
L_0x187c860 .functor OR 1, L_0x187c730, L_0x187c7f0, C4<0>, C4<0>;
L_0x187c920 .functor OR 1, L_0x187c860, L_0x1881ff0, C4<0>, C4<0>;
L_0x187ca50 .functor NOT 1, L_0x187c920, C4<0>, C4<0>, C4<0>;
v0x1829fe0_0 .net *"_ivl_0", 0 0, L_0x187c120;  1 drivers
v0x182a0e0_0 .net *"_ivl_10", 0 0, L_0x187c4b0;  1 drivers
v0x182a1c0_0 .net *"_ivl_14", 0 0, L_0x187c670;  1 drivers
v0x182a280_0 .net *"_ivl_16", 0 0, L_0x187c730;  1 drivers
v0x182a360_0 .net *"_ivl_18", 0 0, L_0x187c7f0;  1 drivers
v0x182a490_0 .net *"_ivl_2", 0 0, L_0x187c1b0;  1 drivers
v0x182a570_0 .net *"_ivl_20", 0 0, L_0x187c860;  1 drivers
v0x182a650_0 .net *"_ivl_22", 0 0, L_0x187c920;  1 drivers
v0x182a730_0 .net *"_ivl_4", 0 0, L_0x187c240;  1 drivers
v0x182a8a0_0 .net *"_ivl_6", 0 0, L_0x187c340;  1 drivers
v0x182a980_0 .net *"_ivl_8", 0 0, L_0x187c440;  1 drivers
v0x182aa60_0 .net "a", 0 0, L_0x1881ff0;  alias, 1 drivers
v0x182ab20_0 .net "b", 0 0, L_0x1882380;  alias, 1 drivers
v0x182abe0_0 .net "out1", 0 0, L_0x187c570;  alias, 1 drivers
v0x182ac80_0 .net "out2", 0 0, L_0x187ca50;  alias, 1 drivers
v0x182ad20_0 .net "s0", 0 0, L_0x1882970;  alias, 1 drivers
v0x182adc0_0 .net "s1", 0 0, L_0x1882a30;  alias, 1 drivers
v0x182af70_0 .net "s2", 0 0, L_0x1882710;  alias, 1 drivers
v0x182b010_0 .net "s3", 0 0, L_0x18827c0;  alias, 1 drivers
S_0x182b0f0 .scope module, "M_BAR" "invert_m" 24 91, 28 1 0, S_0x1648310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x187ec60 .functor NOT 1, L_0x1882ba0, C4<0>, C4<0>, C4<0>;
v0x182b2a0_0 .net "a", 0 0, L_0x1882ba0;  alias, 1 drivers
v0x182b380_0 .net "y", 0 0, L_0x187ec60;  alias, 1 drivers
S_0x182b4a0 .scope module, "OUT_F0" "out_section_f0" 24 132, 29 1 0, S_0x1648310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input0_out1";
    .port_info 3 /INPUT 1 "input0_out2";
    .port_info 4 /OUTPUT 1 "f0";
L_0x1880c70 .functor XOR 1, L_0x187e700, L_0x187eba0, C4<0>, C4<0>;
L_0x1880ce0 .functor AND 1, L_0x187c090, L_0x187ec60, C4<1>, C4<1>;
L_0x187f4e0 .functor NOT 1, L_0x1880ce0, C4<0>, C4<0>, C4<0>;
L_0x1880f60 .functor XOR 1, L_0x1880c70, L_0x187f4e0, C4<0>, C4<0>;
v0x182b700_0 .net *"_ivl_0", 0 0, L_0x1880c70;  1 drivers
v0x182b7e0_0 .net *"_ivl_2", 0 0, L_0x1880ce0;  1 drivers
v0x182b8c0_0 .net *"_ivl_4", 0 0, L_0x187f4e0;  1 drivers
v0x182b980_0 .net "ci_bar", 0 0, L_0x187c090;  alias, 1 drivers
v0x182ba50_0 .net "f0", 0 0, L_0x1880f60;  alias, 1 drivers
v0x182bb40_0 .net "input0_out1", 0 0, L_0x187e700;  alias, 1 drivers
v0x182bc30_0 .net "input0_out2", 0 0, L_0x187eba0;  alias, 1 drivers
v0x182bd20_0 .net "m_bar", 0 0, L_0x187ec60;  alias, 1 drivers
S_0x182be00 .scope module, "OUT_F1" "out_section_f1" 24 122, 30 1 0, S_0x1648310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input1_out1";
    .port_info 3 /INPUT 1 "input1_out2";
    .port_info 4 /INPUT 1 "input0_out1";
    .port_info 5 /INPUT 1 "input0_out2";
    .port_info 6 /OUTPUT 1 "f1";
L_0x1880740 .functor XOR 1, L_0x187dbb0, L_0x187e190, C4<0>, C4<0>;
L_0x18807b0 .functor AND 1, L_0x187c090, L_0x187e700, C4<1>, C4<1>;
L_0x1880820 .functor AND 1, L_0x18807b0, L_0x187ec60, C4<1>, C4<1>;
L_0x18808e0 .functor AND 1, L_0x187eba0, L_0x187ec60, C4<1>, C4<1>;
L_0x1880950 .functor OR 1, L_0x1880820, L_0x18808e0, C4<0>, C4<0>;
L_0x1880a60 .functor NOT 1, L_0x1880950, C4<0>, C4<0>, C4<0>;
L_0x1880b20 .functor XOR 1, L_0x1880740, L_0x1880a60, C4<0>, C4<0>;
v0x182c160_0 .net *"_ivl_0", 0 0, L_0x1880740;  1 drivers
v0x182c260_0 .net *"_ivl_10", 0 0, L_0x1880a60;  1 drivers
v0x182c340_0 .net *"_ivl_2", 0 0, L_0x18807b0;  1 drivers
v0x182c400_0 .net *"_ivl_4", 0 0, L_0x1880820;  1 drivers
v0x182c4e0_0 .net *"_ivl_6", 0 0, L_0x18808e0;  1 drivers
v0x182c5c0_0 .net *"_ivl_8", 0 0, L_0x1880950;  1 drivers
v0x182c6a0_0 .net "ci_bar", 0 0, L_0x187c090;  alias, 1 drivers
v0x182c790_0 .net "f1", 0 0, L_0x1880b20;  alias, 1 drivers
v0x182c830_0 .net "input0_out1", 0 0, L_0x187e700;  alias, 1 drivers
v0x182c960_0 .net "input0_out2", 0 0, L_0x187eba0;  alias, 1 drivers
v0x182ca00_0 .net "input1_out1", 0 0, L_0x187dbb0;  alias, 1 drivers
v0x182caa0_0 .net "input1_out2", 0 0, L_0x187e190;  alias, 1 drivers
v0x182cb90_0 .net "m_bar", 0 0, L_0x187ec60;  alias, 1 drivers
S_0x182cd80 .scope module, "OUT_F2" "out_section_f2" 24 110, 31 1 0, S_0x1648310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /OUTPUT 1 "f2";
L_0x187fe00 .functor XOR 1, L_0x187d040, L_0x187d4e0, C4<0>, C4<0>;
L_0x187fe70 .functor AND 1, L_0x187c090, L_0x187e700, C4<1>, C4<1>;
L_0x187fee0 .functor AND 1, L_0x187fe70, L_0x187dbb0, C4<1>, C4<1>;
L_0x187ffa0 .functor AND 1, L_0x187fee0, L_0x187ec60, C4<1>, C4<1>;
L_0x1880060 .functor AND 1, L_0x187dbb0, L_0x187eba0, C4<1>, C4<1>;
L_0x18800d0 .functor AND 1, L_0x1880060, L_0x187ec60, C4<1>, C4<1>;
L_0x1880190 .functor OR 1, L_0x187ffa0, L_0x18800d0, C4<0>, C4<0>;
L_0x18802a0 .functor AND 1, L_0x187e190, L_0x187ec60, C4<1>, C4<1>;
L_0x1880420 .functor OR 1, L_0x1880190, L_0x18802a0, C4<0>, C4<0>;
L_0x1880530 .functor NOT 1, L_0x1880420, C4<0>, C4<0>, C4<0>;
L_0x18805f0 .functor XOR 1, L_0x187fe00, L_0x1880530, C4<0>, C4<0>;
v0x182d090_0 .net *"_ivl_0", 0 0, L_0x187fe00;  1 drivers
v0x182d190_0 .net *"_ivl_10", 0 0, L_0x18800d0;  1 drivers
v0x182d270_0 .net *"_ivl_12", 0 0, L_0x1880190;  1 drivers
v0x182d330_0 .net *"_ivl_14", 0 0, L_0x18802a0;  1 drivers
v0x182d410_0 .net *"_ivl_16", 0 0, L_0x1880420;  1 drivers
v0x182d540_0 .net *"_ivl_18", 0 0, L_0x1880530;  1 drivers
v0x182d620_0 .net *"_ivl_2", 0 0, L_0x187fe70;  1 drivers
v0x182d700_0 .net *"_ivl_4", 0 0, L_0x187fee0;  1 drivers
v0x182d7e0_0 .net *"_ivl_6", 0 0, L_0x187ffa0;  1 drivers
v0x182d950_0 .net *"_ivl_8", 0 0, L_0x1880060;  1 drivers
v0x182da30_0 .net "ci_bar", 0 0, L_0x187c090;  alias, 1 drivers
v0x182dad0_0 .net "f2", 0 0, L_0x18805f0;  alias, 1 drivers
v0x182db70_0 .net "input0_out1", 0 0, L_0x187e700;  alias, 1 drivers
v0x182dca0_0 .net "input0_out2", 0 0, L_0x187eba0;  alias, 1 drivers
v0x182ddd0_0 .net "input1_out1", 0 0, L_0x187dbb0;  alias, 1 drivers
v0x182de70_0 .net "input1_out2", 0 0, L_0x187e190;  alias, 1 drivers
v0x182df10_0 .net "input2_out1", 0 0, L_0x187d040;  alias, 1 drivers
v0x182e0c0_0 .net "input2_out2", 0 0, L_0x187d4e0;  alias, 1 drivers
v0x182e160_0 .net "m_bar", 0 0, L_0x187ec60;  alias, 1 drivers
S_0x182e280 .scope module, "OUT_F3" "out_section_f3" 24 96, 32 1 0, S_0x1648310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input3_out1";
    .port_info 3 /INPUT 1 "input3_out2";
    .port_info 4 /INPUT 1 "input2_out1";
    .port_info 5 /INPUT 1 "input2_out2";
    .port_info 6 /INPUT 1 "input1_out1";
    .port_info 7 /INPUT 1 "input1_out2";
    .port_info 8 /INPUT 1 "input0_out1";
    .port_info 9 /INPUT 1 "input0_out2";
    .port_info 10 /OUTPUT 1 "f3";
L_0x187ecf0 .functor XOR 1, L_0x187c570, L_0x187ca50, C4<0>, C4<0>;
L_0x187ed80 .functor AND 1, L_0x187c090, L_0x187e700, C4<1>, C4<1>;
L_0x182f3c0 .functor AND 1, L_0x187ed80, L_0x187dbb0, C4<1>, C4<1>;
L_0x187f030 .functor AND 1, L_0x182f3c0, L_0x187d040, C4<1>, C4<1>;
L_0x187f0f0 .functor AND 1, L_0x187f030, L_0x187ec60, C4<1>, C4<1>;
L_0x187f1b0 .functor AND 1, L_0x187dbb0, L_0x187d040, C4<1>, C4<1>;
L_0x182ed10 .functor AND 1, L_0x187f1b0, L_0x187eba0, C4<1>, C4<1>;
L_0x182dd40 .functor AND 1, L_0x182ed10, L_0x187ec60, C4<1>, C4<1>;
L_0x187f5f0 .functor OR 1, L_0x187f0f0, L_0x182dd40, C4<0>, C4<0>;
L_0x187f700 .functor AND 1, L_0x187d040, L_0x187e190, C4<1>, C4<1>;
L_0x18303c0 .functor AND 1, L_0x187f700, L_0x187ec60, C4<1>, C4<1>;
L_0x187f8d0 .functor OR 1, L_0x187f5f0, L_0x18303c0, C4<0>, C4<0>;
L_0x187fa50 .functor AND 1, L_0x187d4e0, L_0x187ec60, C4<1>, C4<1>;
L_0x187fac0 .functor OR 1, L_0x187f8d0, L_0x187fa50, C4<0>, C4<0>;
L_0x187f9e0 .functor NOT 1, L_0x187fac0, C4<0>, C4<0>, C4<0>;
L_0x187fc20 .functor XOR 1, L_0x187ecf0, L_0x187f9e0, C4<0>, C4<0>;
v0x182e520_0 .net *"_ivl_0", 0 0, L_0x187ecf0;  1 drivers
v0x182e620_0 .net *"_ivl_10", 0 0, L_0x187f1b0;  1 drivers
v0x182e700_0 .net *"_ivl_12", 0 0, L_0x182ed10;  1 drivers
v0x182e7c0_0 .net *"_ivl_14", 0 0, L_0x182dd40;  1 drivers
v0x182e8a0_0 .net *"_ivl_16", 0 0, L_0x187f5f0;  1 drivers
v0x182e9d0_0 .net *"_ivl_18", 0 0, L_0x187f700;  1 drivers
v0x182eab0_0 .net *"_ivl_2", 0 0, L_0x187ed80;  1 drivers
v0x182eb90_0 .net *"_ivl_20", 0 0, L_0x18303c0;  1 drivers
v0x182ec70_0 .net *"_ivl_22", 0 0, L_0x187f8d0;  1 drivers
v0x182ede0_0 .net *"_ivl_24", 0 0, L_0x187fa50;  1 drivers
v0x182eec0_0 .net *"_ivl_26", 0 0, L_0x187fac0;  1 drivers
v0x182efa0_0 .net *"_ivl_28", 0 0, L_0x187f9e0;  1 drivers
v0x182f080_0 .net *"_ivl_4", 0 0, L_0x182f3c0;  1 drivers
v0x182f160_0 .net *"_ivl_6", 0 0, L_0x187f030;  1 drivers
v0x182f240_0 .net *"_ivl_8", 0 0, L_0x187f0f0;  1 drivers
v0x182f320_0 .net "ci_bar", 0 0, L_0x187c090;  alias, 1 drivers
v0x182f450_0 .net "f3", 0 0, L_0x187fc20;  alias, 1 drivers
v0x182f600_0 .net "input0_out1", 0 0, L_0x187e700;  alias, 1 drivers
v0x182f6a0_0 .net "input0_out2", 0 0, L_0x187eba0;  alias, 1 drivers
v0x182f740_0 .net "input1_out1", 0 0, L_0x187dbb0;  alias, 1 drivers
v0x182f7e0_0 .net "input1_out2", 0 0, L_0x187e190;  alias, 1 drivers
v0x182f910_0 .net "input2_out1", 0 0, L_0x187d040;  alias, 1 drivers
v0x182f9b0_0 .net "input2_out2", 0 0, L_0x187d4e0;  alias, 1 drivers
v0x182fa50_0 .net "input3_out1", 0 0, L_0x187c570;  alias, 1 drivers
v0x182faf0_0 .net "input3_out2", 0 0, L_0x187ca50;  alias, 1 drivers
v0x182fb90_0 .net "m_bar", 0 0, L_0x187ec60;  alias, 1 drivers
S_0x18339b0 .scope module, "F_REGISTER" "register_ab8" 20 104, 33 6 0, S_0x179fa10;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x183aba0_0 .net "DATA_IN", 7 0, L_0x1882ad0;  alias, 1 drivers
v0x183acb0_0 .net "DATA_OUT", 7 0, L_0x1873d30;  alias, 1 drivers
v0x183ad70_0 .net "ENABLE_CLK", 0 0, L_0x18858b0;  1 drivers
L_0x7ff9871d0408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x183ae70_0 .net "LOW", 0 0, L_0x7ff9871d0408;  1 drivers
v0x183af60_0 .net "SYSTEM_CLK", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x183b050_0 .net "W1", 0 0, L_0x187b5b0;  1 drivers
S_0x1833b60 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x18339b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x187bc90 .functor NOT 1, L_0x7ff9871d0408, C4<0>, C4<0>, C4<0>;
v0x1833fb0_0 .net "CLK", 0 0, L_0x187b5b0;  alias, 1 drivers
v0x183a320_0 .net "D", 7 0, L_0x1882ad0;  alias, 1 drivers
v0x183a410_0 .net "EN", 0 0, L_0x187bc90;  1 drivers
v0x183a4e0_0 .net "EN_BAR", 0 0, L_0x7ff9871d0408;  alias, 1 drivers
v0x183a5b0_0 .net "Q", 7 0, L_0x1873d30;  alias, 1 drivers
L_0x1837a90 .part L_0x1882ad0, 0, 1;
L_0x1884b40 .part L_0x1882ad0, 1, 1;
L_0x1884c30 .part L_0x1882ad0, 2, 1;
L_0x1884d20 .part L_0x1882ad0, 3, 1;
L_0x1884e10 .part L_0x1882ad0, 4, 1;
L_0x1884f00 .part L_0x1882ad0, 5, 1;
L_0x1884ff0 .part L_0x1882ad0, 6, 1;
L_0x18850e0 .part L_0x1882ad0, 7, 1;
LS_0x1873d30_0_0 .concat8 [ 1 1 1 1], v0x1834710_0, v0x1834de0_0, v0x18354d0_0, v0x1835bd0_0;
LS_0x1873d30_0_4 .concat8 [ 1 1 1 1], v0x18363f0_0, v0x1836a90_0, v0x18370f0_0, v0x18377a0_0;
L_0x1873d30 .concat8 [ 4 4 0 0], LS_0x1873d30_0_0, LS_0x1873d30_0_4;
S_0x1833db0 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1833b60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x1882db0 .functor NOT 1, L_0x7ff9871d0408, C4<0>, C4<0>, C4<0>;
L_0x1882e20 .functor AND 1, L_0x18850e0, L_0x1882db0, C4<1>, C4<1>;
L_0x1882e90 .functor AND 1, L_0x7ff9871d0408, v0x18377a0_0, C4<1>, C4<1>;
L_0x1882f00 .functor OR 1, L_0x1882e20, L_0x1882e90, C4<0>, C4<0>;
L_0x1883010 .functor AND 1, L_0x1884ff0, L_0x1882db0, C4<1>, C4<1>;
L_0x1883080 .functor AND 1, L_0x7ff9871d0408, v0x18370f0_0, C4<1>, C4<1>;
L_0x1883140 .functor OR 1, L_0x1883010, L_0x1883080, C4<0>, C4<0>;
L_0x18832a0 .functor AND 1, L_0x1884f00, L_0x1882db0, C4<1>, C4<1>;
L_0x18833a0 .functor AND 1, L_0x7ff9871d0408, v0x1836a90_0, C4<1>, C4<1>;
L_0x1883520 .functor OR 1, L_0x18832a0, L_0x18833a0, C4<0>, C4<0>;
L_0x18836e0 .functor AND 1, L_0x1884e10, L_0x1882db0, C4<1>, C4<1>;
L_0x1883750 .functor AND 1, L_0x7ff9871d0408, v0x18363f0_0, C4<1>, C4<1>;
L_0x1883830 .functor OR 1, L_0x18836e0, L_0x1883750, C4<0>, C4<0>;
L_0x1883990 .functor AND 1, L_0x1884d20, L_0x1882db0, C4<1>, C4<1>;
L_0x18837c0 .functor AND 1, L_0x7ff9871d0408, v0x1835bd0_0, C4<1>, C4<1>;
L_0x1883ad0 .functor OR 1, L_0x1883990, L_0x18837c0, C4<0>, C4<0>;
L_0x1883cc0 .functor AND 1, L_0x1884c30, L_0x1882db0, C4<1>, C4<1>;
L_0x1883d30 .functor AND 1, L_0x7ff9871d0408, v0x18354d0_0, C4<1>, C4<1>;
L_0x1883c30 .functor OR 1, L_0x1883cc0, L_0x1883d30, C4<0>, C4<0>;
L_0x1883f80 .functor AND 1, L_0x1884b40, L_0x1882db0, C4<1>, C4<1>;
L_0x1883310 .functor AND 1, L_0x7ff9871d0408, v0x1834de0_0, C4<1>, C4<1>;
L_0x18841b0 .functor OR 1, L_0x1883f80, L_0x1883310, C4<0>, C4<0>;
L_0x1884100 .functor AND 1, L_0x1837a90, L_0x1882db0, C4<1>, C4<1>;
L_0x1884380 .functor AND 1, L_0x7ff9871d0408, v0x1834710_0, C4<1>, C4<1>;
L_0x18842c0 .functor OR 1, L_0x1884100, L_0x1884380, C4<0>, C4<0>;
RS_0x7ff98727b0e8 .resolv tri, L_0x18845b0, L_0x1884620, L_0x1884690, L_0x1884700, L_0x1884770, L_0x18847e0, L_0x1884850, L_0x18848c0;
v0x18379d0_0 .net8 "NOTHING", 0 0, RS_0x7ff98727b0e8;  8 drivers
v0x1837ba0_0 .net *"_ivl_10", 0 0, L_0x1883010;  1 drivers
v0x1837c40_0 .net *"_ivl_12", 0 0, L_0x1883080;  1 drivers
v0x1837ce0_0 .net *"_ivl_16", 0 0, L_0x18832a0;  1 drivers
v0x1837da0_0 .net *"_ivl_18", 0 0, L_0x18833a0;  1 drivers
v0x1837ed0_0 .net *"_ivl_22", 0 0, L_0x18836e0;  1 drivers
v0x1837fb0_0 .net *"_ivl_24", 0 0, L_0x1883750;  1 drivers
v0x1838090_0 .net *"_ivl_28", 0 0, L_0x1883990;  1 drivers
v0x1838170_0 .net *"_ivl_30", 0 0, L_0x18837c0;  1 drivers
v0x18382e0_0 .net *"_ivl_34", 0 0, L_0x1883cc0;  1 drivers
v0x18383c0_0 .net *"_ivl_36", 0 0, L_0x1883d30;  1 drivers
v0x18384a0_0 .net *"_ivl_4", 0 0, L_0x1882e20;  1 drivers
v0x1838580_0 .net *"_ivl_40", 0 0, L_0x1883f80;  1 drivers
v0x1838660_0 .net *"_ivl_42", 0 0, L_0x1883310;  1 drivers
v0x1838740_0 .net *"_ivl_46", 0 0, L_0x1884100;  1 drivers
v0x1838820_0 .net *"_ivl_48", 0 0, L_0x1884380;  1 drivers
v0x1838900_0 .net *"_ivl_6", 0 0, L_0x1882e90;  1 drivers
v0x1838ab0_0 .net "clk", 0 0, L_0x187b5b0;  alias, 1 drivers
v0x1838c60_0 .net "d0", 0 0, L_0x1837a90;  1 drivers
v0x1838d00_0 .net "d1", 0 0, L_0x1884b40;  1 drivers
v0x1838da0_0 .net "d2", 0 0, L_0x1884c30;  1 drivers
v0x1838e40_0 .net "d3", 0 0, L_0x1884d20;  1 drivers
v0x1838ee0_0 .net "d4", 0 0, L_0x1884e10;  1 drivers
v0x1838f80_0 .net "d5", 0 0, L_0x1884f00;  1 drivers
v0x1839020_0 .net "d6", 0 0, L_0x1884ff0;  1 drivers
v0x18390e0_0 .net "d7", 0 0, L_0x18850e0;  1 drivers
v0x18391a0_0 .net "en", 0 0, L_0x1882db0;  1 drivers
v0x1839260_0 .net "en_bar", 0 0, L_0x7ff9871d0408;  alias, 1 drivers
v0x1839320_0 .net "from_d0", 0 0, L_0x18842c0;  1 drivers
v0x18393c0_0 .net "from_d1", 0 0, L_0x18841b0;  1 drivers
v0x1839490_0 .net "from_d2", 0 0, L_0x1883c30;  1 drivers
v0x1839560_0 .net "from_d3", 0 0, L_0x1883ad0;  1 drivers
v0x1839630_0 .net "from_d4", 0 0, L_0x1883830;  1 drivers
v0x18389d0_0 .net "from_d5", 0 0, L_0x1883520;  1 drivers
v0x18398e0_0 .net "from_d6", 0 0, L_0x1883140;  1 drivers
v0x18399b0_0 .net "from_d7", 0 0, L_0x1882f00;  1 drivers
L_0x7ff9871d0450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1839a80_0 .net "high", 0 0, L_0x7ff9871d0450;  1 drivers
v0x1839c30_0 .net "q0", 0 0, v0x1834710_0;  1 drivers
v0x1839cd0_0 .net "q1", 0 0, v0x1834de0_0;  1 drivers
v0x1839d70_0 .net "q2", 0 0, v0x18354d0_0;  1 drivers
v0x1839e10_0 .net "q3", 0 0, v0x1835bd0_0;  1 drivers
v0x1839ee0_0 .net "q4", 0 0, v0x18363f0_0;  1 drivers
v0x1839fb0_0 .net "q5", 0 0, v0x1836a90_0;  1 drivers
v0x183a080_0 .net "q6", 0 0, v0x18370f0_0;  1 drivers
v0x183a150_0 .net "q7", 0 0, v0x18377a0_0;  1 drivers
S_0x1834210 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x1833db0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x18848c0 .functor NOT 1, v0x1834710_0, C4<0>, C4<0>, C4<0>;
v0x18344d0_0 .net "clk", 0 0, L_0x187b5b0;  alias, 1 drivers
v0x18345b0_0 .net "d", 0 0, L_0x18842c0;  alias, 1 drivers
v0x1834670_0 .net "en", 0 0, L_0x7ff9871d0450;  alias, 1 drivers
v0x1834710_0 .var "q", 0 0;
v0x18347d0_0 .net8 "q_bar", 0 0, RS_0x7ff98727b0e8;  alias, 8 drivers
E_0x182c070 .event posedge, v0x1834670_0, v0x18344d0_0;
S_0x1834980 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x1833db0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1884850 .functor NOT 1, v0x1834de0_0, C4<0>, C4<0>, C4<0>;
v0x1834c00_0 .net "clk", 0 0, L_0x187b5b0;  alias, 1 drivers
v0x1834ca0_0 .net "d", 0 0, L_0x18841b0;  alias, 1 drivers
v0x1834d40_0 .net "en", 0 0, L_0x7ff9871d0450;  alias, 1 drivers
v0x1834de0_0 .var "q", 0 0;
v0x1834e80_0 .net8 "q_bar", 0 0, RS_0x7ff98727b0e8;  alias, 8 drivers
S_0x1834fd0 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x1833db0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x18847e0 .functor NOT 1, v0x18354d0_0, C4<0>, C4<0>, C4<0>;
v0x1835230_0 .net "clk", 0 0, L_0x187b5b0;  alias, 1 drivers
v0x1835320_0 .net "d", 0 0, L_0x1883c30;  alias, 1 drivers
v0x18353e0_0 .net "en", 0 0, L_0x7ff9871d0450;  alias, 1 drivers
v0x18354d0_0 .var "q", 0 0;
v0x1835570_0 .net8 "q_bar", 0 0, RS_0x7ff98727b0e8;  alias, 8 drivers
S_0x1835750 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x1833db0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1884770 .functor NOT 1, v0x1835bd0_0, C4<0>, C4<0>, C4<0>;
v0x18359b0_0 .net "clk", 0 0, L_0x187b5b0;  alias, 1 drivers
v0x1835a70_0 .net "d", 0 0, L_0x1883ad0;  alias, 1 drivers
v0x1835b30_0 .net "en", 0 0, L_0x7ff9871d0450;  alias, 1 drivers
v0x1835bd0_0 .var "q", 0 0;
v0x1835c70_0 .net8 "q_bar", 0 0, RS_0x7ff98727b0e8;  alias, 8 drivers
S_0x1835e00 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x1833db0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1884700 .functor NOT 1, v0x18363f0_0, C4<0>, C4<0>, C4<0>;
v0x18360b0_0 .net "clk", 0 0, L_0x187b5b0;  alias, 1 drivers
v0x1836200_0 .net "d", 0 0, L_0x1883830;  alias, 1 drivers
v0x18362c0_0 .net "en", 0 0, L_0x7ff9871d0450;  alias, 1 drivers
v0x18363f0_0 .var "q", 0 0;
v0x1836490_0 .net8 "q_bar", 0 0, RS_0x7ff98727b0e8;  alias, 8 drivers
S_0x1836660 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x1833db0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1884690 .functor NOT 1, v0x1836a90_0, C4<0>, C4<0>, C4<0>;
v0x1836870_0 .net "clk", 0 0, L_0x187b5b0;  alias, 1 drivers
v0x1836930_0 .net "d", 0 0, L_0x1883520;  alias, 1 drivers
v0x18369f0_0 .net "en", 0 0, L_0x7ff9871d0450;  alias, 1 drivers
v0x1836a90_0 .var "q", 0 0;
v0x1836b30_0 .net8 "q_bar", 0 0, RS_0x7ff98727b0e8;  alias, 8 drivers
S_0x1836c70 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x1833db0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1884620 .functor NOT 1, v0x18370f0_0, C4<0>, C4<0>, C4<0>;
v0x1836ed0_0 .net "clk", 0 0, L_0x187b5b0;  alias, 1 drivers
v0x1836f90_0 .net "d", 0 0, L_0x1883140;  alias, 1 drivers
v0x1837050_0 .net "en", 0 0, L_0x7ff9871d0450;  alias, 1 drivers
v0x18370f0_0 .var "q", 0 0;
v0x1837190_0 .net8 "q_bar", 0 0, RS_0x7ff98727b0e8;  alias, 8 drivers
S_0x1837320 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x1833db0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x18845b0 .functor NOT 1, v0x18377a0_0, C4<0>, C4<0>, C4<0>;
v0x1837580_0 .net "clk", 0 0, L_0x187b5b0;  alias, 1 drivers
v0x1837640_0 .net "d", 0 0, L_0x1882f00;  alias, 1 drivers
v0x1837700_0 .net "en", 0 0, L_0x7ff9871d0450;  alias, 1 drivers
v0x18377a0_0 .var "q", 0 0;
v0x1837840_0 .net8 "q_bar", 0 0, RS_0x7ff98727b0e8;  alias, 8 drivers
S_0x183a6d0 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x18339b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x187b5b0 .functor OR 1, v0x18617b0_0, L_0x18858b0, C4<0>, C4<0>;
v0x183a920_0 .net "a", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x183a9e0_0 .net "b", 0 0, L_0x18858b0;  alias, 1 drivers
v0x183aaa0_0 .net "y", 0 0, L_0x187b5b0;  alias, 1 drivers
S_0x183b110 .scope module, "MUX_A" "ta157_8" 20 74, 14 7 0, S_0x179fa10;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x1874bd0 .functor NOT 1, L_0x7ff9871d0180, C4<0>, C4<0>, C4<0>;
v0x183c3e0_0 .net "A8", 7 0, L_0x1871880;  alias, 1 drivers
v0x183c4e0_0 .net "B8", 7 0, L_0x186c1f0;  alias, 1 drivers
v0x183c5c0_0 .net "EN", 0 0, L_0x1874bd0;  1 drivers
v0x183c6b0_0 .net "EN_BAR", 0 0, L_0x7ff9871d0180;  alias, 1 drivers
v0x183c750_0 .net "S", 0 0, L_0x18693d0;  alias, 1 drivers
v0x183c890_0 .net "Y8", 7 0, L_0x1874f70;  alias, 1 drivers
L_0x1874cf0 .part L_0x1871880, 0, 4;
L_0x1874d90 .part L_0x186c1f0, 0, 4;
L_0x1874e30 .part L_0x1871880, 4, 4;
L_0x1874ed0 .part L_0x186c1f0, 4, 4;
L_0x1874f70 .concat8 [ 4 4 0 0], v0x183ba00_0, v0x183c270_0;
S_0x183b370 .scope module, "MUX0" "jeff_74x157" 14 20, 15 2 0, S_0x183b110;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x183b690_0 .net "a", 3 0, L_0x1874cf0;  1 drivers
v0x183b790_0 .net "b", 3 0, L_0x1874d90;  1 drivers
v0x183b870_0 .net "en", 0 0, L_0x1874bd0;  alias, 1 drivers
v0x183b940_0 .net "s", 0 0, L_0x18693d0;  alias, 1 drivers
v0x183ba00_0 .var "y", 3 0;
E_0x183b600 .event edge, v0x183b870_0, v0x183b940_0, v0x183b690_0, v0x183b790_0;
S_0x183bbd0 .scope module, "MUX1" "jeff_74x157" 14 29, 15 2 0, S_0x183b110;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x183bec0_0 .net "a", 3 0, L_0x1874e30;  1 drivers
v0x183bfc0_0 .net "b", 3 0, L_0x1874ed0;  1 drivers
v0x183c0a0_0 .net "en", 0 0, L_0x1874bd0;  alias, 1 drivers
v0x183c1a0_0 .net "s", 0 0, L_0x18693d0;  alias, 1 drivers
v0x183c270_0 .var "y", 3 0;
E_0x183be50 .event edge, v0x183b870_0, v0x183b940_0, v0x183bec0_0, v0x183bfc0_0;
S_0x183c9d0 .scope module, "MUX_B" "ta157_8" 20 83, 14 7 0, S_0x179fa10;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x1875010 .functor NOT 1, L_0x7ff9871d0180, C4<0>, C4<0>, C4<0>;
v0x183dc90_0 .net "A8", 7 0, L_0x1874530;  alias, 1 drivers
v0x183dd90_0 .net "B8", 7 0, L_0x186ed40;  alias, 1 drivers
v0x183de70_0 .net "EN", 0 0, L_0x1875010;  1 drivers
v0x183df60_0 .net "EN_BAR", 0 0, L_0x7ff9871d0180;  alias, 1 drivers
v0x183e000_0 .net "S", 0 0, L_0x1869590;  alias, 1 drivers
v0x183e140_0 .net "Y8", 7 0, L_0x1875300;  alias, 1 drivers
L_0x1875080 .part L_0x1874530, 0, 4;
L_0x1875120 .part L_0x186ed40, 0, 4;
L_0x18751c0 .part L_0x1874530, 4, 4;
L_0x1875260 .part L_0x186ed40, 4, 4;
L_0x1875300 .concat8 [ 4 4 0 0], v0x183d2b0_0, v0x183db20_0;
S_0x183cc30 .scope module, "MUX0" "jeff_74x157" 14 20, 15 2 0, S_0x183c9d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x183cf40_0 .net "a", 3 0, L_0x1875080;  1 drivers
v0x183d040_0 .net "b", 3 0, L_0x1875120;  1 drivers
v0x183d120_0 .net "en", 0 0, L_0x1875010;  alias, 1 drivers
v0x183d1f0_0 .net "s", 0 0, L_0x1869590;  alias, 1 drivers
v0x183d2b0_0 .var "y", 3 0;
E_0x183ceb0 .event edge, v0x183d120_0, v0x183d1f0_0, v0x183cf40_0, v0x183d040_0;
S_0x183d480 .scope module, "MUX1" "jeff_74x157" 14 29, 15 2 0, S_0x183c9d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x183d770_0 .net "a", 3 0, L_0x18751c0;  1 drivers
v0x183d870_0 .net "b", 3 0, L_0x1875260;  1 drivers
v0x183d950_0 .net "en", 0 0, L_0x1875010;  alias, 1 drivers
v0x183da50_0 .net "s", 0 0, L_0x1869590;  alias, 1 drivers
v0x183db20_0 .var "y", 3 0;
E_0x183d700 .event edge, v0x183d120_0, v0x183d1f0_0, v0x183d770_0, v0x183d870_0;
S_0x183e240 .scope module, "REGISTERA" "register_ab8" 20 42, 33 6 0, S_0x179fa10;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1845720_0 .net "DATA_IN", 7 0, v0x1860f40_0;  alias, 1 drivers
v0x18457e0_0 .net "DATA_OUT", 7 0, L_0x186c1f0;  alias, 1 drivers
v0x18458d0_0 .net "ENABLE_CLK", 0 0, L_0x1868050;  alias, 1 drivers
L_0x7ff9871d01c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1845970_0 .net "LOW", 0 0, L_0x7ff9871d01c8;  1 drivers
v0x1845a60_0 .net "SYSTEM_CLK", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x1845b50_0 .net "W1", 0 0, L_0x1869a40;  1 drivers
S_0x183e4e0 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x183e240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x1869ad0 .functor NOT 1, L_0x7ff9871d01c8, C4<0>, C4<0>, C4<0>;
v0x183e950_0 .net "CLK", 0 0, L_0x1869a40;  alias, 1 drivers
v0x1844e70_0 .net "D", 7 0, v0x1860f40_0;  alias, 1 drivers
v0x1844f50_0 .net "EN", 0 0, L_0x1869ad0;  1 drivers
v0x1845020_0 .net "EN_BAR", 0 0, L_0x7ff9871d01c8;  alias, 1 drivers
v0x18450f0_0 .net "Q", 7 0, L_0x186c1f0;  alias, 1 drivers
L_0x1842600 .part v0x1860f40_0, 0, 1;
L_0x186ba50 .part v0x1860f40_0, 1, 1;
L_0x186bb40 .part v0x1860f40_0, 2, 1;
L_0x186bc30 .part v0x1860f40_0, 3, 1;
L_0x186be30 .part v0x1860f40_0, 4, 1;
L_0x186bed0 .part v0x1860f40_0, 5, 1;
L_0x186bfc0 .part v0x1860f40_0, 6, 1;
L_0x186c0b0 .part v0x1860f40_0, 7, 1;
LS_0x186c1f0_0_0 .concat8 [ 1 1 1 1], v0x183f150_0, v0x183f8b0_0, v0x183ffb0_0, v0x18405f0_0;
LS_0x186c1f0_0_4 .concat8 [ 1 1 1 1], v0x1840e10_0, v0x1841530_0, v0x1841c10_0, v0x18422f0_0;
L_0x186c1f0 .concat8 [ 4 4 0 0], LS_0x186c1f0_0_0, LS_0x186c1f0_0_4;
S_0x183e750 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x183e4e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x1869bf0 .functor NOT 1, L_0x7ff9871d01c8, C4<0>, C4<0>, C4<0>;
L_0x1869c80 .functor AND 1, L_0x186c0b0, L_0x1869bf0, C4<1>, C4<1>;
L_0x1869d10 .functor AND 1, L_0x7ff9871d01c8, v0x18422f0_0, C4<1>, C4<1>;
L_0x1869d80 .functor OR 1, L_0x1869c80, L_0x1869d10, C4<0>, C4<0>;
L_0x1869e40 .functor AND 1, L_0x186bfc0, L_0x1869bf0, C4<1>, C4<1>;
L_0x1869eb0 .functor AND 1, L_0x7ff9871d01c8, v0x1841c10_0, C4<1>, C4<1>;
L_0x1869f70 .functor OR 1, L_0x1869e40, L_0x1869eb0, C4<0>, C4<0>;
L_0x186a0d0 .functor AND 1, L_0x186bed0, L_0x1869bf0, C4<1>, C4<1>;
L_0x186a1d0 .functor AND 1, L_0x7ff9871d01c8, v0x1841530_0, C4<1>, C4<1>;
L_0x186a350 .functor OR 1, L_0x186a0d0, L_0x186a1d0, C4<0>, C4<0>;
L_0x186a4b0 .functor AND 1, L_0x186be30, L_0x1869bf0, C4<1>, C4<1>;
L_0x186a520 .functor AND 1, L_0x7ff9871d01c8, v0x1840e10_0, C4<1>, C4<1>;
L_0x186a600 .functor OR 1, L_0x186a4b0, L_0x186a520, C4<0>, C4<0>;
L_0x186a760 .functor AND 1, L_0x186bc30, L_0x1869bf0, C4<1>, C4<1>;
L_0x186a590 .functor AND 1, L_0x7ff9871d01c8, v0x18405f0_0, C4<1>, C4<1>;
L_0x186a8a0 .functor OR 1, L_0x186a760, L_0x186a590, C4<0>, C4<0>;
L_0x186aa90 .functor AND 1, L_0x186bb40, L_0x1869bf0, C4<1>, C4<1>;
L_0x186ab00 .functor AND 1, L_0x7ff9871d01c8, v0x183ffb0_0, C4<1>, C4<1>;
L_0x186aa00 .functor OR 1, L_0x186aa90, L_0x186ab00, C4<0>, C4<0>;
L_0x186ad50 .functor AND 1, L_0x186ba50, L_0x1869bf0, C4<1>, C4<1>;
L_0x186a140 .functor AND 1, L_0x7ff9871d01c8, v0x183f8b0_0, C4<1>, C4<1>;
L_0x186af80 .functor OR 1, L_0x186ad50, L_0x186a140, C4<0>, C4<0>;
L_0x186aed0 .functor AND 1, L_0x1842600, L_0x1869bf0, C4<1>, C4<1>;
L_0x186b150 .functor AND 1, L_0x7ff9871d01c8, v0x183f150_0, C4<1>, C4<1>;
L_0x186b090 .functor OR 1, L_0x186aed0, L_0x186b150, C4<0>, C4<0>;
RS_0x7ff98727d068 .resolv tri, L_0x186b380, L_0x186b3f0, L_0x186b460, L_0x186b4d0, L_0x186b580, L_0x186b630, L_0x186b6e0, L_0x186b790;
v0x1842520_0 .net8 "NOTHING", 0 0, RS_0x7ff98727d068;  8 drivers
v0x18426f0_0 .net *"_ivl_10", 0 0, L_0x1869e40;  1 drivers
v0x1842790_0 .net *"_ivl_12", 0 0, L_0x1869eb0;  1 drivers
v0x1842830_0 .net *"_ivl_16", 0 0, L_0x186a0d0;  1 drivers
v0x18428f0_0 .net *"_ivl_18", 0 0, L_0x186a1d0;  1 drivers
v0x1842a20_0 .net *"_ivl_22", 0 0, L_0x186a4b0;  1 drivers
v0x1842b00_0 .net *"_ivl_24", 0 0, L_0x186a520;  1 drivers
v0x1842be0_0 .net *"_ivl_28", 0 0, L_0x186a760;  1 drivers
v0x1842cc0_0 .net *"_ivl_30", 0 0, L_0x186a590;  1 drivers
v0x1842e30_0 .net *"_ivl_34", 0 0, L_0x186aa90;  1 drivers
v0x1842f10_0 .net *"_ivl_36", 0 0, L_0x186ab00;  1 drivers
v0x1842ff0_0 .net *"_ivl_4", 0 0, L_0x1869c80;  1 drivers
v0x18430d0_0 .net *"_ivl_40", 0 0, L_0x186ad50;  1 drivers
v0x18431b0_0 .net *"_ivl_42", 0 0, L_0x186a140;  1 drivers
v0x1843290_0 .net *"_ivl_46", 0 0, L_0x186aed0;  1 drivers
v0x1843370_0 .net *"_ivl_48", 0 0, L_0x186b150;  1 drivers
v0x1843450_0 .net *"_ivl_6", 0 0, L_0x1869d10;  1 drivers
v0x1843600_0 .net "clk", 0 0, L_0x1869a40;  alias, 1 drivers
v0x18437b0_0 .net "d0", 0 0, L_0x1842600;  1 drivers
v0x1843850_0 .net "d1", 0 0, L_0x186ba50;  1 drivers
v0x18438f0_0 .net "d2", 0 0, L_0x186bb40;  1 drivers
v0x1843990_0 .net "d3", 0 0, L_0x186bc30;  1 drivers
v0x1843a30_0 .net "d4", 0 0, L_0x186be30;  1 drivers
v0x1843ad0_0 .net "d5", 0 0, L_0x186bed0;  1 drivers
v0x1843b70_0 .net "d6", 0 0, L_0x186bfc0;  1 drivers
v0x1843c30_0 .net "d7", 0 0, L_0x186c0b0;  1 drivers
v0x1843cf0_0 .net "en", 0 0, L_0x1869bf0;  1 drivers
v0x1843db0_0 .net "en_bar", 0 0, L_0x7ff9871d01c8;  alias, 1 drivers
v0x1843e70_0 .net "from_d0", 0 0, L_0x186b090;  1 drivers
v0x1843f10_0 .net "from_d1", 0 0, L_0x186af80;  1 drivers
v0x1843fe0_0 .net "from_d2", 0 0, L_0x186aa00;  1 drivers
v0x18440b0_0 .net "from_d3", 0 0, L_0x186a8a0;  1 drivers
v0x1844180_0 .net "from_d4", 0 0, L_0x186a600;  1 drivers
v0x1843520_0 .net "from_d5", 0 0, L_0x186a350;  1 drivers
v0x1844430_0 .net "from_d6", 0 0, L_0x1869f70;  1 drivers
v0x1844500_0 .net "from_d7", 0 0, L_0x1869d80;  1 drivers
L_0x7ff9871d0210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x18445d0_0 .net "high", 0 0, L_0x7ff9871d0210;  1 drivers
v0x1844780_0 .net "q0", 0 0, v0x183f150_0;  1 drivers
v0x1844820_0 .net "q1", 0 0, v0x183f8b0_0;  1 drivers
v0x18448c0_0 .net "q2", 0 0, v0x183ffb0_0;  1 drivers
v0x1844960_0 .net "q3", 0 0, v0x18405f0_0;  1 drivers
v0x1844a30_0 .net "q4", 0 0, v0x1840e10_0;  1 drivers
v0x1844b00_0 .net "q5", 0 0, v0x1841530_0;  1 drivers
v0x1844bd0_0 .net "q6", 0 0, v0x1841c10_0;  1 drivers
v0x1844ca0_0 .net "q7", 0 0, v0x18422f0_0;  1 drivers
S_0x183ebb0 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x183e750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x186b790 .functor NOT 1, v0x183f150_0, C4<0>, C4<0>, C4<0>;
v0x183eee0_0 .net "clk", 0 0, L_0x1869a40;  alias, 1 drivers
v0x183efc0_0 .net "d", 0 0, L_0x186b090;  alias, 1 drivers
v0x183f080_0 .net "en", 0 0, L_0x7ff9871d0210;  alias, 1 drivers
v0x183f150_0 .var "q", 0 0;
v0x183f210_0 .net8 "q_bar", 0 0, RS_0x7ff98727d068;  alias, 8 drivers
E_0x183ee60 .event posedge, v0x183f080_0, v0x183eee0_0;
S_0x183f3c0 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x183e750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x186b6e0 .functor NOT 1, v0x183f8b0_0, C4<0>, C4<0>, C4<0>;
v0x183f640_0 .net "clk", 0 0, L_0x1869a40;  alias, 1 drivers
v0x183f710_0 .net "d", 0 0, L_0x186af80;  alias, 1 drivers
v0x183f7b0_0 .net "en", 0 0, L_0x7ff9871d0210;  alias, 1 drivers
v0x183f8b0_0 .var "q", 0 0;
v0x183f950_0 .net8 "q_bar", 0 0, RS_0x7ff98727d068;  alias, 8 drivers
S_0x183fad0 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x183e750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x186b630 .functor NOT 1, v0x183ffb0_0, C4<0>, C4<0>, C4<0>;
v0x183fd60_0 .net "clk", 0 0, L_0x1869a40;  alias, 1 drivers
v0x183fe50_0 .net "d", 0 0, L_0x186aa00;  alias, 1 drivers
v0x183ff10_0 .net "en", 0 0, L_0x7ff9871d0210;  alias, 1 drivers
v0x183ffb0_0 .var "q", 0 0;
v0x1840050_0 .net8 "q_bar", 0 0, RS_0x7ff98727d068;  alias, 8 drivers
S_0x1840170 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x183e750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x186b580 .functor NOT 1, v0x18405f0_0, C4<0>, C4<0>, C4<0>;
v0x18403d0_0 .net "clk", 0 0, L_0x1869a40;  alias, 1 drivers
v0x1840490_0 .net "d", 0 0, L_0x186a8a0;  alias, 1 drivers
v0x1840550_0 .net "en", 0 0, L_0x7ff9871d0210;  alias, 1 drivers
v0x18405f0_0 .var "q", 0 0;
v0x1840690_0 .net8 "q_bar", 0 0, RS_0x7ff98727d068;  alias, 8 drivers
S_0x1840820 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x183e750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x186b4d0 .functor NOT 1, v0x1840e10_0, C4<0>, C4<0>, C4<0>;
v0x1840ad0_0 .net "clk", 0 0, L_0x1869a40;  alias, 1 drivers
v0x1840c20_0 .net "d", 0 0, L_0x186a600;  alias, 1 drivers
v0x1840ce0_0 .net "en", 0 0, L_0x7ff9871d0210;  alias, 1 drivers
v0x1840e10_0 .var "q", 0 0;
v0x1840eb0_0 .net8 "q_bar", 0 0, RS_0x7ff98727d068;  alias, 8 drivers
S_0x1841080 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x183e750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x186b460 .functor NOT 1, v0x1841530_0, C4<0>, C4<0>, C4<0>;
v0x18412e0_0 .net "clk", 0 0, L_0x1869a40;  alias, 1 drivers
v0x18413a0_0 .net "d", 0 0, L_0x186a350;  alias, 1 drivers
v0x1841460_0 .net "en", 0 0, L_0x7ff9871d0210;  alias, 1 drivers
v0x1841530_0 .var "q", 0 0;
v0x18415d0_0 .net8 "q_bar", 0 0, RS_0x7ff98727d068;  alias, 8 drivers
S_0x1841760 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x183e750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x186b3f0 .functor NOT 1, v0x1841c10_0, C4<0>, C4<0>, C4<0>;
v0x18419c0_0 .net "clk", 0 0, L_0x1869a40;  alias, 1 drivers
v0x1841a80_0 .net "d", 0 0, L_0x1869f70;  alias, 1 drivers
v0x1841b40_0 .net "en", 0 0, L_0x7ff9871d0210;  alias, 1 drivers
v0x1841c10_0 .var "q", 0 0;
v0x1841cb0_0 .net8 "q_bar", 0 0, RS_0x7ff98727d068;  alias, 8 drivers
S_0x1841e40 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x183e750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x186b380 .functor NOT 1, v0x18422f0_0, C4<0>, C4<0>, C4<0>;
v0x18420a0_0 .net "clk", 0 0, L_0x1869a40;  alias, 1 drivers
v0x1842160_0 .net "d", 0 0, L_0x1869d80;  alias, 1 drivers
v0x1842220_0 .net "en", 0 0, L_0x7ff9871d0210;  alias, 1 drivers
v0x18422f0_0 .var "q", 0 0;
v0x1842390_0 .net8 "q_bar", 0 0, RS_0x7ff98727d068;  alias, 8 drivers
S_0x1845220 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x183e240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1869a40 .functor OR 1, v0x18617b0_0, L_0x1868050, C4<0>, C4<0>;
v0x1845470_0 .net "a", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x1845530_0 .net "b", 0 0, L_0x1868050;  alias, 1 drivers
v0x1845640_0 .net "y", 0 0, L_0x1869a40;  alias, 1 drivers
S_0x1845c50 .scope module, "REGISTERB" "register_ab8" 20 50, 33 6 0, S_0x179fa10;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x184d160_0 .net "DATA_IN", 7 0, v0x1861070_0;  alias, 1 drivers
v0x184d250_0 .net "DATA_OUT", 7 0, L_0x186ed40;  alias, 1 drivers
v0x184d2f0_0 .net "ENABLE_CLK", 0 0, L_0x1868050;  alias, 1 drivers
L_0x7ff9871d0258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x184d390_0 .net "LOW", 0 0, L_0x7ff9871d0258;  1 drivers
v0x184d480_0 .net "SYSTEM_CLK", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x184d570_0 .net "W1", 0 0, L_0x186c880;  1 drivers
S_0x1845ea0 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1845c50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x186c8f0 .functor NOT 1, L_0x7ff9871d0258, C4<0>, C4<0>, C4<0>;
v0x1846310_0 .net "CLK", 0 0, L_0x186c880;  alias, 1 drivers
v0x184c870_0 .net "D", 7 0, v0x1861070_0;  alias, 1 drivers
v0x184c950_0 .net "EN", 0 0, L_0x186c8f0;  1 drivers
v0x184ca20_0 .net "EN_BAR", 0 0, L_0x7ff9871d0258;  alias, 1 drivers
v0x184caf0_0 .net "Q", 7 0, L_0x186ed40;  alias, 1 drivers
L_0x184a000 .part v0x1861070_0, 0, 1;
L_0x186e5a0 .part v0x1861070_0, 1, 1;
L_0x186e690 .part v0x1861070_0, 2, 1;
L_0x186e780 .part v0x1861070_0, 3, 1;
L_0x186e980 .part v0x1861070_0, 4, 1;
L_0x186ea20 .part v0x1861070_0, 5, 1;
L_0x186eb10 .part v0x1861070_0, 6, 1;
L_0x186ec00 .part v0x1861070_0, 7, 1;
LS_0x186ed40_0_0 .concat8 [ 1 1 1 1], v0x1846b10_0, v0x1847270_0, v0x18479c0_0, v0x18480c0_0;
LS_0x186ed40_0_4 .concat8 [ 1 1 1 1], v0x18488e0_0, v0x1848f80_0, v0x1849610_0, v0x1849cf0_0;
L_0x186ed40 .concat8 [ 4 4 0 0], LS_0x186ed40_0_0, LS_0x186ed40_0_4;
S_0x1846110 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1845ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x186c9f0 .functor NOT 1, L_0x7ff9871d0258, C4<0>, C4<0>, C4<0>;
L_0x186ca80 .functor AND 1, L_0x186ec00, L_0x186c9f0, C4<1>, C4<1>;
L_0x186cb10 .functor AND 1, L_0x7ff9871d0258, v0x1849cf0_0, C4<1>, C4<1>;
L_0x186cb80 .functor OR 1, L_0x186ca80, L_0x186cb10, C4<0>, C4<0>;
L_0x186cbf0 .functor AND 1, L_0x186eb10, L_0x186c9f0, C4<1>, C4<1>;
L_0x186cc60 .functor AND 1, L_0x7ff9871d0258, v0x1849610_0, C4<1>, C4<1>;
L_0x186ccd0 .functor OR 1, L_0x186cbf0, L_0x186cc60, C4<0>, C4<0>;
L_0x186cd40 .functor AND 1, L_0x186ea20, L_0x186c9f0, C4<1>, C4<1>;
L_0x186ce40 .functor AND 1, L_0x7ff9871d0258, v0x1848f80_0, C4<1>, C4<1>;
L_0x186c960 .functor OR 1, L_0x186cd40, L_0x186ce40, C4<0>, C4<0>;
L_0x186d060 .functor AND 1, L_0x186e980, L_0x186c9f0, C4<1>, C4<1>;
L_0x186d0d0 .functor AND 1, L_0x7ff9871d0258, v0x18488e0_0, C4<1>, C4<1>;
L_0x186d1b0 .functor OR 1, L_0x186d060, L_0x186d0d0, C4<0>, C4<0>;
L_0x186d310 .functor AND 1, L_0x186e780, L_0x186c9f0, C4<1>, C4<1>;
L_0x186d140 .functor AND 1, L_0x7ff9871d0258, v0x18480c0_0, C4<1>, C4<1>;
L_0x186d3d0 .functor OR 1, L_0x186d310, L_0x186d140, C4<0>, C4<0>;
L_0x186d5c0 .functor AND 1, L_0x186e690, L_0x186c9f0, C4<1>, C4<1>;
L_0x186d630 .functor AND 1, L_0x7ff9871d0258, v0x18479c0_0, C4<1>, C4<1>;
L_0x186d530 .functor OR 1, L_0x186d5c0, L_0x186d630, C4<0>, C4<0>;
L_0x186d880 .functor AND 1, L_0x186e5a0, L_0x186c9f0, C4<1>, C4<1>;
L_0x186cdb0 .functor AND 1, L_0x7ff9871d0258, v0x1847270_0, C4<1>, C4<1>;
L_0x186dab0 .functor OR 1, L_0x186d880, L_0x186cdb0, C4<0>, C4<0>;
L_0x186da00 .functor AND 1, L_0x184a000, L_0x186c9f0, C4<1>, C4<1>;
L_0x186dc80 .functor AND 1, L_0x7ff9871d0258, v0x1846b10_0, C4<1>, C4<1>;
L_0x186dbc0 .functor OR 1, L_0x186da00, L_0x186dc80, C4<0>, C4<0>;
RS_0x7ff98727e628 .resolv tri, L_0x186deb0, L_0x186df20, L_0x186df90, L_0x186e020, L_0x186e0d0, L_0x186e180, L_0x186e230, L_0x186e2e0;
v0x1849f20_0 .net8 "NOTHING", 0 0, RS_0x7ff98727e628;  8 drivers
v0x184a0f0_0 .net *"_ivl_10", 0 0, L_0x186cbf0;  1 drivers
v0x184a190_0 .net *"_ivl_12", 0 0, L_0x186cc60;  1 drivers
v0x184a230_0 .net *"_ivl_16", 0 0, L_0x186cd40;  1 drivers
v0x184a2f0_0 .net *"_ivl_18", 0 0, L_0x186ce40;  1 drivers
v0x184a420_0 .net *"_ivl_22", 0 0, L_0x186d060;  1 drivers
v0x184a500_0 .net *"_ivl_24", 0 0, L_0x186d0d0;  1 drivers
v0x184a5e0_0 .net *"_ivl_28", 0 0, L_0x186d310;  1 drivers
v0x184a6c0_0 .net *"_ivl_30", 0 0, L_0x186d140;  1 drivers
v0x184a830_0 .net *"_ivl_34", 0 0, L_0x186d5c0;  1 drivers
v0x184a910_0 .net *"_ivl_36", 0 0, L_0x186d630;  1 drivers
v0x184a9f0_0 .net *"_ivl_4", 0 0, L_0x186ca80;  1 drivers
v0x184aad0_0 .net *"_ivl_40", 0 0, L_0x186d880;  1 drivers
v0x184abb0_0 .net *"_ivl_42", 0 0, L_0x186cdb0;  1 drivers
v0x184ac90_0 .net *"_ivl_46", 0 0, L_0x186da00;  1 drivers
v0x184ad70_0 .net *"_ivl_48", 0 0, L_0x186dc80;  1 drivers
v0x184ae50_0 .net *"_ivl_6", 0 0, L_0x186cb10;  1 drivers
v0x184b000_0 .net "clk", 0 0, L_0x186c880;  alias, 1 drivers
v0x184b1b0_0 .net "d0", 0 0, L_0x184a000;  1 drivers
v0x184b250_0 .net "d1", 0 0, L_0x186e5a0;  1 drivers
v0x184b2f0_0 .net "d2", 0 0, L_0x186e690;  1 drivers
v0x184b390_0 .net "d3", 0 0, L_0x186e780;  1 drivers
v0x184b430_0 .net "d4", 0 0, L_0x186e980;  1 drivers
v0x184b4d0_0 .net "d5", 0 0, L_0x186ea20;  1 drivers
v0x184b570_0 .net "d6", 0 0, L_0x186eb10;  1 drivers
v0x184b630_0 .net "d7", 0 0, L_0x186ec00;  1 drivers
v0x184b6f0_0 .net "en", 0 0, L_0x186c9f0;  1 drivers
v0x184b7b0_0 .net "en_bar", 0 0, L_0x7ff9871d0258;  alias, 1 drivers
v0x184b870_0 .net "from_d0", 0 0, L_0x186dbc0;  1 drivers
v0x184b910_0 .net "from_d1", 0 0, L_0x186dab0;  1 drivers
v0x184b9e0_0 .net "from_d2", 0 0, L_0x186d530;  1 drivers
v0x184bab0_0 .net "from_d3", 0 0, L_0x186d3d0;  1 drivers
v0x184bb80_0 .net "from_d4", 0 0, L_0x186d1b0;  1 drivers
v0x184af20_0 .net "from_d5", 0 0, L_0x186c960;  1 drivers
v0x184be30_0 .net "from_d6", 0 0, L_0x186ccd0;  1 drivers
v0x184bf00_0 .net "from_d7", 0 0, L_0x186cb80;  1 drivers
L_0x7ff9871d02a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x184bfd0_0 .net "high", 0 0, L_0x7ff9871d02a0;  1 drivers
v0x184c180_0 .net "q0", 0 0, v0x1846b10_0;  1 drivers
v0x184c220_0 .net "q1", 0 0, v0x1847270_0;  1 drivers
v0x184c2c0_0 .net "q2", 0 0, v0x18479c0_0;  1 drivers
v0x184c360_0 .net "q3", 0 0, v0x18480c0_0;  1 drivers
v0x184c430_0 .net "q4", 0 0, v0x18488e0_0;  1 drivers
v0x184c500_0 .net "q5", 0 0, v0x1848f80_0;  1 drivers
v0x184c5d0_0 .net "q6", 0 0, v0x1849610_0;  1 drivers
v0x184c6a0_0 .net "q7", 0 0, v0x1849cf0_0;  1 drivers
S_0x1846570 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x1846110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x186e2e0 .functor NOT 1, v0x1846b10_0, C4<0>, C4<0>, C4<0>;
v0x18468a0_0 .net "clk", 0 0, L_0x186c880;  alias, 1 drivers
v0x1846980_0 .net "d", 0 0, L_0x186dbc0;  alias, 1 drivers
v0x1846a40_0 .net "en", 0 0, L_0x7ff9871d02a0;  alias, 1 drivers
v0x1846b10_0 .var "q", 0 0;
v0x1846bd0_0 .net8 "q_bar", 0 0, RS_0x7ff98727e628;  alias, 8 drivers
E_0x1846820 .event posedge, v0x1846a40_0, v0x18468a0_0;
S_0x1846d80 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x1846110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x186e230 .functor NOT 1, v0x1847270_0, C4<0>, C4<0>, C4<0>;
v0x1847000_0 .net "clk", 0 0, L_0x186c880;  alias, 1 drivers
v0x18470d0_0 .net "d", 0 0, L_0x186dab0;  alias, 1 drivers
v0x1847170_0 .net "en", 0 0, L_0x7ff9871d02a0;  alias, 1 drivers
v0x1847270_0 .var "q", 0 0;
v0x1847310_0 .net8 "q_bar", 0 0, RS_0x7ff98727e628;  alias, 8 drivers
S_0x1847490 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x1846110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x186e180 .functor NOT 1, v0x18479c0_0, C4<0>, C4<0>, C4<0>;
v0x1847720_0 .net "clk", 0 0, L_0x186c880;  alias, 1 drivers
v0x1847810_0 .net "d", 0 0, L_0x186d530;  alias, 1 drivers
v0x18478d0_0 .net "en", 0 0, L_0x7ff9871d02a0;  alias, 1 drivers
v0x18479c0_0 .var "q", 0 0;
v0x1847a60_0 .net8 "q_bar", 0 0, RS_0x7ff98727e628;  alias, 8 drivers
S_0x1847c40 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x1846110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x186e0d0 .functor NOT 1, v0x18480c0_0, C4<0>, C4<0>, C4<0>;
v0x1847ea0_0 .net "clk", 0 0, L_0x186c880;  alias, 1 drivers
v0x1847f60_0 .net "d", 0 0, L_0x186d3d0;  alias, 1 drivers
v0x1848020_0 .net "en", 0 0, L_0x7ff9871d02a0;  alias, 1 drivers
v0x18480c0_0 .var "q", 0 0;
v0x1848160_0 .net8 "q_bar", 0 0, RS_0x7ff98727e628;  alias, 8 drivers
S_0x18482f0 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x1846110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x186e020 .functor NOT 1, v0x18488e0_0, C4<0>, C4<0>, C4<0>;
v0x18485a0_0 .net "clk", 0 0, L_0x186c880;  alias, 1 drivers
v0x18486f0_0 .net "d", 0 0, L_0x186d1b0;  alias, 1 drivers
v0x18487b0_0 .net "en", 0 0, L_0x7ff9871d02a0;  alias, 1 drivers
v0x18488e0_0 .var "q", 0 0;
v0x1848980_0 .net8 "q_bar", 0 0, RS_0x7ff98727e628;  alias, 8 drivers
S_0x1848b50 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x1846110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x186df90 .functor NOT 1, v0x1848f80_0, C4<0>, C4<0>, C4<0>;
v0x1848d60_0 .net "clk", 0 0, L_0x186c880;  alias, 1 drivers
v0x1848e20_0 .net "d", 0 0, L_0x186c960;  alias, 1 drivers
v0x1848ee0_0 .net "en", 0 0, L_0x7ff9871d02a0;  alias, 1 drivers
v0x1848f80_0 .var "q", 0 0;
v0x1849020_0 .net8 "q_bar", 0 0, RS_0x7ff98727e628;  alias, 8 drivers
S_0x1849160 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x1846110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x186df20 .functor NOT 1, v0x1849610_0, C4<0>, C4<0>, C4<0>;
v0x18493c0_0 .net "clk", 0 0, L_0x186c880;  alias, 1 drivers
v0x1849480_0 .net "d", 0 0, L_0x186ccd0;  alias, 1 drivers
v0x1849540_0 .net "en", 0 0, L_0x7ff9871d02a0;  alias, 1 drivers
v0x1849610_0 .var "q", 0 0;
v0x18496b0_0 .net8 "q_bar", 0 0, RS_0x7ff98727e628;  alias, 8 drivers
S_0x1849840 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x1846110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x186deb0 .functor NOT 1, v0x1849cf0_0, C4<0>, C4<0>, C4<0>;
v0x1849aa0_0 .net "clk", 0 0, L_0x186c880;  alias, 1 drivers
v0x1849b60_0 .net "d", 0 0, L_0x186cb80;  alias, 1 drivers
v0x1849c20_0 .net "en", 0 0, L_0x7ff9871d02a0;  alias, 1 drivers
v0x1849cf0_0 .var "q", 0 0;
v0x1849d90_0 .net8 "q_bar", 0 0, RS_0x7ff98727e628;  alias, 8 drivers
S_0x184cc20 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1845c50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x186c880 .functor OR 1, v0x18617b0_0, L_0x1868050, C4<0>, C4<0>;
v0x184ce70_0 .net "a", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x184cf30_0 .net "b", 0 0, L_0x1868050;  alias, 1 drivers
v0x184d080_0 .net "y", 0 0, L_0x186c880;  alias, 1 drivers
S_0x184d670 .scope module, "TEMP_REGISTER_A" "register_ab8" 20 58, 33 6 0, S_0x179fa10;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1854af0_0 .net "DATA_IN", 7 0, L_0x1882ad0;  alias, 1 drivers
v0x1854c40_0 .net "DATA_OUT", 7 0, L_0x1871880;  alias, 1 drivers
v0x1854d00_0 .net "ENABLE_CLK", 0 0, L_0x1871e80;  1 drivers
L_0x7ff9871d02e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1854dd0_0 .net "LOW", 0 0, L_0x7ff9871d02e8;  1 drivers
v0x1854ec0_0 .net "SYSTEM_CLK", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x1854fb0_0 .net "W1", 0 0, L_0x186f340;  1 drivers
S_0x184d8c0 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x184d670;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x186f3b0 .functor NOT 1, L_0x7ff9871d02e8, C4<0>, C4<0>, C4<0>;
v0x184dd30_0 .net "CLK", 0 0, L_0x186f340;  alias, 1 drivers
v0x1854290_0 .net "D", 7 0, L_0x1882ad0;  alias, 1 drivers
v0x1854350_0 .net "EN", 0 0, L_0x186f3b0;  1 drivers
v0x1854420_0 .net "EN_BAR", 0 0, L_0x7ff9871d02e8;  alias, 1 drivers
v0x18544f0_0 .net "Q", 7 0, L_0x1871880;  alias, 1 drivers
L_0x1851a20 .part L_0x1882ad0, 0, 1;
L_0x18711f0 .part L_0x1882ad0, 1, 1;
L_0x1871290 .part L_0x1882ad0, 2, 1;
L_0x1871380 .part L_0x1882ad0, 3, 1;
L_0x1871470 .part L_0x1882ad0, 4, 1;
L_0x1871560 .part L_0x1882ad0, 5, 1;
L_0x1871650 .part L_0x1882ad0, 6, 1;
L_0x1871740 .part L_0x1882ad0, 7, 1;
LS_0x1871880_0_0 .concat8 [ 1 1 1 1], v0x184e530_0, v0x184ec90_0, v0x184f3e0_0, v0x184fae0_0;
LS_0x1871880_0_4 .concat8 [ 1 1 1 1], v0x1850300_0, v0x18509a0_0, v0x1851030_0, v0x1851710_0;
L_0x1871880 .concat8 [ 4 4 0 0], LS_0x1871880_0_0, LS_0x1871880_0_4;
S_0x184db30 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x184d8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x186f4b0 .functor NOT 1, L_0x7ff9871d02e8, C4<0>, C4<0>, C4<0>;
L_0x186f540 .functor AND 1, L_0x1871740, L_0x186f4b0, C4<1>, C4<1>;
L_0x186f5d0 .functor AND 1, L_0x7ff9871d02e8, v0x1851710_0, C4<1>, C4<1>;
L_0x186f640 .functor OR 1, L_0x186f540, L_0x186f5d0, C4<0>, C4<0>;
L_0x186f6b0 .functor AND 1, L_0x1871650, L_0x186f4b0, C4<1>, C4<1>;
L_0x186f720 .functor AND 1, L_0x7ff9871d02e8, v0x1851030_0, C4<1>, C4<1>;
L_0x186f790 .functor OR 1, L_0x186f6b0, L_0x186f720, C4<0>, C4<0>;
L_0x186f800 .functor AND 1, L_0x1871560, L_0x186f4b0, C4<1>, C4<1>;
L_0x186f900 .functor AND 1, L_0x7ff9871d02e8, v0x18509a0_0, C4<1>, C4<1>;
L_0x186fa80 .functor OR 1, L_0x186f800, L_0x186f900, C4<0>, C4<0>;
L_0x186fbe0 .functor AND 1, L_0x1871470, L_0x186f4b0, C4<1>, C4<1>;
L_0x186fc50 .functor AND 1, L_0x7ff9871d02e8, v0x1850300_0, C4<1>, C4<1>;
L_0x186fd30 .functor OR 1, L_0x186fbe0, L_0x186fc50, C4<0>, C4<0>;
L_0x186fe90 .functor AND 1, L_0x1871380, L_0x186f4b0, C4<1>, C4<1>;
L_0x186fcc0 .functor AND 1, L_0x7ff9871d02e8, v0x184fae0_0, C4<1>, C4<1>;
L_0x186ff50 .functor OR 1, L_0x186fe90, L_0x186fcc0, C4<0>, C4<0>;
L_0x1870140 .functor AND 1, L_0x1871290, L_0x186f4b0, C4<1>, C4<1>;
L_0x18701b0 .functor AND 1, L_0x7ff9871d02e8, v0x184f3e0_0, C4<1>, C4<1>;
L_0x18700b0 .functor OR 1, L_0x1870140, L_0x18701b0, C4<0>, C4<0>;
L_0x1870400 .functor AND 1, L_0x18711f0, L_0x186f4b0, C4<1>, C4<1>;
L_0x186f870 .functor AND 1, L_0x7ff9871d02e8, v0x184ec90_0, C4<1>, C4<1>;
L_0x1870630 .functor OR 1, L_0x1870400, L_0x186f870, C4<0>, C4<0>;
L_0x1870580 .functor AND 1, L_0x1851a20, L_0x186f4b0, C4<1>, C4<1>;
L_0x1870800 .functor AND 1, L_0x7ff9871d02e8, v0x184e530_0, C4<1>, C4<1>;
L_0x1870740 .functor OR 1, L_0x1870580, L_0x1870800, C4<0>, C4<0>;
RS_0x7ff98727fbe8 .resolv tri, L_0x1870a30, L_0x1870aa0, L_0x1870b10, L_0x1870b80, L_0x1870c30, L_0x1870ce0, L_0x1870d90, L_0x1870e40;
v0x1851940_0 .net8 "NOTHING", 0 0, RS_0x7ff98727fbe8;  8 drivers
v0x1851b10_0 .net *"_ivl_10", 0 0, L_0x186f6b0;  1 drivers
v0x1851bb0_0 .net *"_ivl_12", 0 0, L_0x186f720;  1 drivers
v0x1851c50_0 .net *"_ivl_16", 0 0, L_0x186f800;  1 drivers
v0x1851d10_0 .net *"_ivl_18", 0 0, L_0x186f900;  1 drivers
v0x1851e40_0 .net *"_ivl_22", 0 0, L_0x186fbe0;  1 drivers
v0x1851f20_0 .net *"_ivl_24", 0 0, L_0x186fc50;  1 drivers
v0x1852000_0 .net *"_ivl_28", 0 0, L_0x186fe90;  1 drivers
v0x18520e0_0 .net *"_ivl_30", 0 0, L_0x186fcc0;  1 drivers
v0x1852250_0 .net *"_ivl_34", 0 0, L_0x1870140;  1 drivers
v0x1852330_0 .net *"_ivl_36", 0 0, L_0x18701b0;  1 drivers
v0x1852410_0 .net *"_ivl_4", 0 0, L_0x186f540;  1 drivers
v0x18524f0_0 .net *"_ivl_40", 0 0, L_0x1870400;  1 drivers
v0x18525d0_0 .net *"_ivl_42", 0 0, L_0x186f870;  1 drivers
v0x18526b0_0 .net *"_ivl_46", 0 0, L_0x1870580;  1 drivers
v0x1852790_0 .net *"_ivl_48", 0 0, L_0x1870800;  1 drivers
v0x1852870_0 .net *"_ivl_6", 0 0, L_0x186f5d0;  1 drivers
v0x1852a20_0 .net "clk", 0 0, L_0x186f340;  alias, 1 drivers
v0x1852bd0_0 .net "d0", 0 0, L_0x1851a20;  1 drivers
v0x1852c70_0 .net "d1", 0 0, L_0x18711f0;  1 drivers
v0x1852d10_0 .net "d2", 0 0, L_0x1871290;  1 drivers
v0x1852db0_0 .net "d3", 0 0, L_0x1871380;  1 drivers
v0x1852e50_0 .net "d4", 0 0, L_0x1871470;  1 drivers
v0x1852ef0_0 .net "d5", 0 0, L_0x1871560;  1 drivers
v0x1852f90_0 .net "d6", 0 0, L_0x1871650;  1 drivers
v0x1853050_0 .net "d7", 0 0, L_0x1871740;  1 drivers
v0x1853110_0 .net "en", 0 0, L_0x186f4b0;  1 drivers
v0x18531d0_0 .net "en_bar", 0 0, L_0x7ff9871d02e8;  alias, 1 drivers
v0x1853290_0 .net "from_d0", 0 0, L_0x1870740;  1 drivers
v0x1853330_0 .net "from_d1", 0 0, L_0x1870630;  1 drivers
v0x1853400_0 .net "from_d2", 0 0, L_0x18700b0;  1 drivers
v0x18534d0_0 .net "from_d3", 0 0, L_0x186ff50;  1 drivers
v0x18535a0_0 .net "from_d4", 0 0, L_0x186fd30;  1 drivers
v0x1852940_0 .net "from_d5", 0 0, L_0x186fa80;  1 drivers
v0x1853850_0 .net "from_d6", 0 0, L_0x186f790;  1 drivers
v0x1853920_0 .net "from_d7", 0 0, L_0x186f640;  1 drivers
L_0x7ff9871d0330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x18539f0_0 .net "high", 0 0, L_0x7ff9871d0330;  1 drivers
v0x1853ba0_0 .net "q0", 0 0, v0x184e530_0;  1 drivers
v0x1853c40_0 .net "q1", 0 0, v0x184ec90_0;  1 drivers
v0x1853ce0_0 .net "q2", 0 0, v0x184f3e0_0;  1 drivers
v0x1853d80_0 .net "q3", 0 0, v0x184fae0_0;  1 drivers
v0x1853e50_0 .net "q4", 0 0, v0x1850300_0;  1 drivers
v0x1853f20_0 .net "q5", 0 0, v0x18509a0_0;  1 drivers
v0x1853ff0_0 .net "q6", 0 0, v0x1851030_0;  1 drivers
v0x18540c0_0 .net "q7", 0 0, v0x1851710_0;  1 drivers
S_0x184df90 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x184db30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1870e40 .functor NOT 1, v0x184e530_0, C4<0>, C4<0>, C4<0>;
v0x184e2c0_0 .net "clk", 0 0, L_0x186f340;  alias, 1 drivers
v0x184e3a0_0 .net "d", 0 0, L_0x1870740;  alias, 1 drivers
v0x184e460_0 .net "en", 0 0, L_0x7ff9871d0330;  alias, 1 drivers
v0x184e530_0 .var "q", 0 0;
v0x184e5f0_0 .net8 "q_bar", 0 0, RS_0x7ff98727fbe8;  alias, 8 drivers
E_0x184e240 .event posedge, v0x184e460_0, v0x184e2c0_0;
S_0x184e7a0 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x184db30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1870d90 .functor NOT 1, v0x184ec90_0, C4<0>, C4<0>, C4<0>;
v0x184ea20_0 .net "clk", 0 0, L_0x186f340;  alias, 1 drivers
v0x184eaf0_0 .net "d", 0 0, L_0x1870630;  alias, 1 drivers
v0x184eb90_0 .net "en", 0 0, L_0x7ff9871d0330;  alias, 1 drivers
v0x184ec90_0 .var "q", 0 0;
v0x184ed30_0 .net8 "q_bar", 0 0, RS_0x7ff98727fbe8;  alias, 8 drivers
S_0x184eeb0 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x184db30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1870ce0 .functor NOT 1, v0x184f3e0_0, C4<0>, C4<0>, C4<0>;
v0x184f140_0 .net "clk", 0 0, L_0x186f340;  alias, 1 drivers
v0x184f230_0 .net "d", 0 0, L_0x18700b0;  alias, 1 drivers
v0x184f2f0_0 .net "en", 0 0, L_0x7ff9871d0330;  alias, 1 drivers
v0x184f3e0_0 .var "q", 0 0;
v0x184f480_0 .net8 "q_bar", 0 0, RS_0x7ff98727fbe8;  alias, 8 drivers
S_0x184f660 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x184db30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1870c30 .functor NOT 1, v0x184fae0_0, C4<0>, C4<0>, C4<0>;
v0x184f8c0_0 .net "clk", 0 0, L_0x186f340;  alias, 1 drivers
v0x184f980_0 .net "d", 0 0, L_0x186ff50;  alias, 1 drivers
v0x184fa40_0 .net "en", 0 0, L_0x7ff9871d0330;  alias, 1 drivers
v0x184fae0_0 .var "q", 0 0;
v0x184fb80_0 .net8 "q_bar", 0 0, RS_0x7ff98727fbe8;  alias, 8 drivers
S_0x184fd10 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x184db30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1870b80 .functor NOT 1, v0x1850300_0, C4<0>, C4<0>, C4<0>;
v0x184ffc0_0 .net "clk", 0 0, L_0x186f340;  alias, 1 drivers
v0x1850110_0 .net "d", 0 0, L_0x186fd30;  alias, 1 drivers
v0x18501d0_0 .net "en", 0 0, L_0x7ff9871d0330;  alias, 1 drivers
v0x1850300_0 .var "q", 0 0;
v0x18503a0_0 .net8 "q_bar", 0 0, RS_0x7ff98727fbe8;  alias, 8 drivers
S_0x1850570 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x184db30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1870b10 .functor NOT 1, v0x18509a0_0, C4<0>, C4<0>, C4<0>;
v0x1850780_0 .net "clk", 0 0, L_0x186f340;  alias, 1 drivers
v0x1850840_0 .net "d", 0 0, L_0x186fa80;  alias, 1 drivers
v0x1850900_0 .net "en", 0 0, L_0x7ff9871d0330;  alias, 1 drivers
v0x18509a0_0 .var "q", 0 0;
v0x1850a40_0 .net8 "q_bar", 0 0, RS_0x7ff98727fbe8;  alias, 8 drivers
S_0x1850b80 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x184db30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1870aa0 .functor NOT 1, v0x1851030_0, C4<0>, C4<0>, C4<0>;
v0x1850de0_0 .net "clk", 0 0, L_0x186f340;  alias, 1 drivers
v0x1850ea0_0 .net "d", 0 0, L_0x186f790;  alias, 1 drivers
v0x1850f60_0 .net "en", 0 0, L_0x7ff9871d0330;  alias, 1 drivers
v0x1851030_0 .var "q", 0 0;
v0x18510d0_0 .net8 "q_bar", 0 0, RS_0x7ff98727fbe8;  alias, 8 drivers
S_0x1851260 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x184db30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1870a30 .functor NOT 1, v0x1851710_0, C4<0>, C4<0>, C4<0>;
v0x18514c0_0 .net "clk", 0 0, L_0x186f340;  alias, 1 drivers
v0x1851580_0 .net "d", 0 0, L_0x186f640;  alias, 1 drivers
v0x1851640_0 .net "en", 0 0, L_0x7ff9871d0330;  alias, 1 drivers
v0x1851710_0 .var "q", 0 0;
v0x18517b0_0 .net8 "q_bar", 0 0, RS_0x7ff98727fbe8;  alias, 8 drivers
S_0x1854620 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x184d670;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x186f340 .functor OR 1, v0x18617b0_0, L_0x1871e80, C4<0>, C4<0>;
v0x1854870_0 .net "a", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x1854930_0 .net "b", 0 0, L_0x1871e80;  alias, 1 drivers
v0x18549f0_0 .net "y", 0 0, L_0x186f340;  alias, 1 drivers
S_0x1855090 .scope module, "TEMP_REGISTER_B" "register_ab8" 20 66, 33 6 0, S_0x179fa10;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x185c510_0 .net "DATA_IN", 7 0, L_0x1882ad0;  alias, 1 drivers
v0x185c5d0_0 .net "DATA_OUT", 7 0, L_0x1874530;  alias, 1 drivers
v0x185c6e0_0 .net "ENABLE_CLK", 0 0, L_0x1874b30;  1 drivers
L_0x7ff9871d0378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x185c7b0_0 .net "LOW", 0 0, L_0x7ff9871d0378;  1 drivers
v0x185c8a0_0 .net "SYSTEM_CLK", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x185c990_0 .net "W1", 0 0, L_0x1871f20;  1 drivers
S_0x18552e0 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1855090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x1871f90 .functor NOT 1, L_0x7ff9871d0378, C4<0>, C4<0>, C4<0>;
v0x1855750_0 .net "CLK", 0 0, L_0x1871f20;  alias, 1 drivers
v0x185bcb0_0 .net "D", 7 0, L_0x1882ad0;  alias, 1 drivers
v0x185bd70_0 .net "EN", 0 0, L_0x1871f90;  1 drivers
v0x185be40_0 .net "EN_BAR", 0 0, L_0x7ff9871d0378;  alias, 1 drivers
v0x185bf10_0 .net "Q", 7 0, L_0x1874530;  alias, 1 drivers
L_0x1859440 .part L_0x1882ad0, 0, 1;
L_0x1871100 .part L_0x1882ad0, 1, 1;
L_0x1873f40 .part L_0x1882ad0, 2, 1;
L_0x1874030 .part L_0x1882ad0, 3, 1;
L_0x1874120 .part L_0x1882ad0, 4, 1;
L_0x1874210 .part L_0x1882ad0, 5, 1;
L_0x1874300 .part L_0x1882ad0, 6, 1;
L_0x18743f0 .part L_0x1882ad0, 7, 1;
LS_0x1874530_0_0 .concat8 [ 1 1 1 1], v0x1855f50_0, v0x18566b0_0, v0x1856e00_0, v0x1857500_0;
LS_0x1874530_0_4 .concat8 [ 1 1 1 1], v0x1857d20_0, v0x18583c0_0, v0x1858a50_0, v0x1859130_0;
L_0x1874530 .concat8 [ 4 4 0 0], LS_0x1874530_0_0, LS_0x1874530_0_4;
S_0x1855550 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x18552e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x18720b0 .functor NOT 1, L_0x7ff9871d0378, C4<0>, C4<0>, C4<0>;
L_0x1872140 .functor AND 1, L_0x18743f0, L_0x18720b0, C4<1>, C4<1>;
L_0x18721d0 .functor AND 1, L_0x7ff9871d0378, v0x1859130_0, C4<1>, C4<1>;
L_0x1872240 .functor OR 1, L_0x1872140, L_0x18721d0, C4<0>, C4<0>;
L_0x18722b0 .functor AND 1, L_0x1874300, L_0x18720b0, C4<1>, C4<1>;
L_0x1872320 .functor AND 1, L_0x7ff9871d0378, v0x1858a50_0, C4<1>, C4<1>;
L_0x1872390 .functor OR 1, L_0x18722b0, L_0x1872320, C4<0>, C4<0>;
L_0x1872450 .functor AND 1, L_0x1874210, L_0x18720b0, C4<1>, C4<1>;
L_0x1872550 .functor AND 1, L_0x7ff9871d0378, v0x18583c0_0, C4<1>, C4<1>;
L_0x18726d0 .functor OR 1, L_0x1872450, L_0x1872550, C4<0>, C4<0>;
L_0x1872830 .functor AND 1, L_0x1874120, L_0x18720b0, C4<1>, C4<1>;
L_0x18728a0 .functor AND 1, L_0x7ff9871d0378, v0x1857d20_0, C4<1>, C4<1>;
L_0x1872980 .functor OR 1, L_0x1872830, L_0x18728a0, C4<0>, C4<0>;
L_0x1872ae0 .functor AND 1, L_0x1874030, L_0x18720b0, C4<1>, C4<1>;
L_0x1872910 .functor AND 1, L_0x7ff9871d0378, v0x1857500_0, C4<1>, C4<1>;
L_0x1872ba0 .functor OR 1, L_0x1872ae0, L_0x1872910, C4<0>, C4<0>;
L_0x1872d90 .functor AND 1, L_0x1873f40, L_0x18720b0, C4<1>, C4<1>;
L_0x1872e00 .functor AND 1, L_0x7ff9871d0378, v0x1856e00_0, C4<1>, C4<1>;
L_0x1872d00 .functor OR 1, L_0x1872d90, L_0x1872e00, C4<0>, C4<0>;
L_0x1873050 .functor AND 1, L_0x1871100, L_0x18720b0, C4<1>, C4<1>;
L_0x18724c0 .functor AND 1, L_0x7ff9871d0378, v0x18566b0_0, C4<1>, C4<1>;
L_0x1873280 .functor OR 1, L_0x1873050, L_0x18724c0, C4<0>, C4<0>;
L_0x18731d0 .functor AND 1, L_0x1859440, L_0x18720b0, C4<1>, C4<1>;
L_0x1873450 .functor AND 1, L_0x7ff9871d0378, v0x1855f50_0, C4<1>, C4<1>;
L_0x1873390 .functor OR 1, L_0x18731d0, L_0x1873450, C4<0>, C4<0>;
RS_0x7ff9872811a8 .resolv tri, L_0x1873680, L_0x18736f0, L_0x1873760, L_0x18737d0, L_0x1873880, L_0x1873930, L_0x18739e0, L_0x1873a90;
v0x1859360_0 .net8 "NOTHING", 0 0, RS_0x7ff9872811a8;  8 drivers
v0x1859530_0 .net *"_ivl_10", 0 0, L_0x18722b0;  1 drivers
v0x18595d0_0 .net *"_ivl_12", 0 0, L_0x1872320;  1 drivers
v0x1859670_0 .net *"_ivl_16", 0 0, L_0x1872450;  1 drivers
v0x1859730_0 .net *"_ivl_18", 0 0, L_0x1872550;  1 drivers
v0x1859860_0 .net *"_ivl_22", 0 0, L_0x1872830;  1 drivers
v0x1859940_0 .net *"_ivl_24", 0 0, L_0x18728a0;  1 drivers
v0x1859a20_0 .net *"_ivl_28", 0 0, L_0x1872ae0;  1 drivers
v0x1859b00_0 .net *"_ivl_30", 0 0, L_0x1872910;  1 drivers
v0x1859c70_0 .net *"_ivl_34", 0 0, L_0x1872d90;  1 drivers
v0x1859d50_0 .net *"_ivl_36", 0 0, L_0x1872e00;  1 drivers
v0x1859e30_0 .net *"_ivl_4", 0 0, L_0x1872140;  1 drivers
v0x1859f10_0 .net *"_ivl_40", 0 0, L_0x1873050;  1 drivers
v0x1859ff0_0 .net *"_ivl_42", 0 0, L_0x18724c0;  1 drivers
v0x185a0d0_0 .net *"_ivl_46", 0 0, L_0x18731d0;  1 drivers
v0x185a1b0_0 .net *"_ivl_48", 0 0, L_0x1873450;  1 drivers
v0x185a290_0 .net *"_ivl_6", 0 0, L_0x18721d0;  1 drivers
v0x185a440_0 .net "clk", 0 0, L_0x1871f20;  alias, 1 drivers
v0x185a5f0_0 .net "d0", 0 0, L_0x1859440;  1 drivers
v0x185a690_0 .net "d1", 0 0, L_0x1871100;  1 drivers
v0x185a730_0 .net "d2", 0 0, L_0x1873f40;  1 drivers
v0x185a7d0_0 .net "d3", 0 0, L_0x1874030;  1 drivers
v0x185a870_0 .net "d4", 0 0, L_0x1874120;  1 drivers
v0x185a910_0 .net "d5", 0 0, L_0x1874210;  1 drivers
v0x185a9b0_0 .net "d6", 0 0, L_0x1874300;  1 drivers
v0x185aa70_0 .net "d7", 0 0, L_0x18743f0;  1 drivers
v0x185ab30_0 .net "en", 0 0, L_0x18720b0;  1 drivers
v0x185abf0_0 .net "en_bar", 0 0, L_0x7ff9871d0378;  alias, 1 drivers
v0x185acb0_0 .net "from_d0", 0 0, L_0x1873390;  1 drivers
v0x185ad50_0 .net "from_d1", 0 0, L_0x1873280;  1 drivers
v0x185ae20_0 .net "from_d2", 0 0, L_0x1872d00;  1 drivers
v0x185aef0_0 .net "from_d3", 0 0, L_0x1872ba0;  1 drivers
v0x185afc0_0 .net "from_d4", 0 0, L_0x1872980;  1 drivers
v0x185a360_0 .net "from_d5", 0 0, L_0x18726d0;  1 drivers
v0x185b270_0 .net "from_d6", 0 0, L_0x1872390;  1 drivers
v0x185b340_0 .net "from_d7", 0 0, L_0x1872240;  1 drivers
L_0x7ff9871d03c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x185b410_0 .net "high", 0 0, L_0x7ff9871d03c0;  1 drivers
v0x185b5c0_0 .net "q0", 0 0, v0x1855f50_0;  1 drivers
v0x185b660_0 .net "q1", 0 0, v0x18566b0_0;  1 drivers
v0x185b700_0 .net "q2", 0 0, v0x1856e00_0;  1 drivers
v0x185b7a0_0 .net "q3", 0 0, v0x1857500_0;  1 drivers
v0x185b870_0 .net "q4", 0 0, v0x1857d20_0;  1 drivers
v0x185b940_0 .net "q5", 0 0, v0x18583c0_0;  1 drivers
v0x185ba10_0 .net "q6", 0 0, v0x1858a50_0;  1 drivers
v0x185bae0_0 .net "q7", 0 0, v0x1859130_0;  1 drivers
S_0x18559b0 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x1855550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1873a90 .functor NOT 1, v0x1855f50_0, C4<0>, C4<0>, C4<0>;
v0x1855ce0_0 .net "clk", 0 0, L_0x1871f20;  alias, 1 drivers
v0x1855dc0_0 .net "d", 0 0, L_0x1873390;  alias, 1 drivers
v0x1855e80_0 .net "en", 0 0, L_0x7ff9871d03c0;  alias, 1 drivers
v0x1855f50_0 .var "q", 0 0;
v0x1856010_0 .net8 "q_bar", 0 0, RS_0x7ff9872811a8;  alias, 8 drivers
E_0x1855c60 .event posedge, v0x1855e80_0, v0x1855ce0_0;
S_0x18561c0 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x1855550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x18739e0 .functor NOT 1, v0x18566b0_0, C4<0>, C4<0>, C4<0>;
v0x1856440_0 .net "clk", 0 0, L_0x1871f20;  alias, 1 drivers
v0x1856510_0 .net "d", 0 0, L_0x1873280;  alias, 1 drivers
v0x18565b0_0 .net "en", 0 0, L_0x7ff9871d03c0;  alias, 1 drivers
v0x18566b0_0 .var "q", 0 0;
v0x1856750_0 .net8 "q_bar", 0 0, RS_0x7ff9872811a8;  alias, 8 drivers
S_0x18568d0 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x1855550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1873930 .functor NOT 1, v0x1856e00_0, C4<0>, C4<0>, C4<0>;
v0x1856b60_0 .net "clk", 0 0, L_0x1871f20;  alias, 1 drivers
v0x1856c50_0 .net "d", 0 0, L_0x1872d00;  alias, 1 drivers
v0x1856d10_0 .net "en", 0 0, L_0x7ff9871d03c0;  alias, 1 drivers
v0x1856e00_0 .var "q", 0 0;
v0x1856ea0_0 .net8 "q_bar", 0 0, RS_0x7ff9872811a8;  alias, 8 drivers
S_0x1857080 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x1855550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1873880 .functor NOT 1, v0x1857500_0, C4<0>, C4<0>, C4<0>;
v0x18572e0_0 .net "clk", 0 0, L_0x1871f20;  alias, 1 drivers
v0x18573a0_0 .net "d", 0 0, L_0x1872ba0;  alias, 1 drivers
v0x1857460_0 .net "en", 0 0, L_0x7ff9871d03c0;  alias, 1 drivers
v0x1857500_0 .var "q", 0 0;
v0x18575a0_0 .net8 "q_bar", 0 0, RS_0x7ff9872811a8;  alias, 8 drivers
S_0x1857730 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x1855550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x18737d0 .functor NOT 1, v0x1857d20_0, C4<0>, C4<0>, C4<0>;
v0x18579e0_0 .net "clk", 0 0, L_0x1871f20;  alias, 1 drivers
v0x1857b30_0 .net "d", 0 0, L_0x1872980;  alias, 1 drivers
v0x1857bf0_0 .net "en", 0 0, L_0x7ff9871d03c0;  alias, 1 drivers
v0x1857d20_0 .var "q", 0 0;
v0x1857dc0_0 .net8 "q_bar", 0 0, RS_0x7ff9872811a8;  alias, 8 drivers
S_0x1857f90 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x1855550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1873760 .functor NOT 1, v0x18583c0_0, C4<0>, C4<0>, C4<0>;
v0x18581a0_0 .net "clk", 0 0, L_0x1871f20;  alias, 1 drivers
v0x1858260_0 .net "d", 0 0, L_0x18726d0;  alias, 1 drivers
v0x1858320_0 .net "en", 0 0, L_0x7ff9871d03c0;  alias, 1 drivers
v0x18583c0_0 .var "q", 0 0;
v0x1858460_0 .net8 "q_bar", 0 0, RS_0x7ff9872811a8;  alias, 8 drivers
S_0x18585a0 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x1855550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x18736f0 .functor NOT 1, v0x1858a50_0, C4<0>, C4<0>, C4<0>;
v0x1858800_0 .net "clk", 0 0, L_0x1871f20;  alias, 1 drivers
v0x18588c0_0 .net "d", 0 0, L_0x1872390;  alias, 1 drivers
v0x1858980_0 .net "en", 0 0, L_0x7ff9871d03c0;  alias, 1 drivers
v0x1858a50_0 .var "q", 0 0;
v0x1858af0_0 .net8 "q_bar", 0 0, RS_0x7ff9872811a8;  alias, 8 drivers
S_0x1858c80 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x1855550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1873680 .functor NOT 1, v0x1859130_0, C4<0>, C4<0>, C4<0>;
v0x1858ee0_0 .net "clk", 0 0, L_0x1871f20;  alias, 1 drivers
v0x1858fa0_0 .net "d", 0 0, L_0x1872240;  alias, 1 drivers
v0x1859060_0 .net "en", 0 0, L_0x7ff9871d03c0;  alias, 1 drivers
v0x1859130_0 .var "q", 0 0;
v0x18591d0_0 .net8 "q_bar", 0 0, RS_0x7ff9872811a8;  alias, 8 drivers
S_0x185c040 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1855090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1871f20 .functor OR 1, v0x18617b0_0, L_0x1874b30, C4<0>, C4<0>;
v0x185c290_0 .net "a", 0 0, v0x18617b0_0;  alias, 1 drivers
v0x185c350_0 .net "b", 0 0, L_0x1874b30;  alias, 1 drivers
v0x185c410_0 .net "y", 0 0, L_0x1871f20;  alias, 1 drivers
S_0x185ca70 .scope module, "ZP_BIT1" "zp_bit" 20 112, 38 6 0, S_0x179fa10;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "F8";
    .port_info 1 /OUTPUT 1 "ZP_BAR";
v0x185eb70_0 .net "F8", 7 0, L_0x1873d30;  alias, 1 drivers
v0x185eca0_0 .net "W", 3 0, L_0x1886170;  1 drivers
v0x185ed80_0 .net "ZP_BAR", 0 0, L_0x1886540;  1 drivers
L_0x18859e0 .part L_0x1873d30, 0, 1;
L_0x1885a80 .part L_0x1873d30, 1, 1;
L_0x1885b90 .part L_0x1873d30, 2, 1;
L_0x1885d40 .part L_0x1873d30, 3, 1;
L_0x1885de0 .part L_0x1873d30, 4, 1;
L_0x1885e80 .part L_0x1873d30, 5, 1;
L_0x1885f90 .part L_0x1873d30, 6, 1;
L_0x1886030 .part L_0x1873d30, 7, 1;
L_0x1886170 .concat8 [ 1 1 1 1], L_0x1883a00, L_0x1885b20, L_0x18699b0, L_0x1885f20;
L_0x1886650 .part L_0x1886170, 0, 1;
L_0x1886790 .part L_0x1886170, 1, 1;
L_0x1886830 .part L_0x1886170, 2, 1;
L_0x1886a20 .part L_0x1886170, 3, 1;
S_0x185cd40 .scope module, "U1" "nor2" 38 14, 39 2 0, S_0x185ca70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1883a00 .functor NOR 1, L_0x18859e0, L_0x1885a80, C4<0>, C4<0>;
v0x185cf60_0 .net "a", 0 0, L_0x18859e0;  1 drivers
v0x185d040_0 .net "b", 0 0, L_0x1885a80;  1 drivers
v0x185d100_0 .net "y", 0 0, L_0x1883a00;  1 drivers
S_0x185d220 .scope module, "U2" "nor2" 38 20, 39 2 0, S_0x185ca70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1885b20 .functor NOR 1, L_0x1885b90, L_0x1885d40, C4<0>, C4<0>;
v0x185d450_0 .net "a", 0 0, L_0x1885b90;  1 drivers
v0x185d530_0 .net "b", 0 0, L_0x1885d40;  1 drivers
v0x185d5f0_0 .net "y", 0 0, L_0x1885b20;  1 drivers
S_0x185d710 .scope module, "U3" "nor2" 38 26, 39 2 0, S_0x185ca70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x18699b0 .functor NOR 1, L_0x1885de0, L_0x1885e80, C4<0>, C4<0>;
v0x185d970_0 .net "a", 0 0, L_0x1885de0;  1 drivers
v0x185da30_0 .net "b", 0 0, L_0x1885e80;  1 drivers
v0x185daf0_0 .net "y", 0 0, L_0x18699b0;  1 drivers
S_0x185dc40 .scope module, "U4" "nor2" 38 32, 39 2 0, S_0x185ca70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1885f20 .functor NOR 1, L_0x1885f90, L_0x1886030, C4<0>, C4<0>;
v0x185de70_0 .net "a", 0 0, L_0x1885f90;  1 drivers
v0x185df50_0 .net "b", 0 0, L_0x1886030;  1 drivers
v0x185e010_0 .net "y", 0 0, L_0x1885f20;  1 drivers
S_0x185e160 .scope module, "U5" "nand4" 38 39, 18 2 0, S_0x185ca70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x1886350 .functor AND 1, L_0x1886650, L_0x1886790, C4<1>, C4<1>;
L_0x18863c0 .functor AND 1, L_0x1886350, L_0x1886830, C4<1>, C4<1>;
L_0x1886480 .functor AND 1, L_0x18863c0, L_0x1886a20, C4<1>, C4<1>;
L_0x1886540 .functor NOT 1, L_0x1886480, C4<0>, C4<0>, C4<0>;
v0x185e410_0 .net *"_ivl_0", 0 0, L_0x1886350;  1 drivers
v0x185e4f0_0 .net *"_ivl_2", 0 0, L_0x18863c0;  1 drivers
v0x185e5d0_0 .net *"_ivl_4", 0 0, L_0x1886480;  1 drivers
v0x185e6c0_0 .net "a", 0 0, L_0x1886650;  1 drivers
v0x185e780_0 .net "b", 0 0, L_0x1886790;  1 drivers
v0x185e890_0 .net "c", 0 0, L_0x1886830;  1 drivers
v0x185e950_0 .net "d", 0 0, L_0x1886a20;  1 drivers
v0x185ea10_0 .net "y", 0 0, L_0x1886540;  alias, 1 drivers
    .scope S_0x17a7f50;
T_0 ;
    %wait E_0x18128c0;
    %load/vec4 v0x17708f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1771210_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x17715a0_0;
    %load/vec4 v0x1771640_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x1771210_0;
    %assign/vec4 v0x1771210_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1771210_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1771210_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x1771210_0;
    %inv;
    %assign/vec4 v0x1771210_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x17a9850;
T_1 ;
    %wait E_0x18128c0;
    %load/vec4 v0x17b28c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b1f90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x17b22a0_0;
    %load/vec4 v0x17b2340_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x17b1f90_0;
    %assign/vec4 v0x17b1f90_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b1f90_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b1f90_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x17b1f90_0;
    %inv;
    %assign/vec4 v0x17b1f90_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1811c50;
T_2 ;
    %wait E_0x18128c0;
    %load/vec4 v0x17f93d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f9090_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x17f9470_0;
    %load/vec4 v0x17f8ff0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x17f9090_0;
    %assign/vec4 v0x17f9090_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f9090_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f9090_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x17f9090_0;
    %inv;
    %assign/vec4 v0x17f9090_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x176f590;
T_3 ;
    %wait E_0x18128c0;
    %load/vec4 v0x180fe70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b0840_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1810310_0;
    %load/vec4 v0x180f320_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x17b0840_0;
    %assign/vec4 v0x17b0840_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b0840_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b0840_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x17b0840_0;
    %inv;
    %assign/vec4 v0x17b0840_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1785ce0;
T_4 ;
    %wait E_0x18128c0;
    %load/vec4 v0x1785120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17843e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1752040_0;
    %load/vec4 v0x1753a50_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x17843e0_0;
    %assign/vec4 v0x17843e0_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17843e0_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17843e0_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x17843e0_0;
    %inv;
    %assign/vec4 v0x17843e0_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x17a0e80;
T_5 ;
    %wait E_0x18128c0;
    %load/vec4 v0x17406b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1798b10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1793390_0;
    %load/vec4 v0x1793430_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x1798b10_0;
    %assign/vec4 v0x1798b10_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1798b10_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1798b10_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x1798b10_0;
    %inv;
    %assign/vec4 v0x1798b10_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x17906d0;
T_6 ;
    %wait E_0x18128c0;
    %load/vec4 v0x176d260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1763ab0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x17514a0_0;
    %load/vec4 v0x1763a10_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x1763ab0_0;
    %assign/vec4 v0x1763ab0_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1763ab0_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1763ab0_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x1763ab0_0;
    %inv;
    %assign/vec4 v0x1763ab0_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x17a3470;
T_7 ;
    %wait E_0x18128c0;
    %load/vec4 v0x1780940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1780280_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1780590_0;
    %load/vec4 v0x1780630_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x1780280_0;
    %assign/vec4 v0x1780280_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1780280_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1780280_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x1780280_0;
    %inv;
    %assign/vec4 v0x1780280_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x17f74e0;
T_8 ;
    %wait E_0x17fd360;
    %load/vec4 v0x17cd320_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x17cef90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x17cd3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x17ca680_0;
    %assign/vec4 v0x17cef90_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x17ca780_0;
    %assign/vec4 v0x17cef90_0, 0;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x17cffc0;
T_9 ;
    %wait E_0x17e6300;
    %load/vec4 v0x17bade0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x17bf9a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x17bae80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x17bc550_0;
    %assign/vec4 v0x17bf9a0_0, 0;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x17bc650_0;
    %assign/vec4 v0x17bf9a0_0, 0;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x17d4080;
T_10 ;
    %wait E_0x17daa00;
    %load/vec4 v0x17d5ca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1740990_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x17d5d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x17d28c0_0;
    %assign/vec4 v0x1740990_0, 0;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x17d29a0_0;
    %assign/vec4 v0x1740990_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x173ffc0;
T_11 ;
    %wait E_0x17b7330;
    %load/vec4 v0x179a7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x17893a0_0;
    %load/vec4 v0x1789f20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x178aae0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %jmp T_11.10;
T_11.2 ;
    %load/vec4 v0x1788740_0;
    %assign/vec4 v0x17920d0_0, 0;
    %jmp T_11.10;
T_11.3 ;
    %load/vec4 v0x1781b20_0;
    %assign/vec4 v0x17920d0_0, 0;
    %jmp T_11.10;
T_11.4 ;
    %load/vec4 v0x1781670_0;
    %assign/vec4 v0x17920d0_0, 0;
    %jmp T_11.10;
T_11.5 ;
    %load/vec4 v0x178fec0_0;
    %assign/vec4 v0x17920d0_0, 0;
    %jmp T_11.10;
T_11.6 ;
    %load/vec4 v0x179e000_0;
    %assign/vec4 v0x17920d0_0, 0;
    %jmp T_11.10;
T_11.7 ;
    %load/vec4 v0x179d4c0_0;
    %assign/vec4 v0x17920d0_0, 0;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v0x179be40_0;
    %assign/vec4 v0x17920d0_0, 0;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v0x179b300_0;
    %assign/vec4 v0x17920d0_0, 0;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17920d0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1841e40;
T_12 ;
    %wait E_0x183ee60;
    %load/vec4 v0x1842220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1842160_0;
    %assign/vec4 v0x18422f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x18422f0_0;
    %assign/vec4 v0x18422f0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1841760;
T_13 ;
    %wait E_0x183ee60;
    %load/vec4 v0x1841b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1841a80_0;
    %assign/vec4 v0x1841c10_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1841c10_0;
    %assign/vec4 v0x1841c10_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1841080;
T_14 ;
    %wait E_0x183ee60;
    %load/vec4 v0x1841460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x18413a0_0;
    %assign/vec4 v0x1841530_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1841530_0;
    %assign/vec4 v0x1841530_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1840820;
T_15 ;
    %wait E_0x183ee60;
    %load/vec4 v0x1840ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x1840c20_0;
    %assign/vec4 v0x1840e10_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1840e10_0;
    %assign/vec4 v0x1840e10_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1840170;
T_16 ;
    %wait E_0x183ee60;
    %load/vec4 v0x1840550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x1840490_0;
    %assign/vec4 v0x18405f0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x18405f0_0;
    %assign/vec4 v0x18405f0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x183fad0;
T_17 ;
    %wait E_0x183ee60;
    %load/vec4 v0x183ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x183fe50_0;
    %assign/vec4 v0x183ffb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x183ffb0_0;
    %assign/vec4 v0x183ffb0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x183f3c0;
T_18 ;
    %wait E_0x183ee60;
    %load/vec4 v0x183f7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x183f710_0;
    %assign/vec4 v0x183f8b0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x183f8b0_0;
    %assign/vec4 v0x183f8b0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x183ebb0;
T_19 ;
    %wait E_0x183ee60;
    %load/vec4 v0x183f080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x183efc0_0;
    %assign/vec4 v0x183f150_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x183f150_0;
    %assign/vec4 v0x183f150_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1849840;
T_20 ;
    %wait E_0x1846820;
    %load/vec4 v0x1849c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x1849b60_0;
    %assign/vec4 v0x1849cf0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1849cf0_0;
    %assign/vec4 v0x1849cf0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1849160;
T_21 ;
    %wait E_0x1846820;
    %load/vec4 v0x1849540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x1849480_0;
    %assign/vec4 v0x1849610_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1849610_0;
    %assign/vec4 v0x1849610_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1848b50;
T_22 ;
    %wait E_0x1846820;
    %load/vec4 v0x1848ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x1848e20_0;
    %assign/vec4 v0x1848f80_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x1848f80_0;
    %assign/vec4 v0x1848f80_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x18482f0;
T_23 ;
    %wait E_0x1846820;
    %load/vec4 v0x18487b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x18486f0_0;
    %assign/vec4 v0x18488e0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x18488e0_0;
    %assign/vec4 v0x18488e0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1847c40;
T_24 ;
    %wait E_0x1846820;
    %load/vec4 v0x1848020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x1847f60_0;
    %assign/vec4 v0x18480c0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x18480c0_0;
    %assign/vec4 v0x18480c0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1847490;
T_25 ;
    %wait E_0x1846820;
    %load/vec4 v0x18478d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x1847810_0;
    %assign/vec4 v0x18479c0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x18479c0_0;
    %assign/vec4 v0x18479c0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1846d80;
T_26 ;
    %wait E_0x1846820;
    %load/vec4 v0x1847170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x18470d0_0;
    %assign/vec4 v0x1847270_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x1847270_0;
    %assign/vec4 v0x1847270_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1846570;
T_27 ;
    %wait E_0x1846820;
    %load/vec4 v0x1846a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x1846980_0;
    %assign/vec4 v0x1846b10_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x1846b10_0;
    %assign/vec4 v0x1846b10_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1851260;
T_28 ;
    %wait E_0x184e240;
    %load/vec4 v0x1851640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x1851580_0;
    %assign/vec4 v0x1851710_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x1851710_0;
    %assign/vec4 v0x1851710_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1850b80;
T_29 ;
    %wait E_0x184e240;
    %load/vec4 v0x1850f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x1850ea0_0;
    %assign/vec4 v0x1851030_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x1851030_0;
    %assign/vec4 v0x1851030_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1850570;
T_30 ;
    %wait E_0x184e240;
    %load/vec4 v0x1850900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x1850840_0;
    %assign/vec4 v0x18509a0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x18509a0_0;
    %assign/vec4 v0x18509a0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x184fd10;
T_31 ;
    %wait E_0x184e240;
    %load/vec4 v0x18501d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x1850110_0;
    %assign/vec4 v0x1850300_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x1850300_0;
    %assign/vec4 v0x1850300_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x184f660;
T_32 ;
    %wait E_0x184e240;
    %load/vec4 v0x184fa40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x184f980_0;
    %assign/vec4 v0x184fae0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x184fae0_0;
    %assign/vec4 v0x184fae0_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x184eeb0;
T_33 ;
    %wait E_0x184e240;
    %load/vec4 v0x184f2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x184f230_0;
    %assign/vec4 v0x184f3e0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x184f3e0_0;
    %assign/vec4 v0x184f3e0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x184e7a0;
T_34 ;
    %wait E_0x184e240;
    %load/vec4 v0x184eb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x184eaf0_0;
    %assign/vec4 v0x184ec90_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x184ec90_0;
    %assign/vec4 v0x184ec90_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x184df90;
T_35 ;
    %wait E_0x184e240;
    %load/vec4 v0x184e460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x184e3a0_0;
    %assign/vec4 v0x184e530_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x184e530_0;
    %assign/vec4 v0x184e530_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1858c80;
T_36 ;
    %wait E_0x1855c60;
    %load/vec4 v0x1859060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x1858fa0_0;
    %assign/vec4 v0x1859130_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x1859130_0;
    %assign/vec4 v0x1859130_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x18585a0;
T_37 ;
    %wait E_0x1855c60;
    %load/vec4 v0x1858980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x18588c0_0;
    %assign/vec4 v0x1858a50_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x1858a50_0;
    %assign/vec4 v0x1858a50_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1857f90;
T_38 ;
    %wait E_0x1855c60;
    %load/vec4 v0x1858320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x1858260_0;
    %assign/vec4 v0x18583c0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x18583c0_0;
    %assign/vec4 v0x18583c0_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x1857730;
T_39 ;
    %wait E_0x1855c60;
    %load/vec4 v0x1857bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x1857b30_0;
    %assign/vec4 v0x1857d20_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x1857d20_0;
    %assign/vec4 v0x1857d20_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1857080;
T_40 ;
    %wait E_0x1855c60;
    %load/vec4 v0x1857460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x18573a0_0;
    %assign/vec4 v0x1857500_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x1857500_0;
    %assign/vec4 v0x1857500_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x18568d0;
T_41 ;
    %wait E_0x1855c60;
    %load/vec4 v0x1856d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x1856c50_0;
    %assign/vec4 v0x1856e00_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x1856e00_0;
    %assign/vec4 v0x1856e00_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x18561c0;
T_42 ;
    %wait E_0x1855c60;
    %load/vec4 v0x18565b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x1856510_0;
    %assign/vec4 v0x18566b0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x18566b0_0;
    %assign/vec4 v0x18566b0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x18559b0;
T_43 ;
    %wait E_0x1855c60;
    %load/vec4 v0x1855e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x1855dc0_0;
    %assign/vec4 v0x1855f50_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x1855f50_0;
    %assign/vec4 v0x1855f50_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x183b370;
T_44 ;
    %wait E_0x183b600;
    %load/vec4 v0x183b870_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x183ba00_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x183b940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %jmp T_44.4;
T_44.2 ;
    %load/vec4 v0x183b690_0;
    %assign/vec4 v0x183ba00_0, 0;
    %jmp T_44.4;
T_44.3 ;
    %load/vec4 v0x183b790_0;
    %assign/vec4 v0x183ba00_0, 0;
    %jmp T_44.4;
T_44.4 ;
    %pop/vec4 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x183bbd0;
T_45 ;
    %wait E_0x183be50;
    %load/vec4 v0x183c0a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x183c270_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x183c1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %jmp T_45.4;
T_45.2 ;
    %load/vec4 v0x183bec0_0;
    %assign/vec4 v0x183c270_0, 0;
    %jmp T_45.4;
T_45.3 ;
    %load/vec4 v0x183bfc0_0;
    %assign/vec4 v0x183c270_0, 0;
    %jmp T_45.4;
T_45.4 ;
    %pop/vec4 1;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x183cc30;
T_46 ;
    %wait E_0x183ceb0;
    %load/vec4 v0x183d120_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x183d2b0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x183d1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %jmp T_46.4;
T_46.2 ;
    %load/vec4 v0x183cf40_0;
    %assign/vec4 v0x183d2b0_0, 0;
    %jmp T_46.4;
T_46.3 ;
    %load/vec4 v0x183d040_0;
    %assign/vec4 v0x183d2b0_0, 0;
    %jmp T_46.4;
T_46.4 ;
    %pop/vec4 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x183d480;
T_47 ;
    %wait E_0x183d700;
    %load/vec4 v0x183d950_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x183db20_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x183da50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %jmp T_47.4;
T_47.2 ;
    %load/vec4 v0x183d770_0;
    %assign/vec4 v0x183db20_0, 0;
    %jmp T_47.4;
T_47.3 ;
    %load/vec4 v0x183d870_0;
    %assign/vec4 v0x183db20_0, 0;
    %jmp T_47.4;
T_47.4 ;
    %pop/vec4 1;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x1837320;
T_48 ;
    %wait E_0x182c070;
    %load/vec4 v0x1837700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x1837640_0;
    %assign/vec4 v0x18377a0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x18377a0_0;
    %assign/vec4 v0x18377a0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x1836c70;
T_49 ;
    %wait E_0x182c070;
    %load/vec4 v0x1837050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x1836f90_0;
    %assign/vec4 v0x18370f0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x18370f0_0;
    %assign/vec4 v0x18370f0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x1836660;
T_50 ;
    %wait E_0x182c070;
    %load/vec4 v0x18369f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x1836930_0;
    %assign/vec4 v0x1836a90_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x1836a90_0;
    %assign/vec4 v0x1836a90_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x1835e00;
T_51 ;
    %wait E_0x182c070;
    %load/vec4 v0x18362c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x1836200_0;
    %assign/vec4 v0x18363f0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x18363f0_0;
    %assign/vec4 v0x18363f0_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x1835750;
T_52 ;
    %wait E_0x182c070;
    %load/vec4 v0x1835b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x1835a70_0;
    %assign/vec4 v0x1835bd0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x1835bd0_0;
    %assign/vec4 v0x1835bd0_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x1834fd0;
T_53 ;
    %wait E_0x182c070;
    %load/vec4 v0x18353e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x1835320_0;
    %assign/vec4 v0x18354d0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x18354d0_0;
    %assign/vec4 v0x18354d0_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x1834980;
T_54 ;
    %wait E_0x182c070;
    %load/vec4 v0x1834d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x1834ca0_0;
    %assign/vec4 v0x1834de0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x1834de0_0;
    %assign/vec4 v0x1834de0_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x1834210;
T_55 ;
    %wait E_0x182c070;
    %load/vec4 v0x1834670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x18345b0_0;
    %assign/vec4 v0x1834710_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x1834710_0;
    %assign/vec4 v0x1834710_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x1791670;
T_56 ;
    %wait E_0x180ce60;
    %load/vec4 v0x177e100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_56.5, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %dup/vec4;
    %pushi/vec4 113, 0, 8;
    %cmp/u;
    %jmp/1 T_56.8, 6;
    %dup/vec4;
    %pushi/vec4 114, 0, 8;
    %cmp/u;
    %jmp/1 T_56.9, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 8;
    %cmp/u;
    %jmp/1 T_56.10, 6;
    %dup/vec4;
    %pushi/vec4 193, 0, 8;
    %cmp/u;
    %jmp/1 T_56.11, 6;
    %dup/vec4;
    %pushi/vec4 194, 0, 8;
    %cmp/u;
    %jmp/1 T_56.12, 6;
    %dup/vec4;
    %pushi/vec4 195, 0, 8;
    %cmp/u;
    %jmp/1 T_56.13, 6;
    %dup/vec4;
    %pushi/vec4 196, 0, 8;
    %cmp/u;
    %jmp/1 T_56.14, 6;
    %dup/vec4;
    %pushi/vec4 197, 0, 8;
    %cmp/u;
    %jmp/1 T_56.15, 6;
    %dup/vec4;
    %pushi/vec4 198, 0, 8;
    %cmp/u;
    %jmp/1 T_56.16, 6;
    %dup/vec4;
    %pushi/vec4 199, 0, 8;
    %cmp/u;
    %jmp/1 T_56.17, 6;
    %dup/vec4;
    %pushi/vec4 200, 0, 8;
    %cmp/u;
    %jmp/1 T_56.18, 6;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x17b5af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177c2f0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x17b4600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5e00_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x17b7250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177b7b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x177ac70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x177a130_0, 0;
    %jmp T_56.20;
T_56.0 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x17b5af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177c2f0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x17b4600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5e00_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x17b7250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177b7b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x177ac70_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x177a130_0, 0;
    %jmp T_56.20;
T_56.1 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x17b5af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177c2f0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x17b4600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5e00_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x17b7250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177b7b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x177ac70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x177a130_0, 0;
    %jmp T_56.20;
T_56.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x17b5af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177c2f0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x17b4600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5e00_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x17b7250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177b7b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x177ac70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x177a130_0, 0;
    %jmp T_56.20;
T_56.3 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x17b5af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177c2f0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x17b4600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5e00_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x17b7250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177b7b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x177ac70_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x177a130_0, 0;
    %jmp T_56.20;
T_56.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x17b5af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177c2f0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x17b4600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5e00_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x17b7250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177b7b0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x177ac70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x177a130_0, 0;
    %jmp T_56.20;
T_56.5 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x17b5af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177c2f0_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x17b4600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5e00_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x17b7250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177b7b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x177ac70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x177a130_0, 0;
    %jmp T_56.20;
T_56.6 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x17b5af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177c2f0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x17b4600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5e00_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x17b7250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177b7b0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x177ac70_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x177a130_0, 0;
    %jmp T_56.20;
T_56.7 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x17b5af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177c2f0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x17b4600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5e00_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x17b7250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177b7b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x177ac70_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x177a130_0, 0;
    %jmp T_56.20;
T_56.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x17b5af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177c2f0_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x17b4600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5e00_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x17b7250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177b7b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x177ac70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x177a130_0, 0;
    %jmp T_56.20;
T_56.9 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x17b5af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177c2f0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x17b4600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5e00_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x17b7250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177b7b0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x177ac70_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x177a130_0, 0;
    %jmp T_56.20;
T_56.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x17b5af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177c2f0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x17b4600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5e00_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x17b7250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177b7b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x177ac70_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x177a130_0, 0;
    %jmp T_56.20;
T_56.11 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x17b5af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177c2f0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x17b4600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5e00_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x17b7250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177b7b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x177ac70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x177a130_0, 0;
    %jmp T_56.20;
T_56.12 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x17b5af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177c2f0_0, 0;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x17b4600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5e00_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x17b7250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177b7b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x177ac70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x177a130_0, 0;
    %jmp T_56.20;
T_56.13 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x17b5af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177c2f0_0, 0;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x17b4600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5e00_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x17b7250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177b7b0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x177ac70_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x177a130_0, 0;
    %jmp T_56.20;
T_56.14 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x17b5af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177c2f0_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x17b4600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177ce30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b5e00_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x17b7250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177b7b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x177ac70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x177a130_0, 0;
    %jmp T_56.20;
T_56.15 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x17b5af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177c2f0_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x17b4600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5e00_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x17b7250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177b7b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x177ac70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x177a130_0, 0;
    %jmp T_56.20;
T_56.16 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x17b5af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177c2f0_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x17b4600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177ce30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b5e00_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x17b7250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177b7b0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x177ac70_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x177a130_0, 0;
    %jmp T_56.20;
T_56.17 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x17b5af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177c2f0_0, 0;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x17b4600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177ce30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b5e00_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x17b7250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177b7b0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x177ac70_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x177a130_0, 0;
    %jmp T_56.20;
T_56.18 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x17b5af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177c2f0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x17b4600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5e00_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x17b7250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177b7b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x177ac70_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x177a130_0, 0;
    %jmp T_56.20;
T_56.20 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x17b2c20;
T_57 ;
    %vpi_call 3 41 "$dumpfile", "programable-8-bit-microprocessor-tb.vcd" {0 0 0};
    %vpi_call 3 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x17b2c20 {0 0 0};
    %end;
    .thread T_57;
    .scope S_0x17b2c20;
T_58 ;
    %delay 10, 0;
    %load/vec4 v0x18617b0_0;
    %inv;
    %store/vec4 v0x18617b0_0, 0, 1;
    %jmp T_58;
    .thread T_58;
    .scope S_0x17b2c20;
T_59 ;
    %vpi_call 3 52 "$display", "test start" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x18615e0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1860f40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1861070_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1861240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1861680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1861370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18617b0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1861680_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1861680_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x18615e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1861240_0, 0, 1;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0x1860f40_0, 0, 8;
    %pushi/vec4 35, 0, 8;
    %store/vec4 v0x1861070_0, 0, 8;
    %delay 100, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1861240_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x18615e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1861240_0, 0, 1;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v0x1860f40_0, 0, 8;
    %pushi/vec4 65, 0, 8;
    %store/vec4 v0x1861070_0, 0, 8;
    %delay 100, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1861240_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x18615e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1861240_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x1860f40_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x1861070_0, 0, 8;
    %delay 500, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1861240_0, 0, 1;
    %delay 120, 0;
    %vpi_call 3 99 "$display", "test complete" {0 0 0};
    %vpi_call 3 100 "$finish" {0 0 0};
    %end;
    .thread T_59;
# The file index is used to find the file name in the following table.
:file_names 40;
    "N/A";
    "<interactive>";
    "./../../../basic-code/combinational-logic/not1/not1.v";
    "programable-8-bit-microprocessor-tb.v";
    "./control-store/control-store.v";
    "./programable-8-bit-microprocessor.v";
    "./control/control.v";
    "./core-parts/ta151-bar.v";
    "./../../../combinational-logic/multiplexers-and-demultiplexers/jeff-74x151/jeff-74x151.v";
    "./core-parts/counter8.v";
    "./core-parts/ta161-bar.v";
    "./../../../sequential-logic/counters/jeff-74x161/jeff-74x161.v";
    "./../../../sequential-logic/counters/jeff-74x161/sections/output-section.v";
    "./../../../basic-code/sequential-logic/jk-flip-flop/jk-flip-flop.v";
    "./core-parts/ta157-8.v";
    "./../../../combinational-logic/multiplexers-and-demultiplexers/jeff-74x157/jeff-74x157.v";
    "./opcode/opcodedec.v";
    "./core-parts/ta157-4.v";
    "./../../../basic-code/combinational-logic/nand4/nand4.v";
    "./../../../basic-code/combinational-logic/xor2/xor2.v";
    "./processor/processor.v";
    "./alu/alu.v";
    "./../../../basic-code/combinational-logic/and2/and2.v";
    "./core-parts/ta181-bar.v";
    "./../../../combinational-logic/alus/jeff-74x181/jeff-74x181.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/aeqb-section.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/g-p-carry-section.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/input-section.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/invert-m.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f0.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f1.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f2.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f3.v";
    "./core-parts/register-ab8.v";
    "./core-parts/ta377-bar.v";
    "./../../../sequential-logic/registers/jeff-74x377/jeff-74x377.v";
    "./../../../basic-code/sequential-logic/d-flip-flop/d-flip-flop.v";
    "./../../../basic-code/combinational-logic/or2/or2.v";
    "./core-parts/zp-bit.v";
    "./../../../basic-code/combinational-logic/nor2/nor2.v";
