<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>r600d.h source code [netbsd/sys/external/bsd/drm2/dist/drm/radeon/r600d.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/radeon/r600d.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>drm</a>/<a href='./'>radeon</a>/<a href='r600d.h.html'>r600d.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: r600d.h,v 1.2 2018/08/27 04:58:36 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 2009 Advanced Micro Devices, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright 2009 Red Hat Inc.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="8">8</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="9">9</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="10">10</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="11">11</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="12">12</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="13">13</th><td><i> *</i></td></tr>
<tr><th id="14">14</th><td><i> * The above copyright notice and this permission notice shall be included in</i></td></tr>
<tr><th id="15">15</th><td><i> * all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="18">18</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="19">19</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="20">20</th><td><i> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</i></td></tr>
<tr><th id="21">21</th><td><i> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</i></td></tr>
<tr><th id="22">22</th><td><i> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</i></td></tr>
<tr><th id="23">23</th><td><i> * OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="24">24</th><td><i> *</i></td></tr>
<tr><th id="25">25</th><td><i> * Authors: Dave Airlie</i></td></tr>
<tr><th id="26">26</th><td><i> *          Alex Deucher</i></td></tr>
<tr><th id="27">27</th><td><i> *          Jerome Glisse</i></td></tr>
<tr><th id="28">28</th><td><i> */</i></td></tr>
<tr><th id="29">29</th><td><u>#<span data-ppcond="29">ifndef</span> <span class="macro" data-ref="_M/R600D_H">R600D_H</span></u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/R600D_H" data-ref="_M/R600D_H">R600D_H</dfn></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/CP_PACKET2" data-ref="_M/CP_PACKET2">CP_PACKET2</dfn>			0x80000000</u></td></tr>
<tr><th id="33">33</th><td><u>#define		<dfn class="macro" id="_M/PACKET2_PAD_SHIFT" data-ref="_M/PACKET2_PAD_SHIFT">PACKET2_PAD_SHIFT</dfn>		0</u></td></tr>
<tr><th id="34">34</th><td><u>#define		<dfn class="macro" id="_M/PACKET2_PAD_MASK" data-ref="_M/PACKET2_PAD_MASK">PACKET2_PAD_MASK</dfn>		(0x3fffffff &lt;&lt; 0)</u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/PACKET2" data-ref="_M/PACKET2">PACKET2</dfn>(v)	(CP_PACKET2 | REG_SET(PACKET2_PAD, (v)))</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/R6XX_MAX_SH_GPRS" data-ref="_M/R6XX_MAX_SH_GPRS">R6XX_MAX_SH_GPRS</dfn>			256</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/R6XX_MAX_TEMP_GPRS" data-ref="_M/R6XX_MAX_TEMP_GPRS">R6XX_MAX_TEMP_GPRS</dfn>			16</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/R6XX_MAX_SH_THREADS" data-ref="_M/R6XX_MAX_SH_THREADS">R6XX_MAX_SH_THREADS</dfn>			256</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/R6XX_MAX_SH_STACK_ENTRIES" data-ref="_M/R6XX_MAX_SH_STACK_ENTRIES">R6XX_MAX_SH_STACK_ENTRIES</dfn>		4096</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/R6XX_MAX_BACKENDS" data-ref="_M/R6XX_MAX_BACKENDS">R6XX_MAX_BACKENDS</dfn>			8</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/R6XX_MAX_BACKENDS_MASK" data-ref="_M/R6XX_MAX_BACKENDS_MASK">R6XX_MAX_BACKENDS_MASK</dfn>			0xff</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/R6XX_MAX_SIMDS" data-ref="_M/R6XX_MAX_SIMDS">R6XX_MAX_SIMDS</dfn>				8</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/R6XX_MAX_SIMDS_MASK" data-ref="_M/R6XX_MAX_SIMDS_MASK">R6XX_MAX_SIMDS_MASK</dfn>			0xff</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/R6XX_MAX_PIPES" data-ref="_M/R6XX_MAX_PIPES">R6XX_MAX_PIPES</dfn>				8</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/R6XX_MAX_PIPES_MASK" data-ref="_M/R6XX_MAX_PIPES_MASK">R6XX_MAX_PIPES_MASK</dfn>			0xff</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><i>/* tiling bits */</i></td></tr>
<tr><th id="50">50</th><td><u>#define     <dfn class="macro" id="_M/ARRAY_LINEAR_GENERAL" data-ref="_M/ARRAY_LINEAR_GENERAL">ARRAY_LINEAR_GENERAL</dfn>              0x00000000</u></td></tr>
<tr><th id="51">51</th><td><u>#define     <dfn class="macro" id="_M/ARRAY_LINEAR_ALIGNED" data-ref="_M/ARRAY_LINEAR_ALIGNED">ARRAY_LINEAR_ALIGNED</dfn>              0x00000001</u></td></tr>
<tr><th id="52">52</th><td><u>#define     <dfn class="macro" id="_M/ARRAY_1D_TILED_THIN1" data-ref="_M/ARRAY_1D_TILED_THIN1">ARRAY_1D_TILED_THIN1</dfn>              0x00000002</u></td></tr>
<tr><th id="53">53</th><td><u>#define     <dfn class="macro" id="_M/ARRAY_2D_TILED_THIN1" data-ref="_M/ARRAY_2D_TILED_THIN1">ARRAY_2D_TILED_THIN1</dfn>              0x00000004</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i>/* Registers */</i></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/ARB_POP" data-ref="_M/ARB_POP">ARB_POP</dfn>						0x2418</u></td></tr>
<tr><th id="57">57</th><td><u>#define 	<dfn class="macro" id="_M/ENABLE_TC128" data-ref="_M/ENABLE_TC128">ENABLE_TC128</dfn>					(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/ARB_GDEC_RD_CNTL" data-ref="_M/ARB_GDEC_RD_CNTL">ARB_GDEC_RD_CNTL</dfn>				0x246C</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/CC_GC_SHADER_PIPE_CONFIG" data-ref="_M/CC_GC_SHADER_PIPE_CONFIG">CC_GC_SHADER_PIPE_CONFIG</dfn>			0x8950</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/CC_RB_BACKEND_DISABLE" data-ref="_M/CC_RB_BACKEND_DISABLE">CC_RB_BACKEND_DISABLE</dfn>				0x98F4</u></td></tr>
<tr><th id="62">62</th><td><u>#define		<dfn class="macro" id="_M/BACKEND_DISABLE" data-ref="_M/BACKEND_DISABLE">BACKEND_DISABLE</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/R_028808_CB_COLOR_CONTROL" data-ref="_M/R_028808_CB_COLOR_CONTROL">R_028808_CB_COLOR_CONTROL</dfn>			0x28808</u></td></tr>
<tr><th id="65">65</th><td><u>#define   <dfn class="macro" id="_M/S_028808_SPECIAL_OP" data-ref="_M/S_028808_SPECIAL_OP">S_028808_SPECIAL_OP</dfn>(x)                       (((x) &amp; 0x7) &lt;&lt; 4)</u></td></tr>
<tr><th id="66">66</th><td><u>#define   <dfn class="macro" id="_M/G_028808_SPECIAL_OP" data-ref="_M/G_028808_SPECIAL_OP">G_028808_SPECIAL_OP</dfn>(x)                       (((x) &gt;&gt; 4) &amp; 0x7)</u></td></tr>
<tr><th id="67">67</th><td><u>#define   <dfn class="macro" id="_M/C_028808_SPECIAL_OP" data-ref="_M/C_028808_SPECIAL_OP">C_028808_SPECIAL_OP</dfn>                          0xFFFFFF8F</u></td></tr>
<tr><th id="68">68</th><td><u>#define     <dfn class="macro" id="_M/V_028808_SPECIAL_NORMAL" data-ref="_M/V_028808_SPECIAL_NORMAL">V_028808_SPECIAL_NORMAL</dfn>                     0x00</u></td></tr>
<tr><th id="69">69</th><td><u>#define     <dfn class="macro" id="_M/V_028808_SPECIAL_DISABLE" data-ref="_M/V_028808_SPECIAL_DISABLE">V_028808_SPECIAL_DISABLE</dfn>                    0x01</u></td></tr>
<tr><th id="70">70</th><td><u>#define     <dfn class="macro" id="_M/V_028808_SPECIAL_RESOLVE_BOX" data-ref="_M/V_028808_SPECIAL_RESOLVE_BOX">V_028808_SPECIAL_RESOLVE_BOX</dfn>                0x07</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/CB_COLOR0_BASE" data-ref="_M/CB_COLOR0_BASE">CB_COLOR0_BASE</dfn>					0x28040</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/CB_COLOR1_BASE" data-ref="_M/CB_COLOR1_BASE">CB_COLOR1_BASE</dfn>					0x28044</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/CB_COLOR2_BASE" data-ref="_M/CB_COLOR2_BASE">CB_COLOR2_BASE</dfn>					0x28048</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/CB_COLOR3_BASE" data-ref="_M/CB_COLOR3_BASE">CB_COLOR3_BASE</dfn>					0x2804C</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/CB_COLOR4_BASE" data-ref="_M/CB_COLOR4_BASE">CB_COLOR4_BASE</dfn>					0x28050</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/CB_COLOR5_BASE" data-ref="_M/CB_COLOR5_BASE">CB_COLOR5_BASE</dfn>					0x28054</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/CB_COLOR6_BASE" data-ref="_M/CB_COLOR6_BASE">CB_COLOR6_BASE</dfn>					0x28058</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/CB_COLOR7_BASE" data-ref="_M/CB_COLOR7_BASE">CB_COLOR7_BASE</dfn>					0x2805C</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/CB_COLOR7_FRAG" data-ref="_M/CB_COLOR7_FRAG">CB_COLOR7_FRAG</dfn>					0x280FC</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/CB_COLOR0_SIZE" data-ref="_M/CB_COLOR0_SIZE">CB_COLOR0_SIZE</dfn>                                  0x28060</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/CB_COLOR0_VIEW" data-ref="_M/CB_COLOR0_VIEW">CB_COLOR0_VIEW</dfn>                                  0x28080</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/R_028080_CB_COLOR0_VIEW" data-ref="_M/R_028080_CB_COLOR0_VIEW">R_028080_CB_COLOR0_VIEW</dfn>                      0x028080</u></td></tr>
<tr><th id="85">85</th><td><u>#define   <dfn class="macro" id="_M/S_028080_SLICE_START" data-ref="_M/S_028080_SLICE_START">S_028080_SLICE_START</dfn>(x)                      (((x) &amp; 0x7FF) &lt;&lt; 0)</u></td></tr>
<tr><th id="86">86</th><td><u>#define   <dfn class="macro" id="_M/G_028080_SLICE_START" data-ref="_M/G_028080_SLICE_START">G_028080_SLICE_START</dfn>(x)                      (((x) &gt;&gt; 0) &amp; 0x7FF)</u></td></tr>
<tr><th id="87">87</th><td><u>#define   <dfn class="macro" id="_M/C_028080_SLICE_START" data-ref="_M/C_028080_SLICE_START">C_028080_SLICE_START</dfn>                         0xFFFFF800</u></td></tr>
<tr><th id="88">88</th><td><u>#define   <dfn class="macro" id="_M/S_028080_SLICE_MAX" data-ref="_M/S_028080_SLICE_MAX">S_028080_SLICE_MAX</dfn>(x)                        (((x) &amp; 0x7FF) &lt;&lt; 13)</u></td></tr>
<tr><th id="89">89</th><td><u>#define   <dfn class="macro" id="_M/G_028080_SLICE_MAX" data-ref="_M/G_028080_SLICE_MAX">G_028080_SLICE_MAX</dfn>(x)                        (((x) &gt;&gt; 13) &amp; 0x7FF)</u></td></tr>
<tr><th id="90">90</th><td><u>#define   <dfn class="macro" id="_M/C_028080_SLICE_MAX" data-ref="_M/C_028080_SLICE_MAX">C_028080_SLICE_MAX</dfn>                           0xFF001FFF</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/R_028084_CB_COLOR1_VIEW" data-ref="_M/R_028084_CB_COLOR1_VIEW">R_028084_CB_COLOR1_VIEW</dfn>                      0x028084</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/R_028088_CB_COLOR2_VIEW" data-ref="_M/R_028088_CB_COLOR2_VIEW">R_028088_CB_COLOR2_VIEW</dfn>                      0x028088</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/R_02808C_CB_COLOR3_VIEW" data-ref="_M/R_02808C_CB_COLOR3_VIEW">R_02808C_CB_COLOR3_VIEW</dfn>                      0x02808C</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/R_028090_CB_COLOR4_VIEW" data-ref="_M/R_028090_CB_COLOR4_VIEW">R_028090_CB_COLOR4_VIEW</dfn>                      0x028090</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/R_028094_CB_COLOR5_VIEW" data-ref="_M/R_028094_CB_COLOR5_VIEW">R_028094_CB_COLOR5_VIEW</dfn>                      0x028094</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/R_028098_CB_COLOR6_VIEW" data-ref="_M/R_028098_CB_COLOR6_VIEW">R_028098_CB_COLOR6_VIEW</dfn>                      0x028098</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/R_02809C_CB_COLOR7_VIEW" data-ref="_M/R_02809C_CB_COLOR7_VIEW">R_02809C_CB_COLOR7_VIEW</dfn>                      0x02809C</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/R_028100_CB_COLOR0_MASK" data-ref="_M/R_028100_CB_COLOR0_MASK">R_028100_CB_COLOR0_MASK</dfn>                      0x028100</u></td></tr>
<tr><th id="99">99</th><td><u>#define   <dfn class="macro" id="_M/S_028100_CMASK_BLOCK_MAX" data-ref="_M/S_028100_CMASK_BLOCK_MAX">S_028100_CMASK_BLOCK_MAX</dfn>(x)                  (((x) &amp; 0xFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="100">100</th><td><u>#define   <dfn class="macro" id="_M/G_028100_CMASK_BLOCK_MAX" data-ref="_M/G_028100_CMASK_BLOCK_MAX">G_028100_CMASK_BLOCK_MAX</dfn>(x)                  (((x) &gt;&gt; 0) &amp; 0xFFF)</u></td></tr>
<tr><th id="101">101</th><td><u>#define   <dfn class="macro" id="_M/C_028100_CMASK_BLOCK_MAX" data-ref="_M/C_028100_CMASK_BLOCK_MAX">C_028100_CMASK_BLOCK_MAX</dfn>                     0xFFFFF000</u></td></tr>
<tr><th id="102">102</th><td><u>#define   <dfn class="macro" id="_M/S_028100_FMASK_TILE_MAX" data-ref="_M/S_028100_FMASK_TILE_MAX">S_028100_FMASK_TILE_MAX</dfn>(x)                   (((x) &amp; 0xFFFFF) &lt;&lt; 12)</u></td></tr>
<tr><th id="103">103</th><td><u>#define   <dfn class="macro" id="_M/G_028100_FMASK_TILE_MAX" data-ref="_M/G_028100_FMASK_TILE_MAX">G_028100_FMASK_TILE_MAX</dfn>(x)                   (((x) &gt;&gt; 12) &amp; 0xFFFFF)</u></td></tr>
<tr><th id="104">104</th><td><u>#define   <dfn class="macro" id="_M/C_028100_FMASK_TILE_MAX" data-ref="_M/C_028100_FMASK_TILE_MAX">C_028100_FMASK_TILE_MAX</dfn>                      0x00000FFF</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/R_028104_CB_COLOR1_MASK" data-ref="_M/R_028104_CB_COLOR1_MASK">R_028104_CB_COLOR1_MASK</dfn>                      0x028104</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/R_028108_CB_COLOR2_MASK" data-ref="_M/R_028108_CB_COLOR2_MASK">R_028108_CB_COLOR2_MASK</dfn>                      0x028108</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/R_02810C_CB_COLOR3_MASK" data-ref="_M/R_02810C_CB_COLOR3_MASK">R_02810C_CB_COLOR3_MASK</dfn>                      0x02810C</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/R_028110_CB_COLOR4_MASK" data-ref="_M/R_028110_CB_COLOR4_MASK">R_028110_CB_COLOR4_MASK</dfn>                      0x028110</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/R_028114_CB_COLOR5_MASK" data-ref="_M/R_028114_CB_COLOR5_MASK">R_028114_CB_COLOR5_MASK</dfn>                      0x028114</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/R_028118_CB_COLOR6_MASK" data-ref="_M/R_028118_CB_COLOR6_MASK">R_028118_CB_COLOR6_MASK</dfn>                      0x028118</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/R_02811C_CB_COLOR7_MASK" data-ref="_M/R_02811C_CB_COLOR7_MASK">R_02811C_CB_COLOR7_MASK</dfn>                      0x02811C</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/CB_COLOR0_INFO" data-ref="_M/CB_COLOR0_INFO">CB_COLOR0_INFO</dfn>                                  0x280a0</u></td></tr>
<tr><th id="113">113</th><td><u>#	define <dfn class="macro" id="_M/CB_FORMAT" data-ref="_M/CB_FORMAT">CB_FORMAT</dfn>(x)				((x) &lt;&lt; 2)</u></td></tr>
<tr><th id="114">114</th><td><u>#       define <dfn class="macro" id="_M/CB_ARRAY_MODE" data-ref="_M/CB_ARRAY_MODE">CB_ARRAY_MODE</dfn>(x)                         ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="115">115</th><td><u>#	define <dfn class="macro" id="_M/CB_SOURCE_FORMAT" data-ref="_M/CB_SOURCE_FORMAT">CB_SOURCE_FORMAT</dfn>(x)			((x) &lt;&lt; 27)</u></td></tr>
<tr><th id="116">116</th><td><u>#	define <dfn class="macro" id="_M/CB_SF_EXPORT_FULL" data-ref="_M/CB_SF_EXPORT_FULL">CB_SF_EXPORT_FULL</dfn>			0</u></td></tr>
<tr><th id="117">117</th><td><u>#	define <dfn class="macro" id="_M/CB_SF_EXPORT_NORM" data-ref="_M/CB_SF_EXPORT_NORM">CB_SF_EXPORT_NORM</dfn>			1</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/CB_COLOR0_TILE" data-ref="_M/CB_COLOR0_TILE">CB_COLOR0_TILE</dfn>                                  0x280c0</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/CB_COLOR0_FRAG" data-ref="_M/CB_COLOR0_FRAG">CB_COLOR0_FRAG</dfn>                                  0x280e0</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/CB_COLOR0_MASK" data-ref="_M/CB_COLOR0_MASK">CB_COLOR0_MASK</dfn>                                  0x28100</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_PS_0" data-ref="_M/SQ_ALU_CONST_CACHE_PS_0">SQ_ALU_CONST_CACHE_PS_0</dfn>				0x28940</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_PS_1" data-ref="_M/SQ_ALU_CONST_CACHE_PS_1">SQ_ALU_CONST_CACHE_PS_1</dfn>				0x28944</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_PS_2" data-ref="_M/SQ_ALU_CONST_CACHE_PS_2">SQ_ALU_CONST_CACHE_PS_2</dfn>				0x28948</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_PS_3" data-ref="_M/SQ_ALU_CONST_CACHE_PS_3">SQ_ALU_CONST_CACHE_PS_3</dfn>				0x2894c</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_PS_4" data-ref="_M/SQ_ALU_CONST_CACHE_PS_4">SQ_ALU_CONST_CACHE_PS_4</dfn>				0x28950</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_PS_5" data-ref="_M/SQ_ALU_CONST_CACHE_PS_5">SQ_ALU_CONST_CACHE_PS_5</dfn>				0x28954</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_PS_6" data-ref="_M/SQ_ALU_CONST_CACHE_PS_6">SQ_ALU_CONST_CACHE_PS_6</dfn>				0x28958</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_PS_7" data-ref="_M/SQ_ALU_CONST_CACHE_PS_7">SQ_ALU_CONST_CACHE_PS_7</dfn>				0x2895c</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_PS_8" data-ref="_M/SQ_ALU_CONST_CACHE_PS_8">SQ_ALU_CONST_CACHE_PS_8</dfn>				0x28960</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_PS_9" data-ref="_M/SQ_ALU_CONST_CACHE_PS_9">SQ_ALU_CONST_CACHE_PS_9</dfn>				0x28964</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_PS_10" data-ref="_M/SQ_ALU_CONST_CACHE_PS_10">SQ_ALU_CONST_CACHE_PS_10</dfn>			0x28968</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_PS_11" data-ref="_M/SQ_ALU_CONST_CACHE_PS_11">SQ_ALU_CONST_CACHE_PS_11</dfn>			0x2896c</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_PS_12" data-ref="_M/SQ_ALU_CONST_CACHE_PS_12">SQ_ALU_CONST_CACHE_PS_12</dfn>			0x28970</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_PS_13" data-ref="_M/SQ_ALU_CONST_CACHE_PS_13">SQ_ALU_CONST_CACHE_PS_13</dfn>			0x28974</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_PS_14" data-ref="_M/SQ_ALU_CONST_CACHE_PS_14">SQ_ALU_CONST_CACHE_PS_14</dfn>			0x28978</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_PS_15" data-ref="_M/SQ_ALU_CONST_CACHE_PS_15">SQ_ALU_CONST_CACHE_PS_15</dfn>			0x2897c</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_VS_0" data-ref="_M/SQ_ALU_CONST_CACHE_VS_0">SQ_ALU_CONST_CACHE_VS_0</dfn>				0x28980</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_VS_1" data-ref="_M/SQ_ALU_CONST_CACHE_VS_1">SQ_ALU_CONST_CACHE_VS_1</dfn>				0x28984</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_VS_2" data-ref="_M/SQ_ALU_CONST_CACHE_VS_2">SQ_ALU_CONST_CACHE_VS_2</dfn>				0x28988</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_VS_3" data-ref="_M/SQ_ALU_CONST_CACHE_VS_3">SQ_ALU_CONST_CACHE_VS_3</dfn>				0x2898c</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_VS_4" data-ref="_M/SQ_ALU_CONST_CACHE_VS_4">SQ_ALU_CONST_CACHE_VS_4</dfn>				0x28990</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_VS_5" data-ref="_M/SQ_ALU_CONST_CACHE_VS_5">SQ_ALU_CONST_CACHE_VS_5</dfn>				0x28994</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_VS_6" data-ref="_M/SQ_ALU_CONST_CACHE_VS_6">SQ_ALU_CONST_CACHE_VS_6</dfn>				0x28998</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_VS_7" data-ref="_M/SQ_ALU_CONST_CACHE_VS_7">SQ_ALU_CONST_CACHE_VS_7</dfn>				0x2899c</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_VS_8" data-ref="_M/SQ_ALU_CONST_CACHE_VS_8">SQ_ALU_CONST_CACHE_VS_8</dfn>				0x289a0</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_VS_9" data-ref="_M/SQ_ALU_CONST_CACHE_VS_9">SQ_ALU_CONST_CACHE_VS_9</dfn>				0x289a4</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_VS_10" data-ref="_M/SQ_ALU_CONST_CACHE_VS_10">SQ_ALU_CONST_CACHE_VS_10</dfn>			0x289a8</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_VS_11" data-ref="_M/SQ_ALU_CONST_CACHE_VS_11">SQ_ALU_CONST_CACHE_VS_11</dfn>			0x289ac</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_VS_12" data-ref="_M/SQ_ALU_CONST_CACHE_VS_12">SQ_ALU_CONST_CACHE_VS_12</dfn>			0x289b0</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_VS_13" data-ref="_M/SQ_ALU_CONST_CACHE_VS_13">SQ_ALU_CONST_CACHE_VS_13</dfn>			0x289b4</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_VS_14" data-ref="_M/SQ_ALU_CONST_CACHE_VS_14">SQ_ALU_CONST_CACHE_VS_14</dfn>			0x289b8</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_VS_15" data-ref="_M/SQ_ALU_CONST_CACHE_VS_15">SQ_ALU_CONST_CACHE_VS_15</dfn>			0x289bc</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_GS_0" data-ref="_M/SQ_ALU_CONST_CACHE_GS_0">SQ_ALU_CONST_CACHE_GS_0</dfn>				0x289c0</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_GS_1" data-ref="_M/SQ_ALU_CONST_CACHE_GS_1">SQ_ALU_CONST_CACHE_GS_1</dfn>				0x289c4</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_GS_2" data-ref="_M/SQ_ALU_CONST_CACHE_GS_2">SQ_ALU_CONST_CACHE_GS_2</dfn>				0x289c8</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_GS_3" data-ref="_M/SQ_ALU_CONST_CACHE_GS_3">SQ_ALU_CONST_CACHE_GS_3</dfn>				0x289cc</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_GS_4" data-ref="_M/SQ_ALU_CONST_CACHE_GS_4">SQ_ALU_CONST_CACHE_GS_4</dfn>				0x289d0</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_GS_5" data-ref="_M/SQ_ALU_CONST_CACHE_GS_5">SQ_ALU_CONST_CACHE_GS_5</dfn>				0x289d4</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_GS_6" data-ref="_M/SQ_ALU_CONST_CACHE_GS_6">SQ_ALU_CONST_CACHE_GS_6</dfn>				0x289d8</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_GS_7" data-ref="_M/SQ_ALU_CONST_CACHE_GS_7">SQ_ALU_CONST_CACHE_GS_7</dfn>				0x289dc</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_GS_8" data-ref="_M/SQ_ALU_CONST_CACHE_GS_8">SQ_ALU_CONST_CACHE_GS_8</dfn>				0x289e0</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_GS_9" data-ref="_M/SQ_ALU_CONST_CACHE_GS_9">SQ_ALU_CONST_CACHE_GS_9</dfn>				0x289e4</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_GS_10" data-ref="_M/SQ_ALU_CONST_CACHE_GS_10">SQ_ALU_CONST_CACHE_GS_10</dfn>			0x289e8</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_GS_11" data-ref="_M/SQ_ALU_CONST_CACHE_GS_11">SQ_ALU_CONST_CACHE_GS_11</dfn>			0x289ec</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_GS_12" data-ref="_M/SQ_ALU_CONST_CACHE_GS_12">SQ_ALU_CONST_CACHE_GS_12</dfn>			0x289f0</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_GS_13" data-ref="_M/SQ_ALU_CONST_CACHE_GS_13">SQ_ALU_CONST_CACHE_GS_13</dfn>			0x289f4</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_GS_14" data-ref="_M/SQ_ALU_CONST_CACHE_GS_14">SQ_ALU_CONST_CACHE_GS_14</dfn>			0x289f8</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/SQ_ALU_CONST_CACHE_GS_15" data-ref="_M/SQ_ALU_CONST_CACHE_GS_15">SQ_ALU_CONST_CACHE_GS_15</dfn>			0x289fc</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/CONFIG_MEMSIZE" data-ref="_M/CONFIG_MEMSIZE">CONFIG_MEMSIZE</dfn>					0x5428</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/CONFIG_CNTL" data-ref="_M/CONFIG_CNTL">CONFIG_CNTL</dfn>					0x5424</u></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/CP_STALLED_STAT1" data-ref="_M/CP_STALLED_STAT1">CP_STALLED_STAT1</dfn>			0x8674</u></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/CP_STALLED_STAT2" data-ref="_M/CP_STALLED_STAT2">CP_STALLED_STAT2</dfn>			0x8678</u></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/CP_BUSY_STAT" data-ref="_M/CP_BUSY_STAT">CP_BUSY_STAT</dfn>				0x867C</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/CP_STAT" data-ref="_M/CP_STAT">CP_STAT</dfn>						0x8680</u></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/CP_COHER_BASE" data-ref="_M/CP_COHER_BASE">CP_COHER_BASE</dfn>					0x85F8</u></td></tr>
<tr><th id="178">178</th><td><u>#define	<dfn class="macro" id="_M/CP_DEBUG" data-ref="_M/CP_DEBUG">CP_DEBUG</dfn>					0xC1FC</u></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/R_0086D8_CP_ME_CNTL" data-ref="_M/R_0086D8_CP_ME_CNTL">R_0086D8_CP_ME_CNTL</dfn>			0x86D8</u></td></tr>
<tr><th id="180">180</th><td><u>#define		<dfn class="macro" id="_M/S_0086D8_CP_PFP_HALT" data-ref="_M/S_0086D8_CP_PFP_HALT">S_0086D8_CP_PFP_HALT</dfn>(x)			(((x) &amp; 1)&lt;&lt;26)</u></td></tr>
<tr><th id="181">181</th><td><u>#define		<dfn class="macro" id="_M/C_0086D8_CP_PFP_HALT" data-ref="_M/C_0086D8_CP_PFP_HALT">C_0086D8_CP_PFP_HALT</dfn>(x)			((x) &amp; 0xFBFFFFFF)</u></td></tr>
<tr><th id="182">182</th><td><u>#define		<dfn class="macro" id="_M/S_0086D8_CP_ME_HALT" data-ref="_M/S_0086D8_CP_ME_HALT">S_0086D8_CP_ME_HALT</dfn>(x)			(((x) &amp; 1)&lt;&lt;28)</u></td></tr>
<tr><th id="183">183</th><td><u>#define		<dfn class="macro" id="_M/C_0086D8_CP_ME_HALT" data-ref="_M/C_0086D8_CP_ME_HALT">C_0086D8_CP_ME_HALT</dfn>(x)			((x) &amp; 0xEFFFFFFF)</u></td></tr>
<tr><th id="184">184</th><td><u>#define	<dfn class="macro" id="_M/CP_ME_RAM_DATA" data-ref="_M/CP_ME_RAM_DATA">CP_ME_RAM_DATA</dfn>					0xC160</u></td></tr>
<tr><th id="185">185</th><td><u>#define	<dfn class="macro" id="_M/CP_ME_RAM_RADDR" data-ref="_M/CP_ME_RAM_RADDR">CP_ME_RAM_RADDR</dfn>					0xC158</u></td></tr>
<tr><th id="186">186</th><td><u>#define	<dfn class="macro" id="_M/CP_ME_RAM_WADDR" data-ref="_M/CP_ME_RAM_WADDR">CP_ME_RAM_WADDR</dfn>					0xC15C</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/CP_MEQ_THRESHOLDS" data-ref="_M/CP_MEQ_THRESHOLDS">CP_MEQ_THRESHOLDS</dfn>				0x8764</u></td></tr>
<tr><th id="188">188</th><td><u>#define		<dfn class="macro" id="_M/MEQ_END" data-ref="_M/MEQ_END">MEQ_END</dfn>(x)					((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="189">189</th><td><u>#define		<dfn class="macro" id="_M/ROQ_END" data-ref="_M/ROQ_END">ROQ_END</dfn>(x)					((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/CP_PERFMON_CNTL" data-ref="_M/CP_PERFMON_CNTL">CP_PERFMON_CNTL</dfn>					0x87FC</u></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/CP_PFP_UCODE_ADDR" data-ref="_M/CP_PFP_UCODE_ADDR">CP_PFP_UCODE_ADDR</dfn>				0xC150</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/CP_PFP_UCODE_DATA" data-ref="_M/CP_PFP_UCODE_DATA">CP_PFP_UCODE_DATA</dfn>				0xC154</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/CP_QUEUE_THRESHOLDS" data-ref="_M/CP_QUEUE_THRESHOLDS">CP_QUEUE_THRESHOLDS</dfn>				0x8760</u></td></tr>
<tr><th id="194">194</th><td><u>#define		<dfn class="macro" id="_M/ROQ_IB1_START" data-ref="_M/ROQ_IB1_START">ROQ_IB1_START</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="195">195</th><td><u>#define		<dfn class="macro" id="_M/ROQ_IB2_START" data-ref="_M/ROQ_IB2_START">ROQ_IB2_START</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/CP_RB_BASE" data-ref="_M/CP_RB_BASE">CP_RB_BASE</dfn>					0xC100</u></td></tr>
<tr><th id="197">197</th><td><u>#define	<dfn class="macro" id="_M/CP_RB_CNTL" data-ref="_M/CP_RB_CNTL">CP_RB_CNTL</dfn>					0xC104</u></td></tr>
<tr><th id="198">198</th><td><u>#define		<dfn class="macro" id="_M/RB_BUFSZ" data-ref="_M/RB_BUFSZ">RB_BUFSZ</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="199">199</th><td><u>#define		<dfn class="macro" id="_M/RB_BLKSZ" data-ref="_M/RB_BLKSZ">RB_BLKSZ</dfn>(x)					((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="200">200</th><td><u>#define		<dfn class="macro" id="_M/RB_NO_UPDATE" data-ref="_M/RB_NO_UPDATE">RB_NO_UPDATE</dfn>					(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="201">201</th><td><u>#define		<dfn class="macro" id="_M/RB_RPTR_WR_ENA" data-ref="_M/RB_RPTR_WR_ENA">RB_RPTR_WR_ENA</dfn>					(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="202">202</th><td><u>#define		<dfn class="macro" id="_M/BUF_SWAP_32BIT" data-ref="_M/BUF_SWAP_32BIT">BUF_SWAP_32BIT</dfn>					(2 &lt;&lt; 16)</u></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/CP_RB_RPTR" data-ref="_M/CP_RB_RPTR">CP_RB_RPTR</dfn>					0x8700</u></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/CP_RB_RPTR_ADDR" data-ref="_M/CP_RB_RPTR_ADDR">CP_RB_RPTR_ADDR</dfn>					0xC10C</u></td></tr>
<tr><th id="205">205</th><td><u>#define		<dfn class="macro" id="_M/RB_RPTR_SWAP" data-ref="_M/RB_RPTR_SWAP">RB_RPTR_SWAP</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/CP_RB_RPTR_ADDR_HI" data-ref="_M/CP_RB_RPTR_ADDR_HI">CP_RB_RPTR_ADDR_HI</dfn>				0xC110</u></td></tr>
<tr><th id="207">207</th><td><u>#define	<dfn class="macro" id="_M/CP_RB_RPTR_WR" data-ref="_M/CP_RB_RPTR_WR">CP_RB_RPTR_WR</dfn>					0xC108</u></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/CP_RB_WPTR" data-ref="_M/CP_RB_WPTR">CP_RB_WPTR</dfn>					0xC114</u></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/CP_RB_WPTR_ADDR" data-ref="_M/CP_RB_WPTR_ADDR">CP_RB_WPTR_ADDR</dfn>					0xC118</u></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/CP_RB_WPTR_ADDR_HI" data-ref="_M/CP_RB_WPTR_ADDR_HI">CP_RB_WPTR_ADDR_HI</dfn>				0xC11C</u></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/CP_RB_WPTR_DELAY" data-ref="_M/CP_RB_WPTR_DELAY">CP_RB_WPTR_DELAY</dfn>				0x8704</u></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/CP_ROQ_IB1_STAT" data-ref="_M/CP_ROQ_IB1_STAT">CP_ROQ_IB1_STAT</dfn>					0x8784</u></td></tr>
<tr><th id="213">213</th><td><u>#define	<dfn class="macro" id="_M/CP_ROQ_IB2_STAT" data-ref="_M/CP_ROQ_IB2_STAT">CP_ROQ_IB2_STAT</dfn>					0x8788</u></td></tr>
<tr><th id="214">214</th><td><u>#define	<dfn class="macro" id="_M/CP_SEM_WAIT_TIMER" data-ref="_M/CP_SEM_WAIT_TIMER">CP_SEM_WAIT_TIMER</dfn>				0x85BC</u></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><u>#define	<dfn class="macro" id="_M/DB_DEBUG" data-ref="_M/DB_DEBUG">DB_DEBUG</dfn>					0x9830</u></td></tr>
<tr><th id="217">217</th><td><u>#define		<dfn class="macro" id="_M/PREZ_MUST_WAIT_FOR_POSTZ_DONE" data-ref="_M/PREZ_MUST_WAIT_FOR_POSTZ_DONE">PREZ_MUST_WAIT_FOR_POSTZ_DONE</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="218">218</th><td><u>#define	<dfn class="macro" id="_M/DB_DEPTH_BASE" data-ref="_M/DB_DEPTH_BASE">DB_DEPTH_BASE</dfn>					0x2800C</u></td></tr>
<tr><th id="219">219</th><td><u>#define	<dfn class="macro" id="_M/DB_HTILE_DATA_BASE" data-ref="_M/DB_HTILE_DATA_BASE">DB_HTILE_DATA_BASE</dfn>				0x28014</u></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/DB_HTILE_SURFACE" data-ref="_M/DB_HTILE_SURFACE">DB_HTILE_SURFACE</dfn>				0x28D24</u></td></tr>
<tr><th id="221">221</th><td><u>#define   <dfn class="macro" id="_M/S_028D24_HTILE_WIDTH" data-ref="_M/S_028D24_HTILE_WIDTH">S_028D24_HTILE_WIDTH</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="222">222</th><td><u>#define   <dfn class="macro" id="_M/G_028D24_HTILE_WIDTH" data-ref="_M/G_028D24_HTILE_WIDTH">G_028D24_HTILE_WIDTH</dfn>(x)                      (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="223">223</th><td><u>#define   <dfn class="macro" id="_M/C_028D24_HTILE_WIDTH" data-ref="_M/C_028D24_HTILE_WIDTH">C_028D24_HTILE_WIDTH</dfn>                         0xFFFFFFFE</u></td></tr>
<tr><th id="224">224</th><td><u>#define   <dfn class="macro" id="_M/S_028D24_HTILE_HEIGHT" data-ref="_M/S_028D24_HTILE_HEIGHT">S_028D24_HTILE_HEIGHT</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 1)</u></td></tr>
<tr><th id="225">225</th><td><u>#define   <dfn class="macro" id="_M/G_028D24_HTILE_HEIGHT" data-ref="_M/G_028D24_HTILE_HEIGHT">G_028D24_HTILE_HEIGHT</dfn>(x)                      (((x) &gt;&gt; 1) &amp; 0x1)</u></td></tr>
<tr><th id="226">226</th><td><u>#define   <dfn class="macro" id="_M/C_028D24_HTILE_HEIGHT" data-ref="_M/C_028D24_HTILE_HEIGHT">C_028D24_HTILE_HEIGHT</dfn>                         0xFFFFFFFD</u></td></tr>
<tr><th id="227">227</th><td><u>#define   <dfn class="macro" id="_M/G_028D24_LINEAR" data-ref="_M/G_028D24_LINEAR">G_028D24_LINEAR</dfn>(x)                           (((x) &gt;&gt; 2) &amp; 0x1)</u></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/DB_WATERMARKS" data-ref="_M/DB_WATERMARKS">DB_WATERMARKS</dfn>					0x9838</u></td></tr>
<tr><th id="229">229</th><td><u>#define		<dfn class="macro" id="_M/DEPTH_FREE" data-ref="_M/DEPTH_FREE">DEPTH_FREE</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="230">230</th><td><u>#define		<dfn class="macro" id="_M/DEPTH_FLUSH" data-ref="_M/DEPTH_FLUSH">DEPTH_FLUSH</dfn>(x)					((x) &lt;&lt; 5)</u></td></tr>
<tr><th id="231">231</th><td><u>#define		<dfn class="macro" id="_M/DEPTH_PENDING_FREE" data-ref="_M/DEPTH_PENDING_FREE">DEPTH_PENDING_FREE</dfn>(x)				((x) &lt;&lt; 15)</u></td></tr>
<tr><th id="232">232</th><td><u>#define		<dfn class="macro" id="_M/DEPTH_CACHELINE_FREE" data-ref="_M/DEPTH_CACHELINE_FREE">DEPTH_CACHELINE_FREE</dfn>(x)				((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><u>#define	<dfn class="macro" id="_M/DCP_TILING_CONFIG" data-ref="_M/DCP_TILING_CONFIG">DCP_TILING_CONFIG</dfn>				0x6CA0</u></td></tr>
<tr><th id="235">235</th><td><u>#define		<dfn class="macro" id="_M/PIPE_TILING" data-ref="_M/PIPE_TILING">PIPE_TILING</dfn>(x)					((x) &lt;&lt; 1)</u></td></tr>
<tr><th id="236">236</th><td><u>#define 	<dfn class="macro" id="_M/BANK_TILING" data-ref="_M/BANK_TILING">BANK_TILING</dfn>(x)					((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="237">237</th><td><u>#define		<dfn class="macro" id="_M/GROUP_SIZE" data-ref="_M/GROUP_SIZE">GROUP_SIZE</dfn>(x)					((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="238">238</th><td><u>#define		<dfn class="macro" id="_M/ROW_TILING" data-ref="_M/ROW_TILING">ROW_TILING</dfn>(x)					((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="239">239</th><td><u>#define		<dfn class="macro" id="_M/BANK_SWAPS" data-ref="_M/BANK_SWAPS">BANK_SWAPS</dfn>(x)					((x) &lt;&lt; 11)</u></td></tr>
<tr><th id="240">240</th><td><u>#define		<dfn class="macro" id="_M/SAMPLE_SPLIT" data-ref="_M/SAMPLE_SPLIT">SAMPLE_SPLIT</dfn>(x)					((x) &lt;&lt; 14)</u></td></tr>
<tr><th id="241">241</th><td><u>#define		<dfn class="macro" id="_M/BACKEND_MAP" data-ref="_M/BACKEND_MAP">BACKEND_MAP</dfn>(x)					((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/GB_TILING_CONFIG" data-ref="_M/GB_TILING_CONFIG">GB_TILING_CONFIG</dfn>				0x98F0</u></td></tr>
<tr><th id="244">244</th><td><u>#define     <dfn class="macro" id="_M/PIPE_TILING__SHIFT" data-ref="_M/PIPE_TILING__SHIFT">PIPE_TILING__SHIFT</dfn>              1</u></td></tr>
<tr><th id="245">245</th><td><u>#define     <dfn class="macro" id="_M/PIPE_TILING__MASK" data-ref="_M/PIPE_TILING__MASK">PIPE_TILING__MASK</dfn>               0x0000000e</u></td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><u>#define	<dfn class="macro" id="_M/GC_USER_SHADER_PIPE_CONFIG" data-ref="_M/GC_USER_SHADER_PIPE_CONFIG">GC_USER_SHADER_PIPE_CONFIG</dfn>			0x8954</u></td></tr>
<tr><th id="248">248</th><td><u>#define		<dfn class="macro" id="_M/INACTIVE_QD_PIPES" data-ref="_M/INACTIVE_QD_PIPES">INACTIVE_QD_PIPES</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="249">249</th><td><u>#define		<dfn class="macro" id="_M/INACTIVE_QD_PIPES_MASK" data-ref="_M/INACTIVE_QD_PIPES_MASK">INACTIVE_QD_PIPES_MASK</dfn>				0x0000FF00</u></td></tr>
<tr><th id="250">250</th><td><u>#define		<dfn class="macro" id="_M/INACTIVE_SIMDS" data-ref="_M/INACTIVE_SIMDS">INACTIVE_SIMDS</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="251">251</th><td><u>#define		<dfn class="macro" id="_M/INACTIVE_SIMDS_MASK" data-ref="_M/INACTIVE_SIMDS_MASK">INACTIVE_SIMDS_MASK</dfn>				0x00FF0000</u></td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/SQ_CONFIG" data-ref="_M/SQ_CONFIG">SQ_CONFIG</dfn>                                         0x8c00</u></td></tr>
<tr><th id="254">254</th><td><u>#       define <dfn class="macro" id="_M/VC_ENABLE" data-ref="_M/VC_ENABLE">VC_ENABLE</dfn>                                  (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="255">255</th><td><u>#       define <dfn class="macro" id="_M/EXPORT_SRC_C" data-ref="_M/EXPORT_SRC_C">EXPORT_SRC_C</dfn>                               (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="256">256</th><td><u>#       define <dfn class="macro" id="_M/DX9_CONSTS" data-ref="_M/DX9_CONSTS">DX9_CONSTS</dfn>                                 (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="257">257</th><td><u>#       define <dfn class="macro" id="_M/ALU_INST_PREFER_VECTOR" data-ref="_M/ALU_INST_PREFER_VECTOR">ALU_INST_PREFER_VECTOR</dfn>                     (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="258">258</th><td><u>#       define <dfn class="macro" id="_M/DX10_CLAMP" data-ref="_M/DX10_CLAMP">DX10_CLAMP</dfn>                                 (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="259">259</th><td><u>#       define <dfn class="macro" id="_M/CLAUSE_SEQ_PRIO" data-ref="_M/CLAUSE_SEQ_PRIO">CLAUSE_SEQ_PRIO</dfn>(x)                         ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="260">260</th><td><u>#       define <dfn class="macro" id="_M/PS_PRIO" data-ref="_M/PS_PRIO">PS_PRIO</dfn>(x)                                 ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="261">261</th><td><u>#       define <dfn class="macro" id="_M/VS_PRIO" data-ref="_M/VS_PRIO">VS_PRIO</dfn>(x)                                 ((x) &lt;&lt; 26)</u></td></tr>
<tr><th id="262">262</th><td><u>#       define <dfn class="macro" id="_M/GS_PRIO" data-ref="_M/GS_PRIO">GS_PRIO</dfn>(x)                                 ((x) &lt;&lt; 28)</u></td></tr>
<tr><th id="263">263</th><td><u>#       define <dfn class="macro" id="_M/ES_PRIO" data-ref="_M/ES_PRIO">ES_PRIO</dfn>(x)                                 ((x) &lt;&lt; 30)</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/SQ_GPR_RESOURCE_MGMT_1" data-ref="_M/SQ_GPR_RESOURCE_MGMT_1">SQ_GPR_RESOURCE_MGMT_1</dfn>                            0x8c04</u></td></tr>
<tr><th id="265">265</th><td><u>#       define <dfn class="macro" id="_M/NUM_PS_GPRS" data-ref="_M/NUM_PS_GPRS">NUM_PS_GPRS</dfn>(x)                             ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="266">266</th><td><u>#       define <dfn class="macro" id="_M/NUM_VS_GPRS" data-ref="_M/NUM_VS_GPRS">NUM_VS_GPRS</dfn>(x)                             ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="267">267</th><td><u>#       define <dfn class="macro" id="_M/NUM_CLAUSE_TEMP_GPRS" data-ref="_M/NUM_CLAUSE_TEMP_GPRS">NUM_CLAUSE_TEMP_GPRS</dfn>(x)                    ((x) &lt;&lt; 28)</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/SQ_GPR_RESOURCE_MGMT_2" data-ref="_M/SQ_GPR_RESOURCE_MGMT_2">SQ_GPR_RESOURCE_MGMT_2</dfn>                            0x8c08</u></td></tr>
<tr><th id="269">269</th><td><u>#       define <dfn class="macro" id="_M/NUM_GS_GPRS" data-ref="_M/NUM_GS_GPRS">NUM_GS_GPRS</dfn>(x)                             ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="270">270</th><td><u>#       define <dfn class="macro" id="_M/NUM_ES_GPRS" data-ref="_M/NUM_ES_GPRS">NUM_ES_GPRS</dfn>(x)                             ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/SQ_THREAD_RESOURCE_MGMT" data-ref="_M/SQ_THREAD_RESOURCE_MGMT">SQ_THREAD_RESOURCE_MGMT</dfn>                           0x8c0c</u></td></tr>
<tr><th id="272">272</th><td><u>#       define <dfn class="macro" id="_M/NUM_PS_THREADS" data-ref="_M/NUM_PS_THREADS">NUM_PS_THREADS</dfn>(x)                          ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="273">273</th><td><u>#       define <dfn class="macro" id="_M/NUM_VS_THREADS" data-ref="_M/NUM_VS_THREADS">NUM_VS_THREADS</dfn>(x)                          ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="274">274</th><td><u>#       define <dfn class="macro" id="_M/NUM_GS_THREADS" data-ref="_M/NUM_GS_THREADS">NUM_GS_THREADS</dfn>(x)                          ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="275">275</th><td><u>#       define <dfn class="macro" id="_M/NUM_ES_THREADS" data-ref="_M/NUM_ES_THREADS">NUM_ES_THREADS</dfn>(x)                          ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/SQ_STACK_RESOURCE_MGMT_1" data-ref="_M/SQ_STACK_RESOURCE_MGMT_1">SQ_STACK_RESOURCE_MGMT_1</dfn>                          0x8c10</u></td></tr>
<tr><th id="277">277</th><td><u>#       define <dfn class="macro" id="_M/NUM_PS_STACK_ENTRIES" data-ref="_M/NUM_PS_STACK_ENTRIES">NUM_PS_STACK_ENTRIES</dfn>(x)                    ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="278">278</th><td><u>#       define <dfn class="macro" id="_M/NUM_VS_STACK_ENTRIES" data-ref="_M/NUM_VS_STACK_ENTRIES">NUM_VS_STACK_ENTRIES</dfn>(x)                    ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/SQ_STACK_RESOURCE_MGMT_2" data-ref="_M/SQ_STACK_RESOURCE_MGMT_2">SQ_STACK_RESOURCE_MGMT_2</dfn>                          0x8c14</u></td></tr>
<tr><th id="280">280</th><td><u>#       define <dfn class="macro" id="_M/NUM_GS_STACK_ENTRIES" data-ref="_M/NUM_GS_STACK_ENTRIES">NUM_GS_STACK_ENTRIES</dfn>(x)                    ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="281">281</th><td><u>#       define <dfn class="macro" id="_M/NUM_ES_STACK_ENTRIES" data-ref="_M/NUM_ES_STACK_ENTRIES">NUM_ES_STACK_ENTRIES</dfn>(x)                    ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/SQ_ESGS_RING_BASE" data-ref="_M/SQ_ESGS_RING_BASE">SQ_ESGS_RING_BASE</dfn>                               0x8c40</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/SQ_GSVS_RING_BASE" data-ref="_M/SQ_GSVS_RING_BASE">SQ_GSVS_RING_BASE</dfn>                               0x8c48</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/SQ_ESTMP_RING_BASE" data-ref="_M/SQ_ESTMP_RING_BASE">SQ_ESTMP_RING_BASE</dfn>                              0x8c50</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/SQ_GSTMP_RING_BASE" data-ref="_M/SQ_GSTMP_RING_BASE">SQ_GSTMP_RING_BASE</dfn>                              0x8c58</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/SQ_VSTMP_RING_BASE" data-ref="_M/SQ_VSTMP_RING_BASE">SQ_VSTMP_RING_BASE</dfn>                              0x8c60</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/SQ_PSTMP_RING_BASE" data-ref="_M/SQ_PSTMP_RING_BASE">SQ_PSTMP_RING_BASE</dfn>                              0x8c68</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/SQ_FBUF_RING_BASE" data-ref="_M/SQ_FBUF_RING_BASE">SQ_FBUF_RING_BASE</dfn>                               0x8c70</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/SQ_REDUC_RING_BASE" data-ref="_M/SQ_REDUC_RING_BASE">SQ_REDUC_RING_BASE</dfn>                              0x8c78</u></td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/GRBM_CNTL" data-ref="_M/GRBM_CNTL">GRBM_CNTL</dfn>                                       0x8000</u></td></tr>
<tr><th id="292">292</th><td><u>#       define <dfn class="macro" id="_M/GRBM_READ_TIMEOUT" data-ref="_M/GRBM_READ_TIMEOUT">GRBM_READ_TIMEOUT</dfn>(x)                     ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="293">293</th><td><u>#define	<dfn class="macro" id="_M/GRBM_STATUS" data-ref="_M/GRBM_STATUS">GRBM_STATUS</dfn>					0x8010</u></td></tr>
<tr><th id="294">294</th><td><u>#define		<dfn class="macro" id="_M/CMDFIFO_AVAIL_MASK" data-ref="_M/CMDFIFO_AVAIL_MASK">CMDFIFO_AVAIL_MASK</dfn>				0x0000001F</u></td></tr>
<tr><th id="295">295</th><td><u>#define		<dfn class="macro" id="_M/GUI_ACTIVE" data-ref="_M/GUI_ACTIVE">GUI_ACTIVE</dfn>					(1&lt;&lt;31)</u></td></tr>
<tr><th id="296">296</th><td><u>#define	<dfn class="macro" id="_M/GRBM_STATUS2" data-ref="_M/GRBM_STATUS2">GRBM_STATUS2</dfn>					0x8014</u></td></tr>
<tr><th id="297">297</th><td><u>#define	<dfn class="macro" id="_M/GRBM_SOFT_RESET" data-ref="_M/GRBM_SOFT_RESET">GRBM_SOFT_RESET</dfn>					0x8020</u></td></tr>
<tr><th id="298">298</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_CP" data-ref="_M/SOFT_RESET_CP">SOFT_RESET_CP</dfn>					(1&lt;&lt;0)</u></td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><u>#define	<dfn class="macro" id="_M/CG_THERMAL_CTRL" data-ref="_M/CG_THERMAL_CTRL">CG_THERMAL_CTRL</dfn>					0x7F0</u></td></tr>
<tr><th id="301">301</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_DPM" data-ref="_M/DIG_THERM_DPM">DIG_THERM_DPM</dfn>(x)			((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="302">302</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_DPM_MASK" data-ref="_M/DIG_THERM_DPM_MASK">DIG_THERM_DPM_MASK</dfn>			0x000FF000</u></td></tr>
<tr><th id="303">303</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_DPM_SHIFT" data-ref="_M/DIG_THERM_DPM_SHIFT">DIG_THERM_DPM_SHIFT</dfn>			12</u></td></tr>
<tr><th id="304">304</th><td><u>#define	<dfn class="macro" id="_M/CG_THERMAL_STATUS" data-ref="_M/CG_THERMAL_STATUS">CG_THERMAL_STATUS</dfn>				0x7F4</u></td></tr>
<tr><th id="305">305</th><td><u>#define		<dfn class="macro" id="_M/ASIC_T" data-ref="_M/ASIC_T">ASIC_T</dfn>(x)			        ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="306">306</th><td><u>#define		<dfn class="macro" id="_M/ASIC_T_MASK" data-ref="_M/ASIC_T_MASK">ASIC_T_MASK</dfn>			        0x1FF</u></td></tr>
<tr><th id="307">307</th><td><u>#define		<dfn class="macro" id="_M/ASIC_T_SHIFT" data-ref="_M/ASIC_T_SHIFT">ASIC_T_SHIFT</dfn>			        0</u></td></tr>
<tr><th id="308">308</th><td><u>#define	<dfn class="macro" id="_M/CG_THERMAL_INT" data-ref="_M/CG_THERMAL_INT">CG_THERMAL_INT</dfn>					0x7F8</u></td></tr>
<tr><th id="309">309</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_INTH" data-ref="_M/DIG_THERM_INTH">DIG_THERM_INTH</dfn>(x)			((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="310">310</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_INTH_MASK" data-ref="_M/DIG_THERM_INTH_MASK">DIG_THERM_INTH_MASK</dfn>			0x0000FF00</u></td></tr>
<tr><th id="311">311</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_INTH_SHIFT" data-ref="_M/DIG_THERM_INTH_SHIFT">DIG_THERM_INTH_SHIFT</dfn>			8</u></td></tr>
<tr><th id="312">312</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_INTL" data-ref="_M/DIG_THERM_INTL">DIG_THERM_INTL</dfn>(x)			((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="313">313</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_INTL_MASK" data-ref="_M/DIG_THERM_INTL_MASK">DIG_THERM_INTL_MASK</dfn>			0x00FF0000</u></td></tr>
<tr><th id="314">314</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_INTL_SHIFT" data-ref="_M/DIG_THERM_INTL_SHIFT">DIG_THERM_INTL_SHIFT</dfn>			16</u></td></tr>
<tr><th id="315">315</th><td><u>#define 	<dfn class="macro" id="_M/THERM_INT_MASK_HIGH" data-ref="_M/THERM_INT_MASK_HIGH">THERM_INT_MASK_HIGH</dfn>			(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="316">316</th><td><u>#define 	<dfn class="macro" id="_M/THERM_INT_MASK_LOW" data-ref="_M/THERM_INT_MASK_LOW">THERM_INT_MASK_LOW</dfn>			(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/RV770_CG_THERMAL_INT" data-ref="_M/RV770_CG_THERMAL_INT">RV770_CG_THERMAL_INT</dfn>				0x734</u></td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><u>#define	<dfn class="macro" id="_M/HDP_HOST_PATH_CNTL" data-ref="_M/HDP_HOST_PATH_CNTL">HDP_HOST_PATH_CNTL</dfn>				0x2C00</u></td></tr>
<tr><th id="321">321</th><td><u>#define	<dfn class="macro" id="_M/HDP_NONSURFACE_BASE" data-ref="_M/HDP_NONSURFACE_BASE">HDP_NONSURFACE_BASE</dfn>				0x2C04</u></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/HDP_NONSURFACE_INFO" data-ref="_M/HDP_NONSURFACE_INFO">HDP_NONSURFACE_INFO</dfn>				0x2C08</u></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/HDP_NONSURFACE_SIZE" data-ref="_M/HDP_NONSURFACE_SIZE">HDP_NONSURFACE_SIZE</dfn>				0x2C0C</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/HDP_REG_COHERENCY_FLUSH_CNTL" data-ref="_M/HDP_REG_COHERENCY_FLUSH_CNTL">HDP_REG_COHERENCY_FLUSH_CNTL</dfn>			0x54A0</u></td></tr>
<tr><th id="325">325</th><td><u>#define	<dfn class="macro" id="_M/HDP_TILING_CONFIG" data-ref="_M/HDP_TILING_CONFIG">HDP_TILING_CONFIG</dfn>				0x2F3C</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/HDP_DEBUG1" data-ref="_M/HDP_DEBUG1">HDP_DEBUG1</dfn>                                      0x2F34</u></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/MC_CONFIG" data-ref="_M/MC_CONFIG">MC_CONFIG</dfn>					0x2000</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/MC_VM_AGP_TOP" data-ref="_M/MC_VM_AGP_TOP">MC_VM_AGP_TOP</dfn>					0x2184</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/MC_VM_AGP_BOT" data-ref="_M/MC_VM_AGP_BOT">MC_VM_AGP_BOT</dfn>					0x2188</u></td></tr>
<tr><th id="331">331</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_AGP_BASE" data-ref="_M/MC_VM_AGP_BASE">MC_VM_AGP_BASE</dfn>					0x218C</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/MC_VM_FB_LOCATION" data-ref="_M/MC_VM_FB_LOCATION">MC_VM_FB_LOCATION</dfn>				0x2180</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/MC_VM_L1_TLB_MCB_RD_UVD_CNTL" data-ref="_M/MC_VM_L1_TLB_MCB_RD_UVD_CNTL">MC_VM_L1_TLB_MCB_RD_UVD_CNTL</dfn>			0x2124</u></td></tr>
<tr><th id="334">334</th><td><u>#define 	<dfn class="macro" id="_M/ENABLE_L1_TLB" data-ref="_M/ENABLE_L1_TLB">ENABLE_L1_TLB</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="335">335</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_L1_FRAGMENT_PROCESSING" data-ref="_M/ENABLE_L1_FRAGMENT_PROCESSING">ENABLE_L1_FRAGMENT_PROCESSING</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="336">336</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_L1_STRICT_ORDERING" data-ref="_M/ENABLE_L1_STRICT_ORDERING">ENABLE_L1_STRICT_ORDERING</dfn>			(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="337">337</th><td><u>#define		<dfn class="macro" id="_M/SYSTEM_ACCESS_MODE_MASK" data-ref="_M/SYSTEM_ACCESS_MODE_MASK">SYSTEM_ACCESS_MODE_MASK</dfn>				0x000000C0</u></td></tr>
<tr><th id="338">338</th><td><u>#define		<dfn class="macro" id="_M/SYSTEM_ACCESS_MODE_SHIFT" data-ref="_M/SYSTEM_ACCESS_MODE_SHIFT">SYSTEM_ACCESS_MODE_SHIFT</dfn>			6</u></td></tr>
<tr><th id="339">339</th><td><u>#define		<dfn class="macro" id="_M/SYSTEM_ACCESS_MODE_PA_ONLY" data-ref="_M/SYSTEM_ACCESS_MODE_PA_ONLY">SYSTEM_ACCESS_MODE_PA_ONLY</dfn>			(0 &lt;&lt; 6)</u></td></tr>
<tr><th id="340">340</th><td><u>#define		<dfn class="macro" id="_M/SYSTEM_ACCESS_MODE_USE_SYS_MAP" data-ref="_M/SYSTEM_ACCESS_MODE_USE_SYS_MAP">SYSTEM_ACCESS_MODE_USE_SYS_MAP</dfn>			(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="341">341</th><td><u>#define		<dfn class="macro" id="_M/SYSTEM_ACCESS_MODE_IN_SYS" data-ref="_M/SYSTEM_ACCESS_MODE_IN_SYS">SYSTEM_ACCESS_MODE_IN_SYS</dfn>			(2 &lt;&lt; 6)</u></td></tr>
<tr><th id="342">342</th><td><u>#define		<dfn class="macro" id="_M/SYSTEM_ACCESS_MODE_NOT_IN_SYS" data-ref="_M/SYSTEM_ACCESS_MODE_NOT_IN_SYS">SYSTEM_ACCESS_MODE_NOT_IN_SYS</dfn>			(3 &lt;&lt; 6)</u></td></tr>
<tr><th id="343">343</th><td><u>#define		<dfn class="macro" id="_M/SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU" data-ref="_M/SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU">SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU</dfn>	(0 &lt;&lt; 8)</u></td></tr>
<tr><th id="344">344</th><td><u>#define		<dfn class="macro" id="_M/SYSTEM_APERTURE_UNMAPPED_ACCESS_DEFAULT_PAGE" data-ref="_M/SYSTEM_APERTURE_UNMAPPED_ACCESS_DEFAULT_PAGE">SYSTEM_APERTURE_UNMAPPED_ACCESS_DEFAULT_PAGE</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="345">345</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_SEMAPHORE_MODE" data-ref="_M/ENABLE_SEMAPHORE_MODE">ENABLE_SEMAPHORE_MODE</dfn>				(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="346">346</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_WAIT_L2_QUERY" data-ref="_M/ENABLE_WAIT_L2_QUERY">ENABLE_WAIT_L2_QUERY</dfn>				(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="347">347</th><td><u>#define		<dfn class="macro" id="_M/EFFECTIVE_L1_TLB_SIZE" data-ref="_M/EFFECTIVE_L1_TLB_SIZE">EFFECTIVE_L1_TLB_SIZE</dfn>(x)			(((x) &amp; 7) &lt;&lt; 12)</u></td></tr>
<tr><th id="348">348</th><td><u>#define		<dfn class="macro" id="_M/EFFECTIVE_L1_TLB_SIZE_MASK" data-ref="_M/EFFECTIVE_L1_TLB_SIZE_MASK">EFFECTIVE_L1_TLB_SIZE_MASK</dfn>			0x00007000</u></td></tr>
<tr><th id="349">349</th><td><u>#define		<dfn class="macro" id="_M/EFFECTIVE_L1_TLB_SIZE_SHIFT" data-ref="_M/EFFECTIVE_L1_TLB_SIZE_SHIFT">EFFECTIVE_L1_TLB_SIZE_SHIFT</dfn>			12</u></td></tr>
<tr><th id="350">350</th><td><u>#define		<dfn class="macro" id="_M/EFFECTIVE_L1_QUEUE_SIZE" data-ref="_M/EFFECTIVE_L1_QUEUE_SIZE">EFFECTIVE_L1_QUEUE_SIZE</dfn>(x)			(((x) &amp; 7) &lt;&lt; 15)</u></td></tr>
<tr><th id="351">351</th><td><u>#define		<dfn class="macro" id="_M/EFFECTIVE_L1_QUEUE_SIZE_MASK" data-ref="_M/EFFECTIVE_L1_QUEUE_SIZE_MASK">EFFECTIVE_L1_QUEUE_SIZE_MASK</dfn>			0x00038000</u></td></tr>
<tr><th id="352">352</th><td><u>#define		<dfn class="macro" id="_M/EFFECTIVE_L1_QUEUE_SIZE_SHIFT" data-ref="_M/EFFECTIVE_L1_QUEUE_SIZE_SHIFT">EFFECTIVE_L1_QUEUE_SIZE_SHIFT</dfn>			15</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/MC_VM_L1_TLB_MCD_RD_A_CNTL" data-ref="_M/MC_VM_L1_TLB_MCD_RD_A_CNTL">MC_VM_L1_TLB_MCD_RD_A_CNTL</dfn>			0x219C</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/MC_VM_L1_TLB_MCD_RD_B_CNTL" data-ref="_M/MC_VM_L1_TLB_MCD_RD_B_CNTL">MC_VM_L1_TLB_MCD_RD_B_CNTL</dfn>			0x21A0</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/MC_VM_L1_TLB_MCB_RD_GFX_CNTL" data-ref="_M/MC_VM_L1_TLB_MCB_RD_GFX_CNTL">MC_VM_L1_TLB_MCB_RD_GFX_CNTL</dfn>			0x21FC</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/MC_VM_L1_TLB_MCB_RD_HDP_CNTL" data-ref="_M/MC_VM_L1_TLB_MCB_RD_HDP_CNTL">MC_VM_L1_TLB_MCB_RD_HDP_CNTL</dfn>			0x2204</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/MC_VM_L1_TLB_MCB_RD_PDMA_CNTL" data-ref="_M/MC_VM_L1_TLB_MCB_RD_PDMA_CNTL">MC_VM_L1_TLB_MCB_RD_PDMA_CNTL</dfn>			0x2208</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/MC_VM_L1_TLB_MCB_RD_SEM_CNTL" data-ref="_M/MC_VM_L1_TLB_MCB_RD_SEM_CNTL">MC_VM_L1_TLB_MCB_RD_SEM_CNTL</dfn>			0x220C</u></td></tr>
<tr><th id="359">359</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_L1_TLB_MCB_RD_SYS_CNTL" data-ref="_M/MC_VM_L1_TLB_MCB_RD_SYS_CNTL">MC_VM_L1_TLB_MCB_RD_SYS_CNTL</dfn>			0x2200</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/MC_VM_L1_TLB_MCB_WR_UVD_CNTL" data-ref="_M/MC_VM_L1_TLB_MCB_WR_UVD_CNTL">MC_VM_L1_TLB_MCB_WR_UVD_CNTL</dfn>			0x212c</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/MC_VM_L1_TLB_MCD_WR_A_CNTL" data-ref="_M/MC_VM_L1_TLB_MCD_WR_A_CNTL">MC_VM_L1_TLB_MCD_WR_A_CNTL</dfn>			0x21A4</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/MC_VM_L1_TLB_MCD_WR_B_CNTL" data-ref="_M/MC_VM_L1_TLB_MCD_WR_B_CNTL">MC_VM_L1_TLB_MCD_WR_B_CNTL</dfn>			0x21A8</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/MC_VM_L1_TLB_MCB_WR_GFX_CNTL" data-ref="_M/MC_VM_L1_TLB_MCB_WR_GFX_CNTL">MC_VM_L1_TLB_MCB_WR_GFX_CNTL</dfn>			0x2210</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/MC_VM_L1_TLB_MCB_WR_HDP_CNTL" data-ref="_M/MC_VM_L1_TLB_MCB_WR_HDP_CNTL">MC_VM_L1_TLB_MCB_WR_HDP_CNTL</dfn>			0x2218</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/MC_VM_L1_TLB_MCB_WR_PDMA_CNTL" data-ref="_M/MC_VM_L1_TLB_MCB_WR_PDMA_CNTL">MC_VM_L1_TLB_MCB_WR_PDMA_CNTL</dfn>			0x221C</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/MC_VM_L1_TLB_MCB_WR_SEM_CNTL" data-ref="_M/MC_VM_L1_TLB_MCB_WR_SEM_CNTL">MC_VM_L1_TLB_MCB_WR_SEM_CNTL</dfn>			0x2220</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/MC_VM_L1_TLB_MCB_WR_SYS_CNTL" data-ref="_M/MC_VM_L1_TLB_MCB_WR_SYS_CNTL">MC_VM_L1_TLB_MCB_WR_SYS_CNTL</dfn>			0x2214</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/MC_VM_SYSTEM_APERTURE_LOW_ADDR" data-ref="_M/MC_VM_SYSTEM_APERTURE_LOW_ADDR">MC_VM_SYSTEM_APERTURE_LOW_ADDR</dfn>			0x2190</u></td></tr>
<tr><th id="369">369</th><td><u>#define		<dfn class="macro" id="_M/LOGICAL_PAGE_NUMBER_MASK" data-ref="_M/LOGICAL_PAGE_NUMBER_MASK">LOGICAL_PAGE_NUMBER_MASK</dfn>			0x000FFFFF</u></td></tr>
<tr><th id="370">370</th><td><u>#define		<dfn class="macro" id="_M/LOGICAL_PAGE_NUMBER_SHIFT" data-ref="_M/LOGICAL_PAGE_NUMBER_SHIFT">LOGICAL_PAGE_NUMBER_SHIFT</dfn>			0</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/MC_VM_SYSTEM_APERTURE_HIGH_ADDR" data-ref="_M/MC_VM_SYSTEM_APERTURE_HIGH_ADDR">MC_VM_SYSTEM_APERTURE_HIGH_ADDR</dfn>			0x2194</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR" data-ref="_M/MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR">MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR</dfn>		0x2198</u></td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/RS_DQ_RD_RET_CONF" data-ref="_M/RS_DQ_RD_RET_CONF">RS_DQ_RD_RET_CONF</dfn>				0x2348</u></td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><u>#define	<dfn class="macro" id="_M/PA_CL_ENHANCE" data-ref="_M/PA_CL_ENHANCE">PA_CL_ENHANCE</dfn>					0x8A14</u></td></tr>
<tr><th id="377">377</th><td><u>#define		<dfn class="macro" id="_M/CLIP_VTX_REORDER_ENA" data-ref="_M/CLIP_VTX_REORDER_ENA">CLIP_VTX_REORDER_ENA</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="378">378</th><td><u>#define		<dfn class="macro" id="_M/NUM_CLIP_SEQ" data-ref="_M/NUM_CLIP_SEQ">NUM_CLIP_SEQ</dfn>(x)					((x) &lt;&lt; 1)</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/PA_SC_AA_CONFIG" data-ref="_M/PA_SC_AA_CONFIG">PA_SC_AA_CONFIG</dfn>					0x28C04</u></td></tr>
<tr><th id="380">380</th><td><u>#define	<dfn class="macro" id="_M/PA_SC_AA_SAMPLE_LOCS_2S" data-ref="_M/PA_SC_AA_SAMPLE_LOCS_2S">PA_SC_AA_SAMPLE_LOCS_2S</dfn>				0x8B40</u></td></tr>
<tr><th id="381">381</th><td><u>#define	<dfn class="macro" id="_M/PA_SC_AA_SAMPLE_LOCS_4S" data-ref="_M/PA_SC_AA_SAMPLE_LOCS_4S">PA_SC_AA_SAMPLE_LOCS_4S</dfn>				0x8B44</u></td></tr>
<tr><th id="382">382</th><td><u>#define	<dfn class="macro" id="_M/PA_SC_AA_SAMPLE_LOCS_8S_WD0" data-ref="_M/PA_SC_AA_SAMPLE_LOCS_8S_WD0">PA_SC_AA_SAMPLE_LOCS_8S_WD0</dfn>			0x8B48</u></td></tr>
<tr><th id="383">383</th><td><u>#define	<dfn class="macro" id="_M/PA_SC_AA_SAMPLE_LOCS_8S_WD1" data-ref="_M/PA_SC_AA_SAMPLE_LOCS_8S_WD1">PA_SC_AA_SAMPLE_LOCS_8S_WD1</dfn>			0x8B4C</u></td></tr>
<tr><th id="384">384</th><td><u>#define		<dfn class="macro" id="_M/S0_X" data-ref="_M/S0_X">S0_X</dfn>(x)						((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="385">385</th><td><u>#define		<dfn class="macro" id="_M/S0_Y" data-ref="_M/S0_Y">S0_Y</dfn>(x)						((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="386">386</th><td><u>#define		<dfn class="macro" id="_M/S1_X" data-ref="_M/S1_X">S1_X</dfn>(x)						((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="387">387</th><td><u>#define		<dfn class="macro" id="_M/S1_Y" data-ref="_M/S1_Y">S1_Y</dfn>(x)						((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="388">388</th><td><u>#define		<dfn class="macro" id="_M/S2_X" data-ref="_M/S2_X">S2_X</dfn>(x)						((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="389">389</th><td><u>#define		<dfn class="macro" id="_M/S2_Y" data-ref="_M/S2_Y">S2_Y</dfn>(x)						((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="390">390</th><td><u>#define		<dfn class="macro" id="_M/S3_X" data-ref="_M/S3_X">S3_X</dfn>(x)						((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="391">391</th><td><u>#define		<dfn class="macro" id="_M/S3_Y" data-ref="_M/S3_Y">S3_Y</dfn>(x)						((x) &lt;&lt; 28)</u></td></tr>
<tr><th id="392">392</th><td><u>#define		<dfn class="macro" id="_M/S4_X" data-ref="_M/S4_X">S4_X</dfn>(x)						((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="393">393</th><td><u>#define		<dfn class="macro" id="_M/S4_Y" data-ref="_M/S4_Y">S4_Y</dfn>(x)						((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="394">394</th><td><u>#define		<dfn class="macro" id="_M/S5_X" data-ref="_M/S5_X">S5_X</dfn>(x)						((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="395">395</th><td><u>#define		<dfn class="macro" id="_M/S5_Y" data-ref="_M/S5_Y">S5_Y</dfn>(x)						((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="396">396</th><td><u>#define		<dfn class="macro" id="_M/S6_X" data-ref="_M/S6_X">S6_X</dfn>(x)						((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="397">397</th><td><u>#define		<dfn class="macro" id="_M/S6_Y" data-ref="_M/S6_Y">S6_Y</dfn>(x)						((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="398">398</th><td><u>#define		<dfn class="macro" id="_M/S7_X" data-ref="_M/S7_X">S7_X</dfn>(x)						((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="399">399</th><td><u>#define		<dfn class="macro" id="_M/S7_Y" data-ref="_M/S7_Y">S7_Y</dfn>(x)						((x) &lt;&lt; 28)</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/PA_SC_CLIPRECT_RULE" data-ref="_M/PA_SC_CLIPRECT_RULE">PA_SC_CLIPRECT_RULE</dfn>				0x2820c</u></td></tr>
<tr><th id="401">401</th><td><u>#define	<dfn class="macro" id="_M/PA_SC_ENHANCE" data-ref="_M/PA_SC_ENHANCE">PA_SC_ENHANCE</dfn>					0x8BF0</u></td></tr>
<tr><th id="402">402</th><td><u>#define		<dfn class="macro" id="_M/FORCE_EOV_MAX_CLK_CNT" data-ref="_M/FORCE_EOV_MAX_CLK_CNT">FORCE_EOV_MAX_CLK_CNT</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="403">403</th><td><u>#define		<dfn class="macro" id="_M/FORCE_EOV_MAX_TILE_CNT" data-ref="_M/FORCE_EOV_MAX_TILE_CNT">FORCE_EOV_MAX_TILE_CNT</dfn>(x)			((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/PA_SC_LINE_STIPPLE" data-ref="_M/PA_SC_LINE_STIPPLE">PA_SC_LINE_STIPPLE</dfn>				0x28A0C</u></td></tr>
<tr><th id="405">405</th><td><u>#define	<dfn class="macro" id="_M/PA_SC_LINE_STIPPLE_STATE" data-ref="_M/PA_SC_LINE_STIPPLE_STATE">PA_SC_LINE_STIPPLE_STATE</dfn>			0x8B10</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/PA_SC_MODE_CNTL" data-ref="_M/PA_SC_MODE_CNTL">PA_SC_MODE_CNTL</dfn>					0x28A4C</u></td></tr>
<tr><th id="407">407</th><td><u>#define	<dfn class="macro" id="_M/PA_SC_MULTI_CHIP_CNTL" data-ref="_M/PA_SC_MULTI_CHIP_CNTL">PA_SC_MULTI_CHIP_CNTL</dfn>				0x8B20</u></td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/PA_SC_SCREEN_SCISSOR_TL" data-ref="_M/PA_SC_SCREEN_SCISSOR_TL">PA_SC_SCREEN_SCISSOR_TL</dfn>                         0x28030</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/PA_SC_GENERIC_SCISSOR_TL" data-ref="_M/PA_SC_GENERIC_SCISSOR_TL">PA_SC_GENERIC_SCISSOR_TL</dfn>                        0x28240</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/PA_SC_WINDOW_SCISSOR_TL" data-ref="_M/PA_SC_WINDOW_SCISSOR_TL">PA_SC_WINDOW_SCISSOR_TL</dfn>                         0x28204</u></td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td><u>#define	<dfn class="macro" id="_M/PCIE_PORT_INDEX" data-ref="_M/PCIE_PORT_INDEX">PCIE_PORT_INDEX</dfn>					0x0038</u></td></tr>
<tr><th id="414">414</th><td><u>#define	<dfn class="macro" id="_M/PCIE_PORT_DATA" data-ref="_M/PCIE_PORT_DATA">PCIE_PORT_DATA</dfn>					0x003C</u></td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/CHMAP" data-ref="_M/CHMAP">CHMAP</dfn>						0x2004</u></td></tr>
<tr><th id="417">417</th><td><u>#define		<dfn class="macro" id="_M/NOOFCHAN_SHIFT" data-ref="_M/NOOFCHAN_SHIFT">NOOFCHAN_SHIFT</dfn>					12</u></td></tr>
<tr><th id="418">418</th><td><u>#define		<dfn class="macro" id="_M/NOOFCHAN_MASK" data-ref="_M/NOOFCHAN_MASK">NOOFCHAN_MASK</dfn>					0x00003000</u></td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/RAMCFG" data-ref="_M/RAMCFG">RAMCFG</dfn>						0x2408</u></td></tr>
<tr><th id="421">421</th><td><u>#define		<dfn class="macro" id="_M/NOOFBANK_SHIFT" data-ref="_M/NOOFBANK_SHIFT">NOOFBANK_SHIFT</dfn>					0</u></td></tr>
<tr><th id="422">422</th><td><u>#define		<dfn class="macro" id="_M/NOOFBANK_MASK" data-ref="_M/NOOFBANK_MASK">NOOFBANK_MASK</dfn>					0x00000001</u></td></tr>
<tr><th id="423">423</th><td><u>#define		<dfn class="macro" id="_M/NOOFRANK_SHIFT" data-ref="_M/NOOFRANK_SHIFT">NOOFRANK_SHIFT</dfn>					1</u></td></tr>
<tr><th id="424">424</th><td><u>#define		<dfn class="macro" id="_M/NOOFRANK_MASK" data-ref="_M/NOOFRANK_MASK">NOOFRANK_MASK</dfn>					0x00000002</u></td></tr>
<tr><th id="425">425</th><td><u>#define		<dfn class="macro" id="_M/NOOFROWS_SHIFT" data-ref="_M/NOOFROWS_SHIFT">NOOFROWS_SHIFT</dfn>					2</u></td></tr>
<tr><th id="426">426</th><td><u>#define		<dfn class="macro" id="_M/NOOFROWS_MASK" data-ref="_M/NOOFROWS_MASK">NOOFROWS_MASK</dfn>					0x0000001C</u></td></tr>
<tr><th id="427">427</th><td><u>#define		<dfn class="macro" id="_M/NOOFCOLS_SHIFT" data-ref="_M/NOOFCOLS_SHIFT">NOOFCOLS_SHIFT</dfn>					5</u></td></tr>
<tr><th id="428">428</th><td><u>#define		<dfn class="macro" id="_M/NOOFCOLS_MASK" data-ref="_M/NOOFCOLS_MASK">NOOFCOLS_MASK</dfn>					0x00000060</u></td></tr>
<tr><th id="429">429</th><td><u>#define		<dfn class="macro" id="_M/CHANSIZE_SHIFT" data-ref="_M/CHANSIZE_SHIFT">CHANSIZE_SHIFT</dfn>					7</u></td></tr>
<tr><th id="430">430</th><td><u>#define		<dfn class="macro" id="_M/CHANSIZE_MASK" data-ref="_M/CHANSIZE_MASK">CHANSIZE_MASK</dfn>					0x00000080</u></td></tr>
<tr><th id="431">431</th><td><u>#define		<dfn class="macro" id="_M/BURSTLENGTH_SHIFT" data-ref="_M/BURSTLENGTH_SHIFT">BURSTLENGTH_SHIFT</dfn>				8</u></td></tr>
<tr><th id="432">432</th><td><u>#define		<dfn class="macro" id="_M/BURSTLENGTH_MASK" data-ref="_M/BURSTLENGTH_MASK">BURSTLENGTH_MASK</dfn>				0x00000100</u></td></tr>
<tr><th id="433">433</th><td><u>#define		<dfn class="macro" id="_M/CHANSIZE_OVERRIDE" data-ref="_M/CHANSIZE_OVERRIDE">CHANSIZE_OVERRIDE</dfn>				(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG0" data-ref="_M/SCRATCH_REG0">SCRATCH_REG0</dfn>					0x8500</u></td></tr>
<tr><th id="436">436</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG1" data-ref="_M/SCRATCH_REG1">SCRATCH_REG1</dfn>					0x8504</u></td></tr>
<tr><th id="437">437</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG2" data-ref="_M/SCRATCH_REG2">SCRATCH_REG2</dfn>					0x8508</u></td></tr>
<tr><th id="438">438</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG3" data-ref="_M/SCRATCH_REG3">SCRATCH_REG3</dfn>					0x850C</u></td></tr>
<tr><th id="439">439</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG4" data-ref="_M/SCRATCH_REG4">SCRATCH_REG4</dfn>					0x8510</u></td></tr>
<tr><th id="440">440</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG5" data-ref="_M/SCRATCH_REG5">SCRATCH_REG5</dfn>					0x8514</u></td></tr>
<tr><th id="441">441</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG6" data-ref="_M/SCRATCH_REG6">SCRATCH_REG6</dfn>					0x8518</u></td></tr>
<tr><th id="442">442</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG7" data-ref="_M/SCRATCH_REG7">SCRATCH_REG7</dfn>					0x851C</u></td></tr>
<tr><th id="443">443</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_UMSK" data-ref="_M/SCRATCH_UMSK">SCRATCH_UMSK</dfn>					0x8540</u></td></tr>
<tr><th id="444">444</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_ADDR" data-ref="_M/SCRATCH_ADDR">SCRATCH_ADDR</dfn>					0x8544</u></td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td><u>#define	<dfn class="macro" id="_M/SPI_CONFIG_CNTL" data-ref="_M/SPI_CONFIG_CNTL">SPI_CONFIG_CNTL</dfn>					0x9100</u></td></tr>
<tr><th id="447">447</th><td><u>#define		<dfn class="macro" id="_M/GPR_WRITE_PRIORITY" data-ref="_M/GPR_WRITE_PRIORITY">GPR_WRITE_PRIORITY</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="448">448</th><td><u>#define		<dfn class="macro" id="_M/DISABLE_INTERP_1" data-ref="_M/DISABLE_INTERP_1">DISABLE_INTERP_1</dfn>				(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="449">449</th><td><u>#define	<dfn class="macro" id="_M/SPI_CONFIG_CNTL_1" data-ref="_M/SPI_CONFIG_CNTL_1">SPI_CONFIG_CNTL_1</dfn>				0x913C</u></td></tr>
<tr><th id="450">450</th><td><u>#define		<dfn class="macro" id="_M/VTX_DONE_DELAY" data-ref="_M/VTX_DONE_DELAY">VTX_DONE_DELAY</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="451">451</th><td><u>#define		<dfn class="macro" id="_M/INTERP_ONE_PRIM_PER_ROW" data-ref="_M/INTERP_ONE_PRIM_PER_ROW">INTERP_ONE_PRIM_PER_ROW</dfn>				(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="452">452</th><td><u>#define	<dfn class="macro" id="_M/SPI_INPUT_Z" data-ref="_M/SPI_INPUT_Z">SPI_INPUT_Z</dfn>					0x286D8</u></td></tr>
<tr><th id="453">453</th><td><u>#define	<dfn class="macro" id="_M/SPI_PS_IN_CONTROL_0" data-ref="_M/SPI_PS_IN_CONTROL_0">SPI_PS_IN_CONTROL_0</dfn>				0x286CC</u></td></tr>
<tr><th id="454">454</th><td><u>#define		<dfn class="macro" id="_M/NUM_INTERP" data-ref="_M/NUM_INTERP">NUM_INTERP</dfn>(x)					((x)&lt;&lt;0)</u></td></tr>
<tr><th id="455">455</th><td><u>#define		<dfn class="macro" id="_M/POSITION_ENA" data-ref="_M/POSITION_ENA">POSITION_ENA</dfn>					(1&lt;&lt;8)</u></td></tr>
<tr><th id="456">456</th><td><u>#define		<dfn class="macro" id="_M/POSITION_CENTROID" data-ref="_M/POSITION_CENTROID">POSITION_CENTROID</dfn>				(1&lt;&lt;9)</u></td></tr>
<tr><th id="457">457</th><td><u>#define		<dfn class="macro" id="_M/POSITION_ADDR" data-ref="_M/POSITION_ADDR">POSITION_ADDR</dfn>(x)				((x)&lt;&lt;10)</u></td></tr>
<tr><th id="458">458</th><td><u>#define		<dfn class="macro" id="_M/PARAM_GEN" data-ref="_M/PARAM_GEN">PARAM_GEN</dfn>(x)					((x)&lt;&lt;15)</u></td></tr>
<tr><th id="459">459</th><td><u>#define		<dfn class="macro" id="_M/PARAM_GEN_ADDR" data-ref="_M/PARAM_GEN_ADDR">PARAM_GEN_ADDR</dfn>(x)				((x)&lt;&lt;19)</u></td></tr>
<tr><th id="460">460</th><td><u>#define		<dfn class="macro" id="_M/BARYC_SAMPLE_CNTL" data-ref="_M/BARYC_SAMPLE_CNTL">BARYC_SAMPLE_CNTL</dfn>(x)				((x)&lt;&lt;26)</u></td></tr>
<tr><th id="461">461</th><td><u>#define		<dfn class="macro" id="_M/PERSP_GRADIENT_ENA" data-ref="_M/PERSP_GRADIENT_ENA">PERSP_GRADIENT_ENA</dfn>				(1&lt;&lt;28)</u></td></tr>
<tr><th id="462">462</th><td><u>#define		<dfn class="macro" id="_M/LINEAR_GRADIENT_ENA" data-ref="_M/LINEAR_GRADIENT_ENA">LINEAR_GRADIENT_ENA</dfn>				(1&lt;&lt;29)</u></td></tr>
<tr><th id="463">463</th><td><u>#define		<dfn class="macro" id="_M/POSITION_SAMPLE" data-ref="_M/POSITION_SAMPLE">POSITION_SAMPLE</dfn>					(1&lt;&lt;30)</u></td></tr>
<tr><th id="464">464</th><td><u>#define		<dfn class="macro" id="_M/BARYC_AT_SAMPLE_ENA" data-ref="_M/BARYC_AT_SAMPLE_ENA">BARYC_AT_SAMPLE_ENA</dfn>				(1&lt;&lt;31)</u></td></tr>
<tr><th id="465">465</th><td><u>#define	<dfn class="macro" id="_M/SPI_PS_IN_CONTROL_1" data-ref="_M/SPI_PS_IN_CONTROL_1">SPI_PS_IN_CONTROL_1</dfn>				0x286D0</u></td></tr>
<tr><th id="466">466</th><td><u>#define		<dfn class="macro" id="_M/GEN_INDEX_PIX" data-ref="_M/GEN_INDEX_PIX">GEN_INDEX_PIX</dfn>					(1&lt;&lt;0)</u></td></tr>
<tr><th id="467">467</th><td><u>#define		<dfn class="macro" id="_M/GEN_INDEX_PIX_ADDR" data-ref="_M/GEN_INDEX_PIX_ADDR">GEN_INDEX_PIX_ADDR</dfn>(x)				((x)&lt;&lt;1)</u></td></tr>
<tr><th id="468">468</th><td><u>#define		<dfn class="macro" id="_M/FRONT_FACE_ENA" data-ref="_M/FRONT_FACE_ENA">FRONT_FACE_ENA</dfn>					(1&lt;&lt;8)</u></td></tr>
<tr><th id="469">469</th><td><u>#define		<dfn class="macro" id="_M/FRONT_FACE_CHAN" data-ref="_M/FRONT_FACE_CHAN">FRONT_FACE_CHAN</dfn>(x)				((x)&lt;&lt;9)</u></td></tr>
<tr><th id="470">470</th><td><u>#define		<dfn class="macro" id="_M/FRONT_FACE_ALL_BITS" data-ref="_M/FRONT_FACE_ALL_BITS">FRONT_FACE_ALL_BITS</dfn>				(1&lt;&lt;11)</u></td></tr>
<tr><th id="471">471</th><td><u>#define		<dfn class="macro" id="_M/FRONT_FACE_ADDR" data-ref="_M/FRONT_FACE_ADDR">FRONT_FACE_ADDR</dfn>(x)				((x)&lt;&lt;12)</u></td></tr>
<tr><th id="472">472</th><td><u>#define		<dfn class="macro" id="_M/FOG_ADDR" data-ref="_M/FOG_ADDR">FOG_ADDR</dfn>(x)					((x)&lt;&lt;17)</u></td></tr>
<tr><th id="473">473</th><td><u>#define		<dfn class="macro" id="_M/FIXED_PT_POSITION_ENA" data-ref="_M/FIXED_PT_POSITION_ENA">FIXED_PT_POSITION_ENA</dfn>				(1&lt;&lt;24)</u></td></tr>
<tr><th id="474">474</th><td><u>#define		<dfn class="macro" id="_M/FIXED_PT_POSITION_ADDR" data-ref="_M/FIXED_PT_POSITION_ADDR">FIXED_PT_POSITION_ADDR</dfn>(x)			((x)&lt;&lt;25)</u></td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><u>#define	<dfn class="macro" id="_M/SQ_MS_FIFO_SIZES" data-ref="_M/SQ_MS_FIFO_SIZES">SQ_MS_FIFO_SIZES</dfn>				0x8CF0</u></td></tr>
<tr><th id="477">477</th><td><u>#define		<dfn class="macro" id="_M/CACHE_FIFO_SIZE" data-ref="_M/CACHE_FIFO_SIZE">CACHE_FIFO_SIZE</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="478">478</th><td><u>#define		<dfn class="macro" id="_M/FETCH_FIFO_HIWATER" data-ref="_M/FETCH_FIFO_HIWATER">FETCH_FIFO_HIWATER</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="479">479</th><td><u>#define		<dfn class="macro" id="_M/DONE_FIFO_HIWATER" data-ref="_M/DONE_FIFO_HIWATER">DONE_FIFO_HIWATER</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="480">480</th><td><u>#define		<dfn class="macro" id="_M/ALU_UPDATE_FIFO_HIWATER" data-ref="_M/ALU_UPDATE_FIFO_HIWATER">ALU_UPDATE_FIFO_HIWATER</dfn>(x)			((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="481">481</th><td><u>#define	<dfn class="macro" id="_M/SQ_PGM_START_ES" data-ref="_M/SQ_PGM_START_ES">SQ_PGM_START_ES</dfn>					0x28880</u></td></tr>
<tr><th id="482">482</th><td><u>#define	<dfn class="macro" id="_M/SQ_PGM_START_FS" data-ref="_M/SQ_PGM_START_FS">SQ_PGM_START_FS</dfn>					0x28894</u></td></tr>
<tr><th id="483">483</th><td><u>#define	<dfn class="macro" id="_M/SQ_PGM_START_GS" data-ref="_M/SQ_PGM_START_GS">SQ_PGM_START_GS</dfn>					0x2886C</u></td></tr>
<tr><th id="484">484</th><td><u>#define	<dfn class="macro" id="_M/SQ_PGM_START_PS" data-ref="_M/SQ_PGM_START_PS">SQ_PGM_START_PS</dfn>					0x28840</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/SQ_PGM_RESOURCES_PS" data-ref="_M/SQ_PGM_RESOURCES_PS">SQ_PGM_RESOURCES_PS</dfn>                             0x28850</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/SQ_PGM_EXPORTS_PS" data-ref="_M/SQ_PGM_EXPORTS_PS">SQ_PGM_EXPORTS_PS</dfn>                               0x28854</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/SQ_PGM_CF_OFFSET_PS" data-ref="_M/SQ_PGM_CF_OFFSET_PS">SQ_PGM_CF_OFFSET_PS</dfn>                             0x288cc</u></td></tr>
<tr><th id="488">488</th><td><u>#define	<dfn class="macro" id="_M/SQ_PGM_START_VS" data-ref="_M/SQ_PGM_START_VS">SQ_PGM_START_VS</dfn>					0x28858</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/SQ_PGM_RESOURCES_VS" data-ref="_M/SQ_PGM_RESOURCES_VS">SQ_PGM_RESOURCES_VS</dfn>                             0x28868</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/SQ_PGM_CF_OFFSET_VS" data-ref="_M/SQ_PGM_CF_OFFSET_VS">SQ_PGM_CF_OFFSET_VS</dfn>                             0x288d0</u></td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/SQ_VTX_CONSTANT_WORD0_0" data-ref="_M/SQ_VTX_CONSTANT_WORD0_0">SQ_VTX_CONSTANT_WORD0_0</dfn>				0x30000</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/SQ_VTX_CONSTANT_WORD1_0" data-ref="_M/SQ_VTX_CONSTANT_WORD1_0">SQ_VTX_CONSTANT_WORD1_0</dfn>				0x30004</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/SQ_VTX_CONSTANT_WORD2_0" data-ref="_M/SQ_VTX_CONSTANT_WORD2_0">SQ_VTX_CONSTANT_WORD2_0</dfn>				0x30008</u></td></tr>
<tr><th id="495">495</th><td><u>#	define <dfn class="macro" id="_M/SQ_VTXC_BASE_ADDR_HI" data-ref="_M/SQ_VTXC_BASE_ADDR_HI">SQ_VTXC_BASE_ADDR_HI</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="496">496</th><td><u>#	define <dfn class="macro" id="_M/SQ_VTXC_STRIDE" data-ref="_M/SQ_VTXC_STRIDE">SQ_VTXC_STRIDE</dfn>(x)			((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="497">497</th><td><u>#	define <dfn class="macro" id="_M/SQ_VTXC_ENDIAN_SWAP" data-ref="_M/SQ_VTXC_ENDIAN_SWAP">SQ_VTXC_ENDIAN_SWAP</dfn>(x)			((x) &lt;&lt; 30)</u></td></tr>
<tr><th id="498">498</th><td><u>#	define <dfn class="macro" id="_M/SQ_ENDIAN_NONE" data-ref="_M/SQ_ENDIAN_NONE">SQ_ENDIAN_NONE</dfn>				0</u></td></tr>
<tr><th id="499">499</th><td><u>#	define <dfn class="macro" id="_M/SQ_ENDIAN_8IN16" data-ref="_M/SQ_ENDIAN_8IN16">SQ_ENDIAN_8IN16</dfn>				1</u></td></tr>
<tr><th id="500">500</th><td><u>#	define <dfn class="macro" id="_M/SQ_ENDIAN_8IN32" data-ref="_M/SQ_ENDIAN_8IN32">SQ_ENDIAN_8IN32</dfn>				2</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/SQ_VTX_CONSTANT_WORD3_0" data-ref="_M/SQ_VTX_CONSTANT_WORD3_0">SQ_VTX_CONSTANT_WORD3_0</dfn>				0x3000c</u></td></tr>
<tr><th id="502">502</th><td><u>#define	<dfn class="macro" id="_M/SQ_VTX_CONSTANT_WORD6_0" data-ref="_M/SQ_VTX_CONSTANT_WORD6_0">SQ_VTX_CONSTANT_WORD6_0</dfn>				0x38018</u></td></tr>
<tr><th id="503">503</th><td><u>#define		<dfn class="macro" id="_M/S__SQ_VTX_CONSTANT_TYPE" data-ref="_M/S__SQ_VTX_CONSTANT_TYPE">S__SQ_VTX_CONSTANT_TYPE</dfn>(x)			(((x) &amp; 3) &lt;&lt; 30)</u></td></tr>
<tr><th id="504">504</th><td><u>#define		<dfn class="macro" id="_M/G__SQ_VTX_CONSTANT_TYPE" data-ref="_M/G__SQ_VTX_CONSTANT_TYPE">G__SQ_VTX_CONSTANT_TYPE</dfn>(x)			(((x) &gt;&gt; 30) &amp; 3)</u></td></tr>
<tr><th id="505">505</th><td><u>#define			<dfn class="macro" id="_M/SQ_TEX_VTX_INVALID_TEXTURE" data-ref="_M/SQ_TEX_VTX_INVALID_TEXTURE">SQ_TEX_VTX_INVALID_TEXTURE</dfn>			0x0</u></td></tr>
<tr><th id="506">506</th><td><u>#define			<dfn class="macro" id="_M/SQ_TEX_VTX_INVALID_BUFFER" data-ref="_M/SQ_TEX_VTX_INVALID_BUFFER">SQ_TEX_VTX_INVALID_BUFFER</dfn>			0x1</u></td></tr>
<tr><th id="507">507</th><td><u>#define			<dfn class="macro" id="_M/SQ_TEX_VTX_VALID_TEXTURE" data-ref="_M/SQ_TEX_VTX_VALID_TEXTURE">SQ_TEX_VTX_VALID_TEXTURE</dfn>			0x2</u></td></tr>
<tr><th id="508">508</th><td><u>#define			<dfn class="macro" id="_M/SQ_TEX_VTX_VALID_BUFFER" data-ref="_M/SQ_TEX_VTX_VALID_BUFFER">SQ_TEX_VTX_VALID_BUFFER</dfn>				0x3</u></td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td><u>#define	<dfn class="macro" id="_M/SX_MISC" data-ref="_M/SX_MISC">SX_MISC</dfn>						0x28350</u></td></tr>
<tr><th id="512">512</th><td><u>#define	<dfn class="macro" id="_M/SX_MEMORY_EXPORT_BASE" data-ref="_M/SX_MEMORY_EXPORT_BASE">SX_MEMORY_EXPORT_BASE</dfn>				0x9010</u></td></tr>
<tr><th id="513">513</th><td><u>#define	<dfn class="macro" id="_M/SX_DEBUG_1" data-ref="_M/SX_DEBUG_1">SX_DEBUG_1</dfn>					0x9054</u></td></tr>
<tr><th id="514">514</th><td><u>#define		<dfn class="macro" id="_M/SMX_EVENT_RELEASE" data-ref="_M/SMX_EVENT_RELEASE">SMX_EVENT_RELEASE</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="515">515</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_NEW_SMX_ADDRESS" data-ref="_M/ENABLE_NEW_SMX_ADDRESS">ENABLE_NEW_SMX_ADDRESS</dfn>				(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td><u>#define	<dfn class="macro" id="_M/TA_CNTL_AUX" data-ref="_M/TA_CNTL_AUX">TA_CNTL_AUX</dfn>					0x9508</u></td></tr>
<tr><th id="518">518</th><td><u>#define		<dfn class="macro" id="_M/DISABLE_CUBE_WRAP" data-ref="_M/DISABLE_CUBE_WRAP">DISABLE_CUBE_WRAP</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="519">519</th><td><u>#define		<dfn class="macro" id="_M/DISABLE_CUBE_ANISO" data-ref="_M/DISABLE_CUBE_ANISO">DISABLE_CUBE_ANISO</dfn>				(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="520">520</th><td><u>#define		<dfn class="macro" id="_M/SYNC_GRADIENT" data-ref="_M/SYNC_GRADIENT">SYNC_GRADIENT</dfn>					(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="521">521</th><td><u>#define		<dfn class="macro" id="_M/SYNC_WALKER" data-ref="_M/SYNC_WALKER">SYNC_WALKER</dfn>					(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="522">522</th><td><u>#define		<dfn class="macro" id="_M/SYNC_ALIGNER" data-ref="_M/SYNC_ALIGNER">SYNC_ALIGNER</dfn>					(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="523">523</th><td><u>#define		<dfn class="macro" id="_M/BILINEAR_PRECISION_6_BIT" data-ref="_M/BILINEAR_PRECISION_6_BIT">BILINEAR_PRECISION_6_BIT</dfn>			(0 &lt;&lt; 31)</u></td></tr>
<tr><th id="524">524</th><td><u>#define		<dfn class="macro" id="_M/BILINEAR_PRECISION_8_BIT" data-ref="_M/BILINEAR_PRECISION_8_BIT">BILINEAR_PRECISION_8_BIT</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><u>#define	<dfn class="macro" id="_M/TC_CNTL" data-ref="_M/TC_CNTL">TC_CNTL</dfn>						0x9608</u></td></tr>
<tr><th id="527">527</th><td><u>#define		<dfn class="macro" id="_M/TC_L2_SIZE" data-ref="_M/TC_L2_SIZE">TC_L2_SIZE</dfn>(x)					((x)&lt;&lt;5)</u></td></tr>
<tr><th id="528">528</th><td><u>#define		<dfn class="macro" id="_M/L2_DISABLE_LATE_HIT" data-ref="_M/L2_DISABLE_LATE_HIT">L2_DISABLE_LATE_HIT</dfn>				(1&lt;&lt;9)</u></td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td><u>#define	<dfn class="macro" id="_M/VC_ENHANCE" data-ref="_M/VC_ENHANCE">VC_ENHANCE</dfn>					0x9714</u></td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td><u>#define	<dfn class="macro" id="_M/VGT_CACHE_INVALIDATION" data-ref="_M/VGT_CACHE_INVALIDATION">VGT_CACHE_INVALIDATION</dfn>				0x88C4</u></td></tr>
<tr><th id="533">533</th><td><u>#define		<dfn class="macro" id="_M/CACHE_INVALIDATION" data-ref="_M/CACHE_INVALIDATION">CACHE_INVALIDATION</dfn>(x)				((x)&lt;&lt;0)</u></td></tr>
<tr><th id="534">534</th><td><u>#define			<dfn class="macro" id="_M/VC_ONLY" data-ref="_M/VC_ONLY">VC_ONLY</dfn>						0</u></td></tr>
<tr><th id="535">535</th><td><u>#define			<dfn class="macro" id="_M/TC_ONLY" data-ref="_M/TC_ONLY">TC_ONLY</dfn>						1</u></td></tr>
<tr><th id="536">536</th><td><u>#define			<dfn class="macro" id="_M/VC_AND_TC" data-ref="_M/VC_AND_TC">VC_AND_TC</dfn>					2</u></td></tr>
<tr><th id="537">537</th><td><u>#define	<dfn class="macro" id="_M/VGT_DMA_BASE" data-ref="_M/VGT_DMA_BASE">VGT_DMA_BASE</dfn>					0x287E8</u></td></tr>
<tr><th id="538">538</th><td><u>#define	<dfn class="macro" id="_M/VGT_DMA_BASE_HI" data-ref="_M/VGT_DMA_BASE_HI">VGT_DMA_BASE_HI</dfn>					0x287E4</u></td></tr>
<tr><th id="539">539</th><td><u>#define	<dfn class="macro" id="_M/VGT_ES_PER_GS" data-ref="_M/VGT_ES_PER_GS">VGT_ES_PER_GS</dfn>					0x88CC</u></td></tr>
<tr><th id="540">540</th><td><u>#define	<dfn class="macro" id="_M/VGT_GS_PER_ES" data-ref="_M/VGT_GS_PER_ES">VGT_GS_PER_ES</dfn>					0x88C8</u></td></tr>
<tr><th id="541">541</th><td><u>#define	<dfn class="macro" id="_M/VGT_GS_PER_VS" data-ref="_M/VGT_GS_PER_VS">VGT_GS_PER_VS</dfn>					0x88E8</u></td></tr>
<tr><th id="542">542</th><td><u>#define	<dfn class="macro" id="_M/VGT_GS_VERTEX_REUSE" data-ref="_M/VGT_GS_VERTEX_REUSE">VGT_GS_VERTEX_REUSE</dfn>				0x88D4</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/VGT_PRIMITIVE_TYPE" data-ref="_M/VGT_PRIMITIVE_TYPE">VGT_PRIMITIVE_TYPE</dfn>                              0x8958</u></td></tr>
<tr><th id="544">544</th><td><u>#define	<dfn class="macro" id="_M/VGT_NUM_INSTANCES" data-ref="_M/VGT_NUM_INSTANCES">VGT_NUM_INSTANCES</dfn>				0x8974</u></td></tr>
<tr><th id="545">545</th><td><u>#define	<dfn class="macro" id="_M/VGT_OUT_DEALLOC_CNTL" data-ref="_M/VGT_OUT_DEALLOC_CNTL">VGT_OUT_DEALLOC_CNTL</dfn>				0x28C5C</u></td></tr>
<tr><th id="546">546</th><td><u>#define		<dfn class="macro" id="_M/DEALLOC_DIST_MASK" data-ref="_M/DEALLOC_DIST_MASK">DEALLOC_DIST_MASK</dfn>				0x0000007F</u></td></tr>
<tr><th id="547">547</th><td><u>#define	<dfn class="macro" id="_M/VGT_STRMOUT_BASE_OFFSET_0" data-ref="_M/VGT_STRMOUT_BASE_OFFSET_0">VGT_STRMOUT_BASE_OFFSET_0</dfn>			0x28B10</u></td></tr>
<tr><th id="548">548</th><td><u>#define	<dfn class="macro" id="_M/VGT_STRMOUT_BASE_OFFSET_1" data-ref="_M/VGT_STRMOUT_BASE_OFFSET_1">VGT_STRMOUT_BASE_OFFSET_1</dfn>			0x28B14</u></td></tr>
<tr><th id="549">549</th><td><u>#define	<dfn class="macro" id="_M/VGT_STRMOUT_BASE_OFFSET_2" data-ref="_M/VGT_STRMOUT_BASE_OFFSET_2">VGT_STRMOUT_BASE_OFFSET_2</dfn>			0x28B18</u></td></tr>
<tr><th id="550">550</th><td><u>#define	<dfn class="macro" id="_M/VGT_STRMOUT_BASE_OFFSET_3" data-ref="_M/VGT_STRMOUT_BASE_OFFSET_3">VGT_STRMOUT_BASE_OFFSET_3</dfn>			0x28B1c</u></td></tr>
<tr><th id="551">551</th><td><u>#define	<dfn class="macro" id="_M/VGT_STRMOUT_BASE_OFFSET_HI_0" data-ref="_M/VGT_STRMOUT_BASE_OFFSET_HI_0">VGT_STRMOUT_BASE_OFFSET_HI_0</dfn>			0x28B44</u></td></tr>
<tr><th id="552">552</th><td><u>#define	<dfn class="macro" id="_M/VGT_STRMOUT_BASE_OFFSET_HI_1" data-ref="_M/VGT_STRMOUT_BASE_OFFSET_HI_1">VGT_STRMOUT_BASE_OFFSET_HI_1</dfn>			0x28B48</u></td></tr>
<tr><th id="553">553</th><td><u>#define	<dfn class="macro" id="_M/VGT_STRMOUT_BASE_OFFSET_HI_2" data-ref="_M/VGT_STRMOUT_BASE_OFFSET_HI_2">VGT_STRMOUT_BASE_OFFSET_HI_2</dfn>			0x28B4c</u></td></tr>
<tr><th id="554">554</th><td><u>#define	<dfn class="macro" id="_M/VGT_STRMOUT_BASE_OFFSET_HI_3" data-ref="_M/VGT_STRMOUT_BASE_OFFSET_HI_3">VGT_STRMOUT_BASE_OFFSET_HI_3</dfn>			0x28B50</u></td></tr>
<tr><th id="555">555</th><td><u>#define	<dfn class="macro" id="_M/VGT_STRMOUT_BUFFER_BASE_0" data-ref="_M/VGT_STRMOUT_BUFFER_BASE_0">VGT_STRMOUT_BUFFER_BASE_0</dfn>			0x28AD8</u></td></tr>
<tr><th id="556">556</th><td><u>#define	<dfn class="macro" id="_M/VGT_STRMOUT_BUFFER_BASE_1" data-ref="_M/VGT_STRMOUT_BUFFER_BASE_1">VGT_STRMOUT_BUFFER_BASE_1</dfn>			0x28AE8</u></td></tr>
<tr><th id="557">557</th><td><u>#define	<dfn class="macro" id="_M/VGT_STRMOUT_BUFFER_BASE_2" data-ref="_M/VGT_STRMOUT_BUFFER_BASE_2">VGT_STRMOUT_BUFFER_BASE_2</dfn>			0x28AF8</u></td></tr>
<tr><th id="558">558</th><td><u>#define	<dfn class="macro" id="_M/VGT_STRMOUT_BUFFER_BASE_3" data-ref="_M/VGT_STRMOUT_BUFFER_BASE_3">VGT_STRMOUT_BUFFER_BASE_3</dfn>			0x28B08</u></td></tr>
<tr><th id="559">559</th><td><u>#define	<dfn class="macro" id="_M/VGT_STRMOUT_BUFFER_OFFSET_0" data-ref="_M/VGT_STRMOUT_BUFFER_OFFSET_0">VGT_STRMOUT_BUFFER_OFFSET_0</dfn>			0x28ADC</u></td></tr>
<tr><th id="560">560</th><td><u>#define	<dfn class="macro" id="_M/VGT_STRMOUT_BUFFER_OFFSET_1" data-ref="_M/VGT_STRMOUT_BUFFER_OFFSET_1">VGT_STRMOUT_BUFFER_OFFSET_1</dfn>			0x28AEC</u></td></tr>
<tr><th id="561">561</th><td><u>#define	<dfn class="macro" id="_M/VGT_STRMOUT_BUFFER_OFFSET_2" data-ref="_M/VGT_STRMOUT_BUFFER_OFFSET_2">VGT_STRMOUT_BUFFER_OFFSET_2</dfn>			0x28AFC</u></td></tr>
<tr><th id="562">562</th><td><u>#define	<dfn class="macro" id="_M/VGT_STRMOUT_BUFFER_OFFSET_3" data-ref="_M/VGT_STRMOUT_BUFFER_OFFSET_3">VGT_STRMOUT_BUFFER_OFFSET_3</dfn>			0x28B0C</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/VGT_STRMOUT_BUFFER_SIZE_0" data-ref="_M/VGT_STRMOUT_BUFFER_SIZE_0">VGT_STRMOUT_BUFFER_SIZE_0</dfn>			0x28AD0</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/VGT_STRMOUT_BUFFER_SIZE_1" data-ref="_M/VGT_STRMOUT_BUFFER_SIZE_1">VGT_STRMOUT_BUFFER_SIZE_1</dfn>			0x28AE0</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/VGT_STRMOUT_BUFFER_SIZE_2" data-ref="_M/VGT_STRMOUT_BUFFER_SIZE_2">VGT_STRMOUT_BUFFER_SIZE_2</dfn>			0x28AF0</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/VGT_STRMOUT_BUFFER_SIZE_3" data-ref="_M/VGT_STRMOUT_BUFFER_SIZE_3">VGT_STRMOUT_BUFFER_SIZE_3</dfn>			0x28B00</u></td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td><u>#define	<dfn class="macro" id="_M/VGT_STRMOUT_EN" data-ref="_M/VGT_STRMOUT_EN">VGT_STRMOUT_EN</dfn>					0x28AB0</u></td></tr>
<tr><th id="569">569</th><td><u>#define	<dfn class="macro" id="_M/VGT_VERTEX_REUSE_BLOCK_CNTL" data-ref="_M/VGT_VERTEX_REUSE_BLOCK_CNTL">VGT_VERTEX_REUSE_BLOCK_CNTL</dfn>			0x28C58</u></td></tr>
<tr><th id="570">570</th><td><u>#define		<dfn class="macro" id="_M/VTX_REUSE_DEPTH_MASK" data-ref="_M/VTX_REUSE_DEPTH_MASK">VTX_REUSE_DEPTH_MASK</dfn>				0x000000FF</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/VGT_EVENT_INITIATOR" data-ref="_M/VGT_EVENT_INITIATOR">VGT_EVENT_INITIATOR</dfn>                             0x28a90</u></td></tr>
<tr><th id="572">572</th><td><u>#       define <dfn class="macro" id="_M/CACHE_FLUSH_AND_INV_EVENT_TS" data-ref="_M/CACHE_FLUSH_AND_INV_EVENT_TS">CACHE_FLUSH_AND_INV_EVENT_TS</dfn>                     (0x14 &lt;&lt; 0)</u></td></tr>
<tr><th id="573">573</th><td><u>#       define <dfn class="macro" id="_M/CACHE_FLUSH_AND_INV_EVENT" data-ref="_M/CACHE_FLUSH_AND_INV_EVENT">CACHE_FLUSH_AND_INV_EVENT</dfn>                        (0x16 &lt;&lt; 0)</u></td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/VM_CONTEXT0_CNTL" data-ref="_M/VM_CONTEXT0_CNTL">VM_CONTEXT0_CNTL</dfn>				0x1410</u></td></tr>
<tr><th id="576">576</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_CONTEXT" data-ref="_M/ENABLE_CONTEXT">ENABLE_CONTEXT</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="577">577</th><td><u>#define		<dfn class="macro" id="_M/PAGE_TABLE_DEPTH" data-ref="_M/PAGE_TABLE_DEPTH">PAGE_TABLE_DEPTH</dfn>(x)				(((x) &amp; 3) &lt;&lt; 1)</u></td></tr>
<tr><th id="578">578</th><td><u>#define		<dfn class="macro" id="_M/RANGE_PROTECTION_FAULT_ENABLE_DEFAULT" data-ref="_M/RANGE_PROTECTION_FAULT_ENABLE_DEFAULT">RANGE_PROTECTION_FAULT_ENABLE_DEFAULT</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/VM_CONTEXT0_INVALIDATION_LOW_ADDR" data-ref="_M/VM_CONTEXT0_INVALIDATION_LOW_ADDR">VM_CONTEXT0_INVALIDATION_LOW_ADDR</dfn>		0x1490</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/VM_CONTEXT0_INVALIDATION_HIGH_ADDR" data-ref="_M/VM_CONTEXT0_INVALIDATION_HIGH_ADDR">VM_CONTEXT0_INVALIDATION_HIGH_ADDR</dfn>		0x14B0</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/VM_CONTEXT0_PAGE_TABLE_BASE_ADDR" data-ref="_M/VM_CONTEXT0_PAGE_TABLE_BASE_ADDR">VM_CONTEXT0_PAGE_TABLE_BASE_ADDR</dfn>		0x1574</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/VM_CONTEXT0_PAGE_TABLE_START_ADDR" data-ref="_M/VM_CONTEXT0_PAGE_TABLE_START_ADDR">VM_CONTEXT0_PAGE_TABLE_START_ADDR</dfn>		0x1594</u></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/VM_CONTEXT0_PAGE_TABLE_END_ADDR" data-ref="_M/VM_CONTEXT0_PAGE_TABLE_END_ADDR">VM_CONTEXT0_PAGE_TABLE_END_ADDR</dfn>			0x15B4</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR" data-ref="_M/VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR">VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR</dfn>	0x1554</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/VM_CONTEXT0_REQUEST_RESPONSE" data-ref="_M/VM_CONTEXT0_REQUEST_RESPONSE">VM_CONTEXT0_REQUEST_RESPONSE</dfn>			0x1470</u></td></tr>
<tr><th id="586">586</th><td><u>#define		<dfn class="macro" id="_M/REQUEST_TYPE" data-ref="_M/REQUEST_TYPE">REQUEST_TYPE</dfn>(x)					(((x) &amp; 0xf) &lt;&lt; 0)</u></td></tr>
<tr><th id="587">587</th><td><u>#define		<dfn class="macro" id="_M/RESPONSE_TYPE_MASK" data-ref="_M/RESPONSE_TYPE_MASK">RESPONSE_TYPE_MASK</dfn>				0x000000F0</u></td></tr>
<tr><th id="588">588</th><td><u>#define		<dfn class="macro" id="_M/RESPONSE_TYPE_SHIFT" data-ref="_M/RESPONSE_TYPE_SHIFT">RESPONSE_TYPE_SHIFT</dfn>				4</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/VM_L2_CNTL" data-ref="_M/VM_L2_CNTL">VM_L2_CNTL</dfn>					0x1400</u></td></tr>
<tr><th id="590">590</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_L2_CACHE" data-ref="_M/ENABLE_L2_CACHE">ENABLE_L2_CACHE</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="591">591</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_L2_FRAGMENT_PROCESSING" data-ref="_M/ENABLE_L2_FRAGMENT_PROCESSING">ENABLE_L2_FRAGMENT_PROCESSING</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="592">592</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE" data-ref="_M/ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE">ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="593">593</th><td><u>#define		<dfn class="macro" id="_M/EFFECTIVE_L2_QUEUE_SIZE" data-ref="_M/EFFECTIVE_L2_QUEUE_SIZE">EFFECTIVE_L2_QUEUE_SIZE</dfn>(x)			(((x) &amp; 7) &lt;&lt; 13)</u></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/VM_L2_CNTL2" data-ref="_M/VM_L2_CNTL2">VM_L2_CNTL2</dfn>					0x1404</u></td></tr>
<tr><th id="595">595</th><td><u>#define		<dfn class="macro" id="_M/INVALIDATE_ALL_L1_TLBS" data-ref="_M/INVALIDATE_ALL_L1_TLBS">INVALIDATE_ALL_L1_TLBS</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="596">596</th><td><u>#define		<dfn class="macro" id="_M/INVALIDATE_L2_CACHE" data-ref="_M/INVALIDATE_L2_CACHE">INVALIDATE_L2_CACHE</dfn>				(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/VM_L2_CNTL3" data-ref="_M/VM_L2_CNTL3">VM_L2_CNTL3</dfn>					0x1408</u></td></tr>
<tr><th id="598">598</th><td><u>#define		<dfn class="macro" id="_M/BANK_SELECT_0" data-ref="_M/BANK_SELECT_0">BANK_SELECT_0</dfn>(x)				(((x) &amp; 0x1f) &lt;&lt; 0)</u></td></tr>
<tr><th id="599">599</th><td><u>#define		<dfn class="macro" id="_M/BANK_SELECT_1" data-ref="_M/BANK_SELECT_1">BANK_SELECT_1</dfn>(x)				(((x) &amp; 0x1f) &lt;&lt; 5)</u></td></tr>
<tr><th id="600">600</th><td><u>#define		<dfn class="macro" id="_M/L2_CACHE_UPDATE_MODE" data-ref="_M/L2_CACHE_UPDATE_MODE">L2_CACHE_UPDATE_MODE</dfn>(x)				(((x) &amp; 3) &lt;&lt; 10)</u></td></tr>
<tr><th id="601">601</th><td><u>#define	<dfn class="macro" id="_M/VM_L2_STATUS" data-ref="_M/VM_L2_STATUS">VM_L2_STATUS</dfn>					0x140C</u></td></tr>
<tr><th id="602">602</th><td><u>#define		<dfn class="macro" id="_M/L2_BUSY" data-ref="_M/L2_BUSY">L2_BUSY</dfn>						(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td><u>#define	<dfn class="macro" id="_M/WAIT_UNTIL" data-ref="_M/WAIT_UNTIL">WAIT_UNTIL</dfn>					0x8040</u></td></tr>
<tr><th id="605">605</th><td><u>#define         <dfn class="macro" id="_M/WAIT_CP_DMA_IDLE_bit" data-ref="_M/WAIT_CP_DMA_IDLE_bit">WAIT_CP_DMA_IDLE_bit</dfn>                            (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="606">606</th><td><u>#define         <dfn class="macro" id="_M/WAIT_2D_IDLE_bit" data-ref="_M/WAIT_2D_IDLE_bit">WAIT_2D_IDLE_bit</dfn>                                (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="607">607</th><td><u>#define         <dfn class="macro" id="_M/WAIT_3D_IDLE_bit" data-ref="_M/WAIT_3D_IDLE_bit">WAIT_3D_IDLE_bit</dfn>                                (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="608">608</th><td><u>#define         <dfn class="macro" id="_M/WAIT_2D_IDLECLEAN_bit" data-ref="_M/WAIT_2D_IDLECLEAN_bit">WAIT_2D_IDLECLEAN_bit</dfn>                           (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="609">609</th><td><u>#define         <dfn class="macro" id="_M/WAIT_3D_IDLECLEAN_bit" data-ref="_M/WAIT_3D_IDLECLEAN_bit">WAIT_3D_IDLECLEAN_bit</dfn>                           (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td><i>/* async DMA */</i></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/DMA_TILING_CONFIG" data-ref="_M/DMA_TILING_CONFIG">DMA_TILING_CONFIG</dfn>                                 0x3ec4</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/DMA_CONFIG" data-ref="_M/DMA_CONFIG">DMA_CONFIG</dfn>                                        0x3e4c</u></td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/DMA_RB_CNTL" data-ref="_M/DMA_RB_CNTL">DMA_RB_CNTL</dfn>                                       0xd000</u></td></tr>
<tr><th id="616">616</th><td><u>#       define <dfn class="macro" id="_M/DMA_RB_ENABLE" data-ref="_M/DMA_RB_ENABLE">DMA_RB_ENABLE</dfn>                              (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="617">617</th><td><u>#       define <dfn class="macro" id="_M/DMA_RB_SIZE" data-ref="_M/DMA_RB_SIZE">DMA_RB_SIZE</dfn>(x)                             ((x) &lt;&lt; 1) /* log2 */</u></td></tr>
<tr><th id="618">618</th><td><u>#       define <dfn class="macro" id="_M/DMA_RB_SWAP_ENABLE" data-ref="_M/DMA_RB_SWAP_ENABLE">DMA_RB_SWAP_ENABLE</dfn>                         (1 &lt;&lt; 9) /* 8IN32 */</u></td></tr>
<tr><th id="619">619</th><td><u>#       define <dfn class="macro" id="_M/DMA_RPTR_WRITEBACK_ENABLE" data-ref="_M/DMA_RPTR_WRITEBACK_ENABLE">DMA_RPTR_WRITEBACK_ENABLE</dfn>                  (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="620">620</th><td><u>#       define <dfn class="macro" id="_M/DMA_RPTR_WRITEBACK_SWAP_ENABLE" data-ref="_M/DMA_RPTR_WRITEBACK_SWAP_ENABLE">DMA_RPTR_WRITEBACK_SWAP_ENABLE</dfn>             (1 &lt;&lt; 13)  /* 8IN32 */</u></td></tr>
<tr><th id="621">621</th><td><u>#       define <dfn class="macro" id="_M/DMA_RPTR_WRITEBACK_TIMER" data-ref="_M/DMA_RPTR_WRITEBACK_TIMER">DMA_RPTR_WRITEBACK_TIMER</dfn>(x)                ((x) &lt;&lt; 16) /* log2 */</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/DMA_RB_BASE" data-ref="_M/DMA_RB_BASE">DMA_RB_BASE</dfn>                                       0xd004</u></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/DMA_RB_RPTR" data-ref="_M/DMA_RB_RPTR">DMA_RB_RPTR</dfn>                                       0xd008</u></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/DMA_RB_WPTR" data-ref="_M/DMA_RB_WPTR">DMA_RB_WPTR</dfn>                                       0xd00c</u></td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/DMA_RB_RPTR_ADDR_HI" data-ref="_M/DMA_RB_RPTR_ADDR_HI">DMA_RB_RPTR_ADDR_HI</dfn>                               0xd01c</u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/DMA_RB_RPTR_ADDR_LO" data-ref="_M/DMA_RB_RPTR_ADDR_LO">DMA_RB_RPTR_ADDR_LO</dfn>                               0xd020</u></td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/DMA_IB_CNTL" data-ref="_M/DMA_IB_CNTL">DMA_IB_CNTL</dfn>                                       0xd024</u></td></tr>
<tr><th id="630">630</th><td><u>#       define <dfn class="macro" id="_M/DMA_IB_ENABLE" data-ref="_M/DMA_IB_ENABLE">DMA_IB_ENABLE</dfn>                              (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="631">631</th><td><u>#       define <dfn class="macro" id="_M/DMA_IB_SWAP_ENABLE" data-ref="_M/DMA_IB_SWAP_ENABLE">DMA_IB_SWAP_ENABLE</dfn>                         (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/DMA_IB_RPTR" data-ref="_M/DMA_IB_RPTR">DMA_IB_RPTR</dfn>                                       0xd028</u></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/DMA_CNTL" data-ref="_M/DMA_CNTL">DMA_CNTL</dfn>                                          0xd02c</u></td></tr>
<tr><th id="634">634</th><td><u>#       define <dfn class="macro" id="_M/TRAP_ENABLE" data-ref="_M/TRAP_ENABLE">TRAP_ENABLE</dfn>                                (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="635">635</th><td><u>#       define <dfn class="macro" id="_M/SEM_INCOMPLETE_INT_ENABLE" data-ref="_M/SEM_INCOMPLETE_INT_ENABLE">SEM_INCOMPLETE_INT_ENABLE</dfn>                  (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="636">636</th><td><u>#       define <dfn class="macro" id="_M/SEM_WAIT_INT_ENABLE" data-ref="_M/SEM_WAIT_INT_ENABLE">SEM_WAIT_INT_ENABLE</dfn>                        (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="637">637</th><td><u>#       define <dfn class="macro" id="_M/DATA_SWAP_ENABLE" data-ref="_M/DATA_SWAP_ENABLE">DATA_SWAP_ENABLE</dfn>                           (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="638">638</th><td><u>#       define <dfn class="macro" id="_M/FENCE_SWAP_ENABLE" data-ref="_M/FENCE_SWAP_ENABLE">FENCE_SWAP_ENABLE</dfn>                          (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="639">639</th><td><u>#       define <dfn class="macro" id="_M/CTXEMPTY_INT_ENABLE" data-ref="_M/CTXEMPTY_INT_ENABLE">CTXEMPTY_INT_ENABLE</dfn>                        (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/DMA_STATUS_REG" data-ref="_M/DMA_STATUS_REG">DMA_STATUS_REG</dfn>                                    0xd034</u></td></tr>
<tr><th id="641">641</th><td><u>#       define <dfn class="macro" id="_M/DMA_IDLE" data-ref="_M/DMA_IDLE">DMA_IDLE</dfn>                                   (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/DMA_SEM_INCOMPLETE_TIMER_CNTL" data-ref="_M/DMA_SEM_INCOMPLETE_TIMER_CNTL">DMA_SEM_INCOMPLETE_TIMER_CNTL</dfn>                     0xd044</u></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/DMA_SEM_WAIT_FAIL_TIMER_CNTL" data-ref="_M/DMA_SEM_WAIT_FAIL_TIMER_CNTL">DMA_SEM_WAIT_FAIL_TIMER_CNTL</dfn>                      0xd048</u></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/DMA_MODE" data-ref="_M/DMA_MODE">DMA_MODE</dfn>                                          0xd0bc</u></td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td><i>/* async DMA packets */</i></td></tr>
<tr><th id="647">647</th><td><u>#define <dfn class="macro" id="_M/DMA_PACKET" data-ref="_M/DMA_PACKET">DMA_PACKET</dfn>(cmd, t, s, n)	((((cmd) &amp; 0xF) &lt;&lt; 28) |	\</u></td></tr>
<tr><th id="648">648</th><td><u>					 (((t) &amp; 0x1) &lt;&lt; 23) |		\</u></td></tr>
<tr><th id="649">649</th><td><u>					 (((s) &amp; 0x1) &lt;&lt; 22) |		\</u></td></tr>
<tr><th id="650">650</th><td><u>					 (((n) &amp; 0xFFFF) &lt;&lt; 0))</u></td></tr>
<tr><th id="651">651</th><td><i>/* async DMA Packet types */</i></td></tr>
<tr><th id="652">652</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_WRITE" data-ref="_M/DMA_PACKET_WRITE">DMA_PACKET_WRITE</dfn>				  0x2</u></td></tr>
<tr><th id="653">653</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_COPY" data-ref="_M/DMA_PACKET_COPY">DMA_PACKET_COPY</dfn>					  0x3</u></td></tr>
<tr><th id="654">654</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_INDIRECT_BUFFER" data-ref="_M/DMA_PACKET_INDIRECT_BUFFER">DMA_PACKET_INDIRECT_BUFFER</dfn>			  0x4</u></td></tr>
<tr><th id="655">655</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_SEMAPHORE" data-ref="_M/DMA_PACKET_SEMAPHORE">DMA_PACKET_SEMAPHORE</dfn>				  0x5</u></td></tr>
<tr><th id="656">656</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_FENCE" data-ref="_M/DMA_PACKET_FENCE">DMA_PACKET_FENCE</dfn>				  0x6</u></td></tr>
<tr><th id="657">657</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_TRAP" data-ref="_M/DMA_PACKET_TRAP">DMA_PACKET_TRAP</dfn>					  0x7</u></td></tr>
<tr><th id="658">658</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_CONSTANT_FILL" data-ref="_M/DMA_PACKET_CONSTANT_FILL">DMA_PACKET_CONSTANT_FILL</dfn>			  0xd /* 7xx only */</u></td></tr>
<tr><th id="659">659</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_NOP" data-ref="_M/DMA_PACKET_NOP">DMA_PACKET_NOP</dfn>					  0xf</u></td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/IH_RB_CNTL" data-ref="_M/IH_RB_CNTL">IH_RB_CNTL</dfn>                                        0x3e00</u></td></tr>
<tr><th id="662">662</th><td><u>#       define <dfn class="macro" id="_M/IH_RB_ENABLE" data-ref="_M/IH_RB_ENABLE">IH_RB_ENABLE</dfn>                               (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="663">663</th><td><u>#       define <dfn class="macro" id="_M/IH_RB_SIZE" data-ref="_M/IH_RB_SIZE">IH_RB_SIZE</dfn>(x)                              ((x) &lt;&lt; 1) /* log2 */</u></td></tr>
<tr><th id="664">664</th><td><u>#       define <dfn class="macro" id="_M/IH_RB_FULL_DRAIN_ENABLE" data-ref="_M/IH_RB_FULL_DRAIN_ENABLE">IH_RB_FULL_DRAIN_ENABLE</dfn>                    (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="665">665</th><td><u>#       define <dfn class="macro" id="_M/IH_WPTR_WRITEBACK_ENABLE" data-ref="_M/IH_WPTR_WRITEBACK_ENABLE">IH_WPTR_WRITEBACK_ENABLE</dfn>                   (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="666">666</th><td><u>#       define <dfn class="macro" id="_M/IH_WPTR_WRITEBACK_TIMER" data-ref="_M/IH_WPTR_WRITEBACK_TIMER">IH_WPTR_WRITEBACK_TIMER</dfn>(x)                 ((x) &lt;&lt; 9) /* log2 */</u></td></tr>
<tr><th id="667">667</th><td><u>#       define <dfn class="macro" id="_M/IH_WPTR_OVERFLOW_ENABLE" data-ref="_M/IH_WPTR_OVERFLOW_ENABLE">IH_WPTR_OVERFLOW_ENABLE</dfn>                    (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="668">668</th><td><u>#       define <dfn class="macro" id="_M/IH_WPTR_OVERFLOW_CLEAR" data-ref="_M/IH_WPTR_OVERFLOW_CLEAR">IH_WPTR_OVERFLOW_CLEAR</dfn>                     (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/IH_RB_BASE" data-ref="_M/IH_RB_BASE">IH_RB_BASE</dfn>                                        0x3e04</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/IH_RB_RPTR" data-ref="_M/IH_RB_RPTR">IH_RB_RPTR</dfn>                                        0x3e08</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/IH_RB_WPTR" data-ref="_M/IH_RB_WPTR">IH_RB_WPTR</dfn>                                        0x3e0c</u></td></tr>
<tr><th id="672">672</th><td><u>#       define <dfn class="macro" id="_M/RB_OVERFLOW" data-ref="_M/RB_OVERFLOW">RB_OVERFLOW</dfn>                                (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="673">673</th><td><u>#       define <dfn class="macro" id="_M/WPTR_OFFSET_MASK" data-ref="_M/WPTR_OFFSET_MASK">WPTR_OFFSET_MASK</dfn>                           0x3fffc</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/IH_RB_WPTR_ADDR_HI" data-ref="_M/IH_RB_WPTR_ADDR_HI">IH_RB_WPTR_ADDR_HI</dfn>                                0x3e10</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/IH_RB_WPTR_ADDR_LO" data-ref="_M/IH_RB_WPTR_ADDR_LO">IH_RB_WPTR_ADDR_LO</dfn>                                0x3e14</u></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/IH_CNTL" data-ref="_M/IH_CNTL">IH_CNTL</dfn>                                           0x3e18</u></td></tr>
<tr><th id="677">677</th><td><u>#       define <dfn class="macro" id="_M/ENABLE_INTR" data-ref="_M/ENABLE_INTR">ENABLE_INTR</dfn>                                (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="678">678</th><td><u>#       define <dfn class="macro" id="_M/IH_MC_SWAP" data-ref="_M/IH_MC_SWAP">IH_MC_SWAP</dfn>(x)                              ((x) &lt;&lt; 1)</u></td></tr>
<tr><th id="679">679</th><td><u>#       define <dfn class="macro" id="_M/IH_MC_SWAP_NONE" data-ref="_M/IH_MC_SWAP_NONE">IH_MC_SWAP_NONE</dfn>                            0</u></td></tr>
<tr><th id="680">680</th><td><u>#       define <dfn class="macro" id="_M/IH_MC_SWAP_16BIT" data-ref="_M/IH_MC_SWAP_16BIT">IH_MC_SWAP_16BIT</dfn>                           1</u></td></tr>
<tr><th id="681">681</th><td><u>#       define <dfn class="macro" id="_M/IH_MC_SWAP_32BIT" data-ref="_M/IH_MC_SWAP_32BIT">IH_MC_SWAP_32BIT</dfn>                           2</u></td></tr>
<tr><th id="682">682</th><td><u>#       define <dfn class="macro" id="_M/IH_MC_SWAP_64BIT" data-ref="_M/IH_MC_SWAP_64BIT">IH_MC_SWAP_64BIT</dfn>                           3</u></td></tr>
<tr><th id="683">683</th><td><u>#       define <dfn class="macro" id="_M/RPTR_REARM" data-ref="_M/RPTR_REARM">RPTR_REARM</dfn>                                 (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="684">684</th><td><u>#       define <dfn class="macro" id="_M/MC_WRREQ_CREDIT" data-ref="_M/MC_WRREQ_CREDIT">MC_WRREQ_CREDIT</dfn>(x)                         ((x) &lt;&lt; 15)</u></td></tr>
<tr><th id="685">685</th><td><u>#       define <dfn class="macro" id="_M/MC_WR_CLEAN_CNT" data-ref="_M/MC_WR_CLEAN_CNT">MC_WR_CLEAN_CNT</dfn>(x)                         ((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/RLC_CNTL" data-ref="_M/RLC_CNTL">RLC_CNTL</dfn>                                          0x3f00</u></td></tr>
<tr><th id="688">688</th><td><u>#       define <dfn class="macro" id="_M/RLC_ENABLE" data-ref="_M/RLC_ENABLE">RLC_ENABLE</dfn>                                 (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/RLC_HB_BASE" data-ref="_M/RLC_HB_BASE">RLC_HB_BASE</dfn>                                       0x3f10</u></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/RLC_HB_CNTL" data-ref="_M/RLC_HB_CNTL">RLC_HB_CNTL</dfn>                                       0x3f0c</u></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/RLC_HB_RPTR" data-ref="_M/RLC_HB_RPTR">RLC_HB_RPTR</dfn>                                       0x3f20</u></td></tr>
<tr><th id="692">692</th><td><u>#define <dfn class="macro" id="_M/RLC_HB_WPTR" data-ref="_M/RLC_HB_WPTR">RLC_HB_WPTR</dfn>                                       0x3f1c</u></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/RLC_HB_WPTR_LSB_ADDR" data-ref="_M/RLC_HB_WPTR_LSB_ADDR">RLC_HB_WPTR_LSB_ADDR</dfn>                              0x3f14</u></td></tr>
<tr><th id="694">694</th><td><u>#define <dfn class="macro" id="_M/RLC_HB_WPTR_MSB_ADDR" data-ref="_M/RLC_HB_WPTR_MSB_ADDR">RLC_HB_WPTR_MSB_ADDR</dfn>                              0x3f18</u></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/RLC_GPU_CLOCK_COUNT_LSB" data-ref="_M/RLC_GPU_CLOCK_COUNT_LSB">RLC_GPU_CLOCK_COUNT_LSB</dfn>				  0x3f38</u></td></tr>
<tr><th id="696">696</th><td><u>#define <dfn class="macro" id="_M/RLC_GPU_CLOCK_COUNT_MSB" data-ref="_M/RLC_GPU_CLOCK_COUNT_MSB">RLC_GPU_CLOCK_COUNT_MSB</dfn>				  0x3f3c</u></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/RLC_CAPTURE_GPU_CLOCK_COUNT" data-ref="_M/RLC_CAPTURE_GPU_CLOCK_COUNT">RLC_CAPTURE_GPU_CLOCK_COUNT</dfn>			  0x3f40</u></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/RLC_MC_CNTL" data-ref="_M/RLC_MC_CNTL">RLC_MC_CNTL</dfn>                                       0x3f44</u></td></tr>
<tr><th id="699">699</th><td><u>#define <dfn class="macro" id="_M/RLC_UCODE_CNTL" data-ref="_M/RLC_UCODE_CNTL">RLC_UCODE_CNTL</dfn>                                    0x3f48</u></td></tr>
<tr><th id="700">700</th><td><u>#define <dfn class="macro" id="_M/RLC_UCODE_ADDR" data-ref="_M/RLC_UCODE_ADDR">RLC_UCODE_ADDR</dfn>                                    0x3f2c</u></td></tr>
<tr><th id="701">701</th><td><u>#define <dfn class="macro" id="_M/RLC_UCODE_DATA" data-ref="_M/RLC_UCODE_DATA">RLC_UCODE_DATA</dfn>                                    0x3f30</u></td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/SRBM_SOFT_RESET" data-ref="_M/SRBM_SOFT_RESET">SRBM_SOFT_RESET</dfn>                                   0xe60</u></td></tr>
<tr><th id="704">704</th><td><u>#       define <dfn class="macro" id="_M/SOFT_RESET_BIF" data-ref="_M/SOFT_RESET_BIF">SOFT_RESET_BIF</dfn>                             (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="705">705</th><td><u>#       define <dfn class="macro" id="_M/SOFT_RESET_DMA" data-ref="_M/SOFT_RESET_DMA">SOFT_RESET_DMA</dfn>                             (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="706">706</th><td><u>#       define <dfn class="macro" id="_M/SOFT_RESET_RLC" data-ref="_M/SOFT_RESET_RLC">SOFT_RESET_RLC</dfn>                             (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="707">707</th><td><u>#       define <dfn class="macro" id="_M/SOFT_RESET_UVD" data-ref="_M/SOFT_RESET_UVD">SOFT_RESET_UVD</dfn>                             (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="708">708</th><td><u>#       define <dfn class="macro" id="_M/RV770_SOFT_RESET_DMA" data-ref="_M/RV770_SOFT_RESET_DMA">RV770_SOFT_RESET_DMA</dfn>                       (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/BIF_SCRATCH0" data-ref="_M/BIF_SCRATCH0">BIF_SCRATCH0</dfn>                                      0x5438</u></td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/BUS_CNTL" data-ref="_M/BUS_CNTL">BUS_CNTL</dfn>                                          0x5420</u></td></tr>
<tr><th id="713">713</th><td><u>#       define <dfn class="macro" id="_M/BIOS_ROM_DIS" data-ref="_M/BIOS_ROM_DIS">BIOS_ROM_DIS</dfn>                               (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="714">714</th><td><u>#       define <dfn class="macro" id="_M/VGA_COHE_SPEC_TIMER_DIS" data-ref="_M/VGA_COHE_SPEC_TIMER_DIS">VGA_COHE_SPEC_TIMER_DIS</dfn>                    (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/CP_INT_CNTL" data-ref="_M/CP_INT_CNTL">CP_INT_CNTL</dfn>                                       0xc124</u></td></tr>
<tr><th id="717">717</th><td><u>#       define <dfn class="macro" id="_M/CNTX_BUSY_INT_ENABLE" data-ref="_M/CNTX_BUSY_INT_ENABLE">CNTX_BUSY_INT_ENABLE</dfn>                       (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="718">718</th><td><u>#       define <dfn class="macro" id="_M/CNTX_EMPTY_INT_ENABLE" data-ref="_M/CNTX_EMPTY_INT_ENABLE">CNTX_EMPTY_INT_ENABLE</dfn>                      (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="719">719</th><td><u>#       define <dfn class="macro" id="_M/SCRATCH_INT_ENABLE" data-ref="_M/SCRATCH_INT_ENABLE">SCRATCH_INT_ENABLE</dfn>                         (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="720">720</th><td><u>#       define <dfn class="macro" id="_M/TIME_STAMP_INT_ENABLE" data-ref="_M/TIME_STAMP_INT_ENABLE">TIME_STAMP_INT_ENABLE</dfn>                      (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="721">721</th><td><u>#       define <dfn class="macro" id="_M/IB2_INT_ENABLE" data-ref="_M/IB2_INT_ENABLE">IB2_INT_ENABLE</dfn>                             (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="722">722</th><td><u>#       define <dfn class="macro" id="_M/IB1_INT_ENABLE" data-ref="_M/IB1_INT_ENABLE">IB1_INT_ENABLE</dfn>                             (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="723">723</th><td><u>#       define <dfn class="macro" id="_M/RB_INT_ENABLE" data-ref="_M/RB_INT_ENABLE">RB_INT_ENABLE</dfn>                              (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/CP_INT_STATUS" data-ref="_M/CP_INT_STATUS">CP_INT_STATUS</dfn>                                     0xc128</u></td></tr>
<tr><th id="725">725</th><td><u>#       define <dfn class="macro" id="_M/SCRATCH_INT_STAT" data-ref="_M/SCRATCH_INT_STAT">SCRATCH_INT_STAT</dfn>                           (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="726">726</th><td><u>#       define <dfn class="macro" id="_M/TIME_STAMP_INT_STAT" data-ref="_M/TIME_STAMP_INT_STAT">TIME_STAMP_INT_STAT</dfn>                        (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="727">727</th><td><u>#       define <dfn class="macro" id="_M/IB2_INT_STAT" data-ref="_M/IB2_INT_STAT">IB2_INT_STAT</dfn>                               (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="728">728</th><td><u>#       define <dfn class="macro" id="_M/IB1_INT_STAT" data-ref="_M/IB1_INT_STAT">IB1_INT_STAT</dfn>                               (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="729">729</th><td><u>#       define <dfn class="macro" id="_M/RB_INT_STAT" data-ref="_M/RB_INT_STAT">RB_INT_STAT</dfn>                                (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td><u>#define <dfn class="macro" id="_M/GRBM_INT_CNTL" data-ref="_M/GRBM_INT_CNTL">GRBM_INT_CNTL</dfn>                                     0x8060</u></td></tr>
<tr><th id="732">732</th><td><u>#       define <dfn class="macro" id="_M/RDERR_INT_ENABLE" data-ref="_M/RDERR_INT_ENABLE">RDERR_INT_ENABLE</dfn>                           (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="733">733</th><td><u>#       define <dfn class="macro" id="_M/WAIT_COUNT_TIMEOUT_INT_ENABLE" data-ref="_M/WAIT_COUNT_TIMEOUT_INT_ENABLE">WAIT_COUNT_TIMEOUT_INT_ENABLE</dfn>              (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="734">734</th><td><u>#       define <dfn class="macro" id="_M/GUI_IDLE_INT_ENABLE" data-ref="_M/GUI_IDLE_INT_ENABLE">GUI_IDLE_INT_ENABLE</dfn>                        (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td><u>#define <dfn class="macro" id="_M/INTERRUPT_CNTL" data-ref="_M/INTERRUPT_CNTL">INTERRUPT_CNTL</dfn>                                    0x5468</u></td></tr>
<tr><th id="737">737</th><td><u>#       define <dfn class="macro" id="_M/IH_DUMMY_RD_OVERRIDE" data-ref="_M/IH_DUMMY_RD_OVERRIDE">IH_DUMMY_RD_OVERRIDE</dfn>                       (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="738">738</th><td><u>#       define <dfn class="macro" id="_M/IH_DUMMY_RD_EN" data-ref="_M/IH_DUMMY_RD_EN">IH_DUMMY_RD_EN</dfn>                             (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="739">739</th><td><u>#       define <dfn class="macro" id="_M/IH_REQ_NONSNOOP_EN" data-ref="_M/IH_REQ_NONSNOOP_EN">IH_REQ_NONSNOOP_EN</dfn>                         (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="740">740</th><td><u>#       define <dfn class="macro" id="_M/GEN_IH_INT_EN" data-ref="_M/GEN_IH_INT_EN">GEN_IH_INT_EN</dfn>                              (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="741">741</th><td><u>#define <dfn class="macro" id="_M/INTERRUPT_CNTL2" data-ref="_M/INTERRUPT_CNTL2">INTERRUPT_CNTL2</dfn>                                   0x546c</u></td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td><u>#define <dfn class="macro" id="_M/D1MODE_VBLANK_STATUS" data-ref="_M/D1MODE_VBLANK_STATUS">D1MODE_VBLANK_STATUS</dfn>                              0x6534</u></td></tr>
<tr><th id="744">744</th><td><u>#define <dfn class="macro" id="_M/D2MODE_VBLANK_STATUS" data-ref="_M/D2MODE_VBLANK_STATUS">D2MODE_VBLANK_STATUS</dfn>                              0x6d34</u></td></tr>
<tr><th id="745">745</th><td><u>#       define <dfn class="macro" id="_M/DxMODE_VBLANK_OCCURRED" data-ref="_M/DxMODE_VBLANK_OCCURRED">DxMODE_VBLANK_OCCURRED</dfn>                     (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="746">746</th><td><u>#       define <dfn class="macro" id="_M/DxMODE_VBLANK_ACK" data-ref="_M/DxMODE_VBLANK_ACK">DxMODE_VBLANK_ACK</dfn>                          (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="747">747</th><td><u>#       define <dfn class="macro" id="_M/DxMODE_VBLANK_STAT" data-ref="_M/DxMODE_VBLANK_STAT">DxMODE_VBLANK_STAT</dfn>                         (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="748">748</th><td><u>#       define <dfn class="macro" id="_M/DxMODE_VBLANK_INTERRUPT" data-ref="_M/DxMODE_VBLANK_INTERRUPT">DxMODE_VBLANK_INTERRUPT</dfn>                    (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="749">749</th><td><u>#       define <dfn class="macro" id="_M/DxMODE_VBLANK_INTERRUPT_TYPE" data-ref="_M/DxMODE_VBLANK_INTERRUPT_TYPE">DxMODE_VBLANK_INTERRUPT_TYPE</dfn>               (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/D1MODE_VLINE_STATUS" data-ref="_M/D1MODE_VLINE_STATUS">D1MODE_VLINE_STATUS</dfn>                               0x653c</u></td></tr>
<tr><th id="751">751</th><td><u>#define <dfn class="macro" id="_M/D2MODE_VLINE_STATUS" data-ref="_M/D2MODE_VLINE_STATUS">D2MODE_VLINE_STATUS</dfn>                               0x6d3c</u></td></tr>
<tr><th id="752">752</th><td><u>#       define <dfn class="macro" id="_M/DxMODE_VLINE_OCCURRED" data-ref="_M/DxMODE_VLINE_OCCURRED">DxMODE_VLINE_OCCURRED</dfn>                      (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="753">753</th><td><u>#       define <dfn class="macro" id="_M/DxMODE_VLINE_ACK" data-ref="_M/DxMODE_VLINE_ACK">DxMODE_VLINE_ACK</dfn>                           (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="754">754</th><td><u>#       define <dfn class="macro" id="_M/DxMODE_VLINE_STAT" data-ref="_M/DxMODE_VLINE_STAT">DxMODE_VLINE_STAT</dfn>                          (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="755">755</th><td><u>#       define <dfn class="macro" id="_M/DxMODE_VLINE_INTERRUPT" data-ref="_M/DxMODE_VLINE_INTERRUPT">DxMODE_VLINE_INTERRUPT</dfn>                     (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="756">756</th><td><u>#       define <dfn class="macro" id="_M/DxMODE_VLINE_INTERRUPT_TYPE" data-ref="_M/DxMODE_VLINE_INTERRUPT_TYPE">DxMODE_VLINE_INTERRUPT_TYPE</dfn>                (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/DxMODE_INT_MASK" data-ref="_M/DxMODE_INT_MASK">DxMODE_INT_MASK</dfn>                                   0x6540</u></td></tr>
<tr><th id="758">758</th><td><u>#       define <dfn class="macro" id="_M/D1MODE_VBLANK_INT_MASK" data-ref="_M/D1MODE_VBLANK_INT_MASK">D1MODE_VBLANK_INT_MASK</dfn>                     (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="759">759</th><td><u>#       define <dfn class="macro" id="_M/D1MODE_VLINE_INT_MASK" data-ref="_M/D1MODE_VLINE_INT_MASK">D1MODE_VLINE_INT_MASK</dfn>                      (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="760">760</th><td><u>#       define <dfn class="macro" id="_M/D2MODE_VBLANK_INT_MASK" data-ref="_M/D2MODE_VBLANK_INT_MASK">D2MODE_VBLANK_INT_MASK</dfn>                     (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="761">761</th><td><u>#       define <dfn class="macro" id="_M/D2MODE_VLINE_INT_MASK" data-ref="_M/D2MODE_VLINE_INT_MASK">D2MODE_VLINE_INT_MASK</dfn>                      (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="762">762</th><td><u>#define <dfn class="macro" id="_M/DCE3_DISP_INTERRUPT_STATUS" data-ref="_M/DCE3_DISP_INTERRUPT_STATUS">DCE3_DISP_INTERRUPT_STATUS</dfn>                        0x7ddc</u></td></tr>
<tr><th id="763">763</th><td><u>#       define <dfn class="macro" id="_M/DC_HPD1_INTERRUPT" data-ref="_M/DC_HPD1_INTERRUPT">DC_HPD1_INTERRUPT</dfn>                          (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="764">764</th><td><u>#       define <dfn class="macro" id="_M/DC_HPD2_INTERRUPT" data-ref="_M/DC_HPD2_INTERRUPT">DC_HPD2_INTERRUPT</dfn>                          (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="765">765</th><td><u>#define <dfn class="macro" id="_M/DISP_INTERRUPT_STATUS" data-ref="_M/DISP_INTERRUPT_STATUS">DISP_INTERRUPT_STATUS</dfn>                             0x7edc</u></td></tr>
<tr><th id="766">766</th><td><u>#       define <dfn class="macro" id="_M/LB_D1_VLINE_INTERRUPT" data-ref="_M/LB_D1_VLINE_INTERRUPT">LB_D1_VLINE_INTERRUPT</dfn>                      (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="767">767</th><td><u>#       define <dfn class="macro" id="_M/LB_D2_VLINE_INTERRUPT" data-ref="_M/LB_D2_VLINE_INTERRUPT">LB_D2_VLINE_INTERRUPT</dfn>                      (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="768">768</th><td><u>#       define <dfn class="macro" id="_M/LB_D1_VBLANK_INTERRUPT" data-ref="_M/LB_D1_VBLANK_INTERRUPT">LB_D1_VBLANK_INTERRUPT</dfn>                     (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="769">769</th><td><u>#       define <dfn class="macro" id="_M/LB_D2_VBLANK_INTERRUPT" data-ref="_M/LB_D2_VBLANK_INTERRUPT">LB_D2_VBLANK_INTERRUPT</dfn>                     (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="770">770</th><td><u>#       define <dfn class="macro" id="_M/DACA_AUTODETECT_INTERRUPT" data-ref="_M/DACA_AUTODETECT_INTERRUPT">DACA_AUTODETECT_INTERRUPT</dfn>                  (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="771">771</th><td><u>#       define <dfn class="macro" id="_M/DACB_AUTODETECT_INTERRUPT" data-ref="_M/DACB_AUTODETECT_INTERRUPT">DACB_AUTODETECT_INTERRUPT</dfn>                  (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="772">772</th><td><u>#       define <dfn class="macro" id="_M/DC_HOT_PLUG_DETECT1_INTERRUPT" data-ref="_M/DC_HOT_PLUG_DETECT1_INTERRUPT">DC_HOT_PLUG_DETECT1_INTERRUPT</dfn>              (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="773">773</th><td><u>#       define <dfn class="macro" id="_M/DC_HOT_PLUG_DETECT2_INTERRUPT" data-ref="_M/DC_HOT_PLUG_DETECT2_INTERRUPT">DC_HOT_PLUG_DETECT2_INTERRUPT</dfn>              (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="774">774</th><td><u>#       define <dfn class="macro" id="_M/DC_I2C_SW_DONE_INTERRUPT" data-ref="_M/DC_I2C_SW_DONE_INTERRUPT">DC_I2C_SW_DONE_INTERRUPT</dfn>                   (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="775">775</th><td><u>#       define <dfn class="macro" id="_M/DC_I2C_HW_DONE_INTERRUPT" data-ref="_M/DC_I2C_HW_DONE_INTERRUPT">DC_I2C_HW_DONE_INTERRUPT</dfn>                   (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="776">776</th><td><u>#define <dfn class="macro" id="_M/DISP_INTERRUPT_STATUS_CONTINUE" data-ref="_M/DISP_INTERRUPT_STATUS_CONTINUE">DISP_INTERRUPT_STATUS_CONTINUE</dfn>                    0x7ee8</u></td></tr>
<tr><th id="777">777</th><td><u>#define <dfn class="macro" id="_M/DCE3_DISP_INTERRUPT_STATUS_CONTINUE" data-ref="_M/DCE3_DISP_INTERRUPT_STATUS_CONTINUE">DCE3_DISP_INTERRUPT_STATUS_CONTINUE</dfn>               0x7de8</u></td></tr>
<tr><th id="778">778</th><td><u>#       define <dfn class="macro" id="_M/DC_HPD4_INTERRUPT" data-ref="_M/DC_HPD4_INTERRUPT">DC_HPD4_INTERRUPT</dfn>                          (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="779">779</th><td><u>#       define <dfn class="macro" id="_M/DC_HPD4_RX_INTERRUPT" data-ref="_M/DC_HPD4_RX_INTERRUPT">DC_HPD4_RX_INTERRUPT</dfn>                       (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="780">780</th><td><u>#       define <dfn class="macro" id="_M/DC_HPD3_INTERRUPT" data-ref="_M/DC_HPD3_INTERRUPT">DC_HPD3_INTERRUPT</dfn>                          (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="781">781</th><td><u>#       define <dfn class="macro" id="_M/DC_HPD1_RX_INTERRUPT" data-ref="_M/DC_HPD1_RX_INTERRUPT">DC_HPD1_RX_INTERRUPT</dfn>                       (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="782">782</th><td><u>#       define <dfn class="macro" id="_M/DC_HPD2_RX_INTERRUPT" data-ref="_M/DC_HPD2_RX_INTERRUPT">DC_HPD2_RX_INTERRUPT</dfn>                       (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/DCE3_DISP_INTERRUPT_STATUS_CONTINUE2" data-ref="_M/DCE3_DISP_INTERRUPT_STATUS_CONTINUE2">DCE3_DISP_INTERRUPT_STATUS_CONTINUE2</dfn>              0x7dec</u></td></tr>
<tr><th id="784">784</th><td><u>#       define <dfn class="macro" id="_M/DC_HPD3_RX_INTERRUPT" data-ref="_M/DC_HPD3_RX_INTERRUPT">DC_HPD3_RX_INTERRUPT</dfn>                       (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="785">785</th><td><u>#       define <dfn class="macro" id="_M/DIGA_DP_VID_STREAM_DISABLE_INTERRUPT" data-ref="_M/DIGA_DP_VID_STREAM_DISABLE_INTERRUPT">DIGA_DP_VID_STREAM_DISABLE_INTERRUPT</dfn>       (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="786">786</th><td><u>#       define <dfn class="macro" id="_M/DIGA_DP_STEER_FIFO_OVERFLOW_INTERRUPT" data-ref="_M/DIGA_DP_STEER_FIFO_OVERFLOW_INTERRUPT">DIGA_DP_STEER_FIFO_OVERFLOW_INTERRUPT</dfn>      (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="787">787</th><td><u>#       define <dfn class="macro" id="_M/DIGB_DP_VID_STREAM_DISABLE_INTERRUPT" data-ref="_M/DIGB_DP_VID_STREAM_DISABLE_INTERRUPT">DIGB_DP_VID_STREAM_DISABLE_INTERRUPT</dfn>       (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="788">788</th><td><u>#       define <dfn class="macro" id="_M/DIGB_DP_STEER_FIFO_OVERFLOW_INTERRUPT" data-ref="_M/DIGB_DP_STEER_FIFO_OVERFLOW_INTERRUPT">DIGB_DP_STEER_FIFO_OVERFLOW_INTERRUPT</dfn>      (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="789">789</th><td><u>#       define <dfn class="macro" id="_M/AUX1_SW_DONE_INTERRUPT" data-ref="_M/AUX1_SW_DONE_INTERRUPT">AUX1_SW_DONE_INTERRUPT</dfn>                     (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="790">790</th><td><u>#       define <dfn class="macro" id="_M/AUX1_LS_DONE_INTERRUPT" data-ref="_M/AUX1_LS_DONE_INTERRUPT">AUX1_LS_DONE_INTERRUPT</dfn>                     (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="791">791</th><td><u>#       define <dfn class="macro" id="_M/AUX2_SW_DONE_INTERRUPT" data-ref="_M/AUX2_SW_DONE_INTERRUPT">AUX2_SW_DONE_INTERRUPT</dfn>                     (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="792">792</th><td><u>#       define <dfn class="macro" id="_M/AUX2_LS_DONE_INTERRUPT" data-ref="_M/AUX2_LS_DONE_INTERRUPT">AUX2_LS_DONE_INTERRUPT</dfn>                     (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="793">793</th><td><u>#       define <dfn class="macro" id="_M/AUX3_SW_DONE_INTERRUPT" data-ref="_M/AUX3_SW_DONE_INTERRUPT">AUX3_SW_DONE_INTERRUPT</dfn>                     (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="794">794</th><td><u>#       define <dfn class="macro" id="_M/AUX3_LS_DONE_INTERRUPT" data-ref="_M/AUX3_LS_DONE_INTERRUPT">AUX3_LS_DONE_INTERRUPT</dfn>                     (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="795">795</th><td><u>#       define <dfn class="macro" id="_M/AUX4_SW_DONE_INTERRUPT" data-ref="_M/AUX4_SW_DONE_INTERRUPT">AUX4_SW_DONE_INTERRUPT</dfn>                     (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="796">796</th><td><u>#       define <dfn class="macro" id="_M/AUX4_LS_DONE_INTERRUPT" data-ref="_M/AUX4_LS_DONE_INTERRUPT">AUX4_LS_DONE_INTERRUPT</dfn>                     (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="797">797</th><td><u>#       define <dfn class="macro" id="_M/DIGA_DP_FAST_TRAINING_COMPLETE_INTERRUPT" data-ref="_M/DIGA_DP_FAST_TRAINING_COMPLETE_INTERRUPT">DIGA_DP_FAST_TRAINING_COMPLETE_INTERRUPT</dfn>   (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="798">798</th><td><u>#       define <dfn class="macro" id="_M/DIGB_DP_FAST_TRAINING_COMPLETE_INTERRUPT" data-ref="_M/DIGB_DP_FAST_TRAINING_COMPLETE_INTERRUPT">DIGB_DP_FAST_TRAINING_COMPLETE_INTERRUPT</dfn>   (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="799">799</th><td><i>/* DCE 3.2 */</i></td></tr>
<tr><th id="800">800</th><td><u>#       define <dfn class="macro" id="_M/AUX5_SW_DONE_INTERRUPT" data-ref="_M/AUX5_SW_DONE_INTERRUPT">AUX5_SW_DONE_INTERRUPT</dfn>                     (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="801">801</th><td><u>#       define <dfn class="macro" id="_M/AUX5_LS_DONE_INTERRUPT" data-ref="_M/AUX5_LS_DONE_INTERRUPT">AUX5_LS_DONE_INTERRUPT</dfn>                     (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="802">802</th><td><u>#       define <dfn class="macro" id="_M/AUX6_SW_DONE_INTERRUPT" data-ref="_M/AUX6_SW_DONE_INTERRUPT">AUX6_SW_DONE_INTERRUPT</dfn>                     (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="803">803</th><td><u>#       define <dfn class="macro" id="_M/AUX6_LS_DONE_INTERRUPT" data-ref="_M/AUX6_LS_DONE_INTERRUPT">AUX6_LS_DONE_INTERRUPT</dfn>                     (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="804">804</th><td><u>#       define <dfn class="macro" id="_M/DC_HPD5_INTERRUPT" data-ref="_M/DC_HPD5_INTERRUPT">DC_HPD5_INTERRUPT</dfn>                          (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="805">805</th><td><u>#       define <dfn class="macro" id="_M/DC_HPD5_RX_INTERRUPT" data-ref="_M/DC_HPD5_RX_INTERRUPT">DC_HPD5_RX_INTERRUPT</dfn>                       (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="806">806</th><td><u>#       define <dfn class="macro" id="_M/DC_HPD6_INTERRUPT" data-ref="_M/DC_HPD6_INTERRUPT">DC_HPD6_INTERRUPT</dfn>                          (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="807">807</th><td><u>#       define <dfn class="macro" id="_M/DC_HPD6_RX_INTERRUPT" data-ref="_M/DC_HPD6_RX_INTERRUPT">DC_HPD6_RX_INTERRUPT</dfn>                       (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td><u>#define <dfn class="macro" id="_M/DACA_AUTO_DETECT_CONTROL" data-ref="_M/DACA_AUTO_DETECT_CONTROL">DACA_AUTO_DETECT_CONTROL</dfn>                          0x7828</u></td></tr>
<tr><th id="810">810</th><td><u>#define <dfn class="macro" id="_M/DACB_AUTO_DETECT_CONTROL" data-ref="_M/DACB_AUTO_DETECT_CONTROL">DACB_AUTO_DETECT_CONTROL</dfn>                          0x7a28</u></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/DCE3_DACA_AUTO_DETECT_CONTROL" data-ref="_M/DCE3_DACA_AUTO_DETECT_CONTROL">DCE3_DACA_AUTO_DETECT_CONTROL</dfn>                     0x7028</u></td></tr>
<tr><th id="812">812</th><td><u>#define <dfn class="macro" id="_M/DCE3_DACB_AUTO_DETECT_CONTROL" data-ref="_M/DCE3_DACB_AUTO_DETECT_CONTROL">DCE3_DACB_AUTO_DETECT_CONTROL</dfn>                     0x7128</u></td></tr>
<tr><th id="813">813</th><td><u>#       define <dfn class="macro" id="_M/DACx_AUTODETECT_MODE" data-ref="_M/DACx_AUTODETECT_MODE">DACx_AUTODETECT_MODE</dfn>(x)                    ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="814">814</th><td><u>#       define <dfn class="macro" id="_M/DACx_AUTODETECT_MODE_NONE" data-ref="_M/DACx_AUTODETECT_MODE_NONE">DACx_AUTODETECT_MODE_NONE</dfn>                  0</u></td></tr>
<tr><th id="815">815</th><td><u>#       define <dfn class="macro" id="_M/DACx_AUTODETECT_MODE_CONNECT" data-ref="_M/DACx_AUTODETECT_MODE_CONNECT">DACx_AUTODETECT_MODE_CONNECT</dfn>               1</u></td></tr>
<tr><th id="816">816</th><td><u>#       define <dfn class="macro" id="_M/DACx_AUTODETECT_MODE_DISCONNECT" data-ref="_M/DACx_AUTODETECT_MODE_DISCONNECT">DACx_AUTODETECT_MODE_DISCONNECT</dfn>            2</u></td></tr>
<tr><th id="817">817</th><td><u>#       define <dfn class="macro" id="_M/DACx_AUTODETECT_FRAME_TIME_COUNTER" data-ref="_M/DACx_AUTODETECT_FRAME_TIME_COUNTER">DACx_AUTODETECT_FRAME_TIME_COUNTER</dfn>(x)      ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="818">818</th><td><i>/* bit 18 = R/C, 17 = G/Y, 16 = B/Comp */</i></td></tr>
<tr><th id="819">819</th><td><u>#       define <dfn class="macro" id="_M/DACx_AUTODETECT_CHECK_MASK" data-ref="_M/DACx_AUTODETECT_CHECK_MASK">DACx_AUTODETECT_CHECK_MASK</dfn>(x)              ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="820">820</th><td></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/DCE3_DACA_AUTODETECT_INT_CONTROL" data-ref="_M/DCE3_DACA_AUTODETECT_INT_CONTROL">DCE3_DACA_AUTODETECT_INT_CONTROL</dfn>                  0x7038</u></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/DCE3_DACB_AUTODETECT_INT_CONTROL" data-ref="_M/DCE3_DACB_AUTODETECT_INT_CONTROL">DCE3_DACB_AUTODETECT_INT_CONTROL</dfn>                  0x7138</u></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/DACA_AUTODETECT_INT_CONTROL" data-ref="_M/DACA_AUTODETECT_INT_CONTROL">DACA_AUTODETECT_INT_CONTROL</dfn>                       0x7838</u></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/DACB_AUTODETECT_INT_CONTROL" data-ref="_M/DACB_AUTODETECT_INT_CONTROL">DACB_AUTODETECT_INT_CONTROL</dfn>                       0x7a38</u></td></tr>
<tr><th id="825">825</th><td><u>#       define <dfn class="macro" id="_M/DACx_AUTODETECT_ACK" data-ref="_M/DACx_AUTODETECT_ACK">DACx_AUTODETECT_ACK</dfn>                        (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="826">826</th><td><u>#       define <dfn class="macro" id="_M/DACx_AUTODETECT_INT_ENABLE" data-ref="_M/DACx_AUTODETECT_INT_ENABLE">DACx_AUTODETECT_INT_ENABLE</dfn>                 (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/DC_HOT_PLUG_DETECT1_CONTROL" data-ref="_M/DC_HOT_PLUG_DETECT1_CONTROL">DC_HOT_PLUG_DETECT1_CONTROL</dfn>                       0x7d00</u></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/DC_HOT_PLUG_DETECT2_CONTROL" data-ref="_M/DC_HOT_PLUG_DETECT2_CONTROL">DC_HOT_PLUG_DETECT2_CONTROL</dfn>                       0x7d10</u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/DC_HOT_PLUG_DETECT3_CONTROL" data-ref="_M/DC_HOT_PLUG_DETECT3_CONTROL">DC_HOT_PLUG_DETECT3_CONTROL</dfn>                       0x7d24</u></td></tr>
<tr><th id="831">831</th><td><u>#       define <dfn class="macro" id="_M/DC_HOT_PLUG_DETECTx_EN" data-ref="_M/DC_HOT_PLUG_DETECTx_EN">DC_HOT_PLUG_DETECTx_EN</dfn>                     (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/DC_HOT_PLUG_DETECT1_INT_STATUS" data-ref="_M/DC_HOT_PLUG_DETECT1_INT_STATUS">DC_HOT_PLUG_DETECT1_INT_STATUS</dfn>                    0x7d04</u></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/DC_HOT_PLUG_DETECT2_INT_STATUS" data-ref="_M/DC_HOT_PLUG_DETECT2_INT_STATUS">DC_HOT_PLUG_DETECT2_INT_STATUS</dfn>                    0x7d14</u></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/DC_HOT_PLUG_DETECT3_INT_STATUS" data-ref="_M/DC_HOT_PLUG_DETECT3_INT_STATUS">DC_HOT_PLUG_DETECT3_INT_STATUS</dfn>                    0x7d28</u></td></tr>
<tr><th id="836">836</th><td><u>#       define <dfn class="macro" id="_M/DC_HOT_PLUG_DETECTx_INT_STATUS" data-ref="_M/DC_HOT_PLUG_DETECTx_INT_STATUS">DC_HOT_PLUG_DETECTx_INT_STATUS</dfn>             (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="837">837</th><td><u>#       define <dfn class="macro" id="_M/DC_HOT_PLUG_DETECTx_SENSE" data-ref="_M/DC_HOT_PLUG_DETECTx_SENSE">DC_HOT_PLUG_DETECTx_SENSE</dfn>                  (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td><i>/* DCE 3.0 */</i></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/DC_HPD1_INT_STATUS" data-ref="_M/DC_HPD1_INT_STATUS">DC_HPD1_INT_STATUS</dfn>                                0x7d00</u></td></tr>
<tr><th id="841">841</th><td><u>#define <dfn class="macro" id="_M/DC_HPD2_INT_STATUS" data-ref="_M/DC_HPD2_INT_STATUS">DC_HPD2_INT_STATUS</dfn>                                0x7d0c</u></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/DC_HPD3_INT_STATUS" data-ref="_M/DC_HPD3_INT_STATUS">DC_HPD3_INT_STATUS</dfn>                                0x7d18</u></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/DC_HPD4_INT_STATUS" data-ref="_M/DC_HPD4_INT_STATUS">DC_HPD4_INT_STATUS</dfn>                                0x7d24</u></td></tr>
<tr><th id="844">844</th><td><i>/* DCE 3.2 */</i></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/DC_HPD5_INT_STATUS" data-ref="_M/DC_HPD5_INT_STATUS">DC_HPD5_INT_STATUS</dfn>                                0x7dc0</u></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/DC_HPD6_INT_STATUS" data-ref="_M/DC_HPD6_INT_STATUS">DC_HPD6_INT_STATUS</dfn>                                0x7df4</u></td></tr>
<tr><th id="847">847</th><td><u>#       define <dfn class="macro" id="_M/DC_HPDx_INT_STATUS" data-ref="_M/DC_HPDx_INT_STATUS">DC_HPDx_INT_STATUS</dfn>                         (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="848">848</th><td><u>#       define <dfn class="macro" id="_M/DC_HPDx_SENSE" data-ref="_M/DC_HPDx_SENSE">DC_HPDx_SENSE</dfn>                              (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="849">849</th><td><u>#       define <dfn class="macro" id="_M/DC_HPDx_RX_INT_STATUS" data-ref="_M/DC_HPDx_RX_INT_STATUS">DC_HPDx_RX_INT_STATUS</dfn>                      (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/DC_HOT_PLUG_DETECT1_INT_CONTROL" data-ref="_M/DC_HOT_PLUG_DETECT1_INT_CONTROL">DC_HOT_PLUG_DETECT1_INT_CONTROL</dfn>                   0x7d08</u></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/DC_HOT_PLUG_DETECT2_INT_CONTROL" data-ref="_M/DC_HOT_PLUG_DETECT2_INT_CONTROL">DC_HOT_PLUG_DETECT2_INT_CONTROL</dfn>                   0x7d18</u></td></tr>
<tr><th id="853">853</th><td><u>#define <dfn class="macro" id="_M/DC_HOT_PLUG_DETECT3_INT_CONTROL" data-ref="_M/DC_HOT_PLUG_DETECT3_INT_CONTROL">DC_HOT_PLUG_DETECT3_INT_CONTROL</dfn>                   0x7d2c</u></td></tr>
<tr><th id="854">854</th><td><u>#       define <dfn class="macro" id="_M/DC_HOT_PLUG_DETECTx_INT_ACK" data-ref="_M/DC_HOT_PLUG_DETECTx_INT_ACK">DC_HOT_PLUG_DETECTx_INT_ACK</dfn>                (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="855">855</th><td><u>#       define <dfn class="macro" id="_M/DC_HOT_PLUG_DETECTx_INT_POLARITY" data-ref="_M/DC_HOT_PLUG_DETECTx_INT_POLARITY">DC_HOT_PLUG_DETECTx_INT_POLARITY</dfn>           (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="856">856</th><td><u>#       define <dfn class="macro" id="_M/DC_HOT_PLUG_DETECTx_INT_EN" data-ref="_M/DC_HOT_PLUG_DETECTx_INT_EN">DC_HOT_PLUG_DETECTx_INT_EN</dfn>                 (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="857">857</th><td><i>/* DCE 3.0 */</i></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/DC_HPD1_INT_CONTROL" data-ref="_M/DC_HPD1_INT_CONTROL">DC_HPD1_INT_CONTROL</dfn>                               0x7d04</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/DC_HPD2_INT_CONTROL" data-ref="_M/DC_HPD2_INT_CONTROL">DC_HPD2_INT_CONTROL</dfn>                               0x7d10</u></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/DC_HPD3_INT_CONTROL" data-ref="_M/DC_HPD3_INT_CONTROL">DC_HPD3_INT_CONTROL</dfn>                               0x7d1c</u></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/DC_HPD4_INT_CONTROL" data-ref="_M/DC_HPD4_INT_CONTROL">DC_HPD4_INT_CONTROL</dfn>                               0x7d28</u></td></tr>
<tr><th id="862">862</th><td><i>/* DCE 3.2 */</i></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/DC_HPD5_INT_CONTROL" data-ref="_M/DC_HPD5_INT_CONTROL">DC_HPD5_INT_CONTROL</dfn>                               0x7dc4</u></td></tr>
<tr><th id="864">864</th><td><u>#define <dfn class="macro" id="_M/DC_HPD6_INT_CONTROL" data-ref="_M/DC_HPD6_INT_CONTROL">DC_HPD6_INT_CONTROL</dfn>                               0x7df8</u></td></tr>
<tr><th id="865">865</th><td><u>#       define <dfn class="macro" id="_M/DC_HPDx_INT_ACK" data-ref="_M/DC_HPDx_INT_ACK">DC_HPDx_INT_ACK</dfn>                            (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="866">866</th><td><u>#       define <dfn class="macro" id="_M/DC_HPDx_INT_POLARITY" data-ref="_M/DC_HPDx_INT_POLARITY">DC_HPDx_INT_POLARITY</dfn>                       (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="867">867</th><td><u>#       define <dfn class="macro" id="_M/DC_HPDx_INT_EN" data-ref="_M/DC_HPDx_INT_EN">DC_HPDx_INT_EN</dfn>                             (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="868">868</th><td><u>#       define <dfn class="macro" id="_M/DC_HPDx_RX_INT_ACK" data-ref="_M/DC_HPDx_RX_INT_ACK">DC_HPDx_RX_INT_ACK</dfn>                         (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="869">869</th><td><u>#       define <dfn class="macro" id="_M/DC_HPDx_RX_INT_EN" data-ref="_M/DC_HPDx_RX_INT_EN">DC_HPDx_RX_INT_EN</dfn>                          (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td><i>/* DCE 3.0 */</i></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/DC_HPD1_CONTROL" data-ref="_M/DC_HPD1_CONTROL">DC_HPD1_CONTROL</dfn>                                   0x7d08</u></td></tr>
<tr><th id="873">873</th><td><u>#define <dfn class="macro" id="_M/DC_HPD2_CONTROL" data-ref="_M/DC_HPD2_CONTROL">DC_HPD2_CONTROL</dfn>                                   0x7d14</u></td></tr>
<tr><th id="874">874</th><td><u>#define <dfn class="macro" id="_M/DC_HPD3_CONTROL" data-ref="_M/DC_HPD3_CONTROL">DC_HPD3_CONTROL</dfn>                                   0x7d20</u></td></tr>
<tr><th id="875">875</th><td><u>#define <dfn class="macro" id="_M/DC_HPD4_CONTROL" data-ref="_M/DC_HPD4_CONTROL">DC_HPD4_CONTROL</dfn>                                   0x7d2c</u></td></tr>
<tr><th id="876">876</th><td><i>/* DCE 3.2 */</i></td></tr>
<tr><th id="877">877</th><td><u>#define <dfn class="macro" id="_M/DC_HPD5_CONTROL" data-ref="_M/DC_HPD5_CONTROL">DC_HPD5_CONTROL</dfn>                                   0x7dc8</u></td></tr>
<tr><th id="878">878</th><td><u>#define <dfn class="macro" id="_M/DC_HPD6_CONTROL" data-ref="_M/DC_HPD6_CONTROL">DC_HPD6_CONTROL</dfn>                                   0x7dfc</u></td></tr>
<tr><th id="879">879</th><td><u>#       define <dfn class="macro" id="_M/DC_HPDx_CONNECTION_TIMER" data-ref="_M/DC_HPDx_CONNECTION_TIMER">DC_HPDx_CONNECTION_TIMER</dfn>(x)                ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="880">880</th><td><u>#       define <dfn class="macro" id="_M/DC_HPDx_RX_INT_TIMER" data-ref="_M/DC_HPDx_RX_INT_TIMER">DC_HPDx_RX_INT_TIMER</dfn>(x)                    ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="881">881</th><td><i>/* DCE 3.2 */</i></td></tr>
<tr><th id="882">882</th><td><u>#       define <dfn class="macro" id="_M/DC_HPDx_EN" data-ref="_M/DC_HPDx_EN">DC_HPDx_EN</dfn>                                 (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/D1GRPH_INTERRUPT_STATUS" data-ref="_M/D1GRPH_INTERRUPT_STATUS">D1GRPH_INTERRUPT_STATUS</dfn>                           0x6158</u></td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/D2GRPH_INTERRUPT_STATUS" data-ref="_M/D2GRPH_INTERRUPT_STATUS">D2GRPH_INTERRUPT_STATUS</dfn>                           0x6958</u></td></tr>
<tr><th id="886">886</th><td><u>#       define <dfn class="macro" id="_M/DxGRPH_PFLIP_INT_OCCURRED" data-ref="_M/DxGRPH_PFLIP_INT_OCCURRED">DxGRPH_PFLIP_INT_OCCURRED</dfn>                  (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="887">887</th><td><u>#       define <dfn class="macro" id="_M/DxGRPH_PFLIP_INT_CLEAR" data-ref="_M/DxGRPH_PFLIP_INT_CLEAR">DxGRPH_PFLIP_INT_CLEAR</dfn>                     (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="888">888</th><td><u>#define <dfn class="macro" id="_M/D1GRPH_INTERRUPT_CONTROL" data-ref="_M/D1GRPH_INTERRUPT_CONTROL">D1GRPH_INTERRUPT_CONTROL</dfn>                          0x615c</u></td></tr>
<tr><th id="889">889</th><td><u>#define <dfn class="macro" id="_M/D2GRPH_INTERRUPT_CONTROL" data-ref="_M/D2GRPH_INTERRUPT_CONTROL">D2GRPH_INTERRUPT_CONTROL</dfn>                          0x695c</u></td></tr>
<tr><th id="890">890</th><td><u>#       define <dfn class="macro" id="_M/DxGRPH_PFLIP_INT_MASK" data-ref="_M/DxGRPH_PFLIP_INT_MASK">DxGRPH_PFLIP_INT_MASK</dfn>                      (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="891">891</th><td><u>#       define <dfn class="macro" id="_M/DxGRPH_PFLIP_INT_TYPE" data-ref="_M/DxGRPH_PFLIP_INT_TYPE">DxGRPH_PFLIP_INT_TYPE</dfn>                      (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td><i>/* PCIE link stuff */</i></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/PCIE_LC_TRAINING_CNTL" data-ref="_M/PCIE_LC_TRAINING_CNTL">PCIE_LC_TRAINING_CNTL</dfn>                             0xa1 /* PCIE_P */</u></td></tr>
<tr><th id="895">895</th><td><u>#       define <dfn class="macro" id="_M/LC_POINT_7_PLUS_EN" data-ref="_M/LC_POINT_7_PLUS_EN">LC_POINT_7_PLUS_EN</dfn>                         (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="896">896</th><td><u>#define <dfn class="macro" id="_M/PCIE_LC_LINK_WIDTH_CNTL" data-ref="_M/PCIE_LC_LINK_WIDTH_CNTL">PCIE_LC_LINK_WIDTH_CNTL</dfn>                           0xa2 /* PCIE_P */</u></td></tr>
<tr><th id="897">897</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_SHIFT" data-ref="_M/LC_LINK_WIDTH_SHIFT">LC_LINK_WIDTH_SHIFT</dfn>                        0</u></td></tr>
<tr><th id="898">898</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_MASK" data-ref="_M/LC_LINK_WIDTH_MASK">LC_LINK_WIDTH_MASK</dfn>                         0x7</u></td></tr>
<tr><th id="899">899</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_X0" data-ref="_M/LC_LINK_WIDTH_X0">LC_LINK_WIDTH_X0</dfn>                           0</u></td></tr>
<tr><th id="900">900</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_X1" data-ref="_M/LC_LINK_WIDTH_X1">LC_LINK_WIDTH_X1</dfn>                           1</u></td></tr>
<tr><th id="901">901</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_X2" data-ref="_M/LC_LINK_WIDTH_X2">LC_LINK_WIDTH_X2</dfn>                           2</u></td></tr>
<tr><th id="902">902</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_X4" data-ref="_M/LC_LINK_WIDTH_X4">LC_LINK_WIDTH_X4</dfn>                           3</u></td></tr>
<tr><th id="903">903</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_X8" data-ref="_M/LC_LINK_WIDTH_X8">LC_LINK_WIDTH_X8</dfn>                           4</u></td></tr>
<tr><th id="904">904</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_X16" data-ref="_M/LC_LINK_WIDTH_X16">LC_LINK_WIDTH_X16</dfn>                          6</u></td></tr>
<tr><th id="905">905</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_RD_SHIFT" data-ref="_M/LC_LINK_WIDTH_RD_SHIFT">LC_LINK_WIDTH_RD_SHIFT</dfn>                     4</u></td></tr>
<tr><th id="906">906</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_RD_MASK" data-ref="_M/LC_LINK_WIDTH_RD_MASK">LC_LINK_WIDTH_RD_MASK</dfn>                      0x70</u></td></tr>
<tr><th id="907">907</th><td><u>#       define <dfn class="macro" id="_M/LC_RECONFIG_ARC_MISSING_ESCAPE" data-ref="_M/LC_RECONFIG_ARC_MISSING_ESCAPE">LC_RECONFIG_ARC_MISSING_ESCAPE</dfn>             (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="908">908</th><td><u>#       define <dfn class="macro" id="_M/LC_RECONFIG_NOW" data-ref="_M/LC_RECONFIG_NOW">LC_RECONFIG_NOW</dfn>                            (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="909">909</th><td><u>#       define <dfn class="macro" id="_M/LC_RENEGOTIATION_SUPPORT" data-ref="_M/LC_RENEGOTIATION_SUPPORT">LC_RENEGOTIATION_SUPPORT</dfn>                   (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="910">910</th><td><u>#       define <dfn class="macro" id="_M/LC_RENEGOTIATE_EN" data-ref="_M/LC_RENEGOTIATE_EN">LC_RENEGOTIATE_EN</dfn>                          (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="911">911</th><td><u>#       define <dfn class="macro" id="_M/LC_SHORT_RECONFIG_EN" data-ref="_M/LC_SHORT_RECONFIG_EN">LC_SHORT_RECONFIG_EN</dfn>                       (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="912">912</th><td><u>#       define <dfn class="macro" id="_M/LC_UPCONFIGURE_SUPPORT" data-ref="_M/LC_UPCONFIGURE_SUPPORT">LC_UPCONFIGURE_SUPPORT</dfn>                     (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="913">913</th><td><u>#       define <dfn class="macro" id="_M/LC_UPCONFIGURE_DIS" data-ref="_M/LC_UPCONFIGURE_DIS">LC_UPCONFIGURE_DIS</dfn>                         (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="914">914</th><td><u>#define <dfn class="macro" id="_M/PCIE_LC_SPEED_CNTL" data-ref="_M/PCIE_LC_SPEED_CNTL">PCIE_LC_SPEED_CNTL</dfn>                                0xa4 /* PCIE_P */</u></td></tr>
<tr><th id="915">915</th><td><u>#       define <dfn class="macro" id="_M/LC_GEN2_EN_STRAP" data-ref="_M/LC_GEN2_EN_STRAP">LC_GEN2_EN_STRAP</dfn>                           (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="916">916</th><td><u>#       define <dfn class="macro" id="_M/LC_TARGET_LINK_SPEED_OVERRIDE_EN" data-ref="_M/LC_TARGET_LINK_SPEED_OVERRIDE_EN">LC_TARGET_LINK_SPEED_OVERRIDE_EN</dfn>           (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="917">917</th><td><u>#       define <dfn class="macro" id="_M/LC_FORCE_EN_HW_SPEED_CHANGE" data-ref="_M/LC_FORCE_EN_HW_SPEED_CHANGE">LC_FORCE_EN_HW_SPEED_CHANGE</dfn>                (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="918">918</th><td><u>#       define <dfn class="macro" id="_M/LC_FORCE_DIS_HW_SPEED_CHANGE" data-ref="_M/LC_FORCE_DIS_HW_SPEED_CHANGE">LC_FORCE_DIS_HW_SPEED_CHANGE</dfn>               (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="919">919</th><td><u>#       define <dfn class="macro" id="_M/LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK" data-ref="_M/LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK">LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK</dfn>      (0x3 &lt;&lt; 8)</u></td></tr>
<tr><th id="920">920</th><td><u>#       define <dfn class="macro" id="_M/LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT" data-ref="_M/LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT">LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT</dfn>     3</u></td></tr>
<tr><th id="921">921</th><td><u>#       define <dfn class="macro" id="_M/LC_CURRENT_DATA_RATE" data-ref="_M/LC_CURRENT_DATA_RATE">LC_CURRENT_DATA_RATE</dfn>                       (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="922">922</th><td><u>#       define <dfn class="macro" id="_M/LC_VOLTAGE_TIMER_SEL_MASK" data-ref="_M/LC_VOLTAGE_TIMER_SEL_MASK">LC_VOLTAGE_TIMER_SEL_MASK</dfn>                  (0xf &lt;&lt; 14)</u></td></tr>
<tr><th id="923">923</th><td><u>#       define <dfn class="macro" id="_M/LC_CLR_FAILED_SPD_CHANGE_CNT" data-ref="_M/LC_CLR_FAILED_SPD_CHANGE_CNT">LC_CLR_FAILED_SPD_CHANGE_CNT</dfn>               (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="924">924</th><td><u>#       define <dfn class="macro" id="_M/LC_OTHER_SIDE_EVER_SENT_GEN2" data-ref="_M/LC_OTHER_SIDE_EVER_SENT_GEN2">LC_OTHER_SIDE_EVER_SENT_GEN2</dfn>               (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="925">925</th><td><u>#       define <dfn class="macro" id="_M/LC_OTHER_SIDE_SUPPORTS_GEN2" data-ref="_M/LC_OTHER_SIDE_SUPPORTS_GEN2">LC_OTHER_SIDE_SUPPORTS_GEN2</dfn>                (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="926">926</th><td><u>#define <dfn class="macro" id="_M/MM_CFGREGS_CNTL" data-ref="_M/MM_CFGREGS_CNTL">MM_CFGREGS_CNTL</dfn>                                   0x544c</u></td></tr>
<tr><th id="927">927</th><td><u>#       define <dfn class="macro" id="_M/MM_WR_TO_CFG_EN" data-ref="_M/MM_WR_TO_CFG_EN">MM_WR_TO_CFG_EN</dfn>                            (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/LINK_CNTL2" data-ref="_M/LINK_CNTL2">LINK_CNTL2</dfn>                                        0x88 /* F0 */</u></td></tr>
<tr><th id="929">929</th><td><u>#       define <dfn class="macro" id="_M/TARGET_LINK_SPEED_MASK" data-ref="_M/TARGET_LINK_SPEED_MASK">TARGET_LINK_SPEED_MASK</dfn>                     (0xf &lt;&lt; 0)</u></td></tr>
<tr><th id="930">930</th><td><u>#       define <dfn class="macro" id="_M/SELECTABLE_DEEMPHASIS" data-ref="_M/SELECTABLE_DEEMPHASIS">SELECTABLE_DEEMPHASIS</dfn>                      (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="931">931</th><td></td></tr>
<tr><th id="932">932</th><td><i>/* Audio */</i></td></tr>
<tr><th id="933">933</th><td><u>#define <dfn class="macro" id="_M/AZ_HOT_PLUG_CONTROL" data-ref="_M/AZ_HOT_PLUG_CONTROL">AZ_HOT_PLUG_CONTROL</dfn>               0x7300</u></td></tr>
<tr><th id="934">934</th><td><u>#       define <dfn class="macro" id="_M/AZ_FORCE_CODEC_WAKE" data-ref="_M/AZ_FORCE_CODEC_WAKE">AZ_FORCE_CODEC_WAKE</dfn>        (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="935">935</th><td><u>#       define <dfn class="macro" id="_M/JACK_DETECTION_ENABLE" data-ref="_M/JACK_DETECTION_ENABLE">JACK_DETECTION_ENABLE</dfn>      (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="936">936</th><td><u>#       define <dfn class="macro" id="_M/UNSOLICITED_RESPONSE_ENABLE" data-ref="_M/UNSOLICITED_RESPONSE_ENABLE">UNSOLICITED_RESPONSE_ENABLE</dfn> (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="937">937</th><td><u>#       define <dfn class="macro" id="_M/CODEC_HOT_PLUG_ENABLE" data-ref="_M/CODEC_HOT_PLUG_ENABLE">CODEC_HOT_PLUG_ENABLE</dfn>      (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="938">938</th><td><u>#       define <dfn class="macro" id="_M/AUDIO_ENABLED" data-ref="_M/AUDIO_ENABLED">AUDIO_ENABLED</dfn>              (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="939">939</th><td><i>/* DCE3 adds */</i></td></tr>
<tr><th id="940">940</th><td><u>#       define <dfn class="macro" id="_M/PIN0_JACK_DETECTION_ENABLE" data-ref="_M/PIN0_JACK_DETECTION_ENABLE">PIN0_JACK_DETECTION_ENABLE</dfn> (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="941">941</th><td><u>#       define <dfn class="macro" id="_M/PIN1_JACK_DETECTION_ENABLE" data-ref="_M/PIN1_JACK_DETECTION_ENABLE">PIN1_JACK_DETECTION_ENABLE</dfn> (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="942">942</th><td><u>#       define <dfn class="macro" id="_M/PIN2_JACK_DETECTION_ENABLE" data-ref="_M/PIN2_JACK_DETECTION_ENABLE">PIN2_JACK_DETECTION_ENABLE</dfn> (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="943">943</th><td><u>#       define <dfn class="macro" id="_M/PIN3_JACK_DETECTION_ENABLE" data-ref="_M/PIN3_JACK_DETECTION_ENABLE">PIN3_JACK_DETECTION_ENABLE</dfn> (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="944">944</th><td><u>#       define <dfn class="macro" id="_M/PIN0_AUDIO_ENABLED" data-ref="_M/PIN0_AUDIO_ENABLED">PIN0_AUDIO_ENABLED</dfn>         (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="945">945</th><td><u>#       define <dfn class="macro" id="_M/PIN1_AUDIO_ENABLED" data-ref="_M/PIN1_AUDIO_ENABLED">PIN1_AUDIO_ENABLED</dfn>         (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="946">946</th><td><u>#       define <dfn class="macro" id="_M/PIN2_AUDIO_ENABLED" data-ref="_M/PIN2_AUDIO_ENABLED">PIN2_AUDIO_ENABLED</dfn>         (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="947">947</th><td><u>#       define <dfn class="macro" id="_M/PIN3_AUDIO_ENABLED" data-ref="_M/PIN3_AUDIO_ENABLED">PIN3_AUDIO_ENABLED</dfn>         (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="948">948</th><td></td></tr>
<tr><th id="949">949</th><td><i>/* Audio clocks DCE 2.0/3.0 */</i></td></tr>
<tr><th id="950">950</th><td><u>#define <dfn class="macro" id="_M/AUDIO_DTO" data-ref="_M/AUDIO_DTO">AUDIO_DTO</dfn>                         0x7340</u></td></tr>
<tr><th id="951">951</th><td><u>#       define <dfn class="macro" id="_M/AUDIO_DTO_PHASE" data-ref="_M/AUDIO_DTO_PHASE">AUDIO_DTO_PHASE</dfn>(x)         (((x) &amp; 0xffff) &lt;&lt; 0)</u></td></tr>
<tr><th id="952">952</th><td><u>#       define <dfn class="macro" id="_M/AUDIO_DTO_MODULE" data-ref="_M/AUDIO_DTO_MODULE">AUDIO_DTO_MODULE</dfn>(x)        (((x) &amp; 0xffff) &lt;&lt; 16)</u></td></tr>
<tr><th id="953">953</th><td></td></tr>
<tr><th id="954">954</th><td><i>/* Audio clocks DCE 3.2 */</i></td></tr>
<tr><th id="955">955</th><td><u>#define <dfn class="macro" id="_M/DCCG_AUDIO_DTO0_PHASE" data-ref="_M/DCCG_AUDIO_DTO0_PHASE">DCCG_AUDIO_DTO0_PHASE</dfn>             0x0514</u></td></tr>
<tr><th id="956">956</th><td><u>#define <dfn class="macro" id="_M/DCCG_AUDIO_DTO0_MODULE" data-ref="_M/DCCG_AUDIO_DTO0_MODULE">DCCG_AUDIO_DTO0_MODULE</dfn>            0x0518</u></td></tr>
<tr><th id="957">957</th><td><u>#define <dfn class="macro" id="_M/DCCG_AUDIO_DTO0_LOAD" data-ref="_M/DCCG_AUDIO_DTO0_LOAD">DCCG_AUDIO_DTO0_LOAD</dfn>              0x051c</u></td></tr>
<tr><th id="958">958</th><td><u>#       define <dfn class="macro" id="_M/DTO_LOAD" data-ref="_M/DTO_LOAD">DTO_LOAD</dfn>                   (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="959">959</th><td><u>#define <dfn class="macro" id="_M/DCCG_AUDIO_DTO0_CNTL" data-ref="_M/DCCG_AUDIO_DTO0_CNTL">DCCG_AUDIO_DTO0_CNTL</dfn>              0x0520</u></td></tr>
<tr><th id="960">960</th><td><u>#       define <dfn class="macro" id="_M/DCCG_AUDIO_DTO_WALLCLOCK_RATIO" data-ref="_M/DCCG_AUDIO_DTO_WALLCLOCK_RATIO">DCCG_AUDIO_DTO_WALLCLOCK_RATIO</dfn>(x) (((x) &amp; 7) &lt;&lt; 0)</u></td></tr>
<tr><th id="961">961</th><td><u>#       define <dfn class="macro" id="_M/DCCG_AUDIO_DTO_WALLCLOCK_RATIO_MASK" data-ref="_M/DCCG_AUDIO_DTO_WALLCLOCK_RATIO_MASK">DCCG_AUDIO_DTO_WALLCLOCK_RATIO_MASK</dfn> 7</u></td></tr>
<tr><th id="962">962</th><td><u>#       define <dfn class="macro" id="_M/DCCG_AUDIO_DTO_WALLCLOCK_RATIO_SHIFT" data-ref="_M/DCCG_AUDIO_DTO_WALLCLOCK_RATIO_SHIFT">DCCG_AUDIO_DTO_WALLCLOCK_RATIO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td><u>#define <dfn class="macro" id="_M/DCCG_AUDIO_DTO1_PHASE" data-ref="_M/DCCG_AUDIO_DTO1_PHASE">DCCG_AUDIO_DTO1_PHASE</dfn>             0x0524</u></td></tr>
<tr><th id="965">965</th><td><u>#define <dfn class="macro" id="_M/DCCG_AUDIO_DTO1_MODULE" data-ref="_M/DCCG_AUDIO_DTO1_MODULE">DCCG_AUDIO_DTO1_MODULE</dfn>            0x0528</u></td></tr>
<tr><th id="966">966</th><td><u>#define <dfn class="macro" id="_M/DCCG_AUDIO_DTO1_LOAD" data-ref="_M/DCCG_AUDIO_DTO1_LOAD">DCCG_AUDIO_DTO1_LOAD</dfn>              0x052c</u></td></tr>
<tr><th id="967">967</th><td><u>#define <dfn class="macro" id="_M/DCCG_AUDIO_DTO1_CNTL" data-ref="_M/DCCG_AUDIO_DTO1_CNTL">DCCG_AUDIO_DTO1_CNTL</dfn>              0x0530</u></td></tr>
<tr><th id="968">968</th><td></td></tr>
<tr><th id="969">969</th><td><u>#define <dfn class="macro" id="_M/DCCG_AUDIO_DTO_SELECT" data-ref="_M/DCCG_AUDIO_DTO_SELECT">DCCG_AUDIO_DTO_SELECT</dfn>             0x0534</u></td></tr>
<tr><th id="970">970</th><td></td></tr>
<tr><th id="971">971</th><td><i>/* digital blocks */</i></td></tr>
<tr><th id="972">972</th><td><u>#define <dfn class="macro" id="_M/TMDSA_CNTL" data-ref="_M/TMDSA_CNTL">TMDSA_CNTL</dfn>                       0x7880</u></td></tr>
<tr><th id="973">973</th><td><u>#       define <dfn class="macro" id="_M/TMDSA_HDMI_EN" data-ref="_M/TMDSA_HDMI_EN">TMDSA_HDMI_EN</dfn>             (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="974">974</th><td><u>#define <dfn class="macro" id="_M/LVTMA_CNTL" data-ref="_M/LVTMA_CNTL">LVTMA_CNTL</dfn>                       0x7a80</u></td></tr>
<tr><th id="975">975</th><td><u>#       define <dfn class="macro" id="_M/LVTMA_HDMI_EN" data-ref="_M/LVTMA_HDMI_EN">LVTMA_HDMI_EN</dfn>             (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="976">976</th><td><u>#define <dfn class="macro" id="_M/DDIA_CNTL" data-ref="_M/DDIA_CNTL">DDIA_CNTL</dfn>                        0x7200</u></td></tr>
<tr><th id="977">977</th><td><u>#       define <dfn class="macro" id="_M/DDIA_HDMI_EN" data-ref="_M/DDIA_HDMI_EN">DDIA_HDMI_EN</dfn>              (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="978">978</th><td><u>#define <dfn class="macro" id="_M/DIG0_CNTL" data-ref="_M/DIG0_CNTL">DIG0_CNTL</dfn>                        0x75a0</u></td></tr>
<tr><th id="979">979</th><td><u>#       define <dfn class="macro" id="_M/DIG_MODE" data-ref="_M/DIG_MODE">DIG_MODE</dfn>(x)               (((x) &amp; 7) &lt;&lt; 8)</u></td></tr>
<tr><th id="980">980</th><td><u>#       define <dfn class="macro" id="_M/DIG_MODE_DP" data-ref="_M/DIG_MODE_DP">DIG_MODE_DP</dfn>               0</u></td></tr>
<tr><th id="981">981</th><td><u>#       define <dfn class="macro" id="_M/DIG_MODE_LVDS" data-ref="_M/DIG_MODE_LVDS">DIG_MODE_LVDS</dfn>             1</u></td></tr>
<tr><th id="982">982</th><td><u>#       define <dfn class="macro" id="_M/DIG_MODE_TMDS_DVI" data-ref="_M/DIG_MODE_TMDS_DVI">DIG_MODE_TMDS_DVI</dfn>         2</u></td></tr>
<tr><th id="983">983</th><td><u>#       define <dfn class="macro" id="_M/DIG_MODE_TMDS_HDMI" data-ref="_M/DIG_MODE_TMDS_HDMI">DIG_MODE_TMDS_HDMI</dfn>        3</u></td></tr>
<tr><th id="984">984</th><td><u>#       define <dfn class="macro" id="_M/DIG_MODE_SDVO" data-ref="_M/DIG_MODE_SDVO">DIG_MODE_SDVO</dfn>             4</u></td></tr>
<tr><th id="985">985</th><td><u>#define <dfn class="macro" id="_M/DIG1_CNTL" data-ref="_M/DIG1_CNTL">DIG1_CNTL</dfn>                        0x79a0</u></td></tr>
<tr><th id="986">986</th><td></td></tr>
<tr><th id="987">987</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_CHANNEL_SPEAKER" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_CHANNEL_SPEAKER">AZ_F0_CODEC_PIN0_CONTROL_CHANNEL_SPEAKER</dfn>          0x71bc</u></td></tr>
<tr><th id="988">988</th><td><u>#define		<dfn class="macro" id="_M/SPEAKER_ALLOCATION" data-ref="_M/SPEAKER_ALLOCATION">SPEAKER_ALLOCATION</dfn>(x)			(((x) &amp; 0x7f) &lt;&lt; 0)</u></td></tr>
<tr><th id="989">989</th><td><u>#define		<dfn class="macro" id="_M/SPEAKER_ALLOCATION_MASK" data-ref="_M/SPEAKER_ALLOCATION_MASK">SPEAKER_ALLOCATION_MASK</dfn>			(0x7f &lt;&lt; 0)</u></td></tr>
<tr><th id="990">990</th><td><u>#define		<dfn class="macro" id="_M/SPEAKER_ALLOCATION_SHIFT" data-ref="_M/SPEAKER_ALLOCATION_SHIFT">SPEAKER_ALLOCATION_SHIFT</dfn>		0</u></td></tr>
<tr><th id="991">991</th><td><u>#define		<dfn class="macro" id="_M/HDMI_CONNECTION" data-ref="_M/HDMI_CONNECTION">HDMI_CONNECTION</dfn>				(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="992">992</th><td><u>#define		<dfn class="macro" id="_M/DP_CONNECTION" data-ref="_M/DP_CONNECTION">DP_CONNECTION</dfn>				(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR0" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR0">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR0</dfn>        0x71c8 /* LPCM */</u></td></tr>
<tr><th id="995">995</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR1" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR1">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR1</dfn>        0x71cc /* AC3 */</u></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR2" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR2">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR2</dfn>        0x71d0 /* MPEG1 */</u></td></tr>
<tr><th id="997">997</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR3" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR3">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR3</dfn>        0x71d4 /* MP3 */</u></td></tr>
<tr><th id="998">998</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR4" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR4">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR4</dfn>        0x71d8 /* MPEG2 */</u></td></tr>
<tr><th id="999">999</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR5" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR5">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR5</dfn>        0x71dc /* AAC */</u></td></tr>
<tr><th id="1000">1000</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR6" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR6">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR6</dfn>        0x71e0 /* DTS */</u></td></tr>
<tr><th id="1001">1001</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR7" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR7">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR7</dfn>        0x71e4 /* ATRAC */</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR8" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR8">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR8</dfn>        0x71e8 /* one bit audio - leave at 0 (default) */</u></td></tr>
<tr><th id="1003">1003</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR9" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR9">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR9</dfn>        0x71ec /* Dolby Digital */</u></td></tr>
<tr><th id="1004">1004</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR10" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR10">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR10</dfn>       0x71f0 /* DTS-HD */</u></td></tr>
<tr><th id="1005">1005</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR11" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR11">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR11</dfn>       0x71f4 /* MAT-MLP */</u></td></tr>
<tr><th id="1006">1006</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR12" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR12">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR12</dfn>       0x71f8 /* DTS */</u></td></tr>
<tr><th id="1007">1007</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR13" data-ref="_M/AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR13">AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR13</dfn>       0x71fc /* WMA Pro */</u></td></tr>
<tr><th id="1008">1008</th><td><u>#       define <dfn class="macro" id="_M/MAX_CHANNELS" data-ref="_M/MAX_CHANNELS">MAX_CHANNELS</dfn>(x)                            (((x) &amp; 0x7) &lt;&lt; 0)</u></td></tr>
<tr><th id="1009">1009</th><td><i>/* max channels minus one.  7 = 8 channels */</i></td></tr>
<tr><th id="1010">1010</th><td><u>#       define <dfn class="macro" id="_M/SUPPORTED_FREQUENCIES" data-ref="_M/SUPPORTED_FREQUENCIES">SUPPORTED_FREQUENCIES</dfn>(x)                   (((x) &amp; 0xff) &lt;&lt; 8)</u></td></tr>
<tr><th id="1011">1011</th><td><u>#       define <dfn class="macro" id="_M/DESCRIPTOR_BYTE_2" data-ref="_M/DESCRIPTOR_BYTE_2">DESCRIPTOR_BYTE_2</dfn>(x)                       (((x) &amp; 0xff) &lt;&lt; 16)</u></td></tr>
<tr><th id="1012">1012</th><td><u>#       define <dfn class="macro" id="_M/SUPPORTED_FREQUENCIES_STEREO" data-ref="_M/SUPPORTED_FREQUENCIES_STEREO">SUPPORTED_FREQUENCIES_STEREO</dfn>(x)            (((x) &amp; 0xff) &lt;&lt; 24) /* LPCM only */</u></td></tr>
<tr><th id="1013">1013</th><td><i>/* SUPPORTED_FREQUENCIES, SUPPORTED_FREQUENCIES_STEREO</i></td></tr>
<tr><th id="1014">1014</th><td><i> * bit0 = 32 kHz</i></td></tr>
<tr><th id="1015">1015</th><td><i> * bit1 = 44.1 kHz</i></td></tr>
<tr><th id="1016">1016</th><td><i> * bit2 = 48 kHz</i></td></tr>
<tr><th id="1017">1017</th><td><i> * bit3 = 88.2 kHz</i></td></tr>
<tr><th id="1018">1018</th><td><i> * bit4 = 96 kHz</i></td></tr>
<tr><th id="1019">1019</th><td><i> * bit5 = 176.4 kHz</i></td></tr>
<tr><th id="1020">1020</th><td><i> * bit6 = 192 kHz</i></td></tr>
<tr><th id="1021">1021</th><td><i> */</i></td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td><i>/* rs6xx/rs740 and r6xx share the same HDMI blocks, however, rs6xx has only one</i></td></tr>
<tr><th id="1024">1024</th><td><i> * instance of the blocks while r6xx has 2.  DCE 3.0 cards are slightly</i></td></tr>
<tr><th id="1025">1025</th><td><i> * different due to the new DIG blocks, but also have 2 instances.</i></td></tr>
<tr><th id="1026">1026</th><td><i> * DCE 3.0 HDMI blocks are part of each DIG encoder.</i></td></tr>
<tr><th id="1027">1027</th><td><i> */</i></td></tr>
<tr><th id="1028">1028</th><td></td></tr>
<tr><th id="1029">1029</th><td><i>/* rs6xx/rs740/r6xx/dce3 */</i></td></tr>
<tr><th id="1030">1030</th><td><u>#define <dfn class="macro" id="_M/HDMI0_CONTROL" data-ref="_M/HDMI0_CONTROL">HDMI0_CONTROL</dfn>                0x7400</u></td></tr>
<tr><th id="1031">1031</th><td><i>/* rs6xx/rs740/r6xx */</i></td></tr>
<tr><th id="1032">1032</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_ENABLE" data-ref="_M/HDMI0_ENABLE">HDMI0_ENABLE</dfn>          (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1033">1033</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_STREAM" data-ref="_M/HDMI0_STREAM">HDMI0_STREAM</dfn>(x)       (((x) &amp; 3) &lt;&lt; 2)</u></td></tr>
<tr><th id="1034">1034</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_STREAM_TMDSA" data-ref="_M/HDMI0_STREAM_TMDSA">HDMI0_STREAM_TMDSA</dfn>    0</u></td></tr>
<tr><th id="1035">1035</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_STREAM_LVTMA" data-ref="_M/HDMI0_STREAM_LVTMA">HDMI0_STREAM_LVTMA</dfn>    1</u></td></tr>
<tr><th id="1036">1036</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_STREAM_DVOA" data-ref="_M/HDMI0_STREAM_DVOA">HDMI0_STREAM_DVOA</dfn>     2</u></td></tr>
<tr><th id="1037">1037</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_STREAM_DDIA" data-ref="_M/HDMI0_STREAM_DDIA">HDMI0_STREAM_DDIA</dfn>     3</u></td></tr>
<tr><th id="1038">1038</th><td><i>/* rs6xx/r6xx/dce3 */</i></td></tr>
<tr><th id="1039">1039</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_ERROR_ACK" data-ref="_M/HDMI0_ERROR_ACK">HDMI0_ERROR_ACK</dfn>       (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1040">1040</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_ERROR_MASK" data-ref="_M/HDMI0_ERROR_MASK">HDMI0_ERROR_MASK</dfn>      (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/HDMI0_STATUS" data-ref="_M/HDMI0_STATUS">HDMI0_STATUS</dfn>                 0x7404</u></td></tr>
<tr><th id="1042">1042</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_ACTIVE_AVMUTE" data-ref="_M/HDMI0_ACTIVE_AVMUTE">HDMI0_ACTIVE_AVMUTE</dfn>   (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1043">1043</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AUDIO_ENABLE" data-ref="_M/HDMI0_AUDIO_ENABLE">HDMI0_AUDIO_ENABLE</dfn>    (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1044">1044</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AZ_FORMAT_WTRIG" data-ref="_M/HDMI0_AZ_FORMAT_WTRIG">HDMI0_AZ_FORMAT_WTRIG</dfn>     (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="1045">1045</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AZ_FORMAT_WTRIG_INT" data-ref="_M/HDMI0_AZ_FORMAT_WTRIG_INT">HDMI0_AZ_FORMAT_WTRIG_INT</dfn> (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="1046">1046</th><td><u>#define <dfn class="macro" id="_M/HDMI0_AUDIO_PACKET_CONTROL" data-ref="_M/HDMI0_AUDIO_PACKET_CONTROL">HDMI0_AUDIO_PACKET_CONTROL</dfn>   0x7408</u></td></tr>
<tr><th id="1047">1047</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AUDIO_SAMPLE_SEND" data-ref="_M/HDMI0_AUDIO_SAMPLE_SEND">HDMI0_AUDIO_SAMPLE_SEND</dfn>  (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1048">1048</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AUDIO_DELAY_EN" data-ref="_M/HDMI0_AUDIO_DELAY_EN">HDMI0_AUDIO_DELAY_EN</dfn>(x)  (((x) &amp; 3) &lt;&lt; 4)</u></td></tr>
<tr><th id="1049">1049</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AUDIO_DELAY_EN_MASK" data-ref="_M/HDMI0_AUDIO_DELAY_EN_MASK">HDMI0_AUDIO_DELAY_EN_MASK</dfn>	(3 &lt;&lt; 4)</u></td></tr>
<tr><th id="1050">1050</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AUDIO_SEND_MAX_PACKETS" data-ref="_M/HDMI0_AUDIO_SEND_MAX_PACKETS">HDMI0_AUDIO_SEND_MAX_PACKETS</dfn>  (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1051">1051</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AUDIO_TEST_EN" data-ref="_M/HDMI0_AUDIO_TEST_EN">HDMI0_AUDIO_TEST_EN</dfn>         (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1052">1052</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AUDIO_PACKETS_PER_LINE" data-ref="_M/HDMI0_AUDIO_PACKETS_PER_LINE">HDMI0_AUDIO_PACKETS_PER_LINE</dfn>(x)  (((x) &amp; 0x1f) &lt;&lt; 16)</u></td></tr>
<tr><th id="1053">1053</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AUDIO_PACKETS_PER_LINE_MASK" data-ref="_M/HDMI0_AUDIO_PACKETS_PER_LINE_MASK">HDMI0_AUDIO_PACKETS_PER_LINE_MASK</dfn>	(0x1f &lt;&lt; 16)</u></td></tr>
<tr><th id="1054">1054</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AUDIO_CHANNEL_SWAP" data-ref="_M/HDMI0_AUDIO_CHANNEL_SWAP">HDMI0_AUDIO_CHANNEL_SWAP</dfn>    (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="1055">1055</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_60958_CS_UPDATE" data-ref="_M/HDMI0_60958_CS_UPDATE">HDMI0_60958_CS_UPDATE</dfn>       (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="1056">1056</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AZ_FORMAT_WTRIG_MASK" data-ref="_M/HDMI0_AZ_FORMAT_WTRIG_MASK">HDMI0_AZ_FORMAT_WTRIG_MASK</dfn>  (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="1057">1057</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AZ_FORMAT_WTRIG_ACK" data-ref="_M/HDMI0_AZ_FORMAT_WTRIG_ACK">HDMI0_AZ_FORMAT_WTRIG_ACK</dfn>   (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="1058">1058</th><td><u>#define <dfn class="macro" id="_M/HDMI0_AUDIO_CRC_CONTROL" data-ref="_M/HDMI0_AUDIO_CRC_CONTROL">HDMI0_AUDIO_CRC_CONTROL</dfn>      0x740c</u></td></tr>
<tr><th id="1059">1059</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AUDIO_CRC_EN" data-ref="_M/HDMI0_AUDIO_CRC_EN">HDMI0_AUDIO_CRC_EN</dfn>    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1060">1060</th><td><u>#define <dfn class="macro" id="_M/DCE3_HDMI0_ACR_PACKET_CONTROL" data-ref="_M/DCE3_HDMI0_ACR_PACKET_CONTROL">DCE3_HDMI0_ACR_PACKET_CONTROL</dfn>	0x740c</u></td></tr>
<tr><th id="1061">1061</th><td><u>#define <dfn class="macro" id="_M/HDMI0_VBI_PACKET_CONTROL" data-ref="_M/HDMI0_VBI_PACKET_CONTROL">HDMI0_VBI_PACKET_CONTROL</dfn>     0x7410</u></td></tr>
<tr><th id="1062">1062</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_NULL_SEND" data-ref="_M/HDMI0_NULL_SEND">HDMI0_NULL_SEND</dfn>       (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1063">1063</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_GC_SEND" data-ref="_M/HDMI0_GC_SEND">HDMI0_GC_SEND</dfn>         (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1064">1064</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_GC_CONT" data-ref="_M/HDMI0_GC_CONT">HDMI0_GC_CONT</dfn>         (1 &lt;&lt; 5) /* 0 - once; 1 - every frame */</u></td></tr>
<tr><th id="1065">1065</th><td><u>#define <dfn class="macro" id="_M/HDMI0_INFOFRAME_CONTROL0" data-ref="_M/HDMI0_INFOFRAME_CONTROL0">HDMI0_INFOFRAME_CONTROL0</dfn>     0x7414</u></td></tr>
<tr><th id="1066">1066</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_SEND" data-ref="_M/HDMI0_AVI_INFO_SEND">HDMI0_AVI_INFO_SEND</dfn>   (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1067">1067</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_CONT" data-ref="_M/HDMI0_AVI_INFO_CONT">HDMI0_AVI_INFO_CONT</dfn>   (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1068">1068</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AUDIO_INFO_SEND" data-ref="_M/HDMI0_AUDIO_INFO_SEND">HDMI0_AUDIO_INFO_SEND</dfn> (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1069">1069</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AUDIO_INFO_CONT" data-ref="_M/HDMI0_AUDIO_INFO_CONT">HDMI0_AUDIO_INFO_CONT</dfn> (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="1070">1070</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AUDIO_INFO_SOURCE" data-ref="_M/HDMI0_AUDIO_INFO_SOURCE">HDMI0_AUDIO_INFO_SOURCE</dfn> (1 &lt;&lt; 6) /* 0 - sound block; 1 - hdmi regs */</u></td></tr>
<tr><th id="1071">1071</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AUDIO_INFO_UPDATE" data-ref="_M/HDMI0_AUDIO_INFO_UPDATE">HDMI0_AUDIO_INFO_UPDATE</dfn> (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="1072">1072</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_MPEG_INFO_SEND" data-ref="_M/HDMI0_MPEG_INFO_SEND">HDMI0_MPEG_INFO_SEND</dfn>  (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1073">1073</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_MPEG_INFO_CONT" data-ref="_M/HDMI0_MPEG_INFO_CONT">HDMI0_MPEG_INFO_CONT</dfn>  (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="1074">1074</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_MPEG_INFO_UPDATE" data-ref="_M/HDMI0_MPEG_INFO_UPDATE">HDMI0_MPEG_INFO_UPDATE</dfn>  (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="1075">1075</th><td><u>#define <dfn class="macro" id="_M/HDMI0_INFOFRAME_CONTROL1" data-ref="_M/HDMI0_INFOFRAME_CONTROL1">HDMI0_INFOFRAME_CONTROL1</dfn>     0x7418</u></td></tr>
<tr><th id="1076">1076</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_LINE" data-ref="_M/HDMI0_AVI_INFO_LINE">HDMI0_AVI_INFO_LINE</dfn>(x)  (((x) &amp; 0x3f) &lt;&lt; 0)</u></td></tr>
<tr><th id="1077">1077</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_LINE_MASK" data-ref="_M/HDMI0_AVI_INFO_LINE_MASK">HDMI0_AVI_INFO_LINE_MASK</dfn>		(0x3f &lt;&lt; 0)</u></td></tr>
<tr><th id="1078">1078</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AUDIO_INFO_LINE" data-ref="_M/HDMI0_AUDIO_INFO_LINE">HDMI0_AUDIO_INFO_LINE</dfn>(x)  (((x) &amp; 0x3f) &lt;&lt; 8)</u></td></tr>
<tr><th id="1079">1079</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AUDIO_INFO_LINE_MASK" data-ref="_M/HDMI0_AUDIO_INFO_LINE_MASK">HDMI0_AUDIO_INFO_LINE_MASK</dfn>	(0x3f &lt;&lt; 8)</u></td></tr>
<tr><th id="1080">1080</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_MPEG_INFO_LINE" data-ref="_M/HDMI0_MPEG_INFO_LINE">HDMI0_MPEG_INFO_LINE</dfn>(x)  (((x) &amp; 0x3f) &lt;&lt; 16)</u></td></tr>
<tr><th id="1081">1081</th><td><u>#define <dfn class="macro" id="_M/HDMI0_GENERIC_PACKET_CONTROL" data-ref="_M/HDMI0_GENERIC_PACKET_CONTROL">HDMI0_GENERIC_PACKET_CONTROL</dfn> 0x741c</u></td></tr>
<tr><th id="1082">1082</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_GENERIC0_SEND" data-ref="_M/HDMI0_GENERIC0_SEND">HDMI0_GENERIC0_SEND</dfn>   (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1083">1083</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_GENERIC0_CONT" data-ref="_M/HDMI0_GENERIC0_CONT">HDMI0_GENERIC0_CONT</dfn>   (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1084">1084</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_GENERIC0_UPDATE" data-ref="_M/HDMI0_GENERIC0_UPDATE">HDMI0_GENERIC0_UPDATE</dfn> (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="1085">1085</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_GENERIC1_SEND" data-ref="_M/HDMI0_GENERIC1_SEND">HDMI0_GENERIC1_SEND</dfn>   (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1086">1086</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_GENERIC1_CONT" data-ref="_M/HDMI0_GENERIC1_CONT">HDMI0_GENERIC1_CONT</dfn>   (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="1087">1087</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_GENERIC0_LINE" data-ref="_M/HDMI0_GENERIC0_LINE">HDMI0_GENERIC0_LINE</dfn>(x)  (((x) &amp; 0x3f) &lt;&lt; 16)</u></td></tr>
<tr><th id="1088">1088</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_GENERIC0_LINE_MASK" data-ref="_M/HDMI0_GENERIC0_LINE_MASK">HDMI0_GENERIC0_LINE_MASK</dfn>		(0x3f &lt;&lt; 16)</u></td></tr>
<tr><th id="1089">1089</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_GENERIC1_LINE" data-ref="_M/HDMI0_GENERIC1_LINE">HDMI0_GENERIC1_LINE</dfn>(x)  (((x) &amp; 0x3f) &lt;&lt; 24)</u></td></tr>
<tr><th id="1090">1090</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_GENERIC1_LINE_MASK" data-ref="_M/HDMI0_GENERIC1_LINE_MASK">HDMI0_GENERIC1_LINE_MASK</dfn>		(0x3f &lt;&lt; 24)</u></td></tr>
<tr><th id="1091">1091</th><td><u>#define <dfn class="macro" id="_M/HDMI0_GC" data-ref="_M/HDMI0_GC">HDMI0_GC</dfn>                     0x7428</u></td></tr>
<tr><th id="1092">1092</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_GC_AVMUTE" data-ref="_M/HDMI0_GC_AVMUTE">HDMI0_GC_AVMUTE</dfn>       (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1093">1093</th><td><u>#define <dfn class="macro" id="_M/HDMI0_AVI_INFO0" data-ref="_M/HDMI0_AVI_INFO0">HDMI0_AVI_INFO0</dfn>              0x7454</u></td></tr>
<tr><th id="1094">1094</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_CHECKSUM" data-ref="_M/HDMI0_AVI_INFO_CHECKSUM">HDMI0_AVI_INFO_CHECKSUM</dfn>(x)  (((x) &amp; 0xff) &lt;&lt; 0)</u></td></tr>
<tr><th id="1095">1095</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_S" data-ref="_M/HDMI0_AVI_INFO_S">HDMI0_AVI_INFO_S</dfn>(x)   (((x) &amp; 3) &lt;&lt; 8)</u></td></tr>
<tr><th id="1096">1096</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_B" data-ref="_M/HDMI0_AVI_INFO_B">HDMI0_AVI_INFO_B</dfn>(x)   (((x) &amp; 3) &lt;&lt; 10)</u></td></tr>
<tr><th id="1097">1097</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_A" data-ref="_M/HDMI0_AVI_INFO_A">HDMI0_AVI_INFO_A</dfn>(x)   (((x) &amp; 1) &lt;&lt; 12)</u></td></tr>
<tr><th id="1098">1098</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_Y" data-ref="_M/HDMI0_AVI_INFO_Y">HDMI0_AVI_INFO_Y</dfn>(x)   (((x) &amp; 3) &lt;&lt; 13)</u></td></tr>
<tr><th id="1099">1099</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_Y_RGB" data-ref="_M/HDMI0_AVI_INFO_Y_RGB">HDMI0_AVI_INFO_Y_RGB</dfn>       0</u></td></tr>
<tr><th id="1100">1100</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_Y_YCBCR422" data-ref="_M/HDMI0_AVI_INFO_Y_YCBCR422">HDMI0_AVI_INFO_Y_YCBCR422</dfn>  1</u></td></tr>
<tr><th id="1101">1101</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_Y_YCBCR444" data-ref="_M/HDMI0_AVI_INFO_Y_YCBCR444">HDMI0_AVI_INFO_Y_YCBCR444</dfn>  2</u></td></tr>
<tr><th id="1102">1102</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_Y_A_B_S" data-ref="_M/HDMI0_AVI_INFO_Y_A_B_S">HDMI0_AVI_INFO_Y_A_B_S</dfn>(x)   (((x) &amp; 0xff) &lt;&lt; 8)</u></td></tr>
<tr><th id="1103">1103</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_R" data-ref="_M/HDMI0_AVI_INFO_R">HDMI0_AVI_INFO_R</dfn>(x)   (((x) &amp; 0xf) &lt;&lt; 16)</u></td></tr>
<tr><th id="1104">1104</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_M" data-ref="_M/HDMI0_AVI_INFO_M">HDMI0_AVI_INFO_M</dfn>(x)   (((x) &amp; 0x3) &lt;&lt; 20)</u></td></tr>
<tr><th id="1105">1105</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_C" data-ref="_M/HDMI0_AVI_INFO_C">HDMI0_AVI_INFO_C</dfn>(x)   (((x) &amp; 0x3) &lt;&lt; 22)</u></td></tr>
<tr><th id="1106">1106</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_C_M_R" data-ref="_M/HDMI0_AVI_INFO_C_M_R">HDMI0_AVI_INFO_C_M_R</dfn>(x)   (((x) &amp; 0xff) &lt;&lt; 16)</u></td></tr>
<tr><th id="1107">1107</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_SC" data-ref="_M/HDMI0_AVI_INFO_SC">HDMI0_AVI_INFO_SC</dfn>(x)  (((x) &amp; 0x3) &lt;&lt; 24)</u></td></tr>
<tr><th id="1108">1108</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_ITC_EC_Q_SC" data-ref="_M/HDMI0_AVI_INFO_ITC_EC_Q_SC">HDMI0_AVI_INFO_ITC_EC_Q_SC</dfn>(x)  (((x) &amp; 0xff) &lt;&lt; 24)</u></td></tr>
<tr><th id="1109">1109</th><td><u>#define <dfn class="macro" id="_M/HDMI0_AVI_INFO1" data-ref="_M/HDMI0_AVI_INFO1">HDMI0_AVI_INFO1</dfn>              0x7458</u></td></tr>
<tr><th id="1110">1110</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_VIC" data-ref="_M/HDMI0_AVI_INFO_VIC">HDMI0_AVI_INFO_VIC</dfn>(x) (((x) &amp; 0x7f) &lt;&lt; 0) /* don't use avi infoframe v1 */</u></td></tr>
<tr><th id="1111">1111</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_PR" data-ref="_M/HDMI0_AVI_INFO_PR">HDMI0_AVI_INFO_PR</dfn>(x)  (((x) &amp; 0xf) &lt;&lt; 8) /* don't use avi infoframe v1 */</u></td></tr>
<tr><th id="1112">1112</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_TOP" data-ref="_M/HDMI0_AVI_INFO_TOP">HDMI0_AVI_INFO_TOP</dfn>(x) (((x) &amp; 0xffff) &lt;&lt; 16)</u></td></tr>
<tr><th id="1113">1113</th><td><u>#define <dfn class="macro" id="_M/HDMI0_AVI_INFO2" data-ref="_M/HDMI0_AVI_INFO2">HDMI0_AVI_INFO2</dfn>              0x745c</u></td></tr>
<tr><th id="1114">1114</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_BOTTOM" data-ref="_M/HDMI0_AVI_INFO_BOTTOM">HDMI0_AVI_INFO_BOTTOM</dfn>(x)  (((x) &amp; 0xffff) &lt;&lt; 0)</u></td></tr>
<tr><th id="1115">1115</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_LEFT" data-ref="_M/HDMI0_AVI_INFO_LEFT">HDMI0_AVI_INFO_LEFT</dfn>(x)    (((x) &amp; 0xffff) &lt;&lt; 16)</u></td></tr>
<tr><th id="1116">1116</th><td><u>#define <dfn class="macro" id="_M/HDMI0_AVI_INFO3" data-ref="_M/HDMI0_AVI_INFO3">HDMI0_AVI_INFO3</dfn>              0x7460</u></td></tr>
<tr><th id="1117">1117</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_RIGHT" data-ref="_M/HDMI0_AVI_INFO_RIGHT">HDMI0_AVI_INFO_RIGHT</dfn>(x)    (((x) &amp; 0xffff) &lt;&lt; 0)</u></td></tr>
<tr><th id="1118">1118</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AVI_INFO_VERSION" data-ref="_M/HDMI0_AVI_INFO_VERSION">HDMI0_AVI_INFO_VERSION</dfn>(x)  (((x) &amp; 3) &lt;&lt; 24)</u></td></tr>
<tr><th id="1119">1119</th><td><u>#define <dfn class="macro" id="_M/HDMI0_MPEG_INFO0" data-ref="_M/HDMI0_MPEG_INFO0">HDMI0_MPEG_INFO0</dfn>             0x7464</u></td></tr>
<tr><th id="1120">1120</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_MPEG_INFO_CHECKSUM" data-ref="_M/HDMI0_MPEG_INFO_CHECKSUM">HDMI0_MPEG_INFO_CHECKSUM</dfn>(x)  (((x) &amp; 0xff) &lt;&lt; 0)</u></td></tr>
<tr><th id="1121">1121</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_MPEG_INFO_MB0" data-ref="_M/HDMI0_MPEG_INFO_MB0">HDMI0_MPEG_INFO_MB0</dfn>(x)  (((x) &amp; 0xff) &lt;&lt; 8)</u></td></tr>
<tr><th id="1122">1122</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_MPEG_INFO_MB1" data-ref="_M/HDMI0_MPEG_INFO_MB1">HDMI0_MPEG_INFO_MB1</dfn>(x)  (((x) &amp; 0xff) &lt;&lt; 16)</u></td></tr>
<tr><th id="1123">1123</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_MPEG_INFO_MB2" data-ref="_M/HDMI0_MPEG_INFO_MB2">HDMI0_MPEG_INFO_MB2</dfn>(x)  (((x) &amp; 0xff) &lt;&lt; 24)</u></td></tr>
<tr><th id="1124">1124</th><td><u>#define <dfn class="macro" id="_M/HDMI0_MPEG_INFO1" data-ref="_M/HDMI0_MPEG_INFO1">HDMI0_MPEG_INFO1</dfn>             0x7468</u></td></tr>
<tr><th id="1125">1125</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_MPEG_INFO_MB3" data-ref="_M/HDMI0_MPEG_INFO_MB3">HDMI0_MPEG_INFO_MB3</dfn>(x)  (((x) &amp; 0xff) &lt;&lt; 0)</u></td></tr>
<tr><th id="1126">1126</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_MPEG_INFO_MF" data-ref="_M/HDMI0_MPEG_INFO_MF">HDMI0_MPEG_INFO_MF</dfn>(x)   (((x) &amp; 3) &lt;&lt; 8)</u></td></tr>
<tr><th id="1127">1127</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_MPEG_INFO_FR" data-ref="_M/HDMI0_MPEG_INFO_FR">HDMI0_MPEG_INFO_FR</dfn>(x)   (((x) &amp; 1) &lt;&lt; 12)</u></td></tr>
<tr><th id="1128">1128</th><td><u>#define <dfn class="macro" id="_M/HDMI0_GENERIC0_HDR" data-ref="_M/HDMI0_GENERIC0_HDR">HDMI0_GENERIC0_HDR</dfn>           0x746c</u></td></tr>
<tr><th id="1129">1129</th><td><u>#define <dfn class="macro" id="_M/HDMI0_GENERIC0_0" data-ref="_M/HDMI0_GENERIC0_0">HDMI0_GENERIC0_0</dfn>             0x7470</u></td></tr>
<tr><th id="1130">1130</th><td><u>#define <dfn class="macro" id="_M/HDMI0_GENERIC0_1" data-ref="_M/HDMI0_GENERIC0_1">HDMI0_GENERIC0_1</dfn>             0x7474</u></td></tr>
<tr><th id="1131">1131</th><td><u>#define <dfn class="macro" id="_M/HDMI0_GENERIC0_2" data-ref="_M/HDMI0_GENERIC0_2">HDMI0_GENERIC0_2</dfn>             0x7478</u></td></tr>
<tr><th id="1132">1132</th><td><u>#define <dfn class="macro" id="_M/HDMI0_GENERIC0_3" data-ref="_M/HDMI0_GENERIC0_3">HDMI0_GENERIC0_3</dfn>             0x747c</u></td></tr>
<tr><th id="1133">1133</th><td><u>#define <dfn class="macro" id="_M/HDMI0_GENERIC0_4" data-ref="_M/HDMI0_GENERIC0_4">HDMI0_GENERIC0_4</dfn>             0x7480</u></td></tr>
<tr><th id="1134">1134</th><td><u>#define <dfn class="macro" id="_M/HDMI0_GENERIC0_5" data-ref="_M/HDMI0_GENERIC0_5">HDMI0_GENERIC0_5</dfn>             0x7484</u></td></tr>
<tr><th id="1135">1135</th><td><u>#define <dfn class="macro" id="_M/HDMI0_GENERIC0_6" data-ref="_M/HDMI0_GENERIC0_6">HDMI0_GENERIC0_6</dfn>             0x7488</u></td></tr>
<tr><th id="1136">1136</th><td><u>#define <dfn class="macro" id="_M/HDMI0_GENERIC1_HDR" data-ref="_M/HDMI0_GENERIC1_HDR">HDMI0_GENERIC1_HDR</dfn>           0x748c</u></td></tr>
<tr><th id="1137">1137</th><td><u>#define <dfn class="macro" id="_M/HDMI0_GENERIC1_0" data-ref="_M/HDMI0_GENERIC1_0">HDMI0_GENERIC1_0</dfn>             0x7490</u></td></tr>
<tr><th id="1138">1138</th><td><u>#define <dfn class="macro" id="_M/HDMI0_GENERIC1_1" data-ref="_M/HDMI0_GENERIC1_1">HDMI0_GENERIC1_1</dfn>             0x7494</u></td></tr>
<tr><th id="1139">1139</th><td><u>#define <dfn class="macro" id="_M/HDMI0_GENERIC1_2" data-ref="_M/HDMI0_GENERIC1_2">HDMI0_GENERIC1_2</dfn>             0x7498</u></td></tr>
<tr><th id="1140">1140</th><td><u>#define <dfn class="macro" id="_M/HDMI0_GENERIC1_3" data-ref="_M/HDMI0_GENERIC1_3">HDMI0_GENERIC1_3</dfn>             0x749c</u></td></tr>
<tr><th id="1141">1141</th><td><u>#define <dfn class="macro" id="_M/HDMI0_GENERIC1_4" data-ref="_M/HDMI0_GENERIC1_4">HDMI0_GENERIC1_4</dfn>             0x74a0</u></td></tr>
<tr><th id="1142">1142</th><td><u>#define <dfn class="macro" id="_M/HDMI0_GENERIC1_5" data-ref="_M/HDMI0_GENERIC1_5">HDMI0_GENERIC1_5</dfn>             0x74a4</u></td></tr>
<tr><th id="1143">1143</th><td><u>#define <dfn class="macro" id="_M/HDMI0_GENERIC1_6" data-ref="_M/HDMI0_GENERIC1_6">HDMI0_GENERIC1_6</dfn>             0x74a8</u></td></tr>
<tr><th id="1144">1144</th><td><u>#define <dfn class="macro" id="_M/HDMI0_ACR_32_0" data-ref="_M/HDMI0_ACR_32_0">HDMI0_ACR_32_0</dfn>               0x74ac</u></td></tr>
<tr><th id="1145">1145</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_ACR_CTS_32" data-ref="_M/HDMI0_ACR_CTS_32">HDMI0_ACR_CTS_32</dfn>(x)   (((x) &amp; 0xfffff) &lt;&lt; 12)</u></td></tr>
<tr><th id="1146">1146</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_ACR_CTS_32_MASK" data-ref="_M/HDMI0_ACR_CTS_32_MASK">HDMI0_ACR_CTS_32_MASK</dfn>		(0xfffff &lt;&lt; 12)</u></td></tr>
<tr><th id="1147">1147</th><td><u>#define <dfn class="macro" id="_M/HDMI0_ACR_32_1" data-ref="_M/HDMI0_ACR_32_1">HDMI0_ACR_32_1</dfn>               0x74b0</u></td></tr>
<tr><th id="1148">1148</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_ACR_N_32" data-ref="_M/HDMI0_ACR_N_32">HDMI0_ACR_N_32</dfn>(x)   (((x) &amp; 0xfffff) &lt;&lt; 0)</u></td></tr>
<tr><th id="1149">1149</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_ACR_N_32_MASK" data-ref="_M/HDMI0_ACR_N_32_MASK">HDMI0_ACR_N_32_MASK</dfn>		(0xfffff &lt;&lt; 0)</u></td></tr>
<tr><th id="1150">1150</th><td><u>#define <dfn class="macro" id="_M/HDMI0_ACR_44_0" data-ref="_M/HDMI0_ACR_44_0">HDMI0_ACR_44_0</dfn>               0x74b4</u></td></tr>
<tr><th id="1151">1151</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_ACR_CTS_44" data-ref="_M/HDMI0_ACR_CTS_44">HDMI0_ACR_CTS_44</dfn>(x)   (((x) &amp; 0xfffff) &lt;&lt; 12)</u></td></tr>
<tr><th id="1152">1152</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_ACR_CTS_44_MASK" data-ref="_M/HDMI0_ACR_CTS_44_MASK">HDMI0_ACR_CTS_44_MASK</dfn>		(0xfffff &lt;&lt; 12)</u></td></tr>
<tr><th id="1153">1153</th><td><u>#define <dfn class="macro" id="_M/HDMI0_ACR_44_1" data-ref="_M/HDMI0_ACR_44_1">HDMI0_ACR_44_1</dfn>               0x74b8</u></td></tr>
<tr><th id="1154">1154</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_ACR_N_44" data-ref="_M/HDMI0_ACR_N_44">HDMI0_ACR_N_44</dfn>(x)   (((x) &amp; 0xfffff) &lt;&lt; 0)</u></td></tr>
<tr><th id="1155">1155</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_ACR_N_44_MASK" data-ref="_M/HDMI0_ACR_N_44_MASK">HDMI0_ACR_N_44_MASK</dfn>		(0xfffff &lt;&lt; 0)</u></td></tr>
<tr><th id="1156">1156</th><td><u>#define <dfn class="macro" id="_M/HDMI0_ACR_48_0" data-ref="_M/HDMI0_ACR_48_0">HDMI0_ACR_48_0</dfn>               0x74bc</u></td></tr>
<tr><th id="1157">1157</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_ACR_CTS_48" data-ref="_M/HDMI0_ACR_CTS_48">HDMI0_ACR_CTS_48</dfn>(x)   (((x) &amp; 0xfffff) &lt;&lt; 12)</u></td></tr>
<tr><th id="1158">1158</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_ACR_CTS_48_MASK" data-ref="_M/HDMI0_ACR_CTS_48_MASK">HDMI0_ACR_CTS_48_MASK</dfn>		(0xfffff &lt;&lt; 12)</u></td></tr>
<tr><th id="1159">1159</th><td><u>#define <dfn class="macro" id="_M/HDMI0_ACR_48_1" data-ref="_M/HDMI0_ACR_48_1">HDMI0_ACR_48_1</dfn>               0x74c0</u></td></tr>
<tr><th id="1160">1160</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_ACR_N_48" data-ref="_M/HDMI0_ACR_N_48">HDMI0_ACR_N_48</dfn>(x)   (((x) &amp; 0xfffff) &lt;&lt; 0)</u></td></tr>
<tr><th id="1161">1161</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_ACR_N_48_MASK" data-ref="_M/HDMI0_ACR_N_48_MASK">HDMI0_ACR_N_48_MASK</dfn>		(0xfffff &lt;&lt; 0)</u></td></tr>
<tr><th id="1162">1162</th><td><u>#define <dfn class="macro" id="_M/HDMI0_ACR_STATUS_0" data-ref="_M/HDMI0_ACR_STATUS_0">HDMI0_ACR_STATUS_0</dfn>           0x74c4</u></td></tr>
<tr><th id="1163">1163</th><td><u>#define <dfn class="macro" id="_M/HDMI0_ACR_STATUS_1" data-ref="_M/HDMI0_ACR_STATUS_1">HDMI0_ACR_STATUS_1</dfn>           0x74c8</u></td></tr>
<tr><th id="1164">1164</th><td><u>#define <dfn class="macro" id="_M/HDMI0_AUDIO_INFO0" data-ref="_M/HDMI0_AUDIO_INFO0">HDMI0_AUDIO_INFO0</dfn>            0x74cc</u></td></tr>
<tr><th id="1165">1165</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AUDIO_INFO_CHECKSUM" data-ref="_M/HDMI0_AUDIO_INFO_CHECKSUM">HDMI0_AUDIO_INFO_CHECKSUM</dfn>(x)  (((x) &amp; 0xff) &lt;&lt; 0)</u></td></tr>
<tr><th id="1166">1166</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AUDIO_INFO_CC" data-ref="_M/HDMI0_AUDIO_INFO_CC">HDMI0_AUDIO_INFO_CC</dfn>(x)  (((x) &amp; 7) &lt;&lt; 8)</u></td></tr>
<tr><th id="1167">1167</th><td><u>#define <dfn class="macro" id="_M/HDMI0_AUDIO_INFO1" data-ref="_M/HDMI0_AUDIO_INFO1">HDMI0_AUDIO_INFO1</dfn>            0x74d0</u></td></tr>
<tr><th id="1168">1168</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AUDIO_INFO_CA" data-ref="_M/HDMI0_AUDIO_INFO_CA">HDMI0_AUDIO_INFO_CA</dfn>(x)  (((x) &amp; 0xff) &lt;&lt; 0)</u></td></tr>
<tr><th id="1169">1169</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AUDIO_INFO_LSV" data-ref="_M/HDMI0_AUDIO_INFO_LSV">HDMI0_AUDIO_INFO_LSV</dfn>(x)  (((x) &amp; 0xf) &lt;&lt; 11)</u></td></tr>
<tr><th id="1170">1170</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AUDIO_INFO_DM_INH" data-ref="_M/HDMI0_AUDIO_INFO_DM_INH">HDMI0_AUDIO_INFO_DM_INH</dfn>(x)  (((x) &amp; 1) &lt;&lt; 15)</u></td></tr>
<tr><th id="1171">1171</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_AUDIO_INFO_DM_INH_LSV" data-ref="_M/HDMI0_AUDIO_INFO_DM_INH_LSV">HDMI0_AUDIO_INFO_DM_INH_LSV</dfn>(x)  (((x) &amp; 0xff) &lt;&lt; 8)</u></td></tr>
<tr><th id="1172">1172</th><td><u>#define <dfn class="macro" id="_M/HDMI0_60958_0" data-ref="_M/HDMI0_60958_0">HDMI0_60958_0</dfn>                0x74d4</u></td></tr>
<tr><th id="1173">1173</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_60958_CS_A" data-ref="_M/HDMI0_60958_CS_A">HDMI0_60958_CS_A</dfn>(x)   (((x) &amp; 1) &lt;&lt; 0)</u></td></tr>
<tr><th id="1174">1174</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_60958_CS_B" data-ref="_M/HDMI0_60958_CS_B">HDMI0_60958_CS_B</dfn>(x)   (((x) &amp; 1) &lt;&lt; 1)</u></td></tr>
<tr><th id="1175">1175</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_60958_CS_C" data-ref="_M/HDMI0_60958_CS_C">HDMI0_60958_CS_C</dfn>(x)   (((x) &amp; 1) &lt;&lt; 2)</u></td></tr>
<tr><th id="1176">1176</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_60958_CS_D" data-ref="_M/HDMI0_60958_CS_D">HDMI0_60958_CS_D</dfn>(x)   (((x) &amp; 3) &lt;&lt; 3)</u></td></tr>
<tr><th id="1177">1177</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_60958_CS_MODE" data-ref="_M/HDMI0_60958_CS_MODE">HDMI0_60958_CS_MODE</dfn>(x)   (((x) &amp; 3) &lt;&lt; 6)</u></td></tr>
<tr><th id="1178">1178</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_60958_CS_CATEGORY_CODE" data-ref="_M/HDMI0_60958_CS_CATEGORY_CODE">HDMI0_60958_CS_CATEGORY_CODE</dfn>(x)      (((x) &amp; 0xff) &lt;&lt; 8)</u></td></tr>
<tr><th id="1179">1179</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_60958_CS_SOURCE_NUMBER" data-ref="_M/HDMI0_60958_CS_SOURCE_NUMBER">HDMI0_60958_CS_SOURCE_NUMBER</dfn>(x)      (((x) &amp; 0xf) &lt;&lt; 16)</u></td></tr>
<tr><th id="1180">1180</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_60958_CS_CHANNEL_NUMBER_L" data-ref="_M/HDMI0_60958_CS_CHANNEL_NUMBER_L">HDMI0_60958_CS_CHANNEL_NUMBER_L</dfn>(x)   (((x) &amp; 0xf) &lt;&lt; 20)</u></td></tr>
<tr><th id="1181">1181</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_60958_CS_CHANNEL_NUMBER_L_MASK" data-ref="_M/HDMI0_60958_CS_CHANNEL_NUMBER_L_MASK">HDMI0_60958_CS_CHANNEL_NUMBER_L_MASK</dfn>	(0xf &lt;&lt; 20)</u></td></tr>
<tr><th id="1182">1182</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_60958_CS_SAMPLING_FREQUENCY" data-ref="_M/HDMI0_60958_CS_SAMPLING_FREQUENCY">HDMI0_60958_CS_SAMPLING_FREQUENCY</dfn>(x) (((x) &amp; 0xf) &lt;&lt; 24)</u></td></tr>
<tr><th id="1183">1183</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_60958_CS_CLOCK_ACCURACY" data-ref="_M/HDMI0_60958_CS_CLOCK_ACCURACY">HDMI0_60958_CS_CLOCK_ACCURACY</dfn>(x)     (((x) &amp; 3) &lt;&lt; 28)</u></td></tr>
<tr><th id="1184">1184</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_60958_CS_CLOCK_ACCURACY_MASK" data-ref="_M/HDMI0_60958_CS_CLOCK_ACCURACY_MASK">HDMI0_60958_CS_CLOCK_ACCURACY_MASK</dfn>	(3 &lt;&lt; 28)</u></td></tr>
<tr><th id="1185">1185</th><td><u>#define <dfn class="macro" id="_M/HDMI0_60958_1" data-ref="_M/HDMI0_60958_1">HDMI0_60958_1</dfn>                0x74d8</u></td></tr>
<tr><th id="1186">1186</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_60958_CS_WORD_LENGTH" data-ref="_M/HDMI0_60958_CS_WORD_LENGTH">HDMI0_60958_CS_WORD_LENGTH</dfn>(x)        (((x) &amp; 0xf) &lt;&lt; 0)</u></td></tr>
<tr><th id="1187">1187</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_60958_CS_ORIGINAL_SAMPLING_FREQUENCY" data-ref="_M/HDMI0_60958_CS_ORIGINAL_SAMPLING_FREQUENCY">HDMI0_60958_CS_ORIGINAL_SAMPLING_FREQUENCY</dfn>(x)   (((x) &amp; 0xf) &lt;&lt; 4)</u></td></tr>
<tr><th id="1188">1188</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_60958_CS_VALID_L" data-ref="_M/HDMI0_60958_CS_VALID_L">HDMI0_60958_CS_VALID_L</dfn>(x)   (((x) &amp; 1) &lt;&lt; 16)</u></td></tr>
<tr><th id="1189">1189</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_60958_CS_VALID_R" data-ref="_M/HDMI0_60958_CS_VALID_R">HDMI0_60958_CS_VALID_R</dfn>(x)   (((x) &amp; 1) &lt;&lt; 18)</u></td></tr>
<tr><th id="1190">1190</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_60958_CS_CHANNEL_NUMBER_R" data-ref="_M/HDMI0_60958_CS_CHANNEL_NUMBER_R">HDMI0_60958_CS_CHANNEL_NUMBER_R</dfn>(x)   (((x) &amp; 0xf) &lt;&lt; 20)</u></td></tr>
<tr><th id="1191">1191</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_60958_CS_CHANNEL_NUMBER_R_MASK" data-ref="_M/HDMI0_60958_CS_CHANNEL_NUMBER_R_MASK">HDMI0_60958_CS_CHANNEL_NUMBER_R_MASK</dfn>	(0xf &lt;&lt; 20)</u></td></tr>
<tr><th id="1192">1192</th><td><u>#define <dfn class="macro" id="_M/HDMI0_ACR_PACKET_CONTROL" data-ref="_M/HDMI0_ACR_PACKET_CONTROL">HDMI0_ACR_PACKET_CONTROL</dfn>     0x74dc</u></td></tr>
<tr><th id="1193">1193</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_ACR_SEND" data-ref="_M/HDMI0_ACR_SEND">HDMI0_ACR_SEND</dfn>        (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1194">1194</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_ACR_CONT" data-ref="_M/HDMI0_ACR_CONT">HDMI0_ACR_CONT</dfn>        (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1195">1195</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_ACR_SELECT" data-ref="_M/HDMI0_ACR_SELECT">HDMI0_ACR_SELECT</dfn>(x)   (((x) &amp; 3) &lt;&lt; 4)</u></td></tr>
<tr><th id="1196">1196</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_ACR_HW" data-ref="_M/HDMI0_ACR_HW">HDMI0_ACR_HW</dfn>          0</u></td></tr>
<tr><th id="1197">1197</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_ACR_32" data-ref="_M/HDMI0_ACR_32">HDMI0_ACR_32</dfn>          1</u></td></tr>
<tr><th id="1198">1198</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_ACR_44" data-ref="_M/HDMI0_ACR_44">HDMI0_ACR_44</dfn>          2</u></td></tr>
<tr><th id="1199">1199</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_ACR_48" data-ref="_M/HDMI0_ACR_48">HDMI0_ACR_48</dfn>          3</u></td></tr>
<tr><th id="1200">1200</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_ACR_SOURCE" data-ref="_M/HDMI0_ACR_SOURCE">HDMI0_ACR_SOURCE</dfn>      (1 &lt;&lt; 8) /* 0 - hw; 1 - cts value */</u></td></tr>
<tr><th id="1201">1201</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_ACR_AUTO_SEND" data-ref="_M/HDMI0_ACR_AUTO_SEND">HDMI0_ACR_AUTO_SEND</dfn>   (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1202">1202</th><td><u>#define <dfn class="macro" id="_M/DCE3_HDMI0_AUDIO_CRC_CONTROL" data-ref="_M/DCE3_HDMI0_AUDIO_CRC_CONTROL">DCE3_HDMI0_AUDIO_CRC_CONTROL</dfn>	0x74dc</u></td></tr>
<tr><th id="1203">1203</th><td><u>#define <dfn class="macro" id="_M/HDMI0_RAMP_CONTROL0" data-ref="_M/HDMI0_RAMP_CONTROL0">HDMI0_RAMP_CONTROL0</dfn>          0x74e0</u></td></tr>
<tr><th id="1204">1204</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_RAMP_MAX_COUNT" data-ref="_M/HDMI0_RAMP_MAX_COUNT">HDMI0_RAMP_MAX_COUNT</dfn>(x)   (((x) &amp; 0xffffff) &lt;&lt; 0)</u></td></tr>
<tr><th id="1205">1205</th><td><u>#define <dfn class="macro" id="_M/HDMI0_RAMP_CONTROL1" data-ref="_M/HDMI0_RAMP_CONTROL1">HDMI0_RAMP_CONTROL1</dfn>          0x74e4</u></td></tr>
<tr><th id="1206">1206</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_RAMP_MIN_COUNT" data-ref="_M/HDMI0_RAMP_MIN_COUNT">HDMI0_RAMP_MIN_COUNT</dfn>(x)   (((x) &amp; 0xffffff) &lt;&lt; 0)</u></td></tr>
<tr><th id="1207">1207</th><td><u>#define <dfn class="macro" id="_M/HDMI0_RAMP_CONTROL2" data-ref="_M/HDMI0_RAMP_CONTROL2">HDMI0_RAMP_CONTROL2</dfn>          0x74e8</u></td></tr>
<tr><th id="1208">1208</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_RAMP_INC_COUNT" data-ref="_M/HDMI0_RAMP_INC_COUNT">HDMI0_RAMP_INC_COUNT</dfn>(x)   (((x) &amp; 0xffffff) &lt;&lt; 0)</u></td></tr>
<tr><th id="1209">1209</th><td><u>#define <dfn class="macro" id="_M/HDMI0_RAMP_CONTROL3" data-ref="_M/HDMI0_RAMP_CONTROL3">HDMI0_RAMP_CONTROL3</dfn>          0x74ec</u></td></tr>
<tr><th id="1210">1210</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_RAMP_DEC_COUNT" data-ref="_M/HDMI0_RAMP_DEC_COUNT">HDMI0_RAMP_DEC_COUNT</dfn>(x)   (((x) &amp; 0xffffff) &lt;&lt; 0)</u></td></tr>
<tr><th id="1211">1211</th><td><i>/* HDMI0_60958_2 is r7xx only */</i></td></tr>
<tr><th id="1212">1212</th><td><u>#define <dfn class="macro" id="_M/HDMI0_60958_2" data-ref="_M/HDMI0_60958_2">HDMI0_60958_2</dfn>                0x74f0</u></td></tr>
<tr><th id="1213">1213</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_60958_CS_CHANNEL_NUMBER_2" data-ref="_M/HDMI0_60958_CS_CHANNEL_NUMBER_2">HDMI0_60958_CS_CHANNEL_NUMBER_2</dfn>(x)   (((x) &amp; 0xf) &lt;&lt; 0)</u></td></tr>
<tr><th id="1214">1214</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_60958_CS_CHANNEL_NUMBER_3" data-ref="_M/HDMI0_60958_CS_CHANNEL_NUMBER_3">HDMI0_60958_CS_CHANNEL_NUMBER_3</dfn>(x)   (((x) &amp; 0xf) &lt;&lt; 4)</u></td></tr>
<tr><th id="1215">1215</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_60958_CS_CHANNEL_NUMBER_4" data-ref="_M/HDMI0_60958_CS_CHANNEL_NUMBER_4">HDMI0_60958_CS_CHANNEL_NUMBER_4</dfn>(x)   (((x) &amp; 0xf) &lt;&lt; 8)</u></td></tr>
<tr><th id="1216">1216</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_60958_CS_CHANNEL_NUMBER_5" data-ref="_M/HDMI0_60958_CS_CHANNEL_NUMBER_5">HDMI0_60958_CS_CHANNEL_NUMBER_5</dfn>(x)   (((x) &amp; 0xf) &lt;&lt; 12)</u></td></tr>
<tr><th id="1217">1217</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_60958_CS_CHANNEL_NUMBER_6" data-ref="_M/HDMI0_60958_CS_CHANNEL_NUMBER_6">HDMI0_60958_CS_CHANNEL_NUMBER_6</dfn>(x)   (((x) &amp; 0xf) &lt;&lt; 16)</u></td></tr>
<tr><th id="1218">1218</th><td><u>#       define <dfn class="macro" id="_M/HDMI0_60958_CS_CHANNEL_NUMBER_7" data-ref="_M/HDMI0_60958_CS_CHANNEL_NUMBER_7">HDMI0_60958_CS_CHANNEL_NUMBER_7</dfn>(x)   (((x) &amp; 0xf) &lt;&lt; 20)</u></td></tr>
<tr><th id="1219">1219</th><td><i>/* r6xx only; second instance starts at 0x7700 */</i></td></tr>
<tr><th id="1220">1220</th><td><u>#define <dfn class="macro" id="_M/HDMI1_CONTROL" data-ref="_M/HDMI1_CONTROL">HDMI1_CONTROL</dfn>                0x7700</u></td></tr>
<tr><th id="1221">1221</th><td><u>#define <dfn class="macro" id="_M/HDMI1_STATUS" data-ref="_M/HDMI1_STATUS">HDMI1_STATUS</dfn>                 0x7704</u></td></tr>
<tr><th id="1222">1222</th><td><u>#define <dfn class="macro" id="_M/HDMI1_AUDIO_PACKET_CONTROL" data-ref="_M/HDMI1_AUDIO_PACKET_CONTROL">HDMI1_AUDIO_PACKET_CONTROL</dfn>   0x7708</u></td></tr>
<tr><th id="1223">1223</th><td><i>/* DCE3; second instance starts at 0x7800 NOT 0x7700 */</i></td></tr>
<tr><th id="1224">1224</th><td><u>#define <dfn class="macro" id="_M/DCE3_HDMI1_CONTROL" data-ref="_M/DCE3_HDMI1_CONTROL">DCE3_HDMI1_CONTROL</dfn>                0x7800</u></td></tr>
<tr><th id="1225">1225</th><td><u>#define <dfn class="macro" id="_M/DCE3_HDMI1_STATUS" data-ref="_M/DCE3_HDMI1_STATUS">DCE3_HDMI1_STATUS</dfn>                 0x7804</u></td></tr>
<tr><th id="1226">1226</th><td><u>#define <dfn class="macro" id="_M/DCE3_HDMI1_AUDIO_PACKET_CONTROL" data-ref="_M/DCE3_HDMI1_AUDIO_PACKET_CONTROL">DCE3_HDMI1_AUDIO_PACKET_CONTROL</dfn>   0x7808</u></td></tr>
<tr><th id="1227">1227</th><td><i>/* DCE3.2 (for interrupts) */</i></td></tr>
<tr><th id="1228">1228</th><td><u>#define <dfn class="macro" id="_M/AFMT_STATUS" data-ref="_M/AFMT_STATUS">AFMT_STATUS</dfn>                          0x7600</u></td></tr>
<tr><th id="1229">1229</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AUDIO_ENABLE" data-ref="_M/AFMT_AUDIO_ENABLE">AFMT_AUDIO_ENABLE</dfn>             (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1230">1230</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AZ_FORMAT_WTRIG" data-ref="_M/AFMT_AZ_FORMAT_WTRIG">AFMT_AZ_FORMAT_WTRIG</dfn>          (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="1231">1231</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AZ_FORMAT_WTRIG_INT" data-ref="_M/AFMT_AZ_FORMAT_WTRIG_INT">AFMT_AZ_FORMAT_WTRIG_INT</dfn>      (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="1232">1232</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AZ_AUDIO_ENABLE_CHG" data-ref="_M/AFMT_AZ_AUDIO_ENABLE_CHG">AFMT_AZ_AUDIO_ENABLE_CHG</dfn>      (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="1233">1233</th><td><u>#define <dfn class="macro" id="_M/AFMT_AUDIO_PACKET_CONTROL" data-ref="_M/AFMT_AUDIO_PACKET_CONTROL">AFMT_AUDIO_PACKET_CONTROL</dfn>            0x7604</u></td></tr>
<tr><th id="1234">1234</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AUDIO_SAMPLE_SEND" data-ref="_M/AFMT_AUDIO_SAMPLE_SEND">AFMT_AUDIO_SAMPLE_SEND</dfn>        (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1235">1235</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AUDIO_TEST_EN" data-ref="_M/AFMT_AUDIO_TEST_EN">AFMT_AUDIO_TEST_EN</dfn>            (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1236">1236</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AUDIO_CHANNEL_SWAP" data-ref="_M/AFMT_AUDIO_CHANNEL_SWAP">AFMT_AUDIO_CHANNEL_SWAP</dfn>       (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="1237">1237</th><td><u>#       define <dfn class="macro" id="_M/AFMT_60958_CS_UPDATE" data-ref="_M/AFMT_60958_CS_UPDATE">AFMT_60958_CS_UPDATE</dfn>          (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="1238">1238</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AZ_AUDIO_ENABLE_CHG_MASK" data-ref="_M/AFMT_AZ_AUDIO_ENABLE_CHG_MASK">AFMT_AZ_AUDIO_ENABLE_CHG_MASK</dfn> (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="1239">1239</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AZ_FORMAT_WTRIG_MASK" data-ref="_M/AFMT_AZ_FORMAT_WTRIG_MASK">AFMT_AZ_FORMAT_WTRIG_MASK</dfn>     (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="1240">1240</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AZ_FORMAT_WTRIG_ACK" data-ref="_M/AFMT_AZ_FORMAT_WTRIG_ACK">AFMT_AZ_FORMAT_WTRIG_ACK</dfn>      (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="1241">1241</th><td><u>#       define <dfn class="macro" id="_M/AFMT_AZ_AUDIO_ENABLE_CHG_ACK" data-ref="_M/AFMT_AZ_AUDIO_ENABLE_CHG_ACK">AFMT_AZ_AUDIO_ENABLE_CHG_ACK</dfn>  (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="1242">1242</th><td></td></tr>
<tr><th id="1243">1243</th><td><i>/* DCE3 FMT blocks */</i></td></tr>
<tr><th id="1244">1244</th><td><u>#define <dfn class="macro" id="_M/FMT_CONTROL" data-ref="_M/FMT_CONTROL">FMT_CONTROL</dfn>                          0x6700</u></td></tr>
<tr><th id="1245">1245</th><td><u>#       define <dfn class="macro" id="_M/FMT_PIXEL_ENCODING" data-ref="_M/FMT_PIXEL_ENCODING">FMT_PIXEL_ENCODING</dfn>            (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1246">1246</th><td>        <i>/* 0 = RGB 4:4:4 or YCbCr 4:4:4, 1 = YCbCr 4:2:2 */</i></td></tr>
<tr><th id="1247">1247</th><td><u>#define <dfn class="macro" id="_M/FMT_BIT_DEPTH_CONTROL" data-ref="_M/FMT_BIT_DEPTH_CONTROL">FMT_BIT_DEPTH_CONTROL</dfn>                0x6710</u></td></tr>
<tr><th id="1248">1248</th><td><u>#       define <dfn class="macro" id="_M/FMT_TRUNCATE_EN" data-ref="_M/FMT_TRUNCATE_EN">FMT_TRUNCATE_EN</dfn>               (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1249">1249</th><td><u>#       define <dfn class="macro" id="_M/FMT_TRUNCATE_DEPTH" data-ref="_M/FMT_TRUNCATE_DEPTH">FMT_TRUNCATE_DEPTH</dfn>            (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1250">1250</th><td><u>#       define <dfn class="macro" id="_M/FMT_SPATIAL_DITHER_EN" data-ref="_M/FMT_SPATIAL_DITHER_EN">FMT_SPATIAL_DITHER_EN</dfn>         (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1251">1251</th><td><u>#       define <dfn class="macro" id="_M/FMT_SPATIAL_DITHER_MODE" data-ref="_M/FMT_SPATIAL_DITHER_MODE">FMT_SPATIAL_DITHER_MODE</dfn>(x)    ((x) &lt;&lt; 9)</u></td></tr>
<tr><th id="1252">1252</th><td><u>#       define <dfn class="macro" id="_M/FMT_SPATIAL_DITHER_DEPTH" data-ref="_M/FMT_SPATIAL_DITHER_DEPTH">FMT_SPATIAL_DITHER_DEPTH</dfn>      (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1253">1253</th><td><u>#       define <dfn class="macro" id="_M/FMT_FRAME_RANDOM_ENABLE" data-ref="_M/FMT_FRAME_RANDOM_ENABLE">FMT_FRAME_RANDOM_ENABLE</dfn>       (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="1254">1254</th><td><u>#       define <dfn class="macro" id="_M/FMT_RGB_RANDOM_ENABLE" data-ref="_M/FMT_RGB_RANDOM_ENABLE">FMT_RGB_RANDOM_ENABLE</dfn>         (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="1255">1255</th><td><u>#       define <dfn class="macro" id="_M/FMT_HIGHPASS_RANDOM_ENABLE" data-ref="_M/FMT_HIGHPASS_RANDOM_ENABLE">FMT_HIGHPASS_RANDOM_ENABLE</dfn>    (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="1256">1256</th><td><u>#       define <dfn class="macro" id="_M/FMT_TEMPORAL_DITHER_EN" data-ref="_M/FMT_TEMPORAL_DITHER_EN">FMT_TEMPORAL_DITHER_EN</dfn>        (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1257">1257</th><td><u>#       define <dfn class="macro" id="_M/FMT_TEMPORAL_DITHER_DEPTH" data-ref="_M/FMT_TEMPORAL_DITHER_DEPTH">FMT_TEMPORAL_DITHER_DEPTH</dfn>     (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="1258">1258</th><td><u>#       define <dfn class="macro" id="_M/FMT_TEMPORAL_DITHER_OFFSET" data-ref="_M/FMT_TEMPORAL_DITHER_OFFSET">FMT_TEMPORAL_DITHER_OFFSET</dfn>(x) ((x) &lt;&lt; 21)</u></td></tr>
<tr><th id="1259">1259</th><td><u>#       define <dfn class="macro" id="_M/FMT_TEMPORAL_LEVEL" data-ref="_M/FMT_TEMPORAL_LEVEL">FMT_TEMPORAL_LEVEL</dfn>            (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="1260">1260</th><td><u>#       define <dfn class="macro" id="_M/FMT_TEMPORAL_DITHER_RESET" data-ref="_M/FMT_TEMPORAL_DITHER_RESET">FMT_TEMPORAL_DITHER_RESET</dfn>     (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="1261">1261</th><td><u>#       define <dfn class="macro" id="_M/FMT_25FRC_SEL" data-ref="_M/FMT_25FRC_SEL">FMT_25FRC_SEL</dfn>(x)              ((x) &lt;&lt; 26)</u></td></tr>
<tr><th id="1262">1262</th><td><u>#       define <dfn class="macro" id="_M/FMT_50FRC_SEL" data-ref="_M/FMT_50FRC_SEL">FMT_50FRC_SEL</dfn>(x)              ((x) &lt;&lt; 28)</u></td></tr>
<tr><th id="1263">1263</th><td><u>#       define <dfn class="macro" id="_M/FMT_75FRC_SEL" data-ref="_M/FMT_75FRC_SEL">FMT_75FRC_SEL</dfn>(x)              ((x) &lt;&lt; 30)</u></td></tr>
<tr><th id="1264">1264</th><td><u>#define <dfn class="macro" id="_M/FMT_CLAMP_CONTROL" data-ref="_M/FMT_CLAMP_CONTROL">FMT_CLAMP_CONTROL</dfn>                    0x672c</u></td></tr>
<tr><th id="1265">1265</th><td><u>#       define <dfn class="macro" id="_M/FMT_CLAMP_DATA_EN" data-ref="_M/FMT_CLAMP_DATA_EN">FMT_CLAMP_DATA_EN</dfn>             (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1266">1266</th><td><u>#       define <dfn class="macro" id="_M/FMT_CLAMP_COLOR_FORMAT" data-ref="_M/FMT_CLAMP_COLOR_FORMAT">FMT_CLAMP_COLOR_FORMAT</dfn>(x)     ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1267">1267</th><td><u>#       define <dfn class="macro" id="_M/FMT_CLAMP_6BPC" data-ref="_M/FMT_CLAMP_6BPC">FMT_CLAMP_6BPC</dfn>                0</u></td></tr>
<tr><th id="1268">1268</th><td><u>#       define <dfn class="macro" id="_M/FMT_CLAMP_8BPC" data-ref="_M/FMT_CLAMP_8BPC">FMT_CLAMP_8BPC</dfn>                1</u></td></tr>
<tr><th id="1269">1269</th><td><u>#       define <dfn class="macro" id="_M/FMT_CLAMP_10BPC" data-ref="_M/FMT_CLAMP_10BPC">FMT_CLAMP_10BPC</dfn>               2</u></td></tr>
<tr><th id="1270">1270</th><td></td></tr>
<tr><th id="1271">1271</th><td><i>/* Power management */</i></td></tr>
<tr><th id="1272">1272</th><td><u>#define <dfn class="macro" id="_M/CG_SPLL_FUNC_CNTL" data-ref="_M/CG_SPLL_FUNC_CNTL">CG_SPLL_FUNC_CNTL</dfn>                                 0x600</u></td></tr>
<tr><th id="1273">1273</th><td><u>#       define <dfn class="macro" id="_M/SPLL_RESET" data-ref="_M/SPLL_RESET">SPLL_RESET</dfn>                                (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1274">1274</th><td><u>#       define <dfn class="macro" id="_M/SPLL_SLEEP" data-ref="_M/SPLL_SLEEP">SPLL_SLEEP</dfn>                                (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1275">1275</th><td><u>#       define <dfn class="macro" id="_M/SPLL_REF_DIV" data-ref="_M/SPLL_REF_DIV">SPLL_REF_DIV</dfn>(x)                           ((x) &lt;&lt; 2)</u></td></tr>
<tr><th id="1276">1276</th><td><u>#       define <dfn class="macro" id="_M/SPLL_REF_DIV_MASK" data-ref="_M/SPLL_REF_DIV_MASK">SPLL_REF_DIV_MASK</dfn>                         (7 &lt;&lt; 2)</u></td></tr>
<tr><th id="1277">1277</th><td><u>#       define <dfn class="macro" id="_M/SPLL_FB_DIV" data-ref="_M/SPLL_FB_DIV">SPLL_FB_DIV</dfn>(x)                            ((x) &lt;&lt; 5)</u></td></tr>
<tr><th id="1278">1278</th><td><u>#       define <dfn class="macro" id="_M/SPLL_FB_DIV_MASK" data-ref="_M/SPLL_FB_DIV_MASK">SPLL_FB_DIV_MASK</dfn>                          (0xff &lt;&lt; 5)</u></td></tr>
<tr><th id="1279">1279</th><td><u>#       define <dfn class="macro" id="_M/SPLL_PULSEEN" data-ref="_M/SPLL_PULSEEN">SPLL_PULSEEN</dfn>                              (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="1280">1280</th><td><u>#       define <dfn class="macro" id="_M/SPLL_PULSENUM" data-ref="_M/SPLL_PULSENUM">SPLL_PULSENUM</dfn>(x)                          ((x) &lt;&lt; 14)</u></td></tr>
<tr><th id="1281">1281</th><td><u>#       define <dfn class="macro" id="_M/SPLL_PULSENUM_MASK" data-ref="_M/SPLL_PULSENUM_MASK">SPLL_PULSENUM_MASK</dfn>                        (3 &lt;&lt; 14)</u></td></tr>
<tr><th id="1282">1282</th><td><u>#       define <dfn class="macro" id="_M/SPLL_SW_HILEN" data-ref="_M/SPLL_SW_HILEN">SPLL_SW_HILEN</dfn>(x)                          ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1283">1283</th><td><u>#       define <dfn class="macro" id="_M/SPLL_SW_HILEN_MASK" data-ref="_M/SPLL_SW_HILEN_MASK">SPLL_SW_HILEN_MASK</dfn>                        (0xf &lt;&lt; 16)</u></td></tr>
<tr><th id="1284">1284</th><td><u>#       define <dfn class="macro" id="_M/SPLL_SW_LOLEN" data-ref="_M/SPLL_SW_LOLEN">SPLL_SW_LOLEN</dfn>(x)                          ((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="1285">1285</th><td><u>#       define <dfn class="macro" id="_M/SPLL_SW_LOLEN_MASK" data-ref="_M/SPLL_SW_LOLEN_MASK">SPLL_SW_LOLEN_MASK</dfn>                        (0xf &lt;&lt; 20)</u></td></tr>
<tr><th id="1286">1286</th><td><u>#       define <dfn class="macro" id="_M/SPLL_DIVEN" data-ref="_M/SPLL_DIVEN">SPLL_DIVEN</dfn>                                (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="1287">1287</th><td><u>#       define <dfn class="macro" id="_M/SPLL_BYPASS_EN" data-ref="_M/SPLL_BYPASS_EN">SPLL_BYPASS_EN</dfn>                            (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="1288">1288</th><td><u>#       define <dfn class="macro" id="_M/SPLL_CHG_STATUS" data-ref="_M/SPLL_CHG_STATUS">SPLL_CHG_STATUS</dfn>                           (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="1289">1289</th><td><u>#       define <dfn class="macro" id="_M/SPLL_CTLREQ" data-ref="_M/SPLL_CTLREQ">SPLL_CTLREQ</dfn>                               (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="1290">1290</th><td><u>#       define <dfn class="macro" id="_M/SPLL_CTLACK" data-ref="_M/SPLL_CTLACK">SPLL_CTLACK</dfn>                               (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1291">1291</th><td></td></tr>
<tr><th id="1292">1292</th><td><u>#define <dfn class="macro" id="_M/GENERAL_PWRMGT" data-ref="_M/GENERAL_PWRMGT">GENERAL_PWRMGT</dfn>                                    0x618</u></td></tr>
<tr><th id="1293">1293</th><td><u>#       define <dfn class="macro" id="_M/GLOBAL_PWRMGT_EN" data-ref="_M/GLOBAL_PWRMGT_EN">GLOBAL_PWRMGT_EN</dfn>                           (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1294">1294</th><td><u>#       define <dfn class="macro" id="_M/STATIC_PM_EN" data-ref="_M/STATIC_PM_EN">STATIC_PM_EN</dfn>                               (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1295">1295</th><td><u>#       define <dfn class="macro" id="_M/MOBILE_SU" data-ref="_M/MOBILE_SU">MOBILE_SU</dfn>                                  (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="1296">1296</th><td><u>#       define <dfn class="macro" id="_M/THERMAL_PROTECTION_DIS" data-ref="_M/THERMAL_PROTECTION_DIS">THERMAL_PROTECTION_DIS</dfn>                     (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="1297">1297</th><td><u>#       define <dfn class="macro" id="_M/THERMAL_PROTECTION_TYPE" data-ref="_M/THERMAL_PROTECTION_TYPE">THERMAL_PROTECTION_TYPE</dfn>                    (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1298">1298</th><td><u>#       define <dfn class="macro" id="_M/ENABLE_GEN2PCIE" data-ref="_M/ENABLE_GEN2PCIE">ENABLE_GEN2PCIE</dfn>                            (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="1299">1299</th><td><u>#       define <dfn class="macro" id="_M/SW_GPIO_INDEX" data-ref="_M/SW_GPIO_INDEX">SW_GPIO_INDEX</dfn>(x)                           ((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="1300">1300</th><td><u>#       define <dfn class="macro" id="_M/SW_GPIO_INDEX_MASK" data-ref="_M/SW_GPIO_INDEX_MASK">SW_GPIO_INDEX_MASK</dfn>                         (3 &lt;&lt; 6)</u></td></tr>
<tr><th id="1301">1301</th><td><u>#       define <dfn class="macro" id="_M/LOW_VOLT_D2_ACPI" data-ref="_M/LOW_VOLT_D2_ACPI">LOW_VOLT_D2_ACPI</dfn>                           (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1302">1302</th><td><u>#       define <dfn class="macro" id="_M/LOW_VOLT_D3_ACPI" data-ref="_M/LOW_VOLT_D3_ACPI">LOW_VOLT_D3_ACPI</dfn>                           (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="1303">1303</th><td><u>#       define <dfn class="macro" id="_M/VOLT_PWRMGT_EN" data-ref="_M/VOLT_PWRMGT_EN">VOLT_PWRMGT_EN</dfn>                             (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="1304">1304</th><td><u>#define <dfn class="macro" id="_M/CG_TPC" data-ref="_M/CG_TPC">CG_TPC</dfn>                                            0x61c</u></td></tr>
<tr><th id="1305">1305</th><td><u>#       define <dfn class="macro" id="_M/TPCC" data-ref="_M/TPCC">TPCC</dfn>(x)                                    ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1306">1306</th><td><u>#       define <dfn class="macro" id="_M/TPCC_MASK" data-ref="_M/TPCC_MASK">TPCC_MASK</dfn>                                  (0x7fffff &lt;&lt; 0)</u></td></tr>
<tr><th id="1307">1307</th><td><u>#       define <dfn class="macro" id="_M/TPU" data-ref="_M/TPU">TPU</dfn>(x)                                     ((x) &lt;&lt; 23)</u></td></tr>
<tr><th id="1308">1308</th><td><u>#       define <dfn class="macro" id="_M/TPU_MASK" data-ref="_M/TPU_MASK">TPU_MASK</dfn>                                   (0x1f &lt;&lt; 23)</u></td></tr>
<tr><th id="1309">1309</th><td><u>#define <dfn class="macro" id="_M/SCLK_PWRMGT_CNTL" data-ref="_M/SCLK_PWRMGT_CNTL">SCLK_PWRMGT_CNTL</dfn>                                  0x620</u></td></tr>
<tr><th id="1310">1310</th><td><u>#       define <dfn class="macro" id="_M/SCLK_PWRMGT_OFF" data-ref="_M/SCLK_PWRMGT_OFF">SCLK_PWRMGT_OFF</dfn>                            (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1311">1311</th><td><u>#       define <dfn class="macro" id="_M/SCLK_TURNOFF" data-ref="_M/SCLK_TURNOFF">SCLK_TURNOFF</dfn>                               (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1312">1312</th><td><u>#       define <dfn class="macro" id="_M/SPLL_TURNOFF" data-ref="_M/SPLL_TURNOFF">SPLL_TURNOFF</dfn>                               (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="1313">1313</th><td><u>#       define <dfn class="macro" id="_M/SU_SCLK_USE_BCLK" data-ref="_M/SU_SCLK_USE_BCLK">SU_SCLK_USE_BCLK</dfn>                           (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="1314">1314</th><td><u>#       define <dfn class="macro" id="_M/DYNAMIC_GFX_ISLAND_PWR_DOWN" data-ref="_M/DYNAMIC_GFX_ISLAND_PWR_DOWN">DYNAMIC_GFX_ISLAND_PWR_DOWN</dfn>                (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1315">1315</th><td><u>#       define <dfn class="macro" id="_M/DYNAMIC_GFX_ISLAND_PWR_LP" data-ref="_M/DYNAMIC_GFX_ISLAND_PWR_LP">DYNAMIC_GFX_ISLAND_PWR_LP</dfn>                  (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="1316">1316</th><td><u>#       define <dfn class="macro" id="_M/CLK_TURN_ON_STAGGER" data-ref="_M/CLK_TURN_ON_STAGGER">CLK_TURN_ON_STAGGER</dfn>                        (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="1317">1317</th><td><u>#       define <dfn class="macro" id="_M/CLK_TURN_OFF_STAGGER" data-ref="_M/CLK_TURN_OFF_STAGGER">CLK_TURN_OFF_STAGGER</dfn>                       (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="1318">1318</th><td><u>#       define <dfn class="macro" id="_M/FIR_FORCE_TREND_SEL" data-ref="_M/FIR_FORCE_TREND_SEL">FIR_FORCE_TREND_SEL</dfn>                        (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1319">1319</th><td><u>#       define <dfn class="macro" id="_M/FIR_TREND_MODE" data-ref="_M/FIR_TREND_MODE">FIR_TREND_MODE</dfn>                             (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="1320">1320</th><td><u>#       define <dfn class="macro" id="_M/DYN_GFX_CLK_OFF_EN" data-ref="_M/DYN_GFX_CLK_OFF_EN">DYN_GFX_CLK_OFF_EN</dfn>                         (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="1321">1321</th><td><u>#       define <dfn class="macro" id="_M/VDDC3D_TURNOFF_D1" data-ref="_M/VDDC3D_TURNOFF_D1">VDDC3D_TURNOFF_D1</dfn>                          (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="1322">1322</th><td><u>#       define <dfn class="macro" id="_M/VDDC3D_TURNOFF_D2" data-ref="_M/VDDC3D_TURNOFF_D2">VDDC3D_TURNOFF_D2</dfn>                          (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1323">1323</th><td><u>#       define <dfn class="macro" id="_M/VDDC3D_TURNOFF_D3" data-ref="_M/VDDC3D_TURNOFF_D3">VDDC3D_TURNOFF_D3</dfn>                          (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="1324">1324</th><td><u>#       define <dfn class="macro" id="_M/SPLL_TURNOFF_D2" data-ref="_M/SPLL_TURNOFF_D2">SPLL_TURNOFF_D2</dfn>                            (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="1325">1325</th><td><u>#       define <dfn class="macro" id="_M/SCLK_LOW_D1" data-ref="_M/SCLK_LOW_D1">SCLK_LOW_D1</dfn>                                (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="1326">1326</th><td><u>#       define <dfn class="macro" id="_M/DYN_GFX_CLK_OFF_MC_EN" data-ref="_M/DYN_GFX_CLK_OFF_MC_EN">DYN_GFX_CLK_OFF_MC_EN</dfn>                      (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1327">1327</th><td><u>#define <dfn class="macro" id="_M/MCLK_PWRMGT_CNTL" data-ref="_M/MCLK_PWRMGT_CNTL">MCLK_PWRMGT_CNTL</dfn>                                  0x624</u></td></tr>
<tr><th id="1328">1328</th><td><u>#       define <dfn class="macro" id="_M/MPLL_PWRMGT_OFF" data-ref="_M/MPLL_PWRMGT_OFF">MPLL_PWRMGT_OFF</dfn>                            (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1329">1329</th><td><u>#       define <dfn class="macro" id="_M/YCLK_TURNOFF" data-ref="_M/YCLK_TURNOFF">YCLK_TURNOFF</dfn>                               (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1330">1330</th><td><u>#       define <dfn class="macro" id="_M/MPLL_TURNOFF" data-ref="_M/MPLL_TURNOFF">MPLL_TURNOFF</dfn>                               (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="1331">1331</th><td><u>#       define <dfn class="macro" id="_M/SU_MCLK_USE_BCLK" data-ref="_M/SU_MCLK_USE_BCLK">SU_MCLK_USE_BCLK</dfn>                           (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="1332">1332</th><td><u>#       define <dfn class="macro" id="_M/DLL_READY" data-ref="_M/DLL_READY">DLL_READY</dfn>                                  (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1333">1333</th><td><u>#       define <dfn class="macro" id="_M/MC_BUSY" data-ref="_M/MC_BUSY">MC_BUSY</dfn>                                    (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="1334">1334</th><td><u>#       define <dfn class="macro" id="_M/MC_INT_CNTL" data-ref="_M/MC_INT_CNTL">MC_INT_CNTL</dfn>                                (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="1335">1335</th><td><u>#       define <dfn class="macro" id="_M/MRDCKA_SLEEP" data-ref="_M/MRDCKA_SLEEP">MRDCKA_SLEEP</dfn>                               (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1336">1336</th><td><u>#       define <dfn class="macro" id="_M/MRDCKB_SLEEP" data-ref="_M/MRDCKB_SLEEP">MRDCKB_SLEEP</dfn>                               (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="1337">1337</th><td><u>#       define <dfn class="macro" id="_M/MRDCKC_SLEEP" data-ref="_M/MRDCKC_SLEEP">MRDCKC_SLEEP</dfn>                               (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="1338">1338</th><td><u>#       define <dfn class="macro" id="_M/MRDCKD_SLEEP" data-ref="_M/MRDCKD_SLEEP">MRDCKD_SLEEP</dfn>                               (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="1339">1339</th><td><u>#       define <dfn class="macro" id="_M/MRDCKE_SLEEP" data-ref="_M/MRDCKE_SLEEP">MRDCKE_SLEEP</dfn>                               (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1340">1340</th><td><u>#       define <dfn class="macro" id="_M/MRDCKF_SLEEP" data-ref="_M/MRDCKF_SLEEP">MRDCKF_SLEEP</dfn>                               (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="1341">1341</th><td><u>#       define <dfn class="macro" id="_M/MRDCKG_SLEEP" data-ref="_M/MRDCKG_SLEEP">MRDCKG_SLEEP</dfn>                               (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="1342">1342</th><td><u>#       define <dfn class="macro" id="_M/MRDCKH_SLEEP" data-ref="_M/MRDCKH_SLEEP">MRDCKH_SLEEP</dfn>                               (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="1343">1343</th><td><u>#       define <dfn class="macro" id="_M/MRDCKA_RESET" data-ref="_M/MRDCKA_RESET">MRDCKA_RESET</dfn>                               (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1344">1344</th><td><u>#       define <dfn class="macro" id="_M/MRDCKB_RESET" data-ref="_M/MRDCKB_RESET">MRDCKB_RESET</dfn>                               (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="1345">1345</th><td><u>#       define <dfn class="macro" id="_M/MRDCKC_RESET" data-ref="_M/MRDCKC_RESET">MRDCKC_RESET</dfn>                               (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="1346">1346</th><td><u>#       define <dfn class="macro" id="_M/MRDCKD_RESET" data-ref="_M/MRDCKD_RESET">MRDCKD_RESET</dfn>                               (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="1347">1347</th><td><u>#       define <dfn class="macro" id="_M/MRDCKE_RESET" data-ref="_M/MRDCKE_RESET">MRDCKE_RESET</dfn>                               (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="1348">1348</th><td><u>#       define <dfn class="macro" id="_M/MRDCKF_RESET" data-ref="_M/MRDCKF_RESET">MRDCKF_RESET</dfn>                               (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="1349">1349</th><td><u>#       define <dfn class="macro" id="_M/MRDCKG_RESET" data-ref="_M/MRDCKG_RESET">MRDCKG_RESET</dfn>                               (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="1350">1350</th><td><u>#       define <dfn class="macro" id="_M/MRDCKH_RESET" data-ref="_M/MRDCKH_RESET">MRDCKH_RESET</dfn>                               (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="1351">1351</th><td><u>#       define <dfn class="macro" id="_M/DLL_READY_READ" data-ref="_M/DLL_READY_READ">DLL_READY_READ</dfn>                             (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="1352">1352</th><td><u>#       define <dfn class="macro" id="_M/USE_DISPLAY_GAP" data-ref="_M/USE_DISPLAY_GAP">USE_DISPLAY_GAP</dfn>                            (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="1353">1353</th><td><u>#       define <dfn class="macro" id="_M/USE_DISPLAY_URGENT_NORMAL" data-ref="_M/USE_DISPLAY_URGENT_NORMAL">USE_DISPLAY_URGENT_NORMAL</dfn>                  (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="1354">1354</th><td><u>#       define <dfn class="macro" id="_M/USE_DISPLAY_GAP_CTXSW" data-ref="_M/USE_DISPLAY_GAP_CTXSW">USE_DISPLAY_GAP_CTXSW</dfn>                      (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="1355">1355</th><td><u>#       define <dfn class="macro" id="_M/MPLL_TURNOFF_D2" data-ref="_M/MPLL_TURNOFF_D2">MPLL_TURNOFF_D2</dfn>                            (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="1356">1356</th><td><u>#       define <dfn class="macro" id="_M/USE_DISPLAY_URGENT_CTXSW" data-ref="_M/USE_DISPLAY_URGENT_CTXSW">USE_DISPLAY_URGENT_CTXSW</dfn>                   (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="1357">1357</th><td></td></tr>
<tr><th id="1358">1358</th><td><u>#define <dfn class="macro" id="_M/MPLL_TIME" data-ref="_M/MPLL_TIME">MPLL_TIME</dfn>                                         0x634</u></td></tr>
<tr><th id="1359">1359</th><td><u>#       define <dfn class="macro" id="_M/MPLL_LOCK_TIME" data-ref="_M/MPLL_LOCK_TIME">MPLL_LOCK_TIME</dfn>(x)                          ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1360">1360</th><td><u>#       define <dfn class="macro" id="_M/MPLL_LOCK_TIME_MASK" data-ref="_M/MPLL_LOCK_TIME_MASK">MPLL_LOCK_TIME_MASK</dfn>                        (0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="1361">1361</th><td><u>#       define <dfn class="macro" id="_M/MPLL_RESET_TIME" data-ref="_M/MPLL_RESET_TIME">MPLL_RESET_TIME</dfn>(x)                         ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1362">1362</th><td><u>#       define <dfn class="macro" id="_M/MPLL_RESET_TIME_MASK" data-ref="_M/MPLL_RESET_TIME_MASK">MPLL_RESET_TIME_MASK</dfn>                       (0xffff &lt;&lt; 16)</u></td></tr>
<tr><th id="1363">1363</th><td></td></tr>
<tr><th id="1364">1364</th><td><u>#define <dfn class="macro" id="_M/SCLK_FREQ_SETTING_STEP_0_PART1" data-ref="_M/SCLK_FREQ_SETTING_STEP_0_PART1">SCLK_FREQ_SETTING_STEP_0_PART1</dfn>                    0x648</u></td></tr>
<tr><th id="1365">1365</th><td><u>#       define <dfn class="macro" id="_M/STEP_0_SPLL_POST_DIV" data-ref="_M/STEP_0_SPLL_POST_DIV">STEP_0_SPLL_POST_DIV</dfn>(x)                    ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1366">1366</th><td><u>#       define <dfn class="macro" id="_M/STEP_0_SPLL_POST_DIV_MASK" data-ref="_M/STEP_0_SPLL_POST_DIV_MASK">STEP_0_SPLL_POST_DIV_MASK</dfn>                  (0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="1367">1367</th><td><u>#       define <dfn class="macro" id="_M/STEP_0_SPLL_FB_DIV" data-ref="_M/STEP_0_SPLL_FB_DIV">STEP_0_SPLL_FB_DIV</dfn>(x)                      ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1368">1368</th><td><u>#       define <dfn class="macro" id="_M/STEP_0_SPLL_FB_DIV_MASK" data-ref="_M/STEP_0_SPLL_FB_DIV_MASK">STEP_0_SPLL_FB_DIV_MASK</dfn>                    (0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="1369">1369</th><td><u>#       define <dfn class="macro" id="_M/STEP_0_SPLL_REF_DIV" data-ref="_M/STEP_0_SPLL_REF_DIV">STEP_0_SPLL_REF_DIV</dfn>(x)                     ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1370">1370</th><td><u>#       define <dfn class="macro" id="_M/STEP_0_SPLL_REF_DIV_MASK" data-ref="_M/STEP_0_SPLL_REF_DIV_MASK">STEP_0_SPLL_REF_DIV_MASK</dfn>                   (7 &lt;&lt; 16)</u></td></tr>
<tr><th id="1371">1371</th><td><u>#       define <dfn class="macro" id="_M/STEP_0_SPLL_STEP_TIME" data-ref="_M/STEP_0_SPLL_STEP_TIME">STEP_0_SPLL_STEP_TIME</dfn>(x)                   ((x) &lt;&lt; 19)</u></td></tr>
<tr><th id="1372">1372</th><td><u>#       define <dfn class="macro" id="_M/STEP_0_SPLL_STEP_TIME_MASK" data-ref="_M/STEP_0_SPLL_STEP_TIME_MASK">STEP_0_SPLL_STEP_TIME_MASK</dfn>                 (0x1fff &lt;&lt; 19)</u></td></tr>
<tr><th id="1373">1373</th><td><u>#define <dfn class="macro" id="_M/SCLK_FREQ_SETTING_STEP_0_PART2" data-ref="_M/SCLK_FREQ_SETTING_STEP_0_PART2">SCLK_FREQ_SETTING_STEP_0_PART2</dfn>                    0x64c</u></td></tr>
<tr><th id="1374">1374</th><td><u>#       define <dfn class="macro" id="_M/STEP_0_PULSE_HIGH_CNT" data-ref="_M/STEP_0_PULSE_HIGH_CNT">STEP_0_PULSE_HIGH_CNT</dfn>(x)                   ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1375">1375</th><td><u>#       define <dfn class="macro" id="_M/STEP_0_PULSE_HIGH_CNT_MASK" data-ref="_M/STEP_0_PULSE_HIGH_CNT_MASK">STEP_0_PULSE_HIGH_CNT_MASK</dfn>                 (0x1ff &lt;&lt; 0)</u></td></tr>
<tr><th id="1376">1376</th><td><u>#       define <dfn class="macro" id="_M/STEP_0_POST_DIV_EN" data-ref="_M/STEP_0_POST_DIV_EN">STEP_0_POST_DIV_EN</dfn>                         (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="1377">1377</th><td><u>#       define <dfn class="macro" id="_M/STEP_0_SPLL_STEP_ENABLE" data-ref="_M/STEP_0_SPLL_STEP_ENABLE">STEP_0_SPLL_STEP_ENABLE</dfn>                    (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="1378">1378</th><td><u>#       define <dfn class="macro" id="_M/STEP_0_SPLL_ENTRY_VALID" data-ref="_M/STEP_0_SPLL_ENTRY_VALID">STEP_0_SPLL_ENTRY_VALID</dfn>                    (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1379">1379</th><td></td></tr>
<tr><th id="1380">1380</th><td><u>#define <dfn class="macro" id="_M/VID_RT" data-ref="_M/VID_RT">VID_RT</dfn>                                            0x6f8</u></td></tr>
<tr><th id="1381">1381</th><td><u>#       define <dfn class="macro" id="_M/VID_CRT" data-ref="_M/VID_CRT">VID_CRT</dfn>(x)                                 ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1382">1382</th><td><u>#       define <dfn class="macro" id="_M/VID_CRT_MASK" data-ref="_M/VID_CRT_MASK">VID_CRT_MASK</dfn>                               (0x1fff &lt;&lt; 0)</u></td></tr>
<tr><th id="1383">1383</th><td><u>#       define <dfn class="macro" id="_M/VID_CRTU" data-ref="_M/VID_CRTU">VID_CRTU</dfn>(x)                                ((x) &lt;&lt; 13)</u></td></tr>
<tr><th id="1384">1384</th><td><u>#       define <dfn class="macro" id="_M/VID_CRTU_MASK" data-ref="_M/VID_CRTU_MASK">VID_CRTU_MASK</dfn>                              (7 &lt;&lt; 13)</u></td></tr>
<tr><th id="1385">1385</th><td><u>#       define <dfn class="macro" id="_M/SSTU" data-ref="_M/SSTU">SSTU</dfn>(x)                                    ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1386">1386</th><td><u>#       define <dfn class="macro" id="_M/SSTU_MASK" data-ref="_M/SSTU_MASK">SSTU_MASK</dfn>                                  (7 &lt;&lt; 16)</u></td></tr>
<tr><th id="1387">1387</th><td><u>#define <dfn class="macro" id="_M/CTXSW_PROFILE_INDEX" data-ref="_M/CTXSW_PROFILE_INDEX">CTXSW_PROFILE_INDEX</dfn>                               0x6fc</u></td></tr>
<tr><th id="1388">1388</th><td><u>#       define <dfn class="macro" id="_M/CTXSW_FREQ_VIDS_CFG_INDEX" data-ref="_M/CTXSW_FREQ_VIDS_CFG_INDEX">CTXSW_FREQ_VIDS_CFG_INDEX</dfn>(x)               ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1389">1389</th><td><u>#       define <dfn class="macro" id="_M/CTXSW_FREQ_VIDS_CFG_INDEX_MASK" data-ref="_M/CTXSW_FREQ_VIDS_CFG_INDEX_MASK">CTXSW_FREQ_VIDS_CFG_INDEX_MASK</dfn>             (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="1390">1390</th><td><u>#       define <dfn class="macro" id="_M/CTXSW_FREQ_VIDS_CFG_INDEX_SHIFT" data-ref="_M/CTXSW_FREQ_VIDS_CFG_INDEX_SHIFT">CTXSW_FREQ_VIDS_CFG_INDEX_SHIFT</dfn>            0</u></td></tr>
<tr><th id="1391">1391</th><td><u>#       define <dfn class="macro" id="_M/CTXSW_FREQ_MCLK_CFG_INDEX" data-ref="_M/CTXSW_FREQ_MCLK_CFG_INDEX">CTXSW_FREQ_MCLK_CFG_INDEX</dfn>(x)               ((x) &lt;&lt; 2)</u></td></tr>
<tr><th id="1392">1392</th><td><u>#       define <dfn class="macro" id="_M/CTXSW_FREQ_MCLK_CFG_INDEX_MASK" data-ref="_M/CTXSW_FREQ_MCLK_CFG_INDEX_MASK">CTXSW_FREQ_MCLK_CFG_INDEX_MASK</dfn>             (3 &lt;&lt; 2)</u></td></tr>
<tr><th id="1393">1393</th><td><u>#       define <dfn class="macro" id="_M/CTXSW_FREQ_MCLK_CFG_INDEX_SHIFT" data-ref="_M/CTXSW_FREQ_MCLK_CFG_INDEX_SHIFT">CTXSW_FREQ_MCLK_CFG_INDEX_SHIFT</dfn>            2</u></td></tr>
<tr><th id="1394">1394</th><td><u>#       define <dfn class="macro" id="_M/CTXSW_FREQ_SCLK_CFG_INDEX" data-ref="_M/CTXSW_FREQ_SCLK_CFG_INDEX">CTXSW_FREQ_SCLK_CFG_INDEX</dfn>(x)               ((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="1395">1395</th><td><u>#       define <dfn class="macro" id="_M/CTXSW_FREQ_SCLK_CFG_INDEX_MASK" data-ref="_M/CTXSW_FREQ_SCLK_CFG_INDEX_MASK">CTXSW_FREQ_SCLK_CFG_INDEX_MASK</dfn>             (0x1f &lt;&lt; 4)</u></td></tr>
<tr><th id="1396">1396</th><td><u>#       define <dfn class="macro" id="_M/CTXSW_FREQ_SCLK_CFG_INDEX_SHIFT" data-ref="_M/CTXSW_FREQ_SCLK_CFG_INDEX_SHIFT">CTXSW_FREQ_SCLK_CFG_INDEX_SHIFT</dfn>            4</u></td></tr>
<tr><th id="1397">1397</th><td><u>#       define <dfn class="macro" id="_M/CTXSW_FREQ_STATE_SPLL_RESET_EN" data-ref="_M/CTXSW_FREQ_STATE_SPLL_RESET_EN">CTXSW_FREQ_STATE_SPLL_RESET_EN</dfn>             (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="1398">1398</th><td><u>#       define <dfn class="macro" id="_M/CTXSW_FREQ_STATE_ENABLE" data-ref="_M/CTXSW_FREQ_STATE_ENABLE">CTXSW_FREQ_STATE_ENABLE</dfn>                    (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="1399">1399</th><td><u>#       define <dfn class="macro" id="_M/CTXSW_FREQ_DISPLAY_WATERMARK" data-ref="_M/CTXSW_FREQ_DISPLAY_WATERMARK">CTXSW_FREQ_DISPLAY_WATERMARK</dfn>               (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="1400">1400</th><td><u>#       define <dfn class="macro" id="_M/CTXSW_FREQ_GEN2PCIE_VOLT" data-ref="_M/CTXSW_FREQ_GEN2PCIE_VOLT">CTXSW_FREQ_GEN2PCIE_VOLT</dfn>                   (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1401">1401</th><td></td></tr>
<tr><th id="1402">1402</th><td><u>#define <dfn class="macro" id="_M/TARGET_AND_CURRENT_PROFILE_INDEX" data-ref="_M/TARGET_AND_CURRENT_PROFILE_INDEX">TARGET_AND_CURRENT_PROFILE_INDEX</dfn>                  0x70c</u></td></tr>
<tr><th id="1403">1403</th><td><u>#       define <dfn class="macro" id="_M/TARGET_PROFILE_INDEX_MASK" data-ref="_M/TARGET_PROFILE_INDEX_MASK">TARGET_PROFILE_INDEX_MASK</dfn>                  (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="1404">1404</th><td><u>#       define <dfn class="macro" id="_M/TARGET_PROFILE_INDEX_SHIFT" data-ref="_M/TARGET_PROFILE_INDEX_SHIFT">TARGET_PROFILE_INDEX_SHIFT</dfn>                 0</u></td></tr>
<tr><th id="1405">1405</th><td><u>#       define <dfn class="macro" id="_M/CURRENT_PROFILE_INDEX_MASK" data-ref="_M/CURRENT_PROFILE_INDEX_MASK">CURRENT_PROFILE_INDEX_MASK</dfn>                 (3 &lt;&lt; 2)</u></td></tr>
<tr><th id="1406">1406</th><td><u>#       define <dfn class="macro" id="_M/CURRENT_PROFILE_INDEX_SHIFT" data-ref="_M/CURRENT_PROFILE_INDEX_SHIFT">CURRENT_PROFILE_INDEX_SHIFT</dfn>                2</u></td></tr>
<tr><th id="1407">1407</th><td><u>#       define <dfn class="macro" id="_M/DYN_PWR_ENTER_INDEX" data-ref="_M/DYN_PWR_ENTER_INDEX">DYN_PWR_ENTER_INDEX</dfn>(x)                     ((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="1408">1408</th><td><u>#       define <dfn class="macro" id="_M/DYN_PWR_ENTER_INDEX_MASK" data-ref="_M/DYN_PWR_ENTER_INDEX_MASK">DYN_PWR_ENTER_INDEX_MASK</dfn>                   (3 &lt;&lt; 4)</u></td></tr>
<tr><th id="1409">1409</th><td><u>#       define <dfn class="macro" id="_M/DYN_PWR_ENTER_INDEX_SHIFT" data-ref="_M/DYN_PWR_ENTER_INDEX_SHIFT">DYN_PWR_ENTER_INDEX_SHIFT</dfn>                  4</u></td></tr>
<tr><th id="1410">1410</th><td><u>#       define <dfn class="macro" id="_M/CURR_MCLK_INDEX_MASK" data-ref="_M/CURR_MCLK_INDEX_MASK">CURR_MCLK_INDEX_MASK</dfn>                       (3 &lt;&lt; 6)</u></td></tr>
<tr><th id="1411">1411</th><td><u>#       define <dfn class="macro" id="_M/CURR_MCLK_INDEX_SHIFT" data-ref="_M/CURR_MCLK_INDEX_SHIFT">CURR_MCLK_INDEX_SHIFT</dfn>                      6</u></td></tr>
<tr><th id="1412">1412</th><td><u>#       define <dfn class="macro" id="_M/CURR_SCLK_INDEX_MASK" data-ref="_M/CURR_SCLK_INDEX_MASK">CURR_SCLK_INDEX_MASK</dfn>                       (0x1f &lt;&lt; 8)</u></td></tr>
<tr><th id="1413">1413</th><td><u>#       define <dfn class="macro" id="_M/CURR_SCLK_INDEX_SHIFT" data-ref="_M/CURR_SCLK_INDEX_SHIFT">CURR_SCLK_INDEX_SHIFT</dfn>                      8</u></td></tr>
<tr><th id="1414">1414</th><td><u>#       define <dfn class="macro" id="_M/CURR_VID_INDEX_MASK" data-ref="_M/CURR_VID_INDEX_MASK">CURR_VID_INDEX_MASK</dfn>                        (3 &lt;&lt; 13)</u></td></tr>
<tr><th id="1415">1415</th><td><u>#       define <dfn class="macro" id="_M/CURR_VID_INDEX_SHIFT" data-ref="_M/CURR_VID_INDEX_SHIFT">CURR_VID_INDEX_SHIFT</dfn>                       13</u></td></tr>
<tr><th id="1416">1416</th><td></td></tr>
<tr><th id="1417">1417</th><td><u>#define <dfn class="macro" id="_M/LOWER_GPIO_ENABLE" data-ref="_M/LOWER_GPIO_ENABLE">LOWER_GPIO_ENABLE</dfn>                                 0x710</u></td></tr>
<tr><th id="1418">1418</th><td><u>#define <dfn class="macro" id="_M/UPPER_GPIO_ENABLE" data-ref="_M/UPPER_GPIO_ENABLE">UPPER_GPIO_ENABLE</dfn>                                 0x714</u></td></tr>
<tr><th id="1419">1419</th><td><u>#define <dfn class="macro" id="_M/CTXSW_VID_LOWER_GPIO_CNTL" data-ref="_M/CTXSW_VID_LOWER_GPIO_CNTL">CTXSW_VID_LOWER_GPIO_CNTL</dfn>                         0x718</u></td></tr>
<tr><th id="1420">1420</th><td></td></tr>
<tr><th id="1421">1421</th><td><u>#define <dfn class="macro" id="_M/VID_UPPER_GPIO_CNTL" data-ref="_M/VID_UPPER_GPIO_CNTL">VID_UPPER_GPIO_CNTL</dfn>                               0x740</u></td></tr>
<tr><th id="1422">1422</th><td><u>#define <dfn class="macro" id="_M/CG_CTX_CGTT3D_R" data-ref="_M/CG_CTX_CGTT3D_R">CG_CTX_CGTT3D_R</dfn>                                   0x744</u></td></tr>
<tr><th id="1423">1423</th><td><u>#       define <dfn class="macro" id="_M/PHC" data-ref="_M/PHC">PHC</dfn>(x)                                     ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1424">1424</th><td><u>#       define <dfn class="macro" id="_M/PHC_MASK" data-ref="_M/PHC_MASK">PHC_MASK</dfn>                                   (0x1ff &lt;&lt; 0)</u></td></tr>
<tr><th id="1425">1425</th><td><u>#       define <dfn class="macro" id="_M/SDC" data-ref="_M/SDC">SDC</dfn>(x)                                     ((x) &lt;&lt; 9)</u></td></tr>
<tr><th id="1426">1426</th><td><u>#       define <dfn class="macro" id="_M/SDC_MASK" data-ref="_M/SDC_MASK">SDC_MASK</dfn>                                   (0x3fff &lt;&lt; 9)</u></td></tr>
<tr><th id="1427">1427</th><td><u>#define <dfn class="macro" id="_M/CG_VDDC3D_OOR" data-ref="_M/CG_VDDC3D_OOR">CG_VDDC3D_OOR</dfn>                                     0x748</u></td></tr>
<tr><th id="1428">1428</th><td><u>#       define <dfn class="macro" id="_M/SU" data-ref="_M/SU">SU</dfn>(x)                                      ((x) &lt;&lt; 23)</u></td></tr>
<tr><th id="1429">1429</th><td><u>#       define <dfn class="macro" id="_M/SU_MASK" data-ref="_M/SU_MASK">SU_MASK</dfn>                                    (0xf &lt;&lt; 23)</u></td></tr>
<tr><th id="1430">1430</th><td><u>#define <dfn class="macro" id="_M/CG_FTV" data-ref="_M/CG_FTV">CG_FTV</dfn>                                            0x74c</u></td></tr>
<tr><th id="1431">1431</th><td><u>#define <dfn class="macro" id="_M/CG_FFCT_0" data-ref="_M/CG_FFCT_0">CG_FFCT_0</dfn>                                         0x750</u></td></tr>
<tr><th id="1432">1432</th><td><u>#       define <dfn class="macro" id="_M/UTC_0" data-ref="_M/UTC_0">UTC_0</dfn>(x)                                   ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1433">1433</th><td><u>#       define <dfn class="macro" id="_M/UTC_0_MASK" data-ref="_M/UTC_0_MASK">UTC_0_MASK</dfn>                                 (0x3ff &lt;&lt; 0)</u></td></tr>
<tr><th id="1434">1434</th><td><u>#       define <dfn class="macro" id="_M/DTC_0" data-ref="_M/DTC_0">DTC_0</dfn>(x)                                   ((x) &lt;&lt; 10)</u></td></tr>
<tr><th id="1435">1435</th><td><u>#       define <dfn class="macro" id="_M/DTC_0_MASK" data-ref="_M/DTC_0_MASK">DTC_0_MASK</dfn>                                 (0x3ff &lt;&lt; 10)</u></td></tr>
<tr><th id="1436">1436</th><td></td></tr>
<tr><th id="1437">1437</th><td><u>#define <dfn class="macro" id="_M/CG_BSP" data-ref="_M/CG_BSP">CG_BSP</dfn>                                            0x78c</u></td></tr>
<tr><th id="1438">1438</th><td><u>#       define <dfn class="macro" id="_M/BSP" data-ref="_M/BSP">BSP</dfn>(x)                                     ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1439">1439</th><td><u>#       define <dfn class="macro" id="_M/BSP_MASK" data-ref="_M/BSP_MASK">BSP_MASK</dfn>                                   (0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="1440">1440</th><td><u>#       define <dfn class="macro" id="_M/BSU" data-ref="_M/BSU">BSU</dfn>(x)                                     ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1441">1441</th><td><u>#       define <dfn class="macro" id="_M/BSU_MASK" data-ref="_M/BSU_MASK">BSU_MASK</dfn>                                   (0xf &lt;&lt; 16)</u></td></tr>
<tr><th id="1442">1442</th><td><u>#define <dfn class="macro" id="_M/CG_RT" data-ref="_M/CG_RT">CG_RT</dfn>                                             0x790</u></td></tr>
<tr><th id="1443">1443</th><td><u>#       define <dfn class="macro" id="_M/FLS" data-ref="_M/FLS">FLS</dfn>(x)                                     ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1444">1444</th><td><u>#       define <dfn class="macro" id="_M/FLS_MASK" data-ref="_M/FLS_MASK">FLS_MASK</dfn>                                   (0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="1445">1445</th><td><u>#       define <dfn class="macro" id="_M/FMS" data-ref="_M/FMS">FMS</dfn>(x)                                     ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1446">1446</th><td><u>#       define <dfn class="macro" id="_M/FMS_MASK" data-ref="_M/FMS_MASK">FMS_MASK</dfn>                                   (0xffff &lt;&lt; 16)</u></td></tr>
<tr><th id="1447">1447</th><td><u>#define <dfn class="macro" id="_M/CG_LT" data-ref="_M/CG_LT">CG_LT</dfn>                                             0x794</u></td></tr>
<tr><th id="1448">1448</th><td><u>#       define <dfn class="macro" id="_M/FHS" data-ref="_M/FHS">FHS</dfn>(x)                                     ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1449">1449</th><td><u>#       define <dfn class="macro" id="_M/FHS_MASK" data-ref="_M/FHS_MASK">FHS_MASK</dfn>                                   (0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="1450">1450</th><td><u>#define <dfn class="macro" id="_M/CG_GIT" data-ref="_M/CG_GIT">CG_GIT</dfn>                                            0x798</u></td></tr>
<tr><th id="1451">1451</th><td><u>#       define <dfn class="macro" id="_M/CG_GICST" data-ref="_M/CG_GICST">CG_GICST</dfn>(x)                                ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1452">1452</th><td><u>#       define <dfn class="macro" id="_M/CG_GICST_MASK" data-ref="_M/CG_GICST_MASK">CG_GICST_MASK</dfn>                              (0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="1453">1453</th><td><u>#       define <dfn class="macro" id="_M/CG_GIPOT" data-ref="_M/CG_GIPOT">CG_GIPOT</dfn>(x)                                ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1454">1454</th><td><u>#       define <dfn class="macro" id="_M/CG_GIPOT_MASK" data-ref="_M/CG_GIPOT_MASK">CG_GIPOT_MASK</dfn>                              (0xffff &lt;&lt; 16)</u></td></tr>
<tr><th id="1455">1455</th><td></td></tr>
<tr><th id="1456">1456</th><td><u>#define <dfn class="macro" id="_M/CG_SSP" data-ref="_M/CG_SSP">CG_SSP</dfn>                                            0x7a8</u></td></tr>
<tr><th id="1457">1457</th><td><u>#       define <dfn class="macro" id="_M/CG_SST" data-ref="_M/CG_SST">CG_SST</dfn>(x)                                  ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1458">1458</th><td><u>#       define <dfn class="macro" id="_M/CG_SST_MASK" data-ref="_M/CG_SST_MASK">CG_SST_MASK</dfn>                                (0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="1459">1459</th><td><u>#       define <dfn class="macro" id="_M/CG_SSTU" data-ref="_M/CG_SSTU">CG_SSTU</dfn>(x)                                 ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1460">1460</th><td><u>#       define <dfn class="macro" id="_M/CG_SSTU_MASK" data-ref="_M/CG_SSTU_MASK">CG_SSTU_MASK</dfn>                               (0xf &lt;&lt; 16)</u></td></tr>
<tr><th id="1461">1461</th><td></td></tr>
<tr><th id="1462">1462</th><td><u>#define <dfn class="macro" id="_M/CG_RLC_REQ_AND_RSP" data-ref="_M/CG_RLC_REQ_AND_RSP">CG_RLC_REQ_AND_RSP</dfn>                                0x7c4</u></td></tr>
<tr><th id="1463">1463</th><td><u>#       define <dfn class="macro" id="_M/RLC_CG_REQ_TYPE_MASK" data-ref="_M/RLC_CG_REQ_TYPE_MASK">RLC_CG_REQ_TYPE_MASK</dfn>                       0xf</u></td></tr>
<tr><th id="1464">1464</th><td><u>#       define <dfn class="macro" id="_M/RLC_CG_REQ_TYPE_SHIFT" data-ref="_M/RLC_CG_REQ_TYPE_SHIFT">RLC_CG_REQ_TYPE_SHIFT</dfn>                      0</u></td></tr>
<tr><th id="1465">1465</th><td><u>#       define <dfn class="macro" id="_M/CG_RLC_RSP_TYPE_MASK" data-ref="_M/CG_RLC_RSP_TYPE_MASK">CG_RLC_RSP_TYPE_MASK</dfn>                       0xf0</u></td></tr>
<tr><th id="1466">1466</th><td><u>#       define <dfn class="macro" id="_M/CG_RLC_RSP_TYPE_SHIFT" data-ref="_M/CG_RLC_RSP_TYPE_SHIFT">CG_RLC_RSP_TYPE_SHIFT</dfn>                      4</u></td></tr>
<tr><th id="1467">1467</th><td></td></tr>
<tr><th id="1468">1468</th><td><u>#define <dfn class="macro" id="_M/CG_FC_T" data-ref="_M/CG_FC_T">CG_FC_T</dfn>                                           0x7cc</u></td></tr>
<tr><th id="1469">1469</th><td><u>#       define <dfn class="macro" id="_M/FC_T" data-ref="_M/FC_T">FC_T</dfn>(x)                                    ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1470">1470</th><td><u>#       define <dfn class="macro" id="_M/FC_T_MASK" data-ref="_M/FC_T_MASK">FC_T_MASK</dfn>                                  (0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="1471">1471</th><td><u>#       define <dfn class="macro" id="_M/FC_TU" data-ref="_M/FC_TU">FC_TU</dfn>(x)                                   ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1472">1472</th><td><u>#       define <dfn class="macro" id="_M/FC_TU_MASK" data-ref="_M/FC_TU_MASK">FC_TU_MASK</dfn>                                 (0x1f &lt;&lt; 16)</u></td></tr>
<tr><th id="1473">1473</th><td></td></tr>
<tr><th id="1474">1474</th><td><u>#define <dfn class="macro" id="_M/GPIOPAD_MASK" data-ref="_M/GPIOPAD_MASK">GPIOPAD_MASK</dfn>                                      0x1798</u></td></tr>
<tr><th id="1475">1475</th><td><u>#define <dfn class="macro" id="_M/GPIOPAD_A" data-ref="_M/GPIOPAD_A">GPIOPAD_A</dfn>                                         0x179c</u></td></tr>
<tr><th id="1476">1476</th><td><u>#define <dfn class="macro" id="_M/GPIOPAD_EN" data-ref="_M/GPIOPAD_EN">GPIOPAD_EN</dfn>                                        0x17a0</u></td></tr>
<tr><th id="1477">1477</th><td></td></tr>
<tr><th id="1478">1478</th><td><u>#define <dfn class="macro" id="_M/GRBM_PWR_CNTL" data-ref="_M/GRBM_PWR_CNTL">GRBM_PWR_CNTL</dfn>                                     0x800c</u></td></tr>
<tr><th id="1479">1479</th><td><u>#       define <dfn class="macro" id="_M/REQ_TYPE_MASK" data-ref="_M/REQ_TYPE_MASK">REQ_TYPE_MASK</dfn>                              0xf</u></td></tr>
<tr><th id="1480">1480</th><td><u>#       define <dfn class="macro" id="_M/REQ_TYPE_SHIFT" data-ref="_M/REQ_TYPE_SHIFT">REQ_TYPE_SHIFT</dfn>                             0</u></td></tr>
<tr><th id="1481">1481</th><td><u>#       define <dfn class="macro" id="_M/RSP_TYPE_MASK" data-ref="_M/RSP_TYPE_MASK">RSP_TYPE_MASK</dfn>                              0xf0</u></td></tr>
<tr><th id="1482">1482</th><td><u>#       define <dfn class="macro" id="_M/RSP_TYPE_SHIFT" data-ref="_M/RSP_TYPE_SHIFT">RSP_TYPE_SHIFT</dfn>                             4</u></td></tr>
<tr><th id="1483">1483</th><td></td></tr>
<tr><th id="1484">1484</th><td><i>/*</i></td></tr>
<tr><th id="1485">1485</th><td><i> * UVD</i></td></tr>
<tr><th id="1486">1486</th><td><i> */</i></td></tr>
<tr><th id="1487">1487</th><td><u>#define <dfn class="macro" id="_M/UVD_SEMA_ADDR_LOW" data-ref="_M/UVD_SEMA_ADDR_LOW">UVD_SEMA_ADDR_LOW</dfn>				0xef00</u></td></tr>
<tr><th id="1488">1488</th><td><u>#define <dfn class="macro" id="_M/UVD_SEMA_ADDR_HIGH" data-ref="_M/UVD_SEMA_ADDR_HIGH">UVD_SEMA_ADDR_HIGH</dfn>				0xef04</u></td></tr>
<tr><th id="1489">1489</th><td><u>#define <dfn class="macro" id="_M/UVD_SEMA_CMD" data-ref="_M/UVD_SEMA_CMD">UVD_SEMA_CMD</dfn>					0xef08</u></td></tr>
<tr><th id="1490">1490</th><td></td></tr>
<tr><th id="1491">1491</th><td><u>#define <dfn class="macro" id="_M/UVD_GPCOM_VCPU_CMD" data-ref="_M/UVD_GPCOM_VCPU_CMD">UVD_GPCOM_VCPU_CMD</dfn>				0xef0c</u></td></tr>
<tr><th id="1492">1492</th><td><u>#define <dfn class="macro" id="_M/UVD_GPCOM_VCPU_DATA0" data-ref="_M/UVD_GPCOM_VCPU_DATA0">UVD_GPCOM_VCPU_DATA0</dfn>				0xef10</u></td></tr>
<tr><th id="1493">1493</th><td><u>#define <dfn class="macro" id="_M/UVD_GPCOM_VCPU_DATA1" data-ref="_M/UVD_GPCOM_VCPU_DATA1">UVD_GPCOM_VCPU_DATA1</dfn>				0xef14</u></td></tr>
<tr><th id="1494">1494</th><td><u>#define <dfn class="macro" id="_M/UVD_ENGINE_CNTL" data-ref="_M/UVD_ENGINE_CNTL">UVD_ENGINE_CNTL</dfn>					0xef18</u></td></tr>
<tr><th id="1495">1495</th><td></td></tr>
<tr><th id="1496">1496</th><td><u>#define <dfn class="macro" id="_M/UVD_SEMA_CNTL" data-ref="_M/UVD_SEMA_CNTL">UVD_SEMA_CNTL</dfn>					0xf400</u></td></tr>
<tr><th id="1497">1497</th><td><u>#define <dfn class="macro" id="_M/UVD_RB_ARB_CTRL" data-ref="_M/UVD_RB_ARB_CTRL">UVD_RB_ARB_CTRL</dfn>					0xf480</u></td></tr>
<tr><th id="1498">1498</th><td></td></tr>
<tr><th id="1499">1499</th><td><u>#define <dfn class="macro" id="_M/UVD_LMI_EXT40_ADDR" data-ref="_M/UVD_LMI_EXT40_ADDR">UVD_LMI_EXT40_ADDR</dfn>				0xf498</u></td></tr>
<tr><th id="1500">1500</th><td><u>#define <dfn class="macro" id="_M/UVD_CGC_GATE" data-ref="_M/UVD_CGC_GATE">UVD_CGC_GATE</dfn>					0xf4a8</u></td></tr>
<tr><th id="1501">1501</th><td><u>#define <dfn class="macro" id="_M/UVD_LMI_CTRL2" data-ref="_M/UVD_LMI_CTRL2">UVD_LMI_CTRL2</dfn>					0xf4f4</u></td></tr>
<tr><th id="1502">1502</th><td><u>#define <dfn class="macro" id="_M/UVD_MASTINT_EN" data-ref="_M/UVD_MASTINT_EN">UVD_MASTINT_EN</dfn>					0xf500</u></td></tr>
<tr><th id="1503">1503</th><td><u>#define <dfn class="macro" id="_M/UVD_FW_START" data-ref="_M/UVD_FW_START">UVD_FW_START</dfn>					0xf51C</u></td></tr>
<tr><th id="1504">1504</th><td><u>#define <dfn class="macro" id="_M/UVD_LMI_ADDR_EXT" data-ref="_M/UVD_LMI_ADDR_EXT">UVD_LMI_ADDR_EXT</dfn>				0xf594</u></td></tr>
<tr><th id="1505">1505</th><td><u>#define <dfn class="macro" id="_M/UVD_LMI_CTRL" data-ref="_M/UVD_LMI_CTRL">UVD_LMI_CTRL</dfn>					0xf598</u></td></tr>
<tr><th id="1506">1506</th><td><u>#define <dfn class="macro" id="_M/UVD_LMI_SWAP_CNTL" data-ref="_M/UVD_LMI_SWAP_CNTL">UVD_LMI_SWAP_CNTL</dfn>				0xf5b4</u></td></tr>
<tr><th id="1507">1507</th><td><u>#define <dfn class="macro" id="_M/UVD_MP_SWAP_CNTL" data-ref="_M/UVD_MP_SWAP_CNTL">UVD_MP_SWAP_CNTL</dfn>				0xf5bC</u></td></tr>
<tr><th id="1508">1508</th><td><u>#define <dfn class="macro" id="_M/UVD_MPC_CNTL" data-ref="_M/UVD_MPC_CNTL">UVD_MPC_CNTL</dfn>					0xf5dC</u></td></tr>
<tr><th id="1509">1509</th><td><u>#define <dfn class="macro" id="_M/UVD_MPC_SET_MUXA0" data-ref="_M/UVD_MPC_SET_MUXA0">UVD_MPC_SET_MUXA0</dfn>				0xf5e4</u></td></tr>
<tr><th id="1510">1510</th><td><u>#define <dfn class="macro" id="_M/UVD_MPC_SET_MUXA1" data-ref="_M/UVD_MPC_SET_MUXA1">UVD_MPC_SET_MUXA1</dfn>				0xf5e8</u></td></tr>
<tr><th id="1511">1511</th><td><u>#define <dfn class="macro" id="_M/UVD_MPC_SET_MUXB0" data-ref="_M/UVD_MPC_SET_MUXB0">UVD_MPC_SET_MUXB0</dfn>				0xf5eC</u></td></tr>
<tr><th id="1512">1512</th><td><u>#define <dfn class="macro" id="_M/UVD_MPC_SET_MUXB1" data-ref="_M/UVD_MPC_SET_MUXB1">UVD_MPC_SET_MUXB1</dfn>				0xf5f0</u></td></tr>
<tr><th id="1513">1513</th><td><u>#define <dfn class="macro" id="_M/UVD_MPC_SET_MUX" data-ref="_M/UVD_MPC_SET_MUX">UVD_MPC_SET_MUX</dfn>					0xf5f4</u></td></tr>
<tr><th id="1514">1514</th><td><u>#define <dfn class="macro" id="_M/UVD_MPC_SET_ALU" data-ref="_M/UVD_MPC_SET_ALU">UVD_MPC_SET_ALU</dfn>					0xf5f8</u></td></tr>
<tr><th id="1515">1515</th><td></td></tr>
<tr><th id="1516">1516</th><td><u>#define <dfn class="macro" id="_M/UVD_VCPU_CACHE_OFFSET0" data-ref="_M/UVD_VCPU_CACHE_OFFSET0">UVD_VCPU_CACHE_OFFSET0</dfn>				0xf608</u></td></tr>
<tr><th id="1517">1517</th><td><u>#define <dfn class="macro" id="_M/UVD_VCPU_CACHE_SIZE0" data-ref="_M/UVD_VCPU_CACHE_SIZE0">UVD_VCPU_CACHE_SIZE0</dfn>				0xf60c</u></td></tr>
<tr><th id="1518">1518</th><td><u>#define <dfn class="macro" id="_M/UVD_VCPU_CACHE_OFFSET1" data-ref="_M/UVD_VCPU_CACHE_OFFSET1">UVD_VCPU_CACHE_OFFSET1</dfn>				0xf610</u></td></tr>
<tr><th id="1519">1519</th><td><u>#define <dfn class="macro" id="_M/UVD_VCPU_CACHE_SIZE1" data-ref="_M/UVD_VCPU_CACHE_SIZE1">UVD_VCPU_CACHE_SIZE1</dfn>				0xf614</u></td></tr>
<tr><th id="1520">1520</th><td><u>#define <dfn class="macro" id="_M/UVD_VCPU_CACHE_OFFSET2" data-ref="_M/UVD_VCPU_CACHE_OFFSET2">UVD_VCPU_CACHE_OFFSET2</dfn>				0xf618</u></td></tr>
<tr><th id="1521">1521</th><td><u>#define <dfn class="macro" id="_M/UVD_VCPU_CACHE_SIZE2" data-ref="_M/UVD_VCPU_CACHE_SIZE2">UVD_VCPU_CACHE_SIZE2</dfn>				0xf61c</u></td></tr>
<tr><th id="1522">1522</th><td></td></tr>
<tr><th id="1523">1523</th><td><u>#define <dfn class="macro" id="_M/UVD_VCPU_CNTL" data-ref="_M/UVD_VCPU_CNTL">UVD_VCPU_CNTL</dfn>					0xf660</u></td></tr>
<tr><th id="1524">1524</th><td><u>#define <dfn class="macro" id="_M/UVD_SOFT_RESET" data-ref="_M/UVD_SOFT_RESET">UVD_SOFT_RESET</dfn>					0xf680</u></td></tr>
<tr><th id="1525">1525</th><td><u>#define		<dfn class="macro" id="_M/RBC_SOFT_RESET" data-ref="_M/RBC_SOFT_RESET">RBC_SOFT_RESET</dfn>					(1&lt;&lt;0)</u></td></tr>
<tr><th id="1526">1526</th><td><u>#define		<dfn class="macro" id="_M/LBSI_SOFT_RESET" data-ref="_M/LBSI_SOFT_RESET">LBSI_SOFT_RESET</dfn>					(1&lt;&lt;1)</u></td></tr>
<tr><th id="1527">1527</th><td><u>#define		<dfn class="macro" id="_M/LMI_SOFT_RESET" data-ref="_M/LMI_SOFT_RESET">LMI_SOFT_RESET</dfn>					(1&lt;&lt;2)</u></td></tr>
<tr><th id="1528">1528</th><td><u>#define		<dfn class="macro" id="_M/VCPU_SOFT_RESET" data-ref="_M/VCPU_SOFT_RESET">VCPU_SOFT_RESET</dfn>					(1&lt;&lt;3)</u></td></tr>
<tr><th id="1529">1529</th><td><u>#define		<dfn class="macro" id="_M/CSM_SOFT_RESET" data-ref="_M/CSM_SOFT_RESET">CSM_SOFT_RESET</dfn>					(1&lt;&lt;5)</u></td></tr>
<tr><th id="1530">1530</th><td><u>#define		<dfn class="macro" id="_M/CXW_SOFT_RESET" data-ref="_M/CXW_SOFT_RESET">CXW_SOFT_RESET</dfn>					(1&lt;&lt;6)</u></td></tr>
<tr><th id="1531">1531</th><td><u>#define		<dfn class="macro" id="_M/TAP_SOFT_RESET" data-ref="_M/TAP_SOFT_RESET">TAP_SOFT_RESET</dfn>					(1&lt;&lt;7)</u></td></tr>
<tr><th id="1532">1532</th><td><u>#define		<dfn class="macro" id="_M/LMI_UMC_SOFT_RESET" data-ref="_M/LMI_UMC_SOFT_RESET">LMI_UMC_SOFT_RESET</dfn>				(1&lt;&lt;13)</u></td></tr>
<tr><th id="1533">1533</th><td><u>#define <dfn class="macro" id="_M/UVD_RBC_IB_BASE" data-ref="_M/UVD_RBC_IB_BASE">UVD_RBC_IB_BASE</dfn>					0xf684</u></td></tr>
<tr><th id="1534">1534</th><td><u>#define <dfn class="macro" id="_M/UVD_RBC_IB_SIZE" data-ref="_M/UVD_RBC_IB_SIZE">UVD_RBC_IB_SIZE</dfn>					0xf688</u></td></tr>
<tr><th id="1535">1535</th><td><u>#define <dfn class="macro" id="_M/UVD_RBC_RB_BASE" data-ref="_M/UVD_RBC_RB_BASE">UVD_RBC_RB_BASE</dfn>					0xf68c</u></td></tr>
<tr><th id="1536">1536</th><td><u>#define <dfn class="macro" id="_M/UVD_RBC_RB_RPTR" data-ref="_M/UVD_RBC_RB_RPTR">UVD_RBC_RB_RPTR</dfn>					0xf690</u></td></tr>
<tr><th id="1537">1537</th><td><u>#define <dfn class="macro" id="_M/UVD_RBC_RB_WPTR" data-ref="_M/UVD_RBC_RB_WPTR">UVD_RBC_RB_WPTR</dfn>					0xf694</u></td></tr>
<tr><th id="1538">1538</th><td><u>#define <dfn class="macro" id="_M/UVD_RBC_RB_WPTR_CNTL" data-ref="_M/UVD_RBC_RB_WPTR_CNTL">UVD_RBC_RB_WPTR_CNTL</dfn>				0xf698</u></td></tr>
<tr><th id="1539">1539</th><td></td></tr>
<tr><th id="1540">1540</th><td><u>#define <dfn class="macro" id="_M/UVD_STATUS" data-ref="_M/UVD_STATUS">UVD_STATUS</dfn>					0xf6bc</u></td></tr>
<tr><th id="1541">1541</th><td></td></tr>
<tr><th id="1542">1542</th><td><u>#define <dfn class="macro" id="_M/UVD_SEMA_TIMEOUT_STATUS" data-ref="_M/UVD_SEMA_TIMEOUT_STATUS">UVD_SEMA_TIMEOUT_STATUS</dfn>				0xf6c0</u></td></tr>
<tr><th id="1543">1543</th><td><u>#define <dfn class="macro" id="_M/UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL" data-ref="_M/UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL">UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL</dfn>		0xf6c4</u></td></tr>
<tr><th id="1544">1544</th><td><u>#define <dfn class="macro" id="_M/UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL" data-ref="_M/UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL">UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL</dfn>		0xf6c8</u></td></tr>
<tr><th id="1545">1545</th><td><u>#define <dfn class="macro" id="_M/UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL" data-ref="_M/UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL">UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL</dfn>		0xf6cc</u></td></tr>
<tr><th id="1546">1546</th><td></td></tr>
<tr><th id="1547">1547</th><td><u>#define <dfn class="macro" id="_M/UVD_RBC_RB_CNTL" data-ref="_M/UVD_RBC_RB_CNTL">UVD_RBC_RB_CNTL</dfn>					0xf6a4</u></td></tr>
<tr><th id="1548">1548</th><td><u>#define <dfn class="macro" id="_M/UVD_RBC_RB_RPTR_ADDR" data-ref="_M/UVD_RBC_RB_RPTR_ADDR">UVD_RBC_RB_RPTR_ADDR</dfn>				0xf6a8</u></td></tr>
<tr><th id="1549">1549</th><td></td></tr>
<tr><th id="1550">1550</th><td><u>#define <dfn class="macro" id="_M/UVD_CONTEXT_ID" data-ref="_M/UVD_CONTEXT_ID">UVD_CONTEXT_ID</dfn>					0xf6f4</u></td></tr>
<tr><th id="1551">1551</th><td></td></tr>
<tr><th id="1552">1552</th><td><i>/* rs780 only */</i></td></tr>
<tr><th id="1553">1553</th><td><u>#define	<dfn class="macro" id="_M/GFX_MACRO_BYPASS_CNTL" data-ref="_M/GFX_MACRO_BYPASS_CNTL">GFX_MACRO_BYPASS_CNTL</dfn>				0x30c0</u></td></tr>
<tr><th id="1554">1554</th><td><u>#define		<dfn class="macro" id="_M/SPLL_BYPASS_CNTL" data-ref="_M/SPLL_BYPASS_CNTL">SPLL_BYPASS_CNTL</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1555">1555</th><td><u>#define		<dfn class="macro" id="_M/UPLL_BYPASS_CNTL" data-ref="_M/UPLL_BYPASS_CNTL">UPLL_BYPASS_CNTL</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1556">1556</th><td></td></tr>
<tr><th id="1557">1557</th><td><u>#define <dfn class="macro" id="_M/CG_UPLL_FUNC_CNTL" data-ref="_M/CG_UPLL_FUNC_CNTL">CG_UPLL_FUNC_CNTL</dfn>				0x7e0</u></td></tr>
<tr><th id="1558">1558</th><td><u>#	define <dfn class="macro" id="_M/UPLL_RESET_MASK" data-ref="_M/UPLL_RESET_MASK">UPLL_RESET_MASK</dfn>				0x00000001</u></td></tr>
<tr><th id="1559">1559</th><td><u>#	define <dfn class="macro" id="_M/UPLL_SLEEP_MASK" data-ref="_M/UPLL_SLEEP_MASK">UPLL_SLEEP_MASK</dfn>				0x00000002</u></td></tr>
<tr><th id="1560">1560</th><td><u>#	define <dfn class="macro" id="_M/UPLL_BYPASS_EN_MASK" data-ref="_M/UPLL_BYPASS_EN_MASK">UPLL_BYPASS_EN_MASK</dfn>			0x00000004</u></td></tr>
<tr><th id="1561">1561</th><td><u>#	define <dfn class="macro" id="_M/UPLL_CTLREQ_MASK" data-ref="_M/UPLL_CTLREQ_MASK">UPLL_CTLREQ_MASK</dfn>				0x00000008</u></td></tr>
<tr><th id="1562">1562</th><td><u>#	define <dfn class="macro" id="_M/UPLL_FB_DIV" data-ref="_M/UPLL_FB_DIV">UPLL_FB_DIV</dfn>(x)				((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="1563">1563</th><td><u>#	define <dfn class="macro" id="_M/UPLL_FB_DIV_MASK" data-ref="_M/UPLL_FB_DIV_MASK">UPLL_FB_DIV_MASK</dfn>				0x0000FFF0</u></td></tr>
<tr><th id="1564">1564</th><td><u>#	define <dfn class="macro" id="_M/UPLL_REF_DIV" data-ref="_M/UPLL_REF_DIV">UPLL_REF_DIV</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1565">1565</th><td><u>#	define <dfn class="macro" id="_M/UPLL_REF_DIV_MASK" data-ref="_M/UPLL_REF_DIV_MASK">UPLL_REF_DIV_MASK</dfn>			0x003F0000</u></td></tr>
<tr><th id="1566">1566</th><td><u>#	define <dfn class="macro" id="_M/UPLL_REFCLK_SRC_SEL_MASK" data-ref="_M/UPLL_REFCLK_SRC_SEL_MASK">UPLL_REFCLK_SRC_SEL_MASK</dfn>			0x20000000</u></td></tr>
<tr><th id="1567">1567</th><td><u>#	define <dfn class="macro" id="_M/UPLL_CTLACK_MASK" data-ref="_M/UPLL_CTLACK_MASK">UPLL_CTLACK_MASK</dfn>				0x40000000</u></td></tr>
<tr><th id="1568">1568</th><td><u>#	define <dfn class="macro" id="_M/UPLL_CTLACK2_MASK" data-ref="_M/UPLL_CTLACK2_MASK">UPLL_CTLACK2_MASK</dfn>			0x80000000</u></td></tr>
<tr><th id="1569">1569</th><td><u>#define <dfn class="macro" id="_M/CG_UPLL_FUNC_CNTL_2" data-ref="_M/CG_UPLL_FUNC_CNTL_2">CG_UPLL_FUNC_CNTL_2</dfn>				0x7e4</u></td></tr>
<tr><th id="1570">1570</th><td><u>#	define <dfn class="macro" id="_M/UPLL_SW_HILEN" data-ref="_M/UPLL_SW_HILEN">UPLL_SW_HILEN</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1571">1571</th><td><u>#	define <dfn class="macro" id="_M/UPLL_SW_LOLEN" data-ref="_M/UPLL_SW_LOLEN">UPLL_SW_LOLEN</dfn>(x)				((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="1572">1572</th><td><u>#	define <dfn class="macro" id="_M/UPLL_SW_HILEN2" data-ref="_M/UPLL_SW_HILEN2">UPLL_SW_HILEN2</dfn>(x)			((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1573">1573</th><td><u>#	define <dfn class="macro" id="_M/UPLL_SW_LOLEN2" data-ref="_M/UPLL_SW_LOLEN2">UPLL_SW_LOLEN2</dfn>(x)			((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="1574">1574</th><td><u>#	define <dfn class="macro" id="_M/UPLL_DIVEN_MASK" data-ref="_M/UPLL_DIVEN_MASK">UPLL_DIVEN_MASK</dfn>				0x00010000</u></td></tr>
<tr><th id="1575">1575</th><td><u>#	define <dfn class="macro" id="_M/UPLL_DIVEN2_MASK" data-ref="_M/UPLL_DIVEN2_MASK">UPLL_DIVEN2_MASK</dfn>				0x00020000</u></td></tr>
<tr><th id="1576">1576</th><td><u>#	define <dfn class="macro" id="_M/UPLL_SW_MASK" data-ref="_M/UPLL_SW_MASK">UPLL_SW_MASK</dfn>				0x0003FFFF</u></td></tr>
<tr><th id="1577">1577</th><td><u>#	define <dfn class="macro" id="_M/VCLK_SRC_SEL" data-ref="_M/VCLK_SRC_SEL">VCLK_SRC_SEL</dfn>(x)				((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="1578">1578</th><td><u>#	define <dfn class="macro" id="_M/VCLK_SRC_SEL_MASK" data-ref="_M/VCLK_SRC_SEL_MASK">VCLK_SRC_SEL_MASK</dfn>			0x01F00000</u></td></tr>
<tr><th id="1579">1579</th><td><u>#	define <dfn class="macro" id="_M/DCLK_SRC_SEL" data-ref="_M/DCLK_SRC_SEL">DCLK_SRC_SEL</dfn>(x)				((x) &lt;&lt; 25)</u></td></tr>
<tr><th id="1580">1580</th><td><u>#	define <dfn class="macro" id="_M/DCLK_SRC_SEL_MASK" data-ref="_M/DCLK_SRC_SEL_MASK">DCLK_SRC_SEL_MASK</dfn>			0x3E000000</u></td></tr>
<tr><th id="1581">1581</th><td></td></tr>
<tr><th id="1582">1582</th><td><i>/*</i></td></tr>
<tr><th id="1583">1583</th><td><i> * PM4</i></td></tr>
<tr><th id="1584">1584</th><td><i> */</i></td></tr>
<tr><th id="1585">1585</th><td><u>#define <dfn class="macro" id="_M/PACKET0" data-ref="_M/PACKET0">PACKET0</dfn>(reg, n)	((RADEON_PACKET_TYPE0 &lt;&lt; 30) |			\</u></td></tr>
<tr><th id="1586">1586</th><td><u>			 (((reg) &gt;&gt; 2) &amp; 0xFFFF) |			\</u></td></tr>
<tr><th id="1587">1587</th><td><u>			 ((n) &amp; 0x3FFF) &lt;&lt; 16)</u></td></tr>
<tr><th id="1588">1588</th><td><u>#define <dfn class="macro" id="_M/PACKET3" data-ref="_M/PACKET3">PACKET3</dfn>(op, n)	((RADEON_PACKET_TYPE3 &lt;&lt; 30) |			\</u></td></tr>
<tr><th id="1589">1589</th><td><u>			 (((op) &amp; 0xFF) &lt;&lt; 8) |				\</u></td></tr>
<tr><th id="1590">1590</th><td><u>			 ((n) &amp; 0x3FFF) &lt;&lt; 16)</u></td></tr>
<tr><th id="1591">1591</th><td></td></tr>
<tr><th id="1592">1592</th><td><i>/* Packet 3 types */</i></td></tr>
<tr><th id="1593">1593</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_NOP" data-ref="_M/PACKET3_NOP">PACKET3_NOP</dfn>					0x10</u></td></tr>
<tr><th id="1594">1594</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_INDIRECT_BUFFER_END" data-ref="_M/PACKET3_INDIRECT_BUFFER_END">PACKET3_INDIRECT_BUFFER_END</dfn>			0x17</u></td></tr>
<tr><th id="1595">1595</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_PREDICATION" data-ref="_M/PACKET3_SET_PREDICATION">PACKET3_SET_PREDICATION</dfn>				0x20</u></td></tr>
<tr><th id="1596">1596</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_REG_RMW" data-ref="_M/PACKET3_REG_RMW">PACKET3_REG_RMW</dfn>					0x21</u></td></tr>
<tr><th id="1597">1597</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_COND_EXEC" data-ref="_M/PACKET3_COND_EXEC">PACKET3_COND_EXEC</dfn>				0x22</u></td></tr>
<tr><th id="1598">1598</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_PRED_EXEC" data-ref="_M/PACKET3_PRED_EXEC">PACKET3_PRED_EXEC</dfn>				0x23</u></td></tr>
<tr><th id="1599">1599</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_START_3D_CMDBUF" data-ref="_M/PACKET3_START_3D_CMDBUF">PACKET3_START_3D_CMDBUF</dfn>				0x24</u></td></tr>
<tr><th id="1600">1600</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DRAW_INDEX_2" data-ref="_M/PACKET3_DRAW_INDEX_2">PACKET3_DRAW_INDEX_2</dfn>				0x27</u></td></tr>
<tr><th id="1601">1601</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_CONTEXT_CONTROL" data-ref="_M/PACKET3_CONTEXT_CONTROL">PACKET3_CONTEXT_CONTROL</dfn>				0x28</u></td></tr>
<tr><th id="1602">1602</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DRAW_INDEX_IMMD_BE" data-ref="_M/PACKET3_DRAW_INDEX_IMMD_BE">PACKET3_DRAW_INDEX_IMMD_BE</dfn>			0x29</u></td></tr>
<tr><th id="1603">1603</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_INDEX_TYPE" data-ref="_M/PACKET3_INDEX_TYPE">PACKET3_INDEX_TYPE</dfn>				0x2A</u></td></tr>
<tr><th id="1604">1604</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DRAW_INDEX" data-ref="_M/PACKET3_DRAW_INDEX">PACKET3_DRAW_INDEX</dfn>				0x2B</u></td></tr>
<tr><th id="1605">1605</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DRAW_INDEX_AUTO" data-ref="_M/PACKET3_DRAW_INDEX_AUTO">PACKET3_DRAW_INDEX_AUTO</dfn>				0x2D</u></td></tr>
<tr><th id="1606">1606</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DRAW_INDEX_IMMD" data-ref="_M/PACKET3_DRAW_INDEX_IMMD">PACKET3_DRAW_INDEX_IMMD</dfn>				0x2E</u></td></tr>
<tr><th id="1607">1607</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_NUM_INSTANCES" data-ref="_M/PACKET3_NUM_INSTANCES">PACKET3_NUM_INSTANCES</dfn>				0x2F</u></td></tr>
<tr><th id="1608">1608</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_STRMOUT_BUFFER_UPDATE" data-ref="_M/PACKET3_STRMOUT_BUFFER_UPDATE">PACKET3_STRMOUT_BUFFER_UPDATE</dfn>			0x34</u></td></tr>
<tr><th id="1609">1609</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_INDIRECT_BUFFER_MP" data-ref="_M/PACKET3_INDIRECT_BUFFER_MP">PACKET3_INDIRECT_BUFFER_MP</dfn>			0x38</u></td></tr>
<tr><th id="1610">1610</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_MEM_SEMAPHORE" data-ref="_M/PACKET3_MEM_SEMAPHORE">PACKET3_MEM_SEMAPHORE</dfn>				0x39</u></td></tr>
<tr><th id="1611">1611</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_SEM_WAIT_ON_SIGNAL" data-ref="_M/PACKET3_SEM_WAIT_ON_SIGNAL">PACKET3_SEM_WAIT_ON_SIGNAL</dfn>    (0x1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1612">1612</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_SEM_SEL_SIGNAL" data-ref="_M/PACKET3_SEM_SEL_SIGNAL">PACKET3_SEM_SEL_SIGNAL</dfn>	    (0x6 &lt;&lt; 29)</u></td></tr>
<tr><th id="1613">1613</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_SEM_SEL_WAIT" data-ref="_M/PACKET3_SEM_SEL_WAIT">PACKET3_SEM_SEL_WAIT</dfn>	    (0x7 &lt;&lt; 29)</u></td></tr>
<tr><th id="1614">1614</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_MPEG_INDEX" data-ref="_M/PACKET3_MPEG_INDEX">PACKET3_MPEG_INDEX</dfn>				0x3A</u></td></tr>
<tr><th id="1615">1615</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_COPY_DW" data-ref="_M/PACKET3_COPY_DW">PACKET3_COPY_DW</dfn>					0x3B</u></td></tr>
<tr><th id="1616">1616</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_WAIT_REG_MEM" data-ref="_M/PACKET3_WAIT_REG_MEM">PACKET3_WAIT_REG_MEM</dfn>				0x3C</u></td></tr>
<tr><th id="1617">1617</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_MEM_WRITE" data-ref="_M/PACKET3_MEM_WRITE">PACKET3_MEM_WRITE</dfn>				0x3D</u></td></tr>
<tr><th id="1618">1618</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_INDIRECT_BUFFER" data-ref="_M/PACKET3_INDIRECT_BUFFER">PACKET3_INDIRECT_BUFFER</dfn>				0x32</u></td></tr>
<tr><th id="1619">1619</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_CP_DMA" data-ref="_M/PACKET3_CP_DMA">PACKET3_CP_DMA</dfn>					0x41</u></td></tr>
<tr><th id="1620">1620</th><td><i>/* 1. header</i></td></tr>
<tr><th id="1621">1621</th><td><i> * 2. SRC_ADDR_LO [31:0]</i></td></tr>
<tr><th id="1622">1622</th><td><i> * 3. CP_SYNC [31] | SRC_ADDR_HI [7:0]</i></td></tr>
<tr><th id="1623">1623</th><td><i> * 4. DST_ADDR_LO [31:0]</i></td></tr>
<tr><th id="1624">1624</th><td><i> * 5. DST_ADDR_HI [7:0]</i></td></tr>
<tr><th id="1625">1625</th><td><i> * 6. COMMAND [29:22] | BYTE_COUNT [20:0]</i></td></tr>
<tr><th id="1626">1626</th><td><i> */</i></td></tr>
<tr><th id="1627">1627</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CP_DMA_CP_SYNC" data-ref="_M/PACKET3_CP_DMA_CP_SYNC">PACKET3_CP_DMA_CP_SYNC</dfn>       (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1628">1628</th><td><i>/* COMMAND */</i></td></tr>
<tr><th id="1629">1629</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CP_DMA_CMD_SRC_SWAP" data-ref="_M/PACKET3_CP_DMA_CMD_SRC_SWAP">PACKET3_CP_DMA_CMD_SRC_SWAP</dfn>(x) ((x) &lt;&lt; 22)</u></td></tr>
<tr><th id="1630">1630</th><td>                <i>/* 0 - none</i></td></tr>
<tr><th id="1631">1631</th><td><i>		 * 1 - 8 in 16</i></td></tr>
<tr><th id="1632">1632</th><td><i>		 * 2 - 8 in 32</i></td></tr>
<tr><th id="1633">1633</th><td><i>		 * 3 - 8 in 64</i></td></tr>
<tr><th id="1634">1634</th><td><i>		 */</i></td></tr>
<tr><th id="1635">1635</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CP_DMA_CMD_DST_SWAP" data-ref="_M/PACKET3_CP_DMA_CMD_DST_SWAP">PACKET3_CP_DMA_CMD_DST_SWAP</dfn>(x) ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="1636">1636</th><td>                <i>/* 0 - none</i></td></tr>
<tr><th id="1637">1637</th><td><i>		 * 1 - 8 in 16</i></td></tr>
<tr><th id="1638">1638</th><td><i>		 * 2 - 8 in 32</i></td></tr>
<tr><th id="1639">1639</th><td><i>		 * 3 - 8 in 64</i></td></tr>
<tr><th id="1640">1640</th><td><i>		 */</i></td></tr>
<tr><th id="1641">1641</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CP_DMA_CMD_SAS" data-ref="_M/PACKET3_CP_DMA_CMD_SAS">PACKET3_CP_DMA_CMD_SAS</dfn>       (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="1642">1642</th><td>                <i>/* 0 - memory</i></td></tr>
<tr><th id="1643">1643</th><td><i>		 * 1 - register</i></td></tr>
<tr><th id="1644">1644</th><td><i>		 */</i></td></tr>
<tr><th id="1645">1645</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CP_DMA_CMD_DAS" data-ref="_M/PACKET3_CP_DMA_CMD_DAS">PACKET3_CP_DMA_CMD_DAS</dfn>       (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="1646">1646</th><td>                <i>/* 0 - memory</i></td></tr>
<tr><th id="1647">1647</th><td><i>		 * 1 - register</i></td></tr>
<tr><th id="1648">1648</th><td><i>		 */</i></td></tr>
<tr><th id="1649">1649</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CP_DMA_CMD_SAIC" data-ref="_M/PACKET3_CP_DMA_CMD_SAIC">PACKET3_CP_DMA_CMD_SAIC</dfn>      (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="1650">1650</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CP_DMA_CMD_DAIC" data-ref="_M/PACKET3_CP_DMA_CMD_DAIC">PACKET3_CP_DMA_CMD_DAIC</dfn>      (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="1651">1651</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_PFP_SYNC_ME" data-ref="_M/PACKET3_PFP_SYNC_ME">PACKET3_PFP_SYNC_ME</dfn>				0x42 /* r7xx+ only */</u></td></tr>
<tr><th id="1652">1652</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SURFACE_SYNC" data-ref="_M/PACKET3_SURFACE_SYNC">PACKET3_SURFACE_SYNC</dfn>				0x43</u></td></tr>
<tr><th id="1653">1653</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CB0_DEST_BASE_ENA" data-ref="_M/PACKET3_CB0_DEST_BASE_ENA">PACKET3_CB0_DEST_BASE_ENA</dfn>    (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="1654">1654</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_FULL_CACHE_ENA" data-ref="_M/PACKET3_FULL_CACHE_ENA">PACKET3_FULL_CACHE_ENA</dfn>       (1 &lt;&lt; 20) /* r7xx+ only */</u></td></tr>
<tr><th id="1655">1655</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_TC_ACTION_ENA" data-ref="_M/PACKET3_TC_ACTION_ENA">PACKET3_TC_ACTION_ENA</dfn>        (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="1656">1656</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_VC_ACTION_ENA" data-ref="_M/PACKET3_VC_ACTION_ENA">PACKET3_VC_ACTION_ENA</dfn>        (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="1657">1657</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CB_ACTION_ENA" data-ref="_M/PACKET3_CB_ACTION_ENA">PACKET3_CB_ACTION_ENA</dfn>        (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="1658">1658</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_DB_ACTION_ENA" data-ref="_M/PACKET3_DB_ACTION_ENA">PACKET3_DB_ACTION_ENA</dfn>        (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="1659">1659</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_SH_ACTION_ENA" data-ref="_M/PACKET3_SH_ACTION_ENA">PACKET3_SH_ACTION_ENA</dfn>        (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="1660">1660</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_SMX_ACTION_ENA" data-ref="_M/PACKET3_SMX_ACTION_ENA">PACKET3_SMX_ACTION_ENA</dfn>       (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="1661">1661</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_ME_INITIALIZE" data-ref="_M/PACKET3_ME_INITIALIZE">PACKET3_ME_INITIALIZE</dfn>				0x44</u></td></tr>
<tr><th id="1662">1662</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_ME_INITIALIZE_DEVICE_ID" data-ref="_M/PACKET3_ME_INITIALIZE_DEVICE_ID">PACKET3_ME_INITIALIZE_DEVICE_ID</dfn>(x) ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1663">1663</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_COND_WRITE" data-ref="_M/PACKET3_COND_WRITE">PACKET3_COND_WRITE</dfn>				0x45</u></td></tr>
<tr><th id="1664">1664</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_EVENT_WRITE" data-ref="_M/PACKET3_EVENT_WRITE">PACKET3_EVENT_WRITE</dfn>				0x46</u></td></tr>
<tr><th id="1665">1665</th><td><u>#define		<dfn class="macro" id="_M/EVENT_TYPE" data-ref="_M/EVENT_TYPE">EVENT_TYPE</dfn>(x)                           ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1666">1666</th><td><u>#define		<dfn class="macro" id="_M/EVENT_INDEX" data-ref="_M/EVENT_INDEX">EVENT_INDEX</dfn>(x)                          ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1667">1667</th><td>                <i>/* 0 - any non-TS event</i></td></tr>
<tr><th id="1668">1668</th><td><i>		 * 1 - ZPASS_DONE</i></td></tr>
<tr><th id="1669">1669</th><td><i>		 * 2 - SAMPLE_PIPELINESTAT</i></td></tr>
<tr><th id="1670">1670</th><td><i>		 * 3 - SAMPLE_STREAMOUTSTAT*</i></td></tr>
<tr><th id="1671">1671</th><td><i>		 * 4 - *S_PARTIAL_FLUSH</i></td></tr>
<tr><th id="1672">1672</th><td><i>		 * 5 - TS events</i></td></tr>
<tr><th id="1673">1673</th><td><i>		 */</i></td></tr>
<tr><th id="1674">1674</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_EVENT_WRITE_EOP" data-ref="_M/PACKET3_EVENT_WRITE_EOP">PACKET3_EVENT_WRITE_EOP</dfn>				0x47</u></td></tr>
<tr><th id="1675">1675</th><td><u>#define		<dfn class="macro" id="_M/DATA_SEL" data-ref="_M/DATA_SEL">DATA_SEL</dfn>(x)                             ((x) &lt;&lt; 29)</u></td></tr>
<tr><th id="1676">1676</th><td>                <i>/* 0 - discard</i></td></tr>
<tr><th id="1677">1677</th><td><i>		 * 1 - send low 32bit data</i></td></tr>
<tr><th id="1678">1678</th><td><i>		 * 2 - send 64bit data</i></td></tr>
<tr><th id="1679">1679</th><td><i>		 * 3 - send 64bit counter value</i></td></tr>
<tr><th id="1680">1680</th><td><i>		 */</i></td></tr>
<tr><th id="1681">1681</th><td><u>#define		<dfn class="macro" id="_M/INT_SEL" data-ref="_M/INT_SEL">INT_SEL</dfn>(x)                              ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="1682">1682</th><td>                <i>/* 0 - none</i></td></tr>
<tr><th id="1683">1683</th><td><i>		 * 1 - interrupt only (DATA_SEL = 0)</i></td></tr>
<tr><th id="1684">1684</th><td><i>		 * 2 - interrupt when data write is confirmed</i></td></tr>
<tr><th id="1685">1685</th><td><i>		 */</i></td></tr>
<tr><th id="1686">1686</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_ONE_REG_WRITE" data-ref="_M/PACKET3_ONE_REG_WRITE">PACKET3_ONE_REG_WRITE</dfn>				0x57</u></td></tr>
<tr><th id="1687">1687</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_CONFIG_REG" data-ref="_M/PACKET3_SET_CONFIG_REG">PACKET3_SET_CONFIG_REG</dfn>				0x68</u></td></tr>
<tr><th id="1688">1688</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_CONFIG_REG_OFFSET" data-ref="_M/PACKET3_SET_CONFIG_REG_OFFSET">PACKET3_SET_CONFIG_REG_OFFSET</dfn>			0x00008000</u></td></tr>
<tr><th id="1689">1689</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_CONFIG_REG_END" data-ref="_M/PACKET3_SET_CONFIG_REG_END">PACKET3_SET_CONFIG_REG_END</dfn>			0x0000ac00</u></td></tr>
<tr><th id="1690">1690</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_CONTEXT_REG" data-ref="_M/PACKET3_SET_CONTEXT_REG">PACKET3_SET_CONTEXT_REG</dfn>				0x69</u></td></tr>
<tr><th id="1691">1691</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_CONTEXT_REG_OFFSET" data-ref="_M/PACKET3_SET_CONTEXT_REG_OFFSET">PACKET3_SET_CONTEXT_REG_OFFSET</dfn>			0x00028000</u></td></tr>
<tr><th id="1692">1692</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_CONTEXT_REG_END" data-ref="_M/PACKET3_SET_CONTEXT_REG_END">PACKET3_SET_CONTEXT_REG_END</dfn>			0x00029000</u></td></tr>
<tr><th id="1693">1693</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_ALU_CONST" data-ref="_M/PACKET3_SET_ALU_CONST">PACKET3_SET_ALU_CONST</dfn>				0x6A</u></td></tr>
<tr><th id="1694">1694</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_ALU_CONST_OFFSET" data-ref="_M/PACKET3_SET_ALU_CONST_OFFSET">PACKET3_SET_ALU_CONST_OFFSET</dfn>			0x00030000</u></td></tr>
<tr><th id="1695">1695</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_ALU_CONST_END" data-ref="_M/PACKET3_SET_ALU_CONST_END">PACKET3_SET_ALU_CONST_END</dfn>			0x00032000</u></td></tr>
<tr><th id="1696">1696</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_BOOL_CONST" data-ref="_M/PACKET3_SET_BOOL_CONST">PACKET3_SET_BOOL_CONST</dfn>				0x6B</u></td></tr>
<tr><th id="1697">1697</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_BOOL_CONST_OFFSET" data-ref="_M/PACKET3_SET_BOOL_CONST_OFFSET">PACKET3_SET_BOOL_CONST_OFFSET</dfn>			0x0003e380</u></td></tr>
<tr><th id="1698">1698</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_BOOL_CONST_END" data-ref="_M/PACKET3_SET_BOOL_CONST_END">PACKET3_SET_BOOL_CONST_END</dfn>			0x00040000</u></td></tr>
<tr><th id="1699">1699</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_LOOP_CONST" data-ref="_M/PACKET3_SET_LOOP_CONST">PACKET3_SET_LOOP_CONST</dfn>				0x6C</u></td></tr>
<tr><th id="1700">1700</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_LOOP_CONST_OFFSET" data-ref="_M/PACKET3_SET_LOOP_CONST_OFFSET">PACKET3_SET_LOOP_CONST_OFFSET</dfn>			0x0003e200</u></td></tr>
<tr><th id="1701">1701</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_LOOP_CONST_END" data-ref="_M/PACKET3_SET_LOOP_CONST_END">PACKET3_SET_LOOP_CONST_END</dfn>			0x0003e380</u></td></tr>
<tr><th id="1702">1702</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_RESOURCE" data-ref="_M/PACKET3_SET_RESOURCE">PACKET3_SET_RESOURCE</dfn>				0x6D</u></td></tr>
<tr><th id="1703">1703</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_RESOURCE_OFFSET" data-ref="_M/PACKET3_SET_RESOURCE_OFFSET">PACKET3_SET_RESOURCE_OFFSET</dfn>			0x00038000</u></td></tr>
<tr><th id="1704">1704</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_RESOURCE_END" data-ref="_M/PACKET3_SET_RESOURCE_END">PACKET3_SET_RESOURCE_END</dfn>			0x0003c000</u></td></tr>
<tr><th id="1705">1705</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_SAMPLER" data-ref="_M/PACKET3_SET_SAMPLER">PACKET3_SET_SAMPLER</dfn>				0x6E</u></td></tr>
<tr><th id="1706">1706</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_SAMPLER_OFFSET" data-ref="_M/PACKET3_SET_SAMPLER_OFFSET">PACKET3_SET_SAMPLER_OFFSET</dfn>			0x0003c000</u></td></tr>
<tr><th id="1707">1707</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_SAMPLER_END" data-ref="_M/PACKET3_SET_SAMPLER_END">PACKET3_SET_SAMPLER_END</dfn>				0x0003cff0</u></td></tr>
<tr><th id="1708">1708</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_CTL_CONST" data-ref="_M/PACKET3_SET_CTL_CONST">PACKET3_SET_CTL_CONST</dfn>				0x6F</u></td></tr>
<tr><th id="1709">1709</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_CTL_CONST_OFFSET" data-ref="_M/PACKET3_SET_CTL_CONST_OFFSET">PACKET3_SET_CTL_CONST_OFFSET</dfn>			0x0003cff0</u></td></tr>
<tr><th id="1710">1710</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_CTL_CONST_END" data-ref="_M/PACKET3_SET_CTL_CONST_END">PACKET3_SET_CTL_CONST_END</dfn>			0x0003e200</u></td></tr>
<tr><th id="1711">1711</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_STRMOUT_BASE_UPDATE" data-ref="_M/PACKET3_STRMOUT_BASE_UPDATE">PACKET3_STRMOUT_BASE_UPDATE</dfn>			0x72 /* r7xx */</u></td></tr>
<tr><th id="1712">1712</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SURFACE_BASE_UPDATE" data-ref="_M/PACKET3_SURFACE_BASE_UPDATE">PACKET3_SURFACE_BASE_UPDATE</dfn>			0x73</u></td></tr>
<tr><th id="1713">1713</th><td></td></tr>
<tr><th id="1714">1714</th><td><u>#define <dfn class="macro" id="_M/R_000011_K8_FB_LOCATION" data-ref="_M/R_000011_K8_FB_LOCATION">R_000011_K8_FB_LOCATION</dfn>                 0x11</u></td></tr>
<tr><th id="1715">1715</th><td><u>#define <dfn class="macro" id="_M/R_000012_MC_MISC_UMA_CNTL" data-ref="_M/R_000012_MC_MISC_UMA_CNTL">R_000012_MC_MISC_UMA_CNTL</dfn>               0x12</u></td></tr>
<tr><th id="1716">1716</th><td><u>#define   <dfn class="macro" id="_M/G_000012_K8_ADDR_EXT" data-ref="_M/G_000012_K8_ADDR_EXT">G_000012_K8_ADDR_EXT</dfn>(x)               (((x) &gt;&gt; 0) &amp; 0xFF)</u></td></tr>
<tr><th id="1717">1717</th><td><u>#define <dfn class="macro" id="_M/R_0028F8_MC_INDEX" data-ref="_M/R_0028F8_MC_INDEX">R_0028F8_MC_INDEX</dfn>			0x28F8</u></td></tr>
<tr><th id="1718">1718</th><td><u>#define   	<dfn class="macro" id="_M/S_0028F8_MC_IND_ADDR" data-ref="_M/S_0028F8_MC_IND_ADDR">S_0028F8_MC_IND_ADDR</dfn>(x)                 (((x) &amp; 0x1FF) &lt;&lt; 0)</u></td></tr>
<tr><th id="1719">1719</th><td><u>#define   	<dfn class="macro" id="_M/C_0028F8_MC_IND_ADDR" data-ref="_M/C_0028F8_MC_IND_ADDR">C_0028F8_MC_IND_ADDR</dfn>                    0xFFFFFE00</u></td></tr>
<tr><th id="1720">1720</th><td><u>#define   	<dfn class="macro" id="_M/S_0028F8_MC_IND_WR_EN" data-ref="_M/S_0028F8_MC_IND_WR_EN">S_0028F8_MC_IND_WR_EN</dfn>(x)                (((x) &amp; 0x1) &lt;&lt; 9)</u></td></tr>
<tr><th id="1721">1721</th><td><u>#define <dfn class="macro" id="_M/R_0028FC_MC_DATA" data-ref="_M/R_0028FC_MC_DATA">R_0028FC_MC_DATA</dfn>                        0x28FC</u></td></tr>
<tr><th id="1722">1722</th><td></td></tr>
<tr><th id="1723">1723</th><td><u>#define	<dfn class="macro" id="_M/R_008020_GRBM_SOFT_RESET" data-ref="_M/R_008020_GRBM_SOFT_RESET">R_008020_GRBM_SOFT_RESET</dfn>		0x8020</u></td></tr>
<tr><th id="1724">1724</th><td><u>#define		<dfn class="macro" id="_M/S_008020_SOFT_RESET_CP" data-ref="_M/S_008020_SOFT_RESET_CP">S_008020_SOFT_RESET_CP</dfn>(x)		(((x) &amp; 1) &lt;&lt; 0)</u></td></tr>
<tr><th id="1725">1725</th><td><u>#define		<dfn class="macro" id="_M/S_008020_SOFT_RESET_CB" data-ref="_M/S_008020_SOFT_RESET_CB">S_008020_SOFT_RESET_CB</dfn>(x)		(((x) &amp; 1) &lt;&lt; 1)</u></td></tr>
<tr><th id="1726">1726</th><td><u>#define		<dfn class="macro" id="_M/S_008020_SOFT_RESET_CR" data-ref="_M/S_008020_SOFT_RESET_CR">S_008020_SOFT_RESET_CR</dfn>(x)		(((x) &amp; 1) &lt;&lt; 2)</u></td></tr>
<tr><th id="1727">1727</th><td><u>#define		<dfn class="macro" id="_M/S_008020_SOFT_RESET_DB" data-ref="_M/S_008020_SOFT_RESET_DB">S_008020_SOFT_RESET_DB</dfn>(x)		(((x) &amp; 1) &lt;&lt; 3)</u></td></tr>
<tr><th id="1728">1728</th><td><u>#define		<dfn class="macro" id="_M/S_008020_SOFT_RESET_PA" data-ref="_M/S_008020_SOFT_RESET_PA">S_008020_SOFT_RESET_PA</dfn>(x)		(((x) &amp; 1) &lt;&lt; 5)</u></td></tr>
<tr><th id="1729">1729</th><td><u>#define		<dfn class="macro" id="_M/S_008020_SOFT_RESET_SC" data-ref="_M/S_008020_SOFT_RESET_SC">S_008020_SOFT_RESET_SC</dfn>(x)		(((x) &amp; 1) &lt;&lt; 6)</u></td></tr>
<tr><th id="1730">1730</th><td><u>#define		<dfn class="macro" id="_M/S_008020_SOFT_RESET_SMX" data-ref="_M/S_008020_SOFT_RESET_SMX">S_008020_SOFT_RESET_SMX</dfn>(x)		(((x) &amp; 1) &lt;&lt; 7)</u></td></tr>
<tr><th id="1731">1731</th><td><u>#define		<dfn class="macro" id="_M/S_008020_SOFT_RESET_SPI" data-ref="_M/S_008020_SOFT_RESET_SPI">S_008020_SOFT_RESET_SPI</dfn>(x)		(((x) &amp; 1) &lt;&lt; 8)</u></td></tr>
<tr><th id="1732">1732</th><td><u>#define		<dfn class="macro" id="_M/S_008020_SOFT_RESET_SH" data-ref="_M/S_008020_SOFT_RESET_SH">S_008020_SOFT_RESET_SH</dfn>(x)		(((x) &amp; 1) &lt;&lt; 9)</u></td></tr>
<tr><th id="1733">1733</th><td><u>#define		<dfn class="macro" id="_M/S_008020_SOFT_RESET_SX" data-ref="_M/S_008020_SOFT_RESET_SX">S_008020_SOFT_RESET_SX</dfn>(x)		(((x) &amp; 1) &lt;&lt; 10)</u></td></tr>
<tr><th id="1734">1734</th><td><u>#define		<dfn class="macro" id="_M/S_008020_SOFT_RESET_TC" data-ref="_M/S_008020_SOFT_RESET_TC">S_008020_SOFT_RESET_TC</dfn>(x)		(((x) &amp; 1) &lt;&lt; 11)</u></td></tr>
<tr><th id="1735">1735</th><td><u>#define		<dfn class="macro" id="_M/S_008020_SOFT_RESET_TA" data-ref="_M/S_008020_SOFT_RESET_TA">S_008020_SOFT_RESET_TA</dfn>(x)		(((x) &amp; 1) &lt;&lt; 12)</u></td></tr>
<tr><th id="1736">1736</th><td><u>#define		<dfn class="macro" id="_M/S_008020_SOFT_RESET_VC" data-ref="_M/S_008020_SOFT_RESET_VC">S_008020_SOFT_RESET_VC</dfn>(x)		(((x) &amp; 1) &lt;&lt; 13)</u></td></tr>
<tr><th id="1737">1737</th><td><u>#define		<dfn class="macro" id="_M/S_008020_SOFT_RESET_VGT" data-ref="_M/S_008020_SOFT_RESET_VGT">S_008020_SOFT_RESET_VGT</dfn>(x)		(((x) &amp; 1) &lt;&lt; 14)</u></td></tr>
<tr><th id="1738">1738</th><td><u>#define	<dfn class="macro" id="_M/R_008010_GRBM_STATUS" data-ref="_M/R_008010_GRBM_STATUS">R_008010_GRBM_STATUS</dfn>			0x8010</u></td></tr>
<tr><th id="1739">1739</th><td><u>#define		<dfn class="macro" id="_M/S_008010_CMDFIFO_AVAIL" data-ref="_M/S_008010_CMDFIFO_AVAIL">S_008010_CMDFIFO_AVAIL</dfn>(x)		(((x) &amp; 0x1F) &lt;&lt; 0)</u></td></tr>
<tr><th id="1740">1740</th><td><u>#define		<dfn class="macro" id="_M/S_008010_CP_RQ_PENDING" data-ref="_M/S_008010_CP_RQ_PENDING">S_008010_CP_RQ_PENDING</dfn>(x)		(((x) &amp; 1) &lt;&lt; 6)</u></td></tr>
<tr><th id="1741">1741</th><td><u>#define		<dfn class="macro" id="_M/S_008010_CF_RQ_PENDING" data-ref="_M/S_008010_CF_RQ_PENDING">S_008010_CF_RQ_PENDING</dfn>(x)		(((x) &amp; 1) &lt;&lt; 7)</u></td></tr>
<tr><th id="1742">1742</th><td><u>#define		<dfn class="macro" id="_M/S_008010_PF_RQ_PENDING" data-ref="_M/S_008010_PF_RQ_PENDING">S_008010_PF_RQ_PENDING</dfn>(x)		(((x) &amp; 1) &lt;&lt; 8)</u></td></tr>
<tr><th id="1743">1743</th><td><u>#define		<dfn class="macro" id="_M/S_008010_GRBM_EE_BUSY" data-ref="_M/S_008010_GRBM_EE_BUSY">S_008010_GRBM_EE_BUSY</dfn>(x)		(((x) &amp; 1) &lt;&lt; 10)</u></td></tr>
<tr><th id="1744">1744</th><td><u>#define		<dfn class="macro" id="_M/S_008010_VC_BUSY" data-ref="_M/S_008010_VC_BUSY">S_008010_VC_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 11)</u></td></tr>
<tr><th id="1745">1745</th><td><u>#define		<dfn class="macro" id="_M/S_008010_DB03_CLEAN" data-ref="_M/S_008010_DB03_CLEAN">S_008010_DB03_CLEAN</dfn>(x)			(((x) &amp; 1) &lt;&lt; 12)</u></td></tr>
<tr><th id="1746">1746</th><td><u>#define		<dfn class="macro" id="_M/S_008010_CB03_CLEAN" data-ref="_M/S_008010_CB03_CLEAN">S_008010_CB03_CLEAN</dfn>(x)			(((x) &amp; 1) &lt;&lt; 13)</u></td></tr>
<tr><th id="1747">1747</th><td><u>#define		<dfn class="macro" id="_M/S_008010_VGT_BUSY_NO_DMA" data-ref="_M/S_008010_VGT_BUSY_NO_DMA">S_008010_VGT_BUSY_NO_DMA</dfn>(x)		(((x) &amp; 1) &lt;&lt; 16)</u></td></tr>
<tr><th id="1748">1748</th><td><u>#define		<dfn class="macro" id="_M/S_008010_VGT_BUSY" data-ref="_M/S_008010_VGT_BUSY">S_008010_VGT_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 17)</u></td></tr>
<tr><th id="1749">1749</th><td><u>#define		<dfn class="macro" id="_M/S_008010_TA03_BUSY" data-ref="_M/S_008010_TA03_BUSY">S_008010_TA03_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 18)</u></td></tr>
<tr><th id="1750">1750</th><td><u>#define		<dfn class="macro" id="_M/S_008010_TC_BUSY" data-ref="_M/S_008010_TC_BUSY">S_008010_TC_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 19)</u></td></tr>
<tr><th id="1751">1751</th><td><u>#define		<dfn class="macro" id="_M/S_008010_SX_BUSY" data-ref="_M/S_008010_SX_BUSY">S_008010_SX_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 20)</u></td></tr>
<tr><th id="1752">1752</th><td><u>#define		<dfn class="macro" id="_M/S_008010_SH_BUSY" data-ref="_M/S_008010_SH_BUSY">S_008010_SH_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 21)</u></td></tr>
<tr><th id="1753">1753</th><td><u>#define		<dfn class="macro" id="_M/S_008010_SPI03_BUSY" data-ref="_M/S_008010_SPI03_BUSY">S_008010_SPI03_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 22)</u></td></tr>
<tr><th id="1754">1754</th><td><u>#define		<dfn class="macro" id="_M/S_008010_SMX_BUSY" data-ref="_M/S_008010_SMX_BUSY">S_008010_SMX_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 23)</u></td></tr>
<tr><th id="1755">1755</th><td><u>#define		<dfn class="macro" id="_M/S_008010_SC_BUSY" data-ref="_M/S_008010_SC_BUSY">S_008010_SC_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 24)</u></td></tr>
<tr><th id="1756">1756</th><td><u>#define		<dfn class="macro" id="_M/S_008010_PA_BUSY" data-ref="_M/S_008010_PA_BUSY">S_008010_PA_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 25)</u></td></tr>
<tr><th id="1757">1757</th><td><u>#define		<dfn class="macro" id="_M/S_008010_DB03_BUSY" data-ref="_M/S_008010_DB03_BUSY">S_008010_DB03_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 26)</u></td></tr>
<tr><th id="1758">1758</th><td><u>#define		<dfn class="macro" id="_M/S_008010_CR_BUSY" data-ref="_M/S_008010_CR_BUSY">S_008010_CR_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 27)</u></td></tr>
<tr><th id="1759">1759</th><td><u>#define		<dfn class="macro" id="_M/S_008010_CP_COHERENCY_BUSY" data-ref="_M/S_008010_CP_COHERENCY_BUSY">S_008010_CP_COHERENCY_BUSY</dfn>(x)		(((x) &amp; 1) &lt;&lt; 28)</u></td></tr>
<tr><th id="1760">1760</th><td><u>#define		<dfn class="macro" id="_M/S_008010_CP_BUSY" data-ref="_M/S_008010_CP_BUSY">S_008010_CP_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 29)</u></td></tr>
<tr><th id="1761">1761</th><td><u>#define		<dfn class="macro" id="_M/S_008010_CB03_BUSY" data-ref="_M/S_008010_CB03_BUSY">S_008010_CB03_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 30)</u></td></tr>
<tr><th id="1762">1762</th><td><u>#define		<dfn class="macro" id="_M/S_008010_GUI_ACTIVE" data-ref="_M/S_008010_GUI_ACTIVE">S_008010_GUI_ACTIVE</dfn>(x)			(((x) &amp; 1) &lt;&lt; 31)</u></td></tr>
<tr><th id="1763">1763</th><td><u>#define		<dfn class="macro" id="_M/G_008010_CMDFIFO_AVAIL" data-ref="_M/G_008010_CMDFIFO_AVAIL">G_008010_CMDFIFO_AVAIL</dfn>(x)		(((x) &gt;&gt; 0) &amp; 0x1F)</u></td></tr>
<tr><th id="1764">1764</th><td><u>#define		<dfn class="macro" id="_M/G_008010_CP_RQ_PENDING" data-ref="_M/G_008010_CP_RQ_PENDING">G_008010_CP_RQ_PENDING</dfn>(x)		(((x) &gt;&gt; 6) &amp; 1)</u></td></tr>
<tr><th id="1765">1765</th><td><u>#define		<dfn class="macro" id="_M/G_008010_CF_RQ_PENDING" data-ref="_M/G_008010_CF_RQ_PENDING">G_008010_CF_RQ_PENDING</dfn>(x)		(((x) &gt;&gt; 7) &amp; 1)</u></td></tr>
<tr><th id="1766">1766</th><td><u>#define		<dfn class="macro" id="_M/G_008010_PF_RQ_PENDING" data-ref="_M/G_008010_PF_RQ_PENDING">G_008010_PF_RQ_PENDING</dfn>(x)		(((x) &gt;&gt; 8) &amp; 1)</u></td></tr>
<tr><th id="1767">1767</th><td><u>#define		<dfn class="macro" id="_M/G_008010_GRBM_EE_BUSY" data-ref="_M/G_008010_GRBM_EE_BUSY">G_008010_GRBM_EE_BUSY</dfn>(x)		(((x) &gt;&gt; 10) &amp; 1)</u></td></tr>
<tr><th id="1768">1768</th><td><u>#define		<dfn class="macro" id="_M/G_008010_VC_BUSY" data-ref="_M/G_008010_VC_BUSY">G_008010_VC_BUSY</dfn>(x)			(((x) &gt;&gt; 11) &amp; 1)</u></td></tr>
<tr><th id="1769">1769</th><td><u>#define		<dfn class="macro" id="_M/G_008010_DB03_CLEAN" data-ref="_M/G_008010_DB03_CLEAN">G_008010_DB03_CLEAN</dfn>(x)			(((x) &gt;&gt; 12) &amp; 1)</u></td></tr>
<tr><th id="1770">1770</th><td><u>#define		<dfn class="macro" id="_M/G_008010_CB03_CLEAN" data-ref="_M/G_008010_CB03_CLEAN">G_008010_CB03_CLEAN</dfn>(x)			(((x) &gt;&gt; 13) &amp; 1)</u></td></tr>
<tr><th id="1771">1771</th><td><u>#define		<dfn class="macro" id="_M/G_008010_TA_BUSY" data-ref="_M/G_008010_TA_BUSY">G_008010_TA_BUSY</dfn>(x)			(((x) &gt;&gt; 14) &amp; 1)</u></td></tr>
<tr><th id="1772">1772</th><td><u>#define		<dfn class="macro" id="_M/G_008010_VGT_BUSY_NO_DMA" data-ref="_M/G_008010_VGT_BUSY_NO_DMA">G_008010_VGT_BUSY_NO_DMA</dfn>(x)		(((x) &gt;&gt; 16) &amp; 1)</u></td></tr>
<tr><th id="1773">1773</th><td><u>#define		<dfn class="macro" id="_M/G_008010_VGT_BUSY" data-ref="_M/G_008010_VGT_BUSY">G_008010_VGT_BUSY</dfn>(x)			(((x) &gt;&gt; 17) &amp; 1)</u></td></tr>
<tr><th id="1774">1774</th><td><u>#define		<dfn class="macro" id="_M/G_008010_TA03_BUSY" data-ref="_M/G_008010_TA03_BUSY">G_008010_TA03_BUSY</dfn>(x)			(((x) &gt;&gt; 18) &amp; 1)</u></td></tr>
<tr><th id="1775">1775</th><td><u>#define		<dfn class="macro" id="_M/G_008010_TC_BUSY" data-ref="_M/G_008010_TC_BUSY">G_008010_TC_BUSY</dfn>(x)			(((x) &gt;&gt; 19) &amp; 1)</u></td></tr>
<tr><th id="1776">1776</th><td><u>#define		<dfn class="macro" id="_M/G_008010_SX_BUSY" data-ref="_M/G_008010_SX_BUSY">G_008010_SX_BUSY</dfn>(x)			(((x) &gt;&gt; 20) &amp; 1)</u></td></tr>
<tr><th id="1777">1777</th><td><u>#define		<dfn class="macro" id="_M/G_008010_SH_BUSY" data-ref="_M/G_008010_SH_BUSY">G_008010_SH_BUSY</dfn>(x)			(((x) &gt;&gt; 21) &amp; 1)</u></td></tr>
<tr><th id="1778">1778</th><td><u>#define		<dfn class="macro" id="_M/G_008010_SPI03_BUSY" data-ref="_M/G_008010_SPI03_BUSY">G_008010_SPI03_BUSY</dfn>(x)			(((x) &gt;&gt; 22) &amp; 1)</u></td></tr>
<tr><th id="1779">1779</th><td><u>#define		<dfn class="macro" id="_M/G_008010_SMX_BUSY" data-ref="_M/G_008010_SMX_BUSY">G_008010_SMX_BUSY</dfn>(x)			(((x) &gt;&gt; 23) &amp; 1)</u></td></tr>
<tr><th id="1780">1780</th><td><u>#define		<dfn class="macro" id="_M/G_008010_SC_BUSY" data-ref="_M/G_008010_SC_BUSY">G_008010_SC_BUSY</dfn>(x)			(((x) &gt;&gt; 24) &amp; 1)</u></td></tr>
<tr><th id="1781">1781</th><td><u>#define		<dfn class="macro" id="_M/G_008010_PA_BUSY" data-ref="_M/G_008010_PA_BUSY">G_008010_PA_BUSY</dfn>(x)			(((x) &gt;&gt; 25) &amp; 1)</u></td></tr>
<tr><th id="1782">1782</th><td><u>#define		<dfn class="macro" id="_M/G_008010_DB03_BUSY" data-ref="_M/G_008010_DB03_BUSY">G_008010_DB03_BUSY</dfn>(x)			(((x) &gt;&gt; 26) &amp; 1)</u></td></tr>
<tr><th id="1783">1783</th><td><u>#define		<dfn class="macro" id="_M/G_008010_CR_BUSY" data-ref="_M/G_008010_CR_BUSY">G_008010_CR_BUSY</dfn>(x)			(((x) &gt;&gt; 27) &amp; 1)</u></td></tr>
<tr><th id="1784">1784</th><td><u>#define		<dfn class="macro" id="_M/G_008010_CP_COHERENCY_BUSY" data-ref="_M/G_008010_CP_COHERENCY_BUSY">G_008010_CP_COHERENCY_BUSY</dfn>(x)		(((x) &gt;&gt; 28) &amp; 1)</u></td></tr>
<tr><th id="1785">1785</th><td><u>#define		<dfn class="macro" id="_M/G_008010_CP_BUSY" data-ref="_M/G_008010_CP_BUSY">G_008010_CP_BUSY</dfn>(x)			(((x) &gt;&gt; 29) &amp; 1)</u></td></tr>
<tr><th id="1786">1786</th><td><u>#define		<dfn class="macro" id="_M/G_008010_CB03_BUSY" data-ref="_M/G_008010_CB03_BUSY">G_008010_CB03_BUSY</dfn>(x)			(((x) &gt;&gt; 30) &amp; 1)</u></td></tr>
<tr><th id="1787">1787</th><td><u>#define		<dfn class="macro" id="_M/G_008010_GUI_ACTIVE" data-ref="_M/G_008010_GUI_ACTIVE">G_008010_GUI_ACTIVE</dfn>(x)			(((x) &gt;&gt; 31) &amp; 1)</u></td></tr>
<tr><th id="1788">1788</th><td><u>#define	<dfn class="macro" id="_M/R_008014_GRBM_STATUS2" data-ref="_M/R_008014_GRBM_STATUS2">R_008014_GRBM_STATUS2</dfn>			0x8014</u></td></tr>
<tr><th id="1789">1789</th><td><u>#define		<dfn class="macro" id="_M/S_008014_CR_CLEAN" data-ref="_M/S_008014_CR_CLEAN">S_008014_CR_CLEAN</dfn>(x)			(((x) &amp; 1) &lt;&lt; 0)</u></td></tr>
<tr><th id="1790">1790</th><td><u>#define		<dfn class="macro" id="_M/S_008014_SMX_CLEAN" data-ref="_M/S_008014_SMX_CLEAN">S_008014_SMX_CLEAN</dfn>(x)			(((x) &amp; 1) &lt;&lt; 1)</u></td></tr>
<tr><th id="1791">1791</th><td><u>#define		<dfn class="macro" id="_M/S_008014_SPI0_BUSY" data-ref="_M/S_008014_SPI0_BUSY">S_008014_SPI0_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 8)</u></td></tr>
<tr><th id="1792">1792</th><td><u>#define		<dfn class="macro" id="_M/S_008014_SPI1_BUSY" data-ref="_M/S_008014_SPI1_BUSY">S_008014_SPI1_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 9)</u></td></tr>
<tr><th id="1793">1793</th><td><u>#define		<dfn class="macro" id="_M/S_008014_SPI2_BUSY" data-ref="_M/S_008014_SPI2_BUSY">S_008014_SPI2_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 10)</u></td></tr>
<tr><th id="1794">1794</th><td><u>#define		<dfn class="macro" id="_M/S_008014_SPI3_BUSY" data-ref="_M/S_008014_SPI3_BUSY">S_008014_SPI3_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 11)</u></td></tr>
<tr><th id="1795">1795</th><td><u>#define		<dfn class="macro" id="_M/S_008014_TA0_BUSY" data-ref="_M/S_008014_TA0_BUSY">S_008014_TA0_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 12)</u></td></tr>
<tr><th id="1796">1796</th><td><u>#define		<dfn class="macro" id="_M/S_008014_TA1_BUSY" data-ref="_M/S_008014_TA1_BUSY">S_008014_TA1_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 13)</u></td></tr>
<tr><th id="1797">1797</th><td><u>#define		<dfn class="macro" id="_M/S_008014_TA2_BUSY" data-ref="_M/S_008014_TA2_BUSY">S_008014_TA2_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 14)</u></td></tr>
<tr><th id="1798">1798</th><td><u>#define		<dfn class="macro" id="_M/S_008014_TA3_BUSY" data-ref="_M/S_008014_TA3_BUSY">S_008014_TA3_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 15)</u></td></tr>
<tr><th id="1799">1799</th><td><u>#define		<dfn class="macro" id="_M/S_008014_DB0_BUSY" data-ref="_M/S_008014_DB0_BUSY">S_008014_DB0_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 16)</u></td></tr>
<tr><th id="1800">1800</th><td><u>#define		<dfn class="macro" id="_M/S_008014_DB1_BUSY" data-ref="_M/S_008014_DB1_BUSY">S_008014_DB1_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 17)</u></td></tr>
<tr><th id="1801">1801</th><td><u>#define		<dfn class="macro" id="_M/S_008014_DB2_BUSY" data-ref="_M/S_008014_DB2_BUSY">S_008014_DB2_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 18)</u></td></tr>
<tr><th id="1802">1802</th><td><u>#define		<dfn class="macro" id="_M/S_008014_DB3_BUSY" data-ref="_M/S_008014_DB3_BUSY">S_008014_DB3_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 19)</u></td></tr>
<tr><th id="1803">1803</th><td><u>#define		<dfn class="macro" id="_M/S_008014_CB0_BUSY" data-ref="_M/S_008014_CB0_BUSY">S_008014_CB0_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 20)</u></td></tr>
<tr><th id="1804">1804</th><td><u>#define		<dfn class="macro" id="_M/S_008014_CB1_BUSY" data-ref="_M/S_008014_CB1_BUSY">S_008014_CB1_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 21)</u></td></tr>
<tr><th id="1805">1805</th><td><u>#define		<dfn class="macro" id="_M/S_008014_CB2_BUSY" data-ref="_M/S_008014_CB2_BUSY">S_008014_CB2_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 22)</u></td></tr>
<tr><th id="1806">1806</th><td><u>#define		<dfn class="macro" id="_M/S_008014_CB3_BUSY" data-ref="_M/S_008014_CB3_BUSY">S_008014_CB3_BUSY</dfn>(x)			(((x) &amp; 1) &lt;&lt; 23)</u></td></tr>
<tr><th id="1807">1807</th><td><u>#define		<dfn class="macro" id="_M/G_008014_CR_CLEAN" data-ref="_M/G_008014_CR_CLEAN">G_008014_CR_CLEAN</dfn>(x)			(((x) &gt;&gt; 0) &amp; 1)</u></td></tr>
<tr><th id="1808">1808</th><td><u>#define		<dfn class="macro" id="_M/G_008014_SMX_CLEAN" data-ref="_M/G_008014_SMX_CLEAN">G_008014_SMX_CLEAN</dfn>(x)			(((x) &gt;&gt; 1) &amp; 1)</u></td></tr>
<tr><th id="1809">1809</th><td><u>#define		<dfn class="macro" id="_M/G_008014_SPI0_BUSY" data-ref="_M/G_008014_SPI0_BUSY">G_008014_SPI0_BUSY</dfn>(x)			(((x) &gt;&gt; 8) &amp; 1)</u></td></tr>
<tr><th id="1810">1810</th><td><u>#define		<dfn class="macro" id="_M/G_008014_SPI1_BUSY" data-ref="_M/G_008014_SPI1_BUSY">G_008014_SPI1_BUSY</dfn>(x)			(((x) &gt;&gt; 9) &amp; 1)</u></td></tr>
<tr><th id="1811">1811</th><td><u>#define		<dfn class="macro" id="_M/G_008014_SPI2_BUSY" data-ref="_M/G_008014_SPI2_BUSY">G_008014_SPI2_BUSY</dfn>(x)			(((x) &gt;&gt; 10) &amp; 1)</u></td></tr>
<tr><th id="1812">1812</th><td><u>#define		<dfn class="macro" id="_M/G_008014_SPI3_BUSY" data-ref="_M/G_008014_SPI3_BUSY">G_008014_SPI3_BUSY</dfn>(x)			(((x) &gt;&gt; 11) &amp; 1)</u></td></tr>
<tr><th id="1813">1813</th><td><u>#define		<dfn class="macro" id="_M/G_008014_TA0_BUSY" data-ref="_M/G_008014_TA0_BUSY">G_008014_TA0_BUSY</dfn>(x)			(((x) &gt;&gt; 12) &amp; 1)</u></td></tr>
<tr><th id="1814">1814</th><td><u>#define		<dfn class="macro" id="_M/G_008014_TA1_BUSY" data-ref="_M/G_008014_TA1_BUSY">G_008014_TA1_BUSY</dfn>(x)			(((x) &gt;&gt; 13) &amp; 1)</u></td></tr>
<tr><th id="1815">1815</th><td><u>#define		<dfn class="macro" id="_M/G_008014_TA2_BUSY" data-ref="_M/G_008014_TA2_BUSY">G_008014_TA2_BUSY</dfn>(x)			(((x) &gt;&gt; 14) &amp; 1)</u></td></tr>
<tr><th id="1816">1816</th><td><u>#define		<dfn class="macro" id="_M/G_008014_TA3_BUSY" data-ref="_M/G_008014_TA3_BUSY">G_008014_TA3_BUSY</dfn>(x)			(((x) &gt;&gt; 15) &amp; 1)</u></td></tr>
<tr><th id="1817">1817</th><td><u>#define		<dfn class="macro" id="_M/G_008014_DB0_BUSY" data-ref="_M/G_008014_DB0_BUSY">G_008014_DB0_BUSY</dfn>(x)			(((x) &gt;&gt; 16) &amp; 1)</u></td></tr>
<tr><th id="1818">1818</th><td><u>#define		<dfn class="macro" id="_M/G_008014_DB1_BUSY" data-ref="_M/G_008014_DB1_BUSY">G_008014_DB1_BUSY</dfn>(x)			(((x) &gt;&gt; 17) &amp; 1)</u></td></tr>
<tr><th id="1819">1819</th><td><u>#define		<dfn class="macro" id="_M/G_008014_DB2_BUSY" data-ref="_M/G_008014_DB2_BUSY">G_008014_DB2_BUSY</dfn>(x)			(((x) &gt;&gt; 18) &amp; 1)</u></td></tr>
<tr><th id="1820">1820</th><td><u>#define		<dfn class="macro" id="_M/G_008014_DB3_BUSY" data-ref="_M/G_008014_DB3_BUSY">G_008014_DB3_BUSY</dfn>(x)			(((x) &gt;&gt; 19) &amp; 1)</u></td></tr>
<tr><th id="1821">1821</th><td><u>#define		<dfn class="macro" id="_M/G_008014_CB0_BUSY" data-ref="_M/G_008014_CB0_BUSY">G_008014_CB0_BUSY</dfn>(x)			(((x) &gt;&gt; 20) &amp; 1)</u></td></tr>
<tr><th id="1822">1822</th><td><u>#define		<dfn class="macro" id="_M/G_008014_CB1_BUSY" data-ref="_M/G_008014_CB1_BUSY">G_008014_CB1_BUSY</dfn>(x)			(((x) &gt;&gt; 21) &amp; 1)</u></td></tr>
<tr><th id="1823">1823</th><td><u>#define		<dfn class="macro" id="_M/G_008014_CB2_BUSY" data-ref="_M/G_008014_CB2_BUSY">G_008014_CB2_BUSY</dfn>(x)			(((x) &gt;&gt; 22) &amp; 1)</u></td></tr>
<tr><th id="1824">1824</th><td><u>#define		<dfn class="macro" id="_M/G_008014_CB3_BUSY" data-ref="_M/G_008014_CB3_BUSY">G_008014_CB3_BUSY</dfn>(x)			(((x) &gt;&gt; 23) &amp; 1)</u></td></tr>
<tr><th id="1825">1825</th><td><u>#define	<dfn class="macro" id="_M/R_000E50_SRBM_STATUS" data-ref="_M/R_000E50_SRBM_STATUS">R_000E50_SRBM_STATUS</dfn>				0x0E50</u></td></tr>
<tr><th id="1826">1826</th><td><u>#define		<dfn class="macro" id="_M/G_000E50_RLC_RQ_PENDING" data-ref="_M/G_000E50_RLC_RQ_PENDING">G_000E50_RLC_RQ_PENDING</dfn>(x)		(((x) &gt;&gt; 3) &amp; 1)</u></td></tr>
<tr><th id="1827">1827</th><td><u>#define		<dfn class="macro" id="_M/G_000E50_RCU_RQ_PENDING" data-ref="_M/G_000E50_RCU_RQ_PENDING">G_000E50_RCU_RQ_PENDING</dfn>(x)		(((x) &gt;&gt; 4) &amp; 1)</u></td></tr>
<tr><th id="1828">1828</th><td><u>#define		<dfn class="macro" id="_M/G_000E50_GRBM_RQ_PENDING" data-ref="_M/G_000E50_GRBM_RQ_PENDING">G_000E50_GRBM_RQ_PENDING</dfn>(x)		(((x) &gt;&gt; 5) &amp; 1)</u></td></tr>
<tr><th id="1829">1829</th><td><u>#define		<dfn class="macro" id="_M/G_000E50_HI_RQ_PENDING" data-ref="_M/G_000E50_HI_RQ_PENDING">G_000E50_HI_RQ_PENDING</dfn>(x)		(((x) &gt;&gt; 6) &amp; 1)</u></td></tr>
<tr><th id="1830">1830</th><td><u>#define		<dfn class="macro" id="_M/G_000E50_IO_EXTERN_SIGNAL" data-ref="_M/G_000E50_IO_EXTERN_SIGNAL">G_000E50_IO_EXTERN_SIGNAL</dfn>(x)		(((x) &gt;&gt; 7) &amp; 1)</u></td></tr>
<tr><th id="1831">1831</th><td><u>#define		<dfn class="macro" id="_M/G_000E50_VMC_BUSY" data-ref="_M/G_000E50_VMC_BUSY">G_000E50_VMC_BUSY</dfn>(x)			(((x) &gt;&gt; 8) &amp; 1)</u></td></tr>
<tr><th id="1832">1832</th><td><u>#define		<dfn class="macro" id="_M/G_000E50_MCB_BUSY" data-ref="_M/G_000E50_MCB_BUSY">G_000E50_MCB_BUSY</dfn>(x)			(((x) &gt;&gt; 9) &amp; 1)</u></td></tr>
<tr><th id="1833">1833</th><td><u>#define		<dfn class="macro" id="_M/G_000E50_MCDZ_BUSY" data-ref="_M/G_000E50_MCDZ_BUSY">G_000E50_MCDZ_BUSY</dfn>(x)			(((x) &gt;&gt; 10) &amp; 1)</u></td></tr>
<tr><th id="1834">1834</th><td><u>#define		<dfn class="macro" id="_M/G_000E50_MCDY_BUSY" data-ref="_M/G_000E50_MCDY_BUSY">G_000E50_MCDY_BUSY</dfn>(x)			(((x) &gt;&gt; 11) &amp; 1)</u></td></tr>
<tr><th id="1835">1835</th><td><u>#define		<dfn class="macro" id="_M/G_000E50_MCDX_BUSY" data-ref="_M/G_000E50_MCDX_BUSY">G_000E50_MCDX_BUSY</dfn>(x)			(((x) &gt;&gt; 12) &amp; 1)</u></td></tr>
<tr><th id="1836">1836</th><td><u>#define		<dfn class="macro" id="_M/G_000E50_MCDW_BUSY" data-ref="_M/G_000E50_MCDW_BUSY">G_000E50_MCDW_BUSY</dfn>(x)			(((x) &gt;&gt; 13) &amp; 1)</u></td></tr>
<tr><th id="1837">1837</th><td><u>#define		<dfn class="macro" id="_M/G_000E50_SEM_BUSY" data-ref="_M/G_000E50_SEM_BUSY">G_000E50_SEM_BUSY</dfn>(x)			(((x) &gt;&gt; 14) &amp; 1)</u></td></tr>
<tr><th id="1838">1838</th><td><u>#define		<dfn class="macro" id="_M/G_000E50_RLC_BUSY" data-ref="_M/G_000E50_RLC_BUSY">G_000E50_RLC_BUSY</dfn>(x)			(((x) &gt;&gt; 15) &amp; 1)</u></td></tr>
<tr><th id="1839">1839</th><td><u>#define		<dfn class="macro" id="_M/G_000E50_IH_BUSY" data-ref="_M/G_000E50_IH_BUSY">G_000E50_IH_BUSY</dfn>(x)			(((x) &gt;&gt; 17) &amp; 1)</u></td></tr>
<tr><th id="1840">1840</th><td><u>#define		<dfn class="macro" id="_M/G_000E50_BIF_BUSY" data-ref="_M/G_000E50_BIF_BUSY">G_000E50_BIF_BUSY</dfn>(x)			(((x) &gt;&gt; 29) &amp; 1)</u></td></tr>
<tr><th id="1841">1841</th><td><u>#define	<dfn class="macro" id="_M/R_000E60_SRBM_SOFT_RESET" data-ref="_M/R_000E60_SRBM_SOFT_RESET">R_000E60_SRBM_SOFT_RESET</dfn>			0x0E60</u></td></tr>
<tr><th id="1842">1842</th><td><u>#define		<dfn class="macro" id="_M/S_000E60_SOFT_RESET_BIF" data-ref="_M/S_000E60_SOFT_RESET_BIF">S_000E60_SOFT_RESET_BIF</dfn>(x)		(((x) &amp; 1) &lt;&lt; 1)</u></td></tr>
<tr><th id="1843">1843</th><td><u>#define		<dfn class="macro" id="_M/S_000E60_SOFT_RESET_CG" data-ref="_M/S_000E60_SOFT_RESET_CG">S_000E60_SOFT_RESET_CG</dfn>(x)		(((x) &amp; 1) &lt;&lt; 2)</u></td></tr>
<tr><th id="1844">1844</th><td><u>#define		<dfn class="macro" id="_M/S_000E60_SOFT_RESET_CMC" data-ref="_M/S_000E60_SOFT_RESET_CMC">S_000E60_SOFT_RESET_CMC</dfn>(x)		(((x) &amp; 1) &lt;&lt; 3)</u></td></tr>
<tr><th id="1845">1845</th><td><u>#define		<dfn class="macro" id="_M/S_000E60_SOFT_RESET_CSC" data-ref="_M/S_000E60_SOFT_RESET_CSC">S_000E60_SOFT_RESET_CSC</dfn>(x)		(((x) &amp; 1) &lt;&lt; 4)</u></td></tr>
<tr><th id="1846">1846</th><td><u>#define		<dfn class="macro" id="_M/S_000E60_SOFT_RESET_DC" data-ref="_M/S_000E60_SOFT_RESET_DC">S_000E60_SOFT_RESET_DC</dfn>(x)		(((x) &amp; 1) &lt;&lt; 5)</u></td></tr>
<tr><th id="1847">1847</th><td><u>#define		<dfn class="macro" id="_M/S_000E60_SOFT_RESET_GRBM" data-ref="_M/S_000E60_SOFT_RESET_GRBM">S_000E60_SOFT_RESET_GRBM</dfn>(x)		(((x) &amp; 1) &lt;&lt; 8)</u></td></tr>
<tr><th id="1848">1848</th><td><u>#define		<dfn class="macro" id="_M/S_000E60_SOFT_RESET_HDP" data-ref="_M/S_000E60_SOFT_RESET_HDP">S_000E60_SOFT_RESET_HDP</dfn>(x)		(((x) &amp; 1) &lt;&lt; 9)</u></td></tr>
<tr><th id="1849">1849</th><td><u>#define		<dfn class="macro" id="_M/S_000E60_SOFT_RESET_IH" data-ref="_M/S_000E60_SOFT_RESET_IH">S_000E60_SOFT_RESET_IH</dfn>(x)		(((x) &amp; 1) &lt;&lt; 10)</u></td></tr>
<tr><th id="1850">1850</th><td><u>#define		<dfn class="macro" id="_M/S_000E60_SOFT_RESET_MC" data-ref="_M/S_000E60_SOFT_RESET_MC">S_000E60_SOFT_RESET_MC</dfn>(x)		(((x) &amp; 1) &lt;&lt; 11)</u></td></tr>
<tr><th id="1851">1851</th><td><u>#define		<dfn class="macro" id="_M/S_000E60_SOFT_RESET_RLC" data-ref="_M/S_000E60_SOFT_RESET_RLC">S_000E60_SOFT_RESET_RLC</dfn>(x)		(((x) &amp; 1) &lt;&lt; 13)</u></td></tr>
<tr><th id="1852">1852</th><td><u>#define		<dfn class="macro" id="_M/S_000E60_SOFT_RESET_ROM" data-ref="_M/S_000E60_SOFT_RESET_ROM">S_000E60_SOFT_RESET_ROM</dfn>(x)		(((x) &amp; 1) &lt;&lt; 14)</u></td></tr>
<tr><th id="1853">1853</th><td><u>#define		<dfn class="macro" id="_M/S_000E60_SOFT_RESET_SEM" data-ref="_M/S_000E60_SOFT_RESET_SEM">S_000E60_SOFT_RESET_SEM</dfn>(x)		(((x) &amp; 1) &lt;&lt; 15)</u></td></tr>
<tr><th id="1854">1854</th><td><u>#define		<dfn class="macro" id="_M/S_000E60_SOFT_RESET_TSC" data-ref="_M/S_000E60_SOFT_RESET_TSC">S_000E60_SOFT_RESET_TSC</dfn>(x)		(((x) &amp; 1) &lt;&lt; 16)</u></td></tr>
<tr><th id="1855">1855</th><td><u>#define		<dfn class="macro" id="_M/S_000E60_SOFT_RESET_VMC" data-ref="_M/S_000E60_SOFT_RESET_VMC">S_000E60_SOFT_RESET_VMC</dfn>(x)		(((x) &amp; 1) &lt;&lt; 17)</u></td></tr>
<tr><th id="1856">1856</th><td></td></tr>
<tr><th id="1857">1857</th><td><u>#define <dfn class="macro" id="_M/R_005480_HDP_MEM_COHERENCY_FLUSH_CNTL" data-ref="_M/R_005480_HDP_MEM_COHERENCY_FLUSH_CNTL">R_005480_HDP_MEM_COHERENCY_FLUSH_CNTL</dfn>		0x5480</u></td></tr>
<tr><th id="1858">1858</th><td></td></tr>
<tr><th id="1859">1859</th><td><u>#define <dfn class="macro" id="_M/R_028C04_PA_SC_AA_CONFIG" data-ref="_M/R_028C04_PA_SC_AA_CONFIG">R_028C04_PA_SC_AA_CONFIG</dfn>                     0x028C04</u></td></tr>
<tr><th id="1860">1860</th><td><u>#define   <dfn class="macro" id="_M/S_028C04_MSAA_NUM_SAMPLES" data-ref="_M/S_028C04_MSAA_NUM_SAMPLES">S_028C04_MSAA_NUM_SAMPLES</dfn>(x)                 (((x) &amp; 0x3) &lt;&lt; 0)</u></td></tr>
<tr><th id="1861">1861</th><td><u>#define   <dfn class="macro" id="_M/G_028C04_MSAA_NUM_SAMPLES" data-ref="_M/G_028C04_MSAA_NUM_SAMPLES">G_028C04_MSAA_NUM_SAMPLES</dfn>(x)                 (((x) &gt;&gt; 0) &amp; 0x3)</u></td></tr>
<tr><th id="1862">1862</th><td><u>#define   <dfn class="macro" id="_M/C_028C04_MSAA_NUM_SAMPLES" data-ref="_M/C_028C04_MSAA_NUM_SAMPLES">C_028C04_MSAA_NUM_SAMPLES</dfn>                    0xFFFFFFFC</u></td></tr>
<tr><th id="1863">1863</th><td><u>#define   <dfn class="macro" id="_M/S_028C04_AA_MASK_CENTROID_DTMN" data-ref="_M/S_028C04_AA_MASK_CENTROID_DTMN">S_028C04_AA_MASK_CENTROID_DTMN</dfn>(x)            (((x) &amp; 0x1) &lt;&lt; 4)</u></td></tr>
<tr><th id="1864">1864</th><td><u>#define   <dfn class="macro" id="_M/G_028C04_AA_MASK_CENTROID_DTMN" data-ref="_M/G_028C04_AA_MASK_CENTROID_DTMN">G_028C04_AA_MASK_CENTROID_DTMN</dfn>(x)            (((x) &gt;&gt; 4) &amp; 0x1)</u></td></tr>
<tr><th id="1865">1865</th><td><u>#define   <dfn class="macro" id="_M/C_028C04_AA_MASK_CENTROID_DTMN" data-ref="_M/C_028C04_AA_MASK_CENTROID_DTMN">C_028C04_AA_MASK_CENTROID_DTMN</dfn>               0xFFFFFFEF</u></td></tr>
<tr><th id="1866">1866</th><td><u>#define   <dfn class="macro" id="_M/S_028C04_MAX_SAMPLE_DIST" data-ref="_M/S_028C04_MAX_SAMPLE_DIST">S_028C04_MAX_SAMPLE_DIST</dfn>(x)                  (((x) &amp; 0xF) &lt;&lt; 13)</u></td></tr>
<tr><th id="1867">1867</th><td><u>#define   <dfn class="macro" id="_M/G_028C04_MAX_SAMPLE_DIST" data-ref="_M/G_028C04_MAX_SAMPLE_DIST">G_028C04_MAX_SAMPLE_DIST</dfn>(x)                  (((x) &gt;&gt; 13) &amp; 0xF)</u></td></tr>
<tr><th id="1868">1868</th><td><u>#define   <dfn class="macro" id="_M/C_028C04_MAX_SAMPLE_DIST" data-ref="_M/C_028C04_MAX_SAMPLE_DIST">C_028C04_MAX_SAMPLE_DIST</dfn>                     0xFFFE1FFF</u></td></tr>
<tr><th id="1869">1869</th><td><u>#define <dfn class="macro" id="_M/R_0280E0_CB_COLOR0_FRAG" data-ref="_M/R_0280E0_CB_COLOR0_FRAG">R_0280E0_CB_COLOR0_FRAG</dfn>                      0x0280E0</u></td></tr>
<tr><th id="1870">1870</th><td><u>#define   <dfn class="macro" id="_M/S_0280E0_BASE_256B" data-ref="_M/S_0280E0_BASE_256B">S_0280E0_BASE_256B</dfn>(x)                        (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="1871">1871</th><td><u>#define   <dfn class="macro" id="_M/G_0280E0_BASE_256B" data-ref="_M/G_0280E0_BASE_256B">G_0280E0_BASE_256B</dfn>(x)                        (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="1872">1872</th><td><u>#define   <dfn class="macro" id="_M/C_0280E0_BASE_256B" data-ref="_M/C_0280E0_BASE_256B">C_0280E0_BASE_256B</dfn>                           0x00000000</u></td></tr>
<tr><th id="1873">1873</th><td><u>#define <dfn class="macro" id="_M/R_0280E4_CB_COLOR1_FRAG" data-ref="_M/R_0280E4_CB_COLOR1_FRAG">R_0280E4_CB_COLOR1_FRAG</dfn>                      0x0280E4</u></td></tr>
<tr><th id="1874">1874</th><td><u>#define <dfn class="macro" id="_M/R_0280E8_CB_COLOR2_FRAG" data-ref="_M/R_0280E8_CB_COLOR2_FRAG">R_0280E8_CB_COLOR2_FRAG</dfn>                      0x0280E8</u></td></tr>
<tr><th id="1875">1875</th><td><u>#define <dfn class="macro" id="_M/R_0280EC_CB_COLOR3_FRAG" data-ref="_M/R_0280EC_CB_COLOR3_FRAG">R_0280EC_CB_COLOR3_FRAG</dfn>                      0x0280EC</u></td></tr>
<tr><th id="1876">1876</th><td><u>#define <dfn class="macro" id="_M/R_0280F0_CB_COLOR4_FRAG" data-ref="_M/R_0280F0_CB_COLOR4_FRAG">R_0280F0_CB_COLOR4_FRAG</dfn>                      0x0280F0</u></td></tr>
<tr><th id="1877">1877</th><td><u>#define <dfn class="macro" id="_M/R_0280F4_CB_COLOR5_FRAG" data-ref="_M/R_0280F4_CB_COLOR5_FRAG">R_0280F4_CB_COLOR5_FRAG</dfn>                      0x0280F4</u></td></tr>
<tr><th id="1878">1878</th><td><u>#define <dfn class="macro" id="_M/R_0280F8_CB_COLOR6_FRAG" data-ref="_M/R_0280F8_CB_COLOR6_FRAG">R_0280F8_CB_COLOR6_FRAG</dfn>                      0x0280F8</u></td></tr>
<tr><th id="1879">1879</th><td><u>#define <dfn class="macro" id="_M/R_0280FC_CB_COLOR7_FRAG" data-ref="_M/R_0280FC_CB_COLOR7_FRAG">R_0280FC_CB_COLOR7_FRAG</dfn>                      0x0280FC</u></td></tr>
<tr><th id="1880">1880</th><td><u>#define <dfn class="macro" id="_M/R_0280C0_CB_COLOR0_TILE" data-ref="_M/R_0280C0_CB_COLOR0_TILE">R_0280C0_CB_COLOR0_TILE</dfn>                      0x0280C0</u></td></tr>
<tr><th id="1881">1881</th><td><u>#define   <dfn class="macro" id="_M/S_0280C0_BASE_256B" data-ref="_M/S_0280C0_BASE_256B">S_0280C0_BASE_256B</dfn>(x)                        (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="1882">1882</th><td><u>#define   <dfn class="macro" id="_M/G_0280C0_BASE_256B" data-ref="_M/G_0280C0_BASE_256B">G_0280C0_BASE_256B</dfn>(x)                        (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="1883">1883</th><td><u>#define   <dfn class="macro" id="_M/C_0280C0_BASE_256B" data-ref="_M/C_0280C0_BASE_256B">C_0280C0_BASE_256B</dfn>                           0x00000000</u></td></tr>
<tr><th id="1884">1884</th><td><u>#define <dfn class="macro" id="_M/R_0280C4_CB_COLOR1_TILE" data-ref="_M/R_0280C4_CB_COLOR1_TILE">R_0280C4_CB_COLOR1_TILE</dfn>                      0x0280C4</u></td></tr>
<tr><th id="1885">1885</th><td><u>#define <dfn class="macro" id="_M/R_0280C8_CB_COLOR2_TILE" data-ref="_M/R_0280C8_CB_COLOR2_TILE">R_0280C8_CB_COLOR2_TILE</dfn>                      0x0280C8</u></td></tr>
<tr><th id="1886">1886</th><td><u>#define <dfn class="macro" id="_M/R_0280CC_CB_COLOR3_TILE" data-ref="_M/R_0280CC_CB_COLOR3_TILE">R_0280CC_CB_COLOR3_TILE</dfn>                      0x0280CC</u></td></tr>
<tr><th id="1887">1887</th><td><u>#define <dfn class="macro" id="_M/R_0280D0_CB_COLOR4_TILE" data-ref="_M/R_0280D0_CB_COLOR4_TILE">R_0280D0_CB_COLOR4_TILE</dfn>                      0x0280D0</u></td></tr>
<tr><th id="1888">1888</th><td><u>#define <dfn class="macro" id="_M/R_0280D4_CB_COLOR5_TILE" data-ref="_M/R_0280D4_CB_COLOR5_TILE">R_0280D4_CB_COLOR5_TILE</dfn>                      0x0280D4</u></td></tr>
<tr><th id="1889">1889</th><td><u>#define <dfn class="macro" id="_M/R_0280D8_CB_COLOR6_TILE" data-ref="_M/R_0280D8_CB_COLOR6_TILE">R_0280D8_CB_COLOR6_TILE</dfn>                      0x0280D8</u></td></tr>
<tr><th id="1890">1890</th><td><u>#define <dfn class="macro" id="_M/R_0280DC_CB_COLOR7_TILE" data-ref="_M/R_0280DC_CB_COLOR7_TILE">R_0280DC_CB_COLOR7_TILE</dfn>                      0x0280DC</u></td></tr>
<tr><th id="1891">1891</th><td><u>#define <dfn class="macro" id="_M/R_0280A0_CB_COLOR0_INFO" data-ref="_M/R_0280A0_CB_COLOR0_INFO">R_0280A0_CB_COLOR0_INFO</dfn>                      0x0280A0</u></td></tr>
<tr><th id="1892">1892</th><td><u>#define   <dfn class="macro" id="_M/S_0280A0_ENDIAN" data-ref="_M/S_0280A0_ENDIAN">S_0280A0_ENDIAN</dfn>(x)                           (((x) &amp; 0x3) &lt;&lt; 0)</u></td></tr>
<tr><th id="1893">1893</th><td><u>#define   <dfn class="macro" id="_M/G_0280A0_ENDIAN" data-ref="_M/G_0280A0_ENDIAN">G_0280A0_ENDIAN</dfn>(x)                           (((x) &gt;&gt; 0) &amp; 0x3)</u></td></tr>
<tr><th id="1894">1894</th><td><u>#define   <dfn class="macro" id="_M/C_0280A0_ENDIAN" data-ref="_M/C_0280A0_ENDIAN">C_0280A0_ENDIAN</dfn>                              0xFFFFFFFC</u></td></tr>
<tr><th id="1895">1895</th><td><u>#define   <dfn class="macro" id="_M/S_0280A0_FORMAT" data-ref="_M/S_0280A0_FORMAT">S_0280A0_FORMAT</dfn>(x)                           (((x) &amp; 0x3F) &lt;&lt; 2)</u></td></tr>
<tr><th id="1896">1896</th><td><u>#define   <dfn class="macro" id="_M/G_0280A0_FORMAT" data-ref="_M/G_0280A0_FORMAT">G_0280A0_FORMAT</dfn>(x)                           (((x) &gt;&gt; 2) &amp; 0x3F)</u></td></tr>
<tr><th id="1897">1897</th><td><u>#define   <dfn class="macro" id="_M/C_0280A0_FORMAT" data-ref="_M/C_0280A0_FORMAT">C_0280A0_FORMAT</dfn>                              0xFFFFFF03</u></td></tr>
<tr><th id="1898">1898</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_INVALID" data-ref="_M/V_0280A0_COLOR_INVALID">V_0280A0_COLOR_INVALID</dfn>                     0x00000000</u></td></tr>
<tr><th id="1899">1899</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_8" data-ref="_M/V_0280A0_COLOR_8">V_0280A0_COLOR_8</dfn>                           0x00000001</u></td></tr>
<tr><th id="1900">1900</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_4_4" data-ref="_M/V_0280A0_COLOR_4_4">V_0280A0_COLOR_4_4</dfn>                         0x00000002</u></td></tr>
<tr><th id="1901">1901</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_3_3_2" data-ref="_M/V_0280A0_COLOR_3_3_2">V_0280A0_COLOR_3_3_2</dfn>                       0x00000003</u></td></tr>
<tr><th id="1902">1902</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_16" data-ref="_M/V_0280A0_COLOR_16">V_0280A0_COLOR_16</dfn>                          0x00000005</u></td></tr>
<tr><th id="1903">1903</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_16_FLOAT" data-ref="_M/V_0280A0_COLOR_16_FLOAT">V_0280A0_COLOR_16_FLOAT</dfn>                    0x00000006</u></td></tr>
<tr><th id="1904">1904</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_8_8" data-ref="_M/V_0280A0_COLOR_8_8">V_0280A0_COLOR_8_8</dfn>                         0x00000007</u></td></tr>
<tr><th id="1905">1905</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_5_6_5" data-ref="_M/V_0280A0_COLOR_5_6_5">V_0280A0_COLOR_5_6_5</dfn>                       0x00000008</u></td></tr>
<tr><th id="1906">1906</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_6_5_5" data-ref="_M/V_0280A0_COLOR_6_5_5">V_0280A0_COLOR_6_5_5</dfn>                       0x00000009</u></td></tr>
<tr><th id="1907">1907</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_1_5_5_5" data-ref="_M/V_0280A0_COLOR_1_5_5_5">V_0280A0_COLOR_1_5_5_5</dfn>                     0x0000000A</u></td></tr>
<tr><th id="1908">1908</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_4_4_4_4" data-ref="_M/V_0280A0_COLOR_4_4_4_4">V_0280A0_COLOR_4_4_4_4</dfn>                     0x0000000B</u></td></tr>
<tr><th id="1909">1909</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_5_5_5_1" data-ref="_M/V_0280A0_COLOR_5_5_5_1">V_0280A0_COLOR_5_5_5_1</dfn>                     0x0000000C</u></td></tr>
<tr><th id="1910">1910</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_32" data-ref="_M/V_0280A0_COLOR_32">V_0280A0_COLOR_32</dfn>                          0x0000000D</u></td></tr>
<tr><th id="1911">1911</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_32_FLOAT" data-ref="_M/V_0280A0_COLOR_32_FLOAT">V_0280A0_COLOR_32_FLOAT</dfn>                    0x0000000E</u></td></tr>
<tr><th id="1912">1912</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_16_16" data-ref="_M/V_0280A0_COLOR_16_16">V_0280A0_COLOR_16_16</dfn>                       0x0000000F</u></td></tr>
<tr><th id="1913">1913</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_16_16_FLOAT" data-ref="_M/V_0280A0_COLOR_16_16_FLOAT">V_0280A0_COLOR_16_16_FLOAT</dfn>                 0x00000010</u></td></tr>
<tr><th id="1914">1914</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_8_24" data-ref="_M/V_0280A0_COLOR_8_24">V_0280A0_COLOR_8_24</dfn>                        0x00000011</u></td></tr>
<tr><th id="1915">1915</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_8_24_FLOAT" data-ref="_M/V_0280A0_COLOR_8_24_FLOAT">V_0280A0_COLOR_8_24_FLOAT</dfn>                  0x00000012</u></td></tr>
<tr><th id="1916">1916</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_24_8" data-ref="_M/V_0280A0_COLOR_24_8">V_0280A0_COLOR_24_8</dfn>                        0x00000013</u></td></tr>
<tr><th id="1917">1917</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_24_8_FLOAT" data-ref="_M/V_0280A0_COLOR_24_8_FLOAT">V_0280A0_COLOR_24_8_FLOAT</dfn>                  0x00000014</u></td></tr>
<tr><th id="1918">1918</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_10_11_11" data-ref="_M/V_0280A0_COLOR_10_11_11">V_0280A0_COLOR_10_11_11</dfn>                    0x00000015</u></td></tr>
<tr><th id="1919">1919</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_10_11_11_FLOAT" data-ref="_M/V_0280A0_COLOR_10_11_11_FLOAT">V_0280A0_COLOR_10_11_11_FLOAT</dfn>              0x00000016</u></td></tr>
<tr><th id="1920">1920</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_11_11_10" data-ref="_M/V_0280A0_COLOR_11_11_10">V_0280A0_COLOR_11_11_10</dfn>                    0x00000017</u></td></tr>
<tr><th id="1921">1921</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_11_11_10_FLOAT" data-ref="_M/V_0280A0_COLOR_11_11_10_FLOAT">V_0280A0_COLOR_11_11_10_FLOAT</dfn>              0x00000018</u></td></tr>
<tr><th id="1922">1922</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_2_10_10_10" data-ref="_M/V_0280A0_COLOR_2_10_10_10">V_0280A0_COLOR_2_10_10_10</dfn>                  0x00000019</u></td></tr>
<tr><th id="1923">1923</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_8_8_8_8" data-ref="_M/V_0280A0_COLOR_8_8_8_8">V_0280A0_COLOR_8_8_8_8</dfn>                     0x0000001A</u></td></tr>
<tr><th id="1924">1924</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_10_10_10_2" data-ref="_M/V_0280A0_COLOR_10_10_10_2">V_0280A0_COLOR_10_10_10_2</dfn>                  0x0000001B</u></td></tr>
<tr><th id="1925">1925</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_X24_8_32_FLOAT" data-ref="_M/V_0280A0_COLOR_X24_8_32_FLOAT">V_0280A0_COLOR_X24_8_32_FLOAT</dfn>              0x0000001C</u></td></tr>
<tr><th id="1926">1926</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_32_32" data-ref="_M/V_0280A0_COLOR_32_32">V_0280A0_COLOR_32_32</dfn>                       0x0000001D</u></td></tr>
<tr><th id="1927">1927</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_32_32_FLOAT" data-ref="_M/V_0280A0_COLOR_32_32_FLOAT">V_0280A0_COLOR_32_32_FLOAT</dfn>                 0x0000001E</u></td></tr>
<tr><th id="1928">1928</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_16_16_16_16" data-ref="_M/V_0280A0_COLOR_16_16_16_16">V_0280A0_COLOR_16_16_16_16</dfn>                 0x0000001F</u></td></tr>
<tr><th id="1929">1929</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_16_16_16_16_FLOAT" data-ref="_M/V_0280A0_COLOR_16_16_16_16_FLOAT">V_0280A0_COLOR_16_16_16_16_FLOAT</dfn>           0x00000020</u></td></tr>
<tr><th id="1930">1930</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_32_32_32_32" data-ref="_M/V_0280A0_COLOR_32_32_32_32">V_0280A0_COLOR_32_32_32_32</dfn>                 0x00000022</u></td></tr>
<tr><th id="1931">1931</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_COLOR_32_32_32_32_FLOAT" data-ref="_M/V_0280A0_COLOR_32_32_32_32_FLOAT">V_0280A0_COLOR_32_32_32_32_FLOAT</dfn>           0x00000023</u></td></tr>
<tr><th id="1932">1932</th><td><u>#define   <dfn class="macro" id="_M/S_0280A0_ARRAY_MODE" data-ref="_M/S_0280A0_ARRAY_MODE">S_0280A0_ARRAY_MODE</dfn>(x)                       (((x) &amp; 0xF) &lt;&lt; 8)</u></td></tr>
<tr><th id="1933">1933</th><td><u>#define   <dfn class="macro" id="_M/G_0280A0_ARRAY_MODE" data-ref="_M/G_0280A0_ARRAY_MODE">G_0280A0_ARRAY_MODE</dfn>(x)                       (((x) &gt;&gt; 8) &amp; 0xF)</u></td></tr>
<tr><th id="1934">1934</th><td><u>#define   <dfn class="macro" id="_M/C_0280A0_ARRAY_MODE" data-ref="_M/C_0280A0_ARRAY_MODE">C_0280A0_ARRAY_MODE</dfn>                          0xFFFFF0FF</u></td></tr>
<tr><th id="1935">1935</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_ARRAY_LINEAR_GENERAL" data-ref="_M/V_0280A0_ARRAY_LINEAR_GENERAL">V_0280A0_ARRAY_LINEAR_GENERAL</dfn>              0x00000000</u></td></tr>
<tr><th id="1936">1936</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_ARRAY_LINEAR_ALIGNED" data-ref="_M/V_0280A0_ARRAY_LINEAR_ALIGNED">V_0280A0_ARRAY_LINEAR_ALIGNED</dfn>              0x00000001</u></td></tr>
<tr><th id="1937">1937</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_ARRAY_1D_TILED_THIN1" data-ref="_M/V_0280A0_ARRAY_1D_TILED_THIN1">V_0280A0_ARRAY_1D_TILED_THIN1</dfn>              0x00000002</u></td></tr>
<tr><th id="1938">1938</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_ARRAY_2D_TILED_THIN1" data-ref="_M/V_0280A0_ARRAY_2D_TILED_THIN1">V_0280A0_ARRAY_2D_TILED_THIN1</dfn>              0x00000004</u></td></tr>
<tr><th id="1939">1939</th><td><u>#define   <dfn class="macro" id="_M/S_0280A0_NUMBER_TYPE" data-ref="_M/S_0280A0_NUMBER_TYPE">S_0280A0_NUMBER_TYPE</dfn>(x)                      (((x) &amp; 0x7) &lt;&lt; 12)</u></td></tr>
<tr><th id="1940">1940</th><td><u>#define   <dfn class="macro" id="_M/G_0280A0_NUMBER_TYPE" data-ref="_M/G_0280A0_NUMBER_TYPE">G_0280A0_NUMBER_TYPE</dfn>(x)                      (((x) &gt;&gt; 12) &amp; 0x7)</u></td></tr>
<tr><th id="1941">1941</th><td><u>#define   <dfn class="macro" id="_M/C_0280A0_NUMBER_TYPE" data-ref="_M/C_0280A0_NUMBER_TYPE">C_0280A0_NUMBER_TYPE</dfn>                         0xFFFF8FFF</u></td></tr>
<tr><th id="1942">1942</th><td><u>#define   <dfn class="macro" id="_M/S_0280A0_READ_SIZE" data-ref="_M/S_0280A0_READ_SIZE">S_0280A0_READ_SIZE</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 15)</u></td></tr>
<tr><th id="1943">1943</th><td><u>#define   <dfn class="macro" id="_M/G_0280A0_READ_SIZE" data-ref="_M/G_0280A0_READ_SIZE">G_0280A0_READ_SIZE</dfn>(x)                        (((x) &gt;&gt; 15) &amp; 0x1)</u></td></tr>
<tr><th id="1944">1944</th><td><u>#define   <dfn class="macro" id="_M/C_0280A0_READ_SIZE" data-ref="_M/C_0280A0_READ_SIZE">C_0280A0_READ_SIZE</dfn>                           0xFFFF7FFF</u></td></tr>
<tr><th id="1945">1945</th><td><u>#define   <dfn class="macro" id="_M/S_0280A0_COMP_SWAP" data-ref="_M/S_0280A0_COMP_SWAP">S_0280A0_COMP_SWAP</dfn>(x)                        (((x) &amp; 0x3) &lt;&lt; 16)</u></td></tr>
<tr><th id="1946">1946</th><td><u>#define   <dfn class="macro" id="_M/G_0280A0_COMP_SWAP" data-ref="_M/G_0280A0_COMP_SWAP">G_0280A0_COMP_SWAP</dfn>(x)                        (((x) &gt;&gt; 16) &amp; 0x3)</u></td></tr>
<tr><th id="1947">1947</th><td><u>#define   <dfn class="macro" id="_M/C_0280A0_COMP_SWAP" data-ref="_M/C_0280A0_COMP_SWAP">C_0280A0_COMP_SWAP</dfn>                           0xFFFCFFFF</u></td></tr>
<tr><th id="1948">1948</th><td><u>#define   <dfn class="macro" id="_M/S_0280A0_TILE_MODE" data-ref="_M/S_0280A0_TILE_MODE">S_0280A0_TILE_MODE</dfn>(x)                        (((x) &amp; 0x3) &lt;&lt; 18)</u></td></tr>
<tr><th id="1949">1949</th><td><u>#define   <dfn class="macro" id="_M/G_0280A0_TILE_MODE" data-ref="_M/G_0280A0_TILE_MODE">G_0280A0_TILE_MODE</dfn>(x)                        (((x) &gt;&gt; 18) &amp; 0x3)</u></td></tr>
<tr><th id="1950">1950</th><td><u>#define   <dfn class="macro" id="_M/C_0280A0_TILE_MODE" data-ref="_M/C_0280A0_TILE_MODE">C_0280A0_TILE_MODE</dfn>                           0xFFF3FFFF</u></td></tr>
<tr><th id="1951">1951</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_TILE_DISABLE" data-ref="_M/V_0280A0_TILE_DISABLE">V_0280A0_TILE_DISABLE</dfn>			0</u></td></tr>
<tr><th id="1952">1952</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_CLEAR_ENABLE" data-ref="_M/V_0280A0_CLEAR_ENABLE">V_0280A0_CLEAR_ENABLE</dfn>			1</u></td></tr>
<tr><th id="1953">1953</th><td><u>#define     <dfn class="macro" id="_M/V_0280A0_FRAG_ENABLE" data-ref="_M/V_0280A0_FRAG_ENABLE">V_0280A0_FRAG_ENABLE</dfn>			2</u></td></tr>
<tr><th id="1954">1954</th><td><u>#define   <dfn class="macro" id="_M/S_0280A0_BLEND_CLAMP" data-ref="_M/S_0280A0_BLEND_CLAMP">S_0280A0_BLEND_CLAMP</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 20)</u></td></tr>
<tr><th id="1955">1955</th><td><u>#define   <dfn class="macro" id="_M/G_0280A0_BLEND_CLAMP" data-ref="_M/G_0280A0_BLEND_CLAMP">G_0280A0_BLEND_CLAMP</dfn>(x)                      (((x) &gt;&gt; 20) &amp; 0x1)</u></td></tr>
<tr><th id="1956">1956</th><td><u>#define   <dfn class="macro" id="_M/C_0280A0_BLEND_CLAMP" data-ref="_M/C_0280A0_BLEND_CLAMP">C_0280A0_BLEND_CLAMP</dfn>                         0xFFEFFFFF</u></td></tr>
<tr><th id="1957">1957</th><td><u>#define   <dfn class="macro" id="_M/S_0280A0_CLEAR_COLOR" data-ref="_M/S_0280A0_CLEAR_COLOR">S_0280A0_CLEAR_COLOR</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 21)</u></td></tr>
<tr><th id="1958">1958</th><td><u>#define   <dfn class="macro" id="_M/G_0280A0_CLEAR_COLOR" data-ref="_M/G_0280A0_CLEAR_COLOR">G_0280A0_CLEAR_COLOR</dfn>(x)                      (((x) &gt;&gt; 21) &amp; 0x1)</u></td></tr>
<tr><th id="1959">1959</th><td><u>#define   <dfn class="macro" id="_M/C_0280A0_CLEAR_COLOR" data-ref="_M/C_0280A0_CLEAR_COLOR">C_0280A0_CLEAR_COLOR</dfn>                         0xFFDFFFFF</u></td></tr>
<tr><th id="1960">1960</th><td><u>#define   <dfn class="macro" id="_M/S_0280A0_BLEND_BYPASS" data-ref="_M/S_0280A0_BLEND_BYPASS">S_0280A0_BLEND_BYPASS</dfn>(x)                     (((x) &amp; 0x1) &lt;&lt; 22)</u></td></tr>
<tr><th id="1961">1961</th><td><u>#define   <dfn class="macro" id="_M/G_0280A0_BLEND_BYPASS" data-ref="_M/G_0280A0_BLEND_BYPASS">G_0280A0_BLEND_BYPASS</dfn>(x)                     (((x) &gt;&gt; 22) &amp; 0x1)</u></td></tr>
<tr><th id="1962">1962</th><td><u>#define   <dfn class="macro" id="_M/C_0280A0_BLEND_BYPASS" data-ref="_M/C_0280A0_BLEND_BYPASS">C_0280A0_BLEND_BYPASS</dfn>                        0xFFBFFFFF</u></td></tr>
<tr><th id="1963">1963</th><td><u>#define   <dfn class="macro" id="_M/S_0280A0_BLEND_FLOAT32" data-ref="_M/S_0280A0_BLEND_FLOAT32">S_0280A0_BLEND_FLOAT32</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 23)</u></td></tr>
<tr><th id="1964">1964</th><td><u>#define   <dfn class="macro" id="_M/G_0280A0_BLEND_FLOAT32" data-ref="_M/G_0280A0_BLEND_FLOAT32">G_0280A0_BLEND_FLOAT32</dfn>(x)                    (((x) &gt;&gt; 23) &amp; 0x1)</u></td></tr>
<tr><th id="1965">1965</th><td><u>#define   <dfn class="macro" id="_M/C_0280A0_BLEND_FLOAT32" data-ref="_M/C_0280A0_BLEND_FLOAT32">C_0280A0_BLEND_FLOAT32</dfn>                       0xFF7FFFFF</u></td></tr>
<tr><th id="1966">1966</th><td><u>#define   <dfn class="macro" id="_M/S_0280A0_SIMPLE_FLOAT" data-ref="_M/S_0280A0_SIMPLE_FLOAT">S_0280A0_SIMPLE_FLOAT</dfn>(x)                     (((x) &amp; 0x1) &lt;&lt; 24)</u></td></tr>
<tr><th id="1967">1967</th><td><u>#define   <dfn class="macro" id="_M/G_0280A0_SIMPLE_FLOAT" data-ref="_M/G_0280A0_SIMPLE_FLOAT">G_0280A0_SIMPLE_FLOAT</dfn>(x)                     (((x) &gt;&gt; 24) &amp; 0x1)</u></td></tr>
<tr><th id="1968">1968</th><td><u>#define   <dfn class="macro" id="_M/C_0280A0_SIMPLE_FLOAT" data-ref="_M/C_0280A0_SIMPLE_FLOAT">C_0280A0_SIMPLE_FLOAT</dfn>                        0xFEFFFFFF</u></td></tr>
<tr><th id="1969">1969</th><td><u>#define   <dfn class="macro" id="_M/S_0280A0_ROUND_MODE" data-ref="_M/S_0280A0_ROUND_MODE">S_0280A0_ROUND_MODE</dfn>(x)                       (((x) &amp; 0x1) &lt;&lt; 25)</u></td></tr>
<tr><th id="1970">1970</th><td><u>#define   <dfn class="macro" id="_M/G_0280A0_ROUND_MODE" data-ref="_M/G_0280A0_ROUND_MODE">G_0280A0_ROUND_MODE</dfn>(x)                       (((x) &gt;&gt; 25) &amp; 0x1)</u></td></tr>
<tr><th id="1971">1971</th><td><u>#define   <dfn class="macro" id="_M/C_0280A0_ROUND_MODE" data-ref="_M/C_0280A0_ROUND_MODE">C_0280A0_ROUND_MODE</dfn>                          0xFDFFFFFF</u></td></tr>
<tr><th id="1972">1972</th><td><u>#define   <dfn class="macro" id="_M/S_0280A0_TILE_COMPACT" data-ref="_M/S_0280A0_TILE_COMPACT">S_0280A0_TILE_COMPACT</dfn>(x)                     (((x) &amp; 0x1) &lt;&lt; 26)</u></td></tr>
<tr><th id="1973">1973</th><td><u>#define   <dfn class="macro" id="_M/G_0280A0_TILE_COMPACT" data-ref="_M/G_0280A0_TILE_COMPACT">G_0280A0_TILE_COMPACT</dfn>(x)                     (((x) &gt;&gt; 26) &amp; 0x1)</u></td></tr>
<tr><th id="1974">1974</th><td><u>#define   <dfn class="macro" id="_M/C_0280A0_TILE_COMPACT" data-ref="_M/C_0280A0_TILE_COMPACT">C_0280A0_TILE_COMPACT</dfn>                        0xFBFFFFFF</u></td></tr>
<tr><th id="1975">1975</th><td><u>#define   <dfn class="macro" id="_M/S_0280A0_SOURCE_FORMAT" data-ref="_M/S_0280A0_SOURCE_FORMAT">S_0280A0_SOURCE_FORMAT</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 27)</u></td></tr>
<tr><th id="1976">1976</th><td><u>#define   <dfn class="macro" id="_M/G_0280A0_SOURCE_FORMAT" data-ref="_M/G_0280A0_SOURCE_FORMAT">G_0280A0_SOURCE_FORMAT</dfn>(x)                    (((x) &gt;&gt; 27) &amp; 0x1)</u></td></tr>
<tr><th id="1977">1977</th><td><u>#define   <dfn class="macro" id="_M/C_0280A0_SOURCE_FORMAT" data-ref="_M/C_0280A0_SOURCE_FORMAT">C_0280A0_SOURCE_FORMAT</dfn>                       0xF7FFFFFF</u></td></tr>
<tr><th id="1978">1978</th><td><u>#define <dfn class="macro" id="_M/R_0280A4_CB_COLOR1_INFO" data-ref="_M/R_0280A4_CB_COLOR1_INFO">R_0280A4_CB_COLOR1_INFO</dfn>                      0x0280A4</u></td></tr>
<tr><th id="1979">1979</th><td><u>#define <dfn class="macro" id="_M/R_0280A8_CB_COLOR2_INFO" data-ref="_M/R_0280A8_CB_COLOR2_INFO">R_0280A8_CB_COLOR2_INFO</dfn>                      0x0280A8</u></td></tr>
<tr><th id="1980">1980</th><td><u>#define <dfn class="macro" id="_M/R_0280AC_CB_COLOR3_INFO" data-ref="_M/R_0280AC_CB_COLOR3_INFO">R_0280AC_CB_COLOR3_INFO</dfn>                      0x0280AC</u></td></tr>
<tr><th id="1981">1981</th><td><u>#define <dfn class="macro" id="_M/R_0280B0_CB_COLOR4_INFO" data-ref="_M/R_0280B0_CB_COLOR4_INFO">R_0280B0_CB_COLOR4_INFO</dfn>                      0x0280B0</u></td></tr>
<tr><th id="1982">1982</th><td><u>#define <dfn class="macro" id="_M/R_0280B4_CB_COLOR5_INFO" data-ref="_M/R_0280B4_CB_COLOR5_INFO">R_0280B4_CB_COLOR5_INFO</dfn>                      0x0280B4</u></td></tr>
<tr><th id="1983">1983</th><td><u>#define <dfn class="macro" id="_M/R_0280B8_CB_COLOR6_INFO" data-ref="_M/R_0280B8_CB_COLOR6_INFO">R_0280B8_CB_COLOR6_INFO</dfn>                      0x0280B8</u></td></tr>
<tr><th id="1984">1984</th><td><u>#define <dfn class="macro" id="_M/R_0280BC_CB_COLOR7_INFO" data-ref="_M/R_0280BC_CB_COLOR7_INFO">R_0280BC_CB_COLOR7_INFO</dfn>                      0x0280BC</u></td></tr>
<tr><th id="1985">1985</th><td><u>#define <dfn class="macro" id="_M/R_028060_CB_COLOR0_SIZE" data-ref="_M/R_028060_CB_COLOR0_SIZE">R_028060_CB_COLOR0_SIZE</dfn>                      0x028060</u></td></tr>
<tr><th id="1986">1986</th><td><u>#define   <dfn class="macro" id="_M/S_028060_PITCH_TILE_MAX" data-ref="_M/S_028060_PITCH_TILE_MAX">S_028060_PITCH_TILE_MAX</dfn>(x)                   (((x) &amp; 0x3FF) &lt;&lt; 0)</u></td></tr>
<tr><th id="1987">1987</th><td><u>#define   <dfn class="macro" id="_M/G_028060_PITCH_TILE_MAX" data-ref="_M/G_028060_PITCH_TILE_MAX">G_028060_PITCH_TILE_MAX</dfn>(x)                   (((x) &gt;&gt; 0) &amp; 0x3FF)</u></td></tr>
<tr><th id="1988">1988</th><td><u>#define   <dfn class="macro" id="_M/C_028060_PITCH_TILE_MAX" data-ref="_M/C_028060_PITCH_TILE_MAX">C_028060_PITCH_TILE_MAX</dfn>                      0xFFFFFC00</u></td></tr>
<tr><th id="1989">1989</th><td><u>#define   <dfn class="macro" id="_M/S_028060_SLICE_TILE_MAX" data-ref="_M/S_028060_SLICE_TILE_MAX">S_028060_SLICE_TILE_MAX</dfn>(x)                   (((x) &amp; 0xFFFFF) &lt;&lt; 10)</u></td></tr>
<tr><th id="1990">1990</th><td><u>#define   <dfn class="macro" id="_M/G_028060_SLICE_TILE_MAX" data-ref="_M/G_028060_SLICE_TILE_MAX">G_028060_SLICE_TILE_MAX</dfn>(x)                   (((x) &gt;&gt; 10) &amp; 0xFFFFF)</u></td></tr>
<tr><th id="1991">1991</th><td><u>#define   <dfn class="macro" id="_M/C_028060_SLICE_TILE_MAX" data-ref="_M/C_028060_SLICE_TILE_MAX">C_028060_SLICE_TILE_MAX</dfn>                      0xC00003FF</u></td></tr>
<tr><th id="1992">1992</th><td><u>#define <dfn class="macro" id="_M/R_028064_CB_COLOR1_SIZE" data-ref="_M/R_028064_CB_COLOR1_SIZE">R_028064_CB_COLOR1_SIZE</dfn>                      0x028064</u></td></tr>
<tr><th id="1993">1993</th><td><u>#define <dfn class="macro" id="_M/R_028068_CB_COLOR2_SIZE" data-ref="_M/R_028068_CB_COLOR2_SIZE">R_028068_CB_COLOR2_SIZE</dfn>                      0x028068</u></td></tr>
<tr><th id="1994">1994</th><td><u>#define <dfn class="macro" id="_M/R_02806C_CB_COLOR3_SIZE" data-ref="_M/R_02806C_CB_COLOR3_SIZE">R_02806C_CB_COLOR3_SIZE</dfn>                      0x02806C</u></td></tr>
<tr><th id="1995">1995</th><td><u>#define <dfn class="macro" id="_M/R_028070_CB_COLOR4_SIZE" data-ref="_M/R_028070_CB_COLOR4_SIZE">R_028070_CB_COLOR4_SIZE</dfn>                      0x028070</u></td></tr>
<tr><th id="1996">1996</th><td><u>#define <dfn class="macro" id="_M/R_028074_CB_COLOR5_SIZE" data-ref="_M/R_028074_CB_COLOR5_SIZE">R_028074_CB_COLOR5_SIZE</dfn>                      0x028074</u></td></tr>
<tr><th id="1997">1997</th><td><u>#define <dfn class="macro" id="_M/R_028078_CB_COLOR6_SIZE" data-ref="_M/R_028078_CB_COLOR6_SIZE">R_028078_CB_COLOR6_SIZE</dfn>                      0x028078</u></td></tr>
<tr><th id="1998">1998</th><td><u>#define <dfn class="macro" id="_M/R_02807C_CB_COLOR7_SIZE" data-ref="_M/R_02807C_CB_COLOR7_SIZE">R_02807C_CB_COLOR7_SIZE</dfn>                      0x02807C</u></td></tr>
<tr><th id="1999">1999</th><td><u>#define <dfn class="macro" id="_M/R_028238_CB_TARGET_MASK" data-ref="_M/R_028238_CB_TARGET_MASK">R_028238_CB_TARGET_MASK</dfn>                      0x028238</u></td></tr>
<tr><th id="2000">2000</th><td><u>#define   <dfn class="macro" id="_M/S_028238_TARGET0_ENABLE" data-ref="_M/S_028238_TARGET0_ENABLE">S_028238_TARGET0_ENABLE</dfn>(x)                   (((x) &amp; 0xF) &lt;&lt; 0)</u></td></tr>
<tr><th id="2001">2001</th><td><u>#define   <dfn class="macro" id="_M/G_028238_TARGET0_ENABLE" data-ref="_M/G_028238_TARGET0_ENABLE">G_028238_TARGET0_ENABLE</dfn>(x)                   (((x) &gt;&gt; 0) &amp; 0xF)</u></td></tr>
<tr><th id="2002">2002</th><td><u>#define   <dfn class="macro" id="_M/C_028238_TARGET0_ENABLE" data-ref="_M/C_028238_TARGET0_ENABLE">C_028238_TARGET0_ENABLE</dfn>                      0xFFFFFFF0</u></td></tr>
<tr><th id="2003">2003</th><td><u>#define   <dfn class="macro" id="_M/S_028238_TARGET1_ENABLE" data-ref="_M/S_028238_TARGET1_ENABLE">S_028238_TARGET1_ENABLE</dfn>(x)                   (((x) &amp; 0xF) &lt;&lt; 4)</u></td></tr>
<tr><th id="2004">2004</th><td><u>#define   <dfn class="macro" id="_M/G_028238_TARGET1_ENABLE" data-ref="_M/G_028238_TARGET1_ENABLE">G_028238_TARGET1_ENABLE</dfn>(x)                   (((x) &gt;&gt; 4) &amp; 0xF)</u></td></tr>
<tr><th id="2005">2005</th><td><u>#define   <dfn class="macro" id="_M/C_028238_TARGET1_ENABLE" data-ref="_M/C_028238_TARGET1_ENABLE">C_028238_TARGET1_ENABLE</dfn>                      0xFFFFFF0F</u></td></tr>
<tr><th id="2006">2006</th><td><u>#define   <dfn class="macro" id="_M/S_028238_TARGET2_ENABLE" data-ref="_M/S_028238_TARGET2_ENABLE">S_028238_TARGET2_ENABLE</dfn>(x)                   (((x) &amp; 0xF) &lt;&lt; 8)</u></td></tr>
<tr><th id="2007">2007</th><td><u>#define   <dfn class="macro" id="_M/G_028238_TARGET2_ENABLE" data-ref="_M/G_028238_TARGET2_ENABLE">G_028238_TARGET2_ENABLE</dfn>(x)                   (((x) &gt;&gt; 8) &amp; 0xF)</u></td></tr>
<tr><th id="2008">2008</th><td><u>#define   <dfn class="macro" id="_M/C_028238_TARGET2_ENABLE" data-ref="_M/C_028238_TARGET2_ENABLE">C_028238_TARGET2_ENABLE</dfn>                      0xFFFFF0FF</u></td></tr>
<tr><th id="2009">2009</th><td><u>#define   <dfn class="macro" id="_M/S_028238_TARGET3_ENABLE" data-ref="_M/S_028238_TARGET3_ENABLE">S_028238_TARGET3_ENABLE</dfn>(x)                   (((x) &amp; 0xF) &lt;&lt; 12)</u></td></tr>
<tr><th id="2010">2010</th><td><u>#define   <dfn class="macro" id="_M/G_028238_TARGET3_ENABLE" data-ref="_M/G_028238_TARGET3_ENABLE">G_028238_TARGET3_ENABLE</dfn>(x)                   (((x) &gt;&gt; 12) &amp; 0xF)</u></td></tr>
<tr><th id="2011">2011</th><td><u>#define   <dfn class="macro" id="_M/C_028238_TARGET3_ENABLE" data-ref="_M/C_028238_TARGET3_ENABLE">C_028238_TARGET3_ENABLE</dfn>                      0xFFFF0FFF</u></td></tr>
<tr><th id="2012">2012</th><td><u>#define   <dfn class="macro" id="_M/S_028238_TARGET4_ENABLE" data-ref="_M/S_028238_TARGET4_ENABLE">S_028238_TARGET4_ENABLE</dfn>(x)                   (((x) &amp; 0xF) &lt;&lt; 16)</u></td></tr>
<tr><th id="2013">2013</th><td><u>#define   <dfn class="macro" id="_M/G_028238_TARGET4_ENABLE" data-ref="_M/G_028238_TARGET4_ENABLE">G_028238_TARGET4_ENABLE</dfn>(x)                   (((x) &gt;&gt; 16) &amp; 0xF)</u></td></tr>
<tr><th id="2014">2014</th><td><u>#define   <dfn class="macro" id="_M/C_028238_TARGET4_ENABLE" data-ref="_M/C_028238_TARGET4_ENABLE">C_028238_TARGET4_ENABLE</dfn>                      0xFFF0FFFF</u></td></tr>
<tr><th id="2015">2015</th><td><u>#define   <dfn class="macro" id="_M/S_028238_TARGET5_ENABLE" data-ref="_M/S_028238_TARGET5_ENABLE">S_028238_TARGET5_ENABLE</dfn>(x)                   (((x) &amp; 0xF) &lt;&lt; 20)</u></td></tr>
<tr><th id="2016">2016</th><td><u>#define   <dfn class="macro" id="_M/G_028238_TARGET5_ENABLE" data-ref="_M/G_028238_TARGET5_ENABLE">G_028238_TARGET5_ENABLE</dfn>(x)                   (((x) &gt;&gt; 20) &amp; 0xF)</u></td></tr>
<tr><th id="2017">2017</th><td><u>#define   <dfn class="macro" id="_M/C_028238_TARGET5_ENABLE" data-ref="_M/C_028238_TARGET5_ENABLE">C_028238_TARGET5_ENABLE</dfn>                      0xFF0FFFFF</u></td></tr>
<tr><th id="2018">2018</th><td><u>#define   <dfn class="macro" id="_M/S_028238_TARGET6_ENABLE" data-ref="_M/S_028238_TARGET6_ENABLE">S_028238_TARGET6_ENABLE</dfn>(x)                   (((x) &amp; 0xF) &lt;&lt; 24)</u></td></tr>
<tr><th id="2019">2019</th><td><u>#define   <dfn class="macro" id="_M/G_028238_TARGET6_ENABLE" data-ref="_M/G_028238_TARGET6_ENABLE">G_028238_TARGET6_ENABLE</dfn>(x)                   (((x) &gt;&gt; 24) &amp; 0xF)</u></td></tr>
<tr><th id="2020">2020</th><td><u>#define   <dfn class="macro" id="_M/C_028238_TARGET6_ENABLE" data-ref="_M/C_028238_TARGET6_ENABLE">C_028238_TARGET6_ENABLE</dfn>                      0xF0FFFFFF</u></td></tr>
<tr><th id="2021">2021</th><td><u>#define   <dfn class="macro" id="_M/S_028238_TARGET7_ENABLE" data-ref="_M/S_028238_TARGET7_ENABLE">S_028238_TARGET7_ENABLE</dfn>(x)                   (((x) &amp; 0xF) &lt;&lt; 28)</u></td></tr>
<tr><th id="2022">2022</th><td><u>#define   <dfn class="macro" id="_M/G_028238_TARGET7_ENABLE" data-ref="_M/G_028238_TARGET7_ENABLE">G_028238_TARGET7_ENABLE</dfn>(x)                   (((x) &gt;&gt; 28) &amp; 0xF)</u></td></tr>
<tr><th id="2023">2023</th><td><u>#define   <dfn class="macro" id="_M/C_028238_TARGET7_ENABLE" data-ref="_M/C_028238_TARGET7_ENABLE">C_028238_TARGET7_ENABLE</dfn>                      0x0FFFFFFF</u></td></tr>
<tr><th id="2024">2024</th><td><u>#define <dfn class="macro" id="_M/R_02823C_CB_SHADER_MASK" data-ref="_M/R_02823C_CB_SHADER_MASK">R_02823C_CB_SHADER_MASK</dfn>                      0x02823C</u></td></tr>
<tr><th id="2025">2025</th><td><u>#define   <dfn class="macro" id="_M/S_02823C_OUTPUT0_ENABLE" data-ref="_M/S_02823C_OUTPUT0_ENABLE">S_02823C_OUTPUT0_ENABLE</dfn>(x)                   (((x) &amp; 0xF) &lt;&lt; 0)</u></td></tr>
<tr><th id="2026">2026</th><td><u>#define   <dfn class="macro" id="_M/G_02823C_OUTPUT0_ENABLE" data-ref="_M/G_02823C_OUTPUT0_ENABLE">G_02823C_OUTPUT0_ENABLE</dfn>(x)                   (((x) &gt;&gt; 0) &amp; 0xF)</u></td></tr>
<tr><th id="2027">2027</th><td><u>#define   <dfn class="macro" id="_M/C_02823C_OUTPUT0_ENABLE" data-ref="_M/C_02823C_OUTPUT0_ENABLE">C_02823C_OUTPUT0_ENABLE</dfn>                      0xFFFFFFF0</u></td></tr>
<tr><th id="2028">2028</th><td><u>#define   <dfn class="macro" id="_M/S_02823C_OUTPUT1_ENABLE" data-ref="_M/S_02823C_OUTPUT1_ENABLE">S_02823C_OUTPUT1_ENABLE</dfn>(x)                   (((x) &amp; 0xF) &lt;&lt; 4)</u></td></tr>
<tr><th id="2029">2029</th><td><u>#define   <dfn class="macro" id="_M/G_02823C_OUTPUT1_ENABLE" data-ref="_M/G_02823C_OUTPUT1_ENABLE">G_02823C_OUTPUT1_ENABLE</dfn>(x)                   (((x) &gt;&gt; 4) &amp; 0xF)</u></td></tr>
<tr><th id="2030">2030</th><td><u>#define   <dfn class="macro" id="_M/C_02823C_OUTPUT1_ENABLE" data-ref="_M/C_02823C_OUTPUT1_ENABLE">C_02823C_OUTPUT1_ENABLE</dfn>                      0xFFFFFF0F</u></td></tr>
<tr><th id="2031">2031</th><td><u>#define   <dfn class="macro" id="_M/S_02823C_OUTPUT2_ENABLE" data-ref="_M/S_02823C_OUTPUT2_ENABLE">S_02823C_OUTPUT2_ENABLE</dfn>(x)                   (((x) &amp; 0xF) &lt;&lt; 8)</u></td></tr>
<tr><th id="2032">2032</th><td><u>#define   <dfn class="macro" id="_M/G_02823C_OUTPUT2_ENABLE" data-ref="_M/G_02823C_OUTPUT2_ENABLE">G_02823C_OUTPUT2_ENABLE</dfn>(x)                   (((x) &gt;&gt; 8) &amp; 0xF)</u></td></tr>
<tr><th id="2033">2033</th><td><u>#define   <dfn class="macro" id="_M/C_02823C_OUTPUT2_ENABLE" data-ref="_M/C_02823C_OUTPUT2_ENABLE">C_02823C_OUTPUT2_ENABLE</dfn>                      0xFFFFF0FF</u></td></tr>
<tr><th id="2034">2034</th><td><u>#define   <dfn class="macro" id="_M/S_02823C_OUTPUT3_ENABLE" data-ref="_M/S_02823C_OUTPUT3_ENABLE">S_02823C_OUTPUT3_ENABLE</dfn>(x)                   (((x) &amp; 0xF) &lt;&lt; 12)</u></td></tr>
<tr><th id="2035">2035</th><td><u>#define   <dfn class="macro" id="_M/G_02823C_OUTPUT3_ENABLE" data-ref="_M/G_02823C_OUTPUT3_ENABLE">G_02823C_OUTPUT3_ENABLE</dfn>(x)                   (((x) &gt;&gt; 12) &amp; 0xF)</u></td></tr>
<tr><th id="2036">2036</th><td><u>#define   <dfn class="macro" id="_M/C_02823C_OUTPUT3_ENABLE" data-ref="_M/C_02823C_OUTPUT3_ENABLE">C_02823C_OUTPUT3_ENABLE</dfn>                      0xFFFF0FFF</u></td></tr>
<tr><th id="2037">2037</th><td><u>#define   <dfn class="macro" id="_M/S_02823C_OUTPUT4_ENABLE" data-ref="_M/S_02823C_OUTPUT4_ENABLE">S_02823C_OUTPUT4_ENABLE</dfn>(x)                   (((x) &amp; 0xF) &lt;&lt; 16)</u></td></tr>
<tr><th id="2038">2038</th><td><u>#define   <dfn class="macro" id="_M/G_02823C_OUTPUT4_ENABLE" data-ref="_M/G_02823C_OUTPUT4_ENABLE">G_02823C_OUTPUT4_ENABLE</dfn>(x)                   (((x) &gt;&gt; 16) &amp; 0xF)</u></td></tr>
<tr><th id="2039">2039</th><td><u>#define   <dfn class="macro" id="_M/C_02823C_OUTPUT4_ENABLE" data-ref="_M/C_02823C_OUTPUT4_ENABLE">C_02823C_OUTPUT4_ENABLE</dfn>                      0xFFF0FFFF</u></td></tr>
<tr><th id="2040">2040</th><td><u>#define   <dfn class="macro" id="_M/S_02823C_OUTPUT5_ENABLE" data-ref="_M/S_02823C_OUTPUT5_ENABLE">S_02823C_OUTPUT5_ENABLE</dfn>(x)                   (((x) &amp; 0xF) &lt;&lt; 20)</u></td></tr>
<tr><th id="2041">2041</th><td><u>#define   <dfn class="macro" id="_M/G_02823C_OUTPUT5_ENABLE" data-ref="_M/G_02823C_OUTPUT5_ENABLE">G_02823C_OUTPUT5_ENABLE</dfn>(x)                   (((x) &gt;&gt; 20) &amp; 0xF)</u></td></tr>
<tr><th id="2042">2042</th><td><u>#define   <dfn class="macro" id="_M/C_02823C_OUTPUT5_ENABLE" data-ref="_M/C_02823C_OUTPUT5_ENABLE">C_02823C_OUTPUT5_ENABLE</dfn>                      0xFF0FFFFF</u></td></tr>
<tr><th id="2043">2043</th><td><u>#define   <dfn class="macro" id="_M/S_02823C_OUTPUT6_ENABLE" data-ref="_M/S_02823C_OUTPUT6_ENABLE">S_02823C_OUTPUT6_ENABLE</dfn>(x)                   (((x) &amp; 0xF) &lt;&lt; 24)</u></td></tr>
<tr><th id="2044">2044</th><td><u>#define   <dfn class="macro" id="_M/G_02823C_OUTPUT6_ENABLE" data-ref="_M/G_02823C_OUTPUT6_ENABLE">G_02823C_OUTPUT6_ENABLE</dfn>(x)                   (((x) &gt;&gt; 24) &amp; 0xF)</u></td></tr>
<tr><th id="2045">2045</th><td><u>#define   <dfn class="macro" id="_M/C_02823C_OUTPUT6_ENABLE" data-ref="_M/C_02823C_OUTPUT6_ENABLE">C_02823C_OUTPUT6_ENABLE</dfn>                      0xF0FFFFFF</u></td></tr>
<tr><th id="2046">2046</th><td><u>#define   <dfn class="macro" id="_M/S_02823C_OUTPUT7_ENABLE" data-ref="_M/S_02823C_OUTPUT7_ENABLE">S_02823C_OUTPUT7_ENABLE</dfn>(x)                   (((x) &amp; 0xF) &lt;&lt; 28)</u></td></tr>
<tr><th id="2047">2047</th><td><u>#define   <dfn class="macro" id="_M/G_02823C_OUTPUT7_ENABLE" data-ref="_M/G_02823C_OUTPUT7_ENABLE">G_02823C_OUTPUT7_ENABLE</dfn>(x)                   (((x) &gt;&gt; 28) &amp; 0xF)</u></td></tr>
<tr><th id="2048">2048</th><td><u>#define   <dfn class="macro" id="_M/C_02823C_OUTPUT7_ENABLE" data-ref="_M/C_02823C_OUTPUT7_ENABLE">C_02823C_OUTPUT7_ENABLE</dfn>                      0x0FFFFFFF</u></td></tr>
<tr><th id="2049">2049</th><td><u>#define <dfn class="macro" id="_M/R_028AB0_VGT_STRMOUT_EN" data-ref="_M/R_028AB0_VGT_STRMOUT_EN">R_028AB0_VGT_STRMOUT_EN</dfn>                      0x028AB0</u></td></tr>
<tr><th id="2050">2050</th><td><u>#define   <dfn class="macro" id="_M/S_028AB0_STREAMOUT" data-ref="_M/S_028AB0_STREAMOUT">S_028AB0_STREAMOUT</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="2051">2051</th><td><u>#define   <dfn class="macro" id="_M/G_028AB0_STREAMOUT" data-ref="_M/G_028AB0_STREAMOUT">G_028AB0_STREAMOUT</dfn>(x)                        (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="2052">2052</th><td><u>#define   <dfn class="macro" id="_M/C_028AB0_STREAMOUT" data-ref="_M/C_028AB0_STREAMOUT">C_028AB0_STREAMOUT</dfn>                           0xFFFFFFFE</u></td></tr>
<tr><th id="2053">2053</th><td><u>#define <dfn class="macro" id="_M/R_028B20_VGT_STRMOUT_BUFFER_EN" data-ref="_M/R_028B20_VGT_STRMOUT_BUFFER_EN">R_028B20_VGT_STRMOUT_BUFFER_EN</dfn>               0x028B20</u></td></tr>
<tr><th id="2054">2054</th><td><u>#define   <dfn class="macro" id="_M/S_028B20_BUFFER_0_EN" data-ref="_M/S_028B20_BUFFER_0_EN">S_028B20_BUFFER_0_EN</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="2055">2055</th><td><u>#define   <dfn class="macro" id="_M/G_028B20_BUFFER_0_EN" data-ref="_M/G_028B20_BUFFER_0_EN">G_028B20_BUFFER_0_EN</dfn>(x)                      (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="2056">2056</th><td><u>#define   <dfn class="macro" id="_M/C_028B20_BUFFER_0_EN" data-ref="_M/C_028B20_BUFFER_0_EN">C_028B20_BUFFER_0_EN</dfn>                         0xFFFFFFFE</u></td></tr>
<tr><th id="2057">2057</th><td><u>#define   <dfn class="macro" id="_M/S_028B20_BUFFER_1_EN" data-ref="_M/S_028B20_BUFFER_1_EN">S_028B20_BUFFER_1_EN</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 1)</u></td></tr>
<tr><th id="2058">2058</th><td><u>#define   <dfn class="macro" id="_M/G_028B20_BUFFER_1_EN" data-ref="_M/G_028B20_BUFFER_1_EN">G_028B20_BUFFER_1_EN</dfn>(x)                      (((x) &gt;&gt; 1) &amp; 0x1)</u></td></tr>
<tr><th id="2059">2059</th><td><u>#define   <dfn class="macro" id="_M/C_028B20_BUFFER_1_EN" data-ref="_M/C_028B20_BUFFER_1_EN">C_028B20_BUFFER_1_EN</dfn>                         0xFFFFFFFD</u></td></tr>
<tr><th id="2060">2060</th><td><u>#define   <dfn class="macro" id="_M/S_028B20_BUFFER_2_EN" data-ref="_M/S_028B20_BUFFER_2_EN">S_028B20_BUFFER_2_EN</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 2)</u></td></tr>
<tr><th id="2061">2061</th><td><u>#define   <dfn class="macro" id="_M/G_028B20_BUFFER_2_EN" data-ref="_M/G_028B20_BUFFER_2_EN">G_028B20_BUFFER_2_EN</dfn>(x)                      (((x) &gt;&gt; 2) &amp; 0x1)</u></td></tr>
<tr><th id="2062">2062</th><td><u>#define   <dfn class="macro" id="_M/C_028B20_BUFFER_2_EN" data-ref="_M/C_028B20_BUFFER_2_EN">C_028B20_BUFFER_2_EN</dfn>                         0xFFFFFFFB</u></td></tr>
<tr><th id="2063">2063</th><td><u>#define   <dfn class="macro" id="_M/S_028B20_BUFFER_3_EN" data-ref="_M/S_028B20_BUFFER_3_EN">S_028B20_BUFFER_3_EN</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 3)</u></td></tr>
<tr><th id="2064">2064</th><td><u>#define   <dfn class="macro" id="_M/G_028B20_BUFFER_3_EN" data-ref="_M/G_028B20_BUFFER_3_EN">G_028B20_BUFFER_3_EN</dfn>(x)                      (((x) &gt;&gt; 3) &amp; 0x1)</u></td></tr>
<tr><th id="2065">2065</th><td><u>#define   <dfn class="macro" id="_M/C_028B20_BUFFER_3_EN" data-ref="_M/C_028B20_BUFFER_3_EN">C_028B20_BUFFER_3_EN</dfn>                         0xFFFFFFF7</u></td></tr>
<tr><th id="2066">2066</th><td><u>#define   <dfn class="macro" id="_M/S_028B20_SIZE" data-ref="_M/S_028B20_SIZE">S_028B20_SIZE</dfn>(x)                             (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="2067">2067</th><td><u>#define   <dfn class="macro" id="_M/G_028B20_SIZE" data-ref="_M/G_028B20_SIZE">G_028B20_SIZE</dfn>(x)                             (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="2068">2068</th><td><u>#define   <dfn class="macro" id="_M/C_028B20_SIZE" data-ref="_M/C_028B20_SIZE">C_028B20_SIZE</dfn>                                0x00000000</u></td></tr>
<tr><th id="2069">2069</th><td><u>#define <dfn class="macro" id="_M/R_038000_SQ_TEX_RESOURCE_WORD0_0" data-ref="_M/R_038000_SQ_TEX_RESOURCE_WORD0_0">R_038000_SQ_TEX_RESOURCE_WORD0_0</dfn>             0x038000</u></td></tr>
<tr><th id="2070">2070</th><td><u>#define   <dfn class="macro" id="_M/S_038000_DIM" data-ref="_M/S_038000_DIM">S_038000_DIM</dfn>(x)                              (((x) &amp; 0x7) &lt;&lt; 0)</u></td></tr>
<tr><th id="2071">2071</th><td><u>#define   <dfn class="macro" id="_M/G_038000_DIM" data-ref="_M/G_038000_DIM">G_038000_DIM</dfn>(x)                              (((x) &gt;&gt; 0) &amp; 0x7)</u></td></tr>
<tr><th id="2072">2072</th><td><u>#define   <dfn class="macro" id="_M/C_038000_DIM" data-ref="_M/C_038000_DIM">C_038000_DIM</dfn>                                 0xFFFFFFF8</u></td></tr>
<tr><th id="2073">2073</th><td><u>#define     <dfn class="macro" id="_M/V_038000_SQ_TEX_DIM_1D" data-ref="_M/V_038000_SQ_TEX_DIM_1D">V_038000_SQ_TEX_DIM_1D</dfn>                     0x00000000</u></td></tr>
<tr><th id="2074">2074</th><td><u>#define     <dfn class="macro" id="_M/V_038000_SQ_TEX_DIM_2D" data-ref="_M/V_038000_SQ_TEX_DIM_2D">V_038000_SQ_TEX_DIM_2D</dfn>                     0x00000001</u></td></tr>
<tr><th id="2075">2075</th><td><u>#define     <dfn class="macro" id="_M/V_038000_SQ_TEX_DIM_3D" data-ref="_M/V_038000_SQ_TEX_DIM_3D">V_038000_SQ_TEX_DIM_3D</dfn>                     0x00000002</u></td></tr>
<tr><th id="2076">2076</th><td><u>#define     <dfn class="macro" id="_M/V_038000_SQ_TEX_DIM_CUBEMAP" data-ref="_M/V_038000_SQ_TEX_DIM_CUBEMAP">V_038000_SQ_TEX_DIM_CUBEMAP</dfn>                0x00000003</u></td></tr>
<tr><th id="2077">2077</th><td><u>#define     <dfn class="macro" id="_M/V_038000_SQ_TEX_DIM_1D_ARRAY" data-ref="_M/V_038000_SQ_TEX_DIM_1D_ARRAY">V_038000_SQ_TEX_DIM_1D_ARRAY</dfn>               0x00000004</u></td></tr>
<tr><th id="2078">2078</th><td><u>#define     <dfn class="macro" id="_M/V_038000_SQ_TEX_DIM_2D_ARRAY" data-ref="_M/V_038000_SQ_TEX_DIM_2D_ARRAY">V_038000_SQ_TEX_DIM_2D_ARRAY</dfn>               0x00000005</u></td></tr>
<tr><th id="2079">2079</th><td><u>#define     <dfn class="macro" id="_M/V_038000_SQ_TEX_DIM_2D_MSAA" data-ref="_M/V_038000_SQ_TEX_DIM_2D_MSAA">V_038000_SQ_TEX_DIM_2D_MSAA</dfn>                0x00000006</u></td></tr>
<tr><th id="2080">2080</th><td><u>#define     <dfn class="macro" id="_M/V_038000_SQ_TEX_DIM_2D_ARRAY_MSAA" data-ref="_M/V_038000_SQ_TEX_DIM_2D_ARRAY_MSAA">V_038000_SQ_TEX_DIM_2D_ARRAY_MSAA</dfn>          0x00000007</u></td></tr>
<tr><th id="2081">2081</th><td><u>#define   <dfn class="macro" id="_M/S_038000_TILE_MODE" data-ref="_M/S_038000_TILE_MODE">S_038000_TILE_MODE</dfn>(x)                        (((x) &amp; 0xF) &lt;&lt; 3)</u></td></tr>
<tr><th id="2082">2082</th><td><u>#define   <dfn class="macro" id="_M/G_038000_TILE_MODE" data-ref="_M/G_038000_TILE_MODE">G_038000_TILE_MODE</dfn>(x)                        (((x) &gt;&gt; 3) &amp; 0xF)</u></td></tr>
<tr><th id="2083">2083</th><td><u>#define   <dfn class="macro" id="_M/C_038000_TILE_MODE" data-ref="_M/C_038000_TILE_MODE">C_038000_TILE_MODE</dfn>                           0xFFFFFF87</u></td></tr>
<tr><th id="2084">2084</th><td><u>#define     <dfn class="macro" id="_M/V_038000_ARRAY_LINEAR_GENERAL" data-ref="_M/V_038000_ARRAY_LINEAR_GENERAL">V_038000_ARRAY_LINEAR_GENERAL</dfn>              0x00000000</u></td></tr>
<tr><th id="2085">2085</th><td><u>#define     <dfn class="macro" id="_M/V_038000_ARRAY_LINEAR_ALIGNED" data-ref="_M/V_038000_ARRAY_LINEAR_ALIGNED">V_038000_ARRAY_LINEAR_ALIGNED</dfn>              0x00000001</u></td></tr>
<tr><th id="2086">2086</th><td><u>#define     <dfn class="macro" id="_M/V_038000_ARRAY_1D_TILED_THIN1" data-ref="_M/V_038000_ARRAY_1D_TILED_THIN1">V_038000_ARRAY_1D_TILED_THIN1</dfn>              0x00000002</u></td></tr>
<tr><th id="2087">2087</th><td><u>#define     <dfn class="macro" id="_M/V_038000_ARRAY_2D_TILED_THIN1" data-ref="_M/V_038000_ARRAY_2D_TILED_THIN1">V_038000_ARRAY_2D_TILED_THIN1</dfn>              0x00000004</u></td></tr>
<tr><th id="2088">2088</th><td><u>#define   <dfn class="macro" id="_M/S_038000_TILE_TYPE" data-ref="_M/S_038000_TILE_TYPE">S_038000_TILE_TYPE</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 7)</u></td></tr>
<tr><th id="2089">2089</th><td><u>#define   <dfn class="macro" id="_M/G_038000_TILE_TYPE" data-ref="_M/G_038000_TILE_TYPE">G_038000_TILE_TYPE</dfn>(x)                        (((x) &gt;&gt; 7) &amp; 0x1)</u></td></tr>
<tr><th id="2090">2090</th><td><u>#define   <dfn class="macro" id="_M/C_038000_TILE_TYPE" data-ref="_M/C_038000_TILE_TYPE">C_038000_TILE_TYPE</dfn>                           0xFFFFFF7F</u></td></tr>
<tr><th id="2091">2091</th><td><u>#define   <dfn class="macro" id="_M/S_038000_PITCH" data-ref="_M/S_038000_PITCH">S_038000_PITCH</dfn>(x)                            (((x) &amp; 0x7FF) &lt;&lt; 8)</u></td></tr>
<tr><th id="2092">2092</th><td><u>#define   <dfn class="macro" id="_M/G_038000_PITCH" data-ref="_M/G_038000_PITCH">G_038000_PITCH</dfn>(x)                            (((x) &gt;&gt; 8) &amp; 0x7FF)</u></td></tr>
<tr><th id="2093">2093</th><td><u>#define   <dfn class="macro" id="_M/C_038000_PITCH" data-ref="_M/C_038000_PITCH">C_038000_PITCH</dfn>                               0xFFF800FF</u></td></tr>
<tr><th id="2094">2094</th><td><u>#define   <dfn class="macro" id="_M/S_038000_TEX_WIDTH" data-ref="_M/S_038000_TEX_WIDTH">S_038000_TEX_WIDTH</dfn>(x)                        (((x) &amp; 0x1FFF) &lt;&lt; 19)</u></td></tr>
<tr><th id="2095">2095</th><td><u>#define   <dfn class="macro" id="_M/G_038000_TEX_WIDTH" data-ref="_M/G_038000_TEX_WIDTH">G_038000_TEX_WIDTH</dfn>(x)                        (((x) &gt;&gt; 19) &amp; 0x1FFF)</u></td></tr>
<tr><th id="2096">2096</th><td><u>#define   <dfn class="macro" id="_M/C_038000_TEX_WIDTH" data-ref="_M/C_038000_TEX_WIDTH">C_038000_TEX_WIDTH</dfn>                           0x0007FFFF</u></td></tr>
<tr><th id="2097">2097</th><td><u>#define <dfn class="macro" id="_M/R_038004_SQ_TEX_RESOURCE_WORD1_0" data-ref="_M/R_038004_SQ_TEX_RESOURCE_WORD1_0">R_038004_SQ_TEX_RESOURCE_WORD1_0</dfn>             0x038004</u></td></tr>
<tr><th id="2098">2098</th><td><u>#define   <dfn class="macro" id="_M/S_038004_TEX_HEIGHT" data-ref="_M/S_038004_TEX_HEIGHT">S_038004_TEX_HEIGHT</dfn>(x)                       (((x) &amp; 0x1FFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="2099">2099</th><td><u>#define   <dfn class="macro" id="_M/G_038004_TEX_HEIGHT" data-ref="_M/G_038004_TEX_HEIGHT">G_038004_TEX_HEIGHT</dfn>(x)                       (((x) &gt;&gt; 0) &amp; 0x1FFF)</u></td></tr>
<tr><th id="2100">2100</th><td><u>#define   <dfn class="macro" id="_M/C_038004_TEX_HEIGHT" data-ref="_M/C_038004_TEX_HEIGHT">C_038004_TEX_HEIGHT</dfn>                          0xFFFFE000</u></td></tr>
<tr><th id="2101">2101</th><td><u>#define   <dfn class="macro" id="_M/S_038004_TEX_DEPTH" data-ref="_M/S_038004_TEX_DEPTH">S_038004_TEX_DEPTH</dfn>(x)                        (((x) &amp; 0x1FFF) &lt;&lt; 13)</u></td></tr>
<tr><th id="2102">2102</th><td><u>#define   <dfn class="macro" id="_M/G_038004_TEX_DEPTH" data-ref="_M/G_038004_TEX_DEPTH">G_038004_TEX_DEPTH</dfn>(x)                        (((x) &gt;&gt; 13) &amp; 0x1FFF)</u></td></tr>
<tr><th id="2103">2103</th><td><u>#define   <dfn class="macro" id="_M/C_038004_TEX_DEPTH" data-ref="_M/C_038004_TEX_DEPTH">C_038004_TEX_DEPTH</dfn>                           0xFC001FFF</u></td></tr>
<tr><th id="2104">2104</th><td><u>#define   <dfn class="macro" id="_M/S_038004_DATA_FORMAT" data-ref="_M/S_038004_DATA_FORMAT">S_038004_DATA_FORMAT</dfn>(x)                      (((x) &amp; 0x3F) &lt;&lt; 26)</u></td></tr>
<tr><th id="2105">2105</th><td><u>#define   <dfn class="macro" id="_M/G_038004_DATA_FORMAT" data-ref="_M/G_038004_DATA_FORMAT">G_038004_DATA_FORMAT</dfn>(x)                      (((x) &gt;&gt; 26) &amp; 0x3F)</u></td></tr>
<tr><th id="2106">2106</th><td><u>#define   <dfn class="macro" id="_M/C_038004_DATA_FORMAT" data-ref="_M/C_038004_DATA_FORMAT">C_038004_DATA_FORMAT</dfn>                         0x03FFFFFF</u></td></tr>
<tr><th id="2107">2107</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_INVALID" data-ref="_M/V_038004_COLOR_INVALID">V_038004_COLOR_INVALID</dfn>                     0x00000000</u></td></tr>
<tr><th id="2108">2108</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_8" data-ref="_M/V_038004_COLOR_8">V_038004_COLOR_8</dfn>                           0x00000001</u></td></tr>
<tr><th id="2109">2109</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_4_4" data-ref="_M/V_038004_COLOR_4_4">V_038004_COLOR_4_4</dfn>                         0x00000002</u></td></tr>
<tr><th id="2110">2110</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_3_3_2" data-ref="_M/V_038004_COLOR_3_3_2">V_038004_COLOR_3_3_2</dfn>                       0x00000003</u></td></tr>
<tr><th id="2111">2111</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_16" data-ref="_M/V_038004_COLOR_16">V_038004_COLOR_16</dfn>                          0x00000005</u></td></tr>
<tr><th id="2112">2112</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_16_FLOAT" data-ref="_M/V_038004_COLOR_16_FLOAT">V_038004_COLOR_16_FLOAT</dfn>                    0x00000006</u></td></tr>
<tr><th id="2113">2113</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_8_8" data-ref="_M/V_038004_COLOR_8_8">V_038004_COLOR_8_8</dfn>                         0x00000007</u></td></tr>
<tr><th id="2114">2114</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_5_6_5" data-ref="_M/V_038004_COLOR_5_6_5">V_038004_COLOR_5_6_5</dfn>                       0x00000008</u></td></tr>
<tr><th id="2115">2115</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_6_5_5" data-ref="_M/V_038004_COLOR_6_5_5">V_038004_COLOR_6_5_5</dfn>                       0x00000009</u></td></tr>
<tr><th id="2116">2116</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_1_5_5_5" data-ref="_M/V_038004_COLOR_1_5_5_5">V_038004_COLOR_1_5_5_5</dfn>                     0x0000000A</u></td></tr>
<tr><th id="2117">2117</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_4_4_4_4" data-ref="_M/V_038004_COLOR_4_4_4_4">V_038004_COLOR_4_4_4_4</dfn>                     0x0000000B</u></td></tr>
<tr><th id="2118">2118</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_5_5_5_1" data-ref="_M/V_038004_COLOR_5_5_5_1">V_038004_COLOR_5_5_5_1</dfn>                     0x0000000C</u></td></tr>
<tr><th id="2119">2119</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_32" data-ref="_M/V_038004_COLOR_32">V_038004_COLOR_32</dfn>                          0x0000000D</u></td></tr>
<tr><th id="2120">2120</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_32_FLOAT" data-ref="_M/V_038004_COLOR_32_FLOAT">V_038004_COLOR_32_FLOAT</dfn>                    0x0000000E</u></td></tr>
<tr><th id="2121">2121</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_16_16" data-ref="_M/V_038004_COLOR_16_16">V_038004_COLOR_16_16</dfn>                       0x0000000F</u></td></tr>
<tr><th id="2122">2122</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_16_16_FLOAT" data-ref="_M/V_038004_COLOR_16_16_FLOAT">V_038004_COLOR_16_16_FLOAT</dfn>                 0x00000010</u></td></tr>
<tr><th id="2123">2123</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_8_24" data-ref="_M/V_038004_COLOR_8_24">V_038004_COLOR_8_24</dfn>                        0x00000011</u></td></tr>
<tr><th id="2124">2124</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_8_24_FLOAT" data-ref="_M/V_038004_COLOR_8_24_FLOAT">V_038004_COLOR_8_24_FLOAT</dfn>                  0x00000012</u></td></tr>
<tr><th id="2125">2125</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_24_8" data-ref="_M/V_038004_COLOR_24_8">V_038004_COLOR_24_8</dfn>                        0x00000013</u></td></tr>
<tr><th id="2126">2126</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_24_8_FLOAT" data-ref="_M/V_038004_COLOR_24_8_FLOAT">V_038004_COLOR_24_8_FLOAT</dfn>                  0x00000014</u></td></tr>
<tr><th id="2127">2127</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_10_11_11" data-ref="_M/V_038004_COLOR_10_11_11">V_038004_COLOR_10_11_11</dfn>                    0x00000015</u></td></tr>
<tr><th id="2128">2128</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_10_11_11_FLOAT" data-ref="_M/V_038004_COLOR_10_11_11_FLOAT">V_038004_COLOR_10_11_11_FLOAT</dfn>              0x00000016</u></td></tr>
<tr><th id="2129">2129</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_11_11_10" data-ref="_M/V_038004_COLOR_11_11_10">V_038004_COLOR_11_11_10</dfn>                    0x00000017</u></td></tr>
<tr><th id="2130">2130</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_11_11_10_FLOAT" data-ref="_M/V_038004_COLOR_11_11_10_FLOAT">V_038004_COLOR_11_11_10_FLOAT</dfn>              0x00000018</u></td></tr>
<tr><th id="2131">2131</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_2_10_10_10" data-ref="_M/V_038004_COLOR_2_10_10_10">V_038004_COLOR_2_10_10_10</dfn>                  0x00000019</u></td></tr>
<tr><th id="2132">2132</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_8_8_8_8" data-ref="_M/V_038004_COLOR_8_8_8_8">V_038004_COLOR_8_8_8_8</dfn>                     0x0000001A</u></td></tr>
<tr><th id="2133">2133</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_10_10_10_2" data-ref="_M/V_038004_COLOR_10_10_10_2">V_038004_COLOR_10_10_10_2</dfn>                  0x0000001B</u></td></tr>
<tr><th id="2134">2134</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_X24_8_32_FLOAT" data-ref="_M/V_038004_COLOR_X24_8_32_FLOAT">V_038004_COLOR_X24_8_32_FLOAT</dfn>              0x0000001C</u></td></tr>
<tr><th id="2135">2135</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_32_32" data-ref="_M/V_038004_COLOR_32_32">V_038004_COLOR_32_32</dfn>                       0x0000001D</u></td></tr>
<tr><th id="2136">2136</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_32_32_FLOAT" data-ref="_M/V_038004_COLOR_32_32_FLOAT">V_038004_COLOR_32_32_FLOAT</dfn>                 0x0000001E</u></td></tr>
<tr><th id="2137">2137</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_16_16_16_16" data-ref="_M/V_038004_COLOR_16_16_16_16">V_038004_COLOR_16_16_16_16</dfn>                 0x0000001F</u></td></tr>
<tr><th id="2138">2138</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_16_16_16_16_FLOAT" data-ref="_M/V_038004_COLOR_16_16_16_16_FLOAT">V_038004_COLOR_16_16_16_16_FLOAT</dfn>           0x00000020</u></td></tr>
<tr><th id="2139">2139</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_32_32_32_32" data-ref="_M/V_038004_COLOR_32_32_32_32">V_038004_COLOR_32_32_32_32</dfn>                 0x00000022</u></td></tr>
<tr><th id="2140">2140</th><td><u>#define     <dfn class="macro" id="_M/V_038004_COLOR_32_32_32_32_FLOAT" data-ref="_M/V_038004_COLOR_32_32_32_32_FLOAT">V_038004_COLOR_32_32_32_32_FLOAT</dfn>           0x00000023</u></td></tr>
<tr><th id="2141">2141</th><td><u>#define     <dfn class="macro" id="_M/V_038004_FMT_1" data-ref="_M/V_038004_FMT_1">V_038004_FMT_1</dfn>                             0x00000025</u></td></tr>
<tr><th id="2142">2142</th><td><u>#define     <dfn class="macro" id="_M/V_038004_FMT_GB_GR" data-ref="_M/V_038004_FMT_GB_GR">V_038004_FMT_GB_GR</dfn>                         0x00000027</u></td></tr>
<tr><th id="2143">2143</th><td><u>#define     <dfn class="macro" id="_M/V_038004_FMT_BG_RG" data-ref="_M/V_038004_FMT_BG_RG">V_038004_FMT_BG_RG</dfn>                         0x00000028</u></td></tr>
<tr><th id="2144">2144</th><td><u>#define     <dfn class="macro" id="_M/V_038004_FMT_32_AS_8" data-ref="_M/V_038004_FMT_32_AS_8">V_038004_FMT_32_AS_8</dfn>                       0x00000029</u></td></tr>
<tr><th id="2145">2145</th><td><u>#define     <dfn class="macro" id="_M/V_038004_FMT_32_AS_8_8" data-ref="_M/V_038004_FMT_32_AS_8_8">V_038004_FMT_32_AS_8_8</dfn>                     0x0000002A</u></td></tr>
<tr><th id="2146">2146</th><td><u>#define     <dfn class="macro" id="_M/V_038004_FMT_5_9_9_9_SHAREDEXP" data-ref="_M/V_038004_FMT_5_9_9_9_SHAREDEXP">V_038004_FMT_5_9_9_9_SHAREDEXP</dfn>             0x0000002B</u></td></tr>
<tr><th id="2147">2147</th><td><u>#define     <dfn class="macro" id="_M/V_038004_FMT_8_8_8" data-ref="_M/V_038004_FMT_8_8_8">V_038004_FMT_8_8_8</dfn>                         0x0000002C</u></td></tr>
<tr><th id="2148">2148</th><td><u>#define     <dfn class="macro" id="_M/V_038004_FMT_16_16_16" data-ref="_M/V_038004_FMT_16_16_16">V_038004_FMT_16_16_16</dfn>                      0x0000002D</u></td></tr>
<tr><th id="2149">2149</th><td><u>#define     <dfn class="macro" id="_M/V_038004_FMT_16_16_16_FLOAT" data-ref="_M/V_038004_FMT_16_16_16_FLOAT">V_038004_FMT_16_16_16_FLOAT</dfn>                0x0000002E</u></td></tr>
<tr><th id="2150">2150</th><td><u>#define     <dfn class="macro" id="_M/V_038004_FMT_32_32_32" data-ref="_M/V_038004_FMT_32_32_32">V_038004_FMT_32_32_32</dfn>                      0x0000002F</u></td></tr>
<tr><th id="2151">2151</th><td><u>#define     <dfn class="macro" id="_M/V_038004_FMT_32_32_32_FLOAT" data-ref="_M/V_038004_FMT_32_32_32_FLOAT">V_038004_FMT_32_32_32_FLOAT</dfn>                0x00000030</u></td></tr>
<tr><th id="2152">2152</th><td><u>#define     <dfn class="macro" id="_M/V_038004_FMT_BC1" data-ref="_M/V_038004_FMT_BC1">V_038004_FMT_BC1</dfn>                           0x00000031</u></td></tr>
<tr><th id="2153">2153</th><td><u>#define     <dfn class="macro" id="_M/V_038004_FMT_BC2" data-ref="_M/V_038004_FMT_BC2">V_038004_FMT_BC2</dfn>                           0x00000032</u></td></tr>
<tr><th id="2154">2154</th><td><u>#define     <dfn class="macro" id="_M/V_038004_FMT_BC3" data-ref="_M/V_038004_FMT_BC3">V_038004_FMT_BC3</dfn>                           0x00000033</u></td></tr>
<tr><th id="2155">2155</th><td><u>#define     <dfn class="macro" id="_M/V_038004_FMT_BC4" data-ref="_M/V_038004_FMT_BC4">V_038004_FMT_BC4</dfn>                           0x00000034</u></td></tr>
<tr><th id="2156">2156</th><td><u>#define     <dfn class="macro" id="_M/V_038004_FMT_BC5" data-ref="_M/V_038004_FMT_BC5">V_038004_FMT_BC5</dfn>                           0x00000035</u></td></tr>
<tr><th id="2157">2157</th><td><u>#define     <dfn class="macro" id="_M/V_038004_FMT_BC6" data-ref="_M/V_038004_FMT_BC6">V_038004_FMT_BC6</dfn>                           0x00000036</u></td></tr>
<tr><th id="2158">2158</th><td><u>#define     <dfn class="macro" id="_M/V_038004_FMT_BC7" data-ref="_M/V_038004_FMT_BC7">V_038004_FMT_BC7</dfn>                           0x00000037</u></td></tr>
<tr><th id="2159">2159</th><td><u>#define     <dfn class="macro" id="_M/V_038004_FMT_32_AS_32_32_32_32" data-ref="_M/V_038004_FMT_32_AS_32_32_32_32">V_038004_FMT_32_AS_32_32_32_32</dfn>             0x00000038</u></td></tr>
<tr><th id="2160">2160</th><td><u>#define <dfn class="macro" id="_M/R_038010_SQ_TEX_RESOURCE_WORD4_0" data-ref="_M/R_038010_SQ_TEX_RESOURCE_WORD4_0">R_038010_SQ_TEX_RESOURCE_WORD4_0</dfn>             0x038010</u></td></tr>
<tr><th id="2161">2161</th><td><u>#define   <dfn class="macro" id="_M/S_038010_FORMAT_COMP_X" data-ref="_M/S_038010_FORMAT_COMP_X">S_038010_FORMAT_COMP_X</dfn>(x)                    (((x) &amp; 0x3) &lt;&lt; 0)</u></td></tr>
<tr><th id="2162">2162</th><td><u>#define   <dfn class="macro" id="_M/G_038010_FORMAT_COMP_X" data-ref="_M/G_038010_FORMAT_COMP_X">G_038010_FORMAT_COMP_X</dfn>(x)                    (((x) &gt;&gt; 0) &amp; 0x3)</u></td></tr>
<tr><th id="2163">2163</th><td><u>#define   <dfn class="macro" id="_M/C_038010_FORMAT_COMP_X" data-ref="_M/C_038010_FORMAT_COMP_X">C_038010_FORMAT_COMP_X</dfn>                       0xFFFFFFFC</u></td></tr>
<tr><th id="2164">2164</th><td><u>#define   <dfn class="macro" id="_M/S_038010_FORMAT_COMP_Y" data-ref="_M/S_038010_FORMAT_COMP_Y">S_038010_FORMAT_COMP_Y</dfn>(x)                    (((x) &amp; 0x3) &lt;&lt; 2)</u></td></tr>
<tr><th id="2165">2165</th><td><u>#define   <dfn class="macro" id="_M/G_038010_FORMAT_COMP_Y" data-ref="_M/G_038010_FORMAT_COMP_Y">G_038010_FORMAT_COMP_Y</dfn>(x)                    (((x) &gt;&gt; 2) &amp; 0x3)</u></td></tr>
<tr><th id="2166">2166</th><td><u>#define   <dfn class="macro" id="_M/C_038010_FORMAT_COMP_Y" data-ref="_M/C_038010_FORMAT_COMP_Y">C_038010_FORMAT_COMP_Y</dfn>                       0xFFFFFFF3</u></td></tr>
<tr><th id="2167">2167</th><td><u>#define   <dfn class="macro" id="_M/S_038010_FORMAT_COMP_Z" data-ref="_M/S_038010_FORMAT_COMP_Z">S_038010_FORMAT_COMP_Z</dfn>(x)                    (((x) &amp; 0x3) &lt;&lt; 4)</u></td></tr>
<tr><th id="2168">2168</th><td><u>#define   <dfn class="macro" id="_M/G_038010_FORMAT_COMP_Z" data-ref="_M/G_038010_FORMAT_COMP_Z">G_038010_FORMAT_COMP_Z</dfn>(x)                    (((x) &gt;&gt; 4) &amp; 0x3)</u></td></tr>
<tr><th id="2169">2169</th><td><u>#define   <dfn class="macro" id="_M/C_038010_FORMAT_COMP_Z" data-ref="_M/C_038010_FORMAT_COMP_Z">C_038010_FORMAT_COMP_Z</dfn>                       0xFFFFFFCF</u></td></tr>
<tr><th id="2170">2170</th><td><u>#define   <dfn class="macro" id="_M/S_038010_FORMAT_COMP_W" data-ref="_M/S_038010_FORMAT_COMP_W">S_038010_FORMAT_COMP_W</dfn>(x)                    (((x) &amp; 0x3) &lt;&lt; 6)</u></td></tr>
<tr><th id="2171">2171</th><td><u>#define   <dfn class="macro" id="_M/G_038010_FORMAT_COMP_W" data-ref="_M/G_038010_FORMAT_COMP_W">G_038010_FORMAT_COMP_W</dfn>(x)                    (((x) &gt;&gt; 6) &amp; 0x3)</u></td></tr>
<tr><th id="2172">2172</th><td><u>#define   <dfn class="macro" id="_M/C_038010_FORMAT_COMP_W" data-ref="_M/C_038010_FORMAT_COMP_W">C_038010_FORMAT_COMP_W</dfn>                       0xFFFFFF3F</u></td></tr>
<tr><th id="2173">2173</th><td><u>#define   <dfn class="macro" id="_M/S_038010_NUM_FORMAT_ALL" data-ref="_M/S_038010_NUM_FORMAT_ALL">S_038010_NUM_FORMAT_ALL</dfn>(x)                   (((x) &amp; 0x3) &lt;&lt; 8)</u></td></tr>
<tr><th id="2174">2174</th><td><u>#define   <dfn class="macro" id="_M/G_038010_NUM_FORMAT_ALL" data-ref="_M/G_038010_NUM_FORMAT_ALL">G_038010_NUM_FORMAT_ALL</dfn>(x)                   (((x) &gt;&gt; 8) &amp; 0x3)</u></td></tr>
<tr><th id="2175">2175</th><td><u>#define   <dfn class="macro" id="_M/C_038010_NUM_FORMAT_ALL" data-ref="_M/C_038010_NUM_FORMAT_ALL">C_038010_NUM_FORMAT_ALL</dfn>                      0xFFFFFCFF</u></td></tr>
<tr><th id="2176">2176</th><td><u>#define   <dfn class="macro" id="_M/S_038010_SRF_MODE_ALL" data-ref="_M/S_038010_SRF_MODE_ALL">S_038010_SRF_MODE_ALL</dfn>(x)                     (((x) &amp; 0x1) &lt;&lt; 10)</u></td></tr>
<tr><th id="2177">2177</th><td><u>#define   <dfn class="macro" id="_M/G_038010_SRF_MODE_ALL" data-ref="_M/G_038010_SRF_MODE_ALL">G_038010_SRF_MODE_ALL</dfn>(x)                     (((x) &gt;&gt; 10) &amp; 0x1)</u></td></tr>
<tr><th id="2178">2178</th><td><u>#define   <dfn class="macro" id="_M/C_038010_SRF_MODE_ALL" data-ref="_M/C_038010_SRF_MODE_ALL">C_038010_SRF_MODE_ALL</dfn>                        0xFFFFFBFF</u></td></tr>
<tr><th id="2179">2179</th><td><u>#define   <dfn class="macro" id="_M/S_038010_FORCE_DEGAMMA" data-ref="_M/S_038010_FORCE_DEGAMMA">S_038010_FORCE_DEGAMMA</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 11)</u></td></tr>
<tr><th id="2180">2180</th><td><u>#define   <dfn class="macro" id="_M/G_038010_FORCE_DEGAMMA" data-ref="_M/G_038010_FORCE_DEGAMMA">G_038010_FORCE_DEGAMMA</dfn>(x)                    (((x) &gt;&gt; 11) &amp; 0x1)</u></td></tr>
<tr><th id="2181">2181</th><td><u>#define   <dfn class="macro" id="_M/C_038010_FORCE_DEGAMMA" data-ref="_M/C_038010_FORCE_DEGAMMA">C_038010_FORCE_DEGAMMA</dfn>                       0xFFFFF7FF</u></td></tr>
<tr><th id="2182">2182</th><td><u>#define   <dfn class="macro" id="_M/S_038010_ENDIAN_SWAP" data-ref="_M/S_038010_ENDIAN_SWAP">S_038010_ENDIAN_SWAP</dfn>(x)                      (((x) &amp; 0x3) &lt;&lt; 12)</u></td></tr>
<tr><th id="2183">2183</th><td><u>#define   <dfn class="macro" id="_M/G_038010_ENDIAN_SWAP" data-ref="_M/G_038010_ENDIAN_SWAP">G_038010_ENDIAN_SWAP</dfn>(x)                      (((x) &gt;&gt; 12) &amp; 0x3)</u></td></tr>
<tr><th id="2184">2184</th><td><u>#define   <dfn class="macro" id="_M/C_038010_ENDIAN_SWAP" data-ref="_M/C_038010_ENDIAN_SWAP">C_038010_ENDIAN_SWAP</dfn>                         0xFFFFCFFF</u></td></tr>
<tr><th id="2185">2185</th><td><u>#define   <dfn class="macro" id="_M/S_038010_REQUEST_SIZE" data-ref="_M/S_038010_REQUEST_SIZE">S_038010_REQUEST_SIZE</dfn>(x)                     (((x) &amp; 0x3) &lt;&lt; 14)</u></td></tr>
<tr><th id="2186">2186</th><td><u>#define   <dfn class="macro" id="_M/G_038010_REQUEST_SIZE" data-ref="_M/G_038010_REQUEST_SIZE">G_038010_REQUEST_SIZE</dfn>(x)                     (((x) &gt;&gt; 14) &amp; 0x3)</u></td></tr>
<tr><th id="2187">2187</th><td><u>#define   <dfn class="macro" id="_M/C_038010_REQUEST_SIZE" data-ref="_M/C_038010_REQUEST_SIZE">C_038010_REQUEST_SIZE</dfn>                        0xFFFF3FFF</u></td></tr>
<tr><th id="2188">2188</th><td><u>#define   <dfn class="macro" id="_M/S_038010_DST_SEL_X" data-ref="_M/S_038010_DST_SEL_X">S_038010_DST_SEL_X</dfn>(x)                        (((x) &amp; 0x7) &lt;&lt; 16)</u></td></tr>
<tr><th id="2189">2189</th><td><u>#define   <dfn class="macro" id="_M/G_038010_DST_SEL_X" data-ref="_M/G_038010_DST_SEL_X">G_038010_DST_SEL_X</dfn>(x)                        (((x) &gt;&gt; 16) &amp; 0x7)</u></td></tr>
<tr><th id="2190">2190</th><td><u>#define   <dfn class="macro" id="_M/C_038010_DST_SEL_X" data-ref="_M/C_038010_DST_SEL_X">C_038010_DST_SEL_X</dfn>                           0xFFF8FFFF</u></td></tr>
<tr><th id="2191">2191</th><td><u>#define   <dfn class="macro" id="_M/S_038010_DST_SEL_Y" data-ref="_M/S_038010_DST_SEL_Y">S_038010_DST_SEL_Y</dfn>(x)                        (((x) &amp; 0x7) &lt;&lt; 19)</u></td></tr>
<tr><th id="2192">2192</th><td><u>#define   <dfn class="macro" id="_M/G_038010_DST_SEL_Y" data-ref="_M/G_038010_DST_SEL_Y">G_038010_DST_SEL_Y</dfn>(x)                        (((x) &gt;&gt; 19) &amp; 0x7)</u></td></tr>
<tr><th id="2193">2193</th><td><u>#define   <dfn class="macro" id="_M/C_038010_DST_SEL_Y" data-ref="_M/C_038010_DST_SEL_Y">C_038010_DST_SEL_Y</dfn>                           0xFFC7FFFF</u></td></tr>
<tr><th id="2194">2194</th><td><u>#define   <dfn class="macro" id="_M/S_038010_DST_SEL_Z" data-ref="_M/S_038010_DST_SEL_Z">S_038010_DST_SEL_Z</dfn>(x)                        (((x) &amp; 0x7) &lt;&lt; 22)</u></td></tr>
<tr><th id="2195">2195</th><td><u>#define   <dfn class="macro" id="_M/G_038010_DST_SEL_Z" data-ref="_M/G_038010_DST_SEL_Z">G_038010_DST_SEL_Z</dfn>(x)                        (((x) &gt;&gt; 22) &amp; 0x7)</u></td></tr>
<tr><th id="2196">2196</th><td><u>#define   <dfn class="macro" id="_M/C_038010_DST_SEL_Z" data-ref="_M/C_038010_DST_SEL_Z">C_038010_DST_SEL_Z</dfn>                           0xFE3FFFFF</u></td></tr>
<tr><th id="2197">2197</th><td><u>#define   <dfn class="macro" id="_M/S_038010_DST_SEL_W" data-ref="_M/S_038010_DST_SEL_W">S_038010_DST_SEL_W</dfn>(x)                        (((x) &amp; 0x7) &lt;&lt; 25)</u></td></tr>
<tr><th id="2198">2198</th><td><u>#define   <dfn class="macro" id="_M/G_038010_DST_SEL_W" data-ref="_M/G_038010_DST_SEL_W">G_038010_DST_SEL_W</dfn>(x)                        (((x) &gt;&gt; 25) &amp; 0x7)</u></td></tr>
<tr><th id="2199">2199</th><td><u>#define   <dfn class="macro" id="_M/C_038010_DST_SEL_W" data-ref="_M/C_038010_DST_SEL_W">C_038010_DST_SEL_W</dfn>                           0xF1FFFFFF</u></td></tr>
<tr><th id="2200">2200</th><td><u>#	define <dfn class="macro" id="_M/SQ_SEL_X" data-ref="_M/SQ_SEL_X">SQ_SEL_X</dfn>					0</u></td></tr>
<tr><th id="2201">2201</th><td><u>#	define <dfn class="macro" id="_M/SQ_SEL_Y" data-ref="_M/SQ_SEL_Y">SQ_SEL_Y</dfn>					1</u></td></tr>
<tr><th id="2202">2202</th><td><u>#	define <dfn class="macro" id="_M/SQ_SEL_Z" data-ref="_M/SQ_SEL_Z">SQ_SEL_Z</dfn>					2</u></td></tr>
<tr><th id="2203">2203</th><td><u>#	define <dfn class="macro" id="_M/SQ_SEL_W" data-ref="_M/SQ_SEL_W">SQ_SEL_W</dfn>					3</u></td></tr>
<tr><th id="2204">2204</th><td><u>#	define <dfn class="macro" id="_M/SQ_SEL_0" data-ref="_M/SQ_SEL_0">SQ_SEL_0</dfn>					4</u></td></tr>
<tr><th id="2205">2205</th><td><u>#	define <dfn class="macro" id="_M/SQ_SEL_1" data-ref="_M/SQ_SEL_1">SQ_SEL_1</dfn>					5</u></td></tr>
<tr><th id="2206">2206</th><td><u>#define   <dfn class="macro" id="_M/S_038010_BASE_LEVEL" data-ref="_M/S_038010_BASE_LEVEL">S_038010_BASE_LEVEL</dfn>(x)                       (((x) &amp; 0xF) &lt;&lt; 28)</u></td></tr>
<tr><th id="2207">2207</th><td><u>#define   <dfn class="macro" id="_M/G_038010_BASE_LEVEL" data-ref="_M/G_038010_BASE_LEVEL">G_038010_BASE_LEVEL</dfn>(x)                       (((x) &gt;&gt; 28) &amp; 0xF)</u></td></tr>
<tr><th id="2208">2208</th><td><u>#define   <dfn class="macro" id="_M/C_038010_BASE_LEVEL" data-ref="_M/C_038010_BASE_LEVEL">C_038010_BASE_LEVEL</dfn>                          0x0FFFFFFF</u></td></tr>
<tr><th id="2209">2209</th><td><u>#define <dfn class="macro" id="_M/R_038014_SQ_TEX_RESOURCE_WORD5_0" data-ref="_M/R_038014_SQ_TEX_RESOURCE_WORD5_0">R_038014_SQ_TEX_RESOURCE_WORD5_0</dfn>             0x038014</u></td></tr>
<tr><th id="2210">2210</th><td><u>#define   <dfn class="macro" id="_M/S_038014_LAST_LEVEL" data-ref="_M/S_038014_LAST_LEVEL">S_038014_LAST_LEVEL</dfn>(x)                       (((x) &amp; 0xF) &lt;&lt; 0)</u></td></tr>
<tr><th id="2211">2211</th><td><u>#define   <dfn class="macro" id="_M/G_038014_LAST_LEVEL" data-ref="_M/G_038014_LAST_LEVEL">G_038014_LAST_LEVEL</dfn>(x)                       (((x) &gt;&gt; 0) &amp; 0xF)</u></td></tr>
<tr><th id="2212">2212</th><td><u>#define   <dfn class="macro" id="_M/C_038014_LAST_LEVEL" data-ref="_M/C_038014_LAST_LEVEL">C_038014_LAST_LEVEL</dfn>                          0xFFFFFFF0</u></td></tr>
<tr><th id="2213">2213</th><td><u>#define   <dfn class="macro" id="_M/S_038014_BASE_ARRAY" data-ref="_M/S_038014_BASE_ARRAY">S_038014_BASE_ARRAY</dfn>(x)                       (((x) &amp; 0x1FFF) &lt;&lt; 4)</u></td></tr>
<tr><th id="2214">2214</th><td><u>#define   <dfn class="macro" id="_M/G_038014_BASE_ARRAY" data-ref="_M/G_038014_BASE_ARRAY">G_038014_BASE_ARRAY</dfn>(x)                       (((x) &gt;&gt; 4) &amp; 0x1FFF)</u></td></tr>
<tr><th id="2215">2215</th><td><u>#define   <dfn class="macro" id="_M/C_038014_BASE_ARRAY" data-ref="_M/C_038014_BASE_ARRAY">C_038014_BASE_ARRAY</dfn>                          0xFFFE000F</u></td></tr>
<tr><th id="2216">2216</th><td><u>#define   <dfn class="macro" id="_M/S_038014_LAST_ARRAY" data-ref="_M/S_038014_LAST_ARRAY">S_038014_LAST_ARRAY</dfn>(x)                       (((x) &amp; 0x1FFF) &lt;&lt; 17)</u></td></tr>
<tr><th id="2217">2217</th><td><u>#define   <dfn class="macro" id="_M/G_038014_LAST_ARRAY" data-ref="_M/G_038014_LAST_ARRAY">G_038014_LAST_ARRAY</dfn>(x)                       (((x) &gt;&gt; 17) &amp; 0x1FFF)</u></td></tr>
<tr><th id="2218">2218</th><td><u>#define   <dfn class="macro" id="_M/C_038014_LAST_ARRAY" data-ref="_M/C_038014_LAST_ARRAY">C_038014_LAST_ARRAY</dfn>                          0xC001FFFF</u></td></tr>
<tr><th id="2219">2219</th><td><u>#define <dfn class="macro" id="_M/R_0288A8_SQ_ESGS_RING_ITEMSIZE" data-ref="_M/R_0288A8_SQ_ESGS_RING_ITEMSIZE">R_0288A8_SQ_ESGS_RING_ITEMSIZE</dfn>               0x0288A8</u></td></tr>
<tr><th id="2220">2220</th><td><u>#define   <dfn class="macro" id="_M/S_0288A8_ITEMSIZE" data-ref="_M/S_0288A8_ITEMSIZE">S_0288A8_ITEMSIZE</dfn>(x)                         (((x) &amp; 0x7FFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="2221">2221</th><td><u>#define   <dfn class="macro" id="_M/G_0288A8_ITEMSIZE" data-ref="_M/G_0288A8_ITEMSIZE">G_0288A8_ITEMSIZE</dfn>(x)                         (((x) &gt;&gt; 0) &amp; 0x7FFF)</u></td></tr>
<tr><th id="2222">2222</th><td><u>#define   <dfn class="macro" id="_M/C_0288A8_ITEMSIZE" data-ref="_M/C_0288A8_ITEMSIZE">C_0288A8_ITEMSIZE</dfn>                            0xFFFF8000</u></td></tr>
<tr><th id="2223">2223</th><td><u>#define <dfn class="macro" id="_M/R_008C44_SQ_ESGS_RING_SIZE" data-ref="_M/R_008C44_SQ_ESGS_RING_SIZE">R_008C44_SQ_ESGS_RING_SIZE</dfn>                   0x008C44</u></td></tr>
<tr><th id="2224">2224</th><td><u>#define   <dfn class="macro" id="_M/S_008C44_MEM_SIZE" data-ref="_M/S_008C44_MEM_SIZE">S_008C44_MEM_SIZE</dfn>(x)                         (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="2225">2225</th><td><u>#define   <dfn class="macro" id="_M/G_008C44_MEM_SIZE" data-ref="_M/G_008C44_MEM_SIZE">G_008C44_MEM_SIZE</dfn>(x)                         (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="2226">2226</th><td><u>#define   <dfn class="macro" id="_M/C_008C44_MEM_SIZE" data-ref="_M/C_008C44_MEM_SIZE">C_008C44_MEM_SIZE</dfn>                            0x00000000</u></td></tr>
<tr><th id="2227">2227</th><td><u>#define <dfn class="macro" id="_M/R_0288B0_SQ_ESTMP_RING_ITEMSIZE" data-ref="_M/R_0288B0_SQ_ESTMP_RING_ITEMSIZE">R_0288B0_SQ_ESTMP_RING_ITEMSIZE</dfn>              0x0288B0</u></td></tr>
<tr><th id="2228">2228</th><td><u>#define   <dfn class="macro" id="_M/S_0288B0_ITEMSIZE" data-ref="_M/S_0288B0_ITEMSIZE">S_0288B0_ITEMSIZE</dfn>(x)                         (((x) &amp; 0x7FFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="2229">2229</th><td><u>#define   <dfn class="macro" id="_M/G_0288B0_ITEMSIZE" data-ref="_M/G_0288B0_ITEMSIZE">G_0288B0_ITEMSIZE</dfn>(x)                         (((x) &gt;&gt; 0) &amp; 0x7FFF)</u></td></tr>
<tr><th id="2230">2230</th><td><u>#define   <dfn class="macro" id="_M/C_0288B0_ITEMSIZE" data-ref="_M/C_0288B0_ITEMSIZE">C_0288B0_ITEMSIZE</dfn>                            0xFFFF8000</u></td></tr>
<tr><th id="2231">2231</th><td><u>#define <dfn class="macro" id="_M/R_008C54_SQ_ESTMP_RING_SIZE" data-ref="_M/R_008C54_SQ_ESTMP_RING_SIZE">R_008C54_SQ_ESTMP_RING_SIZE</dfn>                  0x008C54</u></td></tr>
<tr><th id="2232">2232</th><td><u>#define   <dfn class="macro" id="_M/S_008C54_MEM_SIZE" data-ref="_M/S_008C54_MEM_SIZE">S_008C54_MEM_SIZE</dfn>(x)                         (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="2233">2233</th><td><u>#define   <dfn class="macro" id="_M/G_008C54_MEM_SIZE" data-ref="_M/G_008C54_MEM_SIZE">G_008C54_MEM_SIZE</dfn>(x)                         (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="2234">2234</th><td><u>#define   <dfn class="macro" id="_M/C_008C54_MEM_SIZE" data-ref="_M/C_008C54_MEM_SIZE">C_008C54_MEM_SIZE</dfn>                            0x00000000</u></td></tr>
<tr><th id="2235">2235</th><td><u>#define <dfn class="macro" id="_M/R_0288C0_SQ_FBUF_RING_ITEMSIZE" data-ref="_M/R_0288C0_SQ_FBUF_RING_ITEMSIZE">R_0288C0_SQ_FBUF_RING_ITEMSIZE</dfn>               0x0288C0</u></td></tr>
<tr><th id="2236">2236</th><td><u>#define   <dfn class="macro" id="_M/S_0288C0_ITEMSIZE" data-ref="_M/S_0288C0_ITEMSIZE">S_0288C0_ITEMSIZE</dfn>(x)                         (((x) &amp; 0x7FFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="2237">2237</th><td><u>#define   <dfn class="macro" id="_M/G_0288C0_ITEMSIZE" data-ref="_M/G_0288C0_ITEMSIZE">G_0288C0_ITEMSIZE</dfn>(x)                         (((x) &gt;&gt; 0) &amp; 0x7FFF)</u></td></tr>
<tr><th id="2238">2238</th><td><u>#define   <dfn class="macro" id="_M/C_0288C0_ITEMSIZE" data-ref="_M/C_0288C0_ITEMSIZE">C_0288C0_ITEMSIZE</dfn>                            0xFFFF8000</u></td></tr>
<tr><th id="2239">2239</th><td><u>#define <dfn class="macro" id="_M/R_008C74_SQ_FBUF_RING_SIZE" data-ref="_M/R_008C74_SQ_FBUF_RING_SIZE">R_008C74_SQ_FBUF_RING_SIZE</dfn>                   0x008C74</u></td></tr>
<tr><th id="2240">2240</th><td><u>#define   <dfn class="macro" id="_M/S_008C74_MEM_SIZE" data-ref="_M/S_008C74_MEM_SIZE">S_008C74_MEM_SIZE</dfn>(x)                         (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="2241">2241</th><td><u>#define   <dfn class="macro" id="_M/G_008C74_MEM_SIZE" data-ref="_M/G_008C74_MEM_SIZE">G_008C74_MEM_SIZE</dfn>(x)                         (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="2242">2242</th><td><u>#define   <dfn class="macro" id="_M/C_008C74_MEM_SIZE" data-ref="_M/C_008C74_MEM_SIZE">C_008C74_MEM_SIZE</dfn>                            0x00000000</u></td></tr>
<tr><th id="2243">2243</th><td><u>#define <dfn class="macro" id="_M/R_0288B4_SQ_GSTMP_RING_ITEMSIZE" data-ref="_M/R_0288B4_SQ_GSTMP_RING_ITEMSIZE">R_0288B4_SQ_GSTMP_RING_ITEMSIZE</dfn>              0x0288B4</u></td></tr>
<tr><th id="2244">2244</th><td><u>#define   <dfn class="macro" id="_M/S_0288B4_ITEMSIZE" data-ref="_M/S_0288B4_ITEMSIZE">S_0288B4_ITEMSIZE</dfn>(x)                         (((x) &amp; 0x7FFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="2245">2245</th><td><u>#define   <dfn class="macro" id="_M/G_0288B4_ITEMSIZE" data-ref="_M/G_0288B4_ITEMSIZE">G_0288B4_ITEMSIZE</dfn>(x)                         (((x) &gt;&gt; 0) &amp; 0x7FFF)</u></td></tr>
<tr><th id="2246">2246</th><td><u>#define   <dfn class="macro" id="_M/C_0288B4_ITEMSIZE" data-ref="_M/C_0288B4_ITEMSIZE">C_0288B4_ITEMSIZE</dfn>                            0xFFFF8000</u></td></tr>
<tr><th id="2247">2247</th><td><u>#define <dfn class="macro" id="_M/R_008C5C_SQ_GSTMP_RING_SIZE" data-ref="_M/R_008C5C_SQ_GSTMP_RING_SIZE">R_008C5C_SQ_GSTMP_RING_SIZE</dfn>                  0x008C5C</u></td></tr>
<tr><th id="2248">2248</th><td><u>#define   <dfn class="macro" id="_M/S_008C5C_MEM_SIZE" data-ref="_M/S_008C5C_MEM_SIZE">S_008C5C_MEM_SIZE</dfn>(x)                         (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="2249">2249</th><td><u>#define   <dfn class="macro" id="_M/G_008C5C_MEM_SIZE" data-ref="_M/G_008C5C_MEM_SIZE">G_008C5C_MEM_SIZE</dfn>(x)                         (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="2250">2250</th><td><u>#define   <dfn class="macro" id="_M/C_008C5C_MEM_SIZE" data-ref="_M/C_008C5C_MEM_SIZE">C_008C5C_MEM_SIZE</dfn>                            0x00000000</u></td></tr>
<tr><th id="2251">2251</th><td><u>#define <dfn class="macro" id="_M/R_0288AC_SQ_GSVS_RING_ITEMSIZE" data-ref="_M/R_0288AC_SQ_GSVS_RING_ITEMSIZE">R_0288AC_SQ_GSVS_RING_ITEMSIZE</dfn>               0x0288AC</u></td></tr>
<tr><th id="2252">2252</th><td><u>#define   <dfn class="macro" id="_M/S_0288AC_ITEMSIZE" data-ref="_M/S_0288AC_ITEMSIZE">S_0288AC_ITEMSIZE</dfn>(x)                         (((x) &amp; 0x7FFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="2253">2253</th><td><u>#define   <dfn class="macro" id="_M/G_0288AC_ITEMSIZE" data-ref="_M/G_0288AC_ITEMSIZE">G_0288AC_ITEMSIZE</dfn>(x)                         (((x) &gt;&gt; 0) &amp; 0x7FFF)</u></td></tr>
<tr><th id="2254">2254</th><td><u>#define   <dfn class="macro" id="_M/C_0288AC_ITEMSIZE" data-ref="_M/C_0288AC_ITEMSIZE">C_0288AC_ITEMSIZE</dfn>                            0xFFFF8000</u></td></tr>
<tr><th id="2255">2255</th><td><u>#define <dfn class="macro" id="_M/R_008C4C_SQ_GSVS_RING_SIZE" data-ref="_M/R_008C4C_SQ_GSVS_RING_SIZE">R_008C4C_SQ_GSVS_RING_SIZE</dfn>                   0x008C4C</u></td></tr>
<tr><th id="2256">2256</th><td><u>#define   <dfn class="macro" id="_M/S_008C4C_MEM_SIZE" data-ref="_M/S_008C4C_MEM_SIZE">S_008C4C_MEM_SIZE</dfn>(x)                         (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="2257">2257</th><td><u>#define   <dfn class="macro" id="_M/G_008C4C_MEM_SIZE" data-ref="_M/G_008C4C_MEM_SIZE">G_008C4C_MEM_SIZE</dfn>(x)                         (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="2258">2258</th><td><u>#define   <dfn class="macro" id="_M/C_008C4C_MEM_SIZE" data-ref="_M/C_008C4C_MEM_SIZE">C_008C4C_MEM_SIZE</dfn>                            0x00000000</u></td></tr>
<tr><th id="2259">2259</th><td><u>#define <dfn class="macro" id="_M/R_0288BC_SQ_PSTMP_RING_ITEMSIZE" data-ref="_M/R_0288BC_SQ_PSTMP_RING_ITEMSIZE">R_0288BC_SQ_PSTMP_RING_ITEMSIZE</dfn>              0x0288BC</u></td></tr>
<tr><th id="2260">2260</th><td><u>#define   <dfn class="macro" id="_M/S_0288BC_ITEMSIZE" data-ref="_M/S_0288BC_ITEMSIZE">S_0288BC_ITEMSIZE</dfn>(x)                         (((x) &amp; 0x7FFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="2261">2261</th><td><u>#define   <dfn class="macro" id="_M/G_0288BC_ITEMSIZE" data-ref="_M/G_0288BC_ITEMSIZE">G_0288BC_ITEMSIZE</dfn>(x)                         (((x) &gt;&gt; 0) &amp; 0x7FFF)</u></td></tr>
<tr><th id="2262">2262</th><td><u>#define   <dfn class="macro" id="_M/C_0288BC_ITEMSIZE" data-ref="_M/C_0288BC_ITEMSIZE">C_0288BC_ITEMSIZE</dfn>                            0xFFFF8000</u></td></tr>
<tr><th id="2263">2263</th><td><u>#define <dfn class="macro" id="_M/R_008C6C_SQ_PSTMP_RING_SIZE" data-ref="_M/R_008C6C_SQ_PSTMP_RING_SIZE">R_008C6C_SQ_PSTMP_RING_SIZE</dfn>                  0x008C6C</u></td></tr>
<tr><th id="2264">2264</th><td><u>#define   <dfn class="macro" id="_M/S_008C6C_MEM_SIZE" data-ref="_M/S_008C6C_MEM_SIZE">S_008C6C_MEM_SIZE</dfn>(x)                         (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="2265">2265</th><td><u>#define   <dfn class="macro" id="_M/G_008C6C_MEM_SIZE" data-ref="_M/G_008C6C_MEM_SIZE">G_008C6C_MEM_SIZE</dfn>(x)                         (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="2266">2266</th><td><u>#define   <dfn class="macro" id="_M/C_008C6C_MEM_SIZE" data-ref="_M/C_008C6C_MEM_SIZE">C_008C6C_MEM_SIZE</dfn>                            0x00000000</u></td></tr>
<tr><th id="2267">2267</th><td><u>#define <dfn class="macro" id="_M/R_0288C4_SQ_REDUC_RING_ITEMSIZE" data-ref="_M/R_0288C4_SQ_REDUC_RING_ITEMSIZE">R_0288C4_SQ_REDUC_RING_ITEMSIZE</dfn>              0x0288C4</u></td></tr>
<tr><th id="2268">2268</th><td><u>#define   <dfn class="macro" id="_M/S_0288C4_ITEMSIZE" data-ref="_M/S_0288C4_ITEMSIZE">S_0288C4_ITEMSIZE</dfn>(x)                         (((x) &amp; 0x7FFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="2269">2269</th><td><u>#define   <dfn class="macro" id="_M/G_0288C4_ITEMSIZE" data-ref="_M/G_0288C4_ITEMSIZE">G_0288C4_ITEMSIZE</dfn>(x)                         (((x) &gt;&gt; 0) &amp; 0x7FFF)</u></td></tr>
<tr><th id="2270">2270</th><td><u>#define   <dfn class="macro" id="_M/C_0288C4_ITEMSIZE" data-ref="_M/C_0288C4_ITEMSIZE">C_0288C4_ITEMSIZE</dfn>                            0xFFFF8000</u></td></tr>
<tr><th id="2271">2271</th><td><u>#define <dfn class="macro" id="_M/R_008C7C_SQ_REDUC_RING_SIZE" data-ref="_M/R_008C7C_SQ_REDUC_RING_SIZE">R_008C7C_SQ_REDUC_RING_SIZE</dfn>                  0x008C7C</u></td></tr>
<tr><th id="2272">2272</th><td><u>#define   <dfn class="macro" id="_M/S_008C7C_MEM_SIZE" data-ref="_M/S_008C7C_MEM_SIZE">S_008C7C_MEM_SIZE</dfn>(x)                         (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="2273">2273</th><td><u>#define   <dfn class="macro" id="_M/G_008C7C_MEM_SIZE" data-ref="_M/G_008C7C_MEM_SIZE">G_008C7C_MEM_SIZE</dfn>(x)                         (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="2274">2274</th><td><u>#define   <dfn class="macro" id="_M/C_008C7C_MEM_SIZE" data-ref="_M/C_008C7C_MEM_SIZE">C_008C7C_MEM_SIZE</dfn>                            0x00000000</u></td></tr>
<tr><th id="2275">2275</th><td><u>#define <dfn class="macro" id="_M/R_0288B8_SQ_VSTMP_RING_ITEMSIZE" data-ref="_M/R_0288B8_SQ_VSTMP_RING_ITEMSIZE">R_0288B8_SQ_VSTMP_RING_ITEMSIZE</dfn>              0x0288B8</u></td></tr>
<tr><th id="2276">2276</th><td><u>#define   <dfn class="macro" id="_M/S_0288B8_ITEMSIZE" data-ref="_M/S_0288B8_ITEMSIZE">S_0288B8_ITEMSIZE</dfn>(x)                         (((x) &amp; 0x7FFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="2277">2277</th><td><u>#define   <dfn class="macro" id="_M/G_0288B8_ITEMSIZE" data-ref="_M/G_0288B8_ITEMSIZE">G_0288B8_ITEMSIZE</dfn>(x)                         (((x) &gt;&gt; 0) &amp; 0x7FFF)</u></td></tr>
<tr><th id="2278">2278</th><td><u>#define   <dfn class="macro" id="_M/C_0288B8_ITEMSIZE" data-ref="_M/C_0288B8_ITEMSIZE">C_0288B8_ITEMSIZE</dfn>                            0xFFFF8000</u></td></tr>
<tr><th id="2279">2279</th><td><u>#define <dfn class="macro" id="_M/R_008C64_SQ_VSTMP_RING_SIZE" data-ref="_M/R_008C64_SQ_VSTMP_RING_SIZE">R_008C64_SQ_VSTMP_RING_SIZE</dfn>                  0x008C64</u></td></tr>
<tr><th id="2280">2280</th><td><u>#define   <dfn class="macro" id="_M/S_008C64_MEM_SIZE" data-ref="_M/S_008C64_MEM_SIZE">S_008C64_MEM_SIZE</dfn>(x)                         (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="2281">2281</th><td><u>#define   <dfn class="macro" id="_M/G_008C64_MEM_SIZE" data-ref="_M/G_008C64_MEM_SIZE">G_008C64_MEM_SIZE</dfn>(x)                         (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="2282">2282</th><td><u>#define   <dfn class="macro" id="_M/C_008C64_MEM_SIZE" data-ref="_M/C_008C64_MEM_SIZE">C_008C64_MEM_SIZE</dfn>                            0x00000000</u></td></tr>
<tr><th id="2283">2283</th><td><u>#define <dfn class="macro" id="_M/R_0288C8_SQ_GS_VERT_ITEMSIZE" data-ref="_M/R_0288C8_SQ_GS_VERT_ITEMSIZE">R_0288C8_SQ_GS_VERT_ITEMSIZE</dfn>                 0x0288C8</u></td></tr>
<tr><th id="2284">2284</th><td><u>#define   <dfn class="macro" id="_M/S_0288C8_ITEMSIZE" data-ref="_M/S_0288C8_ITEMSIZE">S_0288C8_ITEMSIZE</dfn>(x)                         (((x) &amp; 0x7FFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="2285">2285</th><td><u>#define   <dfn class="macro" id="_M/G_0288C8_ITEMSIZE" data-ref="_M/G_0288C8_ITEMSIZE">G_0288C8_ITEMSIZE</dfn>(x)                         (((x) &gt;&gt; 0) &amp; 0x7FFF)</u></td></tr>
<tr><th id="2286">2286</th><td><u>#define   <dfn class="macro" id="_M/C_0288C8_ITEMSIZE" data-ref="_M/C_0288C8_ITEMSIZE">C_0288C8_ITEMSIZE</dfn>                            0xFFFF8000</u></td></tr>
<tr><th id="2287">2287</th><td><u>#define <dfn class="macro" id="_M/R_028010_DB_DEPTH_INFO" data-ref="_M/R_028010_DB_DEPTH_INFO">R_028010_DB_DEPTH_INFO</dfn>                       0x028010</u></td></tr>
<tr><th id="2288">2288</th><td><u>#define   <dfn class="macro" id="_M/S_028010_FORMAT" data-ref="_M/S_028010_FORMAT">S_028010_FORMAT</dfn>(x)                           (((x) &amp; 0x7) &lt;&lt; 0)</u></td></tr>
<tr><th id="2289">2289</th><td><u>#define   <dfn class="macro" id="_M/G_028010_FORMAT" data-ref="_M/G_028010_FORMAT">G_028010_FORMAT</dfn>(x)                           (((x) &gt;&gt; 0) &amp; 0x7)</u></td></tr>
<tr><th id="2290">2290</th><td><u>#define   <dfn class="macro" id="_M/C_028010_FORMAT" data-ref="_M/C_028010_FORMAT">C_028010_FORMAT</dfn>                              0xFFFFFFF8</u></td></tr>
<tr><th id="2291">2291</th><td><u>#define     <dfn class="macro" id="_M/V_028010_DEPTH_INVALID" data-ref="_M/V_028010_DEPTH_INVALID">V_028010_DEPTH_INVALID</dfn>                     0x00000000</u></td></tr>
<tr><th id="2292">2292</th><td><u>#define     <dfn class="macro" id="_M/V_028010_DEPTH_16" data-ref="_M/V_028010_DEPTH_16">V_028010_DEPTH_16</dfn>                          0x00000001</u></td></tr>
<tr><th id="2293">2293</th><td><u>#define     <dfn class="macro" id="_M/V_028010_DEPTH_X8_24" data-ref="_M/V_028010_DEPTH_X8_24">V_028010_DEPTH_X8_24</dfn>                       0x00000002</u></td></tr>
<tr><th id="2294">2294</th><td><u>#define     <dfn class="macro" id="_M/V_028010_DEPTH_8_24" data-ref="_M/V_028010_DEPTH_8_24">V_028010_DEPTH_8_24</dfn>                        0x00000003</u></td></tr>
<tr><th id="2295">2295</th><td><u>#define     <dfn class="macro" id="_M/V_028010_DEPTH_X8_24_FLOAT" data-ref="_M/V_028010_DEPTH_X8_24_FLOAT">V_028010_DEPTH_X8_24_FLOAT</dfn>                 0x00000004</u></td></tr>
<tr><th id="2296">2296</th><td><u>#define     <dfn class="macro" id="_M/V_028010_DEPTH_8_24_FLOAT" data-ref="_M/V_028010_DEPTH_8_24_FLOAT">V_028010_DEPTH_8_24_FLOAT</dfn>                  0x00000005</u></td></tr>
<tr><th id="2297">2297</th><td><u>#define     <dfn class="macro" id="_M/V_028010_DEPTH_32_FLOAT" data-ref="_M/V_028010_DEPTH_32_FLOAT">V_028010_DEPTH_32_FLOAT</dfn>                    0x00000006</u></td></tr>
<tr><th id="2298">2298</th><td><u>#define     <dfn class="macro" id="_M/V_028010_DEPTH_X24_8_32_FLOAT" data-ref="_M/V_028010_DEPTH_X24_8_32_FLOAT">V_028010_DEPTH_X24_8_32_FLOAT</dfn>              0x00000007</u></td></tr>
<tr><th id="2299">2299</th><td><u>#define   <dfn class="macro" id="_M/S_028010_READ_SIZE" data-ref="_M/S_028010_READ_SIZE">S_028010_READ_SIZE</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 3)</u></td></tr>
<tr><th id="2300">2300</th><td><u>#define   <dfn class="macro" id="_M/G_028010_READ_SIZE" data-ref="_M/G_028010_READ_SIZE">G_028010_READ_SIZE</dfn>(x)                        (((x) &gt;&gt; 3) &amp; 0x1)</u></td></tr>
<tr><th id="2301">2301</th><td><u>#define   <dfn class="macro" id="_M/C_028010_READ_SIZE" data-ref="_M/C_028010_READ_SIZE">C_028010_READ_SIZE</dfn>                           0xFFFFFFF7</u></td></tr>
<tr><th id="2302">2302</th><td><u>#define   <dfn class="macro" id="_M/S_028010_ARRAY_MODE" data-ref="_M/S_028010_ARRAY_MODE">S_028010_ARRAY_MODE</dfn>(x)                       (((x) &amp; 0xF) &lt;&lt; 15)</u></td></tr>
<tr><th id="2303">2303</th><td><u>#define   <dfn class="macro" id="_M/G_028010_ARRAY_MODE" data-ref="_M/G_028010_ARRAY_MODE">G_028010_ARRAY_MODE</dfn>(x)                       (((x) &gt;&gt; 15) &amp; 0xF)</u></td></tr>
<tr><th id="2304">2304</th><td><u>#define   <dfn class="macro" id="_M/C_028010_ARRAY_MODE" data-ref="_M/C_028010_ARRAY_MODE">C_028010_ARRAY_MODE</dfn>                          0xFFF87FFF</u></td></tr>
<tr><th id="2305">2305</th><td><u>#define     <dfn class="macro" id="_M/V_028010_ARRAY_1D_TILED_THIN1" data-ref="_M/V_028010_ARRAY_1D_TILED_THIN1">V_028010_ARRAY_1D_TILED_THIN1</dfn>              0x00000002</u></td></tr>
<tr><th id="2306">2306</th><td><u>#define     <dfn class="macro" id="_M/V_028010_ARRAY_2D_TILED_THIN1" data-ref="_M/V_028010_ARRAY_2D_TILED_THIN1">V_028010_ARRAY_2D_TILED_THIN1</dfn>              0x00000004</u></td></tr>
<tr><th id="2307">2307</th><td><u>#define   <dfn class="macro" id="_M/S_028010_TILE_SURFACE_ENABLE" data-ref="_M/S_028010_TILE_SURFACE_ENABLE">S_028010_TILE_SURFACE_ENABLE</dfn>(x)              (((x) &amp; 0x1) &lt;&lt; 25)</u></td></tr>
<tr><th id="2308">2308</th><td><u>#define   <dfn class="macro" id="_M/G_028010_TILE_SURFACE_ENABLE" data-ref="_M/G_028010_TILE_SURFACE_ENABLE">G_028010_TILE_SURFACE_ENABLE</dfn>(x)              (((x) &gt;&gt; 25) &amp; 0x1)</u></td></tr>
<tr><th id="2309">2309</th><td><u>#define   <dfn class="macro" id="_M/C_028010_TILE_SURFACE_ENABLE" data-ref="_M/C_028010_TILE_SURFACE_ENABLE">C_028010_TILE_SURFACE_ENABLE</dfn>                 0xFDFFFFFF</u></td></tr>
<tr><th id="2310">2310</th><td><u>#define   <dfn class="macro" id="_M/S_028010_TILE_COMPACT" data-ref="_M/S_028010_TILE_COMPACT">S_028010_TILE_COMPACT</dfn>(x)                     (((x) &amp; 0x1) &lt;&lt; 26)</u></td></tr>
<tr><th id="2311">2311</th><td><u>#define   <dfn class="macro" id="_M/G_028010_TILE_COMPACT" data-ref="_M/G_028010_TILE_COMPACT">G_028010_TILE_COMPACT</dfn>(x)                     (((x) &gt;&gt; 26) &amp; 0x1)</u></td></tr>
<tr><th id="2312">2312</th><td><u>#define   <dfn class="macro" id="_M/C_028010_TILE_COMPACT" data-ref="_M/C_028010_TILE_COMPACT">C_028010_TILE_COMPACT</dfn>                        0xFBFFFFFF</u></td></tr>
<tr><th id="2313">2313</th><td><u>#define   <dfn class="macro" id="_M/S_028010_ZRANGE_PRECISION" data-ref="_M/S_028010_ZRANGE_PRECISION">S_028010_ZRANGE_PRECISION</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 31)</u></td></tr>
<tr><th id="2314">2314</th><td><u>#define   <dfn class="macro" id="_M/G_028010_ZRANGE_PRECISION" data-ref="_M/G_028010_ZRANGE_PRECISION">G_028010_ZRANGE_PRECISION</dfn>(x)                 (((x) &gt;&gt; 31) &amp; 0x1)</u></td></tr>
<tr><th id="2315">2315</th><td><u>#define   <dfn class="macro" id="_M/C_028010_ZRANGE_PRECISION" data-ref="_M/C_028010_ZRANGE_PRECISION">C_028010_ZRANGE_PRECISION</dfn>                    0x7FFFFFFF</u></td></tr>
<tr><th id="2316">2316</th><td><u>#define <dfn class="macro" id="_M/R_028000_DB_DEPTH_SIZE" data-ref="_M/R_028000_DB_DEPTH_SIZE">R_028000_DB_DEPTH_SIZE</dfn>                       0x028000</u></td></tr>
<tr><th id="2317">2317</th><td><u>#define   <dfn class="macro" id="_M/S_028000_PITCH_TILE_MAX" data-ref="_M/S_028000_PITCH_TILE_MAX">S_028000_PITCH_TILE_MAX</dfn>(x)                   (((x) &amp; 0x3FF) &lt;&lt; 0)</u></td></tr>
<tr><th id="2318">2318</th><td><u>#define   <dfn class="macro" id="_M/G_028000_PITCH_TILE_MAX" data-ref="_M/G_028000_PITCH_TILE_MAX">G_028000_PITCH_TILE_MAX</dfn>(x)                   (((x) &gt;&gt; 0) &amp; 0x3FF)</u></td></tr>
<tr><th id="2319">2319</th><td><u>#define   <dfn class="macro" id="_M/C_028000_PITCH_TILE_MAX" data-ref="_M/C_028000_PITCH_TILE_MAX">C_028000_PITCH_TILE_MAX</dfn>                      0xFFFFFC00</u></td></tr>
<tr><th id="2320">2320</th><td><u>#define   <dfn class="macro" id="_M/S_028000_SLICE_TILE_MAX" data-ref="_M/S_028000_SLICE_TILE_MAX">S_028000_SLICE_TILE_MAX</dfn>(x)                   (((x) &amp; 0xFFFFF) &lt;&lt; 10)</u></td></tr>
<tr><th id="2321">2321</th><td><u>#define   <dfn class="macro" id="_M/G_028000_SLICE_TILE_MAX" data-ref="_M/G_028000_SLICE_TILE_MAX">G_028000_SLICE_TILE_MAX</dfn>(x)                   (((x) &gt;&gt; 10) &amp; 0xFFFFF)</u></td></tr>
<tr><th id="2322">2322</th><td><u>#define   <dfn class="macro" id="_M/C_028000_SLICE_TILE_MAX" data-ref="_M/C_028000_SLICE_TILE_MAX">C_028000_SLICE_TILE_MAX</dfn>                      0xC00003FF</u></td></tr>
<tr><th id="2323">2323</th><td><u>#define <dfn class="macro" id="_M/R_028004_DB_DEPTH_VIEW" data-ref="_M/R_028004_DB_DEPTH_VIEW">R_028004_DB_DEPTH_VIEW</dfn>                       0x028004</u></td></tr>
<tr><th id="2324">2324</th><td><u>#define   <dfn class="macro" id="_M/S_028004_SLICE_START" data-ref="_M/S_028004_SLICE_START">S_028004_SLICE_START</dfn>(x)                      (((x) &amp; 0x7FF) &lt;&lt; 0)</u></td></tr>
<tr><th id="2325">2325</th><td><u>#define   <dfn class="macro" id="_M/G_028004_SLICE_START" data-ref="_M/G_028004_SLICE_START">G_028004_SLICE_START</dfn>(x)                      (((x) &gt;&gt; 0) &amp; 0x7FF)</u></td></tr>
<tr><th id="2326">2326</th><td><u>#define   <dfn class="macro" id="_M/C_028004_SLICE_START" data-ref="_M/C_028004_SLICE_START">C_028004_SLICE_START</dfn>                         0xFFFFF800</u></td></tr>
<tr><th id="2327">2327</th><td><u>#define   <dfn class="macro" id="_M/S_028004_SLICE_MAX" data-ref="_M/S_028004_SLICE_MAX">S_028004_SLICE_MAX</dfn>(x)                        (((x) &amp; 0x7FF) &lt;&lt; 13)</u></td></tr>
<tr><th id="2328">2328</th><td><u>#define   <dfn class="macro" id="_M/G_028004_SLICE_MAX" data-ref="_M/G_028004_SLICE_MAX">G_028004_SLICE_MAX</dfn>(x)                        (((x) &gt;&gt; 13) &amp; 0x7FF)</u></td></tr>
<tr><th id="2329">2329</th><td><u>#define   <dfn class="macro" id="_M/C_028004_SLICE_MAX" data-ref="_M/C_028004_SLICE_MAX">C_028004_SLICE_MAX</dfn>                           0xFF001FFF</u></td></tr>
<tr><th id="2330">2330</th><td><u>#define <dfn class="macro" id="_M/R_028800_DB_DEPTH_CONTROL" data-ref="_M/R_028800_DB_DEPTH_CONTROL">R_028800_DB_DEPTH_CONTROL</dfn>                    0x028800</u></td></tr>
<tr><th id="2331">2331</th><td><u>#define   <dfn class="macro" id="_M/S_028800_STENCIL_ENABLE" data-ref="_M/S_028800_STENCIL_ENABLE">S_028800_STENCIL_ENABLE</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="2332">2332</th><td><u>#define   <dfn class="macro" id="_M/G_028800_STENCIL_ENABLE" data-ref="_M/G_028800_STENCIL_ENABLE">G_028800_STENCIL_ENABLE</dfn>(x)                   (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="2333">2333</th><td><u>#define   <dfn class="macro" id="_M/C_028800_STENCIL_ENABLE" data-ref="_M/C_028800_STENCIL_ENABLE">C_028800_STENCIL_ENABLE</dfn>                      0xFFFFFFFE</u></td></tr>
<tr><th id="2334">2334</th><td><u>#define   <dfn class="macro" id="_M/S_028800_Z_ENABLE" data-ref="_M/S_028800_Z_ENABLE">S_028800_Z_ENABLE</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 1)</u></td></tr>
<tr><th id="2335">2335</th><td><u>#define   <dfn class="macro" id="_M/G_028800_Z_ENABLE" data-ref="_M/G_028800_Z_ENABLE">G_028800_Z_ENABLE</dfn>(x)                         (((x) &gt;&gt; 1) &amp; 0x1)</u></td></tr>
<tr><th id="2336">2336</th><td><u>#define   <dfn class="macro" id="_M/C_028800_Z_ENABLE" data-ref="_M/C_028800_Z_ENABLE">C_028800_Z_ENABLE</dfn>                            0xFFFFFFFD</u></td></tr>
<tr><th id="2337">2337</th><td><u>#define   <dfn class="macro" id="_M/S_028800_Z_WRITE_ENABLE" data-ref="_M/S_028800_Z_WRITE_ENABLE">S_028800_Z_WRITE_ENABLE</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 2)</u></td></tr>
<tr><th id="2338">2338</th><td><u>#define   <dfn class="macro" id="_M/G_028800_Z_WRITE_ENABLE" data-ref="_M/G_028800_Z_WRITE_ENABLE">G_028800_Z_WRITE_ENABLE</dfn>(x)                   (((x) &gt;&gt; 2) &amp; 0x1)</u></td></tr>
<tr><th id="2339">2339</th><td><u>#define   <dfn class="macro" id="_M/C_028800_Z_WRITE_ENABLE" data-ref="_M/C_028800_Z_WRITE_ENABLE">C_028800_Z_WRITE_ENABLE</dfn>                      0xFFFFFFFB</u></td></tr>
<tr><th id="2340">2340</th><td><u>#define   <dfn class="macro" id="_M/S_028800_ZFUNC" data-ref="_M/S_028800_ZFUNC">S_028800_ZFUNC</dfn>(x)                            (((x) &amp; 0x7) &lt;&lt; 4)</u></td></tr>
<tr><th id="2341">2341</th><td><u>#define   <dfn class="macro" id="_M/G_028800_ZFUNC" data-ref="_M/G_028800_ZFUNC">G_028800_ZFUNC</dfn>(x)                            (((x) &gt;&gt; 4) &amp; 0x7)</u></td></tr>
<tr><th id="2342">2342</th><td><u>#define   <dfn class="macro" id="_M/C_028800_ZFUNC" data-ref="_M/C_028800_ZFUNC">C_028800_ZFUNC</dfn>                               0xFFFFFF8F</u></td></tr>
<tr><th id="2343">2343</th><td><u>#define   <dfn class="macro" id="_M/S_028800_BACKFACE_ENABLE" data-ref="_M/S_028800_BACKFACE_ENABLE">S_028800_BACKFACE_ENABLE</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 7)</u></td></tr>
<tr><th id="2344">2344</th><td><u>#define   <dfn class="macro" id="_M/G_028800_BACKFACE_ENABLE" data-ref="_M/G_028800_BACKFACE_ENABLE">G_028800_BACKFACE_ENABLE</dfn>(x)                  (((x) &gt;&gt; 7) &amp; 0x1)</u></td></tr>
<tr><th id="2345">2345</th><td><u>#define   <dfn class="macro" id="_M/C_028800_BACKFACE_ENABLE" data-ref="_M/C_028800_BACKFACE_ENABLE">C_028800_BACKFACE_ENABLE</dfn>                     0xFFFFFF7F</u></td></tr>
<tr><th id="2346">2346</th><td><u>#define   <dfn class="macro" id="_M/S_028800_STENCILFUNC" data-ref="_M/S_028800_STENCILFUNC">S_028800_STENCILFUNC</dfn>(x)                      (((x) &amp; 0x7) &lt;&lt; 8)</u></td></tr>
<tr><th id="2347">2347</th><td><u>#define   <dfn class="macro" id="_M/G_028800_STENCILFUNC" data-ref="_M/G_028800_STENCILFUNC">G_028800_STENCILFUNC</dfn>(x)                      (((x) &gt;&gt; 8) &amp; 0x7)</u></td></tr>
<tr><th id="2348">2348</th><td><u>#define   <dfn class="macro" id="_M/C_028800_STENCILFUNC" data-ref="_M/C_028800_STENCILFUNC">C_028800_STENCILFUNC</dfn>                         0xFFFFF8FF</u></td></tr>
<tr><th id="2349">2349</th><td><u>#define   <dfn class="macro" id="_M/S_028800_STENCILFAIL" data-ref="_M/S_028800_STENCILFAIL">S_028800_STENCILFAIL</dfn>(x)                      (((x) &amp; 0x7) &lt;&lt; 11)</u></td></tr>
<tr><th id="2350">2350</th><td><u>#define   <dfn class="macro" id="_M/G_028800_STENCILFAIL" data-ref="_M/G_028800_STENCILFAIL">G_028800_STENCILFAIL</dfn>(x)                      (((x) &gt;&gt; 11) &amp; 0x7)</u></td></tr>
<tr><th id="2351">2351</th><td><u>#define   <dfn class="macro" id="_M/C_028800_STENCILFAIL" data-ref="_M/C_028800_STENCILFAIL">C_028800_STENCILFAIL</dfn>                         0xFFFFC7FF</u></td></tr>
<tr><th id="2352">2352</th><td><u>#define   <dfn class="macro" id="_M/S_028800_STENCILZPASS" data-ref="_M/S_028800_STENCILZPASS">S_028800_STENCILZPASS</dfn>(x)                     (((x) &amp; 0x7) &lt;&lt; 14)</u></td></tr>
<tr><th id="2353">2353</th><td><u>#define   <dfn class="macro" id="_M/G_028800_STENCILZPASS" data-ref="_M/G_028800_STENCILZPASS">G_028800_STENCILZPASS</dfn>(x)                     (((x) &gt;&gt; 14) &amp; 0x7)</u></td></tr>
<tr><th id="2354">2354</th><td><u>#define   <dfn class="macro" id="_M/C_028800_STENCILZPASS" data-ref="_M/C_028800_STENCILZPASS">C_028800_STENCILZPASS</dfn>                        0xFFFE3FFF</u></td></tr>
<tr><th id="2355">2355</th><td><u>#define   <dfn class="macro" id="_M/S_028800_STENCILZFAIL" data-ref="_M/S_028800_STENCILZFAIL">S_028800_STENCILZFAIL</dfn>(x)                     (((x) &amp; 0x7) &lt;&lt; 17)</u></td></tr>
<tr><th id="2356">2356</th><td><u>#define   <dfn class="macro" id="_M/G_028800_STENCILZFAIL" data-ref="_M/G_028800_STENCILZFAIL">G_028800_STENCILZFAIL</dfn>(x)                     (((x) &gt;&gt; 17) &amp; 0x7)</u></td></tr>
<tr><th id="2357">2357</th><td><u>#define   <dfn class="macro" id="_M/C_028800_STENCILZFAIL" data-ref="_M/C_028800_STENCILZFAIL">C_028800_STENCILZFAIL</dfn>                        0xFFF1FFFF</u></td></tr>
<tr><th id="2358">2358</th><td><u>#define   <dfn class="macro" id="_M/S_028800_STENCILFUNC_BF" data-ref="_M/S_028800_STENCILFUNC_BF">S_028800_STENCILFUNC_BF</dfn>(x)                   (((x) &amp; 0x7) &lt;&lt; 20)</u></td></tr>
<tr><th id="2359">2359</th><td><u>#define   <dfn class="macro" id="_M/G_028800_STENCILFUNC_BF" data-ref="_M/G_028800_STENCILFUNC_BF">G_028800_STENCILFUNC_BF</dfn>(x)                   (((x) &gt;&gt; 20) &amp; 0x7)</u></td></tr>
<tr><th id="2360">2360</th><td><u>#define   <dfn class="macro" id="_M/C_028800_STENCILFUNC_BF" data-ref="_M/C_028800_STENCILFUNC_BF">C_028800_STENCILFUNC_BF</dfn>                      0xFF8FFFFF</u></td></tr>
<tr><th id="2361">2361</th><td><u>#define   <dfn class="macro" id="_M/S_028800_STENCILFAIL_BF" data-ref="_M/S_028800_STENCILFAIL_BF">S_028800_STENCILFAIL_BF</dfn>(x)                   (((x) &amp; 0x7) &lt;&lt; 23)</u></td></tr>
<tr><th id="2362">2362</th><td><u>#define   <dfn class="macro" id="_M/G_028800_STENCILFAIL_BF" data-ref="_M/G_028800_STENCILFAIL_BF">G_028800_STENCILFAIL_BF</dfn>(x)                   (((x) &gt;&gt; 23) &amp; 0x7)</u></td></tr>
<tr><th id="2363">2363</th><td><u>#define   <dfn class="macro" id="_M/C_028800_STENCILFAIL_BF" data-ref="_M/C_028800_STENCILFAIL_BF">C_028800_STENCILFAIL_BF</dfn>                      0xFC7FFFFF</u></td></tr>
<tr><th id="2364">2364</th><td><u>#define   <dfn class="macro" id="_M/S_028800_STENCILZPASS_BF" data-ref="_M/S_028800_STENCILZPASS_BF">S_028800_STENCILZPASS_BF</dfn>(x)                  (((x) &amp; 0x7) &lt;&lt; 26)</u></td></tr>
<tr><th id="2365">2365</th><td><u>#define   <dfn class="macro" id="_M/G_028800_STENCILZPASS_BF" data-ref="_M/G_028800_STENCILZPASS_BF">G_028800_STENCILZPASS_BF</dfn>(x)                  (((x) &gt;&gt; 26) &amp; 0x7)</u></td></tr>
<tr><th id="2366">2366</th><td><u>#define   <dfn class="macro" id="_M/C_028800_STENCILZPASS_BF" data-ref="_M/C_028800_STENCILZPASS_BF">C_028800_STENCILZPASS_BF</dfn>                     0xE3FFFFFF</u></td></tr>
<tr><th id="2367">2367</th><td><u>#define   <dfn class="macro" id="_M/S_028800_STENCILZFAIL_BF" data-ref="_M/S_028800_STENCILZFAIL_BF">S_028800_STENCILZFAIL_BF</dfn>(x)                  (((x) &amp; 0x7) &lt;&lt; 29)</u></td></tr>
<tr><th id="2368">2368</th><td><u>#define   <dfn class="macro" id="_M/G_028800_STENCILZFAIL_BF" data-ref="_M/G_028800_STENCILZFAIL_BF">G_028800_STENCILZFAIL_BF</dfn>(x)                  (((x) &gt;&gt; 29) &amp; 0x7)</u></td></tr>
<tr><th id="2369">2369</th><td><u>#define   <dfn class="macro" id="_M/C_028800_STENCILZFAIL_BF" data-ref="_M/C_028800_STENCILZFAIL_BF">C_028800_STENCILZFAIL_BF</dfn>                     0x1FFFFFFF</u></td></tr>
<tr><th id="2370">2370</th><td></td></tr>
<tr><th id="2371">2371</th><td><u>#<span data-ppcond="29">endif</span></u></td></tr>
<tr><th id="2372">2372</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='radeon_dce3_1_afmt.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_dce3_1_afmt.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
