<profile>

<section name = "Vivado HLS Report for 'single_conv_calculat'" level="0">
<item name = "Date">Sun Dec  6 12:05:01 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">lab2_fpga_lql</item>
<item name = "Solution">solution2_pipeline</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a12ti-csg325-1L</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.470, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">7, 7, 5, 5, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 6, 0, 318, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 171, -</column>
<column name="Register">-, -, 359, -, -</column>
<specialColumn name="Available">40, 40, 16000, 8000, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 15, 2, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_fu_92_p2">*, 3, 0, 21, 32, 32</column>
<column name="grp_fu_98_p2">*, 3, 0, 21, 32, 32</column>
<column name="add_ln34_1_fu_144_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln34_2_fu_150_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln34_3_fu_127_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln34_4_fu_116_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln34_5_fu_121_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln34_6_fu_133_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln34_fu_138_p2">+, 0, 0, 39, 32, 32</column>
<column name="ap_return">+, 0, 0, 32, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_subdone">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="cal_conv_address0">33, 6, 4, 24</column>
<column name="cal_conv_address1">27, 5, 4, 20</column>
<column name="kernel_address0">33, 6, 4, 24</column>
<column name="kernel_address1">27, 5, 4, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln34_5_reg_165">32, 0, 32, 0</column>
<column name="add_ln34_6_reg_170">32, 0, 32, 0</column>
<column name="add_ln34_reg_175">32, 0, 32, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="mul_ln34_8_reg_160">32, 0, 32, 0</column>
<column name="reg_104">32, 0, 32, 0</column>
<column name="reg_108">32, 0, 32, 0</column>
<column name="reg_112">32, 0, 32, 0</column>
<column name="reg_76">32, 0, 32, 0</column>
<column name="reg_80">32, 0, 32, 0</column>
<column name="reg_84">32, 0, 32, 0</column>
<column name="reg_88">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, single_conv_calculat, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, single_conv_calculat, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, single_conv_calculat, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, single_conv_calculat, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, single_conv_calculat, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, single_conv_calculat, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, single_conv_calculat, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, single_conv_calculat, return value</column>
<column name="cal_conv_address0">out, 4, ap_memory, cal_conv, array</column>
<column name="cal_conv_ce0">out, 1, ap_memory, cal_conv, array</column>
<column name="cal_conv_q0">in, 32, ap_memory, cal_conv, array</column>
<column name="cal_conv_address1">out, 4, ap_memory, cal_conv, array</column>
<column name="cal_conv_ce1">out, 1, ap_memory, cal_conv, array</column>
<column name="cal_conv_q1">in, 32, ap_memory, cal_conv, array</column>
<column name="kernel_address0">out, 4, ap_memory, kernel, array</column>
<column name="kernel_ce0">out, 1, ap_memory, kernel, array</column>
<column name="kernel_q0">in, 32, ap_memory, kernel, array</column>
<column name="kernel_address1">out, 4, ap_memory, kernel, array</column>
<column name="kernel_ce1">out, 1, ap_memory, kernel, array</column>
<column name="kernel_q1">in, 32, ap_memory, kernel, array</column>
</table>
</item>
</section>
</profile>
