var searchData=
[
  ['segmentation_0',['Memory Segmentation',['../group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html',1,'']]],
  ['size_20configuration_20macros_1',['SPI Frame Size Configuration Macros',['../group___s_p_i___f_r_a_m_e___s_i_z_e___m_a_c_r_o_s.html',1,'']]],
  ['speed_20macros_2',['SPI Clock Speed Macros',['../group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s.html',1,'']]],
  ['speed_20options_3',['GPIO Speed Options',['../group___g_p_i_o___s_p_e_e_d_s.html',1,'']]],
  ['spi_20api_20prototypes_4',['SPI API Prototypes',['../group___s_p_i___a_p_i___p_r_o_t_o_t_y_p_e_s.html',1,'']]],
  ['spi_20bit_20order_20configuration_20macros_5',['SPI Bit Order Configuration Macros',['../group___s_p_i___b_i_t___o_r_d_e_r___m_a_c_r_o_s.html',1,'']]],
  ['spi_20clock_20speed_20macros_6',['SPI Clock Speed Macros',['../group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s.html',1,'']]],
  ['spi_20configuration_20macros_7',['SPI Configuration Macros',['../group___s_p_i___c_o_n_f_i_g___m_a_c_r_o_s.html',1,'']]],
  ['spi_20configuration_20structure_20definition_8',['SPI Configuration Structure definition',['../group___s_p_i___config___struct.html',1,'']]],
  ['spi_20cpha_20configuration_20macros_9',['SPI CPHA Configuration Macros',['../group___s_p_i___c_p_h_a___m_a_c_r_o_s.html',1,'']]],
  ['spi_20cpol_20configuration_20macros_10',['SPI CPOL Configuration Macros',['../group___s_p_i___c_p_o_l___m_a_c_r_o_s.html',1,'']]],
  ['spi_20crc_20configuration_20macros_11',['SPI CRC Configuration Macros',['../group___s_p_i___c_r_c___m_a_c_r_o_s.html',1,'']]],
  ['spi_20device_20bus_20mode_20macros_12',['SPI Device Bus Mode Macros',['../group___s_p_i___d_e_v_i_c_e___b_u_s___m_o_d_e___m_a_c_r_o_s.html',1,'']]],
  ['spi_20device_20mode_20macros_13',['SPI Device Mode Macros',['../group___s_p_i___d_e_v_i_c_e___m_o_d_e___m_a_c_r_o_s.html',1,'']]],
  ['spi_20driver_14',['SPI Driver',['../group___s_p_i___d_r_i_v_e_r___d_e_v_e_l_o_p_e_m_n_t.html',1,'']]],
  ['spi_20frame_20size_20configuration_20macros_15',['SPI Frame Size Configuration Macros',['../group___s_p_i___f_r_a_m_e___s_i_z_e___m_a_c_r_o_s.html',1,'']]],
  ['spi_20handle_20structure_20definition_16',['SPI Handle Structure definition',['../group___s_p_i___handle___struct.html',1,'']]],
  ['spi_20peripheral_20definitions_17',['SPI Peripheral Definitions',['../group___s_p_i___instances.html',1,'']]],
  ['spi_20register_20bit_20position_18',['SPI Register Bit Position',['../group___s_p_i___b_i_t___p_o_s_i_t_i_o_n___m_a_c_r_o_s.html',1,'']]],
  ['spi_20ssm_20configuration_20macros_19',['SPI SSM Configuration Macros',['../group___s_p_i___s_s_m___m_a_c_r_o_s.html',1,'']]],
  ['spi_20ssoe_20configuration_20macros_20',['SPI SSOE Configuration Macros',['../group___s_p_i___s_s_o_e___m_a_c_r_o_s.html',1,'']]],
  ['spi_20status_20flag_20macros_21',['SPI Status Flag Macros',['../group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s.html',1,'']]],
  ['spi_5fcr1_5fbit_5fpositions_22',['SPI_CR1_BIT_POSITIONS',['../group___s_p_i___c_r1___b_i_t___p_o_s_i_t_i_o_n_s.html',1,'']]],
  ['spi_5fcr2_5fbit_5fpositions_23',['SPI_CR2_BIT_POSITIONS',['../group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s.html',1,'']]],
  ['spi_5fcrcpr_5fbit_5fpositions_24',['SPI_CRCPR_BIT_POSITIONS',['../group___s_p_i___c_r_c_p_r___b_i_t___p_o_s_i_t_i_o_n_s.html',1,'']]],
  ['spi_5fdr_5fbit_5fpositions_25',['SPI_DR_BIT_POSITIONS',['../group___s_p_i___d_r___b_i_t___p_o_s_i_t_i_o_n_s.html',1,'']]],
  ['spi_5frxcrcr_5fbit_5fpositions_26',['SPI_RXCRCR_BIT_POSITIONS',['../group___s_p_i___r_x_c_r_c_r___b_i_t___p_o_s_i_t_i_o_n_s.html',1,'']]],
  ['spi_5fsr_5fbit_5fpositions_27',['SPI_SR_BIT_POSITIONS',['../group___s_p_i___s_r___b_i_t___p_o_s_i_t_i_o_n_s.html',1,'']]],
  ['spi_5ftxcrcr_5fbit_5fpositions_28',['SPI_TXCRCR_BIT_POSITIONS',['../group___s_p_i___t_x_c_r_c_r___b_i_t___p_o_s_i_t_i_o_n_s.html',1,'']]],
  ['ssm_20configuration_20macros_29',['SPI SSM Configuration Macros',['../group___s_p_i___s_s_m___m_a_c_r_o_s.html',1,'']]],
  ['ssoe_20configuration_20macros_30',['SPI SSOE Configuration Macros',['../group___s_p_i___s_s_o_e___m_a_c_r_o_s.html',1,'']]],
  ['status_20flag_20macros_31',['SPI Status Flag Macros',['../group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s.html',1,'']]],
  ['stm32f407_32',['IRQ Numbers for STM32F407',['../group___i_r_q___n_u_m_b_e_r___m_a_c_r_o_s.html',1,'']]],
  ['structure_33',['GPIO Handle Structure',['../group___g_p_i_o___handle___structure.html',1,'']]],
  ['structure_20definition_34',['Structure definition',['../group___s_p_i___config___struct.html',1,'SPI Configuration Structure definition'],['../group___s_p_i___handle___struct.html',1,'SPI Handle Structure definition']]],
  ['syscfg_20peripheral_20register_20definition_35',['SYSCFG Peripheral Register Definition',['../group___s_y_s_c_f_g___r_e_g.html',1,'']]]
];
