$date
	Tue Jun 24 18:17:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_sipo $end
$var wire 1 ! q3 $end
$var wire 1 " q2 $end
$var wire 1 # q1 $end
$var wire 1 $ q0 $end
$var reg 1 % clk $end
$var reg 4 & in [3:0] $end
$var reg 1 ' rst $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 4 ( in [3:0] $end
$var wire 1 ' rst $end
$var wire 1 ) set $end
$var wire 1 ! q3 $end
$var wire 1 " q2 $end
$var wire 1 # q1 $end
$var wire 1 $ q0 $end
$var wire 1 * d3 $end
$var wire 1 + d2 $end
$var wire 1 , d1 $end
$var wire 1 - d0 $end
$scope module f0 $end
$var wire 1 % clk $end
$var wire 1 - d $end
$var wire 1 ' rst $end
$var wire 1 ) set $end
$var reg 1 $ q $end
$upscope $end
$scope module f1 $end
$var wire 1 % clk $end
$var wire 1 , d $end
$var wire 1 ' rst $end
$var wire 1 ) set $end
$var reg 1 # q $end
$upscope $end
$scope module f2 $end
$var wire 1 % clk $end
$var wire 1 + d $end
$var wire 1 ' rst $end
$var wire 1 ) set $end
$var reg 1 " q $end
$upscope $end
$scope module f3 $end
$var wire 1 % clk $end
$var wire 1 * d $end
$var wire 1 ' rst $end
$var wire 1 ) set $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x-
x,
x+
x*
0)
bx (
1'
bx &
0%
0$
0#
0"
0!
$end
#5
1%
#10
0%
#15
1%
#20
1-
0,
1+
1*
0%
b1101 &
b1101 (
0'
#25
1!
1"
1$
1%
#30
0%
#35
1%
#40
0%
#45
1%
#50
0%
#55
1%
#60
0%
#65
1%
#70
0%
#75
1%
#80
0%
#85
1%
#90
0%
#95
1%
#100
0%
#105
1%
#110
0%
#115
1%
#120
0%
#125
1%
#130
0%
#135
1%
#140
0%
#145
1%
#150
0%
#155
1%
#160
0%
#165
1%
#170
0%
#175
1%
#180
0%
#185
1%
#190
0%
#195
1%
#200
0%
#205
1%
#210
0%
#215
1%
#220
0%
#225
1%
#230
0%
#235
1%
#240
0%
#245
1%
#250
0%
#255
1%
#260
0%
#265
1%
#270
0%
#275
1%
#280
0%
#285
1%
#290
0%
#295
1%
#300
0%
#305
1%
#310
0%
#315
1%
#320
0%
