Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_module"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../Project/ethernet_mac-master/xilinx/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/kanak/CS254/Project/ethernet_mac-master/xilinx/ipcore_dir/ethernet_mac_tx_fifo_xilinx.vhd" into library work
Parsing entity <ethernet_mac_tx_fifo_xilinx>.
Parsing architecture <ethernet_mac_tx_fifo_xilinx_a> of entity <ethernet_mac_tx_fifo_xilinx>.
Parsing VHDL file "/home/kanak/CS254/Project/ethernet_mac-master/utility.vhd" into library ethernet_mac
Parsing package <utility>.
Parsing package body <utility>.
Parsing VHDL file "/home/kanak/CS254/Project/ethernet_mac-master/crc.vhd" into library ethernet_mac
Parsing package <crc>.
Parsing package body <crc>.
Parsing VHDL file "/home/kanak/CS254/Project/ethernet_mac-master/xilinx/fixed_input_delay.vhd" into library ethernet_mac
Parsing entity <fixed_input_delay>.
Parsing architecture <spartan_6> of entity <fixed_input_delay>.
Parsing VHDL file "/home/kanak/CS254/Project/ethernet_mac-master/miim_types.vhd" into library ethernet_mac
Parsing package <miim_types>.
Parsing package body <miim_types>.
Parsing VHDL file "/home/kanak/CS254/Project/ethernet_mac-master/ethernet_types.vhd" into library ethernet_mac
Parsing package <ethernet_types>.
Parsing VHDL file "/home/kanak/CS254/Project/ethernet_mac-master/crc32.vhd" into library ethernet_mac
Parsing package <crc32>.
Parsing package body <crc32>.
Parsing VHDL file "/home/kanak/CS254/Project/ethernet_mac-master/xilinx/output_buffer.vhd" into library ethernet_mac
Parsing entity <output_buffer>.
Parsing architecture <spartan_6> of entity <output_buffer>.
Parsing VHDL file "/home/kanak/CS254/Project/ethernet_mac-master/xilinx/input_buffer.vhd" into library ethernet_mac
Parsing entity <input_buffer>.
Parsing architecture <spartan_6> of entity <input_buffer>.
Parsing VHDL file "/home/kanak/CS254/Project/ethernet_mac-master/single_signal_synchronizer.vhd" into library ethernet_mac
Parsing entity <single_signal_synchronizer>.
Parsing VHDL file "/home/kanak/CS254/Project/ethernet_mac-master/mii_gmii_io.vhd" into library ethernet_mac
Parsing entity <mii_gmii_io>.
Parsing VHDL file "/home/kanak/CS254/Project/ethernet_mac-master/miim_registers.vhd" into library ethernet_mac
Parsing package <miim_registers>.
Parsing package body <miim_registers>.
Parsing VHDL file "/home/kanak/CS254/Project/ethernet_mac-master/framing_common.vhd" into library ethernet_mac
Parsing package <framing_common>.
Parsing package body <framing_common>.
Parsing VHDL file "/home/kanak/CS254/Project/ethernet_mac-master/xilinx/single_signal_synchronizer_spartan6.vhd" into library ethernet_mac
Parsing architecture <spartan6> of entity <single_signal_synchronizer>.
Parsing VHDL file "/home/kanak/CS254/Project/ethernet_mac-master/xilinx/mii_gmii_io_spartan6.vhd" into library ethernet_mac
Parsing architecture <spartan_6> of entity <mii_gmii_io>.
Parsing VHDL file "/home/kanak/CS254/Project/ethernet_mac-master/tx_fifo_adapter.vhd" into library ethernet_mac
Parsing entity <tx_fifo_adapter>.
Parsing architecture <rtl> of entity <tx_fifo_adapter>.
Parsing VHDL file "/home/kanak/CS254/Project/ethernet_mac-master/reset_generator.vhd" into library ethernet_mac
Parsing entity <reset_generator>.
Parsing architecture <rtl> of entity <reset_generator>.
Parsing VHDL file "/home/kanak/CS254/Project/ethernet_mac-master/mii_gmii.vhd" into library ethernet_mac
Parsing entity <mii_gmii>.
Parsing architecture <rtl> of entity <mii_gmii>.
Parsing VHDL file "/home/kanak/CS254/Project/ethernet_mac-master/miim_control.vhd" into library ethernet_mac
Parsing entity <miim_control>.
Parsing architecture <rtl> of entity <miim_control>.
Parsing VHDL file "/home/kanak/CS254/Project/ethernet_mac-master/miim.vhd" into library ethernet_mac
Parsing entity <miim>.
Parsing architecture <rtl> of entity <miim>.
Parsing VHDL file "/home/kanak/CS254/Project/ethernet_mac-master/framing.vhd" into library ethernet_mac
Parsing entity <framing>.
Parsing architecture <rtl> of entity <framing>.
Parsing VHDL file "/home/kanak/CS254/Project/ethernet_mac-master/xilinx/tx_fifo.vhd" into library ethernet_mac
Parsing entity <tx_fifo>.
Parsing architecture <rtl> of entity <tx_fifo>.
Parsing VHDL file "/home/kanak/CS254/Project/ethernet_mac-master/rx_fifo.vhd" into library ethernet_mac
Parsing entity <rx_fifo>.
Parsing architecture <rtl> of entity <rx_fifo>.
Parsing VHDL file "/home/kanak/CS254/Project/ethernet_mac-master/ethernet.vhd" into library ethernet_mac
Parsing entity <ethernet>.
Parsing architecture <rtl> of entity <ethernet>.
Parsing VHDL file "/home/kanak/CS254/ATM/timer.vhd" into library work
Parsing entity <timer>.
Parsing architecture <Behavioral> of entity <timer>.
Parsing VHDL file "/home/kanak/CS254/ATM/read_multiple_data_bytes.vhd" into library work
Parsing entity <read_multiple_data_bytes>.
Parsing architecture <Behavioral> of entity <read_multiple_data_bytes>.
Parsing VHDL file "/home/kanak/CS254/Project/ethernet_mac-master/ethernet_with_fifos.vhd" into library ethernet_mac
Parsing entity <ethernet_with_fifos>.
Parsing architecture <rtl> of entity <ethernet_with_fifos>.
Parsing VHDL file "/home/kanak/CS254/ATM/encrypter.vhd" into library work
Parsing entity <encrypter>.
Parsing architecture <Behavioral> of entity <encrypter>.
Parsing VHDL file "/home/kanak/CS254/ATM/decryptor.vhd" into library work
Parsing entity <decrypter>.
Parsing architecture <Behavioral> of entity <decrypter>.
Parsing VHDL file "/home/kanak/CS254/ATM/debouncer.vhd" into library work
Parsing entity <debouncer>.
Parsing architecture <Behavioral> of entity <debouncer>.
Parsing VHDL file "/home/kanak/CS254/ATM/comm_fpga_fx2.vhdl" into library work
Parsing entity <comm_fpga_fx2>.
Parsing architecture <rtl> of entity <comm_fpga_fx2>.
Parsing VHDL file "/home/kanak/CS254/ATM/communication.vhd" into library work
Parsing entity <communication>.
Parsing architecture <Behavioral> of entity <communication>.
Parsing VHDL file "/home/kanak/CS254/ATM/ATM_main_controller.vhd" into library work
Parsing entity <ATM_main_controller>.
Parsing architecture <Behavioral> of entity <atm_main_controller>.
Parsing VHDL file "/home/kanak/CS254/ATM/top_module.vhd" into library work
Parsing entity <top_module>.
Parsing architecture <Behavioral> of entity <top_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_module> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/home/kanak/CS254/ATM/top_module.vhd" Line 229: Using initial value "11" for speed_override_i since it is never assigned

Elaborating entity <ethernet_with_fifos> (architecture <rtl>) with generics from library <ethernet_mac>.

Elaborating entity <single_signal_synchronizer> (architecture <spartan6>) from library <ethernet_mac>.

Elaborating entity <ethernet> (architecture <rtl>) with generics from library <ethernet_mac>.

Elaborating entity <reset_generator> (architecture <rtl>) with generics from library <ethernet_mac>.

Elaborating entity <mii_gmii> (architecture <rtl>) from library <ethernet_mac>.

Elaborating entity <mii_gmii_io> (architecture <spartan_6>) from library <ethernet_mac>.

Elaborating entity <output_buffer> (architecture <spartan_6>) from library <ethernet_mac>.

Elaborating entity <input_buffer> (architecture <spartan_6>) with generics from library <ethernet_mac>.

Elaborating entity <fixed_input_delay> (architecture <spartan_6>) with generics from library <ethernet_mac>.

Elaborating entity <framing> (architecture <rtl>) from library <ethernet_mac>.

Elaborating entity <miim> (architecture <rtl>) with generics from library <ethernet_mac>.

Elaborating entity <miim_control> (architecture <rtl>) with generics from library <ethernet_mac>.
WARNING:HDLCompiler:1127 - "/home/kanak/CS254/Project/ethernet_mac-master/miim_control.vhd" Line 121: Assignment to init_done ignored, since the identifier is never used

Elaborating entity <rx_fifo> (architecture <rtl>) with generics from library <ethernet_mac>.

Elaborating entity <tx_fifo> (architecture <rtl>) from library <ethernet_mac>.

Elaborating entity <ethernet_mac_tx_fifo_xilinx> (architecture <ethernet_mac_tx_fifo_xilinx_a>) from library <work>.

Elaborating entity <tx_fifo_adapter> (architecture <rtl>) from library <ethernet_mac>.

Elaborating entity <comm_fpga_fx2> (architecture <rtl>) from library <work>.

Elaborating entity <debouncer> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <encrypter> (architecture <Behavioral>) from library <work>.

Elaborating entity <decrypter> (architecture <Behavioral>) from library <work>.

Elaborating entity <ATM_main_controller> (architecture <Behavioral>) from library <work>.

Elaborating entity <timer> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <read_multiple_data_bytes> (architecture <Behavioral>) from library <work>.

Elaborating entity <communication> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "/home/kanak/CS254/ATM/top_module.vhd" Line 224: Net <mac_address_i[47]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/kanak/CS254/ATM/top_module.vhd" Line 226: Net <rgmii_rx_ctl_i> does not have a driver.
WARNING:HDLCompiler:634 - "/home/kanak/CS254/ATM/top_module.vhd" Line 234: Net <tx_data_i[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/kanak/CS254/ATM/top_module.vhd" Line 235: Net <tx_wr_en_i> does not have a driver.
WARNING:HDLCompiler:634 - "/home/kanak/CS254/ATM/top_module.vhd" Line 239: Net <rx_rd_en_i> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_module>.
    Related source file is "/home/kanak/CS254/ATM/top_module.vhd".
INFO:Xst:3210 - "/home/kanak/CS254/ATM/top_module.vhd" line 283: Output port <speed_o> of the instance <ethernet_with_mac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kanak/CS254/ATM/top_module.vhd" line 283: Output port <rx_data_o> of the instance <ethernet_with_mac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kanak/CS254/ATM/top_module.vhd" line 283: Output port <rgmii_tx_ctl_o> of the instance <ethernet_with_mac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kanak/CS254/ATM/top_module.vhd" line 283: Output port <link_up_o> of the instance <ethernet_with_mac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kanak/CS254/ATM/top_module.vhd" line 283: Output port <tx_reset_o> of the instance <ethernet_with_mac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kanak/CS254/ATM/top_module.vhd" line 283: Output port <tx_full_o> of the instance <ethernet_with_mac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kanak/CS254/ATM/top_module.vhd" line 283: Output port <rx_reset_o> of the instance <ethernet_with_mac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kanak/CS254/ATM/top_module.vhd" line 283: Output port <rx_empty_o> of the instance <ethernet_with_mac> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <mac_address_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tx_data_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rgmii_rx_ctl_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tx_wr_en_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rx_rd_en_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit tristate buffer for signal <fx2Addr_out<0>> created at line 38
    Summary:
	inferred   1 Tristate(s).
Unit <top_module> synthesized.

Synthesizing Unit <ethernet_with_fifos>.
    Related source file is "/home/kanak/CS254/Project/ethernet_mac-master/ethernet_with_fifos.vhd".
        MIIM_PHY_ADDRESS = "00000"
        MIIM_RESET_WAIT_TICKS = 0
        MIIM_POLL_WAIT_TICKS = 10000000
        MIIM_CLOCK_DIVIDER = 50
        MIIM_DISABLE = false
        RX_FIFO_SIZE_BITS = 12
    Summary:
	no macro.
Unit <ethernet_with_fifos> synthesized.

Synthesizing Unit <single_signal_synchronizer>.
    Related source file is "/home/kanak/CS254/Project/ethernet_mac-master/single_signal_synchronizer.vhd".
    Set property "ASYNC_REG = TRUE" for instance <FDPE_tmp_inst>.
    Set property "ASYNC_REG = TRUE" for instance <FDPE_out_inst>.
    Set property "shreg_extract = no" for signal <signal_tmp>.
    Set property "register_balancing = no" for signal <signal_tmp>.
    Summary:
	no macro.
Unit <single_signal_synchronizer> synthesized.

Synthesizing Unit <ethernet>.
    Related source file is "/home/kanak/CS254/Project/ethernet_mac-master/ethernet.vhd".
        MIIM_PHY_ADDRESS = "00000"
        MIIM_RESET_WAIT_TICKS = 0
        MIIM_POLL_WAIT_TICKS = 10000000
        MIIM_CLOCK_DIVIDER = 50
        MIIM_DISABLE = false
WARNING:Xst:647 - Input <rgmii_rx_ctl_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/kanak/CS254/Project/ethernet_mac-master/ethernet.vhd" line 164: Output port <rgmii_tx_ctl_o> of the instance <mii_gmii_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kanak/CS254/Project/ethernet_mac-master/ethernet.vhd" line 259: Output port <debug_fifo_write_data_o> of the instance <miim_gen.miim_control_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kanak/CS254/Project/ethernet_mac-master/ethernet.vhd" line 259: Output port <debug_fifo_we_o> of the instance <miim_gen.miim_control_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <rgmii_tx_ctl_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ethernet> synthesized.

Synthesizing Unit <reset_generator>.
    Related source file is "/home/kanak/CS254/Project/ethernet_mac-master/reset_generator.vhd".
        RESET_TICKS = 1000
    Found 1-bit register for signal <state>.
    Found 1-bit register for signal <reset_o>.
    Found 10-bit register for signal <reset_counter>.
    Found 2-bit register for signal <last_speed>.
    Found 10-bit adder for signal <reset_counter[9]_GND_14_o_add_1_OUT> created at line 59.
    Found 2-bit comparator equal for signal <n0008> created at line 63
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <reset_generator> synthesized.

Synthesizing Unit <mii_gmii>.
    Related source file is "/home/kanak/CS254/Project/ethernet_mac-master/mii_gmii.vhd".
WARNING:Xst:647 - Input <rgmii_rx_ctl_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <rgmii_tx_ctl_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <rx_state>.
    Found 2-bit register for signal <tx_state>.
    Found 1-bit register for signal <rx_byte_received_o>.
    Found 1-bit register for signal <mii_tx_en_o>.
    Found 8-bit register for signal <mii_txd_o>.
    Found 1-bit register for signal <rx_frame_o>.
    Found 1-bit register for signal <rx_error_o>.
    Found 8-bit register for signal <rx_data_o>.
    Found finite state machine <FSM_0> for signal <rx_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | rx_clock_i (rising_edge)                       |
    | Reset              | rx_reset_i (positive)                          |
    | Reset type         | asynchronous                                   |
    | Reset State        | rx_init                                        |
    | Power Up State     | rx_init                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <tx_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | tx_clock_i (rising_edge)                       |
    | Reset              | tx_reset_i (positive)                          |
    | Reset type         | asynchronous                                   |
    | Reset State        | tx_init                                        |
    | Power Up State     | tx_init                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 4-to-1 multiplexer for signal <tx_state[1]_tx_gap_i_Mux_3_o> created at line 97.
    Found 8-bit 4-to-1 multiplexer for signal <tx_state[1]_GND_22_o_wide_mux_4_OUT> created at line 97.
    Found 1-bit 4-to-1 multiplexer for signal <tx_byte_sent_o> created at line 133.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <mii_gmii> synthesized.

Synthesizing Unit <mii_gmii_io>.
    Related source file is "/home/kanak/CS254/Project/ethernet_mac-master/mii_gmii_io.vhd".
    Found 4x1-bit Read Only RAM for signal <gmii_active>
    Summary:
	inferred   1 RAM(s).
Unit <mii_gmii_io> synthesized.

Synthesizing Unit <output_buffer>.
    Related source file is "/home/kanak/CS254/Project/ethernet_mac-master/xilinx/output_buffer.vhd".
    Set property "IOB = FORCE" for instance <FDRE_inst>.
    Summary:
	no macro.
Unit <output_buffer> synthesized.

Synthesizing Unit <input_buffer>.
    Related source file is "/home/kanak/CS254/Project/ethernet_mac-master/xilinx/input_buffer.vhd".
        HAS_DELAY = true
        IDELAY_VALUE = 10
    Set property "IOB = FORCE" for instance <FDRE_inst>.
    Summary:
	no macro.
Unit <input_buffer> synthesized.

Synthesizing Unit <fixed_input_delay>.
    Related source file is "/home/kanak/CS254/Project/ethernet_mac-master/xilinx/fixed_input_delay.vhd".
        IDELAY_VALUE = 10
    Summary:
	no macro.
Unit <fixed_input_delay> synthesized.

Synthesizing Unit <framing>.
    Related source file is "/home/kanak/CS254/Project/ethernet_mac-master/framing.vhd".
    Found 1-bit register for signal <tx_busy_o>.
    Found 2-bit register for signal <rx_state>.
    Found 4-bit register for signal <tx_state>.
    Found 1-bit register for signal <mii_tx_enable_o>.
    Found 8-bit register for signal <mii_tx_data_o>.
    Found 1-bit register for signal <mii_tx_gap_o>.
    Found 7-bit register for signal <tx_padding_required>.
    Found 32-bit register for signal <tx_frame_check_sequence>.
    Found 3-bit register for signal <tx_mac_address_byte>.
    Found 4-bit register for signal <tx_interpacket_gap_counter>.
    Found 1-bit register for signal <rx_error_o>.
    Found 8-bit register for signal <rx_data_o>.
    Found 1-bit register for signal <rx_byte_received_o>.
    Found 1-bit register for signal <rx_frame_o>.
    Found 3-bit register for signal <rx_mac_address_byte>.
    Found 1-bit register for signal <rx_is_group_address>.
    Found 11-bit register for signal <rx_frame_size>.
    Found 32-bit register for signal <rx_frame_check_sequence>.
    Found finite state machine <FSM_2> for signal <rx_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 20                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | rx_clock_i (rising_edge)                       |
    | Reset              | rx_reset_i (positive)                          |
    | Reset type         | asynchronous                                   |
    | Reset State        | rx_wait_start_frame_delimiter                  |
    | Power Up State     | rx_wait_start_frame_delimiter                  |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <tx_state[3]_GND_41_o_add_6_OUT> created at line 149.
    Found 4-bit adder for signal <n0423[3:0]> created at line 50.
    Found 4-bit adder for signal <tx_interpacket_gap_counter[3]_GND_41_o_add_57_OUT> created at line 245.
    Found 11-bit adder for signal <rx_frame_size[10]_GND_41_o_add_175_OUT> created at line 321.
    Found 4-bit adder for signal <n0429[3:0]> created at line 50.
    Found 7-bit subtractor for signal <GND_41_o_GND_41_o_sub_20_OUT<6:0>> created at line 50.
    Found 7-bit subtractor for signal <GND_41_o_GND_41_o_sub_107_OUT<6:0>> created at line 257.
    Found 7-bit subtractor for signal <GND_41_o_GND_41_o_sub_184_OUT<6:0>> created at line 50.
    Found 16x1-bit Read Only RAM for signal <tx_state[3]_PWR_27_o_Mux_67_o>
    Found 3-bit comparator greater for signal <tx_mac_address_byte[2]_PWR_27_o_LessThan_8_o> created at line 169
    Found 3-bit comparator greater for signal <tx_mac_address_byte[2]_PWR_27_o_LessThan_40_o> created at line 195
    Found 11-bit comparator greater for signal <rx_frame_size[10]_GND_41_o_LessThan_141_o> created at line 312
    Found 11-bit comparator greater for signal <PWR_27_o_rx_frame_size[10]_LessThan_142_o> created at line 312
    Found 11-bit comparator lessequal for signal <rx_frame_size[10]_PWR_27_o_LessThan_175_o> created at line 320
    Found 3-bit comparator greater for signal <rx_mac_address_byte[2]_PWR_27_o_LessThan_178_o> created at line 324
    Summary:
	inferred   1 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred 119 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  48 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <framing> synthesized.

Synthesizing Unit <miim>.
    Related source file is "/home/kanak/CS254/Project/ethernet_mac-master/miim.vhd".
        CLOCK_DIVIDER = 50
    Found 4-bit register for signal <state>.
    Found 6-bit register for signal <clock_divide_counter>.
    Found 6-bit register for signal <command_bit_position>.
    Found 5-bit register for signal <data_bit_position>.
    Found 16-bit register for signal <data_read_o>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 24                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clock_i (rising_edge)                          |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <clock_divide_counter[5]_GND_43_o_add_18_OUT> created at line 150.
    Found 6-bit adder for signal <command_bit_position[5]_GND_43_o_add_22_OUT> created at line 166.
    Found 5-bit subtractor for signal <GND_43_o_GND_43_o_sub_28_OUT<4:0>> created at line 188.
    Found 1-bit 16-to-1 multiplexer for signal <data_bit_position[3]_data_write_i[15]_Mux_8_o> created at line 122.
    Found 1-bit tristate buffer for signal <mdio_io> created at line 102
    Found 6-bit comparator lessequal for signal <n0004> created at line 92
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  30 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <miim> synthesized.

Synthesizing Unit <miim_control>.
    Related source file is "/home/kanak/CS254/Project/ethernet_mac-master/miim_control.vhd".
        RESET_WAIT_TICKS = 0
        POLL_WAIT_TICKS = 10000000
        DEBUG_OUTPUT = false
    Found 1-bit register for signal <debug_fifo_we_o>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <link_up_o>.
    Found 2-bit register for signal <speed_o>.
    Found 1-bit register for signal <reset_wait_counter>.
    Found 24-bit register for signal <poll_wait_counter>.
    Found 1-bit register for signal <miim_we_o>.
    Found 5-bit register for signal <register_address>.
    Found 16-bit register for signal <miim_data_write_o>.
    Found 4-bit register for signal <after_ack_state>.
    Found 1-bit register for signal <lp_supports_10>.
    Found 1-bit register for signal <lp_supports_100>.
    Found 8-bit register for signal <debug_fifo_write_data_o>.
    Found 1-bit register for signal <miim_req_o>.
    Found 1-bit adder for signal <reset_wait_counter[0]_PWR_34_o_add_3_OUT<0>> created at line 143.
    Found 24-bit adder for signal <poll_wait_counter[23]_GND_46_o_add_10_OUT> created at line 184.
    Found 5-bit adder for signal <register_address[4]_GND_46_o_add_28_OUT> created at line 1241.
    Found 16x1-bit Read Only RAM for signal <state[3]_miim_we_o_MUX_293_o>
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred  23 Multiplexer(s).
Unit <miim_control> synthesized.

Synthesizing Unit <rx_fifo>.
    Related source file is "/home/kanak/CS254/Project/ethernet_mac-master/rx_fifo.vhd".
        MEMORY_SIZE_BITS = 12
    Found 4096x8-bit dual-port RAM <Mram_memory> for signal <memory>.
    Found 12-bit register for signal <write_safe_address>.
    Found 1-bit register for signal <write_update_safe_address_ack>.
    Found 3-bit register for signal <write_state>.
    Found 12-bit register for signal <write_start_address>.
    Found 12-bit register for signal <write_address>.
    Found 1-bit register for signal <write_reset_read_side>.
    Found 11-bit register for signal <write_packet_length>.
    Found 1-bit register for signal <empty_o>.
    Found 2-bit register for signal <read_state>.
    Found 12-bit register for signal <read_address>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <read_update_safe_address_req>.
    Found 12-bit register for signal <update_safe_address>.
    Found finite state machine <FSM_4> for signal <write_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 16                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | mac_rx_clock_i (rising_edge)                   |
    | Reset              | mac_rx_reset_i (positive)                      |
    | Reset type         | asynchronous                                   |
    | Reset State        | write_packet_invalid                           |
    | Power Up State     | write_packet_invalid                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State read_length_low is never reached in FSM <read_state>.
INFO:Xst:1799 - State read_packet is never reached in FSM <read_state>.
    Found finite state machine <FSM_5> for signal <read_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clock_i (rising_edge)                          |
    | Reset              | read_reset (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | read_wait_packet                               |
    | Power Up State     | read_wait_packet                               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <write_start_address[11]_GND_47_o_add_5_OUT> created at line 1241.
    Found 12-bit adder for signal <n0249> created at line 1241.
    Found 12-bit adder for signal <write_start_address[11]_GND_47_o_add_11_OUT> created at line 1241.
    Found 12-bit adder for signal <write_address[11]_GND_47_o_add_34_OUT> created at line 1241.
    Found 12-bit adder for signal <write_start_address[11]_GND_47_o_add_48_OUT> created at line 1241.
    Found 12-bit adder for signal <n0239> created at line 1241.
    Found 12-bit adder for signal <write_start_address[11]_GND_47_o_add_59_OUT> created at line 1241.
    Found 12-bit adder for signal <n0254> created at line 1241.
    Found 12-bit subtractor for signal <GND_47_o_write_address[11]_add_32_OUT> created at line 105.
    Found 11-bit subtractor for signal <GND_47_o_GND_47_o_sub_46_OUT<10:0>> created at line 1308.
    Found 4x1-bit Read Only RAM for signal <read_state[1]_GND_47_o_Mux_100_o>
    Found 12-bit 6-to-1 multiplexer for signal <write_state[2]_X_27_o_wide_mux_64_OUT> created at line 169.
    Found 8-bit 7-to-1 multiplexer for signal <write_state[2]_X_27_o_wide_mux_65_OUT> created at line 169.
    Found 12-bit comparator not equal for signal <write_start_address[11]_write_safe_address[11]_equal_5_o> created at line 180
    Found 12-bit comparator equal for signal <write_start_address[11]_write_safe_address[11]_equal_7_o> created at line 180
    Found 12-bit comparator equal for signal <write_start_address[11]_write_safe_address[11]_equal_9_o> created at line 180
    Found 12-bit comparator equal for signal <write_address[11]_write_safe_address[11]_equal_40_o> created at line 225
    Summary:
	inferred   2 RAM(s).
	inferred   9 Adder/Subtractor(s).
	inferred  83 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  26 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <rx_fifo> synthesized.

Synthesizing Unit <tx_fifo>.
    Related source file is "/home/kanak/CS254/Project/ethernet_mac-master/xilinx/tx_fifo.vhd".
    Summary:
	no macro.
Unit <tx_fifo> synthesized.

Synthesizing Unit <tx_fifo_adapter>.
    Related source file is "/home/kanak/CS254/Project/ethernet_mac-master/tx_fifo_adapter.vhd".
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <mac_tx_enable_o>.
    Found 4-bit register for signal <state>.
    Found 12-bit register for signal <remaining_packet_size>.
    Found 8-bit register for signal <mac_tx_data_o>.
    Found 8-bit register for signal <next_data>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 17                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | mac_tx_clock_i (rising_edge)                   |
    | Reset              | mac_tx_reset_i (positive)                      |
    | Reset type         | asynchronous                                   |
    | Reset State        | read_size_high                                 |
    | Power Up State     | read_size_high                                 |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit subtractor for signal <GND_54_o_GND_54_o_sub_15_OUT<11:0>> created at line 1308.
    Found 12-bit comparator greater for signal <n0017> created at line 101
    Found 12-bit comparator lessequal for signal <n0030> created at line 144
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  31 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tx_fifo_adapter> synthesized.

Synthesizing Unit <comm_fpga_fx2>.
    Related source file is "/home/kanak/CS254/ATM/comm_fpga_fx2.vhdl".
    Found 17-bit register for signal <count>.
    Found 7-bit register for signal <chanAddr>.
    Found 1-bit register for signal <isWrite>.
    Found 1-bit register for signal <isAligned>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 21                                             |
    | Inputs             | 7                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Power Up State     | s_reset                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit subtractor for signal <GND_56_o_GND_56_o_sub_21_OUT<16:0>> created at line 1308.
    Found 1-bit tristate buffer for signal <fifoOp<1>> created at line 121
    Found 1-bit tristate buffer for signal <fifoOp<0>> created at line 121
    Found 1-bit tristate buffer for signal <fx2PktEnd_out> created at line 121
    Found 1-bit tristate buffer for signal <fx2FifoSel_out> created at line 121
    Found 1-bit tristate buffer for signal <fx2Data_io<7>> created at line 248
    Found 1-bit tristate buffer for signal <fx2Data_io<6>> created at line 248
    Found 1-bit tristate buffer for signal <fx2Data_io<5>> created at line 248
    Found 1-bit tristate buffer for signal <fx2Data_io<4>> created at line 248
    Found 1-bit tristate buffer for signal <fx2Data_io<3>> created at line 248
    Found 1-bit tristate buffer for signal <fx2Data_io<2>> created at line 248
    Found 1-bit tristate buffer for signal <fx2Data_io<1>> created at line 248
    Found 1-bit tristate buffer for signal <fx2Data_io<0>> created at line 248
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
	inferred  12 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <comm_fpga_fx2> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "/home/kanak/CS254/ATM/debouncer.vhd".
        wait_cycles = "11110010111101000000"
    Found 1-bit register for signal <oldbutton>.
    Found 1-bit register for signal <button_deb>.
    Found 20-bit register for signal <count>.
    Found 20-bit adder for signal <count[19]_GND_72_o_add_0_OUT> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
Unit <debouncer> synthesized.

Synthesizing Unit <encrypter>.
    Related source file is "/home/kanak/CS254/ATM/encrypter.vhd".
    Found 6-bit register for signal <i>.
    Found 32-bit register for signal <sum>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <state>.
    Found 32-bit register for signal <v0>.
    Found 32-bit register for signal <v1>.
    Found 64-bit register for signal <ciphertext>.
    Found 32-bit adder for signal <v1[27]_PWR_52_o_add_6_OUT> created at line 75.
    Found 32-bit adder for signal <v1[31]_sum[31]_add_7_OUT> created at line 75.
    Found 32-bit adder for signal <GND_73_o_GND_73_o_add_9_OUT> created at line 75.
    Found 32-bit adder for signal <v0[31]_v1[27]_add_11_OUT> created at line 75.
    Found 32-bit adder for signal <v0[27]_GND_73_o_add_12_OUT> created at line 78.
    Found 32-bit adder for signal <v0[31]_sum[31]_add_13_OUT> created at line 78.
    Found 32-bit adder for signal <GND_73_o_GND_73_o_add_15_OUT> created at line 78.
    Found 32-bit adder for signal <v1[31]_v0[27]_add_17_OUT> created at line 78.
    Found 32-bit adder for signal <sum[31]_PWR_52_o_add_18_OUT> created at line 80.
    Found 6-bit adder for signal <i[5]_GND_73_o_add_19_OUT> created at line 81.
    Found 6-bit comparator greater for signal <GND_73_o_i[5]_LessThan_5_o> created at line 73
    Found 6-bit comparator greater for signal <i[5]_PWR_52_o_LessThan_6_o> created at line 73
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 168 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <encrypter> synthesized.

Synthesizing Unit <decrypter>.
    Related source file is "/home/kanak/CS254/ATM/decryptor.vhd".
    Found 6-bit register for signal <i>.
    Found 32-bit register for signal <sum>.
    Found 1-bit register for signal <state>.
    Found 1-bit register for signal <done>.
    Found 32-bit register for signal <v0>.
    Found 32-bit register for signal <v1>.
    Found 64-bit register for signal <plaintext>.
    Found 32-bit adder for signal <v0[27]_GND_75_o_add_6_OUT> created at line 74.
    Found 32-bit adder for signal <v0[31]_sum[31]_add_7_OUT> created at line 74.
    Found 32-bit adder for signal <GND_75_o_GND_75_o_add_9_OUT> created at line 74.
    Found 32-bit adder for signal <v1[27]_PWR_53_o_add_12_OUT> created at line 77.
    Found 32-bit adder for signal <v1[31]_sum[31]_add_13_OUT> created at line 77.
    Found 32-bit adder for signal <GND_75_o_GND_75_o_add_15_OUT> created at line 77.
    Found 6-bit adder for signal <i[5]_GND_75_o_add_19_OUT> created at line 79.
    Found 32-bit subtractor for signal <GND_75_o_GND_75_o_sub_12_OUT<31:0>> created at line 74.
    Found 32-bit subtractor for signal <GND_75_o_GND_75_o_sub_18_OUT<31:0>> created at line 77.
    Found 32-bit subtractor for signal <GND_75_o_GND_75_o_sub_19_OUT<31:0>> created at line 78.
    Found 6-bit comparator greater for signal <GND_75_o_i[5]_LessThan_5_o> created at line 72
    Found 6-bit comparator greater for signal <i[5]_PWR_53_o_LessThan_6_o> created at line 72
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 168 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <decrypter> synthesized.

Synthesizing Unit <ATM_main_controller>.
    Related source file is "/home/kanak/CS254/ATM/ATM_main_controller.vhd".
    Found 8-bit register for signal <n100>.
    Found 8-bit register for signal <n500>.
    Found 8-bit register for signal <n1000>.
    Found 8-bit register for signal <n2000>.
    Found 64-bit register for signal <data_to_be_encrypted>.
    Found 1-bit register for signal <is_suf_atm>.
    Found 1-bit register for signal <start_encrypt>.
    Found 64-bit register for signal <encrypted_data_comm>.
    Found 1-bit register for signal <start_comm>.
    Found 64-bit register for signal <data_to_be_decrypted>.
    Found 1-bit register for signal <start_decrypt>.
    Found 8-bit register for signal <d2000>.
    Found 8-bit register for signal <d1000>.
    Found 8-bit register for signal <d500>.
    Found 8-bit register for signal <d100>.
    Found 8-bit register for signal <data_out_leds>.
    Found 3-bit register for signal <count_blink>.
    Found 1-bit register for signal <double_time>.
    Found 1-bit register for signal <finish_display>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 23                                             |
    | Inputs             | 8                                              |
    | Outputs            | 12                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_button (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <count_blink[2]_GND_77_o_add_189_OUT> created at line 258.
    Found 8-bit subtractor for signal <GND_77_o_GND_77_o_sub_128_OUT<7:0>> created at line 210.
    Found 8-bit subtractor for signal <GND_77_o_GND_77_o_sub_129_OUT<7:0>> created at line 211.
    Found 8-bit subtractor for signal <GND_77_o_GND_77_o_sub_134_OUT<7:0>> created at line 218.
    Found 8-bit subtractor for signal <GND_77_o_GND_77_o_sub_135_OUT<7:0>> created at line 219.
    Found 8-bit subtractor for signal <GND_77_o_GND_77_o_sub_140_OUT<7:0>> created at line 226.
    Found 8-bit subtractor for signal <GND_77_o_GND_77_o_sub_141_OUT<7:0>> created at line 227.
    Found 8-bit subtractor for signal <GND_77_o_GND_77_o_sub_146_OUT<7:0>> created at line 234.
    Found 8-bit subtractor for signal <GND_77_o_GND_77_o_sub_147_OUT<7:0>> created at line 235.
    Found 8-bit 4-to-1 multiplexer for signal <_n0741> created at line 149.
    Found 8-bit 4-to-1 multiplexer for signal <_n0747> created at line 149.
    Found 8-bit 4-to-1 multiplexer for signal <_n0749> created at line 149.
    Found 8-bit 4-to-1 multiplexer for signal <_n0751> created at line 149.
    Found 8-bit 4-to-1 multiplexer for signal <_n0753> created at line 149.
    Found 8-bit comparator lessequal for signal <n0003> created at line 109
    Found 8-bit comparator lessequal for signal <n0005> created at line 110
    Found 8-bit comparator lessequal for signal <n0007> created at line 111
    Found 8-bit comparator lessequal for signal <n0009> created at line 112
    Found 3-bit comparator greater for signal <count_blink[2]_GND_77_o_LessThan_101_o> created at line 173
    Found 8-bit comparator lessequal for signal <n0138> created at line 191
    Found 8-bit comparator lessequal for signal <n0140> created at line 191
    Found 8-bit comparator lessequal for signal <n0142> created at line 191
    Found 8-bit comparator lessequal for signal <n0144> created at line 191
    Found 3-bit comparator greater for signal <count_blink[2]_PWR_55_o_LessThan_150_o> created at line 237
    Found 3-bit comparator greater for signal <count_blink[2]_PWR_55_o_LessThan_188_o> created at line 253
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred 273 D-type flip-flop(s).
	inferred  11 Comparator(s).
	inferred 341 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ATM_main_controller> synthesized.

Synthesizing Unit <timer>.
    Related source file is "/home/kanak/CS254/ATM/timer.vhd".
        N = "111111110010111101000000"
    Found 1-bit register for signal <blink>.
    Found 1-bit register for signal <i>.
    Found 25-bit register for signal <temp>.
    Found 25-bit adder for signal <temp[24]_GND_78_o_add_3_OUT> created at line 52.
    Found 25-bit comparator greater for signal <temp[24]_GND_78_o_LessThan_1_o> created at line 47
    Found 25-bit comparator greater for signal <temp[24]_PWR_56_o_LessThan_3_o> created at line 50
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <timer> synthesized.

Synthesizing Unit <read_multiple_data_bytes>.
    Related source file is "/home/kanak/CS254/ATM/read_multiple_data_bytes.vhd".
    Found 64-bit register for signal <temp>.
    Found 2-bit register for signal <state>.
    Found 4-bit register for signal <i>.
    Found 1-bit register for signal <done>.
    Found 64-bit register for signal <data>.
    Found 1-bit register for signal <prev_value>.
    Found finite state machine <FSM_9> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 64-bit adder for signal <temp[63]_GND_79_o_add_4_OUT> created at line 53.
    Found 4-bit adder for signal <i[3]_GND_79_o_add_5_OUT> created at line 54.
    Found 4-bit comparator greater for signal <i[3]_PWR_57_o_LessThan_3_o> created at line 49
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 134 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <read_multiple_data_bytes> synthesized.

Synthesizing Unit <communication>.
    Related source file is "/home/kanak/CS254/ATM/communication.vhd".
    Found 8-bit register for signal <checkuser>.
    Found 1-bit register for signal <f2hValid_out>.
    Found 8-bit register for signal <f2hData_out>.
    Found 1-bit register for signal <h2fReady_out>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <b>.
    Found 8-bit register for signal <c>.
    Found 8-bit register for signal <d>.
    Found 8-bit register for signal <e>.
    Found 8-bit register for signal <f>.
    Found 8-bit register for signal <g>.
    Found 8-bit register for signal <h>.
    Found 64-bit register for signal <data_recieved>.
    Summary:
	inferred 146 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <communication> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x1-bit single-port Read Only RAM                    : 2
 4096x8-bit dual-port RAM                              : 1
 4x1-bit single-port Read Only RAM                     : 2
# Adders/Subtractors                                   : 60
 1-bit adder                                           : 1
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 12-bit adder                                          : 7
 12-bit subtractor                                     : 2
 17-bit subtractor                                     : 1
 20-bit adder                                          : 4
 24-bit adder                                          : 1
 25-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 15
 32-bit subtractor                                     : 3
 4-bit adder                                           : 5
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 4
 64-bit adder                                          : 1
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 8
# Registers                                            : 131
 1-bit register                                        : 52
 10-bit register                                       : 1
 11-bit register                                       : 2
 12-bit register                                       : 6
 16-bit register                                       : 2
 17-bit register                                       : 1
 2-bit register                                        : 2
 20-bit register                                       : 4
 24-bit register                                       : 1
 25-bit register                                       : 1
 3-bit register                                        : 3
 32-bit register                                       : 8
 4-bit register                                        : 5
 5-bit register                                        : 2
 6-bit register                                        : 4
 64-bit register                                       : 8
 7-bit register                                        : 2
 8-bit register                                        : 27
# Comparators                                          : 32
 11-bit comparator greater                             : 2
 11-bit comparator lessequal                           : 1
 12-bit comparator equal                               : 3
 12-bit comparator greater                             : 1
 12-bit comparator lessequal                           : 1
 12-bit comparator not equal                           : 1
 2-bit comparator equal                                : 1
 25-bit comparator greater                             : 2
 3-bit comparator greater                              : 6
 4-bit comparator greater                              : 1
 6-bit comparator greater                              : 4
 6-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 8
# Multiplexers                                         : 547
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 99
 1-bit 4-to-1 multiplexer                              : 2
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 10
 12-bit 6-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 2
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 21
 4-bit 2-to-1 multiplexer                              : 20
 5-bit 2-to-1 multiplexer                              : 7
 6-bit 2-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 362
 8-bit 4-to-1 multiplexer                              : 6
 8-bit 7-to-1 multiplexer                              : 1
# Tristates                                            : 14
 1-bit tristate buffer                                 : 14
# FSMs                                                 : 10
# Xors                                                 : 50
 1-bit xor2                                            : 26
 32-bit xor2                                           : 24

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../Project/ethernet_mac-master/xilinx/ipcore_dir/ethernet_mac_tx_fifo_xilinx.ngc>.
Loading core <ethernet_mac_tx_fifo_xilinx> for timing and area information for instance <tx_data_fifo_inst>.
WARNING:Xst:1710 - FF/Latch <update_safe_address_0> (without init value) has a constant value of 0 in block <rx_fifo_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <update_safe_address_1> (without init value) has a constant value of 0 in block <rx_fifo_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <update_safe_address_2> (without init value) has a constant value of 0 in block <rx_fifo_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <update_safe_address_3> (without init value) has a constant value of 0 in block <rx_fifo_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <update_safe_address_4> (without init value) has a constant value of 0 in block <rx_fifo_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <update_safe_address_5> (without init value) has a constant value of 0 in block <rx_fifo_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <update_safe_address_6> (without init value) has a constant value of 0 in block <rx_fifo_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <update_safe_address_7> (without init value) has a constant value of 0 in block <rx_fifo_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <update_safe_address_8> (without init value) has a constant value of 0 in block <rx_fifo_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <update_safe_address_9> (without init value) has a constant value of 0 in block <rx_fifo_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <update_safe_address_10> (without init value) has a constant value of 0 in block <rx_fifo_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <update_safe_address_11> (without init value) has a constant value of 0 in block <rx_fifo_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_update_safe_address_req> (without init value) has a constant value of 0 in block <rx_fifo_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <write_reset_read_side> is unconnected in block <rx_fifo_inst>.
WARNING:Xst:1290 - Hierarchical block <sync_reset_inst> is unconnected in block <rx_fifo_inst>.
   It will be removed from the design.

Synthesizing (advanced) Unit <ATM_main_controller>.
The following registers are absorbed into counter <count_blink>: 1 register on signal <count_blink>.
Unit <ATM_main_controller> synthesized (advanced).

Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <decrypter>.
The following registers are absorbed into accumulator <v0>: 1 register on signal <v0>.
The following registers are absorbed into accumulator <v1>: 1 register on signal <v1>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <decrypter> synthesized (advanced).

Synthesizing (advanced) Unit <encrypter>.
The following registers are absorbed into accumulator <v0>: 1 register on signal <v0>.
The following registers are absorbed into accumulator <v1>: 1 register on signal <v1>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <encrypter> synthesized (advanced).

Synthesizing (advanced) Unit <framing>.
The following registers are absorbed into counter <tx_interpacket_gap_counter>: 1 register on signal <tx_interpacket_gap_counter>.
The following registers are absorbed into counter <rx_frame_size>: 1 register on signal <rx_frame_size>.
The following registers are absorbed into counter <rx_mac_address_byte>: 1 register on signal <rx_mac_address_byte>.
INFO:Xst:3231 - The small RAM <Mram_tx_state[3]_PWR_27_o_Mux_67_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tx_state>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <framing> synthesized (advanced).

Synthesizing (advanced) Unit <mii_gmii_io>.
INFO:Xst:3231 - The small RAM <Mram_gmii_active> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <speed_select_i> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <gmii_active>   |          |
    -----------------------------------------------------------------------
Unit <mii_gmii_io> synthesized (advanced).

Synthesizing (advanced) Unit <miim>.
The following registers are absorbed into counter <data_bit_position>: 1 register on signal <data_bit_position>.
The following registers are absorbed into counter <clock_divide_counter>: 1 register on signal <clock_divide_counter>.
The following registers are absorbed into counter <command_bit_position>: 1 register on signal <command_bit_position>.
Unit <miim> synthesized (advanced).

Synthesizing (advanced) Unit <miim_control>.
The following registers are absorbed into counter <reset_wait_counter_0>: 1 register on signal <reset_wait_counter_0>.
The following registers are absorbed into counter <poll_wait_counter>: 1 register on signal <poll_wait_counter>.
INFO:Xst:3231 - The small RAM <Mram_state[3]_miim_we_o_MUX_293_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <miim_control> synthesized (advanced).

Synthesizing (advanced) Unit <read_multiple_data_bytes>.
The following registers are absorbed into accumulator <temp>: 1 register on signal <temp>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <read_multiple_data_bytes> synthesized (advanced).

Synthesizing (advanced) Unit <reset_generator>.
The following registers are absorbed into counter <reset_counter>: 1 register on signal <reset_counter>.
Unit <reset_generator> synthesized (advanced).

Synthesizing (advanced) Unit <rx_fifo>.
INFO:Xst:3226 - The RAM <Mram_memory> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <mac_rx_clock_i> | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_state[2]_X_27_o_wide_mux_64_OUT> |          |
    |     diA            | connected to signal <write_state[2]_X_27_o_wide_mux_65_OUT> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clock_i>       | rise     |
    |     addrB          | connected to signal <read_state[1]_read_address[11]_wide_mux_99_OUT> |          |
    |     doB            | connected to signal <read_data>     |          |
    |     dorstB         | connected to signal <read_reset>    | high     |
    | reset value        | 00000000                                       |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_read_state[1]_GND_47_o_Mux_100_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("0",read_state)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <rx_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <timer>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
Unit <timer> synthesized (advanced).

Synthesizing (advanced) Unit <tx_fifo_adapter>.
The following registers are absorbed into counter <remaining_packet_size>: 1 register on signal <remaining_packet_size>.
Unit <tx_fifo_adapter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x1-bit single-port distributed Read Only RAM        : 2
 4096x8-bit dual-port block RAM                        : 1
 4x1-bit single-port distributed Read Only RAM         : 2
# Adders/Subtractors                                   : 41
 11-bit subtractor                                     : 2
 12-bit adder                                          : 7
 17-bit subtractor                                     : 1
 20-bit adder                                          : 4
 3-bit adder                                           : 2
 32-bit adder                                          : 13
 32-bit subtractor                                     : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 8
# Counters                                             : 19
 1-bit up counter                                      : 1
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 12-bit down counter                                   : 1
 20-bit up counter                                     : 4
 24-bit up counter                                     : 1
 25-bit up counter                                     : 1
 3-bit up counter                                      : 2
 4-bit up counter                                      : 2
 5-bit down counter                                    : 1
 6-bit up counter                                      : 4
# Accumulators                                         : 5
 32-bit down loadable accumulator                      : 2
 32-bit up loadable accumulator                        : 2
 64-bit up loadable accumulator                        : 1
# Registers                                            : 1026
 Flip-Flops                                            : 1026
# Comparators                                          : 32
 11-bit comparator greater                             : 2
 11-bit comparator lessequal                           : 1
 12-bit comparator equal                               : 3
 12-bit comparator greater                             : 1
 12-bit comparator lessequal                           : 1
 12-bit comparator not equal                           : 1
 2-bit comparator equal                                : 1
 25-bit comparator greater                             : 2
 3-bit comparator greater                              : 6
 4-bit comparator greater                              : 1
 6-bit comparator greater                              : 4
 6-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 8
# Multiplexers                                         : 535
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 99
 1-bit 4-to-1 multiplexer                              : 2
 12-bit 2-to-1 multiplexer                             : 9
 12-bit 6-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 17
 4-bit 2-to-1 multiplexer                              : 19
 5-bit 2-to-1 multiplexer                              : 6
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 362
 8-bit 4-to-1 multiplexer                              : 6
 8-bit 7-to-1 multiplexer                              : 1
# FSMs                                                 : 10
# Xors                                                 : 50
 1-bit xor2                                            : 26
 32-bit xor2                                           : 24

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <update_safe_address_0> (without init value) has a constant value of 0 in block <rx_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <update_safe_address_1> (without init value) has a constant value of 0 in block <rx_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <update_safe_address_2> (without init value) has a constant value of 0 in block <rx_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <update_safe_address_3> (without init value) has a constant value of 0 in block <rx_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <update_safe_address_4> (without init value) has a constant value of 0 in block <rx_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <update_safe_address_5> (without init value) has a constant value of 0 in block <rx_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <update_safe_address_6> (without init value) has a constant value of 0 in block <rx_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <update_safe_address_7> (without init value) has a constant value of 0 in block <rx_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <update_safe_address_8> (without init value) has a constant value of 0 in block <rx_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <update_safe_address_9> (without init value) has a constant value of 0 in block <rx_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <update_safe_address_10> (without init value) has a constant value of 0 in block <rx_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <update_safe_address_11> (without init value) has a constant value of 0 in block <rx_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_update_safe_address_req> (without init value) has a constant value of 0 in block <rx_fifo>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <write_safe_address_0> in Unit <rx_fifo> is equivalent to the following 11 FFs/Latches, which will be removed : <write_safe_address_1> <write_safe_address_2> <write_safe_address_3> <write_safe_address_4> <write_safe_address_5> <write_safe_address_6> <write_safe_address_7> <write_safe_address_8> <write_safe_address_9> <write_safe_address_10> <write_safe_address_11> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ATM_Main_cont/FSM_8> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 111   | 111
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 110   | 110
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ATM_Main_cont/data_inp/FSM_9> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 01
 10    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ethernet_with_mac/ethernet_inst/framing_inst/FSM_2> on signal <rx_state[1:2]> with sequential encoding.
-------------------------------------------
 State                         | Encoding
-------------------------------------------
 rx_wait_start_frame_delimiter | 00
 rx_data                       | 01
 rx_error                      | 11
 rx_skip_frame                 | 10
-------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/FSM_3> on signal <state[1:4]> with user encoding.
-------------------------------------
 State                   | Encoding
-------------------------------------
 idle                    | 0000
 tx_command              | 0001
 rx_turnaround_z         | 0010
 rx_turnaround_z_readlow | 0011
 rx_data                 | 0100
 tx_turnaround_high      | 0101
 tx_turnaround_low       | 0110
 tx_data                 | 0111
 done                    | 1000
-------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ethernet_with_mac/ethernet_inst/mii_gmii_inst/FSM_1> on signal <tx_state[1:4]> with one-hot encoding.
----------------------------
 State          | Encoding
----------------------------
 tx_init        | 0001
 tx_gmii        | 0100
 tx_mii_lo_quad | 0010
 tx_mii_hi_quad | 1000
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ethernet_with_mac/ethernet_inst/mii_gmii_inst/FSM_0> on signal <rx_state[1:2]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 rx_init        | 00
 rx_gmii        | 01
 rx_mii_lo_quad | 10
 rx_mii_hi_quad | 11
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ethernet_with_mac/tx_fifo_inst/tx_fifo_adapter_inst/FSM_6> on signal <state[1:4]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 read_size_high     | 0000
 wait_read_size_low | 0001
 read_size_low      | 0010
 wait_data_count1   | 0011
 wait_data_count2   | 0100
 wait_packet        | 0101
 wait_data_read     | 0110
 read_data          | 0111
 send_data          | 1000
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ethernet_with_mac/rx_fifo_inst/FSM_5> on signal <read_state[1:1]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 read_wait_packet | 0
 read_wait_ack    | 1
 read_length_low  | unreached
 read_packet      | unreached
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ethernet_with_mac/rx_fifo_inst/FSM_4> on signal <write_state[1:3]> with user encoding.
----------------------------------
 State                | Encoding
----------------------------------
 write_wait           | 000
 write_packet         | 001
 write_length_high    | 010
 write_length_low     | 011
 write_packet_valid   | 100
 write_packet_invalid | 101
 write_skip_frame     | 110
----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <comm_fpga/FSM_7> on signal <state[1:4]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 s_reset                | 0000
 s_idle                 | 0001
 s_get_count0           | 0010
 s_get_count1           | 0011
 s_begin_write          | 0100
 s_write                | 0101
 s_end_write_aligned    | 0110
 s_end_write_nonaligned | 0111
 s_read                 | 1000
------------------------------------
WARNING:Xst:1710 - FF/Latch <miim_data_write_o_1> (without init value) has a constant value of 0 in block <miim_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <miim_data_write_o_2> (without init value) has a constant value of 0 in block <miim_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <miim_data_write_o_3> (without init value) has a constant value of 0 in block <miim_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <miim_data_write_o_4> (without init value) has a constant value of 0 in block <miim_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <miim_data_write_o_5> (without init value) has a constant value of 0 in block <miim_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <miim_data_write_o_7> (without init value) has a constant value of 0 in block <miim_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <miim_data_write_o_10> (without init value) has a constant value of 0 in block <miim_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <miim_data_write_o_11> (without init value) has a constant value of 0 in block <miim_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <miim_data_write_o_13> (without init value) has a constant value of 0 in block <miim_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <miim_data_write_o_14> (without init value) has a constant value of 0 in block <miim_control>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <miim_data_write_o_6> in Unit <miim_control> is equivalent to the following FF/Latch, which will be removed : <miim_data_write_o_8> 
INFO:Xst:2261 - The FF/Latch <miim_data_write_o_12> in Unit <miim_control> is equivalent to the following FF/Latch, which will be removed : <miim_data_write_o_15> 

Optimizing unit <top_module> ...

Optimizing unit <ATM_main_controller> ...

Optimizing unit <read_multiple_data_bytes> ...

Optimizing unit <mii_gmii_io> ...

Optimizing unit <framing> ...

Optimizing unit <reset_generator> ...

Optimizing unit <miim_control> ...

Optimizing unit <mii_gmii> ...

Optimizing unit <tx_fifo_adapter> ...

Optimizing unit <rx_fifo> ...

Optimizing unit <debouncer> ...

Optimizing unit <encrypter> ...

Optimizing unit <decrypter> ...

Optimizing unit <communication> ...
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/data_read_o_15> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/data_read_o_14> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/data_read_o_13> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/data_read_o_12> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/data_read_o_10> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/data_read_o_9> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/data_read_o_7> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/data_read_o_5> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/data_read_o_4> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/data_read_o_3> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/data_read_o_2> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/data_read_o_1> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/data_read_o_0> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/framing_inst/rx_data_o_7> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/framing_inst/rx_data_o_6> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/framing_inst/rx_data_o_5> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/framing_inst/rx_data_o_4> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/framing_inst/rx_data_o_3> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/framing_inst/rx_data_o_2> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/framing_inst/rx_data_o_1> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/framing_inst/rx_data_o_0> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/miim_gen.miim_control_inst/debug_fifo_write_data_o_7> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/miim_gen.miim_control_inst/debug_fifo_write_data_o_6> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/miim_gen.miim_control_inst/debug_fifo_write_data_o_5> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/miim_gen.miim_control_inst/debug_fifo_write_data_o_4> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/miim_gen.miim_control_inst/debug_fifo_write_data_o_3> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/miim_gen.miim_control_inst/debug_fifo_write_data_o_2> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/miim_gen.miim_control_inst/debug_fifo_write_data_o_1> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/miim_gen.miim_control_inst/debug_fifo_write_data_o_0> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/miim_gen.miim_control_inst/debug_fifo_we_o> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/ethernet_inst/miim_gen.miim_control_inst/link_up_o> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/rx_fifo_inst/read_state_FSM_FFd1> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/rx_fifo_inst/Mram_memory2> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/rx_fifo_inst/Mram_memory1> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/rx_fifo_inst/empty_o> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/rx_fifo_inst/read_address_11> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/rx_fifo_inst/read_address_10> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/rx_fifo_inst/read_address_9> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/rx_fifo_inst/read_address_8> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/rx_fifo_inst/read_address_7> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/rx_fifo_inst/read_address_6> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/rx_fifo_inst/read_address_5> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/rx_fifo_inst/read_address_4> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/rx_fifo_inst/read_address_3> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/rx_fifo_inst/read_address_2> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/rx_fifo_inst/read_address_1> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ethernet_with_mac/rx_fifo_inst/read_address_0> of sequential type is unconnected in block <top_module>.
WARNING:Xst:1293 - FF/Latch <ethernet_with_mac/ethernet_inst/framing_inst/tx_padding_required_6> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_module, actual ratio is 10.
INFO:Xst:2260 - The FF/Latch <ethernet_with_mac/sync_rx_reset_inst/FDPE_tmp_inst> in Unit <top_module> is equivalent to the following FF/Latch : <ethernet_with_mac/sync_tx_reset_inst/FDPE_tmp_inst> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ethernet_with_mac/tx_fifo_inst/tx_data_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ethernet_with_mac/tx_fifo_inst/tx_data_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ethernet_with_mac/tx_fifo_inst/tx_data_fifo_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ethernet_with_mac/tx_fifo_inst/tx_data_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <ethernet_with_mac/tx_fifo_inst/tx_data_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ethernet_with_mac/tx_fifo_inst/tx_data_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ethernet_with_mac/tx_fifo_inst/tx_data_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ethernet_with_mac/tx_fifo_inst/tx_data_fifo_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ethernet_with_mac/tx_fifo_inst/tx_data_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <ethernet_with_mac/tx_fifo_inst/tx_data_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
FlipFlop ATM_Main_cont/d2000_6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1372
 Flip-Flops                                            : 1372

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4352
#      GND                         : 3
#      INV                         : 205
#      LUT1                        : 337
#      LUT2                        : 284
#      LUT3                        : 189
#      LUT4                        : 252
#      LUT5                        : 381
#      LUT6                        : 841
#      MUXCY                       : 922
#      MUXF7                       : 10
#      MUXF8                       : 1
#      VCC                         : 2
#      XORCY                       : 925
# FlipFlops/Latches                : 1555
#      FD                          : 48
#      FDC                         : 128
#      FDCE                        : 193
#      FDE                         : 930
#      FDP                         : 24
#      FDPE                        : 44
#      FDR                         : 118
#      FDRE                        : 37
#      FDSE                        : 32
#      ODDR2                       : 1
# RAMS                             : 1
#      RAMB16BWER                  : 1
# Clock Buffers                    : 4
#      BUFG                        : 2
#      BUFGMUX                     : 1
#      BUFGP                       : 1
# IO Buffers                       : 63
#      BUFIO2                      : 1
#      IBUF                        : 24
#      IBUFG                       : 3
#      IOBUF                       : 9
#      OBUF                        : 20
#      OBUFT                       : 6
# Others                           : 10
#      IODELAY2                    : 10

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1555  out of  54576     2%  
 Number of Slice LUTs:                 2489  out of  27288     9%  
    Number used as Logic:              2489  out of  27288     9%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3037
   Number with an unused Flip Flop:    1482  out of   3037    48%  
   Number with an unused LUT:           548  out of   3037    18%  
   Number of fully used LUT-FF pairs:  1007  out of   3037    33%  
   Number of unique control sets:       101

IO Utilization: 
 Number of IOs:                          75
 Number of bonded IOBs:                  63  out of    218    28%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    116     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_125_i                        | IBUFG+BUFG             | 180   |
fx2Clk_in                          | BUFGP                  | 1040  |
mii_tx_clk_i                       | IBUFG+BUFGMUX          | 218   |
mii_rx_clk_i                       | IBUFG+BUFIO2+BUFG      | 120   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.132ns (Maximum Frequency: 140.218MHz)
   Minimum input arrival time before clock: 7.737ns
   Maximum output required time after clock: 7.328ns
   Maximum combinational path delay: 6.889ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_125_i'
  Clock period: 4.990ns (frequency: 200.415MHz)
  Total number of paths / destination ports: 2203 / 368
-------------------------------------------------------------------------
Delay:               4.990ns (Levels of Logic = 4)
  Source:            ethernet_with_mac/ethernet_inst/miim_gen.miim_control_inst/poll_wait_counter_12 (FF)
  Destination:       ethernet_with_mac/ethernet_inst/miim_gen.miim_control_inst/state_0 (FF)
  Source Clock:      clock_125_i rising
  Destination Clock: clock_125_i rising

  Data Path: ethernet_with_mac/ethernet_inst/miim_gen.miim_control_inst/poll_wait_counter_12 to ethernet_with_mac/ethernet_inst/miim_gen.miim_control_inst/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.981  ethernet_with_mac/ethernet_inst/miim_gen.miim_control_inst/poll_wait_counter_12 (ethernet_with_mac/ethernet_inst/miim_gen.miim_control_inst/poll_wait_counter_12)
     LUT6:I0->O           25   0.203   1.440  ethernet_with_mac/ethernet_inst/miim_gen.miim_control_inst/PWR_34_o_poll_wait_counter[23]_equal_12_o<23>1 (ethernet_with_mac/ethernet_inst/miim_gen.miim_control_inst/PWR_34_o_poll_wait_counter[23]_equal_12_o<23>)
     LUT4:I0->O            1   0.203   0.579  ethernet_with_mac/ethernet_inst/miim_gen.miim_control_inst/PWR_34_o_poll_wait_counter[23]_equal_12_o<23>5 (ethernet_with_mac/ethernet_inst/miim_gen.miim_control_inst/PWR_34_o_poll_wait_counter[23]_equal_12_o)
     MUXF7:S->O            1   0.148   0.684  ethernet_with_mac/ethernet_inst/miim_gen.miim_control_inst/state[3]_GND_46_o_mux_48_OUT<0>4 (ethernet_with_mac/ethernet_inst/miim_gen.miim_control_inst/state[3]_GND_46_o_mux_48_OUT<0>4)
     LUT3:I1->O            1   0.203   0.000  ethernet_with_mac/ethernet_inst/miim_gen.miim_control_inst/state[3]_GND_46_o_mux_48_OUT<0>5 (ethernet_with_mac/ethernet_inst/miim_gen.miim_control_inst/state[3]_GND_46_o_mux_48_OUT<0>)
     FD:D                      0.102          ethernet_with_mac/ethernet_inst/miim_gen.miim_control_inst/state_0
    ----------------------------------------
    Total                      4.990ns (1.306ns logic, 3.684ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx2Clk_in'
  Clock period: 7.132ns (frequency: 140.218MHz)
  Total number of paths / destination ports: 217850 / 2130
-------------------------------------------------------------------------
Delay:               7.132ns (Levels of Logic = 5)
  Source:            ATM_Main_cont/d100_3 (FF)
  Destination:       ATM_Main_cont/d100_7 (FF)
  Source Clock:      fx2Clk_in rising
  Destination Clock: fx2Clk_in rising

  Data Path: ATM_Main_cont/d100_3 to ATM_Main_cont/d100_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.447   1.002  ATM_Main_cont/d100_3 (ATM_Main_cont/d100_3)
     LUT4:I1->O            1   0.205   0.924  ATM_Main_cont/d100[7]_n100[7]_LessThan_117_o1_SW1 (N97)
     LUT5:I0->O            5   0.203   0.962  ATM_Main_cont/d2000[7]_d100[7]_AND_106_o4 (ATM_Main_cont/d2000[7]_d100[7]_AND_106_o4)
     LUT6:I2->O            2   0.203   0.721  ATM_Main_cont/Mmux__n0814141111_1 (ATM_Main_cont/Mmux__n0814141111)
     LUT6:I4->O           13   0.203   0.933  ATM_Main_cont/d100[7]_GND_77_o_mux_268_OUT<8>11 (ATM_Main_cont/d100[7]_GND_77_o_mux_268_OUT<8>1)
     LUT6:I5->O            8   0.205   0.802  ATM_Main_cont/_n3508_inv1 (ATM_Main_cont/_n3508_inv)
     FDE:CE                    0.322          ATM_Main_cont/d500_0
    ----------------------------------------
    Total                      7.132ns (1.788ns logic, 5.344ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mii_tx_clk_i'
  Clock period: 6.383ns (frequency: 156.672MHz)
  Total number of paths / destination ports: 10191 / 478
-------------------------------------------------------------------------
Delay:               6.383ns (Levels of Logic = 5)
  Source:            ethernet_with_mac/ethernet_inst/framing_inst/tx_state_2 (FF)
  Destination:       ethernet_with_mac/ethernet_inst/framing_inst/tx_frame_check_sequence_11 (FF)
  Source Clock:      mii_tx_clk_i rising
  Destination Clock: mii_tx_clk_i rising

  Data Path: ethernet_with_mac/ethernet_inst/framing_inst/tx_state_2 to ethernet_with_mac/ethernet_inst/framing_inst/tx_frame_check_sequence_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            42   0.447   1.538  ethernet_with_mac/ethernet_inst/framing_inst/tx_state_2 (ethernet_with_mac/ethernet_inst/framing_inst/tx_state_2)
     LUT3:I1->O            4   0.203   0.684  ethernet_with_mac/ethernet_inst/framing_inst/tx_state[3]_GND_41_o_wide_mux_61_OUT<1>11 (ethernet_with_mac/ethernet_inst/framing_inst/tx_state[3]_GND_41_o_wide_mux_61_OUT<1>1)
     LUT6:I5->O            4   0.205   0.788  ethernet_with_mac/ethernet_inst/framing_inst/tx_state[3]_GND_41_o_wide_mux_61_OUT<1>61 (ethernet_with_mac/ethernet_inst/framing_inst/tx_state[3]_GND_41_o_wide_mux_61_OUT<1>6)
     LUT6:I4->O           14   0.203   0.958  ethernet_with_mac/ethernet_inst/framing_inst/tx_state[3]_GND_41_o_wide_mux_61_OUT<7> (ethernet_with_mac/ethernet_inst/framing_inst/tx_state[3]_GND_41_o_wide_mux_61_OUT<1>)
     LUT6:I5->O            2   0.205   0.845  ethernet_with_mac/ethernet_inst/framing_inst/Mmux_tx_frame_check_sequence[30]_tx_frame_check_sequence[30]_mux_71_OUT121 (ethernet_with_mac/ethernet_inst/framing_inst/tx_frame_check_sequence[30]_tx_frame_check_sequence[30]_mux_71_OUT<1>)
     LUT5:I2->O            1   0.205   0.000  ethernet_with_mac/ethernet_inst/framing_inst/Mmux_tx_frame_check_sequence[30]_tx_frame_check_sequence[30]_mux_83_OUT32 (ethernet_with_mac/ethernet_inst/framing_inst/tx_frame_check_sequence[30]_tx_frame_check_sequence[30]_mux_83_OUT<11>)
     FDSE:D                    0.102          ethernet_with_mac/ethernet_inst/framing_inst/tx_frame_check_sequence_11
    ----------------------------------------
    Total                      6.383ns (1.570ns logic, 4.813ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mii_rx_clk_i'
  Clock period: 6.416ns (frequency: 155.869MHz)
  Total number of paths / destination ports: 8972 / 235
-------------------------------------------------------------------------
Delay:               6.416ns (Levels of Logic = 5)
  Source:            ethernet_with_mac/rx_fifo_inst/write_start_address_0 (FF)
  Destination:       ethernet_with_mac/rx_fifo_inst/write_address_11 (FF)
  Source Clock:      mii_rx_clk_i rising
  Destination Clock: mii_rx_clk_i rising

  Data Path: ethernet_with_mac/rx_fifo_inst/write_start_address_0 to ethernet_with_mac/rx_fifo_inst/write_address_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   1.089  ethernet_with_mac/rx_fifo_inst/write_start_address_0 (ethernet_with_mac/rx_fifo_inst/write_start_address_0)
     LUT6:I1->O            1   0.203   0.684  ethernet_with_mac/rx_fifo_inst/Mmux_write_start_address[11]_GND_47_o_MUX_313_o11 (ethernet_with_mac/rx_fifo_inst/Mmux_write_start_address[11]_GND_47_o_MUX_313_o1)
     LUT3:I1->O            1   0.203   0.684  ethernet_with_mac/rx_fifo_inst/Mmux_write_start_address[11]_GND_47_o_MUX_313_o13 (ethernet_with_mac/rx_fifo_inst/Mmux_write_start_address[11]_GND_47_o_MUX_313_o12)
     LUT6:I4->O            1   0.203   0.580  ethernet_with_mac/rx_fifo_inst/Mmux_write_start_address[11]_GND_47_o_MUX_313_o17 (ethernet_with_mac/rx_fifo_inst/Mmux_write_start_address[11]_GND_47_o_MUX_313_o16)
     LUT5:I4->O            4   0.205   0.684  ethernet_with_mac/rx_fifo_inst/Mmux_write_start_address[11]_GND_47_o_MUX_313_o114 (ethernet_with_mac/rx_fifo_inst/write_start_address[11]_GND_47_o_MUX_313_o)
     LUT4:I3->O           12   0.205   0.908  ethernet_with_mac/rx_fifo_inst/Mmux_write_state[2]_X_27_o_wide_mux_65_OUT231 (ethernet_with_mac/rx_fifo_inst/Mmux_write_state[2]_X_27_o_wide_mux_65_OUT23)
     FDCE:CE                   0.322          ethernet_with_mac/rx_fifo_inst/write_address_0
    ----------------------------------------
    Total                      6.416ns (1.788ns logic, 4.628ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_125_i'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.180ns (Levels of Logic = 2)
  Source:            mdio_io (PAD)
  Destination:       ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/data_read_o_11 (FF)
  Destination Clock: clock_125_i rising

  Data Path: mdio_io to ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/data_read_o_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           3   1.222   0.651  mdio_io_IOBUF (N162)
     LUT6:I5->O            1   0.205   0.000  ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/Mmux_data_read_o[6]_mdio_io_MUX_229_o11 (ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/data_read_o[6]_mdio_io_MUX_229_o)
     FDE:D                     0.102          ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/data_read_o_6
    ----------------------------------------
    Total                      2.180ns (1.529ns logic, 0.651ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 889 / 423
-------------------------------------------------------------------------
Offset:              7.737ns (Levels of Logic = 5)
  Source:            fx2GotData_in (PAD)
  Destination:       comm/f_7 (FF)
  Destination Clock: fx2Clk_in rising

  Data Path: fx2GotData_in to comm/f_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   1.222   1.599  fx2GotData_in_IBUF (fx2GotData_in_IBUF)
     LUT6:I0->O            2   0.203   0.617  comm_fpga/Mmux_h2fValid_out11 (h2fValid)
     LUT4:I3->O           69   0.205   1.673  comm/_n0322_inv111 (comm/_n0322_inv11)
     LUT6:I5->O            4   0.205   0.684  comm/_n0390_inv11 (comm/_n0390_inv1)
     LUT3:I2->O            8   0.205   0.802  comm/_n0364_inv1 (comm/_n0364_inv)
     FDE:CE                    0.322          comm/c_0
    ----------------------------------------
    Total                      7.737ns (2.362ns logic, 5.375ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mii_rx_clk_i'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.681ns (Levels of Logic = 0)
  Source:            ethernet_with_mac/ethernet_inst/mii_gmii_io_inst/mii_rx_er_buffer_inst/delay_gen.fixed_input_delay_inst/mii_rx_dv_IODELAY2_inst:DATAOUT (PAD)
  Destination:       ethernet_with_mac/ethernet_inst/mii_gmii_io_inst/mii_rx_er_buffer_inst/FDRE_inst (FF)
  Destination Clock: mii_rx_clk_i rising

  Data Path: ethernet_with_mac/ethernet_inst/mii_gmii_io_inst/mii_rx_er_buffer_inst/delay_gen.fixed_input_delay_inst/mii_rx_dv_IODELAY2_inst:DATAOUT to ethernet_with_mac/ethernet_inst/mii_gmii_io_inst/mii_rx_er_buffer_inst/FDRE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:DATAOUT       1   0.000   0.579  ethernet_with_mac/ethernet_inst/mii_gmii_io_inst/mii_rx_er_buffer_inst/delay_gen.fixed_input_delay_inst/mii_rx_dv_IODELAY2_inst (ethernet_with_mac/ethernet_inst/mii_gmii_io_inst/mii_rx_er_buffer_inst/delayed)
     FDRE:D                    0.102          ethernet_with_mac/ethernet_inst/mii_gmii_io_inst/mii_rx_er_buffer_inst/FDRE_inst
    ----------------------------------------
    Total                      0.681ns (0.102ns logic, 0.579ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 140 / 22
-------------------------------------------------------------------------
Offset:              6.754ns (Levels of Logic = 3)
  Source:            comm_fpga/state_FSM_FFd4 (FF)
  Destination:       fx2Data_io<7> (PAD)
  Source Clock:      fx2Clk_in rising

  Data Path: comm_fpga/state_FSM_FFd4 to fx2Data_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              35   0.447   1.699  comm_fpga/state_FSM_FFd4 (comm_fpga/state_FSM_FFd4)
     LUT6:I0->O           18   0.203   1.050  comm_fpga/driveBus_inv1 (comm_fpga/driveBus_inv)
     LUT2:I1->O            1   0.205   0.579  comm_fpga/Mmux_dataOut11 (comm_fpga/dataOut<0>)
     IOBUF:I->IO               2.571          fx2Data_io_0_IOBUF (fx2Data_io<0>)
    ----------------------------------------
    Total                      6.754ns (3.426ns logic, 3.328ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mii_tx_clk_i'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            ethernet_with_mac/ethernet_inst/mii_gmii_io_inst/mii_txd_buffer_generate[7].mii_txd_buffer_inst/FDRE_inst (FF)
  Destination:       mii_txd_o<7> (PAD)
  Source Clock:      mii_tx_clk_i rising

  Data Path: ethernet_with_mac/ethernet_inst/mii_gmii_io_inst/mii_txd_buffer_generate[7].mii_txd_buffer_inst/FDRE_inst to mii_txd_o<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.579  ethernet_with_mac/ethernet_inst/mii_gmii_io_inst/mii_txd_buffer_generate[7].mii_txd_buffer_inst/FDRE_inst (mii_txd_o_7_OBUF)
     OBUF:I->O                 2.571          mii_txd_o_7_OBUF (mii_txd_o<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_125_i'
  Total number of paths / destination ports: 50 / 3
-------------------------------------------------------------------------
Offset:              7.328ns (Levels of Logic = 5)
  Source:            ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/command_bit_position_1 (FF)
  Destination:       mdio_io (PAD)
  Source Clock:      clock_125_i rising

  Data Path: ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/command_bit_position_1 to mdio_io
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.447   1.174  ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/command_bit_position_1 (ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/command_bit_position_1)
     LUT5:I0->O            1   0.203   0.580  ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/Mmux_state[2]_data_bit_position[3]_Mux_10_o31 (ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/Mmux_state[2]_data_bit_position[3]_Mux_10_o3)
     LUT6:I5->O            1   0.205   0.580  ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/Mmux_state[2]_data_bit_position[3]_Mux_10_o32 (ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/Mmux_state[2]_data_bit_position[3]_Mux_10_o31)
     LUT5:I4->O            1   0.205   0.580  ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/Mmux_state[2]_data_bit_position[3]_Mux_10_o34 (ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/Mmux_state[2]_data_bit_position[3]_Mux_10_o33)
     LUT5:I4->O            1   0.205   0.579  ethernet_with_mac/ethernet_inst/miim_gen.miim_inst/Mmux_state[2]_data_bit_position[3]_Mux_10_o35 (mdio_io_IOBUF)
     IOBUF:I->IO               2.571          mdio_io_IOBUF (mdio_io)
    ----------------------------------------
    Total                      7.328ns (3.836ns logic, 3.492ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 32 / 24
-------------------------------------------------------------------------
Delay:               6.889ns (Levels of Logic = 4)
  Source:            fx2GotRoom_in (PAD)
  Destination:       fx2Data_io<7> (PAD)

  Data Path: fx2GotRoom_in to fx2Data_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   1.059  fx2GotRoom_in_IBUF (fx2GotRoom_in_IBUF)
     LUT6:I1->O           18   0.203   1.050  comm_fpga/driveBus_inv1 (comm_fpga/driveBus_inv)
     LUT2:I1->O            1   0.205   0.579  comm_fpga/Mmux_dataOut11 (comm_fpga/dataOut<0>)
     IOBUF:I->IO               2.571          fx2Data_io_0_IOBUF (fx2Data_io<0>)
    ----------------------------------------
    Total                      6.889ns (4.201ns logic, 2.688ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock_125_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_125_i    |    4.990|         |         |         |
mii_rx_clk_i   |    1.199|         |         |         |
mii_tx_clk_i   |    2.182|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |    7.132|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mii_rx_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_125_i    |    1.812|         |         |         |
mii_rx_clk_i   |    6.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mii_tx_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_125_i    |    5.550|         |    2.200|         |
mii_tx_clk_i   |    6.383|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 21.34 secs
 
--> 


Total memory usage is 442104 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  102 (   0 filtered)
Number of infos    :   33 (   0 filtered)

