<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PROCESSOR_6_BITS_FINAL.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ADDER_4.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AND_3.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="AND_3.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AU_6BITS.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="AU_6BITS.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AU_6BITS_AU_6BITS_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="CNVERT_3.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CNVERT_3_CNVERT_3_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CNVERT_3_CNVERT_3_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CNVRT.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CNVRT.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CNVRT.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CNVRT_1.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="CNVRT_1.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CNVRT_1.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CNVRT_1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CNVRT_1.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="CONVERTER.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="COUNTER_4.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="COUNTER_4.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DECODER_3TO8.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="DECODER_3TO8.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FA.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="FA.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FD_3.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="FD_3.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FD_DELAY.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="FD_DELAY.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="HA.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="HA.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="INS_DEC_2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="INS_DEC_2.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="LUT.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="LUT.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX_2WAY_6BIT.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="MUX_2WAY_6BIT.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX_2_3.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="MUX_2_3.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX_2_4.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="MUX_2_4.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX_2_T0_1.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="MUX_2_T0_1.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX_2_TO_1.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="MUX_2_TO_1.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX_8TO1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="MUX_8TO1.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX_8WAY4_BIT.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="MUX_8WAY4_BIT.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX_8WAY_3BIT.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="MUX_8WAY_3BIT.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX_8WAY_6BIT.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="MUX_8WAY_6BIT.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX_8WAY_6BITS_2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="MUX_8WAY_6BITS_2.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX_8WAY_6BIT_MUX_8WAY_6BIT_sch_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="PROCESSOR_6BITS.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PROCESSOR_6BITS.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="PROCESSOR_6BITS.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PROCESSOR_6BITS.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PROCESSOR_6BITS.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PROCESSOR_6BITS.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="PROCESSOR_6BITS.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PROCESSOR_6BITS.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="PROCESSOR_6BITS.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="PROCESSOR_6BITS.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="PROCESSOR_6BITS.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROCESSOR_6BITS.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="PROCESSOR_6BITS.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PROCESSOR_6BITS.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PROCESSOR_6BITS.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="PROCESSOR_6BITS.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="PROCESSOR_6BITS.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="PROCESSOR_6BITS.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="PROCESSOR_6BITS.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="PROCESSOR_6BITS.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="PROCESSOR_6BITS.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PROCESSOR_6BITS.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PROCESSOR_6BITS_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="PROCESSOR_6BITS_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PROCESSOR_6BITS_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PROCESSOR_6BITS_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PROCESSOR_6BITS_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="PROCESSOR_6BITS_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PROCESSOR_6BITS_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PROCESSOR_6BITS_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="PROCESSOR_6BITS_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="PROCESSOR_6BITS_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PROCESSOR_6BITS_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PROCESSOR_6BITS_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="PROCESSOR_6BITS_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="PROCESSOR_6BITS_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROCESSOR_6BITS_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PROCESSOR_6BITS_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PR_1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PR_2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="PR_2.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PR_3.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="PR_3.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="REG_4.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="REG_4.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="REG_6.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="REG_6.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="REG_BANK_8_6.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="REG_BANK_8_6.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SEQUENCE.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="SEQUENCE.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SEQUENCE_2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="SEQUENCE_2.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SEVEN_SEG_6.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="SEVEN_SEG_6.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="SEVEN_SEG_FINAL.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="SEVEN_SEG_NEW.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="SYSTEM_CLK.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="SYS_CLK.vhf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="cnvert_2.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="convert_1.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="convert_1.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="convert_1.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="convert_1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="convert_1.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="processor_6bits.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="processor_6bits.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="processor_6bits.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="reg_test.vhf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_test_reg_test_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="reg_test_reg_test_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="reg_test_reg_test_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="sequence_3.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="sys_clk_adepder.vhf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1481302702" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1481302702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481630036" xil_pn:in_ck="7656117483454333868" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1481630036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CNVERT_1.v"/>
      <outfile xil_pn:name="TB_1.vhd"/>
      <outfile xil_pn:name="TB_2.vhd"/>
      <outfile xil_pn:name="TB_CNVERT_3.vhd"/>
      <outfile xil_pn:name="convert_1.v"/>
      <outfile xil_pn:name="tb_123.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1481629975" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4309643420837604953" xil_pn:start_ts="1481629975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481629978" xil_pn:in_ck="-4523327893199148267" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4013795940840441687" xil_pn:start_ts="1481629975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="AU_6BITS.vhf"/>
      <outfile xil_pn:name="CNVERT_3.vhf"/>
      <outfile xil_pn:name="FA.vhf"/>
      <outfile xil_pn:name="HA.vhf"/>
      <outfile xil_pn:name="MUX_8TO1.vhf"/>
      <outfile xil_pn:name="MUX_8WAY_3BIT.vhf"/>
      <outfile xil_pn:name="MUX_8WAY_6BIT.vhf"/>
      <outfile xil_pn:name="cnvert_2.vhf"/>
      <outfile xil_pn:name="reg_test.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1481302715" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4650824546430730593" xil_pn:start_ts="1481302715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481630036" xil_pn:in_ck="8688386817023133293" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1481630036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="AU_6BITS.vhf"/>
      <outfile xil_pn:name="CNVERT_1.v"/>
      <outfile xil_pn:name="CNVERT_3.vhf"/>
      <outfile xil_pn:name="FA.vhf"/>
      <outfile xil_pn:name="HA.vhf"/>
      <outfile xil_pn:name="MUX_8TO1.vhf"/>
      <outfile xil_pn:name="MUX_8WAY_3BIT.vhf"/>
      <outfile xil_pn:name="MUX_8WAY_6BIT.vhf"/>
      <outfile xil_pn:name="TB_1.vhd"/>
      <outfile xil_pn:name="TB_2.vhd"/>
      <outfile xil_pn:name="TB_CNVERT_3.vhd"/>
      <outfile xil_pn:name="cnvert_2.vhf"/>
      <outfile xil_pn:name="convert_1.v"/>
      <outfile xil_pn:name="reg_test.vhf"/>
      <outfile xil_pn:name="tb_123.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1481630044" xil_pn:in_ck="8688386817023133293" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2080286400904520598" xil_pn:start_ts="1481630036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="reg_test_reg_test_sch_tb_beh.prj"/>
      <outfile xil_pn:name="reg_test_reg_test_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1481630044" xil_pn:in_ck="-3260859213350980024" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3404772164781752727" xil_pn:start_ts="1481630044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="reg_test_reg_test_sch_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1481204988" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1481204988">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481711893" xil_pn:in_ck="7850358680777674958" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5359271534517324751" xil_pn:start_ts="1481711883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADDER_4.vhf"/>
      <outfile xil_pn:name="AND_3.vhf"/>
      <outfile xil_pn:name="AU_6BITS.vhf"/>
      <outfile xil_pn:name="CNVERT_3.vhf"/>
      <outfile xil_pn:name="CONVERTER.vhf"/>
      <outfile xil_pn:name="COUNTER_4.vhf"/>
      <outfile xil_pn:name="DECODER_3TO8.vhf"/>
      <outfile xil_pn:name="FA.vhf"/>
      <outfile xil_pn:name="FD_3.vhf"/>
      <outfile xil_pn:name="FD_DELAY.vhf"/>
      <outfile xil_pn:name="HA.vhf"/>
      <outfile xil_pn:name="INS_DEC_2.vhf"/>
      <outfile xil_pn:name="LUT.vhf"/>
      <outfile xil_pn:name="MUX_2WAY_6BIT.vhf"/>
      <outfile xil_pn:name="MUX_2_3.vhf"/>
      <outfile xil_pn:name="MUX_2_4.vhf"/>
      <outfile xil_pn:name="MUX_2_T0_1.vhf"/>
      <outfile xil_pn:name="MUX_2_TO_1.vhf"/>
      <outfile xil_pn:name="MUX_8TO1.vhf"/>
      <outfile xil_pn:name="MUX_8WAY4_BIT.vhf"/>
      <outfile xil_pn:name="MUX_8WAY_3BIT.vhf"/>
      <outfile xil_pn:name="MUX_8WAY_6BIT.vhf"/>
      <outfile xil_pn:name="MUX_8WAY_6BITS_2.vhf"/>
      <outfile xil_pn:name="PROCESSOR_6BITS.vhf"/>
      <outfile xil_pn:name="PR_2.vhf"/>
      <outfile xil_pn:name="PR_3.vhf"/>
      <outfile xil_pn:name="REG_4.vhf"/>
      <outfile xil_pn:name="REG_6.vhf"/>
      <outfile xil_pn:name="REG_BANK_8_6.vhf"/>
      <outfile xil_pn:name="SEQUENCE.vhf"/>
      <outfile xil_pn:name="SEQUENCE_2.vhf"/>
      <outfile xil_pn:name="SEVEN_SEG_6.vhf"/>
      <outfile xil_pn:name="SEVEN_SEG_FINAL.vhf"/>
      <outfile xil_pn:name="SEVEN_SEG_NEW.vhf"/>
      <outfile xil_pn:name="SYSTEM_CLK.vhf"/>
      <outfile xil_pn:name="SYS_CLK.vhf"/>
      <outfile xil_pn:name="cnvert_2.vhf"/>
      <outfile xil_pn:name="sequence_3.vhf"/>
      <outfile xil_pn:name="sys_clk_adepder.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1481205005" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4650824546430730593" xil_pn:start_ts="1481205005">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481205005" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1481205005">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481205005" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1022529764084955661" xil_pn:start_ts="1481205005">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481266475" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1481266475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481205005" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2122529163000795305" xil_pn:start_ts="1481205005">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481711909" xil_pn:in_ck="-7468107988108887953" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3717910982722651829" xil_pn:start_ts="1481711893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="PROCESSOR_6BITS.jhd"/>
      <outfile xil_pn:name="PROCESSOR_6BITS.lso"/>
      <outfile xil_pn:name="PROCESSOR_6BITS.ngc"/>
      <outfile xil_pn:name="PROCESSOR_6BITS.ngr"/>
      <outfile xil_pn:name="PROCESSOR_6BITS.prj"/>
      <outfile xil_pn:name="PROCESSOR_6BITS.stx"/>
      <outfile xil_pn:name="PROCESSOR_6BITS.syr"/>
      <outfile xil_pn:name="PROCESSOR_6BITS.xst"/>
      <outfile xil_pn:name="PROCESSOR_6BITS_vhdl.prj"/>
      <outfile xil_pn:name="PROCESSOR_6BITS_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1481707031" xil_pn:in_ck="4587617584912608879" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6153188690267101385" xil_pn:start_ts="1481707031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481711916" xil_pn:in_ck="-4779497566132398564" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4815121642834149868" xil_pn:start_ts="1481711909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PROCESSOR_6BITS.bld"/>
      <outfile xil_pn:name="PROCESSOR_6BITS.ngd"/>
      <outfile xil_pn:name="PROCESSOR_6BITS_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1481711921" xil_pn:in_ck="-4779497566132398563" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1481711916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PROCESSOR_6BITS.pcf"/>
      <outfile xil_pn:name="PROCESSOR_6BITS_map.map"/>
      <outfile xil_pn:name="PROCESSOR_6BITS_map.mrp"/>
      <outfile xil_pn:name="PROCESSOR_6BITS_map.ncd"/>
      <outfile xil_pn:name="PROCESSOR_6BITS_map.ngm"/>
      <outfile xil_pn:name="PROCESSOR_6BITS_map.xrpt"/>
      <outfile xil_pn:name="PROCESSOR_6BITS_summary.xml"/>
      <outfile xil_pn:name="PROCESSOR_6BITS_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1481711941" xil_pn:in_ck="6071661446772698038" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-4078461964484670437" xil_pn:start_ts="1481711921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PROCESSOR_6BITS.ncd"/>
      <outfile xil_pn:name="PROCESSOR_6BITS.pad"/>
      <outfile xil_pn:name="PROCESSOR_6BITS.par"/>
      <outfile xil_pn:name="PROCESSOR_6BITS.ptwx"/>
      <outfile xil_pn:name="PROCESSOR_6BITS.unroutes"/>
      <outfile xil_pn:name="PROCESSOR_6BITS.xpi"/>
      <outfile xil_pn:name="PROCESSOR_6BITS_pad.csv"/>
      <outfile xil_pn:name="PROCESSOR_6BITS_pad.txt"/>
      <outfile xil_pn:name="PROCESSOR_6BITS_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1481711948" xil_pn:in_ck="-9045011242563531894" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="2969983391363831627" xil_pn:start_ts="1481711941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PROCESSOR_6BITS.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="processor_6bits.bgn"/>
      <outfile xil_pn:name="processor_6bits.bit"/>
      <outfile xil_pn:name="processor_6bits.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1481711941" xil_pn:in_ck="-4779497566132398695" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1481711937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PROCESSOR_6BITS.twr"/>
      <outfile xil_pn:name="PROCESSOR_6BITS.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
