{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759048499157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759048499157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 28 14:04:59 2025 " "Processing started: Sun Sep 28 14:04:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759048499157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048499157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off miniGPU -c gpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off miniGPU -c gpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048499157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759048499417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_sim/prog_mem_sim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_sim/prog_mem_sim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetcher_sim-behav " "Found design unit 1: fetcher_sim-behav" {  } { { "mem_sim/prog_mem_sim.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/prog_mem_sim.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505189 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetcher_sim " "Found entity 1: fetcher_sim" {  } { { "mem_sim/prog_mem_sim.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/prog_mem_sim.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048505189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_sim/prog_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_sim/prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-behav " "Found design unit 1: prog_mem-behav" {  } { { "mem_sim/prog_mem.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/prog_mem.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505189 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "mem_sim/prog_mem.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/prog_mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048505189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_sim/data_mem_sim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_sim/data_mem_sim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsu_sim-sim_arch " "Found design unit 1: lsu_sim-sim_arch" {  } { { "mem_sim/data_mem_sim.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/data_mem_sim.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505189 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsu_sim " "Found entity 1: lsu_sim" {  } { { "mem_sim/data_mem_sim.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/data_mem_sim.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048505189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_sim/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_sim/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-behav " "Found design unit 1: data_mem-behav" {  } { { "mem_sim/data_mem.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/data_mem.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505193 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "mem_sim/data_mem.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/data_mem.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048505193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/types_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/types_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 types " "Found design unit 1: types" {  } { { "src/types_pkg.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/types_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505193 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 types-body " "Found design unit 2: types-body" {  } { { "src/types_pkg.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/types_pkg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048505193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/thread_struct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/thread_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thread_struct-arch " "Found design unit 1: thread_struct-arch" {  } { { "src/thread_struct.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/thread_struct.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505193 ""} { "Info" "ISGN_ENTITY_NAME" "1 thread_struct " "Found entity 1: thread_struct" {  } { { "src/thread_struct.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/thread_struct.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048505193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/scheduler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/scheduler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scheduler-fsm " "Found design unit 1: scheduler-fsm" {  } { { "src/scheduler.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/scheduler.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505193 ""} { "Info" "ISGN_ENTITY_NAME" "1 scheduler " "Found entity 1: scheduler" {  } { { "src/scheduler.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/scheduler.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048505193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rf-behavioural " "Found design unit 1: rf-behavioural" {  } { { "src/rf.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/rf.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505197 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "src/rf.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/rf.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048505197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pc_nzp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pc_nzp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_nzp-behavioural " "Found design unit 1: pc_nzp-behavioural" {  } { { "src/pc_nzp.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/pc_nzp.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505197 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_nzp " "Found entity 1: pc_nzp" {  } { { "src/pc_nzp.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/pc_nzp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048505197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lsu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lsu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsu-behavioural " "Found design unit 1: lsu-behavioural" {  } { { "src/lsu.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/lsu.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505197 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "src/lsu.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/lsu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048505197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fetcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fetcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetcher-fsm " "Found design unit 1: fetcher-fsm" {  } { { "src/fetcher.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/fetcher.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505197 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetcher " "Found entity 1: fetcher" {  } { { "src/fetcher.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/fetcher.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048505197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-conditional " "Found design unit 1: decoder-conditional" {  } { { "src/decoder.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/decoder.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505201 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "src/decoder.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048505201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dcr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/dcr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dcr-arch " "Found design unit 1: dcr-arch" {  } { { "src/dcr.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/dcr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505201 ""} { "Info" "ISGN_ENTITY_NAME" "1 dcr " "Found entity 1: dcr" {  } { { "src/dcr.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/dcr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048505201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core-arch " "Found design unit 1: core-arch" {  } { { "src/core.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/core.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505201 ""} { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "src/core.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/core.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048505201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioural " "Found design unit 1: alu-behavioural" {  } { { "src/alu.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505201 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/alu.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048505201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/addernbit.vhd 4 2 " "Found 4 design units, including 2 entities, in source file src/addernbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-adder_arch " "Found design unit 1: fulladder-adder_arch" {  } { { "src/addernbit.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/addernbit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505205 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 addernbit-structural " "Found design unit 2: addernbit-structural" {  } { { "src/addernbit.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/addernbit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505205 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "src/addernbit.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/addernbit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505205 ""} { "Info" "ISGN_ENTITY_NAME" "2 addernbit " "Found entity 2: addernbit" {  } { { "src/addernbit.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/addernbit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048505205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_sim/prog_mem_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_sim/prog_mem_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem_rom-rtl " "Found design unit 1: prog_mem_rom-rtl" {  } { { "mem_sim/prog_mem_rom.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/prog_mem_rom.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505205 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem_rom " "Found entity 1: prog_mem_rom" {  } { { "mem_sim/prog_mem_rom.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/prog_mem_rom.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048505205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_sim/data_mem_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_sim/data_mem_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem_ram-rtl " "Found design unit 1: data_mem_ram-rtl" {  } { { "mem_sim/data_mem_ram.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/data_mem_ram.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505207 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem_ram " "Found entity 1: data_mem_ram" {  } { { "mem_sim/data_mem_ram.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/data_mem_ram.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048505207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_sim/mem_controller_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_sim/mem_controller_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_controller_2-arch " "Found design unit 1: mem_controller_2-arch" {  } { { "mem_sim/mem_controller_2.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_controller_2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505207 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_controller_2 " "Found entity 1: mem_controller_2" {  } { { "mem_sim/mem_controller_2.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_controller_2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048505207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_sim/mem_with_controller.vhd 4 2 " "Found 4 design units, including 2 entities, in source file mem_sim/mem_with_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_with_controller-arch " "Found design unit 1: ram_with_controller-arch" {  } { { "mem_sim/mem_with_controller.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_with_controller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505209 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 prog_mem_with_controller-arch " "Found design unit 2: prog_mem_with_controller-arch" {  } { { "mem_sim/mem_with_controller.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_with_controller.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505209 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_with_controller " "Found entity 1: ram_with_controller" {  } { { "mem_sim/mem_with_controller.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_with_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505209 ""} { "Info" "ISGN_ENTITY_NAME" "2 prog_mem_with_controller " "Found entity 2: prog_mem_with_controller" {  } { { "mem_sim/mem_with_controller.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_with_controller.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048505209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_sim/core_ram_dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_sim/core_ram_dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core_RAM_dut-dut_arch " "Found design unit 1: core_RAM_dut-dut_arch" {  } { { "mem_sim/core_RAM_dut.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/core_RAM_dut.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505209 ""} { "Info" "ISGN_ENTITY_NAME" "1 core_RAM_dut " "Found entity 1: core_RAM_dut" {  } { { "mem_sim/core_RAM_dut.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/core_RAM_dut.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048505209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_sim/core_sim_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_sim/core_sim_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core_sim_2-sim " "Found design unit 1: core_sim_2-sim" {  } { { "mem_sim/core_sim_2.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/core_sim_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505209 ""} { "Info" "ISGN_ENTITY_NAME" "1 core_sim_2 " "Found entity 1: core_sim_2" {  } { { "mem_sim/core_sim_2.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/core_sim_2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048505209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dispatcher_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/dispatcher_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dispatcher_2-arch " "Found design unit 1: dispatcher_2-arch" {  } { { "src/dispatcher_2.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/dispatcher_2.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505209 ""} { "Info" "ISGN_ENTITY_NAME" "1 dispatcher_2 " "Found entity 1: dispatcher_2" {  } { { "src/dispatcher_2.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/dispatcher_2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048505209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gpu_dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/gpu_dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpu_dut-arch " "Found design unit 1: gpu_dut-arch" {  } { { "src/gpu_dut.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/gpu_dut.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505213 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpu_dut " "Found entity 1: gpu_dut" {  } { { "src/gpu_dut.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/gpu_dut.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048505213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gpu_sim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/gpu_sim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpu_sim-sim " "Found design unit 1: gpu_sim-sim" {  } { { "src/gpu_sim.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/gpu_sim.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505213 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpu_sim " "Found entity 1: gpu_sim" {  } { { "src/gpu_sim.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/gpu_sim.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048505213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048505213 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gpu_dut " "Elaborating entity \"gpu_dut\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759048505247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dcr dcr:dcr_inst A:arch " "Elaborating entity \"dcr\" using architecture \"A:arch\" for hierarchy \"dcr:dcr_inst\"" {  } { { "src/gpu_dut.vhd" "dcr_inst" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/gpu_dut.vhd" 46 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759048505252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dispatcher_2 dispatcher_2:dispatcher_inst A:arch " "Elaborating entity \"dispatcher_2\" using architecture \"A:arch\" for hierarchy \"dispatcher_2:dispatcher_inst\"" {  } { { "src/gpu_dut.vhd" "dispatcher_inst" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/gpu_dut.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759048505252 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sm_block_ids dispatcher_2.vhd(34) " "Verilog HDL or VHDL warning at dispatcher_2.vhd(34): object \"sm_block_ids\" assigned a value but never read" {  } { { "src/dispatcher_2.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/dispatcher_2.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759048505252 "|gpu_dut|dispatcher_2:dispatcher_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "core core:\\sm_insts:0:ith_sm A:arch " "Elaborating entity \"core\" using architecture \"A:arch\" for hierarchy \"core:\\sm_insts:0:ith_sm\"" {  } { { "src/gpu_dut.vhd" "\\sm_insts:0:ith_sm" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/gpu_dut.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759048505321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scheduler core:\\sm_insts:0:ith_sm\|scheduler:scheduler_block " "Elaborating entity \"scheduler\" for hierarchy \"core:\\sm_insts:0:ith_sm\|scheduler:scheduler_block\"" {  } { { "src/core.vhd" "scheduler_block" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/core.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759048505325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fetcher core:\\sm_insts:0:ith_sm\|fetcher:fetcher_block A:fsm " "Elaborating entity \"fetcher\" using architecture \"A:fsm\" for hierarchy \"core:\\sm_insts:0:ith_sm\|fetcher:fetcher_block\"" {  } { { "src/core.vhd" "fetcher_block" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/core.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759048505327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder core:\\sm_insts:0:ith_sm\|decoder:decoder_block " "Elaborating entity \"decoder\" for hierarchy \"core:\\sm_insts:0:ith_sm\|decoder:decoder_block\"" {  } { { "src/core.vhd" "decoder_block" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/core.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759048505327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "thread_struct core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:0:thread A:arch " "Elaborating entity \"thread_struct\" using architecture \"A:arch\" for hierarchy \"core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:0:thread\"" {  } { { "src/core.vhd" "\\threads:0:thread" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/core.vhd" 150 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759048505329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:0:thread\|rf:rf_block " "Elaborating entity \"rf\" for hierarchy \"core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:0:thread\|rf:rf_block\"" {  } { { "src/thread_struct.vhd" "rf_block" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/thread_struct.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759048505329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:0:thread\|alu:alu_block " "Elaborating entity \"alu\" for hierarchy \"core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:0:thread\|alu:alu_block\"" {  } { { "src/thread_struct.vhd" "alu_block" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/thread_struct.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759048505329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_nzp core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:0:thread\|pc_nzp:pc_nzp_block " "Elaborating entity \"pc_nzp\" for hierarchy \"core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:0:thread\|pc_nzp:pc_nzp_block\"" {  } { { "src/thread_struct.vhd" "pc_nzp_block" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/thread_struct.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759048505333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:0:thread\|lsu:lsu_block " "Elaborating entity \"lsu\" for hierarchy \"core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:0:thread\|lsu:lsu_block\"" {  } { { "src/thread_struct.vhd" "lsu_block" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/thread_struct.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759048505333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ram_with_controller ram_with_controller:data_mem A:arch " "Elaborating entity \"ram_with_controller\" using architecture \"A:arch\" for hierarchy \"ram_with_controller:data_mem\"" {  } { { "src/gpu_dut.vhd" "data_mem" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/gpu_dut.vhd" 98 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759048505367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mem_controller_2 ram_with_controller:data_mem\|mem_controller_2:cont A:arch " "Elaborating entity \"mem_controller_2\" using architecture \"A:arch\" for hierarchy \"ram_with_controller:data_mem\|mem_controller_2:cont\"" {  } { { "mem_sim/mem_with_controller.vhd" "cont" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_with_controller.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759048505369 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_filled_reg mem_controller_2.vhd(50) " "Verilog HDL or VHDL warning at mem_controller_2.vhd(50): object \"n_filled_reg\" assigned a value but never read" {  } { { "mem_sim/mem_controller_2.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_controller_2.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759048505379 "|gpu_dut|ram_with_controller:data_mem|mem_controller_2:cont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "data_mem_ram ram_with_controller:data_mem\|data_mem_ram:ram A:rtl " "Elaborating entity \"data_mem_ram\" using architecture \"A:rtl\" for hierarchy \"ram_with_controller:data_mem\|data_mem_ram:ram\"" {  } { { "mem_sim/mem_with_controller.vhd" "ram" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_with_controller.vhd" 63 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759048505379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "prog_mem_with_controller prog_mem_with_controller:progmem A:arch " "Elaborating entity \"prog_mem_with_controller\" using architecture \"A:arch\" for hierarchy \"prog_mem_with_controller:progmem\"" {  } { { "src/gpu_dut.vhd" "progmem" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/gpu_dut.vhd" 116 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759048505379 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_write_addr mem_with_controller.vhd(103) " "Verilog HDL or VHDL warning at mem_with_controller.vhd(103): object \"mem_write_addr\" assigned a value but never read" {  } { { "mem_sim/mem_with_controller.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_with_controller.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759048505379 "|gpu_dut|prog_mem_with_controller:progmem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_write_en mem_with_controller.vhd(104) " "Verilog HDL or VHDL warning at mem_with_controller.vhd(104): object \"mem_write_en\" assigned a value but never read" {  } { { "mem_sim/mem_with_controller.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_with_controller.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759048505379 "|gpu_dut|prog_mem_with_controller:progmem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_write_data mem_with_controller.vhd(105) " "Verilog HDL or VHDL warning at mem_with_controller.vhd(105): object \"mem_write_data\" assigned a value but never read" {  } { { "mem_sim/mem_with_controller.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_with_controller.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759048505379 "|gpu_dut|prog_mem_with_controller:progmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mem_controller_2 prog_mem_with_controller:progmem\|mem_controller_2:cont A:arch " "Elaborating entity \"mem_controller_2\" using architecture \"A:arch\" for hierarchy \"prog_mem_with_controller:progmem\|mem_controller_2:cont\"" {  } { { "mem_sim/mem_with_controller.vhd" "cont" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_with_controller.vhd" 110 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759048505379 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_filled_reg mem_controller_2.vhd(50) " "Verilog HDL or VHDL warning at mem_controller_2.vhd(50): object \"n_filled_reg\" assigned a value but never read" {  } { { "mem_sim/mem_controller_2.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_controller_2.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759048505383 "|gpu_dut|prog_mem_with_controller:progmem|mem_controller_2:cont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "prog_mem_rom prog_mem_with_controller:progmem\|prog_mem_rom:prog_mem A:rtl " "Elaborating entity \"prog_mem_rom\" using architecture \"A:rtl\" for hierarchy \"prog_mem_with_controller:progmem\|prog_mem_rom:prog_mem\"" {  } { { "mem_sim/mem_with_controller.vhd" "prog_mem" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_with_controller.vhd" 135 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759048505383 ""}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"0\" prog_mem_rom.vhd(50) " "VHDL Report Statement at prog_mem_rom.vhd(50): \"0\" (NOTE)" {  } { { "mem_sim/prog_mem_rom.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/prog_mem_rom.vhd" 50 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1759048505383 "|gpu_dut|prog_mem_with_controller:progmem|prog_mem_rom:prog_mem"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "prog_mem_with_controller:progmem\|prog_mem_rom:prog_mem\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"prog_mem_with_controller:progmem\|prog_mem_rom:prog_mem\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759048512995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759048512995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759048512995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759048512995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759048512995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759048512995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759048512995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759048512995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759048512995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/gpu.ram0_prog_mem_rom_f0ea5c10.hdl.mif " "Parameter INIT_FILE set to db/gpu.ram0_prog_mem_rom_f0ea5c10.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759048512995 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759048512995 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_with_controller:data_mem\|data_mem_ram:ram\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_with_controller:data_mem\|data_mem_ram:ram\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759048512995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759048512995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759048512995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759048512995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759048512995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759048512995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759048512995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759048512995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759048512995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759048512995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759048512995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759048512995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759048512995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759048512995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759048512995 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759048512995 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1759048512995 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "32 " "Inferred 32 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "core:\\sm_insts:2:ith_sm\|thread_struct:\\threads:2:thread\|alu:alu_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:\\sm_insts:2:ith_sm\|thread_struct:\\threads:2:thread\|alu:alu_block\|Mult0\"" {  } { { "src/alu.vhd" "Mult0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:\\sm_insts:2:ith_sm\|thread_struct:\\threads:2:thread\|alu:alu_block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:\\sm_insts:2:ith_sm\|thread_struct:\\threads:2:thread\|alu:alu_block\|Div0\"" {  } { { "src/alu.vhd" "Div0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:\\sm_insts:2:ith_sm\|thread_struct:\\threads:1:thread\|alu:alu_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:\\sm_insts:2:ith_sm\|thread_struct:\\threads:1:thread\|alu:alu_block\|Mult0\"" {  } { { "src/alu.vhd" "Mult0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:\\sm_insts:2:ith_sm\|thread_struct:\\threads:1:thread\|alu:alu_block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:\\sm_insts:2:ith_sm\|thread_struct:\\threads:1:thread\|alu:alu_block\|Div0\"" {  } { { "src/alu.vhd" "Div0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:\\sm_insts:2:ith_sm\|thread_struct:\\threads:0:thread\|alu:alu_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:\\sm_insts:2:ith_sm\|thread_struct:\\threads:0:thread\|alu:alu_block\|Mult0\"" {  } { { "src/alu.vhd" "Mult0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:\\sm_insts:2:ith_sm\|thread_struct:\\threads:0:thread\|alu:alu_block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:\\sm_insts:2:ith_sm\|thread_struct:\\threads:0:thread\|alu:alu_block\|Div0\"" {  } { { "src/alu.vhd" "Div0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:\\sm_insts:2:ith_sm\|thread_struct:\\threads:3:thread\|alu:alu_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:\\sm_insts:2:ith_sm\|thread_struct:\\threads:3:thread\|alu:alu_block\|Mult0\"" {  } { { "src/alu.vhd" "Mult0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:\\sm_insts:2:ith_sm\|thread_struct:\\threads:3:thread\|alu:alu_block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:\\sm_insts:2:ith_sm\|thread_struct:\\threads:3:thread\|alu:alu_block\|Div0\"" {  } { { "src/alu.vhd" "Div0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:\\sm_insts:1:ith_sm\|thread_struct:\\threads:1:thread\|alu:alu_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:\\sm_insts:1:ith_sm\|thread_struct:\\threads:1:thread\|alu:alu_block\|Mult0\"" {  } { { "src/alu.vhd" "Mult0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:\\sm_insts:1:ith_sm\|thread_struct:\\threads:1:thread\|alu:alu_block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:\\sm_insts:1:ith_sm\|thread_struct:\\threads:1:thread\|alu:alu_block\|Div0\"" {  } { { "src/alu.vhd" "Div0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:\\sm_insts:1:ith_sm\|thread_struct:\\threads:2:thread\|alu:alu_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:\\sm_insts:1:ith_sm\|thread_struct:\\threads:2:thread\|alu:alu_block\|Mult0\"" {  } { { "src/alu.vhd" "Mult0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:\\sm_insts:1:ith_sm\|thread_struct:\\threads:2:thread\|alu:alu_block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:\\sm_insts:1:ith_sm\|thread_struct:\\threads:2:thread\|alu:alu_block\|Div0\"" {  } { { "src/alu.vhd" "Div0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:\\sm_insts:1:ith_sm\|thread_struct:\\threads:0:thread\|alu:alu_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:\\sm_insts:1:ith_sm\|thread_struct:\\threads:0:thread\|alu:alu_block\|Mult0\"" {  } { { "src/alu.vhd" "Mult0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:\\sm_insts:1:ith_sm\|thread_struct:\\threads:0:thread\|alu:alu_block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:\\sm_insts:1:ith_sm\|thread_struct:\\threads:0:thread\|alu:alu_block\|Div0\"" {  } { { "src/alu.vhd" "Div0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:\\sm_insts:1:ith_sm\|thread_struct:\\threads:3:thread\|alu:alu_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:\\sm_insts:1:ith_sm\|thread_struct:\\threads:3:thread\|alu:alu_block\|Mult0\"" {  } { { "src/alu.vhd" "Mult0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:\\sm_insts:1:ith_sm\|thread_struct:\\threads:3:thread\|alu:alu_block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:\\sm_insts:1:ith_sm\|thread_struct:\\threads:3:thread\|alu:alu_block\|Div0\"" {  } { { "src/alu.vhd" "Div0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:2:thread\|alu:alu_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:2:thread\|alu:alu_block\|Mult0\"" {  } { { "src/alu.vhd" "Mult0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:2:thread\|alu:alu_block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:2:thread\|alu:alu_block\|Div0\"" {  } { { "src/alu.vhd" "Div0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:1:thread\|alu:alu_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:1:thread\|alu:alu_block\|Mult0\"" {  } { { "src/alu.vhd" "Mult0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:1:thread\|alu:alu_block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:1:thread\|alu:alu_block\|Div0\"" {  } { { "src/alu.vhd" "Div0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:0:thread\|alu:alu_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:0:thread\|alu:alu_block\|Mult0\"" {  } { { "src/alu.vhd" "Mult0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:0:thread\|alu:alu_block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:0:thread\|alu:alu_block\|Div0\"" {  } { { "src/alu.vhd" "Div0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:3:thread\|alu:alu_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:3:thread\|alu:alu_block\|Mult0\"" {  } { { "src/alu.vhd" "Mult0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:3:thread\|alu:alu_block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:\\sm_insts:0:ith_sm\|thread_struct:\\threads:3:thread\|alu:alu_block\|Div0\"" {  } { { "src/alu.vhd" "Div0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:\\sm_insts:3:ith_sm\|thread_struct:\\threads:1:thread\|alu:alu_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:\\sm_insts:3:ith_sm\|thread_struct:\\threads:1:thread\|alu:alu_block\|Mult0\"" {  } { { "src/alu.vhd" "Mult0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:\\sm_insts:3:ith_sm\|thread_struct:\\threads:1:thread\|alu:alu_block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:\\sm_insts:3:ith_sm\|thread_struct:\\threads:1:thread\|alu:alu_block\|Div0\"" {  } { { "src/alu.vhd" "Div0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:\\sm_insts:3:ith_sm\|thread_struct:\\threads:2:thread\|alu:alu_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:\\sm_insts:3:ith_sm\|thread_struct:\\threads:2:thread\|alu:alu_block\|Mult0\"" {  } { { "src/alu.vhd" "Mult0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:\\sm_insts:3:ith_sm\|thread_struct:\\threads:2:thread\|alu:alu_block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:\\sm_insts:3:ith_sm\|thread_struct:\\threads:2:thread\|alu:alu_block\|Div0\"" {  } { { "src/alu.vhd" "Div0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:\\sm_insts:3:ith_sm\|thread_struct:\\threads:0:thread\|alu:alu_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:\\sm_insts:3:ith_sm\|thread_struct:\\threads:0:thread\|alu:alu_block\|Mult0\"" {  } { { "src/alu.vhd" "Mult0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:\\sm_insts:3:ith_sm\|thread_struct:\\threads:0:thread\|alu:alu_block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:\\sm_insts:3:ith_sm\|thread_struct:\\threads:0:thread\|alu:alu_block\|Div0\"" {  } { { "src/alu.vhd" "Div0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:\\sm_insts:3:ith_sm\|thread_struct:\\threads:3:thread\|alu:alu_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:\\sm_insts:3:ith_sm\|thread_struct:\\threads:3:thread\|alu:alu_block\|Mult0\"" {  } { { "src/alu.vhd" "Mult0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:\\sm_insts:3:ith_sm\|thread_struct:\\threads:3:thread\|alu:alu_block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:\\sm_insts:3:ith_sm\|thread_struct:\\threads:3:thread\|alu:alu_block\|Div0\"" {  } { { "src/alu.vhd" "Div0" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759048512997 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1759048512997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prog_mem_with_controller:progmem\|prog_mem_rom:prog_mem\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"prog_mem_with_controller:progmem\|prog_mem_rom:prog_mem\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759048513037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prog_mem_with_controller:progmem\|prog_mem_rom:prog_mem\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"prog_mem_with_controller:progmem\|prog_mem_rom:prog_mem\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/gpu.ram0_prog_mem_rom_f0ea5c10.hdl.mif " "Parameter \"INIT_FILE\" = \"db/gpu.ram0_prog_mem_rom_f0ea5c10.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513037 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759048513037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ff61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ff61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ff61 " "Found entity 1: altsyncram_ff61" {  } { { "db/altsyncram_ff61.tdf" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/db/altsyncram_ff61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048513067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048513067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_with_controller:data_mem\|data_mem_ram:ram\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"ram_with_controller:data_mem\|data_mem_ram:ram\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759048513074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_with_controller:data_mem\|data_mem_ram:ram\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"ram_with_controller:data_mem\|data_mem_ram:ram\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513074 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759048513074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_08g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_08g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_08g1 " "Found entity 1: altsyncram_08g1" {  } { { "db/altsyncram_08g1.tdf" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/db/altsyncram_08g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048513098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048513098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:\\sm_insts:2:ith_sm\|thread_struct:\\threads:2:thread\|alu:alu_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"core:\\sm_insts:2:ith_sm\|thread_struct:\\threads:2:thread\|alu:alu_block\|lpm_mult:Mult0\"" {  } { { "src/alu.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759048513114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:\\sm_insts:2:ith_sm\|thread_struct:\\threads:2:thread\|alu:alu_block\|lpm_mult:Mult0 " "Instantiated megafunction \"core:\\sm_insts:2:ith_sm\|thread_struct:\\threads:2:thread\|alu:alu_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513114 ""}  } { { "src/alu.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759048513114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0ls.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0ls.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0ls " "Found entity 1: mult_0ls" {  } { { "db/mult_0ls.tdf" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/db/mult_0ls.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048513141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048513141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:\\sm_insts:2:ith_sm\|thread_struct:\\threads:2:thread\|alu:alu_block\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"core:\\sm_insts:2:ith_sm\|thread_struct:\\threads:2:thread\|alu:alu_block\|lpm_divide:Div0\"" {  } { { "src/alu.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759048513154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:\\sm_insts:2:ith_sm\|thread_struct:\\threads:2:thread\|alu:alu_block\|lpm_divide:Div0 " "Instantiated megafunction \"core:\\sm_insts:2:ith_sm\|thread_struct:\\threads:2:thread\|alu:alu_block\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759048513154 ""}  } { { "src/alu.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759048513154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dsl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dsl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dsl " "Found entity 1: lpm_divide_dsl" {  } { { "db/lpm_divide_dsl.tdf" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/db/lpm_divide_dsl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048513180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048513180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048513187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048513187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8fe " "Found entity 1: alt_u_div_8fe" {  } { { "db/alt_u_div_8fe.tdf" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/db/alt_u_div_8fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048513196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048513196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048513226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048513226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759048513256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048513256 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1759048516983 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1759048521113 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759048521113 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11911 " "Implemented 11911 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1759048521548 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1759048521548 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11849 " "Implemented 11849 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1759048521548 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1759048521548 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1759048521548 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1759048521548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4958 " "Peak virtual memory: 4958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759048521578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 28 14:05:21 2025 " "Processing ended: Sun Sep 28 14:05:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759048521578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759048521578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759048521578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759048521578 ""}
