#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55d4edd319e0 .scope module, "controller_tb" "controller_tb" 2 4;
 .timescale -9 -12;
v0x55d4edd56bb0_0 .net "addr", 4 0, v0x55d4edcef0c0_0;  1 drivers
v0x55d4edd56c70_0 .var "clk", 0 0;
v0x55d4edd56d40_0 .net "mdio_done", 0 0, v0x55d4edd55f10_0;  1 drivers
v0x55d4edd56e40_0 .net "mdio_in", 15 0, v0x55d4edd55fd0_0;  1 drivers
v0x55d4edd56f10_0 .var "mdio_oe", 0 0;
v0x55d4edd57000_0 .var "mdio_out", 0 0;
v0x55d4edd570d0_0 .var "rd_data", 15 0;
v0x55d4edd571a0_0 .var "reset", 0 0;
v0x55d4edd57270_0 .net "wr_data", 15 0, v0x55d4edd566c0_0;  1 drivers
v0x55d4edd57340_0 .net "wr_stb", 0 0, v0x55d4edd567a0_0;  1 drivers
S_0x55d4edd31b70 .scope module, "controller_inst" "controller" 2 18, 3 2 0, S_0x55d4edd319e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mdio_out";
    .port_info 3 /INPUT 1 "mdio_oe";
    .port_info 4 /OUTPUT 1 "mdio_done";
    .port_info 5 /OUTPUT 16 "mdio_in";
    .port_info 6 /OUTPUT 5 "addr";
    .port_info 7 /OUTPUT 16 "wr_data";
    .port_info 8 /INPUT 16 "rd_data";
    .port_info 9 /OUTPUT 1 "wr_stb";
P_0x55d4edceecf0 .param/l "IDLE" 0 3 16, C4<000>;
P_0x55d4edceed30 .param/l "READ" 0 3 16, C4<001>;
P_0x55d4edceed70 .param/l "RECEIVE_DATA" 0 3 16, C4<100>;
P_0x55d4edceedb0 .param/l "SEND_DATA" 0 3 16, C4<011>;
P_0x55d4edceedf0 .param/l "WRITE" 0 3 16, C4<010>;
v0x55d4edcef0c0_0 .var "addr", 4 0;
v0x55d4edd55d90_0 .var "bit_counter", 4 0;
v0x55d4edd55e70_0 .net "clk", 0 0, v0x55d4edd56c70_0;  1 drivers
v0x55d4edd55f10_0 .var "mdio_done", 0 0;
v0x55d4edd55fd0_0 .var "mdio_in", 15 0;
v0x55d4edd56100_0 .net "mdio_oe", 0 0, v0x55d4edd56f10_0;  1 drivers
v0x55d4edd561c0_0 .net "mdio_out", 0 0, v0x55d4edd57000_0;  1 drivers
v0x55d4edd56280_0 .var "next_state", 2 0;
v0x55d4edd56360_0 .net "rd_data", 15 0, v0x55d4edd570d0_0;  1 drivers
v0x55d4edd56440_0 .net "reset", 0 0, v0x55d4edd571a0_0;  1 drivers
v0x55d4edd56500_0 .var "shift_reg", 31 0;
v0x55d4edd565e0_0 .var "state", 2 0;
v0x55d4edd566c0_0 .var "wr_data", 15 0;
v0x55d4edd567a0_0 .var "wr_stb", 0 0;
E_0x55d4edd29ab0 .event posedge, v0x55d4edd55e70_0;
E_0x55d4edd29280 .event posedge, v0x55d4edd56440_0, v0x55d4edd55e70_0;
S_0x55d4edd56a00 .scope task, "print_signals" "print_signals" 2 48, 2 48 0, S_0x55d4edd319e0;
 .timescale -9 -12;
TD_controller_tb.print_signals ;
    %vpi_call 2 50 "$display", "Time: %0t", $time {0 0 0};
    %vpi_call 2 51 "$display", "State: %b, mdio_done: %b, mdio_in: %h, addr: %d, wr_data: %h, wr_stb: %b", v0x55d4edd565e0_0, v0x55d4edd56d40_0, v0x55d4edd56e40_0, v0x55d4edd56bb0_0, v0x55d4edd57270_0, v0x55d4edd57340_0 {0 0 0};
    %end;
    .scope S_0x55d4edd31b70;
T_1 ;
    %wait E_0x55d4edd29280;
    %load/vec4 v0x55d4edd56440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d4edd565e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55d4edd56280_0;
    %assign/vec4 v0x55d4edd565e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d4edd31b70;
T_2 ;
    %wait E_0x55d4edd29ab0;
    %load/vec4 v0x55d4edd565e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d4edd55f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d4edd567a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d4edd55d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d4edd56500_0, 0;
    %load/vec4 v0x55d4edd56100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x55d4edd561c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %assign/vec4 v0x55d4edd56280_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d4edd56280_0, 0;
T_2.7 ;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x55d4edd55d90_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55d4edd56280_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d4edd55fd0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x55d4edd56500_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x55d4edd561c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d4edd56500_0, 0;
    %load/vec4 v0x55d4edd55d90_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55d4edd55d90_0, 0;
T_2.11 ;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x55d4edd55d90_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55d4edd56280_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0x55d4edd56500_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x55d4edd561c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d4edd56500_0, 0;
    %load/vec4 v0x55d4edd55d90_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55d4edd55d90_0, 0;
T_2.13 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x55d4edd56500_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x55d4edcef0c0_0, 0;
    %load/vec4 v0x55d4edd56500_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x55d4edd566c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d4edd567a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d4edd55f10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d4edd56280_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x55d4edd55fd0_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55d4edd55fd0_0, 0;
    %load/vec4 v0x55d4edd55d90_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55d4edd55d90_0, 0;
    %load/vec4 v0x55d4edd55d90_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d4edd55f10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d4edd56280_0, 0;
T_2.14 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55d4edd319e0;
T_3 ;
    %vpi_call 2 33 "$dumpfile", "sim.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d4edd319e0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4edd56c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4edd571a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4edd56f10_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55d4edd570d0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4edd571a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4edd571a0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55d4edd319e0;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x55d4edd56c70_0;
    %inv;
    %store/vec4 v0x55d4edd56c70_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55d4edd319e0;
T_5 ;
    %fork TD_controller_tb.print_signals, S_0x55d4edd56a00;
    %join;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4edd56f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %pushi/vec4 16, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %load/vec4 v0x55d4edd57000_0;
    %inv;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %delay 100000, 0;
    %fork TD_controller_tb.print_signals, S_0x55d4edd56a00;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4edd56f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %pushi/vec4 16, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %load/vec4 v0x55d4edd57000_0;
    %inv;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 65261, 0, 16;
    %store/vec4 v0x55d4edd570d0_0, 0, 16;
    %delay 100000, 0;
    %fork TD_controller_tb.print_signals, S_0x55d4edd56a00;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4edd56f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_5.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.9, 5;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %jmp T_5.8;
T_5.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %pushi/vec4 16, 0, 32;
T_5.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.11, 5;
    %jmp/1 T_5.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %load/vec4 v0x55d4edd57000_0;
    %inv;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %jmp T_5.10;
T_5.11 ;
    %pop/vec4 1;
    %delay 100000, 0;
    %fork TD_controller_tb.print_signals, S_0x55d4edd56a00;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4edd56f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_5.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.13, 5;
    %jmp/1 T_5.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %jmp T_5.12;
T_5.13 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %pushi/vec4 16, 0, 32;
T_5.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.15, 5;
    %jmp/1 T_5.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %load/vec4 v0x55d4edd57000_0;
    %inv;
    %store/vec4 v0x55d4edd57000_0, 0, 1;
    %jmp T_5.14;
T_5.15 ;
    %pop/vec4 1;
    %pushi/vec4 51966, 0, 16;
    %store/vec4 v0x55d4edd570d0_0, 0, 16;
    %delay 100000, 0;
    %fork TD_controller_tb.print_signals, S_0x55d4edd56a00;
    %join;
    %delay 1000000, 0;
    %vpi_call 2 128 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "controller/controller_tb.v";
    "./controller/controller.v";
