Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,25
design__inferred_latch__count,0
design__instance__count,3392
design__instance__area,24728.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,44
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,20
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0013969935243949294
power__switching__total,0.0014733260031789541
power__leakage__total,2.570469170848355e-08
power__total,0.0028703450225293636
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.048539
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.048539
timing__hold__ws__corner:nom_tt_025C_1v80,0.330712
timing__setup__ws__corner:nom_tt_025C_1v80,12.040874
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.330712
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,12.040874
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,257
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,20
design__max_cap_violation__count__corner:nom_ss_100C_1v60,4
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.068675
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.068675
timing__hold__ws__corner:nom_ss_100C_1v60,0.856568
timing__setup__ws__corner:nom_ss_100C_1v60,4.589733
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.856568
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,4.589733
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,5
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,20
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.038193
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.038193
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11026
timing__setup__ws__corner:nom_ff_n40C_1v95,14.612363
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.11026
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,14.959085
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,330
design__max_fanout_violation__count,20
design__max_cap_violation__count,7
clock__skew__worst_hold,-0.035111
clock__skew__worst_setup,-0.075987
timing__hold__ws,0.108039
timing__setup__ws,4.267474
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108039
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,4.267474
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3392
design__instance__area__stdcell,24728.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.721893
design__instance__utilization__stdcell,0.721893
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,73813.3
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,107
antenna__violating__nets,17
antenna__violating__pins,21
route__antenna_violation__count,17
route__net,2955
route__net__special,2
route__drc_errors__iter:1,4610
route__wirelength__iter:1,102203
route__drc_errors__iter:2,2149
route__wirelength__iter:2,100434
route__drc_errors__iter:3,1923
route__wirelength__iter:3,99478
route__drc_errors__iter:4,946
route__wirelength__iter:4,99310
route__drc_errors__iter:5,618
route__wirelength__iter:5,99192
route__drc_errors__iter:6,392
route__wirelength__iter:6,99203
route__drc_errors__iter:7,316
route__wirelength__iter:7,99149
route__drc_errors__iter:8,271
route__wirelength__iter:8,99096
route__drc_errors__iter:9,207
route__wirelength__iter:9,99047
route__drc_errors__iter:10,153
route__wirelength__iter:10,99135
route__drc_errors__iter:11,126
route__wirelength__iter:11,99178
route__drc_errors__iter:12,88
route__wirelength__iter:12,99199
route__drc_errors__iter:13,22
route__wirelength__iter:13,99196
route__drc_errors__iter:14,20
route__wirelength__iter:14,99232
route__drc_errors__iter:15,2
route__wirelength__iter:15,99233
route__drc_errors__iter:16,2
route__wirelength__iter:16,99233
route__drc_errors__iter:17,2
route__wirelength__iter:17,99246
route__drc_errors__iter:18,2
route__wirelength__iter:18,99246
route__drc_errors__iter:19,1
route__wirelength__iter:19,99247
route__drc_errors__iter:20,1
route__wirelength__iter:20,99247
route__drc_errors__iter:21,0
route__wirelength__iter:21,99274
route__drc_errors,0
route__wirelength,99274
route__vias,24698
route__vias__singlecut,24698
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,635.01
timing__unannotated_net__count__corner:nom_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,39
design__max_fanout_violation__count__corner:min_tt_025C_1v80,20
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.044869
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.044869
timing__hold__ws__corner:min_tt_025C_1v80,0.325924
timing__setup__ws__corner:min_tt_025C_1v80,12.207466
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.325924
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,12.207466
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,172
design__max_fanout_violation__count__corner:min_ss_100C_1v60,20
design__max_cap_violation__count__corner:min_ss_100C_1v60,2
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.064825
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.064825
timing__hold__ws__corner:min_ss_100C_1v60,0.847214
timing__setup__ws__corner:min_ss_100C_1v60,4.852376
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.847214
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,4.852376
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,5
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,20
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.035111
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.035111
timing__hold__ws__corner:min_ff_n40C_1v95,0.108039
timing__setup__ws__corner:min_ff_n40C_1v95,14.637457
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.108039
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,15.08564
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,58
design__max_fanout_violation__count__corner:max_tt_025C_1v80,20
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.055631
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.055631
timing__hold__ws__corner:max_tt_025C_1v80,0.335061
timing__setup__ws__corner:max_tt_025C_1v80,11.86962
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.335061
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,11.86962
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,330
design__max_fanout_violation__count__corner:max_ss_100C_1v60,20
design__max_cap_violation__count__corner:max_ss_100C_1v60,7
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.075987
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.075987
timing__hold__ws__corner:max_ss_100C_1v60,0.865475
timing__setup__ws__corner:max_ss_100C_1v60,4.267474
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.865475
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,4.267474
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,17
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,20
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.044586
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.044586
timing__hold__ws__corner:max_ff_n40C_1v95,0.11341
timing__setup__ws__corner:max_ff_n40C_1v95,14.58346
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.11341
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,14.837991
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79987
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000131699
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000130651
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000237276
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000130651
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002360000000000000104963780722666655265129520557820796966552734375
ir__drop__worst,0.0001320000000000000101203767588486925887991674244403839111328125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
