$date
	Thu Nov 14 14:49:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pooler_tb $end
$var wire 1 ! valid_op $end
$var wire 1 " end_op $end
$var wire 32 # data_out [31:0] $end
$var parameter 32 $ clkp $end
$var reg 1 % ce $end
$var reg 1 & clk $end
$var reg 32 ' data_in [31:0] $end
$var reg 1 ( master_rst $end
$var integer 32 ) i [31:0] $end
$scope module dut $end
$var wire 1 % ce $end
$var wire 1 & clk $end
$var wire 16 * data_in [15:0] $end
$var wire 16 + data_out [15:0] $end
$var wire 1 ( master_rst $end
$var wire 16 , sr_op [15:0] $end
$var wire 1 ! valid_op $end
$var wire 2 - sel [1:0] $end
$var wire 1 . rst_m $end
$var wire 1 / ovr $end
$var wire 16 0 mux_out [15:0] $end
$var wire 16 1 max_reg_op [15:0] $end
$var wire 1 2 load_sr $end
$var wire 1 3 global_rst $end
$var wire 1 " end_op $end
$var wire 16 4 div_op [15:0] $end
$var wire 16 5 comp_op [15:0] $end
$var parameter 32 6 N $end
$var parameter 32 7 Q $end
$var parameter 9 8 m $end
$var parameter 9 9 p $end
$var parameter 16 : p_sqr_inv $end
$var parameter 32 ; ptype $end
$scope module SR $end
$var wire 1 & clk $end
$var wire 16 < data_out [15:0] $end
$var wire 1 = rst $end
$var wire 16 > data_in [15:0] $end
$var wire 1 2 ce $end
$var parameter 32 ? N $end
$var parameter 9 @ size $end
$scope begin genblk1[0] $end
$var parameter 2 A l $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 B l $end
$upscope $end
$upscope $end
$scope module cmp $end
$var wire 1 % ce $end
$var wire 16 C ip1 [15:0] $end
$var wire 16 D ip2_2cmp [15:0] $end
$var wire 16 E ip2 [15:0] $end
$var wire 16 F ip1_2cmp [15:0] $end
$var wire 16 G comp_op [15:0] $end
$var parameter 32 H N $end
$var parameter 32 I Q $end
$var parameter 32 J ptype $end
$var reg 16 K temp [15:0] $end
$upscope $end
$scope module log $end
$var wire 1 % ce $end
$var wire 1 & clk $end
$var wire 1 ( master_rst $end
$var parameter 9 L m $end
$var parameter 9 M p $end
$var reg 1 " end_op $end
$var reg 1 3 global_rst $end
$var reg 1 2 load_sr $end
$var reg 1 ! op_en $end
$var reg 1 . rst_m $end
$var reg 2 N sel [1:0] $end
$var integer 32 O col_count [31:0] $end
$var integer 32 P count [31:0] $end
$var integer 32 Q nbgh_row_count [31:0] $end
$var integer 32 R row_count [31:0] $end
$upscope $end
$scope module m1 $end
$var wire 1 % ce $end
$var wire 1 & clk $end
$var wire 16 S din [15:0] $end
$var wire 1 ( master_rst $end
$var wire 1 . rst_m $end
$var parameter 32 T N $end
$var reg 16 U reg_op [15:0] $end
$upscope $end
$scope module mul $end
$var wire 16 V a [15:0] $end
$var wire 16 W b [15:0] $end
$var wire 1 & clk $end
$var wire 1 . rst $end
$var wire 15 X quantized_result_2cmp [14:0] $end
$var wire 15 Y quantized_result [14:0] $end
$var wire 16 Z q_result [15:0] $end
$var wire 1 / overflow $end
$var wire 16 [ multiplier [15:0] $end
$var wire 16 \ multiplicand [15:0] $end
$var wire 32 ] f_result [31:0] $end
$var wire 16 ^ b_2cmp [15:0] $end
$var wire 16 _ a_2cmp [15:0] $end
$var parameter 32 ` N $end
$var parameter 32 a Q $end
$upscope $end
$scope module mux $end
$var wire 16 b ip1 [15:0] $end
$var wire 16 c ip2 [15:0] $end
$var wire 2 d sel [1:0] $end
$var wire 16 e op [15:0] $end
$var parameter 32 f N $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 f
b1100 a
b10000 `
b10000 T
b10 M
b100 L
b1 J
b1100 I
b10000 H
b1 B
b0 A
b10 @
b10000 ?
b1 ;
b10000000000 :
b10 9
b100 8
b1100 7
b10000 6
b101000 $
$end
#0
$dumpvars
bx e
bx d
bx c
bx b
bx _
b1111110000000000 ^
bx ]
bx \
b10000000000 [
bx Z
bx Y
bx X
b10000000000 W
bx V
bx U
b0 S
b0 R
bx Q
b0 P
b0 O
bx N
bx K
b0 G
b1000000000000000 F
bx E
bx D
b0 C
b0 >
0=
bx <
b0 5
bx 4
x3
x2
bx 1
bx 0
x/
x.
bx -
bx ,
bx +
b0 *
bx )
0(
b0 '
0&
0%
b0xxxxxxxxxxxxxxxx #
x"
x!
$end
#20000
0!
1&
#40000
0&
#60000
1&
#80000
0&
#100000
b0 X
0/
b0 Y
b1000000000000000 D
b0 ]
b0 K
b1000000000000000 _
b0 \
b0 4
b0 Z
b0 0
b0 E
b0 e
0"
03
0.
02
b0 -
b0 N
b0 d
b0 Q
b11111111111111111111111111111111 P
b11111111111111111111111111111111 O
b0 #
b0 +
b0 1
b0 U
b0 V
b0 c
0=
1&
1(
#120000
0&
#140000
1&
0(
#150000
b0 )
1%
#160000
0&
#180000
12
1.
b0 P
b0 O
1&
#190000
b1 5
b1 >
b1 G
b1 S
b1111111111111111 F
b1 K
b1 *
b1 C
b1 '
b1 )
#200000
0&
#220000
b1 O
02
0.
1&
#230000
b10 5
b10 >
b10 G
b10 S
b1111111111111110 F
b10 K
b10 *
b10 C
b10 '
b10 )
#240000
0&
#260000
b1111111111111110 D
b1111111111111110 _
b100000000000 ]
b10 0
b10 E
b10 e
b10 \
12
1.
b1 P
b10 O
b10 #
b10 +
b10 1
b10 U
b10 V
b10 c
1&
#270000
b11 5
b11 >
b11 G
b11 S
b1111111111111101 F
b11 K
b11 *
b11 C
b11 '
b11 )
#280000
0&
#300000
b1111111111111111 D
b1000000000000000 _
b0 ]
b0 \
b1 0
b1 E
b1 e
b1 ,
b1 <
b1 b
b0 #
b0 +
b0 1
b0 U
b0 V
b0 c
b11 O
02
b1 -
b1 N
b1 d
0.
1&
#310000
b100 5
b100 >
b100 G
b100 S
b1111111111111100 F
b100 K
b100 *
b100 C
b100 '
b100 )
#320000
0&
#340000
b1 4
b1 Z
b111111111111111 X
b1111111111111100 D
b1 Y
b1111111111111100 _
b1000000000000 ]
b100 0
b100 E
b100 e
b100 \
12
b0 -
b0 N
b0 d
b0 P
b1 R
b0 O
b100 #
b100 +
b100 1
b100 U
b100 V
b100 c
1&
#350000
b101 5
b101 >
b101 G
b101 S
b1111111111111011 F
b101 K
b101 *
b101 C
b101 '
b101 )
#360000
0&
#380000
b1111111111111101 D
b1111111111111011 _
b1010000000000 ]
b101 \
b11 0
b11 E
b11 e
b11 ,
b11 <
b11 b
b101 #
b101 +
b101 1
b101 U
b101 V
b101 c
b1 O
02
b1 -
b1 N
b1 d
1!
1&
#390000
b110 5
b110 >
b110 G
b110 S
b1111111111111010 F
b110 K
b110 *
b110 C
b110 '
b110 )
#400000
0&
#420000
b1111111111111010 D
b1111111111111010 _
b1100000000000 ]
b110 0
b110 E
b110 e
b110 \
12
b0 -
b0 N
b0 d
0!
b1 P
b10 O
b110 #
b110 +
b110 1
b110 U
b110 V
b110 c
1&
#430000
b111 5
b111 >
b111 G
b111 S
b1111111111111001 F
b111 K
b111 *
b111 C
b111 '
b111 )
#440000
0&
#460000
b1000000000000000 D
b1111111111111001 _
b1110000000000 ]
b0 0
b0 E
b0 e
b111 \
b101 ,
b101 <
b101 b
b111 #
b111 +
b111 1
b111 U
b111 V
b111 c
b11 O
02
b10 -
b10 N
b10 d
13
1!
1&
#470000
b1000 5
b1000 >
b1000 G
b1000 S
b1111111111111000 F
b1000 K
b1000 *
b1000 C
b1000 '
b1000 )
#480000
0&
#500000
b1111111111111000 D
b10 4
b10 Z
b111111111111110 X
b10 Y
b1000 0
b1000 E
b1000 e
b1111111111111000 _
b10000000000000 ]
b1000 \
12
b0 -
b0 N
b0 d
1.
03
0!
b1 Q
b0 P
b0 O
b0 R
b1000 #
b1000 +
b1000 1
b1000 U
b1000 V
b1000 c
1&
#510000
b1001 5
b1001 >
b1001 G
b1001 S
b1111111111110111 F
b1001 K
b1001 *
b1001 C
b1001 '
b1001 )
#520000
0&
#540000
b0 4
b0 Z
b0 X
b1000000000000000 D
b0 Y
b1000000000000000 _
b0 ]
b0 0
b0 E
b0 e
b0 \
b111 ,
b111 <
b111 b
b0 #
b0 +
b0 1
b0 U
b0 V
b0 c
b1 O
02
0.
1&
#550000
b1010 5
b1010 >
b1010 G
b1010 S
b1111111111110110 F
b1010 K
b1010 *
b1010 C
b1010 '
b1010 )
#560000
0&
#580000
b10 4
b10 Z
b111111111111110 X
b1111111111110110 D
b10 Y
b1111111111110110 _
b10100000000000 ]
b1010 0
b1010 E
b1010 e
b1010 \
12
1.
b1 P
b10 O
b1010 #
b1010 +
b1010 1
b1010 U
b1010 V
b1010 c
1&
#590000
b1011 5
b1011 >
b1011 G
b1011 S
b1111111111110101 F
b1011 K
b1011 *
b1011 C
b1011 '
b1011 )
#600000
0&
#620000
b0 4
b0 Z
b0 X
b0 Y
b1111111111110111 D
b1000000000000000 _
b0 ]
b0 \
b1001 0
b1001 E
b1001 e
b1001 ,
b1001 <
b1001 b
b0 #
b0 +
b0 1
b0 U
b0 V
b0 c
b11 O
02
b1 -
b1 N
b1 d
0.
1&
#630000
b1100 5
b1100 >
b1100 G
b1100 S
b1111111111110100 F
b1100 K
b1100 *
b1100 C
b1100 '
b1100 )
#640000
0&
#660000
b11 4
b11 Z
b111111111111101 X
b1111111111110100 D
b11 Y
b1111111111110100 _
b11000000000000 ]
b1100 0
b1100 E
b1100 e
b1100 \
12
b0 -
b0 N
b0 d
b0 P
b1 R
b0 O
b1100 #
b1100 +
b1100 1
b1100 U
b1100 V
b1100 c
1&
#670000
b1101 5
b1101 >
b1101 G
b1101 S
b1111111111110011 F
b1101 K
b1101 *
b1101 C
b1101 '
b1101 )
#680000
0&
#700000
b1111111111110101 D
b1111111111110011 _
b11010000000000 ]
b1101 \
b1011 0
b1011 E
b1011 e
b1011 ,
b1011 <
b1011 b
b1101 #
b1101 +
b1101 1
b1101 U
b1101 V
b1101 c
b1 O
02
b1 -
b1 N
b1 d
1!
1&
#710000
b1110 5
b1110 >
b1110 G
b1110 S
b1111111111110010 F
b1110 K
b1110 *
b1110 C
b1110 '
b1110 )
#720000
0&
#740000
b1111111111110010 D
b1111111111110010 _
b11100000000000 ]
b1110 0
b1110 E
b1110 e
b1110 \
12
b0 -
b0 N
b0 d
0!
b1 P
b10 O
b1110 #
b1110 +
b1110 1
b1110 U
b1110 V
b1110 c
1&
#750000
b1111 5
b1111 >
b1111 G
b1111 S
b1111111111110001 F
b1111 K
b1111 *
b1111 C
b1111 '
b1111 )
#760000
0&
#780000
b1000000000000000 D
b1111111111110001 _
b11110000000000 ]
b0 0
b0 E
b0 e
b1111 \
b1101 ,
b1101 <
b1101 b
b1111 #
b1111 +
b1111 1
b1111 U
b1111 V
b1111 c
b11 O
02
b10 -
b10 N
b10 d
13
1!
1&
#790000
b10000 5
b10000 >
b10000 G
b10000 S
b1111111111110000 F
b10000 K
b10000 *
b10000 C
b10000 '
b10000 )
#800000
0&
#820000
b1111111111110000 D
b100 4
b100 Z
b111111111111100 X
b100 Y
b10000 0
b10000 E
b10000 e
b1111111111110000 _
b100000000000000 ]
b10000 \
12
b0 -
b0 N
b0 d
1.
03
0!
b10 Q
b0 P
b0 O
b0 R
b10000 #
b10000 +
b10000 1
b10000 U
b10000 V
b10000 c
1&
#830000
b10001 5
b10001 >
b10001 G
b10001 S
b1111111111101111 F
b10001 K
b10001 *
b10001 C
b10001 '
b10001 )
#840000
0&
#860000
b0 4
b0 Z
b0 X
b1000000000000000 D
b0 Y
b1000000000000000 _
b0 ]
b0 0
b0 E
b0 e
b0 \
b1111 ,
b1111 <
b1111 b
b0 #
b0 +
b0 1
b0 U
b0 V
b0 c
b1 O
02
0.
1"
1&
#870000
b10010 5
b10010 >
b10010 G
b10010 S
b1111111111101110 F
b10010 K
b10010 *
b10010 C
b10010 '
b10010 )
#880000
0&
#900000
b100 4
b100 Z
b111111111111100 X
b1111111111101110 D
b100 Y
b1111111111101110 _
b100100000000000 ]
b10010 0
b10010 E
b10010 e
b10010 \
12
1.
b1 P
b10 O
b10010 #
b10010 +
b10010 1
b10010 U
b10010 V
b10010 c
1&
#910000
b10011 5
b10011 >
b10011 G
b10011 S
b1111111111101101 F
b10011 K
b10011 *
b10011 C
b10011 '
b10011 )
#920000
0&
#940000
b0 4
b0 Z
b0 X
b0 Y
b1111111111101111 D
b1000000000000000 _
b0 ]
b0 \
b10001 0
b10001 E
b10001 e
b10001 ,
b10001 <
b10001 b
b0 #
b0 +
b0 1
b0 U
b0 V
b0 c
b11 O
02
b1 -
b1 N
b1 d
0.
1&
#950000
b10100 5
b10100 >
b10100 G
b10100 S
b1111111111101100 F
b10100 K
b10100 *
b10100 C
b10100 '
b10100 )
#960000
0&
#980000
b101 4
b101 Z
b111111111111011 X
b1111111111101100 D
b101 Y
b1111111111101100 _
b101000000000000 ]
b10100 0
b10100 E
b10100 e
b10100 \
12
b0 -
b0 N
b0 d
b0 P
b1 R
b0 O
b10100 #
b10100 +
b10100 1
b10100 U
b10100 V
b10100 c
1&
#990000
b10101 5
b10101 >
b10101 G
b10101 S
b1111111111101011 F
b10101 K
b10101 *
b10101 C
b10101 '
b10101 )
#1000000
0&
#1020000
b1111111111101101 D
b1111111111101011 _
b101010000000000 ]
b10101 \
b10011 0
b10011 E
b10011 e
b10011 ,
b10011 <
b10011 b
b10101 #
b10101 +
b10101 1
b10101 U
b10101 V
b10101 c
b1 O
02
b1 -
b1 N
b1 d
1!
1&
#1030000
b10110 5
b10110 >
b10110 G
b10110 S
b1111111111101010 F
b10110 K
b10110 *
b10110 C
b10110 '
b10110 )
#1040000
0&
#1060000
b1111111111101010 D
b1111111111101010 _
b101100000000000 ]
b10110 0
b10110 E
b10110 e
b10110 \
12
b0 -
b0 N
b0 d
0!
b1 P
b10 O
b10110 #
b10110 +
b10110 1
b10110 U
b10110 V
b10110 c
1&
#1070000
b10111 5
b10111 >
b10111 G
b10111 S
b1111111111101001 F
b10111 K
b10111 *
b10111 C
b10111 '
b10111 )
#1080000
0&
#1100000
b1000000000000000 D
b1111111111101001 _
b101110000000000 ]
b0 0
b0 E
b0 e
b10111 \
b10101 ,
b10101 <
b10101 b
b10111 #
b10111 +
b10111 1
b10111 U
b10111 V
b10111 c
b11 O
02
b10 -
b10 N
b10 d
13
1!
1&
#1110000
b11000 5
b11000 >
b11000 G
b11000 S
b1111111111101000 F
b11000 K
b11000 *
b11000 C
b11000 '
b11000 )
#1120000
0&
#1140000
b1111111111101000 D
b110 4
b110 Z
b111111111111010 X
b110 Y
b11000 0
b11000 E
b11000 e
b1111111111101000 _
b110000000000000 ]
b11000 \
12
b0 -
b0 N
b0 d
1.
03
0!
b11 Q
b0 P
b0 O
b0 R
b11000 #
b11000 +
b11000 1
b11000 U
b11000 V
b11000 c
1&
#1150000
b11001 )
#1160000
0&
#1180000
b0 4
b0 Z
b0 X
b1000000000000000 D
b0 Y
b1000000000000000 _
b0 ]
b0 0
b0 E
b0 e
b0 \
b10111 ,
b10111 <
b10111 b
b0 #
b0 +
b0 1
b0 U
b0 V
b0 c
b1 O
02
0.
0"
1&
#1200000
0&
