set_property PACKAGE_PIN R3 [get_ports uart_rtsn]
set_property PACKAGE_PIN N8 [get_ports uart_rxd]
set_property PACKAGE_PIN M7 [get_ports uart_dcdn]
set_property PACKAGE_PIN L1 [get_ports {user_data_in[3]}]
set_property PACKAGE_PIN L2 [get_ports {profinet_rxd[0]}]
set_property PACKAGE_PIN AB9 [get_ports {pcie_rxn[0]}]
set_property PACKAGE_PIN AA9 [get_ports {pcie_rxp[0]}]
set_property PACKAGE_PIN AB5 [get_ports {pcie_txn[0]}]
set_property PACKAGE_PIN AA5 [get_ports {pcie_txp[0]}]
set_property PACKAGE_PIN N4 [get_ports {hispi_data_p[5]}]
set_property PACKAGE_PIN N3 [get_ports {hispi_data_n[5]}]
set_property PACKAGE_PIN F2 [get_ports {hispi_data_p[1]}]
set_property PACKAGE_PIN F1 [get_ports {hispi_data_n[1]}]
set_property PACKAGE_PIN Y6 [get_ports {pcie_rxn[1]}]
set_property PACKAGE_PIN W6 [get_ports {pcie_rxp[1]}]
set_property PACKAGE_PIN Y2 [get_ports {pcie_txn[1]}]
set_property PACKAGE_PIN W2 [get_ports {pcie_txp[1]}]
set_property PACKAGE_PIN L5 [get_ports {hispi_serial_clk_p[4]}]
set_property PACKAGE_PIN L4 [get_ports {hispi_serial_clk_n[4]}]
set_property PACKAGE_PIN K4 [get_ports {hispi_serial_clk_p[3]}]
set_property PACKAGE_PIN K3 [get_ports {hispi_serial_clk_n[3]}]
set_property PACKAGE_PIN U2 [get_ports {hispi_serial_clk_p[2]}]
set_property PACKAGE_PIN U1 [get_ports {hispi_serial_clk_n[2]}]
set_property PACKAGE_PIN T2 [get_ports {hispi_serial_clk_p[5]}]
set_property PACKAGE_PIN T1 [get_ports {hispi_serial_clk_n[5]}]
set_property PACKAGE_PIN C6 [get_ports {hispi_serial_clk_p[0]}]
set_property PACKAGE_PIN C5 [get_ports {hispi_serial_clk_n[0]}]
set_property PACKAGE_PIN D3 [get_ports {hispi_serial_clk_p[1]}]
set_property PACKAGE_PIN C3 [get_ports {hispi_serial_clk_n[1]}]
set_property PACKAGE_PIN N5 [get_ports {profinet_txd[0]}]
set_property PACKAGE_PIN P5 [get_ports {user_data_out[1]}]
set_property PACKAGE_PIN R8 [get_ports {user_data_out[0]}]
set_property PACKAGE_PIN K2 [get_ports {profinet_rxd[1]}]
set_property PACKAGE_PIN J1 [get_ports profinet_crs_dv]
set_property PACKAGE_PIN U9 [get_ports pcie_refclk_p]
set_property PACKAGE_PIN V9 [get_ports pcie_refclk_n]
set_property PACKAGE_PIN M8 [get_ports uart_dsrn]
set_property PACKAGE_PIN P8 [get_ports uart_ri]
set_property PACKAGE_PIN P1 [get_ports uart_txd]
set_property PACKAGE_PIN P3 [get_ports profinet_tx_en]
set_property PACKAGE_PIN R2 [get_ports uart_dtrn]
set_property PACKAGE_PIN P2 [get_ports ncsi_clk_out]
set_property PACKAGE_PIN J3 [get_ports pcie_reset_n]
set_property PACKAGE_PIN P6 [get_ports {user_data_out[2]}]
set_property PACKAGE_PIN R5 [get_ports {hispi_data_p[3]}]
set_property PACKAGE_PIN R4 [get_ports {hispi_data_n[3]}]
set_property PACKAGE_PIN M4 [get_ports {hispi_data_p[4]}]
set_property PACKAGE_PIN M3 [get_ports {hispi_data_n[4]}]
set_property PACKAGE_PIN H1 [get_ports {hispi_data_p[0]}]
set_property PACKAGE_PIN G1 [get_ports {hispi_data_n[0]}]
set_property PACKAGE_PIN N6 [get_ports {profinet_txd[1]}]
set_property PACKAGE_PIN P7 [get_ports {hispi_data_p[2]}]
set_property PACKAGE_PIN R7 [get_ports {hispi_data_n[2]}]
set_property PACKAGE_PIN M1 [get_ports {user_data_in[1]}]
set_property PACKAGE_PIN N1 [get_ports {user_data_in[0]}]
set_property PACKAGE_PIN M2 [get_ports {user_data_in[2]}]
set_property PACKAGE_PIN J5 [get_ports uart_ctsn]
set_property PACKAGE_PIN J2 [get_ports profinet_rx_er]
set_property PACKAGE_PIN K5 [get_ports ref_clk]


set_property PACKAGE_PIN A2 [get_ports {RPC_DQ[7]}]
set_property PACKAGE_PIN A1 [get_ports {RPC_DQ[6]}]
set_property PACKAGE_PIN B2 [get_ports {RPC_DQ[5]}]
set_property PACKAGE_PIN B1 [get_ports {RPC_DQ[4]}]
set_property PACKAGE_PIN C1 [get_ports {RPC_DQ[3]}]
set_property PACKAGE_PIN D1 [get_ports {RPC_DQ[2]}]
set_property PACKAGE_PIN D2 [get_ports {RPC_DQ[1]}]
set_property PACKAGE_PIN E2 [get_ports {RPC_DQ[0]}]
set_property PACKAGE_PIN B3 [get_ports RPC_CK]
set_property PACKAGE_PIN B4 [get_ports RPC_CK_N]
set_property PACKAGE_PIN E3 [get_ports RPC_CS0_N]
set_property PACKAGE_PIN E4 [get_ports RPC_CS1_N]
set_property PACKAGE_PIN F4 [get_ports RPC_INT_N]
set_property PACKAGE_PIN H5 [get_ports RPC_RESET_N]
set_property PACKAGE_PIN G4 [get_ports RPC_RSTO_N]
set_property PACKAGE_PIN G2 [get_ports RPC_RWDS]
set_property PACKAGE_PIN G3 [get_ports RPC_WP_N]

set_property IOSTANDARD LVCMOS18 [get_ports {user_data_out[2]}]
set_property DRIVE 12 [get_ports {user_data_out[2]}]
set_property SLEW SLOW [get_ports {user_data_out[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {user_data_out[1]}]
set_property DRIVE 12 [get_ports {user_data_out[1]}]
set_property SLEW SLOW [get_ports {user_data_out[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {user_data_out[0]}]
set_property DRIVE 12 [get_ports {user_data_out[0]}]
set_property SLEW SLOW [get_ports {user_data_out[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_n[5]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_n[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_n[4]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_n[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_n[3]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_n[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_n[2]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_n[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_n[1]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_n[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_n[0]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_n[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_p[5]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_p[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_p[4]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_p[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_p[3]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_p[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_p[2]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_p[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_p[1]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_p[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_p[0]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_p[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {user_data_in[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {user_data_in[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {user_data_in[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {user_data_in[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports ref_clk]
set_property IOSTANDARD LVCMOS18 [get_ports uart_ctsn]
set_property IOSTANDARD LVCMOS18 [get_ports uart_dcdn]
set_property IOSTANDARD LVCMOS18 [get_ports uart_dsrn]
set_property IOSTANDARD LVCMOS18 [get_ports uart_dtrn]
set_property DRIVE 12 [get_ports uart_dtrn]
set_property SLEW SLOW [get_ports uart_dtrn]
set_property IOSTANDARD LVCMOS18 [get_ports uart_ri]
set_property IOSTANDARD LVCMOS18 [get_ports uart_rtsn]
set_property DRIVE 12 [get_ports uart_rtsn]
set_property SLEW SLOW [get_ports uart_rtsn]
set_property IOSTANDARD LVCMOS18 [get_ports uart_rxd]
set_property IOSTANDARD LVCMOS18 [get_ports uart_txd]
set_property DRIVE 12 [get_ports uart_txd]
set_property SLEW SLOW [get_ports uart_txd]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_p[5]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_p[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_p[4]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_p[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_p[3]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_p[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_p[2]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_p[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_p[1]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_p[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_p[0]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_p[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_n[5]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_n[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_n[4]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_n[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_n[3]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_n[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_n[2]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_n[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_n[1]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_n[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_n[0]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_n[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {profinet_rxd[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {profinet_rxd[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {profinet_txd[1]}]
set_property DRIVE 12 [get_ports {profinet_txd[1]}]
set_property SLEW SLOW [get_ports {profinet_txd[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {profinet_txd[0]}]
set_property DRIVE 12 [get_ports {profinet_txd[0]}]
set_property SLEW SLOW [get_ports {profinet_txd[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports profinet_crs_dv]
set_property IOSTANDARD LVCMOS18 [get_ports profinet_rx_er]
set_property IOSTANDARD LVCMOS18 [get_ports profinet_tx_en]
set_property DRIVE 12 [get_ports profinet_tx_en]
set_property SLEW SLOW [get_ports profinet_tx_en]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[53]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[53]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[53]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[52]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[52]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[52]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[51]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[51]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[51]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[50]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[50]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[50]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[49]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[49]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[49]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[48]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[48]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[48]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[47]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[47]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[47]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[46]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[46]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[46]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[45]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[45]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[45]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[44]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[44]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[44]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[43]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[43]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[43]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[42]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[42]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[42]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[41]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[41]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[41]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[40]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[40]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[40]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[39]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[39]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[39]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[38]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[38]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[38]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[37]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[37]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[37]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[36]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[36]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[36]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[35]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[35]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[35]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[34]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[34]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[34]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[33]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[33]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[33]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[32]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[32]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[32]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[31]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[31]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[30]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[30]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[29]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[29]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[28]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[28]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[27]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[27]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[26]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[26]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[25]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[25]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[24]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[24]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[23]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[23]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[22]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[22]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[21]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[21]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[20]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[20]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[19]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[19]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[18]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[18]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[17]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[17]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[16]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[16]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[15]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[15]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[14]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[14]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[13]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[13]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[12]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[12]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[11]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[11]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[10]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[10]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[9]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[9]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[8]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[8]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[7]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[7]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fixed_io_mio[6]}]
set_property DRIVE 8 [get_ports {fixed_io_mio[6]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fixed_io_mio[5]}]
set_property DRIVE 8 [get_ports {fixed_io_mio[5]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fixed_io_mio[4]}]
set_property DRIVE 8 [get_ports {fixed_io_mio[4]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fixed_io_mio[3]}]
set_property DRIVE 8 [get_ports {fixed_io_mio[3]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fixed_io_mio[2]}]
set_property DRIVE 8 [get_ports {fixed_io_mio[2]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fixed_io_mio[1]}]
set_property DRIVE 8 [get_ports {fixed_io_mio[1]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[1]}]
set_property PULLUP true [get_ports {fixed_io_mio[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {fixed_io_mio[0]}]
set_property DRIVE 12 [get_ports {fixed_io_mio[0]}]
set_property SLEW SLOW [get_ports {fixed_io_mio[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports fixed_io_ps_clk]
set_property DRIVE 12 [get_ports fixed_io_ps_clk]
set_property SLEW FAST [get_ports fixed_io_ps_clk]
set_property IOSTANDARD LVCMOS33 [get_ports fixed_io_ps_porb]
set_property DRIVE 12 [get_ports fixed_io_ps_porb]
set_property SLEW FAST [get_ports fixed_io_ps_porb]
set_property IOSTANDARD LVCMOS33 [get_ports fixed_io_ps_srstb]
set_property DRIVE 12 [get_ports fixed_io_ps_srstb]
set_property SLEW FAST [get_ports fixed_io_ps_srstb]
set_property IOSTANDARD LVCMOS18 [get_ports ncsi_clk_out]
set_property DRIVE 12 [get_ports ncsi_clk_out]
set_property SLEW SLOW [get_ports ncsi_clk_out]
set_property IOSTANDARD LVCMOS18 [get_ports pcie_reset_n]
