[11/28 05:40:57      0s] 
[11/28 05:40:57      0s] Cadence Innovus(TM) Implementation System.
[11/28 05:40:57      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/28 05:40:57      0s] 
[11/28 05:40:57      0s] Version:	v21.12-s106_1, built Wed Dec 8 18:19:02 PST 2021
[11/28 05:40:57      0s] Options:	-log risc_v_Pad_Frame_log.log 
[11/28 05:40:57      0s] Date:		Tue Nov 28 05:40:57 2023
[11/28 05:40:57      0s] Host:		iteso-server (x86_64 w/Linux 3.10.0-1160.95.1.el7.x86_64) (8cores*8cpus*Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz 46080KB)
[11/28 05:40:57      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[11/28 05:40:57      0s] 
[11/28 05:40:57      0s] License:
[11/28 05:40:57      0s] 		[05:40:57.302505] Configured Lic search path (20.02-s004): 50009@10.16.0.85

[11/28 05:40:57      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[11/28 05:40:57      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/28 05:41:13     16s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.12-s106_1 (64bit) 12/08/2021 18:19 (Linux 3.10.0-693.el7.x86_64)
[11/28 05:41:17     19s] @(#)CDS: NanoRoute 21.12-s106_1 NR211128-2235/21_12-UB (database version 18.20.567) {superthreading v2.17}
[11/28 05:41:17     19s] @(#)CDS: AAE 21.12-s039 (64bit) 12/08/2021 (Linux 3.10.0-693.el7.x86_64)
[11/28 05:41:17     19s] @(#)CDS: CTE 21.12-s043_1 () Dec  1 2021 10:06:22 ( )
[11/28 05:41:17     19s] @(#)CDS: SYNTECH 21.12-s014_1 () Oct 27 2021 04:39:25 ( )
[11/28 05:41:17     19s] @(#)CDS: CPE v21.12-s094
[11/28 05:41:17     19s] @(#)CDS: IQuantus/TQuantus 20.1.2-s624 (64bit) Thu Sep 2 20:12:03 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/28 05:41:17     19s] @(#)CDS: OA 22.60-p059 Mon Jun 28 12:16:29 2021
[11/28 05:41:17     19s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/28 05:41:17     19s] @(#)CDS: RCDB 11.15.0
[11/28 05:41:17     19s] @(#)CDS: STYLUS 21.11-s011_1 (12/08/2021 02:58 PST)
[11/28 05:41:17     19s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_28290_iteso-server_iteso-s018_uRRttb.

[11/28 05:41:17     19s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[11/28 05:41:19     22s] 
[11/28 05:41:19     22s] **INFO:  MMMC transition support version v31-84 
[11/28 05:41:19     22s] 
[11/28 05:41:19     22s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/28 05:41:19     22s] <CMD> suppressMessage ENCEXT-2799
[11/28 05:41:19     22s] <CMD> win
[11/28 05:41:37     25s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/28 05:41:37     25s] <CMD> set dbgDualViewAwareXTree 1
[11/28 05:41:37     25s] <CMD> set dcgHonorSignalNetNDR 1
[11/28 05:41:37     25s] <CMD> set defHierChar /
[11/28 05:41:37     25s] Set Default Input Pin Transition as 0.1 ps.
[11/28 05:41:37     25s] <CMD> set delaycal_input_transition_delay 0.1ps
[11/28 05:41:37     25s] <CMD> set distributed_client_message_echo 1
[11/28 05:41:37     25s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/28 05:41:37     25s] <CMD> set dlgflprecConfigFile /CMC/tools/cadence/INNOVUS21.12.000_lnx86/tools.lnx86/dlApp/run_flprec.cfg
[11/28 05:41:37     25s] <CMD> set edi_pe::pegWeightMultiplier2ForHLS 2.5
[11/28 05:41:37     25s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[11/28 05:41:37     25s] <CMD> set enc_enable_print_mode_command_reset_options 1
[11/28 05:41:37     25s] <CMD> set floorplan_default_site CoreSite
[11/28 05:41:37     25s] <CMD> set fpIsMaxIoHeight 0
[11/28 05:41:37     25s] <CMD> set init_gnd_net VSS
[11/28 05:41:37     25s] <CMD> set init_io_file ../Innovus_inputs/bwco_frame_GPDK045.ioc
[11/28 05:41:37     25s] <CMD> set init_lef_file {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045_Hemanth.lef}
[11/28 05:41:37     25s] <CMD> set init_mmmc_file ../Innovus_inputs/WC_BC_GPDK045_bwco_Analysis.view
[11/28 05:41:37     25s] <CMD> set init_original_verilog_files ../Logic_synthesis/Netlist/risc_v_Pad_Frame_opt.v
[11/28 05:41:37     25s] <CMD> set init_pwr_net VDD
[11/28 05:41:37     25s] <CMD> set init_verilog ../Logic_synthesis/Netlist/risc_v_Pad_Frame_opt.v
[11/28 05:41:37     25s] <CMD> get_message -id GLOBAL-100 -suppress
[11/28 05:41:37     25s] <CMD> get_message -id GLOBAL-100 -suppress
[11/28 05:41:37     25s] <CMD> set latch_time_borrow_mode max_borrow
[11/28 05:41:37     25s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[11/28 05:41:37     25s] <CMD> set pegDefaultResScaleFactor 1
[11/28 05:41:37     25s] <CMD> set pegDetailResScaleFactor 1
[11/28 05:41:37     25s] <CMD> set pegEnableDualViewForTQuantus 1
[11/28 05:41:37     25s] <CMD> get_message -id GLOBAL-100 -suppress
[11/28 05:41:37     25s] <CMD> get_message -id GLOBAL-100 -suppress
[11/28 05:41:37     25s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/28 05:41:37     25s] <CMD> set spgUnflattenIlmInCheckPlace 2
[11/28 05:41:37     25s] <CMD> get_message -id GLOBAL-100 -suppress
[11/28 05:41:37     25s] <CMD> get_message -id GLOBAL-100 -suppress
[11/28 05:41:37     25s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[11/28 05:41:37     25s] <CMD> set defStreamOutCheckUncolored false
[11/28 05:41:37     25s] <CMD> set init_verilog_tolerate_port_mismatch 0
[11/28 05:41:37     25s] <CMD> set load_netlist_ignore_undefined_cell 1
[11/28 05:41:38     25s] <CMD> init_design
[11/28 05:41:38     25s] #% Begin Load MMMC data ... (date=11/28 05:41:38, mem=658.3M)
[11/28 05:41:38     25s] #% End Load MMMC data ... (date=11/28 05:41:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=658.8M, current mem=658.8M)
[11/28 05:41:38     25s] 
[11/28 05:41:38     25s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[11/28 05:41:38     25s] 
[11/28 05:41:38     25s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[11/28 05:41:38     25s] Set DBUPerIGU to M2 pitch 400.
[11/28 05:41:39     26s] 
[11/28 05:41:39     26s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef ...
[11/28 05:41:39     26s] **WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 05:41:39     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 05:41:39     26s] Type 'man IMPLF-58' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 05:41:39     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 05:41:39     26s] Type 'man IMPLF-58' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 05:41:39     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 05:41:39     26s] Type 'man IMPLF-58' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 05:41:39     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 05:41:39     26s] Type 'man IMPLF-58' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 05:41:39     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 05:41:39     26s] Type 'man IMPLF-58' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 05:41:39     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 05:41:39     26s] Type 'man IMPLF-58' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 05:41:39     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 05:41:39     26s] Type 'man IMPLF-58' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 05:41:39     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 05:41:39     26s] Type 'man IMPLF-58' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 05:41:39     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 05:41:39     26s] Type 'man IMPLF-58' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 05:41:39     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 05:41:39     26s] Type 'man IMPLF-58' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 05:41:39     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 05:41:39     26s] Type 'man IMPLF-58' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 05:41:39     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 05:41:39     26s] Type 'man IMPLF-58' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 05:41:39     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 05:41:39     26s] Type 'man IMPLF-58' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 05:41:39     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 05:41:39     26s] Type 'man IMPLF-58' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 05:41:39     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 05:41:39     26s] Type 'man IMPLF-58' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 05:41:39     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 05:41:39     26s] Type 'man IMPLF-58' for more detail.
[11/28 05:41:39     26s] 
[11/28 05:41:39     26s] Loading LEF file /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045_Hemanth.lef ...
[11/28 05:41:39     26s] **WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[11/28 05:41:39     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 05:41:39     26s] Type 'man IMPLF-61' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-200' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-200' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-200' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-200' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-200' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-200' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-200' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-200' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-200' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-200' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-200):	Pin 'VSS25' in macro 'PADVSS25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-200' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-200):	Pin 'VDD25' in macro 'PADVDD25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-200' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-200' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-200' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDOZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-201' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-200' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDO' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-201' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-201' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDI' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-200' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-201' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-201' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-200' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-200' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-201' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-200' for more detail.
[11/28 05:41:39     26s] **WARN: (IMPLF-200):	Pin 'AY' in macro 'PADANALOG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 05:41:39     26s] Type 'man IMPLF-200' for more detail.
[11/28 05:41:39     26s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[11/28 05:41:39     26s] To increase the message display limit, refer to the product command reference manual.
[11/28 05:41:39     26s] 
[11/28 05:41:39     26s] viaInitial starts at Tue Nov 28 05:41:39 2023
viaInitial ends at Tue Nov 28 05:41:39 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[11/28 05:41:39     26s] Loading view definition file from ../Innovus_inputs/WC_BC_GPDK045_bwco_Analysis.view
[11/28 05:41:39     26s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[11/28 05:41:39     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/28 05:41:39     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/28 05:41:39     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/28 05:41:39     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/28 05:41:39     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/28 05:41:39     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/28 05:41:39     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/28 05:41:39     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/28 05:41:39     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/28 05:41:39     26s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/28 05:41:39     26s] Read 489 cells in library 'slow_vdd1v0' 
[11/28 05:41:39     26s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib' ...
[11/28 05:41:39     26s] **WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/28 05:41:39     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/28 05:41:39     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/28 05:41:39     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/28 05:41:39     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/28 05:41:39     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/28 05:41:39     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/28 05:41:39     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/28 05:41:39     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/28 05:41:39     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/28 05:41:39     26s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/28 05:41:39     26s] Read 16 cells in library 'slow_vdd1v0' 
[11/28 05:41:39     26s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/giolib045_v3.3/lib/pads_SS_s1vg.lib' ...
[11/28 05:41:40     26s] Read 8 cells in library 'giolib045' 
[11/28 05:41:40     26s] Ending "PreSetAnalysisView" (total cpu=0:00:00.8, real=0:00:01.0, peak res=719.2M, current mem=675.9M)
[11/28 05:41:40     26s] *** End library_loading (cpu=0.01min, real=0.02min, mem=11.5M, fe_cpu=0.45min, fe_real=0.72min, fe_mem=889.0M) ***
[11/28 05:41:40     26s] #% Begin Load netlist data ... (date=11/28 05:41:40, mem=675.9M)
[11/28 05:41:40     26s] *** Begin netlist parsing (mem=889.0M) ***
[11/28 05:41:40     26s] Pin 'VDD' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[11/28 05:41:40     26s] Pin 'VSS' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[11/28 05:41:40     26s] Pin 'VDD' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[11/28 05:41:40     26s] Pin 'VSS' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[11/28 05:41:40     26s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[11/28 05:41:40     26s] Type 'man IMPVL-159' for more detail.
[11/28 05:41:40     26s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[11/28 05:41:40     26s] Type 'man IMPVL-159' for more detail.
[11/28 05:41:40     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[11/28 05:41:40     26s] Type 'man IMPVL-159' for more detail.
[11/28 05:41:40     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[11/28 05:41:40     26s] Type 'man IMPVL-159' for more detail.
[11/28 05:41:40     26s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDO' is defined in LEF but not in the timing library.
[11/28 05:41:40     26s] Type 'man IMPVL-159' for more detail.
[11/28 05:41:40     26s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDO' is defined in LEF but not in the timing library.
[11/28 05:41:40     26s] Type 'man IMPVL-159' for more detail.
[11/28 05:41:40     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDO' is defined in LEF but not in the timing library.
[11/28 05:41:40     26s] Type 'man IMPVL-159' for more detail.
[11/28 05:41:40     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDO' is defined in LEF but not in the timing library.
[11/28 05:41:40     26s] Type 'man IMPVL-159' for more detail.
[11/28 05:41:40     26s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDI' is defined in LEF but not in the timing library.
[11/28 05:41:40     26s] Type 'man IMPVL-159' for more detail.
[11/28 05:41:40     26s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDI' is defined in LEF but not in the timing library.
[11/28 05:41:40     26s] Type 'man IMPVL-159' for more detail.
[11/28 05:41:40     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDI' is defined in LEF but not in the timing library.
[11/28 05:41:40     26s] Type 'man IMPVL-159' for more detail.
[11/28 05:41:40     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDI' is defined in LEF but not in the timing library.
[11/28 05:41:40     26s] Type 'man IMPVL-159' for more detail.
[11/28 05:41:40     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDB' is defined in LEF but not in the timing library.
[11/28 05:41:40     26s] Type 'man IMPVL-159' for more detail.
[11/28 05:41:40     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDB' is defined in LEF but not in the timing library.
[11/28 05:41:40     26s] Type 'man IMPVL-159' for more detail.
[11/28 05:41:40     26s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDB' is defined in LEF but not in the timing library.
[11/28 05:41:40     26s] Type 'man IMPVL-159' for more detail.
[11/28 05:41:40     26s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDB' is defined in LEF but not in the timing library.
[11/28 05:41:40     26s] Type 'man IMPVL-159' for more detail.
[11/28 05:41:40     26s] Created 513 new cells from 2 timing libraries.
[11/28 05:41:40     26s] Reading netlist ...
[11/28 05:41:40     26s] Backslashed names will retain backslash and a trailing blank character.
[11/28 05:41:40     27s] Reading verilog netlist '../Logic_synthesis/Netlist/risc_v_Pad_Frame_opt.v'
[11/28 05:41:40     27s] 
[11/28 05:41:40     27s] *** Memory Usage v#1 (Current mem = 889.988M, initial mem = 311.355M) ***
[11/28 05:41:40     27s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=890.0M) ***
[11/28 05:41:40     27s] #% End Load netlist data ... (date=11/28 05:41:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=684.9M, current mem=684.9M)
[11/28 05:41:40     27s] Top level cell is risc_v_Pad_Frame.
[11/28 05:41:40     27s] Hooked 513 DB cells to tlib cells.
[11/28 05:41:40     27s] ** Removed 4 unused lib cells.
[11/28 05:41:40     27s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=693.4M, current mem=693.4M)
[11/28 05:41:40     27s] Starting recursive module instantiation check.
[11/28 05:41:40     27s] No recursion found.
[11/28 05:41:40     27s] Building hierarchical netlist for Cell risc_v_Pad_Frame ...
[11/28 05:41:40     27s] *** Netlist is unique.
[11/28 05:41:40     27s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[11/28 05:41:40     27s] ** info: there are 601 modules.
[11/28 05:41:40     27s] ** info: there are 3712 stdCell insts.
[11/28 05:41:40     27s] ** info: there are 24 Pad insts.
[11/28 05:41:40     27s] 
[11/28 05:41:40     27s] *** Memory Usage v#1 (Current mem = 948.414M, initial mem = 311.355M) ***
[11/28 05:41:40     27s] Reading IO assignment file "../Innovus_inputs/bwco_frame_GPDK045.ioc" ...
[11/28 05:41:40     27s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[11/28 05:41:40     27s] Type 'man IMPFP-4008' for more detail.
[11/28 05:41:40     27s] Adjusting Core to Bottom to: 0.1600.
[11/28 05:41:40     27s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/28 05:41:40     27s] Type 'man IMPFP-3961' for more detail.
[11/28 05:41:40     27s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/28 05:41:40     27s] Type 'man IMPFP-3961' for more detail.
[11/28 05:41:40     27s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/28 05:41:40     27s] Type 'man IMPFP-3961' for more detail.
[11/28 05:41:40     27s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/28 05:41:40     27s] Type 'man IMPFP-3961' for more detail.
[11/28 05:41:40     27s] Start create_tracks
[11/28 05:41:40     27s] Set Default Net Delay as 1000 ps.
[11/28 05:41:40     27s] Set Default Net Load as 0.5 pF. 
[11/28 05:41:40     27s] Set Default Input Pin Transition as 0.1 ps.
[11/28 05:41:40     27s] Pre-connect netlist-defined P/G connections...
[11/28 05:41:40     27s]   Updated 4 instances.
[11/28 05:41:40     27s] Extraction setup Started 
[11/28 05:41:40     27s] 
[11/28 05:41:40     27s] Trim Metal Layers:
[11/28 05:41:40     27s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[11/28 05:41:40     27s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[11/28 05:41:40     27s] __QRC_SADV_USE_LE__ is set 0
[11/28 05:41:41     28s] Metal Layer Id 1 is Metal1 
[11/28 05:41:41     28s] Metal Layer Id 2 is Metal2 
[11/28 05:41:41     28s] Metal Layer Id 3 is Metal3 
[11/28 05:41:41     28s] Metal Layer Id 4 is Metal4 
[11/28 05:41:41     28s] Metal Layer Id 5 is Metal5 
[11/28 05:41:41     28s] Metal Layer Id 6 is Metal6 
[11/28 05:41:41     28s] Metal Layer Id 7 is Metal7 
[11/28 05:41:41     28s] Metal Layer Id 8 is Metal8 
[11/28 05:41:41     28s] Metal Layer Id 9 is Metal9 
[11/28 05:41:41     28s] Metal Layer Id 10 is Metal10 
[11/28 05:41:41     28s] Metal Layer Id 11 is Metal11 
[11/28 05:41:41     28s] Via Layer Id 33 is Cont 
[11/28 05:41:41     28s] Via Layer Id 34 is Via1 
[11/28 05:41:41     28s] Via Layer Id 35 is Via2 
[11/28 05:41:41     28s] Via Layer Id 36 is Via3 
[11/28 05:41:41     28s] Via Layer Id 37 is Via4 
[11/28 05:41:41     28s] Via Layer Id 38 is Via5 
[11/28 05:41:41     28s] Via Layer Id 39 is Via6 
[11/28 05:41:41     28s] Via Layer Id 40 is Via7 
[11/28 05:41:41     28s] Via Layer Id 41 is Via8 
[11/28 05:41:41     28s] Via Layer Id 42 is Via9 
[11/28 05:41:41     28s] Via Layer Id 43 is Via10 
[11/28 05:41:41     28s] Via Layer Id 44 is Bondpad 
[11/28 05:41:41     28s] 
[11/28 05:41:41     28s] Trim Metal Layers:
[11/28 05:41:41     28s] Generating auto layer map file.
[11/28 05:41:41     28s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[11/28 05:41:41     28s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[11/28 05:41:41     28s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[11/28 05:41:41     28s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[11/28 05:41:41     28s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[11/28 05:41:41     28s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[11/28 05:41:41     28s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[11/28 05:41:41     28s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[11/28 05:41:41     28s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[11/28 05:41:41     28s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[11/28 05:41:41     28s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[11/28 05:41:41     28s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[11/28 05:41:41     28s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[11/28 05:41:41     28s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[11/28 05:41:41     28s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[11/28 05:41:41     28s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[11/28 05:41:41     28s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[11/28 05:41:41     28s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[11/28 05:41:41     28s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[11/28 05:41:41     28s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[11/28 05:41:41     28s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[11/28 05:41:41     28s] Metal Layer Id 1 mapped to 5 
[11/28 05:41:41     28s] Via Layer Id 1 mapped to 6 
[11/28 05:41:41     28s] Metal Layer Id 2 mapped to 7 
[11/28 05:41:41     28s] Via Layer Id 2 mapped to 8 
[11/28 05:41:41     28s] Metal Layer Id 3 mapped to 9 
[11/28 05:41:41     28s] Via Layer Id 3 mapped to 10 
[11/28 05:41:41     28s] Metal Layer Id 4 mapped to 11 
[11/28 05:41:41     28s] Via Layer Id 4 mapped to 12 
[11/28 05:41:41     28s] Metal Layer Id 5 mapped to 13 
[11/28 05:41:41     28s] Via Layer Id 5 mapped to 14 
[11/28 05:41:41     28s] Metal Layer Id 6 mapped to 15 
[11/28 05:41:41     28s] Via Layer Id 6 mapped to 16 
[11/28 05:41:41     28s] Metal Layer Id 7 mapped to 17 
[11/28 05:41:41     28s] Via Layer Id 7 mapped to 18 
[11/28 05:41:41     28s] Metal Layer Id 8 mapped to 19 
[11/28 05:41:41     28s] Via Layer Id 8 mapped to 20 
[11/28 05:41:41     28s] Metal Layer Id 9 mapped to 21 
[11/28 05:41:41     28s] Via Layer Id 9 mapped to 22 
[11/28 05:41:41     28s] Metal Layer Id 10 mapped to 23 
[11/28 05:41:41     28s] Via Layer Id 10 mapped to 24 
[11/28 05:41:41     28s] Metal Layer Id 11 mapped to 25 
[11/28 05:41:41     28s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[11/28 05:41:41     28s] eee: Reading patterns meta data.
[11/28 05:41:41     28s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[11/28 05:41:41     28s] Restore PreRoute Pattern Extraction data failed.
[11/28 05:41:41     28s] Importing multi-corner technology file(s) for preRoute extraction...
[11/28 05:41:41     28s] /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[11/28 05:41:42     29s] Metal Layer Id 1 is Metal1 
[11/28 05:41:42     29s] Metal Layer Id 2 is Metal2 
[11/28 05:41:42     29s] Metal Layer Id 3 is Metal3 
[11/28 05:41:42     29s] Metal Layer Id 4 is Metal4 
[11/28 05:41:42     29s] Metal Layer Id 5 is Metal5 
[11/28 05:41:42     29s] Metal Layer Id 6 is Metal6 
[11/28 05:41:42     29s] Metal Layer Id 7 is Metal7 
[11/28 05:41:42     29s] Metal Layer Id 8 is Metal8 
[11/28 05:41:42     29s] Metal Layer Id 9 is Metal9 
[11/28 05:41:42     29s] Metal Layer Id 10 is Metal10 
[11/28 05:41:42     29s] Metal Layer Id 11 is Metal11 
[11/28 05:41:42     29s] Via Layer Id 33 is Cont 
[11/28 05:41:42     29s] Via Layer Id 34 is Via1 
[11/28 05:41:42     29s] Via Layer Id 35 is Via2 
[11/28 05:41:42     29s] Via Layer Id 36 is Via3 
[11/28 05:41:42     29s] Via Layer Id 37 is Via4 
[11/28 05:41:42     29s] Via Layer Id 38 is Via5 
[11/28 05:41:42     29s] Via Layer Id 39 is Via6 
[11/28 05:41:42     29s] Via Layer Id 40 is Via7 
[11/28 05:41:42     29s] Via Layer Id 41 is Via8 
[11/28 05:41:42     29s] Via Layer Id 42 is Via9 
[11/28 05:41:42     29s] Via Layer Id 43 is Via10 
[11/28 05:41:42     29s] Via Layer Id 44 is Bondpad 
[11/28 05:41:42     29s] 
[11/28 05:41:42     29s] Trim Metal Layers:
[11/28 05:41:42     29s] Generating auto layer map file.
[11/28 05:41:42     29s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[11/28 05:41:42     29s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[11/28 05:41:42     29s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[11/28 05:41:42     29s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[11/28 05:41:42     29s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[11/28 05:41:42     29s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[11/28 05:41:42     29s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[11/28 05:41:42     29s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[11/28 05:41:42     29s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[11/28 05:41:42     29s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[11/28 05:41:42     29s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[11/28 05:41:42     29s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[11/28 05:41:42     29s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[11/28 05:41:42     29s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[11/28 05:41:42     29s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[11/28 05:41:42     29s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[11/28 05:41:42     29s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[11/28 05:41:42     29s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[11/28 05:41:42     29s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[11/28 05:41:42     29s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[11/28 05:41:42     29s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[11/28 05:41:42     29s] Metal Layer Id 1 mapped to 5 
[11/28 05:41:42     29s] Via Layer Id 1 mapped to 6 
[11/28 05:41:42     29s] Metal Layer Id 2 mapped to 7 
[11/28 05:41:42     29s] Via Layer Id 2 mapped to 8 
[11/28 05:41:42     29s] Metal Layer Id 3 mapped to 9 
[11/28 05:41:42     29s] Via Layer Id 3 mapped to 10 
[11/28 05:41:42     29s] Metal Layer Id 4 mapped to 11 
[11/28 05:41:42     29s] Via Layer Id 4 mapped to 12 
[11/28 05:41:42     29s] Metal Layer Id 5 mapped to 13 
[11/28 05:41:42     29s] Via Layer Id 5 mapped to 14 
[11/28 05:41:42     29s] Metal Layer Id 6 mapped to 15 
[11/28 05:41:42     29s] Via Layer Id 6 mapped to 16 
[11/28 05:41:42     29s] Metal Layer Id 7 mapped to 17 
[11/28 05:41:42     29s] Via Layer Id 7 mapped to 18 
[11/28 05:41:42     29s] Metal Layer Id 8 mapped to 19 
[11/28 05:41:42     29s] Via Layer Id 8 mapped to 20 
[11/28 05:41:42     29s] Metal Layer Id 9 mapped to 21 
[11/28 05:41:42     29s] Via Layer Id 9 mapped to 22 
[11/28 05:41:42     29s] Metal Layer Id 10 mapped to 23 
[11/28 05:41:42     29s] Via Layer Id 10 mapped to 24 
[11/28 05:41:42     29s] Metal Layer Id 11 mapped to 25 
[11/28 05:41:46     33s] Completed (cpu: 0:00:05.6 real: 0:00:06.0)
[11/28 05:41:46     33s] Set Shrink Factor to 1.00000
[11/28 05:41:46     33s] Summary of Active RC-Corners : 
[11/28 05:41:46     33s]  
[11/28 05:41:46     33s]  Analysis View: AnalysisView_WC
[11/28 05:41:46     33s]     RC-Corner Name        : RC_Extraction_WC
[11/28 05:41:46     33s]     RC-Corner Index       : 0
[11/28 05:41:46     33s]     RC-Corner Temperature : 25 Celsius
[11/28 05:41:46     33s]     RC-Corner Cap Table   : ''
[11/28 05:41:46     33s]     RC-Corner PreRoute Res Factor         : 1
[11/28 05:41:46     33s]     RC-Corner PreRoute Cap Factor         : 1
[11/28 05:41:46     33s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/28 05:41:46     33s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/28 05:41:46     33s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/28 05:41:46     33s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/28 05:41:46     33s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/28 05:41:46     33s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/28 05:41:46     33s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/28 05:41:46     33s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/28 05:41:46     33s]     RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[11/28 05:41:46     33s]  
[11/28 05:41:46     33s]  Analysis View: AnalysisView_BC
[11/28 05:41:46     33s]     RC-Corner Name        : RC_Extraction_BC
[11/28 05:41:46     33s]     RC-Corner Index       : 1
[11/28 05:41:46     33s]     RC-Corner Temperature : 25 Celsius
[11/28 05:41:46     33s]     RC-Corner Cap Table   : ''
[11/28 05:41:46     33s]     RC-Corner PreRoute Res Factor         : 1
[11/28 05:41:46     33s]     RC-Corner PreRoute Cap Factor         : 1
[11/28 05:41:46     33s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/28 05:41:46     33s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/28 05:41:46     33s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/28 05:41:46     33s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/28 05:41:46     33s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/28 05:41:46     33s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/28 05:41:46     33s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/28 05:41:46     33s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/28 05:41:46     33s]     RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[11/28 05:41:46     33s] Technology file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch' associated with first view 'AnalysisView_WC' will be used as the primary corner for the multi-corner extraction.
[11/28 05:41:46     33s] 
[11/28 05:41:46     33s] Trim Metal Layers:
[11/28 05:41:46     33s] LayerId::1 widthSet size::1
[11/28 05:41:46     33s] LayerId::2 widthSet size::1
[11/28 05:41:46     33s] LayerId::3 widthSet size::1
[11/28 05:41:46     33s] LayerId::4 widthSet size::1
[11/28 05:41:46     33s] LayerId::5 widthSet size::1
[11/28 05:41:46     33s] LayerId::6 widthSet size::1
[11/28 05:41:46     33s] LayerId::7 widthSet size::1
[11/28 05:41:46     33s] LayerId::8 widthSet size::1
[11/28 05:41:46     33s] LayerId::9 widthSet size::1
[11/28 05:41:46     33s] LayerId::10 widthSet size::1
[11/28 05:41:46     33s] LayerId::11 widthSet size::1
[11/28 05:41:46     33s] Updating RC grid for preRoute extraction ...
[11/28 05:41:46     33s] eee: pegSigSF::1.070000
[11/28 05:41:46     33s] Initializing multi-corner resistance tables ...
[11/28 05:41:46     33s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:41:46     33s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:41:46     33s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:41:46     33s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:41:46     33s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:41:46     33s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:41:46     33s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:41:46     33s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:41:46     33s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:41:46     33s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:41:46     33s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:41:46     33s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:41:46     33s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; wHLS: 2.500000 ;
[11/28 05:41:46     33s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[11/28 05:41:46     33s] *Info: initialize multi-corner CTS.
[11/28 05:41:46     33s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
[11/28 05:41:47     34s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/28 05:41:47     34s] Read 489 cells in library 'fast_vdd1v2' 
[11/28 05:41:47     34s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib' ...
[11/28 05:41:47     34s] **WARN: (TECHLIB-459):	Appending library 'fast_vdd1v2' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
[11/28 05:41:47     34s] Read 16 cells in library 'fast_vdd1v2' 
[11/28 05:41:47     34s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/giolib045_v3.3/lib/pads_FF_s1vg.lib' ...
[11/28 05:41:47     34s] Read 4 cells in library 'giolib045' 
[11/28 05:41:47     34s] Ignored 4 cells in library 'giolib045' because they are not defined in the LEF file, and they are not used in the Verilog netlist.
[11/28 05:41:47     34s] Ending "SetAnalysisView" (total cpu=0:00:01.0, real=0:00:01.0, peak res=950.9M, current mem=776.9M)
[11/28 05:41:47     34s] Reading timing constraints file '../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_slow.sdc' ...
[11/28 05:41:47     34s] Current (total cpu=0:00:34.6, real=0:00:50.0, peak res=1023.9M, current mem=1023.9M)
[11/28 05:41:47     34s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_slow.sdc, Line 9).
[11/28 05:41:47     34s] 
[11/28 05:41:47     34s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_slow.sdc, Line 10).
[11/28 05:41:47     34s] 
[11/28 05:41:47     34s] INFO (CTE): Reading of timing constraints file ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_slow.sdc completed, with 2 WARNING
[11/28 05:41:47     34s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1041.2M, current mem=1041.2M)
[11/28 05:41:47     34s] Current (total cpu=0:00:34.7, real=0:00:50.0, peak res=1041.2M, current mem=1041.2M)
[11/28 05:41:47     34s] Reading timing constraints file '../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_fast.sdc' ...
[11/28 05:41:48     34s] Current (total cpu=0:00:34.8, real=0:00:51.0, peak res=1041.2M, current mem=1041.2M)
[11/28 05:41:48     34s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_fast.sdc, Line 9).
[11/28 05:41:48     34s] 
[11/28 05:41:48     34s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_fast.sdc, Line 10).
[11/28 05:41:48     34s] 
[11/28 05:41:48     34s] INFO (CTE): Reading of timing constraints file ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_fast.sdc completed, with 2 WARNING
[11/28 05:41:48     34s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1041.5M, current mem=1041.5M)
[11/28 05:41:48     34s] Current (total cpu=0:00:34.8, real=0:00:51.0, peak res=1041.5M, current mem=1041.5M)
[11/28 05:41:48     34s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/28 05:41:48     34s] 
[11/28 05:41:48     34s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/28 05:41:48     34s] Summary for sequential cells identification: 
[11/28 05:41:48     34s]   Identified SBFF number: 104
[11/28 05:41:48     34s]   Identified MBFF number: 16
[11/28 05:41:48     34s]   Identified SB Latch number: 0
[11/28 05:41:48     34s]   Identified MB Latch number: 0
[11/28 05:41:48     34s]   Not identified SBFF number: 16
[11/28 05:41:48     34s]   Not identified MBFF number: 0
[11/28 05:41:48     34s]   Not identified SB Latch number: 0
[11/28 05:41:48     34s]   Not identified MB Latch number: 0
[11/28 05:41:48     34s]   Number of sequential cells which are not FFs: 32
[11/28 05:41:48     34s] Total number of combinational cells: 327
[11/28 05:41:48     34s] Total number of sequential cells: 168
[11/28 05:41:48     34s] Total number of tristate cells: 10
[11/28 05:41:48     34s] Total number of level shifter cells: 0
[11/28 05:41:48     34s] Total number of power gating cells: 0
[11/28 05:41:48     34s] Total number of isolation cells: 0
[11/28 05:41:48     34s] Total number of power switch cells: 0
[11/28 05:41:48     34s] Total number of pulse generator cells: 0
[11/28 05:41:48     34s] Total number of always on buffers: 0
[11/28 05:41:48     34s] Total number of retention cells: 0
[11/28 05:41:48     34s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[11/28 05:41:48     34s] Total number of usable buffers: 16
[11/28 05:41:48     34s] List of unusable buffers:
[11/28 05:41:48     34s] Total number of unusable buffers: 0
[11/28 05:41:48     34s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[11/28 05:41:48     34s] Total number of usable inverters: 19
[11/28 05:41:48     34s] List of unusable inverters:
[11/28 05:41:48     34s] Total number of unusable inverters: 0
[11/28 05:41:48     34s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[11/28 05:41:48     34s] Total number of identified usable delay cells: 8
[11/28 05:41:48     34s] List of identified unusable delay cells:
[11/28 05:41:48     34s] Total number of identified unusable delay cells: 0
[11/28 05:41:48     34s] 
[11/28 05:41:48     34s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/28 05:41:48     34s] 
[11/28 05:41:48     34s] TimeStamp Deleting Cell Server Begin ...
[11/28 05:41:48     34s] 
[11/28 05:41:48     34s] TimeStamp Deleting Cell Server End ...
[11/28 05:41:48     34s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1062.3M, current mem=1062.3M)
[11/28 05:41:48     34s] 
[11/28 05:41:48     34s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 05:41:48     34s] Summary for sequential cells identification: 
[11/28 05:41:48     34s]   Identified SBFF number: 104
[11/28 05:41:48     34s]   Identified MBFF number: 16
[11/28 05:41:48     34s]   Identified SB Latch number: 0
[11/28 05:41:48     34s]   Identified MB Latch number: 0
[11/28 05:41:48     34s]   Not identified SBFF number: 16
[11/28 05:41:48     34s]   Not identified MBFF number: 0
[11/28 05:41:48     34s]   Not identified SB Latch number: 0
[11/28 05:41:48     34s]   Not identified MB Latch number: 0
[11/28 05:41:48     34s]   Number of sequential cells which are not FFs: 32
[11/28 05:41:48     34s]  Visiting view : AnalysisView_WC
[11/28 05:41:48     34s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:41:48     34s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:41:48     34s]  Visiting view : AnalysisView_BC
[11/28 05:41:48     34s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/28 05:41:48     34s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:41:48     34s]  Visiting view : AnalysisView_WC
[11/28 05:41:48     34s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:41:48     34s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:41:48     34s]  Visiting view : AnalysisView_BC
[11/28 05:41:48     34s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/28 05:41:48     34s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:41:48     34s] TLC MultiMap info (StdDelay):
[11/28 05:41:48     34s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[11/28 05:41:48     34s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/28 05:41:48     34s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/28 05:41:48     34s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[11/28 05:41:48     34s]  Setting StdDelay to: 38ps
[11/28 05:41:48     34s] 
[11/28 05:41:48     34s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 05:41:48     34s] **WARN: (IMPSYC-2):	Timing information is not defined for cell padIORINGCORNER; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/28 05:41:48     34s] Type 'man IMPSYC-2' for more detail.
[11/28 05:41:48     34s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSSIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/28 05:41:48     34s] Type 'man IMPSYC-2' for more detail.
[11/28 05:41:48     34s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSS; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/28 05:41:48     34s] Type 'man IMPSYC-2' for more detail.
[11/28 05:41:48     34s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDDIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/28 05:41:48     34s] Type 'man IMPSYC-2' for more detail.
[11/28 05:41:48     34s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/28 05:41:48     34s] Type 'man IMPSYC-2' for more detail.
[11/28 05:41:48     35s] 
[11/28 05:41:48     35s] *** Summary of all messages that are not suppressed in this session:
[11/28 05:41:48     35s] Severity  ID               Count  Summary                                  
[11/28 05:41:48     35s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[11/28 05:41:48     35s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/28 05:41:48     35s] WARNING   IMPLF-200           25  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/28 05:41:48     35s] WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/28 05:41:48     35s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[11/28 05:41:48     35s] WARNING   IMPFP-4008           1  The ring number '%d' is specified at sid...
[11/28 05:41:48     35s] WARNING   IMPSYC-2             5  Timing information is not defined for ce...
[11/28 05:41:48     35s] WARNING   IMPVL-159           16  Pin '%s' of cell '%s' is defined in LEF ...
[11/28 05:41:48     35s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[11/28 05:41:48     35s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[11/28 05:41:48     35s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[11/28 05:41:48     35s] *** Message Summary: 120 warning(s), 0 error(s)
[11/28 05:41:48     35s] 
[11/28 05:42:11     38s] <CMD> setDesignMode -process 45
[11/28 05:42:11     38s] ##  Process: 45            (User Set)               
[11/28 05:42:11     38s] ##     Node: (not set)                           
[11/28 05:42:11     38s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/28 05:42:11     38s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[11/28 05:42:11     38s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/28 05:42:11     38s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[11/28 05:42:11     38s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[11/28 05:42:11     38s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[11/28 05:42:11     38s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 800.0 800.0 250.0 250.0 550.0 550.0 290.0 290 510 509.41
[11/28 05:42:11     38s] **WARN: (IMPFP-4031):	Adjusting 'coreBox'(according to PlacementGrid) from {(290.0000000000 , 290.0000000000) (510.0000000000 , 509.4100000000)} to {(290.0000000000 , 289.9400000000) (510.0000000000 , 509.3900000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/28 05:42:11     38s] **WARN: (IMPFP-4031):	Adjusting 'DieBox'(according to PlacementGrid) from {(0.0000000000 , 0.0000000000) (800.0000000000 , 800.0000000000)} to {(0.0000000000 , 0.0000000000) (800.0000000000 , 800.0900000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/28 05:42:11     38s] **WARN: (IMPFP-4031):	Adjusting 'ioBox'(according to PlacementGrid) from {(250.0000000000 , 250.0000000000) (550.0000000000 , 550.0000000000)} to {(250.0000000000 , 250.0400000000) (550.0000000000 , 550.0500000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/28 05:42:11     38s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/28 05:42:11     38s] Type 'man IMPFP-3961' for more detail.
[11/28 05:42:11     38s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/28 05:42:11     38s] Type 'man IMPFP-3961' for more detail.
[11/28 05:42:11     38s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/28 05:42:11     38s] Type 'man IMPFP-3961' for more detail.
[11/28 05:42:11     38s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/28 05:42:11     38s] Type 'man IMPFP-3961' for more detail.
[11/28 05:42:11     38s] Start create_tracks
[11/28 05:42:11     38s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/28 05:42:11     38s] <CMD> clearGlobalNets
[11/28 05:42:11     38s] Pre-connect netlist-defined P/G connections...
[11/28 05:42:11     38s]   Updated 4 instances.
[11/28 05:42:11     38s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
[11/28 05:42:11     38s] 3736 new pwr-pin connections were made to global net 'VDD'.
[11/28 05:42:11     38s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
[11/28 05:42:11     38s] 3736 new gnd-pin connections were made to global net 'VSS'.
[11/28 05:42:11     38s] <CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
[11/28 05:42:11     38s] <CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
[11/28 05:42:11     38s] <CMD> set sprCreateIeRingOffset 1.0
[11/28 05:42:11     38s] <CMD> set sprCreateIeRingThreshold 1.0
[11/28 05:42:11     38s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/28 05:42:11     38s] <CMD> set sprCreateIeRingLayers {}
[11/28 05:42:11     38s] <CMD> set sprCreateIeRingOffset 1.0
[11/28 05:42:11     38s] <CMD> set sprCreateIeRingThreshold 1.0
[11/28 05:42:11     38s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/28 05:42:11     38s] <CMD> set sprCreateIeRingLayers {}
[11/28 05:42:11     38s] <CMD> set sprCreateIeStripeWidth 10.0
[11/28 05:42:11     38s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/28 05:42:11     38s] <CMD> set sprCreateIeStripeWidth 10.0
[11/28 05:42:11     38s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/28 05:42:11     38s] <CMD> set sprCreateIeRingOffset 1.0
[11/28 05:42:11     38s] <CMD> set sprCreateIeRingThreshold 1.0
[11/28 05:42:11     38s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/28 05:42:11     38s] <CMD> set sprCreateIeRingLayers {}
[11/28 05:42:11     38s] <CMD> set sprCreateIeStripeWidth 10.0
[11/28 05:42:11     38s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/28 05:42:11     38s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/28 05:42:11     38s] The ring targets are set to core/block ring wires.
[11/28 05:42:11     38s] addRing command will consider rows while creating rings.
[11/28 05:42:11     38s] addRing command will disallow rings to go over rows.
[11/28 05:42:11     38s] addRing command will ignore shorts while creating rings.
[11/28 05:42:11     38s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/28 05:42:11     38s] #% Begin addRing (date=11/28 05:42:11, mem=1091.4M)
[11/28 05:42:11     38s] 
[11/28 05:42:11     38s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1359.4M)
[11/28 05:42:11     38s] Ring generation is complete.
[11/28 05:42:11     38s] vias are now being generated.
[11/28 05:42:11     38s] addRing created 8 wires.
[11/28 05:42:11     38s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/28 05:42:11     38s] +--------+----------------+----------------+
[11/28 05:42:11     38s] |  Layer |     Created    |     Deleted    |
[11/28 05:42:11     38s] +--------+----------------+----------------+
[11/28 05:42:11     38s] | Metal1 |        4       |       NA       |
[11/28 05:42:11     38s] |  Via1  |        8       |        0       |
[11/28 05:42:11     38s] | Metal2 |        4       |       NA       |
[11/28 05:42:11     38s] +--------+----------------+----------------+
[11/28 05:42:11     38s] #% End addRing (date=11/28 05:42:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1093.4M, current mem=1093.4M)
[11/28 05:42:11     38s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[11/28 05:42:11     38s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal3(3) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[11/28 05:42:11     38s] #% Begin sroute (date=11/28 05:42:11, mem=1093.4M)
[11/28 05:42:11     38s] *** Begin SPECIAL ROUTE on Tue Nov 28 05:42:11 2023 ***
[11/28 05:42:11     38s] SPECIAL ROUTE ran on directory: /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis
[11/28 05:42:11     38s] SPECIAL ROUTE ran on machine: iteso-server (Linux 3.10.0-1160.95.1.el7.x86_64 Xeon 2.30Ghz)
[11/28 05:42:11     38s] 
[11/28 05:42:11     38s] Begin option processing ...
[11/28 05:42:11     38s] srouteConnectPowerBump set to false
[11/28 05:42:11     38s] routeSelectNet set to "VDD VSS"
[11/28 05:42:11     38s] routeSpecial set to true
[11/28 05:42:11     38s] srouteBlockPin set to "useLef"
[11/28 05:42:11     38s] srouteBottomLayerLimit set to 1
[11/28 05:42:11     38s] srouteBottomTargetLayerLimit set to 1
[11/28 05:42:11     38s] srouteConnectConverterPin set to false
[11/28 05:42:11     38s] srouteCrossoverViaBottomLayer set to 1
[11/28 05:42:11     38s] srouteCrossoverViaTopLayer set to 11
[11/28 05:42:11     38s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/28 05:42:11     38s] srouteFollowCorePinEnd set to 3
[11/28 05:42:11     38s] srouteJogControl set to "preferWithChanges differentLayer"
[11/28 05:42:11     38s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[11/28 05:42:11     38s] sroutePadPinAllPorts set to true
[11/28 05:42:11     38s] sroutePreserveExistingRoutes set to true
[11/28 05:42:11     38s] srouteRoutePowerBarPortOnBothDir set to true
[11/28 05:42:11     38s] srouteStopBlockPin set to "nearestTarget"
[11/28 05:42:11     38s] srouteTopLayerLimit set to 3
[11/28 05:42:11     38s] srouteTopTargetLayerLimit set to 11
[11/28 05:42:11     38s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2719.00 megs.
[11/28 05:42:11     38s] 
[11/28 05:42:11     38s] Reading DB technology information...
[11/28 05:42:12     39s] Finished reading DB technology information.
[11/28 05:42:12     39s] Reading floorplan and netlist information...
[11/28 05:42:12     39s] Finished reading floorplan and netlist information.
[11/28 05:42:12     39s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[11/28 05:42:12     39s] Read in 24 layers, 11 routing layers, 1 overlap layer
[11/28 05:42:12     39s] Read in 2 nondefault rules, 0 used
[11/28 05:42:12     39s] Read in 590 macros, 50 used
[11/28 05:42:12     39s] Read in 67 components
[11/28 05:42:12     39s]   43 core components: 43 unplaced, 0 placed, 0 fixed
[11/28 05:42:12     39s]   20 pad components: 0 unplaced, 0 placed, 20 fixed
[11/28 05:42:12     39s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[11/28 05:42:12     39s] Read in 4 logical pins
[11/28 05:42:12     39s] Read in 4 nets
[11/28 05:42:12     39s] Read in 2 special nets, 2 routed
[11/28 05:42:12     39s] Read in 134 terminals
[11/28 05:42:12     39s] 2 nets selected.
[11/28 05:42:12     39s] 
[11/28 05:42:12     39s] Begin power routing ...
[11/28 05:42:12     39s] #create default rule from bind_ndr_rule rule=0x7f8631972c10 0x7f8634c50568
[11/28 05:42:12     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:42:12     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:42:12     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:42:12     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:42:12     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:42:12     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:42:12     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:42:12     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:42:12     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:42:12     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:42:12     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:42:12     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:42:12     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:42:12     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:42:12     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:42:12     39s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:42:12     39s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/28 05:42:12     39s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 3.
[11/28 05:42:12     39s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/28 05:42:12     39s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/28 05:42:12     39s] CPU time for VDD FollowPin 0 seconds
[11/28 05:42:12     39s] CPU time for VSS FollowPin 0 seconds
[11/28 05:42:12     39s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VDD. Use 'CLASS CORE' pad pins of net VDD to create pad ring.
[11/28 05:42:12     39s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VSS. Use 'CLASS CORE' pad pins of net VSS to create pad ring.
[11/28 05:42:12     39s]   Number of IO ports routed: 2
[11/28 05:42:12     39s]   Number of Block ports routed: 0
[11/28 05:42:12     39s]   Number of Stripe ports routed: 0
[11/28 05:42:12     39s]   Number of Core ports routed: 258
[11/28 05:42:12     39s]   Number of Pad ports routed: 0
[11/28 05:42:12     39s]   Number of Power Bump ports routed: 0
[11/28 05:42:12     39s]   Number of Pad Ring connections: 16
[11/28 05:42:12     39s]   Number of Followpin connections: 129
[11/28 05:42:12     39s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2742.00 megs.
[11/28 05:42:12     39s] 
[11/28 05:42:12     39s] 
[11/28 05:42:12     39s] 
[11/28 05:42:12     39s]  Begin updating DB with routing results ...
[11/28 05:42:12     39s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/28 05:42:12     39s] Pin and blockage extraction finished
[11/28 05:42:12     39s] 
[11/28 05:42:12     39s] sroute created 405 wires.
[11/28 05:42:12     39s] ViaGen created 260 vias, deleted 0 via to avoid violation.
[11/28 05:42:12     39s] +--------+----------------+----------------+
[11/28 05:42:12     39s] |  Layer |     Created    |     Deleted    |
[11/28 05:42:12     39s] +--------+----------------+----------------+
[11/28 05:42:12     39s] | Metal1 |       387      |       NA       |
[11/28 05:42:12     39s] |  Via1  |       259      |        0       |
[11/28 05:42:12     39s] | Metal2 |        1       |       NA       |
[11/28 05:42:12     39s] |  Via2  |        1       |        0       |
[11/28 05:42:12     39s] | Metal3 |        3       |       NA       |
[11/28 05:42:12     39s] | Metal4 |       14       |       NA       |
[11/28 05:42:12     39s] +--------+----------------+----------------+
[11/28 05:42:12     39s] #% End sroute (date=11/28 05:42:12, total cpu=0:00:00.6, real=0:00:01.0, peak res=1126.7M, current mem=1113.5M)
[11/28 05:42:12     39s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/28 05:42:12     39s] addStripe will allow jog to connect padcore ring and block ring.
[11/28 05:42:12     39s] 
[11/28 05:42:12     39s] Stripes will stop at the boundary of the specified area.
[11/28 05:42:12     39s] When breaking rings, the power planner will consider the existence of blocks.
[11/28 05:42:12     39s] Stripes will not extend to closest target.
[11/28 05:42:12     39s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/28 05:42:12     39s] Stripes will not be created over regions without power planning wires.
[11/28 05:42:12     39s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/28 05:42:12     39s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/28 05:42:12     39s] Offset for stripe breaking is set to 0.
[11/28 05:42:12     39s] <CMD> addStripe -nets {VDD VSS} -layer Metal2 -direction vertical -width 0.3 -spacing 0.16 -number_of_sets 6 -start_from left -start_offset 15 -stop_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/28 05:42:12     39s] #% Begin addStripe (date=11/28 05:42:12, mem=1113.5M)
[11/28 05:42:12     39s] 
[11/28 05:42:12     39s] Initialize fgc environment(mem: 1382.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1382.7M)
[11/28 05:42:12     39s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1382.7M)
[11/28 05:42:12     39s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1382.7M)
[11/28 05:42:12     39s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1382.7M)
[11/28 05:42:12     39s] **WARN: (IMPPP-193):	The currently specified  spacing 0.160000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.055000. If violation happens, increase the spacing to around 0.284521. The recommended spacing is the square root of min enclosure area.
[11/28 05:42:12     39s] Starting stripe generation ...
[11/28 05:42:12     39s] Non-Default Mode Option Settings :
[11/28 05:42:12     39s]   NONE
[11/28 05:42:12     39s] Stripe generation is complete.
[11/28 05:42:12     39s] vias are now being generated.
[11/28 05:42:12     39s] addStripe created 12 wires.
[11/28 05:42:12     39s] ViaGen created 798 vias, deleted 0 via to avoid violation.
[11/28 05:42:12     39s] +--------+----------------+----------------+
[11/28 05:42:12     39s] |  Layer |     Created    |     Deleted    |
[11/28 05:42:12     39s] +--------+----------------+----------------+
[11/28 05:42:12     39s] |  Via1  |       798      |        0       |
[11/28 05:42:12     39s] | Metal2 |       12       |       NA       |
[11/28 05:42:12     39s] +--------+----------------+----------------+
[11/28 05:42:12     39s] #% End addStripe (date=11/28 05:42:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=1114.6M, current mem=1114.6M)
[11/28 05:42:33     42s] Starting to do Design Placement...
[11/28 05:42:33     42s] <CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 1 -checkRoute 1 -honorSoftBlockage true -swapEEQ 0
[11/28 05:42:33     42s] <CMD> setPlaceMode -fp false
[11/28 05:42:33     42s] <CMD> place_design
[11/28 05:42:33     42s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 18, number of sequential = 3519, percentage of missing scan cell = 0.00% (0 / 3519)
[11/28 05:42:33     42s] #Start colorize_geometry on Tue Nov 28 05:42:33 2023
[11/28 05:42:33     42s] #
[11/28 05:42:33     42s] ### Time Record (colorize_geometry) is installed.
[11/28 05:42:33     42s] ### Time Record (Pre Callback) is installed.
[11/28 05:42:33     42s] ### Time Record (Pre Callback) is uninstalled.
[11/28 05:42:33     42s] ### Time Record (DB Import) is installed.
[11/28 05:42:33     42s] ### info: trigger incremental cell import ( 600 new cells ).
[11/28 05:42:33     42s] ### info: trigger incremental reloading library data ( #cell = 600 ).
[11/28 05:42:33     43s] #WARNING (NRDB-166) Boundary for CELL_VIEW risc_v_Pad_Frame,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[11/28 05:42:33     43s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1282364807 placement=2016805268 pin_access=1 inst_pattern=1
[11/28 05:42:33     43s] ### Time Record (DB Import) is uninstalled.
[11/28 05:42:33     43s] ### Time Record (DB Export) is installed.
[11/28 05:42:33     43s] Extracting standard cell pins and blockage ...... 
[11/28 05:42:33     43s] Pin and blockage extraction finished
[11/28 05:42:33     43s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1282364807 placement=2016805268 pin_access=1 inst_pattern=1
[11/28 05:42:33     43s] ### Time Record (DB Export) is uninstalled.
[11/28 05:42:33     43s] ### Time Record (Post Callback) is installed.
[11/28 05:42:33     43s] ### Time Record (Post Callback) is uninstalled.
[11/28 05:42:33     43s] #
[11/28 05:42:33     43s] #colorize_geometry statistics:
[11/28 05:42:33     43s] #Cpu time = 00:00:00
[11/28 05:42:33     43s] #Elapsed time = 00:00:00
[11/28 05:42:33     43s] #Increased memory = 25.20 (MB)
[11/28 05:42:33     43s] #Total memory = 1145.13 (MB)
[11/28 05:42:33     43s] #Peak memory = 1147.98 (MB)
[11/28 05:42:33     43s] #Number of warnings = 1
[11/28 05:42:33     43s] #Total number of warnings = 17
[11/28 05:42:33     43s] #Number of fails = 0
[11/28 05:42:33     43s] #Total number of fails = 0
[11/28 05:42:33     43s] #Complete colorize_geometry on Tue Nov 28 05:42:33 2023
[11/28 05:42:33     43s] #
[11/28 05:42:33     43s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/28 05:42:33     43s] ### Time Record (colorize_geometry) is uninstalled.
[11/28 05:42:33     43s] ### 
[11/28 05:42:33     43s] ###   Scalability Statistics
[11/28 05:42:33     43s] ### 
[11/28 05:42:33     43s] ### ------------------------+----------------+----------------+----------------+
[11/28 05:42:33     43s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/28 05:42:33     43s] ### ------------------------+----------------+----------------+----------------+
[11/28 05:42:33     43s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/28 05:42:33     43s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/28 05:42:33     43s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/28 05:42:33     43s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/28 05:42:33     43s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/28 05:42:33     43s] ### ------------------------+----------------+----------------+----------------+
[11/28 05:42:33     43s] ### 
[11/28 05:42:33     43s] *** Starting placeDesign default flow ***
[11/28 05:42:33     43s] ### Creating LA Mngr. totSessionCpu=0:00:43.3 mem=1420.6M
[11/28 05:42:33     43s] ### Creating LA Mngr, finished. totSessionCpu=0:00:43.3 mem=1420.6M
[11/28 05:42:33     43s] *** Start deleteBufferTree ***
[11/28 05:42:33     43s] Info: Detect buffers to remove automatically.
[11/28 05:42:33     43s] Analyzing netlist ...
[11/28 05:42:34     43s] Updating netlist
[11/28 05:42:34     43s] 
[11/28 05:42:34     43s] *summary: 5 instances (buffers/inverters) removed
[11/28 05:42:34     43s] *** Finish deleteBufferTree (0:00:00.3) ***
[11/28 05:42:34     43s] 
[11/28 05:42:34     43s] TimeStamp Deleting Cell Server Begin ...
[11/28 05:42:34     43s] 
[11/28 05:42:34     43s] TimeStamp Deleting Cell Server End ...
[11/28 05:42:34     43s] **INFO: Enable pre-place timing setting for timing analysis
[11/28 05:42:34     43s] Set Using Default Delay Limit as 101.
[11/28 05:42:34     43s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/28 05:42:34     43s] Set Default Net Delay as 0 ps.
[11/28 05:42:34     43s] Set Default Net Load as 0 pF. 
[11/28 05:42:34     43s] **INFO: Analyzing IO path groups for slack adjustment
[11/28 05:42:34     43s] Effort level <high> specified for reg2reg_tmp.28290 path_group
[11/28 05:42:34     43s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/28 05:42:34     44s] AAE DB initialization (MEM=1449.25 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/28 05:42:34     44s] #################################################################################
[11/28 05:42:34     44s] # Design Stage: PreRoute
[11/28 05:42:34     44s] # Design Name: risc_v_Pad_Frame
[11/28 05:42:34     44s] # Design Mode: 45nm
[11/28 05:42:34     44s] # Analysis Mode: MMMC Non-OCV 
[11/28 05:42:34     44s] # Parasitics Mode: No SPEF/RCDB 
[11/28 05:42:34     44s] # Signoff Settings: SI Off 
[11/28 05:42:34     44s] #################################################################################
[11/28 05:42:34     44s] Calculate delays in Single mode...
[11/28 05:42:34     44s] Calculate delays in Single mode...
[11/28 05:42:34     44s] Topological Sorting (REAL = 0:00:00.0, MEM = 1449.2M, InitMEM = 1449.2M)
[11/28 05:42:34     44s] Start delay calculation (fullDC) (1 T). (MEM=1449.25)
[11/28 05:42:35     44s] siFlow : Timing analysis mode is single, using late cdB files
[11/28 05:42:35     44s] Start AAE Lib Loading. (MEM=1460.86)
[11/28 05:42:35     44s] End AAE Lib Loading. (MEM=1479.93 CPU=0:00:00.0 Real=0:00:00.0)
[11/28 05:42:35     44s] End AAE Lib Interpolated Model. (MEM=1479.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:42:35     45s] Total number of fetched objects 4060
[11/28 05:42:36     45s] Total number of fetched objects 4060
[11/28 05:42:36     45s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 05:42:36     45s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 05:42:36     45s] End delay calculation. (MEM=1585.86 CPU=0:00:01.0 REAL=0:00:01.0)
[11/28 05:42:36     45s] End delay calculation (fullDC). (MEM=1549.24 CPU=0:00:01.3 REAL=0:00:02.0)
[11/28 05:42:36     45s] *** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 1549.2M) ***
[11/28 05:42:36     46s] **INFO: Disable pre-place timing setting for timing analysis
[11/28 05:42:36     46s] Set Using Default Delay Limit as 1000.
[11/28 05:42:36     46s] Set Default Net Delay as 1000 ps.
[11/28 05:42:36     46s] Set Default Net Load as 0.5 pF. 
[11/28 05:42:36     46s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/28 05:42:36     46s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1539.6M, EPOCH TIME: 1701150156.492988
[11/28 05:42:36     46s] Deleted 0 physical inst  (cell - / prefix -).
[11/28 05:42:36     46s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1539.6M, EPOCH TIME: 1701150156.493382
[11/28 05:42:36     46s] INFO: #ExclusiveGroups=0
[11/28 05:42:36     46s] INFO: There are no Exclusive Groups.
[11/28 05:42:36     46s] *** Starting "NanoPlace(TM) placement v#8 (mem=1539.6M)" ...
[11/28 05:42:36     46s] Wait...
[11/28 05:42:37     47s] *** Build Buffered Sizing Timing Model
[11/28 05:42:37     47s] (cpu=0:00:01.4 mem=1547.6M) ***
[11/28 05:42:38     47s] *** Build Virtual Sizing Timing Model
[11/28 05:42:38     47s] (cpu=0:00:01.6 mem=1547.6M) ***
[11/28 05:42:38     47s] No user-set net weight.
[11/28 05:42:38     47s] Net fanout histogram:
[11/28 05:42:38     47s] 2		: 308 (64.3%) nets
[11/28 05:42:38     47s] 3		: 91 (19.0%) nets
[11/28 05:42:38     47s] 4     -	14	: 76 (15.9%) nets
[11/28 05:42:38     47s] 15    -	39	: 2 (0.4%) nets
[11/28 05:42:38     47s] 40    -	79	: 0 (0.0%) nets
[11/28 05:42:38     47s] 80    -	159	: 0 (0.0%) nets
[11/28 05:42:38     47s] 160   -	319	: 1 (0.2%) nets
[11/28 05:42:38     47s] 320   -	639	: 0 (0.0%) nets
[11/28 05:42:38     47s] 640   -	1279	: 0 (0.0%) nets
[11/28 05:42:38     47s] 1280  -	2559	: 0 (0.0%) nets
[11/28 05:42:38     47s] 2560  -	5119	: 1 (0.2%) nets
[11/28 05:42:38     47s] 5120+		: 0 (0.0%) nets
[11/28 05:42:38     47s] no activity file in design. spp won't run.
[11/28 05:42:38     47s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[11/28 05:42:38     47s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[11/28 05:42:38     47s] Define the scan chains before using this option.
[11/28 05:42:38     47s] Type 'man IMPSP-9042' for more detail.
[11/28 05:42:38     47s] z: 2, totalTracks: 1
[11/28 05:42:38     47s] z: 4, totalTracks: 1
[11/28 05:42:38     47s] z: 6, totalTracks: 1
[11/28 05:42:38     47s] z: 8, totalTracks: 1
[11/28 05:42:38     47s] #spOpts: N=45 hrOri=1 hrSnap=1 
[11/28 05:42:38     47s] All LLGs are deleted
[11/28 05:42:38     47s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1547.6M, EPOCH TIME: 1701150158.227252
[11/28 05:42:38     47s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1547.6M, EPOCH TIME: 1701150158.227890
[11/28 05:42:38     47s] # Building risc_v_Pad_Frame llgBox search-tree.
[11/28 05:42:38     47s] #std cell=3707 (0 fixed + 3707 movable) #buf cell=0 #inv cell=7 #block=0 (0 floating + 0 preplaced)
[11/28 05:42:38     47s] #ioInst=24 #net=479 #term=5120 #term/net=10.69, #fixedIo=24, #floatIo=0, #fixedPin=4, #floatPin=0
[11/28 05:42:38     47s] stdCell: 3707 single + 0 double + 0 multi
[11/28 05:42:38     47s] Total standard cell length = 12.1096 (mm), area = 0.0207 (mm^2)
[11/28 05:42:38     47s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1547.6M, EPOCH TIME: 1701150158.229881
[11/28 05:42:38     47s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1547.6M, EPOCH TIME: 1701150158.231472
[11/28 05:42:38     47s] Core basic site is CoreSite
[11/28 05:42:38     47s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1547.6M, EPOCH TIME: 1701150158.259564
[11/28 05:42:38     47s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1547.6M, EPOCH TIME: 1701150158.260106
[11/28 05:42:38     47s] Use non-trimmed site array because memory saving is not enough.
[11/28 05:42:38     47s] SiteArray: non-trimmed site array dimensions = 128 x 1100
[11/28 05:42:38     47s] SiteArray: use 655,360 bytes
[11/28 05:42:38     47s] SiteArray: current memory after site array memory allocation 1548.3M
[11/28 05:42:38     47s] SiteArray: FP blocked sites are writable
[11/28 05:42:38     47s] Estimated cell power/ground rail width = 0.160 um
[11/28 05:42:38     47s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 05:42:38     47s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1548.3M, EPOCH TIME: 1701150158.264689
[11/28 05:42:38     47s] Process 1173 wires and vias for routing blockage and capacity analysis
[11/28 05:42:38     47s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1548.3M, EPOCH TIME: 1701150158.266466
[11/28 05:42:38     47s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:1548.3M, EPOCH TIME: 1701150158.268599
[11/28 05:42:38     47s] 
[11/28 05:42:38     47s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:42:38     47s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.041, MEM:1548.3M, EPOCH TIME: 1701150158.270391
[11/28 05:42:38     47s] 
[11/28 05:42:38     47s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:42:38     47s] Average module density = 0.430.
[11/28 05:42:38     47s] Density for the design = 0.430.
[11/28 05:42:38     47s]        = stdcell_area 60548 sites (20707 um^2) / alloc_area 140800 sites (48154 um^2).
[11/28 05:42:38     47s] Pin Density = 0.03636.
[11/28 05:42:38     47s]             = total # of pins 5120 / total area 140800.
[11/28 05:42:38     47s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1548.3M, EPOCH TIME: 1701150158.273314
[11/28 05:42:38     47s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.001, MEM:1548.3M, EPOCH TIME: 1701150158.274658
[11/28 05:42:38     47s] OPERPROF: Starting pre-place ADS at level 1, MEM:1548.3M, EPOCH TIME: 1701150158.275190
[11/28 05:42:38     47s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1548.3M, EPOCH TIME: 1701150158.278877
[11/28 05:42:38     47s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1548.3M, EPOCH TIME: 1701150158.279016
[11/28 05:42:38     47s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1548.3M, EPOCH TIME: 1701150158.279143
[11/28 05:42:38     47s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1548.3M, EPOCH TIME: 1701150158.279270
[11/28 05:42:38     47s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1548.3M, EPOCH TIME: 1701150158.279370
[11/28 05:42:38     47s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1548.3M, EPOCH TIME: 1701150158.279795
[11/28 05:42:38     47s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1548.3M, EPOCH TIME: 1701150158.279899
[11/28 05:42:38     47s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1548.3M, EPOCH TIME: 1701150158.280064
[11/28 05:42:38     47s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1548.3M, EPOCH TIME: 1701150158.280154
[11/28 05:42:38     47s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1548.3M, EPOCH TIME: 1701150158.280350
[11/28 05:42:38     47s] ADSU 0.430 -> 0.430. site 140800.000 -> 140800.000. GS 13.680
[11/28 05:42:38     47s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.013, MEM:1548.3M, EPOCH TIME: 1701150158.287850
[11/28 05:42:38     47s] OPERPROF: Starting spMPad at level 1, MEM:1519.3M, EPOCH TIME: 1701150158.289566
[11/28 05:42:38     47s] OPERPROF:   Starting spContextMPad at level 2, MEM:1519.3M, EPOCH TIME: 1701150158.290014
[11/28 05:42:38     47s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1519.3M, EPOCH TIME: 1701150158.290119
[11/28 05:42:38     47s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1519.3M, EPOCH TIME: 1701150158.290245
[11/28 05:42:38     47s] Initial padding reaches pin density 0.462 for top
[11/28 05:42:38     47s] InitPadU 0.430 -> 0.435 for top
[11/28 05:42:38     47s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1519.3M, EPOCH TIME: 1701150158.299998
[11/28 05:42:38     47s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1519.3M, EPOCH TIME: 1701150158.301466
[11/28 05:42:38     47s] === lastAutoLevel = 8 
[11/28 05:42:38     47s] OPERPROF: Starting spInitNetWt at level 1, MEM:1519.3M, EPOCH TIME: 1701150158.303434
[11/28 05:42:38     47s] no activity file in design. spp won't run.
[11/28 05:42:38     47s] [spp] 0
[11/28 05:42:38     47s] [adp] 0:1:1:3
[11/28 05:42:38     48s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.610, REAL:0.607, MEM:1556.2M, EPOCH TIME: 1701150158.910381
[11/28 05:42:38     48s] Clock gating cells determined by native netlist tracing.
[11/28 05:42:38     48s] no activity file in design. spp won't run.
[11/28 05:42:38     48s] no activity file in design. spp won't run.
[11/28 05:42:38     48s] Effort level <high> specified for reg2reg path_group
[11/28 05:42:39     48s] OPERPROF: Starting npMain at level 1, MEM:1559.2M, EPOCH TIME: 1701150159.221562
[11/28 05:42:40     48s] OPERPROF:   Starting npPlace at level 2, MEM:1570.2M, EPOCH TIME: 1701150160.230626
[11/28 05:42:40     48s] Iteration  1: Total net bbox = 9.532e+02 (5.81e+02 3.73e+02)
[11/28 05:42:40     48s]               Est.  stn bbox = 2.198e+03 (1.23e+03 9.70e+02)
[11/28 05:42:40     48s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1593.2M
[11/28 05:42:40     48s] Iteration  2: Total net bbox = 9.532e+02 (5.81e+02 3.73e+02)
[11/28 05:42:40     48s]               Est.  stn bbox = 2.198e+03 (1.23e+03 9.70e+02)
[11/28 05:42:40     48s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1593.2M
[11/28 05:42:40     48s] exp_mt_sequential is set from setPlaceMode option to 1
[11/28 05:42:40     48s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/28 05:42:40     48s] place_exp_mt_interval set to default 32
[11/28 05:42:40     48s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/28 05:42:40     49s] Iteration  3: Total net bbox = 1.002e+03 (7.45e+02 2.58e+02)
[11/28 05:42:40     49s]               Est.  stn bbox = 2.293e+03 (1.56e+03 7.36e+02)
[11/28 05:42:40     49s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1601.1M
[11/28 05:42:40     49s] Total number of setup views is 2.
[11/28 05:42:40     49s] Total number of active setup views is 1.
[11/28 05:42:40     49s] Active setup views:
[11/28 05:42:40     49s]     AnalysisView_BC
[11/28 05:42:41     49s] Iteration  4: Total net bbox = 1.075e+03 (6.97e+02 3.78e+02)
[11/28 05:42:41     49s]               Est.  stn bbox = 2.588e+03 (1.50e+03 1.09e+03)
[11/28 05:42:41     49s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1632.5M
[11/28 05:42:41     49s] Total number of setup views is 1.
[11/28 05:42:41     49s] Total number of active setup views is 1.
[11/28 05:42:41     49s] Active setup views:
[11/28 05:42:41     49s]     AnalysisView_BC
[11/28 05:42:41     50s] Iteration  5: Total net bbox = 9.938e+02 (6.37e+02 3.57e+02)
[11/28 05:42:41     50s]               Est.  stn bbox = 2.487e+03 (1.49e+03 9.99e+02)
[11/28 05:42:41     50s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1632.5M
[11/28 05:42:41     50s] OPERPROF:   Finished npPlace at level 2, CPU:1.280, REAL:1.242, MEM:1632.5M, EPOCH TIME: 1701150161.472583
[11/28 05:42:41     50s] OPERPROF: Finished npMain at level 1, CPU:1.290, REAL:2.255, MEM:1632.5M, EPOCH TIME: 1701150161.476753
[11/28 05:42:41     50s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1632.5M, EPOCH TIME: 1701150161.480200
[11/28 05:42:41     50s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/28 05:42:41     50s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:1632.5M, EPOCH TIME: 1701150161.482302
[11/28 05:42:41     50s] OPERPROF: Starting npMain at level 1, MEM:1632.5M, EPOCH TIME: 1701150161.482825
[11/28 05:42:41     50s] OPERPROF:   Starting npPlace at level 2, MEM:1632.5M, EPOCH TIME: 1701150161.506701
[11/28 05:42:41     50s] Total number of setup views is 1.
[11/28 05:42:41     50s] Total number of active setup views is 1.
[11/28 05:42:41     50s] Active setup views:
[11/28 05:42:41     50s]     AnalysisView_BC
[11/28 05:42:42     51s] Iteration  6: Total net bbox = 1.865e+03 (1.06e+03 8.07e+02)
[11/28 05:42:42     51s]               Est.  stn bbox = 3.539e+03 (2.00e+03 1.54e+03)
[11/28 05:42:42     51s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1633.0M
[11/28 05:42:42     51s] OPERPROF:   Finished npPlace at level 2, CPU:1.210, REAL:1.177, MEM:1633.0M, EPOCH TIME: 1701150162.683247
[11/28 05:42:42     51s] OPERPROF: Finished npMain at level 1, CPU:1.250, REAL:1.208, MEM:1633.0M, EPOCH TIME: 1701150162.690425
[11/28 05:42:42     51s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1633.0M, EPOCH TIME: 1701150162.691093
[11/28 05:42:42     51s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/28 05:42:42     51s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1633.0M, EPOCH TIME: 1701150162.691597
[11/28 05:42:42     51s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1633.0M, EPOCH TIME: 1701150162.691754
[11/28 05:42:42     51s] Starting Early Global Route rough congestion estimation: mem = 1633.0M
[11/28 05:42:42     51s] (I)      ==================== Layers =====================
[11/28 05:42:42     51s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:42:42     51s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/28 05:42:42     51s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:42:42     51s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/28 05:42:42     51s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/28 05:42:42     51s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/28 05:42:42     51s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/28 05:42:42     51s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/28 05:42:42     51s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/28 05:42:42     51s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/28 05:42:42     51s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/28 05:42:42     51s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/28 05:42:42     51s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/28 05:42:42     51s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/28 05:42:42     51s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/28 05:42:42     51s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/28 05:42:42     51s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/28 05:42:42     51s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/28 05:42:42     51s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/28 05:42:42     51s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/28 05:42:42     51s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/28 05:42:42     51s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/28 05:42:42     51s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/28 05:42:42     51s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/28 05:42:42     51s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/28 05:42:42     51s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:42:42     51s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/28 05:42:42     51s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/28 05:42:42     51s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/28 05:42:42     51s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/28 05:42:42     51s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/28 05:42:42     51s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/28 05:42:42     51s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/28 05:42:42     51s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/28 05:42:42     51s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/28 05:42:42     51s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/28 05:42:42     51s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/28 05:42:42     51s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/28 05:42:42     51s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/28 05:42:42     51s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/28 05:42:42     51s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:42:42     51s] (I)      Started Import and model ( Curr Mem: 1632.96 MB )
[11/28 05:42:42     51s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:42:42     51s] (I)      == Non-default Options ==
[11/28 05:42:42     51s] (I)      Print mode                                         : 2
[11/28 05:42:42     51s] (I)      Stop if highly congested                           : false
[11/28 05:42:42     51s] (I)      Maximum routing layer                              : 11
[11/28 05:42:42     51s] (I)      Assign partition pins                              : false
[11/28 05:42:42     51s] (I)      Support large GCell                                : true
[11/28 05:42:42     51s] (I)      Number of threads                                  : 1
[11/28 05:42:42     51s] (I)      Number of rows per GCell                           : 9
[11/28 05:42:42     51s] (I)      Max num rows per GCell                             : 32
[11/28 05:42:42     51s] (I)      Method to set GCell size                           : row
[11/28 05:42:42     51s] (I)      Counted 1491 PG shapes. We will not process PG shapes layer by layer.
[11/28 05:42:42     51s] (I)      Use row-based GCell size
[11/28 05:42:42     51s] (I)      Use row-based GCell align
[11/28 05:42:42     51s] (I)      layer 0 area = 80000
[11/28 05:42:42     51s] (I)      layer 1 area = 80000
[11/28 05:42:42     51s] (I)      layer 2 area = 80000
[11/28 05:42:42     51s] (I)      layer 3 area = 80000
[11/28 05:42:42     51s] (I)      layer 4 area = 80000
[11/28 05:42:42     51s] (I)      layer 5 area = 80000
[11/28 05:42:42     51s] (I)      layer 6 area = 80000
[11/28 05:42:42     51s] (I)      layer 7 area = 80000
[11/28 05:42:42     51s] (I)      layer 8 area = 80000
[11/28 05:42:42     51s] (I)      layer 9 area = 400000
[11/28 05:42:42     51s] (I)      layer 10 area = 400000
[11/28 05:42:42     51s] (I)      GCell unit size   : 3420
[11/28 05:42:42     51s] (I)      GCell multiplier  : 9
[11/28 05:42:42     51s] (I)      GCell row height  : 3420
[11/28 05:42:42     51s] (I)      Actual row height : 3420
[11/28 05:42:42     51s] (I)      GCell align ref   : 580000 579880
[11/28 05:42:42     51s] [NR-eGR] Track table information for default rule: 
[11/28 05:42:42     51s] [NR-eGR] Metal1 has single uniform track structure
[11/28 05:42:42     51s] [NR-eGR] Metal2 has single uniform track structure
[11/28 05:42:42     51s] [NR-eGR] Metal3 has single uniform track structure
[11/28 05:42:42     51s] [NR-eGR] Metal4 has single uniform track structure
[11/28 05:42:42     51s] [NR-eGR] Metal5 has single uniform track structure
[11/28 05:42:42     51s] [NR-eGR] Metal6 has single uniform track structure
[11/28 05:42:42     51s] [NR-eGR] Metal7 has single uniform track structure
[11/28 05:42:42     51s] [NR-eGR] Metal8 has single uniform track structure
[11/28 05:42:42     51s] [NR-eGR] Metal9 has single uniform track structure
[11/28 05:42:42     51s] [NR-eGR] Metal10 has single uniform track structure
[11/28 05:42:42     51s] [NR-eGR] Metal11 has single uniform track structure
[11/28 05:42:42     51s] (I)      ==================== Default via =====================
[11/28 05:42:42     51s] (I)      +----+------------------+----------------------------+
[11/28 05:42:42     51s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/28 05:42:42     51s] (I)      +----+------------------+----------------------------+
[11/28 05:42:42     51s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/28 05:42:42     51s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/28 05:42:42     51s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/28 05:42:42     51s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/28 05:42:42     51s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/28 05:42:42     51s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/28 05:42:42     51s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/28 05:42:42     51s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/28 05:42:42     51s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/28 05:42:42     51s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/28 05:42:42     51s] (I)      +----+------------------+----------------------------+
[11/28 05:42:42     51s] [NR-eGR] Read 1101 PG shapes
[11/28 05:42:42     51s] [NR-eGR] Read 0 clock shapes
[11/28 05:42:42     51s] [NR-eGR] Read 0 other shapes
[11/28 05:42:42     51s] [NR-eGR] #Routing Blockages  : 0
[11/28 05:42:42     51s] [NR-eGR] #Instance Blockages : 508
[11/28 05:42:42     51s] [NR-eGR] #PG Blockages       : 1101
[11/28 05:42:42     51s] [NR-eGR] #Halo Blockages     : 0
[11/28 05:42:42     51s] [NR-eGR] #Boundary Blockages : 0
[11/28 05:42:42     51s] [NR-eGR] #Clock Blockages    : 0
[11/28 05:42:42     51s] [NR-eGR] #Other Blockages    : 0
[11/28 05:42:42     51s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/28 05:42:42     51s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/28 05:42:42     51s] [NR-eGR] Read 479 nets ( ignored 0 )
[11/28 05:42:42     51s] (I)      early_global_route_priority property id does not exist.
[11/28 05:42:42     51s] (I)      Read Num Blocks=1609  Num Prerouted Wires=0  Num CS=0
[11/28 05:42:42     51s] (I)      Layer 1 (V) : #blockages 1091 : #preroutes 0
[11/28 05:42:42     51s] (I)      Layer 2 (H) : #blockages 28 : #preroutes 0
[11/28 05:42:42     51s] (I)      Layer 3 (V) : #blockages 474 : #preroutes 0
[11/28 05:42:42     51s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[11/28 05:42:42     51s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/28 05:42:42     51s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/28 05:42:42     51s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/28 05:42:42     51s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/28 05:42:42     51s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/28 05:42:42     51s] (I)      Layer 10 (H) : #blockages 16 : #preroutes 0
[11/28 05:42:42     51s] (I)      Number of ignored nets                =      0
[11/28 05:42:42     51s] (I)      Number of connected nets              =      0
[11/28 05:42:42     51s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/28 05:42:42     51s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/28 05:42:42     51s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/28 05:42:42     51s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/28 05:42:42     51s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 05:42:42     51s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/28 05:42:42     51s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/28 05:42:42     51s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 05:42:42     51s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 05:42:42     51s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/28 05:42:42     51s] (I)      Ndr track 0 does not exist
[11/28 05:42:42     51s] (I)      ---------------------Grid Graph Info--------------------
[11/28 05:42:42     51s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/28 05:42:42     51s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/28 05:42:42     51s] (I)      Site width          :   400  (dbu)
[11/28 05:42:42     51s] (I)      Row height          :  3420  (dbu)
[11/28 05:42:42     51s] (I)      GCell row height    :  3420  (dbu)
[11/28 05:42:42     51s] (I)      GCell width         : 30780  (dbu)
[11/28 05:42:42     51s] (I)      GCell height        : 30780  (dbu)
[11/28 05:42:42     51s] (I)      Grid                :    52    52    11
[11/28 05:42:42     51s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/28 05:42:42     51s] (I)      Vertical capacity   :     0 30780     0 30780     0 30780     0 30780     0 30780     0
[11/28 05:42:42     51s] (I)      Horizontal capacity :     0     0 30780     0 30780     0 30780     0 30780     0 30780
[11/28 05:42:42     51s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/28 05:42:42     51s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/28 05:42:42     51s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/28 05:42:42     51s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/28 05:42:42     51s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/28 05:42:42     51s] (I)      Num tracks per GCell: 128.25 76.95 81.00 76.95 81.00 76.95 81.00 76.95 81.00 30.78 32.40
[11/28 05:42:42     51s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/28 05:42:42     51s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/28 05:42:42     51s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/28 05:42:42     51s] (I)      --------------------------------------------------------
[11/28 05:42:42     51s] 
[11/28 05:42:42     51s] [NR-eGR] ============ Routing rule table ============
[11/28 05:42:42     51s] [NR-eGR] Rule id: 0  Nets: 475
[11/28 05:42:42     51s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/28 05:42:42     51s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/28 05:42:42     51s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/28 05:42:42     51s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:42:42     51s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:42:42     51s] [NR-eGR] ========================================
[11/28 05:42:42     51s] [NR-eGR] 
[11/28 05:42:42     51s] (I)      =============== Blocked Tracks ===============
[11/28 05:42:42     51s] (I)      +-------+---------+----------+---------------+
[11/28 05:42:42     51s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/28 05:42:42     51s] (I)      +-------+---------+----------+---------------+
[11/28 05:42:42     51s] (I)      |     1 |       0 |        0 |         0.00% |
[11/28 05:42:42     51s] (I)      |     2 |  208000 |     5038 |         2.42% |
[11/28 05:42:42     51s] (I)      |     3 |  218972 |      916 |         0.42% |
[11/28 05:42:42     51s] (I)      |     4 |  208000 |    18079 |         8.69% |
[11/28 05:42:42     51s] (I)      |     5 |  218972 |        0 |         0.00% |
[11/28 05:42:42     51s] (I)      |     6 |  208000 |        0 |         0.00% |
[11/28 05:42:42     51s] (I)      |     7 |  218972 |        0 |         0.00% |
[11/28 05:42:42     51s] (I)      |     8 |  208000 |        0 |         0.00% |
[11/28 05:42:42     51s] (I)      |     9 |  218972 |        0 |         0.00% |
[11/28 05:42:42     51s] (I)      |    10 |   83148 |        0 |         0.00% |
[11/28 05:42:42     51s] (I)      |    11 |   87568 |      176 |         0.20% |
[11/28 05:42:42     51s] (I)      +-------+---------+----------+---------------+
[11/28 05:42:42     51s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1632.96 MB )
[11/28 05:42:42     51s] (I)      Reset routing kernel
[11/28 05:42:42     51s] (I)      numLocalWires=8771  numGlobalNetBranches=3793  numLocalNetBranches=619
[11/28 05:42:42     51s] (I)      totalPins=5112  totalGlobalPin=318 (6.22%)
[11/28 05:42:42     51s] (I)      total 2D Cap : 1864475 = (963129 H, 901346 V)
[11/28 05:42:42     51s] (I)      
[11/28 05:42:42     51s] (I)      ============  Phase 1a Route ============
[11/28 05:42:42     51s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/28 05:42:42     51s] (I)      Usage: 251 = (163 H, 88 V) = (0.02% H, 0.01% V) = (2.509e+03um H, 1.354e+03um V)
[11/28 05:42:42     51s] (I)      
[11/28 05:42:42     51s] (I)      ============  Phase 1b Route ============
[11/28 05:42:42     51s] (I)      Usage: 251 = (163 H, 88 V) = (0.02% H, 0.01% V) = (2.509e+03um H, 1.354e+03um V)
[11/28 05:42:42     51s] (I)      eGR overflow: 0.00% H + 0.00% V
[11/28 05:42:42     51s] 
[11/28 05:42:42     51s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/28 05:42:42     51s] Finished Early Global Route rough congestion estimation: mem = 1633.0M
[11/28 05:42:42     51s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.080, REAL:0.078, MEM:1633.0M, EPOCH TIME: 1701150162.769983
[11/28 05:42:42     51s] earlyGlobalRoute rough estimation gcell size 9 row height
[11/28 05:42:42     51s] OPERPROF: Starting CDPad at level 1, MEM:1633.0M, EPOCH TIME: 1701150162.770233
[11/28 05:42:42     51s] CDPadU 0.435 -> 0.447. R=0.430, N=3707, GS=15.390
[11/28 05:42:42     51s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.015, MEM:1633.0M, EPOCH TIME: 1701150162.785278
[11/28 05:42:42     51s] OPERPROF: Starting npMain at level 1, MEM:1633.0M, EPOCH TIME: 1701150162.786149
[11/28 05:42:42     51s] OPERPROF:   Starting npPlace at level 2, MEM:1633.0M, EPOCH TIME: 1701150162.810505
[11/28 05:42:42     51s] Total number of setup views is 1.
[11/28 05:42:42     51s] Total number of active setup views is 1.
[11/28 05:42:42     51s] Active setup views:
[11/28 05:42:42     51s]     AnalysisView_BC
[11/28 05:42:42     51s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.028, MEM:1638.4M, EPOCH TIME: 1701150162.838735
[11/28 05:42:42     51s] OPERPROF: Finished npMain at level 1, CPU:0.060, REAL:0.060, MEM:1638.4M, EPOCH TIME: 1701150162.845926
[11/28 05:42:42     51s] Global placement CDP skipped at cutLevel 7.
[11/28 05:42:42     51s] Iteration  7: Total net bbox = 2.611e+03 (1.75e+03 8.60e+02)
[11/28 05:42:42     51s]               Est.  stn bbox = 4.299e+03 (2.71e+03 1.59e+03)
[11/28 05:42:42     51s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1638.4M
[11/28 05:42:43     52s] 
[11/28 05:42:43     52s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 05:42:43     52s] TLC MultiMap info (StdDelay):
[11/28 05:42:43     52s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/28 05:42:43     52s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[11/28 05:42:43     52s]  Setting StdDelay to: 9.9ps
[11/28 05:42:43     52s] 
[11/28 05:42:43     52s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 05:42:43     52s] nrCritNet: 0.00% ( 0 / 479 ) cutoffSlk: 214748364.7ps stdDelay: 9.9ps
[11/28 05:42:43     52s] nrCritNet: 0.00% ( 0 / 479 ) cutoffSlk: 214748364.7ps stdDelay: 9.9ps
[11/28 05:42:43     52s] Iteration  8: Total net bbox = 2.611e+03 (1.75e+03 8.60e+02)
[11/28 05:42:43     52s]               Est.  stn bbox = 4.299e+03 (2.71e+03 1.59e+03)
[11/28 05:42:43     52s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1638.4M
[11/28 05:42:43     52s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1638.4M, EPOCH TIME: 1701150163.447962
[11/28 05:42:43     52s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/28 05:42:43     52s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1638.4M, EPOCH TIME: 1701150163.448602
[11/28 05:42:43     52s] Legalizing MH Cells... 0 / 0 (level 8)
[11/28 05:42:43     52s] No instances found in the vector
[11/28 05:42:43     52s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1638.4M, DRC: 0)
[11/28 05:42:43     52s] 0 (out of 0) MH cells were successfully legalized.
[11/28 05:42:43     52s] OPERPROF: Starting npMain at level 1, MEM:1638.4M, EPOCH TIME: 1701150163.449142
[11/28 05:42:43     52s] OPERPROF:   Starting npPlace at level 2, MEM:1638.4M, EPOCH TIME: 1701150163.473599
[11/28 05:42:43     52s] Total number of setup views is 1.
[11/28 05:42:43     52s] Total number of active setup views is 1.
[11/28 05:42:43     52s] Active setup views:
[11/28 05:42:43     52s]     AnalysisView_BC
[11/28 05:42:44     53s] Total number of setup views is 1.
[11/28 05:42:44     53s] Total number of active setup views is 1.
[11/28 05:42:44     53s] Active setup views:
[11/28 05:42:44     53s]     AnalysisView_BC
[11/28 05:42:46     55s] Total number of setup views is 1.
[11/28 05:42:46     55s] Total number of active setup views is 1.
[11/28 05:42:46     55s] Active setup views:
[11/28 05:42:46     55s]     AnalysisView_BC
[11/28 05:42:49     58s] Iteration  9: Total net bbox = 3.405e+03 (1.76e+03 1.65e+03)
[11/28 05:42:49     58s]               Est.  stn bbox = 5.326e+03 (2.82e+03 2.50e+03)
[11/28 05:42:49     58s]               cpu = 0:00:03.3 real = 0:00:03.0 mem = 1633.4M
[11/28 05:42:49     58s] GP RA stats: MHOnly 0 nrInst 3707 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/28 05:42:49     58s] Total number of setup views is 1.
[11/28 05:42:49     58s] Total number of active setup views is 1.
[11/28 05:42:49     58s] Active setup views:
[11/28 05:42:49     58s]     AnalysisView_BC
[11/28 05:42:51     59s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1635.4M, EPOCH TIME: 1701150171.042733
[11/28 05:42:51     59s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1635.4M, EPOCH TIME: 1701150171.043016
[11/28 05:42:51     59s] Iteration 10: Total net bbox = 2.457e+03 (1.26e+03 1.20e+03)
[11/28 05:42:51     59s]               Est.  stn bbox = 4.286e+03 (2.29e+03 2.00e+03)
[11/28 05:42:51     59s]               cpu = 0:00:01.1 real = 0:00:02.0 mem = 1635.4M
[11/28 05:42:51     59s] OPERPROF:   Finished npPlace at level 2, CPU:7.610, REAL:7.570, MEM:1635.4M, EPOCH TIME: 1701150171.043828
[11/28 05:42:51     59s] OPERPROF: Finished npMain at level 1, CPU:7.660, REAL:7.618, MEM:1635.4M, EPOCH TIME: 1701150171.067520
[11/28 05:42:51     59s] Iteration 11: Total net bbox = 3.231e+03 (1.99e+03 1.24e+03)
[11/28 05:42:51     59s]               Est.  stn bbox = 5.073e+03 (3.03e+03 2.05e+03)
[11/28 05:42:51     59s]               cpu = 0:00:07.7 real = 0:00:08.0 mem = 1635.4M
[11/28 05:42:51     59s] Iteration 12: Total net bbox = 3.231e+03 (1.99e+03 1.24e+03)
[11/28 05:42:51     59s]               Est.  stn bbox = 5.073e+03 (3.03e+03 2.05e+03)
[11/28 05:42:51     59s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1635.4M
[11/28 05:42:51     59s] [adp] clock
[11/28 05:42:51     59s] [adp] weight, nr nets, wire length
[11/28 05:42:51     59s] [adp]      0        2  371.655000
[11/28 05:42:51     59s] [adp] data
[11/28 05:42:51     59s] [adp] weight, nr nets, wire length
[11/28 05:42:51     59s] [adp]      0      477  2859.656000
[11/28 05:42:51     59s] [adp] 0.000000|0.000000|0.000000
[11/28 05:42:51     59s] Iteration 13: Total net bbox = 3.231e+03 (1.99e+03 1.24e+03)
[11/28 05:42:51     59s]               Est.  stn bbox = 5.073e+03 (3.03e+03 2.05e+03)
[11/28 05:42:51     59s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1635.4M
[11/28 05:42:51     59s] *** cost = 3.231e+03 (1.99e+03 1.24e+03) (cpu for global=0:00:11.3) real=0:00:13.0***
[11/28 05:42:51     59s] Info: 1 clock gating cells identified, 0 (on average) moved 0/3
[11/28 05:42:51     59s] Saved padding area to DB
[11/28 05:42:51     59s] All LLGs are deleted
[11/28 05:42:51     59s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1635.4M, EPOCH TIME: 1701150171.251355
[11/28 05:42:51     59s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1635.4M, EPOCH TIME: 1701150171.251853
[11/28 05:42:51     59s] Solver runtime cpu: 0:00:09.6 real: 0:00:09.5
[11/28 05:42:51     59s] Core Placement runtime cpu: 0:00:10.3 real: 0:00:11.0
[11/28 05:42:51     59s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/28 05:42:51     59s] Type 'man IMPSP-9025' for more detail.
[11/28 05:42:51     59s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1635.4M, EPOCH TIME: 1701150171.274525
[11/28 05:42:51     59s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1635.4M, EPOCH TIME: 1701150171.274745
[11/28 05:42:51     59s] z: 2, totalTracks: 1
[11/28 05:42:51     59s] z: 4, totalTracks: 1
[11/28 05:42:51     59s] z: 6, totalTracks: 1
[11/28 05:42:51     59s] z: 8, totalTracks: 1
[11/28 05:42:51     59s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:42:51     59s] All LLGs are deleted
[11/28 05:42:51     59s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1635.4M, EPOCH TIME: 1701150171.293110
[11/28 05:42:51     59s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1635.4M, EPOCH TIME: 1701150171.293721
[11/28 05:42:51     59s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1635.4M, EPOCH TIME: 1701150171.294699
[11/28 05:42:51     59s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1635.4M, EPOCH TIME: 1701150171.296394
[11/28 05:42:51     59s] Core basic site is CoreSite
[11/28 05:42:51     60s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1635.4M, EPOCH TIME: 1701150171.425187
[11/28 05:42:51     60s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.001, MEM:1635.4M, EPOCH TIME: 1701150171.426007
[11/28 05:42:51     60s] Fast DP-INIT is on for default
[11/28 05:42:51     60s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 05:42:51     60s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.130, REAL:0.134, MEM:1635.4M, EPOCH TIME: 1701150171.429990
[11/28 05:42:51     60s] 
[11/28 05:42:51     60s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:42:51     60s] OPERPROF:       Starting CMU at level 4, MEM:1635.4M, EPOCH TIME: 1701150171.431143
[11/28 05:42:51     60s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1635.4M, EPOCH TIME: 1701150171.432529
[11/28 05:42:51     60s] 
[11/28 05:42:51     60s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 05:42:51     60s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.147, MEM:1635.4M, EPOCH TIME: 1701150171.441291
[11/28 05:42:51     60s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1635.4M, EPOCH TIME: 1701150171.441425
[11/28 05:42:51     60s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1635.4M, EPOCH TIME: 1701150171.441538
[11/28 05:42:51     60s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1635.4MB).
[11/28 05:42:51     60s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.160, REAL:0.169, MEM:1635.4M, EPOCH TIME: 1701150171.444142
[11/28 05:42:51     60s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.160, REAL:0.170, MEM:1635.4M, EPOCH TIME: 1701150171.444282
[11/28 05:42:51     60s] TDRefine: refinePlace mode is spiral
[11/28 05:42:51     60s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28290.1
[11/28 05:42:51     60s] OPERPROF: Starting RefinePlace at level 1, MEM:1635.4M, EPOCH TIME: 1701150171.444428
[11/28 05:42:51     60s] *** Starting refinePlace (0:01:00 mem=1635.4M) ***
[11/28 05:42:51     60s] Total net bbox length = 3.231e+03 (1.990e+03 1.241e+03) (ext = 2.748e+02)
[11/28 05:42:51     60s] 
[11/28 05:42:51     60s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:42:51     60s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1635.4M, EPOCH TIME: 1701150171.447706
[11/28 05:42:51     60s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[11/28 05:42:51     60s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:1635.4M, EPOCH TIME: 1701150171.448085
[11/28 05:42:51     60s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 05:42:51     60s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:42:51     60s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:42:51     60s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1635.4M, EPOCH TIME: 1701150171.464799
[11/28 05:42:51     60s] Starting refinePlace ...
[11/28 05:42:51     60s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:42:51     60s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:42:51     60s] ** Cut row section cpu time 0:00:00.0.
[11/28 05:42:51     60s]    Spread Effort: high, standalone mode, useDDP on.
[11/28 05:42:51     60s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1635.4MB) @(0:01:00 - 0:01:00).
[11/28 05:42:51     60s] Move report: preRPlace moves 3707 insts, mean move: 0.38 um, max move: 8.75 um 
[11/28 05:42:51     60s] 	Max move on inst (risc_v_top_i_ff_pc_q_reg[8]): (405.38, 363.57) --> (410.60, 360.05)
[11/28 05:42:51     60s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: DFFRX1
[11/28 05:42:51     60s] wireLenOptFixPriorityInst 0 inst fixed
[11/28 05:42:51     60s] Placement tweakage begins.
[11/28 05:42:51     60s] wire length = 1.347e+04
[11/28 05:42:52     61s] wire length = 1.329e+04
[11/28 05:42:52     61s] Placement tweakage ends.
[11/28 05:42:52     61s] Move report: tweak moves 178 insts, mean move: 3.97 um, max move: 18.60 um 
[11/28 05:42:52     61s] 	Max move on inst (risc_v_top_i_memory_rom_rom_memory_reg[18][16]): (353.80, 370.31) --> (372.40, 370.31)
[11/28 05:42:52     61s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.8, real=0:00:01.0, mem=1635.4MB) @(0:01:00 - 0:01:01).
[11/28 05:42:52     61s] 
[11/28 05:42:52     61s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[11/28 05:42:52     61s] Move report: legalization moves 253 insts, mean move: 1.18 um, max move: 11.97 um spiral
[11/28 05:42:52     61s] 	Max move on inst (risc_v_top_i_ff_pc_q_reg[29]): (386.00, 346.37) --> (386.00, 334.40)
[11/28 05:42:52     61s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/28 05:42:52     61s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/28 05:42:52     61s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1635.4MB) @(0:01:01 - 0:01:02).
[11/28 05:42:52     61s] Move report: Detail placement moves 3707 insts, mean move: 0.52 um, max move: 20.92 um 
[11/28 05:42:52     61s] 	Max move on inst (risc_v_top_i_memory_rom_rom_memory_reg[18][16]): (353.18, 368.60) --> (372.40, 370.31)
[11/28 05:42:52     61s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1635.4MB
[11/28 05:42:52     61s] Statistics of distance of Instance movement in refine placement:
[11/28 05:42:52     61s]   maximum (X+Y) =        20.92 um
[11/28 05:42:52     61s]   inst (risc_v_top_i_memory_rom_rom_memory_reg[18][16]) with max move: (353.185, 368.604) -> (372.4, 370.31)
[11/28 05:42:52     61s]   mean    (X+Y) =         0.52 um
[11/28 05:42:52     61s] Summary Report:
[11/28 05:42:52     61s] Instances move: 3707 (out of 3707 movable)
[11/28 05:42:52     61s] Instances flipped: 0
[11/28 05:42:52     61s] Mean displacement: 0.52 um
[11/28 05:42:52     61s] Max displacement: 20.92 um (Instance: risc_v_top_i_memory_rom_rom_memory_reg[18][16]) (353.185, 368.604) -> (372.4, 370.31)
[11/28 05:42:52     61s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
[11/28 05:42:52     61s] Total instances moved : 3707
[11/28 05:42:52     61s] Ripped up 0 affected routes.
[11/28 05:42:52     61s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.430, REAL:1.417, MEM:1635.4M, EPOCH TIME: 1701150172.881885
[11/28 05:42:52     61s] Total net bbox length = 4.204e+03 (2.296e+03 1.908e+03) (ext = 2.702e+02)
[11/28 05:42:52     61s] Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1635.4MB
[11/28 05:42:52     61s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:01.0, mem=1635.4MB) @(0:01:00 - 0:01:02).
[11/28 05:42:52     61s] *** Finished refinePlace (0:01:02 mem=1635.4M) ***
[11/28 05:42:52     61s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28290.1
[11/28 05:42:52     61s] OPERPROF: Finished RefinePlace at level 1, CPU:1.480, REAL:1.451, MEM:1635.4M, EPOCH TIME: 1701150172.895811
[11/28 05:42:52     61s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1635.4M, EPOCH TIME: 1701150172.895925
[11/28 05:42:52     61s] All LLGs are deleted
[11/28 05:42:52     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1635.4M, EPOCH TIME: 1701150172.898610
[11/28 05:42:52     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1635.4M, EPOCH TIME: 1701150172.900452
[11/28 05:42:52     61s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.026, MEM:1629.4M, EPOCH TIME: 1701150172.922268
[11/28 05:42:52     61s] *** End of Placement (cpu=0:00:15.6, real=0:00:16.0, mem=1629.4M) ***
[11/28 05:42:52     61s] z: 2, totalTracks: 1
[11/28 05:42:52     61s] z: 4, totalTracks: 1
[11/28 05:42:52     61s] z: 6, totalTracks: 1
[11/28 05:42:52     61s] z: 8, totalTracks: 1
[11/28 05:42:52     61s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:42:52     61s] All LLGs are deleted
[11/28 05:42:52     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1629.4M, EPOCH TIME: 1701150172.965265
[11/28 05:42:52     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1629.4M, EPOCH TIME: 1701150172.965908
[11/28 05:42:52     61s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1629.4M, EPOCH TIME: 1701150172.966692
[11/28 05:42:53     61s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1629.4M, EPOCH TIME: 1701150173.012493
[11/28 05:42:53     61s] Core basic site is CoreSite
[11/28 05:42:53     61s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1629.4M, EPOCH TIME: 1701150173.125443
[11/28 05:42:53     61s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1629.4M, EPOCH TIME: 1701150173.126384
[11/28 05:42:53     61s] SiteArray: non-trimmed site array dimensions = 128 x 1100
[11/28 05:42:53     61s] SiteArray: use 655,360 bytes
[11/28 05:42:53     61s] SiteArray: current memory after site array memory allocation 1629.4M
[11/28 05:42:53     61s] SiteArray: FP blocked sites are writable
[11/28 05:42:53     61s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 05:42:53     61s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1629.4M, EPOCH TIME: 1701150173.129751
[11/28 05:42:53     61s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1629.4M, EPOCH TIME: 1701150173.131260
[11/28 05:42:53     61s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.130, REAL:0.128, MEM:1629.4M, EPOCH TIME: 1701150173.140921
[11/28 05:42:53     61s] 
[11/28 05:42:53     61s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:42:53     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.170, REAL:0.176, MEM:1629.4M, EPOCH TIME: 1701150173.142607
[11/28 05:42:53     61s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1629.4M, EPOCH TIME: 1701150173.144217
[11/28 05:42:53     61s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1629.4M, EPOCH TIME: 1701150173.144962
[11/28 05:42:53     61s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.010, REAL:0.002, MEM:1629.4M, EPOCH TIME: 1701150173.147254
[11/28 05:42:53     61s] default core: bins with density > 0.750 = 21.30 % ( 36 / 169 )
[11/28 05:42:53     61s] Density distribution unevenness ratio = 38.896%
[11/28 05:42:53     61s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.010, REAL:0.003, MEM:1629.4M, EPOCH TIME: 1701150173.147435
[11/28 05:42:53     61s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1629.4M, EPOCH TIME: 1701150173.147533
[11/28 05:42:53     61s] All LLGs are deleted
[11/28 05:42:53     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1629.4M, EPOCH TIME: 1701150173.149969
[11/28 05:42:53     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1629.4M, EPOCH TIME: 1701150173.150418
[11/28 05:42:53     61s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1629.4M, EPOCH TIME: 1701150173.151942
[11/28 05:42:53     61s] *** Free Virtual Timing Model ...(mem=1629.4M)
[11/28 05:42:53     61s] Starting IO pin assignment...
[11/28 05:42:53     62s] **INFO: Enable pre-place timing setting for timing analysis
[11/28 05:42:53     62s] Set Using Default Delay Limit as 101.
[11/28 05:42:53     62s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/28 05:42:53     62s] Set Default Net Delay as 0 ps.
[11/28 05:42:53     62s] Set Default Net Load as 0 pF. 
[11/28 05:42:53     62s] **INFO: Analyzing IO path groups for slack adjustment
[11/28 05:42:54     62s] Effort level <high> specified for reg2reg_tmp.28290 path_group
[11/28 05:42:54     62s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/28 05:42:54     62s] #################################################################################
[11/28 05:42:54     62s] # Design Stage: PreRoute
[11/28 05:42:54     62s] # Design Name: risc_v_Pad_Frame
[11/28 05:42:54     62s] # Design Mode: 45nm
[11/28 05:42:54     62s] # Analysis Mode: MMMC Non-OCV 
[11/28 05:42:54     62s] # Parasitics Mode: No SPEF/RCDB 
[11/28 05:42:54     62s] # Signoff Settings: SI Off 
[11/28 05:42:54     62s] #################################################################################
[11/28 05:42:54     63s] Calculate delays in Single mode...
[11/28 05:42:54     63s] Topological Sorting (REAL = 0:00:00.0, MEM = 1617.8M, InitMEM = 1617.8M)
[11/28 05:42:54     63s] Start delay calculation (fullDC) (1 T). (MEM=1617.79)
[11/28 05:42:54     63s] End AAE Lib Interpolated Model. (MEM=1629.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:42:56     64s] Total number of fetched objects 4060
[11/28 05:42:56     65s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[11/28 05:42:56     65s] End delay calculation. (MEM=1645.83 CPU=0:00:01.6 REAL=0:00:02.0)
[11/28 05:42:56     65s] End delay calculation (fullDC). (MEM=1645.83 CPU=0:00:02.0 REAL=0:00:02.0)
[11/28 05:42:56     65s] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 1645.8M) ***
[11/28 05:42:56     65s] **INFO: Disable pre-place timing setting for timing analysis
[11/28 05:42:57     65s] Set Using Default Delay Limit as 1000.
[11/28 05:42:57     65s] Set Default Net Delay as 1000 ps.
[11/28 05:42:57     65s] Set Default Net Load as 0.5 pF. 
[11/28 05:42:57     65s] Info: Disable timing driven in postCTS congRepair.
[11/28 05:42:57     65s] 
[11/28 05:42:57     65s] Starting congRepair ...
[11/28 05:42:57     65s] User Input Parameters:
[11/28 05:42:57     65s] - Congestion Driven    : On
[11/28 05:42:57     65s] - Timing Driven        : Off
[11/28 05:42:57     65s] - Area-Violation Based : On
[11/28 05:42:57     65s] - Start Rollback Level : -5
[11/28 05:42:57     65s] - Legalized            : On
[11/28 05:42:57     65s] - Window Based         : Off
[11/28 05:42:57     65s] - eDen incr mode       : Off
[11/28 05:42:57     65s] - Small incr mode      : Off
[11/28 05:42:57     65s] 
[11/28 05:42:57     65s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1636.2M, EPOCH TIME: 1701150177.138420
[11/28 05:42:57     65s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.030, REAL:0.041, MEM:1636.2M, EPOCH TIME: 1701150177.178995
[11/28 05:42:57     65s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1636.2M, EPOCH TIME: 1701150177.179225
[11/28 05:42:57     65s] Starting Early Global Route congestion estimation: mem = 1636.2M
[11/28 05:42:57     65s] (I)      ==================== Layers =====================
[11/28 05:42:57     65s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:42:57     65s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/28 05:42:57     65s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:42:57     65s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/28 05:42:57     65s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/28 05:42:57     65s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/28 05:42:57     65s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/28 05:42:57     65s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/28 05:42:57     65s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/28 05:42:57     65s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/28 05:42:57     65s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/28 05:42:57     65s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/28 05:42:57     65s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/28 05:42:57     65s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/28 05:42:57     65s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/28 05:42:57     65s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/28 05:42:57     65s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/28 05:42:57     65s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/28 05:42:57     65s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/28 05:42:57     65s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/28 05:42:57     65s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/28 05:42:57     65s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/28 05:42:57     65s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/28 05:42:57     65s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/28 05:42:57     65s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/28 05:42:57     65s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:42:57     65s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/28 05:42:57     65s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/28 05:42:57     65s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/28 05:42:57     65s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/28 05:42:57     65s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/28 05:42:57     65s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/28 05:42:57     65s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/28 05:42:57     65s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/28 05:42:57     65s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/28 05:42:57     65s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/28 05:42:57     65s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/28 05:42:57     65s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/28 05:42:57     65s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/28 05:42:57     65s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/28 05:42:57     65s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:42:57     65s] (I)      Started Import and model ( Curr Mem: 1636.22 MB )
[11/28 05:42:57     65s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:42:57     65s] (I)      == Non-default Options ==
[11/28 05:42:57     65s] (I)      Maximum routing layer                              : 11
[11/28 05:42:57     65s] (I)      Number of threads                                  : 1
[11/28 05:42:57     65s] (I)      Use non-blocking free Dbs wires                    : false
[11/28 05:42:57     65s] (I)      Method to set GCell size                           : row
[11/28 05:42:57     65s] (I)      Counted 1491 PG shapes. We will not process PG shapes layer by layer.
[11/28 05:42:57     65s] (I)      Use row-based GCell size
[11/28 05:42:57     65s] (I)      Use row-based GCell align
[11/28 05:42:57     65s] (I)      layer 0 area = 80000
[11/28 05:42:57     65s] (I)      layer 1 area = 80000
[11/28 05:42:57     65s] (I)      layer 2 area = 80000
[11/28 05:42:57     65s] (I)      layer 3 area = 80000
[11/28 05:42:57     65s] (I)      layer 4 area = 80000
[11/28 05:42:57     65s] (I)      layer 5 area = 80000
[11/28 05:42:57     65s] (I)      layer 6 area = 80000
[11/28 05:42:57     65s] (I)      layer 7 area = 80000
[11/28 05:42:57     65s] (I)      layer 8 area = 80000
[11/28 05:42:57     65s] (I)      layer 9 area = 400000
[11/28 05:42:57     65s] (I)      layer 10 area = 400000
[11/28 05:42:57     65s] (I)      GCell unit size   : 3420
[11/28 05:42:57     65s] (I)      GCell multiplier  : 1
[11/28 05:42:57     65s] (I)      GCell row height  : 3420
[11/28 05:42:57     65s] (I)      Actual row height : 3420
[11/28 05:42:57     65s] (I)      GCell align ref   : 580000 579880
[11/28 05:42:57     65s] [NR-eGR] Track table information for default rule: 
[11/28 05:42:57     65s] [NR-eGR] Metal1 has single uniform track structure
[11/28 05:42:57     65s] [NR-eGR] Metal2 has single uniform track structure
[11/28 05:42:57     65s] [NR-eGR] Metal3 has single uniform track structure
[11/28 05:42:57     65s] [NR-eGR] Metal4 has single uniform track structure
[11/28 05:42:57     65s] [NR-eGR] Metal5 has single uniform track structure
[11/28 05:42:57     65s] [NR-eGR] Metal6 has single uniform track structure
[11/28 05:42:57     65s] [NR-eGR] Metal7 has single uniform track structure
[11/28 05:42:57     65s] [NR-eGR] Metal8 has single uniform track structure
[11/28 05:42:57     65s] [NR-eGR] Metal9 has single uniform track structure
[11/28 05:42:57     65s] [NR-eGR] Metal10 has single uniform track structure
[11/28 05:42:57     65s] [NR-eGR] Metal11 has single uniform track structure
[11/28 05:42:57     65s] (I)      ==================== Default via =====================
[11/28 05:42:57     65s] (I)      +----+------------------+----------------------------+
[11/28 05:42:57     65s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/28 05:42:57     65s] (I)      +----+------------------+----------------------------+
[11/28 05:42:57     65s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/28 05:42:57     65s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/28 05:42:57     65s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/28 05:42:57     65s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/28 05:42:57     65s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/28 05:42:57     65s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/28 05:42:57     65s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/28 05:42:57     65s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/28 05:42:57     65s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/28 05:42:57     65s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/28 05:42:57     65s] (I)      +----+------------------+----------------------------+
[11/28 05:42:57     65s] [NR-eGR] Read 1101 PG shapes
[11/28 05:42:57     65s] [NR-eGR] Read 0 clock shapes
[11/28 05:42:57     65s] [NR-eGR] Read 0 other shapes
[11/28 05:42:57     65s] [NR-eGR] #Routing Blockages  : 0
[11/28 05:42:57     65s] [NR-eGR] #Instance Blockages : 508
[11/28 05:42:57     65s] [NR-eGR] #PG Blockages       : 1101
[11/28 05:42:57     65s] [NR-eGR] #Halo Blockages     : 0
[11/28 05:42:57     65s] [NR-eGR] #Boundary Blockages : 0
[11/28 05:42:57     65s] [NR-eGR] #Clock Blockages    : 0
[11/28 05:42:57     65s] [NR-eGR] #Other Blockages    : 0
[11/28 05:42:57     65s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/28 05:42:57     65s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/28 05:42:57     65s] [NR-eGR] Read 479 nets ( ignored 0 )
[11/28 05:42:57     65s] (I)      early_global_route_priority property id does not exist.
[11/28 05:42:57     66s] (I)      Read Num Blocks=1609  Num Prerouted Wires=0  Num CS=0
[11/28 05:42:57     66s] (I)      Layer 1 (V) : #blockages 1091 : #preroutes 0
[11/28 05:42:57     66s] (I)      Layer 2 (H) : #blockages 28 : #preroutes 0
[11/28 05:42:57     66s] (I)      Layer 3 (V) : #blockages 474 : #preroutes 0
[11/28 05:42:57     66s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[11/28 05:42:57     66s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/28 05:42:57     66s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/28 05:42:57     66s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/28 05:42:57     66s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/28 05:42:57     66s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/28 05:42:57     66s] (I)      Layer 10 (H) : #blockages 16 : #preroutes 0
[11/28 05:42:57     66s] (I)      Number of ignored nets                =      0
[11/28 05:42:57     66s] (I)      Number of connected nets              =      0
[11/28 05:42:57     66s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/28 05:42:57     66s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/28 05:42:57     66s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/28 05:42:57     66s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/28 05:42:57     66s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 05:42:57     66s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/28 05:42:57     66s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/28 05:42:57     66s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 05:42:57     66s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 05:42:57     66s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/28 05:42:57     66s] (I)      Ndr track 0 does not exist
[11/28 05:42:58     66s] (I)      ---------------------Grid Graph Info--------------------
[11/28 05:42:58     66s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/28 05:42:58     66s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/28 05:42:58     66s] (I)      Site width          :   400  (dbu)
[11/28 05:42:58     66s] (I)      Row height          :  3420  (dbu)
[11/28 05:42:58     66s] (I)      GCell row height    :  3420  (dbu)
[11/28 05:42:58     66s] (I)      GCell width         :  3420  (dbu)
[11/28 05:42:58     66s] (I)      GCell height        :  3420  (dbu)
[11/28 05:42:58     66s] (I)      Grid                :   468   468    11
[11/28 05:42:58     66s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/28 05:42:58     66s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/28 05:42:58     66s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/28 05:42:58     66s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/28 05:42:58     66s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/28 05:42:58     66s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/28 05:42:58     66s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/28 05:42:58     66s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/28 05:42:58     66s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/28 05:42:58     66s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/28 05:42:58     66s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/28 05:42:58     66s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/28 05:42:58     66s] (I)      --------------------------------------------------------
[11/28 05:42:58     66s] 
[11/28 05:42:58     66s] [NR-eGR] ============ Routing rule table ============
[11/28 05:42:58     66s] [NR-eGR] Rule id: 0  Nets: 475
[11/28 05:42:58     66s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/28 05:42:58     66s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/28 05:42:58     66s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/28 05:42:58     66s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:42:58     66s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:42:58     66s] [NR-eGR] ========================================
[11/28 05:42:58     66s] [NR-eGR] 
[11/28 05:42:58     66s] (I)      =============== Blocked Tracks ===============
[11/28 05:42:58     66s] (I)      +-------+---------+----------+---------------+
[11/28 05:42:58     66s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/28 05:42:58     66s] (I)      +-------+---------+----------+---------------+
[11/28 05:42:58     66s] (I)      |     1 |       0 |        0 |         0.00% |
[11/28 05:42:58     66s] (I)      |     2 | 1872000 |    41232 |         2.20% |
[11/28 05:42:58     66s] (I)      |     3 | 1970748 |     2585 |         0.13% |
[11/28 05:42:58     66s] (I)      |     4 | 1872000 |    88206 |         4.71% |
[11/28 05:42:58     66s] (I)      |     5 | 1970748 |        0 |         0.00% |
[11/28 05:42:58     66s] (I)      |     6 | 1872000 |        0 |         0.00% |
[11/28 05:42:58     66s] (I)      |     7 | 1970748 |        0 |         0.00% |
[11/28 05:42:58     66s] (I)      |     8 | 1872000 |        0 |         0.00% |
[11/28 05:42:58     66s] (I)      |     9 | 1970748 |        0 |         0.00% |
[11/28 05:42:58     66s] (I)      |    10 |  748332 |        0 |         0.00% |
[11/28 05:42:58     66s] (I)      |    11 |  788112 |      395 |         0.05% |
[11/28 05:42:58     66s] (I)      +-------+---------+----------+---------------+
[11/28 05:42:58     66s] (I)      Finished Import and model ( CPU: 1.05 sec, Real: 0.93 sec, Curr Mem: 1636.22 MB )
[11/28 05:42:58     66s] (I)      Reset routing kernel
[11/28 05:42:58     66s] (I)      Started Global Routing ( Curr Mem: 1636.22 MB )
[11/28 05:42:58     66s] (I)      totalPins=5112  totalGlobalPin=5055 (98.88%)
[11/28 05:42:58     67s] (I)      total 2D Cap : 16787331 = (8668582 H, 8118749 V)
[11/28 05:42:58     67s] [NR-eGR] Layer group 1: route 475 net(s) in layer range [2, 11]
[11/28 05:42:58     67s] (I)      
[11/28 05:42:58     67s] (I)      ============  Phase 1a Route ============
[11/28 05:42:58     67s] (I)      Usage: 7526 = (3301 H, 4225 V) = (0.04% H, 0.05% V) = (5.645e+03um H, 7.225e+03um V)
[11/28 05:42:58     67s] (I)      
[11/28 05:42:58     67s] (I)      ============  Phase 1b Route ============
[11/28 05:42:58     67s] (I)      Usage: 7526 = (3301 H, 4225 V) = (0.04% H, 0.05% V) = (5.645e+03um H, 7.225e+03um V)
[11/28 05:42:58     67s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.286946e+04um
[11/28 05:42:58     67s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/28 05:42:58     67s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/28 05:42:58     67s] (I)      
[11/28 05:42:58     67s] (I)      ============  Phase 1c Route ============
[11/28 05:42:58     67s] (I)      Usage: 7526 = (3301 H, 4225 V) = (0.04% H, 0.05% V) = (5.645e+03um H, 7.225e+03um V)
[11/28 05:42:58     67s] (I)      
[11/28 05:42:58     67s] (I)      ============  Phase 1d Route ============
[11/28 05:42:58     67s] (I)      Usage: 7526 = (3301 H, 4225 V) = (0.04% H, 0.05% V) = (5.645e+03um H, 7.225e+03um V)
[11/28 05:42:58     67s] (I)      
[11/28 05:42:58     67s] (I)      ============  Phase 1e Route ============
[11/28 05:42:58     67s] (I)      Usage: 7526 = (3301 H, 4225 V) = (0.04% H, 0.05% V) = (5.645e+03um H, 7.225e+03um V)
[11/28 05:42:58     67s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.286946e+04um
[11/28 05:42:58     67s] (I)      
[11/28 05:42:58     67s] (I)      ============  Phase 1l Route ============
[11/28 05:42:58     67s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/28 05:42:58     67s] (I)      Layer  2:    1827055      4959         0       31302     1837352    ( 1.68%) 
[11/28 05:42:58     67s] (I)      Layer  3:    1964392      3296         0         864     1966140    ( 0.04%) 
[11/28 05:42:58     67s] (I)      Layer  4:    1793165        24         0       50838     1817816    ( 2.72%) 
[11/28 05:42:58     67s] (I)      Layer  5:    1966537         0         0           0     1967004    ( 0.00%) 
[11/28 05:42:58     67s] (I)      Layer  6:    1868000         0         0           0     1868654    ( 0.00%) 
[11/28 05:42:58     67s] (I)      Layer  7:    1966537         0         0           0     1967004    ( 0.00%) 
[11/28 05:42:58     67s] (I)      Layer  8:    1868000         0         0           0     1868654    ( 0.00%) 
[11/28 05:42:58     67s] (I)      Layer  9:    1966537         0         0           0     1967004    ( 0.00%) 
[11/28 05:42:58     67s] (I)      Layer 10:     746733         0         0           0      747462    ( 0.00%) 
[11/28 05:42:58     67s] (I)      Layer 11:     786140         0         0         101      786701    ( 0.01%) 
[11/28 05:42:58     67s] (I)      Total:      16753096      8279         0       83103    16793786    ( 0.49%) 
[11/28 05:42:58     67s] (I)      
[11/28 05:42:58     67s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 05:42:58     67s] [NR-eGR]                        OverCon            
[11/28 05:42:58     67s] [NR-eGR]                         #Gcell     %Gcell
[11/28 05:42:58     67s] [NR-eGR]        Layer             (1-0)    OverCon
[11/28 05:42:58     67s] [NR-eGR] ----------------------------------------------
[11/28 05:42:58     67s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/28 05:42:58     67s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/28 05:42:58     67s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/28 05:42:58     67s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/28 05:42:58     67s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/28 05:42:58     67s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/28 05:42:58     67s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/28 05:42:58     67s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/28 05:42:58     67s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/28 05:42:58     67s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/28 05:42:58     67s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/28 05:42:58     67s] [NR-eGR] ----------------------------------------------
[11/28 05:42:58     67s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/28 05:42:58     67s] [NR-eGR] 
[11/28 05:42:58     67s] (I)      Finished Global Routing ( CPU: 0.62 sec, Real: 0.62 sec, Curr Mem: 1644.22 MB )
[11/28 05:42:58     67s] (I)      total 2D Cap : 16789549 = (8668662 H, 8120887 V)
[11/28 05:42:59     67s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/28 05:42:59     67s] Early Global Route congestion estimation runtime: 1.82 seconds, mem = 1644.2M
[11/28 05:42:59     67s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.960, REAL:1.821, MEM:1644.2M, EPOCH TIME: 1701150179.000723
[11/28 05:42:59     67s] OPERPROF: Starting HotSpotCal at level 1, MEM:1644.2M, EPOCH TIME: 1701150179.000836
[11/28 05:42:59     67s] [hotspot] +------------+---------------+---------------+
[11/28 05:42:59     67s] [hotspot] |            |   max hotspot | total hotspot |
[11/28 05:42:59     67s] [hotspot] +------------+---------------+---------------+
[11/28 05:42:59     67s] [hotspot] | normalized |          0.00 |          0.00 |
[11/28 05:42:59     67s] [hotspot] +------------+---------------+---------------+
[11/28 05:42:59     67s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/28 05:42:59     67s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/28 05:42:59     67s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.016, MEM:1644.2M, EPOCH TIME: 1701150179.016891
[11/28 05:42:59     67s] Skipped repairing congestion.
[11/28 05:42:59     67s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1644.2M, EPOCH TIME: 1701150179.017106
[11/28 05:42:59     67s] Starting Early Global Route wiring: mem = 1644.2M
[11/28 05:42:59     67s] (I)      ============= Track Assignment ============
[11/28 05:42:59     67s] (I)      Started Track Assignment (1T) ( Curr Mem: 1644.22 MB )
[11/28 05:42:59     67s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/28 05:42:59     67s] (I)      Run Multi-thread track assignment
[11/28 05:42:59     68s] (I)      Finished Track Assignment (1T) ( CPU: 0.49 sec, Real: 0.49 sec, Curr Mem: 1644.22 MB )
[11/28 05:42:59     68s] (I)      Started Export ( Curr Mem: 1644.22 MB )
[11/28 05:42:59     68s] [NR-eGR]                  Length (um)   Vias 
[11/28 05:42:59     68s] [NR-eGR] ------------------------------------
[11/28 05:42:59     68s] [NR-eGR]  Metal1   (1H)             0   5109 
[11/28 05:42:59     68s] [NR-eGR]  Metal2   (2V)          7846   7551 
[11/28 05:42:59     68s] [NR-eGR]  Metal3   (3H)          6180     56 
[11/28 05:42:59     68s] [NR-eGR]  Metal4   (4V)            50      0 
[11/28 05:42:59     68s] [NR-eGR]  Metal5   (5H)             0      0 
[11/28 05:42:59     68s] [NR-eGR]  Metal6   (6V)             0      0 
[11/28 05:42:59     68s] [NR-eGR]  Metal7   (7H)             0      0 
[11/28 05:42:59     68s] [NR-eGR]  Metal8   (8V)             0      0 
[11/28 05:42:59     68s] [NR-eGR]  Metal9   (9H)             0      0 
[11/28 05:42:59     68s] [NR-eGR]  Metal10  (10V)            0      0 
[11/28 05:42:59     68s] [NR-eGR]  Metal11  (11H)            0      0 
[11/28 05:42:59     68s] [NR-eGR] ------------------------------------
[11/28 05:42:59     68s] [NR-eGR]           Total        14076  12716 
[11/28 05:42:59     68s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:42:59     68s] [NR-eGR] Total half perimeter of net bounding box: 4205um
[11/28 05:42:59     68s] [NR-eGR] Total length: 14076um, number of vias: 12716
[11/28 05:42:59     68s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:42:59     68s] [NR-eGR] Total eGR-routed clock nets wire length: 9046um, number of vias: 8717
[11/28 05:42:59     68s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:42:59     68s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1644.22 MB )
[11/28 05:42:59     68s] Early Global Route wiring runtime: 0.57 seconds, mem = 1598.2M
[11/28 05:42:59     68s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.570, REAL:0.572, MEM:1598.2M, EPOCH TIME: 1701150179.589562
[11/28 05:42:59     68s] Tdgp not successfully inited but do clear! skip clearing
[11/28 05:42:59     68s] End of congRepair (cpu=0:00:02.6, real=0:00:02.0)
[11/28 05:42:59     68s] *** Finishing placeDesign default flow ***
[11/28 05:42:59     68s] **placeDesign ... cpu = 0: 0:26, real = 0: 0:26, mem = 1590.2M **
[11/28 05:42:59     68s] 
[11/28 05:42:59     68s] Optimization is working on the following views:
[11/28 05:42:59     68s]   Setup views: AnalysisView_WC AnalysisView_BC 
[11/28 05:42:59     68s]   Hold  views: AnalysisView_WC AnalysisView_BC 
[11/28 05:42:59     68s] Tdgp not successfully inited but do clear! skip clearing
[11/28 05:42:59     68s] 
[11/28 05:42:59     68s] *** Summary of all messages that are not suppressed in this session:
[11/28 05:42:59     68s] Severity  ID               Count  Summary                                  
[11/28 05:42:59     68s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/28 05:42:59     68s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/28 05:42:59     68s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/28 05:42:59     68s] *** Message Summary: 4 warning(s), 0 error(s)
[11/28 05:42:59     68s] 
[11/28 05:42:59     68s] <CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
[11/28 05:42:59     68s] <CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
[11/28 05:43:00     68s] <CMD> checkPlace
[11/28 05:43:00     68s] OPERPROF: Starting checkPlace at level 1, MEM:1590.2M, EPOCH TIME: 1701150180.002565
[11/28 05:43:00     68s] z: 2, totalTracks: 1
[11/28 05:43:00     68s] z: 4, totalTracks: 1
[11/28 05:43:00     68s] z: 6, totalTracks: 1
[11/28 05:43:00     68s] z: 8, totalTracks: 1
[11/28 05:43:00     68s] #spOpts: N=45 hrOri=1 hrSnap=1 
[11/28 05:43:00     68s] All LLGs are deleted
[11/28 05:43:00     68s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1590.2M, EPOCH TIME: 1701150180.041649
[11/28 05:43:00     68s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1590.2M, EPOCH TIME: 1701150180.042375
[11/28 05:43:00     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1590.2M, EPOCH TIME: 1701150180.042620
[11/28 05:43:00     68s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1590.2M, EPOCH TIME: 1701150180.064362
[11/28 05:43:00     68s] Core basic site is CoreSite
[11/28 05:43:00     69s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1590.2M, EPOCH TIME: 1701150180.205024
[11/28 05:43:00     69s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.020, MEM:1590.2M, EPOCH TIME: 1701150180.225082
[11/28 05:43:00     69s] SiteArray: non-trimmed site array dimensions = 128 x 1100
[11/28 05:43:00     69s] SiteArray: use 655,360 bytes
[11/28 05:43:00     69s] SiteArray: current memory after site array memory allocation 1590.2M
[11/28 05:43:00     69s] SiteArray: FP blocked sites are writable
[11/28 05:43:00     69s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 05:43:00     69s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1590.2M, EPOCH TIME: 1701150180.229375
[11/28 05:43:00     69s] Process 30657 wires and vias for routing blockage and capacity analysis
[11/28 05:43:00     69s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.040, REAL:0.046, MEM:1590.2M, EPOCH TIME: 1701150180.275781
[11/28 05:43:00     69s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.240, REAL:0.229, MEM:1590.2M, EPOCH TIME: 1701150180.293773
[11/28 05:43:00     69s] 
[11/28 05:43:00     69s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:43:00     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.260, REAL:0.252, MEM:1590.2M, EPOCH TIME: 1701150180.294868
[11/28 05:43:00     69s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1590.2M, EPOCH TIME: 1701150180.312941
[11/28 05:43:00     69s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[11/28 05:43:00     69s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1590.2M, EPOCH TIME: 1701150180.313815
[11/28 05:43:00     69s] Begin checking placement ... (start mem=1590.2M, init mem=1590.2M)
[11/28 05:43:00     69s] Begin checking exclusive groups violation ...
[11/28 05:43:00     69s] There are 0 groups to check, max #box is 0, total #box is 0
[11/28 05:43:00     69s] Finished checking exclusive groups violations. Found 0 Vio.
[11/28 05:43:00     69s] 
[11/28 05:43:00     69s] Running CheckPlace using 1 thread in normal mode...
[11/28 05:43:00     69s] 
[11/28 05:43:00     69s] ...checkPlace normal is done!
[11/28 05:43:00     69s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1590.2M, EPOCH TIME: 1701150180.654958
[11/28 05:43:00     69s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1590.2M, EPOCH TIME: 1701150180.657106
[11/28 05:43:00     69s] *info: Placed = 3707          
[11/28 05:43:00     69s] *info: Unplaced = 0           
[11/28 05:43:00     69s] Placement Density:43.00%(20707/48154)
[11/28 05:43:00     69s] Placement Density (including fixed std cells):43.00%(20707/48154)
[11/28 05:43:00     69s] All LLGs are deleted
[11/28 05:43:00     69s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1590.2M, EPOCH TIME: 1701150180.675864
[11/28 05:43:00     69s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1590.2M, EPOCH TIME: 1701150180.677231
[11/28 05:43:00     69s] Finished checkPlace (total: cpu=0:00:00.7, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=1590.2M)
[11/28 05:43:00     69s] OPERPROF: Finished checkPlace at level 1, CPU:0.680, REAL:0.689, MEM:1590.2M, EPOCH TIME: 1701150180.691113
[11/28 05:43:00     69s] <CMD> checkPinAssignment -report_violating_pin
[11/28 05:43:00     69s] #% Begin checkPinAssignment (date=11/28 05:43:00, mem=1242.7M)
[11/28 05:43:00     69s] Checking pins of top cell risc_v_Pad_Frame ... completed
[11/28 05:43:00     69s] 
[11/28 05:43:00     69s] ==================================================================================================================================
[11/28 05:43:00     69s]                                                     checkPinAssignment Summary
[11/28 05:43:00     69s] ==================================================================================================================================
[11/28 05:43:00     69s] Partition          | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[11/28 05:43:00     69s] ==================================================================================================================================
[11/28 05:43:00     69s] risc_v_Pad_Frame   |     4 |      0 |      0 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[11/28 05:43:00     69s] ==================================================================================================================================
[11/28 05:43:00     69s] TOTAL              |     4 |      0 |      0 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[11/28 05:43:00     69s] ==================================================================================================================================
[11/28 05:43:01     69s] #% End checkPinAssignment (date=11/28 05:43:00, total cpu=0:00:00.2, real=0:00:01.0, peak res=1244.7M, current mem=1244.7M)
[11/28 05:43:01     69s] ... finished Design Placement
[11/28 05:43:01     69s] Timing the design before Clock Tree 
[11/28 05:43:01     69s] <CMD> setAnalysisMode -analysisType onChipVariation
[11/28 05:43:01     70s] <CMD> timeDesign -preCTS -prefix preCTS_setup
[11/28 05:43:01     70s] AAE DB initialization (MEM=1590.22 CPU=0:00:00.1 REAL=0:00:00.0) 
[11/28 05:43:01     70s] #optDebug: fT-S <1 1 0 0 0>
[11/28 05:43:01     70s] Setting timing_disable_library_data_to_data_checks to 'true'.
[11/28 05:43:01     70s] Setting timing_disable_user_data_to_data_checks to 'true'.
[11/28 05:43:01     70s] *** timeDesign #1 [begin] : totSession cpu/real = 0:01:10.2/0:02:02.9 (0.6), mem = 1590.2M
[11/28 05:43:01     70s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1590.2M, EPOCH TIME: 1701150181.836020
[11/28 05:43:01     70s] All LLGs are deleted
[11/28 05:43:01     70s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1590.2M, EPOCH TIME: 1701150181.836216
[11/28 05:43:01     70s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1590.2M, EPOCH TIME: 1701150181.836349
[11/28 05:43:01     70s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1590.2M, EPOCH TIME: 1701150181.836490
[11/28 05:43:01     70s] Start to check current routing status for nets...
[11/28 05:43:01     70s] All nets are already routed correctly.
[11/28 05:43:01     70s] End to check current routing status for nets (mem=1590.2M)
[11/28 05:43:01     70s] Extraction called for design 'risc_v_Pad_Frame' of instances=3731 and nets=4622 using extraction engine 'preRoute' .
[11/28 05:43:01     70s] PreRoute RC Extraction called for design risc_v_Pad_Frame.
[11/28 05:43:01     70s] RC Extraction called in multi-corner(2) mode.
[11/28 05:43:01     70s] RCMode: PreRoute
[11/28 05:43:01     70s]       RC Corner Indexes            0       1   
[11/28 05:43:01     70s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/28 05:43:01     70s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/28 05:43:01     70s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/28 05:43:01     70s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/28 05:43:01     70s] Shrink Factor                : 1.00000
[11/28 05:43:01     70s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/28 05:43:01     70s] Using Quantus QRC technology file ...
[11/28 05:43:01     70s] 
[11/28 05:43:01     70s] Trim Metal Layers:
[11/28 05:43:01     70s] LayerId::1 widthSet size::1
[11/28 05:43:01     70s] LayerId::2 widthSet size::1
[11/28 05:43:01     70s] LayerId::3 widthSet size::1
[11/28 05:43:01     70s] LayerId::4 widthSet size::1
[11/28 05:43:01     70s] LayerId::5 widthSet size::1
[11/28 05:43:01     70s] LayerId::6 widthSet size::1
[11/28 05:43:01     70s] LayerId::7 widthSet size::1
[11/28 05:43:01     70s] LayerId::8 widthSet size::1
[11/28 05:43:01     70s] LayerId::9 widthSet size::1
[11/28 05:43:01     70s] LayerId::10 widthSet size::1
[11/28 05:43:01     70s] LayerId::11 widthSet size::1
[11/28 05:43:01     70s] Updating RC grid for preRoute extraction ...
[11/28 05:43:01     70s] eee: pegSigSF::1.070000
[11/28 05:43:01     70s] Initializing multi-corner resistance tables ...
[11/28 05:43:02     70s] eee: l::1 avDens::0.081844 usedTrk::2114.035086 availTrk::25830.000000 sigTrk::2114.035086
[11/28 05:43:02     70s] eee: l::2 avDens::0.035876 usedTrk::726.971347 availTrk::20263.500000 sigTrk::726.971347
[11/28 05:43:02     70s] eee: l::3 avDens::0.029579 usedTrk::367.375439 availTrk::12420.000000 sigTrk::367.375439
[11/28 05:43:02     70s] eee: l::4 avDens::0.010141 usedTrk::152.603217 availTrk::15048.000000 sigTrk::152.603217
[11/28 05:43:02     70s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:43:02     70s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:43:02     70s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:43:02     70s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:43:02     70s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:43:02     70s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:43:02     70s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:43:02     70s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:43:02     71s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.003526 ; aWlH: 0.000000 ; Pmax: 0.804300 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[11/28 05:43:02     71s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1598.227M)
[11/28 05:43:02     71s] Effort level <high> specified for reg2reg path_group
[11/28 05:43:03     71s] All LLGs are deleted
[11/28 05:43:03     71s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1608.3M, EPOCH TIME: 1701150183.100877
[11/28 05:43:03     71s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1608.3M, EPOCH TIME: 1701150183.101506
[11/28 05:43:03     71s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1608.3M, EPOCH TIME: 1701150183.102529
[11/28 05:43:03     71s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1608.3M, EPOCH TIME: 1701150183.120316
[11/28 05:43:03     71s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1608.3M, EPOCH TIME: 1701150183.201553
[11/28 05:43:03     71s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1608.3M, EPOCH TIME: 1701150183.202420
[11/28 05:43:03     71s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1608.3M, EPOCH TIME: 1701150183.217853
[11/28 05:43:03     71s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.010, MEM:1608.3M, EPOCH TIME: 1701150183.227504
[11/28 05:43:03     71s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.109, MEM:1608.3M, EPOCH TIME: 1701150183.229115
[11/28 05:43:03     71s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.128, MEM:1608.3M, EPOCH TIME: 1701150183.230711
[11/28 05:43:03     71s] All LLGs are deleted
[11/28 05:43:03     71s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1608.3M, EPOCH TIME: 1701150183.234371
[11/28 05:43:03     71s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1608.3M, EPOCH TIME: 1701150183.234817
[11/28 05:43:03     71s] Starting delay calculation for Setup views
[11/28 05:43:03     72s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/28 05:43:03     72s] #################################################################################
[11/28 05:43:03     72s] # Design Stage: PreRoute
[11/28 05:43:03     72s] # Design Name: risc_v_Pad_Frame
[11/28 05:43:03     72s] # Design Mode: 45nm
[11/28 05:43:03     72s] # Analysis Mode: MMMC OCV 
[11/28 05:43:03     72s] # Parasitics Mode: No SPEF/RCDB 
[11/28 05:43:03     72s] # Signoff Settings: SI Off 
[11/28 05:43:03     72s] #################################################################################
[11/28 05:43:03     72s] Calculate early delays in OCV mode...
[11/28 05:43:03     72s] Calculate late delays in OCV mode...
[11/28 05:43:03     72s] Calculate early delays in OCV mode...
[11/28 05:43:03     72s] Calculate late delays in OCV mode...
[11/28 05:43:03     72s] Topological Sorting (REAL = 0:00:00.0, MEM = 1606.3M, InitMEM = 1606.3M)
[11/28 05:43:03     72s] Start delay calculation (fullDC) (1 T). (MEM=1606.26)
[11/28 05:43:03     72s] Start AAE Lib Loading. (MEM=1626.27)
[11/28 05:43:03     72s] End AAE Lib Loading. (MEM=1645.35 CPU=0:00:00.1 Real=0:00:00.0)
[11/28 05:43:03     72s] End AAE Lib Interpolated Model. (MEM=1645.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:43:05     74s] Total number of fetched objects 4060
[11/28 05:43:07     76s] Total number of fetched objects 4060
[11/28 05:43:07     76s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[11/28 05:43:08     76s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[11/28 05:43:08     76s] End delay calculation. (MEM=1707.1 CPU=0:00:04.0 REAL=0:00:04.0)
[11/28 05:43:08     77s] End delay calculation (fullDC). (MEM=1670.48 CPU=0:00:04.8 REAL=0:00:05.0)
[11/28 05:43:08     77s] *** CDM Built up (cpu=0:00:05.1  real=0:00:05.0  mem= 1670.5M) ***
[11/28 05:43:08     77s] *** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:05.0 totSessionCpu=0:01:18 mem=1670.5M)
[11/28 05:43:13     79s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.743  |  3.743  |  4.353  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      1 (14)      |   -0.099   |     2 (3533)     |
|   max_fanout   |      3 (3)       |    -269    |      4 (4)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 05:43:13     79s] Density: 43.003%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[11/28 05:43:13     79s] Total CPU time: 9.23 sec
[11/28 05:43:13     79s] Total Real time: 12.0 sec
[11/28 05:43:13     79s] Total Memory Usage: 1643.902344 Mbytes
[11/28 05:43:13     79s] Info: pop threads available for lower-level modules during optimization.
[11/28 05:43:13     79s] *** timeDesign #1 [finish] : cpu/real = 0:00:09.2/0:00:12.5 (0.7), totSession cpu/real = 0:01:19.4/0:02:15.4 (0.6), mem = 1643.9M
[11/28 05:43:13     79s] 
[11/28 05:43:13     79s] =============================================================================================
[11/28 05:43:13     79s]  Final TAT Report for timeDesign #1                                             21.12-s106_1
[11/28 05:43:13     79s] =============================================================================================
[11/28 05:43:13     79s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:43:13     79s] ---------------------------------------------------------------------------------------------
[11/28 05:43:13     79s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:43:13     79s] [ OptSummaryReport       ]      1   0:00:00.2  (   1.4 % )     0:00:10.7 /  0:00:07.4    0.7
[11/28 05:43:13     79s] [ DrvReport              ]      1   0:00:04.2  (  33.6 % )     0:00:04.2 /  0:00:00.9    0.2
[11/28 05:43:13     79s] [ ExtractRC              ]      1   0:00:00.5  (   3.8 % )     0:00:00.5 /  0:00:00.5    1.0
[11/28 05:43:13     79s] [ TimingUpdate           ]      1   0:00:00.4  (   3.4 % )     0:00:05.7 /  0:00:05.7    1.0
[11/28 05:43:13     79s] [ FullDelayCalc          ]      1   0:00:05.3  (  42.2 % )     0:00:05.3 /  0:00:05.3    1.0
[11/28 05:43:13     79s] [ TimingReport           ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.2    1.1
[11/28 05:43:13     79s] [ GenerateReports        ]      1   0:00:00.5  (   3.8 % )     0:00:00.5 /  0:00:00.5    1.0
[11/28 05:43:13     79s] [ MISC                   ]          0:00:01.3  (  10.6 % )     0:00:01.3 /  0:00:01.3    1.0
[11/28 05:43:13     79s] ---------------------------------------------------------------------------------------------
[11/28 05:43:13     79s]  timeDesign #1 TOTAL                0:00:12.5  ( 100.0 % )     0:00:12.5 /  0:00:09.2    0.7
[11/28 05:43:13     79s] ---------------------------------------------------------------------------------------------
[11/28 05:43:13     79s] 
[11/28 05:43:13     79s] <CMD> timeDesign -preCTS -prefix preCTS_hold -hold
[11/28 05:43:14     79s] *** timeDesign #2 [begin] : totSession cpu/real = 0:01:19.4/0:02:15.5 (0.6), mem = 1643.9M
[11/28 05:43:14     79s] 
[11/28 05:43:14     79s] TimeStamp Deleting Cell Server Begin ...
[11/28 05:43:14     79s] 
[11/28 05:43:14     79s] TimeStamp Deleting Cell Server End ...
[11/28 05:43:14     79s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1608.9M, EPOCH TIME: 1701150194.291279
[11/28 05:43:14     79s] All LLGs are deleted
[11/28 05:43:14     79s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1608.9M, EPOCH TIME: 1701150194.291488
[11/28 05:43:14     79s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1608.9M, EPOCH TIME: 1701150194.291609
[11/28 05:43:14     79s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1608.9M, EPOCH TIME: 1701150194.291804
[11/28 05:43:14     79s] Start to check current routing status for nets...
[11/28 05:43:14     79s] All nets are already routed correctly.
[11/28 05:43:14     79s] End to check current routing status for nets (mem=1608.9M)
[11/28 05:43:14     79s] Effort level <high> specified for reg2reg path_group
[11/28 05:43:15     80s] All LLGs are deleted
[11/28 05:43:15     80s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1618.9M, EPOCH TIME: 1701150195.067393
[11/28 05:43:15     80s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1618.9M, EPOCH TIME: 1701150195.067873
[11/28 05:43:15     80s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1618.9M, EPOCH TIME: 1701150195.080989
[11/28 05:43:15     80s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1618.9M, EPOCH TIME: 1701150195.082571
[11/28 05:43:15     80s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1618.9M, EPOCH TIME: 1701150195.154764
[11/28 05:43:15     80s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1618.9M, EPOCH TIME: 1701150195.155626
[11/28 05:43:15     80s] Fast DP-INIT is on for default
[11/28 05:43:15     80s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.089, MEM:1618.9M, EPOCH TIME: 1701150195.171916
[11/28 05:43:15     80s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.093, MEM:1618.9M, EPOCH TIME: 1701150195.173490
[11/28 05:43:15     80s] All LLGs are deleted
[11/28 05:43:15     80s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1618.9M, EPOCH TIME: 1701150195.176667
[11/28 05:43:15     80s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.020, REAL:0.017, MEM:1618.9M, EPOCH TIME: 1701150195.193358
[11/28 05:43:15     80s] Starting delay calculation for Hold views
[11/28 05:43:15     80s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/28 05:43:15     80s] #################################################################################
[11/28 05:43:15     80s] # Design Stage: PreRoute
[11/28 05:43:15     80s] # Design Name: risc_v_Pad_Frame
[11/28 05:43:15     80s] # Design Mode: 45nm
[11/28 05:43:15     80s] # Analysis Mode: MMMC OCV 
[11/28 05:43:15     80s] # Parasitics Mode: No SPEF/RCDB 
[11/28 05:43:15     80s] # Signoff Settings: SI Off 
[11/28 05:43:15     80s] #################################################################################
[11/28 05:43:15     80s] Calculate late delays in OCV mode...
[11/28 05:43:15     80s] Calculate early delays in OCV mode...
[11/28 05:43:15     80s] Calculate late delays in OCV mode...
[11/28 05:43:15     80s] Calculate early delays in OCV mode...
[11/28 05:43:15     80s] Topological Sorting (REAL = 0:00:00.0, MEM = 1616.9M, InitMEM = 1616.9M)
[11/28 05:43:15     81s] Start delay calculation (fullDC) (1 T). (MEM=1616.93)
[11/28 05:43:15     81s] End AAE Lib Interpolated Model. (MEM=1636.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:43:17     82s] Total number of fetched objects 4060
[11/28 05:43:19     84s] Total number of fetched objects 4060
[11/28 05:43:19     84s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[11/28 05:43:19     85s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[11/28 05:43:19     85s] End delay calculation. (MEM=1673.89 CPU=0:00:03.8 REAL=0:00:03.0)
[11/28 05:43:19     85s] End delay calculation (fullDC). (MEM=1673.89 CPU=0:00:04.3 REAL=0:00:04.0)
[11/28 05:43:19     85s] *** CDM Built up (cpu=0:00:04.6  real=0:00:04.0  mem= 1673.9M) ***
[11/28 05:43:19     85s] Turning on fast DC mode.
[11/28 05:43:20     85s] *** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:01:26 mem=1673.9M)
[11/28 05:43:20     86s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.167  | -0.024  | -0.167  |
|           TNS (ns):| -13.157 | -3.520  | -9.637  |
|    Violating Paths:|   267   |   204   |   63    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 05:43:20     86s] Density: 43.003%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[11/28 05:43:21     86s] Total CPU time: 7.23 sec
[11/28 05:43:21     86s] Total Real time: 8.0 sec
[11/28 05:43:21     86s] Total Memory Usage: 1598.878906 Mbytes
[11/28 05:43:21     86s] *** timeDesign #2 [finish] : cpu/real = 0:00:07.2/0:00:07.2 (1.0), totSession cpu/real = 0:01:26.6/0:02:22.7 (0.6), mem = 1598.9M
[11/28 05:43:21     86s] 
[11/28 05:43:21     86s] =============================================================================================
[11/28 05:43:21     86s]  Final TAT Report for timeDesign #2                                             21.12-s106_1
[11/28 05:43:21     86s] =============================================================================================
[11/28 05:43:21     86s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:43:21     86s] ---------------------------------------------------------------------------------------------
[11/28 05:43:21     86s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:43:21     86s] [ OptSummaryReport       ]      1   0:00:00.2  (   2.3 % )     0:00:05.9 /  0:00:05.9    1.0
[11/28 05:43:21     86s] [ TimingUpdate           ]      1   0:00:00.5  (   6.5 % )     0:00:05.2 /  0:00:05.2    1.0
[11/28 05:43:21     86s] [ FullDelayCalc          ]      1   0:00:04.7  (  65.7 % )     0:00:04.7 /  0:00:04.8    1.0
[11/28 05:43:21     86s] [ TimingReport           ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 05:43:21     86s] [ GenerateReports        ]      1   0:00:00.4  (   5.3 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 05:43:21     86s] [ MISC                   ]          0:00:01.3  (  18.3 % )     0:00:01.3 /  0:00:01.3    1.0
[11/28 05:43:21     86s] ---------------------------------------------------------------------------------------------
[11/28 05:43:21     86s]  timeDesign #2 TOTAL                0:00:07.2  ( 100.0 % )     0:00:07.2 /  0:00:07.2    1.0
[11/28 05:43:21     86s] ---------------------------------------------------------------------------------------------
[11/28 05:43:21     86s] 
[11/28 05:43:21     86s] <CMD> set_ccopt_property buffer_cells {CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20}
[11/28 05:43:21     86s] <CMD> set_ccopt_property inverter_cells {CLKINVX1 CLKINVX2     CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20}
[11/28 05:43:21     86s] <CMD> set_ccopt_property target_max_trans 100ps
[11/28 05:43:21     86s] <CMD> create_ccopt_clock_tree_spec -file risc_v_Pad_Frame_ccopt_CTS.spec
[11/28 05:43:21     86s] Creating clock tree spec for modes (timing configs): ConstraintMode_WC ConstraintMode_BC
[11/28 05:43:21     86s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/28 05:43:21     86s] 
[11/28 05:43:21     86s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 05:43:21     86s] Summary for sequential cells identification: 
[11/28 05:43:21     86s]   Identified SBFF number: 104
[11/28 05:43:21     86s]   Identified MBFF number: 16
[11/28 05:43:21     86s]   Identified SB Latch number: 0
[11/28 05:43:21     86s]   Identified MB Latch number: 0
[11/28 05:43:21     86s]   Not identified SBFF number: 16
[11/28 05:43:21     86s]   Not identified MBFF number: 0
[11/28 05:43:21     86s]   Not identified SB Latch number: 0
[11/28 05:43:21     86s]   Not identified MB Latch number: 0
[11/28 05:43:21     86s]   Number of sequential cells which are not FFs: 32
[11/28 05:43:21     86s]  Visiting view : AnalysisView_WC
[11/28 05:43:21     86s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:43:21     86s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:43:21     86s]  Visiting view : AnalysisView_BC
[11/28 05:43:21     86s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/28 05:43:21     86s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:43:21     86s]  Visiting view : AnalysisView_WC
[11/28 05:43:21     86s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:43:21     86s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:43:21     86s]  Visiting view : AnalysisView_BC
[11/28 05:43:21     86s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/28 05:43:21     86s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:43:21     86s] TLC MultiMap info (StdDelay):
[11/28 05:43:21     86s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[11/28 05:43:21     86s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/28 05:43:21     86s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/28 05:43:21     86s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[11/28 05:43:21     86s]  Setting StdDelay to: 38ps
[11/28 05:43:21     86s] 
[11/28 05:43:21     86s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 05:43:21     86s] Reset timing graph...
[11/28 05:43:21     86s] Ignoring AAE DB Resetting ...
[11/28 05:43:21     86s] Reset timing graph done.
[11/28 05:43:21     86s] Ignoring AAE DB Resetting ...
[11/28 05:43:22     87s] Analyzing clock structure...
[11/28 05:43:23     88s] Analyzing clock structure done.
[11/28 05:43:23     88s] Reset timing graph...
[11/28 05:43:23     88s] Ignoring AAE DB Resetting ...
[11/28 05:43:23     88s] Reset timing graph done.
[11/28 05:43:23     88s] Wrote: risc_v_Pad_Frame_ccopt_CTS.spec
[11/28 05:43:23     88s] <CMD> get_ccopt_clock_trees
[11/28 05:43:23     88s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[11/28 05:43:23     88s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[11/28 05:43:23     88s] <CMD> create_ccopt_clock_tree -name My_CLK -source clk -no_skew_group
[11/28 05:43:23     88s] Extracting original clock gating for My_CLK...
[11/28 05:43:23     89s]   clock_tree My_CLK contains 3519 sinks and 0 clock gates.
[11/28 05:43:23     89s] Extracting original clock gating for My_CLK done.
[11/28 05:43:23     89s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_WC -early -clock_tree My_CLK 0.400
[11/28 05:43:23     89s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_WC -late -clock_tree My_CLK 0.550
[11/28 05:43:23     89s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_BC -early -clock_tree My_CLK 0.400
[11/28 05:43:23     89s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_BC -late -clock_tree My_CLK 0.550
[11/28 05:43:23     89s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -early -rise -clock_tree My_CLK 0.200
[11/28 05:43:23     89s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -early -fall -clock_tree My_CLK 0.150
[11/28 05:43:23     89s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -late -rise -clock_tree My_CLK 0.200
[11/28 05:43:23     89s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -late -fall -clock_tree My_CLK 0.150
[11/28 05:43:23     89s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -early -rise -clock_tree My_CLK 0.200
[11/28 05:43:23     89s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -early -fall -clock_tree My_CLK 0.150
[11/28 05:43:23     89s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -late -rise -clock_tree My_CLK 0.200
[11/28 05:43:23     89s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -late -fall -clock_tree My_CLK 0.150
[11/28 05:43:23     89s] <CMD> set_ccopt_property clock_period -pin clk 10
[11/28 05:43:23     89s] <CMD> set_ccopt_property timing_connectivity_info {}
[11/28 05:43:23     89s] <CMD> create_ccopt_skew_group -name My_CLK/ConstraintMode_WC -sources clk -auto_sinks
[11/28 05:43:23     89s] The skew group My_CLK/ConstraintMode_WC was created. It contains 3519 sinks and 1 sources.
[11/28 05:43:23     89s] <CMD> set_ccopt_property include_source_latency -skew_group My_CLK/ConstraintMode_WC true
[11/28 05:43:23     89s] <CMD> set_ccopt_property target_insertion_delay -skew_group My_CLK/ConstraintMode_WC 0.600
[11/28 05:43:23     89s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group My_CLK/ConstraintMode_WC My_CLK
[11/28 05:43:23     89s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group My_CLK/ConstraintMode_WC ConstraintMode_WC
[11/28 05:43:23     89s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group My_CLK/ConstraintMode_WC DelayCorner_WC
[11/28 05:43:23     89s] <CMD> create_ccopt_skew_group -name My_CLK/ConstraintMode_BC -sources clk -auto_sinks
[11/28 05:43:23     89s] The skew group My_CLK/ConstraintMode_BC was created. It contains 3519 sinks and 1 sources.
[11/28 05:43:23     89s] <CMD> set_ccopt_property include_source_latency -skew_group My_CLK/ConstraintMode_BC true
[11/28 05:43:23     89s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group My_CLK/ConstraintMode_BC My_CLK
[11/28 05:43:23     89s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group My_CLK/ConstraintMode_BC ConstraintMode_BC
[11/28 05:43:23     89s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group My_CLK/ConstraintMode_BC DelayCorner_BC
[11/28 05:43:23     89s] <CMD> check_ccopt_clock_tree_convergence
[11/28 05:43:23     89s] Checking clock tree convergence...
[11/28 05:43:24     89s] Checking clock tree convergence done.
[11/28 05:43:24     89s] <CMD> get_ccopt_property auto_design_state_for_ilms
[11/28 05:43:24     89s] <CMD> ccopt_design
[11/28 05:43:24     89s] #% Begin ccopt_design (date=11/28 05:43:24, mem=1255.6M)
[11/28 05:43:24     89s] Turning off fast DC mode.
[11/28 05:43:24     89s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:01:29.6/0:02:25.6 (0.6), mem = 1598.9M
[11/28 05:43:24     89s] Runtime...
[11/28 05:43:24     89s] **INFO: User's settings:
[11/28 05:43:24     89s] setNanoRouteMode -extractThirdPartyCompatible       false
[11/28 05:43:24     89s] setDesignMode -process                              45
[11/28 05:43:24     89s] setExtractRCMode -coupling_c_th                     0.1
[11/28 05:43:24     89s] setExtractRCMode -engine                            preRoute
[11/28 05:43:24     89s] setExtractRCMode -relative_c_th                     1
[11/28 05:43:24     89s] setExtractRCMode -total_c_th                        0
[11/28 05:43:24     89s] setDelayCalMode -enable_high_fanout                 true
[11/28 05:43:24     89s] setDelayCalMode -engine                             aae
[11/28 05:43:24     89s] setDelayCalMode -ignoreNetLoad                      false
[11/28 05:43:24     89s] setDelayCalMode -socv_accuracy_mode                 low
[11/28 05:43:24     89s] setOptMode -preserveAllSequential                   true
[11/28 05:43:24     89s] setPlaceMode -honorSoftBlockage                     true
[11/28 05:43:24     89s] setPlaceMode -place_design_floorplan_mode           false
[11/28 05:43:24     89s] setPlaceMode -place_detail_check_route              true
[11/28 05:43:24     89s] setPlaceMode -place_detail_preserve_routing         true
[11/28 05:43:24     89s] setPlaceMode -place_detail_remove_affected_routing  true
[11/28 05:43:24     89s] setPlaceMode -place_detail_swap_eeq_cells           false
[11/28 05:43:24     89s] setPlaceMode -place_global_clock_gate_aware         true
[11/28 05:43:24     89s] setPlaceMode -place_global_cong_effort              high
[11/28 05:43:24     89s] setPlaceMode -place_global_ignore_scan              true
[11/28 05:43:24     89s] setPlaceMode -place_global_ignore_spare             false
[11/28 05:43:24     89s] setPlaceMode -place_global_module_aware_spare       false
[11/28 05:43:24     89s] setPlaceMode -place_global_place_io_pins            true
[11/28 05:43:24     89s] setPlaceMode -place_global_reorder_scan             true
[11/28 05:43:24     89s] setPlaceMode -powerDriven                           false
[11/28 05:43:24     89s] setPlaceMode -timingDriven                          true
[11/28 05:43:24     89s] 
[11/28 05:43:24     89s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/28 05:43:24     89s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[11/28 05:43:24     89s] Set place::cacheFPlanSiteMark to 1
[11/28 05:43:24     89s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[11/28 05:43:24     89s] Using CCOpt effort standard.
[11/28 05:43:24     89s] CCOpt::Phase::Initialization...
[11/28 05:43:24     89s] Check Prerequisites...
[11/28 05:43:24     89s] Leaving CCOpt scope - CheckPlace...
[11/28 05:43:24     89s] OPERPROF: Starting checkPlace at level 1, MEM:1598.9M, EPOCH TIME: 1701150204.421367
[11/28 05:43:24     89s] z: 2, totalTracks: 1
[11/28 05:43:24     89s] z: 4, totalTracks: 1
[11/28 05:43:24     89s] z: 6, totalTracks: 1
[11/28 05:43:24     89s] z: 8, totalTracks: 1
[11/28 05:43:24     89s] #spOpts: N=45 hrOri=1 hrSnap=1 
[11/28 05:43:24     89s] All LLGs are deleted
[11/28 05:43:24     89s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1598.9M, EPOCH TIME: 1701150204.466619
[11/28 05:43:24     89s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1598.9M, EPOCH TIME: 1701150204.467328
[11/28 05:43:24     89s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1598.9M, EPOCH TIME: 1701150204.488125
[11/28 05:43:24     89s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1598.9M, EPOCH TIME: 1701150204.490097
[11/28 05:43:24     89s] Core basic site is CoreSite
[11/28 05:43:24     89s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1598.9M, EPOCH TIME: 1701150204.490487
[11/28 05:43:24     89s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.040, REAL:0.044, MEM:1598.9M, EPOCH TIME: 1701150204.534910
[11/28 05:43:24     89s] SiteArray: non-trimmed site array dimensions = 128 x 1100
[11/28 05:43:24     89s] SiteArray: use 655,360 bytes
[11/28 05:43:24     89s] SiteArray: current memory after site array memory allocation 1598.9M
[11/28 05:43:24     89s] SiteArray: FP blocked sites are writable
[11/28 05:43:24     89s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.070, MEM:1598.9M, EPOCH TIME: 1701150204.559655
[11/28 05:43:24     89s] 
[11/28 05:43:24     89s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:43:24     89s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.093, MEM:1598.9M, EPOCH TIME: 1701150204.580979
[11/28 05:43:24     89s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1598.9M, EPOCH TIME: 1701150204.582762
[11/28 05:43:24     89s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[11/28 05:43:24     89s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1598.9M, EPOCH TIME: 1701150204.583585
[11/28 05:43:24     89s] Begin checking placement ... (start mem=1598.9M, init mem=1598.9M)
[11/28 05:43:24     89s] Begin checking exclusive groups violation ...
[11/28 05:43:24     89s] There are 0 groups to check, max #box is 0, total #box is 0
[11/28 05:43:24     89s] Finished checking exclusive groups violations. Found 0 Vio.
[11/28 05:43:24     90s] 
[11/28 05:43:24     90s] Running CheckPlace using 1 thread in normal mode...
[11/28 05:43:24     90s] 
[11/28 05:43:24     90s] ...checkPlace normal is done!
[11/28 05:43:24     90s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1598.9M, EPOCH TIME: 1701150204.774098
[11/28 05:43:24     90s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1598.9M, EPOCH TIME: 1701150204.776011
[11/28 05:43:24     90s] *info: Placed = 3707          
[11/28 05:43:24     90s] *info: Unplaced = 0           
[11/28 05:43:24     90s] Placement Density:43.00%(20707/48154)
[11/28 05:43:24     90s] Placement Density (including fixed std cells):43.00%(20707/48154)
[11/28 05:43:24     90s] All LLGs are deleted
[11/28 05:43:24     90s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1598.9M, EPOCH TIME: 1701150204.781478
[11/28 05:43:24     90s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1598.9M, EPOCH TIME: 1701150204.782922
[11/28 05:43:24     90s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=1598.9M)
[11/28 05:43:24     90s] OPERPROF: Finished checkPlace at level 1, CPU:0.360, REAL:0.363, MEM:1598.9M, EPOCH TIME: 1701150204.784521
[11/28 05:43:24     90s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/28 05:43:24     90s] Innovus will update I/O latencies
[11/28 05:43:24     90s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[11/28 05:43:24     90s] 
[11/28 05:43:24     90s] 
[11/28 05:43:24     90s] 
[11/28 05:43:24     90s] Check Prerequisites done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/28 05:43:24     90s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/28 05:43:24     90s] Info: 1 threads available for lower-level modules during optimization.
[11/28 05:43:24     90s] Executing ccopt post-processing.
[11/28 05:43:24     90s] Synthesizing clock trees with CCOpt...
[11/28 05:43:24     90s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/28 05:43:24     90s] CCOpt::Phase::PreparingToBalance...
[11/28 05:43:24     90s] Leaving CCOpt scope - Initializing power interface...
[11/28 05:43:24     90s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:43:24     90s] 
[11/28 05:43:24     90s] Positive (advancing) pin insertion delays
[11/28 05:43:24     90s] =========================================
[11/28 05:43:24     90s] 
[11/28 05:43:24     90s] Found 0 advancing pin insertion delay (0.000% of 3519 clock tree sinks)
[11/28 05:43:24     90s] 
[11/28 05:43:24     90s] Negative (delaying) pin insertion delays
[11/28 05:43:24     90s] ========================================
[11/28 05:43:24     90s] 
[11/28 05:43:24     90s] Found 0 delaying pin insertion delay (0.000% of 3519 clock tree sinks)
[11/28 05:43:24     90s] Notify start of optimization...
[11/28 05:43:24     90s] Notify start of optimization done.
[11/28 05:43:24     90s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[11/28 05:43:24     90s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1598.9M, EPOCH TIME: 1701150204.867235
[11/28 05:43:24     90s] All LLGs are deleted
[11/28 05:43:24     90s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1598.9M, EPOCH TIME: 1701150204.867426
[11/28 05:43:24     90s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1598.9M, EPOCH TIME: 1701150204.867536
[11/28 05:43:24     90s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1596.9M, EPOCH TIME: 1701150204.867746
[11/28 05:43:24     90s] ### Creating LA Mngr. totSessionCpu=0:01:30 mem=1596.9M
[11/28 05:43:24     90s] ### Creating LA Mngr, finished. totSessionCpu=0:01:30 mem=1596.9M
[11/28 05:43:24     90s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1596.90 MB )
[11/28 05:43:24     90s] (I)      ==================== Layers =====================
[11/28 05:43:24     90s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:43:24     90s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/28 05:43:24     90s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:43:24     90s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/28 05:43:24     90s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/28 05:43:24     90s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/28 05:43:24     90s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/28 05:43:24     90s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/28 05:43:24     90s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/28 05:43:24     90s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/28 05:43:24     90s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/28 05:43:24     90s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/28 05:43:24     90s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/28 05:43:24     90s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/28 05:43:24     90s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/28 05:43:24     90s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/28 05:43:24     90s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/28 05:43:24     90s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/28 05:43:24     90s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/28 05:43:24     90s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/28 05:43:24     90s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/28 05:43:24     90s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/28 05:43:24     90s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/28 05:43:24     90s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/28 05:43:24     90s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/28 05:43:24     90s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:43:24     90s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/28 05:43:24     90s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/28 05:43:24     90s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/28 05:43:24     90s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/28 05:43:24     90s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/28 05:43:24     90s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/28 05:43:24     90s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/28 05:43:24     90s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/28 05:43:24     90s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/28 05:43:24     90s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/28 05:43:24     90s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/28 05:43:24     90s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/28 05:43:24     90s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/28 05:43:24     90s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/28 05:43:24     90s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:43:24     90s] (I)      Started Import and model ( Curr Mem: 1596.90 MB )
[11/28 05:43:24     90s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:43:25     90s] (I)      == Non-default Options ==
[11/28 05:43:25     90s] (I)      Maximum routing layer                              : 11
[11/28 05:43:25     90s] (I)      Number of threads                                  : 1
[11/28 05:43:25     90s] (I)      Method to set GCell size                           : row
[11/28 05:43:25     90s] (I)      Counted 1491 PG shapes. We will not process PG shapes layer by layer.
[11/28 05:43:25     90s] (I)      Use row-based GCell size
[11/28 05:43:25     90s] (I)      Use row-based GCell align
[11/28 05:43:25     90s] (I)      layer 0 area = 80000
[11/28 05:43:25     90s] (I)      layer 1 area = 80000
[11/28 05:43:25     90s] (I)      layer 2 area = 80000
[11/28 05:43:25     90s] (I)      layer 3 area = 80000
[11/28 05:43:25     90s] (I)      layer 4 area = 80000
[11/28 05:43:25     90s] (I)      layer 5 area = 80000
[11/28 05:43:25     90s] (I)      layer 6 area = 80000
[11/28 05:43:25     90s] (I)      layer 7 area = 80000
[11/28 05:43:25     90s] (I)      layer 8 area = 80000
[11/28 05:43:25     90s] (I)      layer 9 area = 400000
[11/28 05:43:25     90s] (I)      layer 10 area = 400000
[11/28 05:43:25     90s] (I)      GCell unit size   : 3420
[11/28 05:43:25     90s] (I)      GCell multiplier  : 1
[11/28 05:43:25     90s] (I)      GCell row height  : 3420
[11/28 05:43:25     90s] (I)      Actual row height : 3420
[11/28 05:43:25     90s] (I)      GCell align ref   : 580000 579880
[11/28 05:43:25     90s] [NR-eGR] Track table information for default rule: 
[11/28 05:43:25     90s] [NR-eGR] Metal1 has single uniform track structure
[11/28 05:43:25     90s] [NR-eGR] Metal2 has single uniform track structure
[11/28 05:43:25     90s] [NR-eGR] Metal3 has single uniform track structure
[11/28 05:43:25     90s] [NR-eGR] Metal4 has single uniform track structure
[11/28 05:43:25     90s] [NR-eGR] Metal5 has single uniform track structure
[11/28 05:43:25     90s] [NR-eGR] Metal6 has single uniform track structure
[11/28 05:43:25     90s] [NR-eGR] Metal7 has single uniform track structure
[11/28 05:43:25     90s] [NR-eGR] Metal8 has single uniform track structure
[11/28 05:43:25     90s] [NR-eGR] Metal9 has single uniform track structure
[11/28 05:43:25     90s] [NR-eGR] Metal10 has single uniform track structure
[11/28 05:43:25     90s] [NR-eGR] Metal11 has single uniform track structure
[11/28 05:43:25     90s] (I)      ==================== Default via =====================
[11/28 05:43:25     90s] (I)      +----+------------------+----------------------------+
[11/28 05:43:25     90s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/28 05:43:25     90s] (I)      +----+------------------+----------------------------+
[11/28 05:43:25     90s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/28 05:43:25     90s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/28 05:43:25     90s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/28 05:43:25     90s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/28 05:43:25     90s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/28 05:43:25     90s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/28 05:43:25     90s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/28 05:43:25     90s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/28 05:43:25     90s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/28 05:43:25     90s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/28 05:43:25     90s] (I)      +----+------------------+----------------------------+
[11/28 05:43:25     90s] [NR-eGR] Read 1101 PG shapes
[11/28 05:43:25     90s] [NR-eGR] Read 0 clock shapes
[11/28 05:43:25     90s] [NR-eGR] Read 0 other shapes
[11/28 05:43:25     90s] [NR-eGR] #Routing Blockages  : 0
[11/28 05:43:25     90s] [NR-eGR] #Instance Blockages : 508
[11/28 05:43:25     90s] [NR-eGR] #PG Blockages       : 1101
[11/28 05:43:25     90s] [NR-eGR] #Halo Blockages     : 0
[11/28 05:43:25     90s] [NR-eGR] #Boundary Blockages : 0
[11/28 05:43:25     90s] [NR-eGR] #Clock Blockages    : 0
[11/28 05:43:25     90s] [NR-eGR] #Other Blockages    : 0
[11/28 05:43:25     90s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/28 05:43:25     90s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/28 05:43:25     90s] [NR-eGR] Read 479 nets ( ignored 0 )
[11/28 05:43:25     90s] (I)      early_global_route_priority property id does not exist.
[11/28 05:43:25     90s] (I)      Read Num Blocks=1609  Num Prerouted Wires=0  Num CS=0
[11/28 05:43:25     90s] (I)      Layer 1 (V) : #blockages 1091 : #preroutes 0
[11/28 05:43:25     90s] (I)      Layer 2 (H) : #blockages 28 : #preroutes 0
[11/28 05:43:25     90s] (I)      Layer 3 (V) : #blockages 474 : #preroutes 0
[11/28 05:43:25     90s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[11/28 05:43:25     90s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/28 05:43:25     90s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/28 05:43:25     91s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/28 05:43:25     91s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/28 05:43:25     91s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/28 05:43:25     91s] (I)      Layer 10 (H) : #blockages 16 : #preroutes 0
[11/28 05:43:25     91s] (I)      Number of ignored nets                =      0
[11/28 05:43:25     91s] (I)      Number of connected nets              =      0
[11/28 05:43:25     91s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/28 05:43:25     91s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/28 05:43:25     91s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/28 05:43:25     91s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/28 05:43:25     91s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 05:43:25     91s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/28 05:43:25     91s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/28 05:43:25     91s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 05:43:25     91s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 05:43:25     91s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/28 05:43:25     91s] (I)      Ndr track 0 does not exist
[11/28 05:43:25     91s] (I)      ---------------------Grid Graph Info--------------------
[11/28 05:43:25     91s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/28 05:43:25     91s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/28 05:43:25     91s] (I)      Site width          :   400  (dbu)
[11/28 05:43:25     91s] (I)      Row height          :  3420  (dbu)
[11/28 05:43:25     91s] (I)      GCell row height    :  3420  (dbu)
[11/28 05:43:25     91s] (I)      GCell width         :  3420  (dbu)
[11/28 05:43:25     91s] (I)      GCell height        :  3420  (dbu)
[11/28 05:43:25     91s] (I)      Grid                :   468   468    11
[11/28 05:43:25     91s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/28 05:43:25     91s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/28 05:43:25     91s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/28 05:43:25     91s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/28 05:43:25     91s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/28 05:43:25     91s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/28 05:43:25     91s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/28 05:43:25     91s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/28 05:43:25     91s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/28 05:43:25     91s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/28 05:43:25     91s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/28 05:43:25     91s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/28 05:43:25     91s] (I)      --------------------------------------------------------
[11/28 05:43:25     91s] 
[11/28 05:43:25     91s] [NR-eGR] ============ Routing rule table ============
[11/28 05:43:25     91s] [NR-eGR] Rule id: 0  Nets: 475
[11/28 05:43:25     91s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/28 05:43:25     91s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/28 05:43:25     91s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/28 05:43:25     91s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:43:25     91s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:43:25     91s] [NR-eGR] ========================================
[11/28 05:43:25     91s] [NR-eGR] 
[11/28 05:43:25     91s] (I)      =============== Blocked Tracks ===============
[11/28 05:43:25     91s] (I)      +-------+---------+----------+---------------+
[11/28 05:43:25     91s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/28 05:43:25     91s] (I)      +-------+---------+----------+---------------+
[11/28 05:43:25     91s] (I)      |     1 |       0 |        0 |         0.00% |
[11/28 05:43:25     91s] (I)      |     2 | 1872000 |    41232 |         2.20% |
[11/28 05:43:25     91s] (I)      |     3 | 1970748 |     2585 |         0.13% |
[11/28 05:43:25     91s] (I)      |     4 | 1872000 |    88206 |         4.71% |
[11/28 05:43:25     91s] (I)      |     5 | 1970748 |        0 |         0.00% |
[11/28 05:43:25     91s] (I)      |     6 | 1872000 |        0 |         0.00% |
[11/28 05:43:25     91s] (I)      |     7 | 1970748 |        0 |         0.00% |
[11/28 05:43:25     91s] (I)      |     8 | 1872000 |        0 |         0.00% |
[11/28 05:43:25     91s] (I)      |     9 | 1970748 |        0 |         0.00% |
[11/28 05:43:25     91s] (I)      |    10 |  748332 |        0 |         0.00% |
[11/28 05:43:25     91s] (I)      |    11 |  788112 |      395 |         0.05% |
[11/28 05:43:25     91s] (I)      +-------+---------+----------+---------------+
[11/28 05:43:25     91s] (I)      Finished Import and model ( CPU: 0.97 sec, Real: 0.98 sec, Curr Mem: 1622.39 MB )
[11/28 05:43:25     91s] (I)      Reset routing kernel
[11/28 05:43:25     91s] (I)      Started Global Routing ( Curr Mem: 1622.39 MB )
[11/28 05:43:25     91s] (I)      totalPins=5112  totalGlobalPin=5055 (98.88%)
[11/28 05:43:26     91s] (I)      total 2D Cap : 16787331 = (8668582 H, 8118749 V)
[11/28 05:43:26     91s] [NR-eGR] Layer group 1: route 475 net(s) in layer range [2, 11]
[11/28 05:43:26     91s] (I)      
[11/28 05:43:26     91s] (I)      ============  Phase 1a Route ============
[11/28 05:43:26     91s] (I)      Usage: 7526 = (3301 H, 4225 V) = (0.04% H, 0.05% V) = (5.645e+03um H, 7.225e+03um V)
[11/28 05:43:26     91s] (I)      
[11/28 05:43:26     91s] (I)      ============  Phase 1b Route ============
[11/28 05:43:26     91s] (I)      Usage: 7526 = (3301 H, 4225 V) = (0.04% H, 0.05% V) = (5.645e+03um H, 7.225e+03um V)
[11/28 05:43:26     91s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.286946e+04um
[11/28 05:43:26     91s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/28 05:43:26     91s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/28 05:43:26     91s] (I)      
[11/28 05:43:26     91s] (I)      ============  Phase 1c Route ============
[11/28 05:43:26     91s] (I)      Usage: 7526 = (3301 H, 4225 V) = (0.04% H, 0.05% V) = (5.645e+03um H, 7.225e+03um V)
[11/28 05:43:26     91s] (I)      
[11/28 05:43:26     91s] (I)      ============  Phase 1d Route ============
[11/28 05:43:26     91s] (I)      Usage: 7526 = (3301 H, 4225 V) = (0.04% H, 0.05% V) = (5.645e+03um H, 7.225e+03um V)
[11/28 05:43:26     91s] (I)      
[11/28 05:43:26     91s] (I)      ============  Phase 1e Route ============
[11/28 05:43:26     91s] (I)      Usage: 7526 = (3301 H, 4225 V) = (0.04% H, 0.05% V) = (5.645e+03um H, 7.225e+03um V)
[11/28 05:43:26     91s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.286946e+04um
[11/28 05:43:26     91s] (I)      
[11/28 05:43:26     91s] (I)      ============  Phase 1l Route ============
[11/28 05:43:26     91s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/28 05:43:26     91s] (I)      Layer  2:    1827055      4959         0       31302     1837352    ( 1.68%) 
[11/28 05:43:26     91s] (I)      Layer  3:    1964392      3296         0         864     1966140    ( 0.04%) 
[11/28 05:43:26     91s] (I)      Layer  4:    1793165        24         0       50838     1817816    ( 2.72%) 
[11/28 05:43:26     91s] (I)      Layer  5:    1966537         0         0           0     1967004    ( 0.00%) 
[11/28 05:43:26     91s] (I)      Layer  6:    1868000         0         0           0     1868654    ( 0.00%) 
[11/28 05:43:26     91s] (I)      Layer  7:    1966537         0         0           0     1967004    ( 0.00%) 
[11/28 05:43:26     91s] (I)      Layer  8:    1868000         0         0           0     1868654    ( 0.00%) 
[11/28 05:43:26     91s] (I)      Layer  9:    1966537         0         0           0     1967004    ( 0.00%) 
[11/28 05:43:26     91s] (I)      Layer 10:     746733         0         0           0      747462    ( 0.00%) 
[11/28 05:43:26     91s] (I)      Layer 11:     786140         0         0         101      786701    ( 0.01%) 
[11/28 05:43:26     91s] (I)      Total:      16753096      8279         0       83103    16793786    ( 0.49%) 
[11/28 05:43:26     91s] (I)      
[11/28 05:43:26     91s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 05:43:26     91s] [NR-eGR]                        OverCon            
[11/28 05:43:26     91s] [NR-eGR]                         #Gcell     %Gcell
[11/28 05:43:26     91s] [NR-eGR]        Layer             (1-0)    OverCon
[11/28 05:43:26     91s] [NR-eGR] ----------------------------------------------
[11/28 05:43:26     91s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:26     91s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:26     91s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:26     91s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:26     91s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:26     91s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:26     91s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:26     91s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:26     91s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:26     91s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:26     91s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:26     91s] [NR-eGR] ----------------------------------------------
[11/28 05:43:26     91s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/28 05:43:26     91s] [NR-eGR] 
[11/28 05:43:26     91s] (I)      Finished Global Routing ( CPU: 0.64 sec, Real: 0.63 sec, Curr Mem: 1630.40 MB )
[11/28 05:43:26     92s] (I)      total 2D Cap : 16789549 = (8668662 H, 8120887 V)
[11/28 05:43:26     92s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/28 05:43:26     92s] (I)      ============= Track Assignment ============
[11/28 05:43:26     92s] (I)      Started Track Assignment (1T) ( Curr Mem: 1630.40 MB )
[11/28 05:43:26     92s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/28 05:43:26     92s] (I)      Run Multi-thread track assignment
[11/28 05:43:27     92s] (I)      Finished Track Assignment (1T) ( CPU: 0.51 sec, Real: 0.51 sec, Curr Mem: 1633.98 MB )
[11/28 05:43:27     92s] (I)      Started Export ( Curr Mem: 1633.98 MB )
[11/28 05:43:27     92s] [NR-eGR]                  Length (um)   Vias 
[11/28 05:43:27     92s] [NR-eGR] ------------------------------------
[11/28 05:43:27     92s] [NR-eGR]  Metal1   (1H)             0   5109 
[11/28 05:43:27     92s] [NR-eGR]  Metal2   (2V)          7846   7551 
[11/28 05:43:27     92s] [NR-eGR]  Metal3   (3H)          6180     56 
[11/28 05:43:27     92s] [NR-eGR]  Metal4   (4V)            50      0 
[11/28 05:43:27     92s] [NR-eGR]  Metal5   (5H)             0      0 
[11/28 05:43:27     92s] [NR-eGR]  Metal6   (6V)             0      0 
[11/28 05:43:27     92s] [NR-eGR]  Metal7   (7H)             0      0 
[11/28 05:43:27     92s] [NR-eGR]  Metal8   (8V)             0      0 
[11/28 05:43:27     92s] [NR-eGR]  Metal9   (9H)             0      0 
[11/28 05:43:27     92s] [NR-eGR]  Metal10  (10V)            0      0 
[11/28 05:43:27     92s] [NR-eGR]  Metal11  (11H)            0      0 
[11/28 05:43:27     92s] [NR-eGR] ------------------------------------
[11/28 05:43:27     92s] [NR-eGR]           Total        14076  12716 
[11/28 05:43:27     92s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:43:27     92s] [NR-eGR] Total half perimeter of net bounding box: 4204um
[11/28 05:43:27     92s] [NR-eGR] Total length: 14076um, number of vias: 12716
[11/28 05:43:27     92s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:43:27     92s] [NR-eGR] Total eGR-routed clock nets wire length: 9046um, number of vias: 8717
[11/28 05:43:27     92s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:43:27     92s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1633.98 MB )
[11/28 05:43:27     92s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.50 sec, Real: 2.49 sec, Curr Mem: 1613.98 MB )
[11/28 05:43:27     92s] (I)      ==================================== Runtime Summary =====================================
[11/28 05:43:27     92s] (I)       Step                                         %      Start     Finish      Real       CPU 
[11/28 05:43:27     92s] (I)      ------------------------------------------------------------------------------------------
[11/28 05:43:27     92s] (I)       Early Global Route kernel              100.00%  42.21 sec  44.70 sec  2.49 sec  2.50 sec 
[11/28 05:43:27     92s] (I)       +-Import and model                      39.15%  42.26 sec  43.23 sec  0.98 sec  0.97 sec 
[11/28 05:43:27     92s] (I)       | +-Create place DB                      2.73%  42.26 sec  42.33 sec  0.07 sec  0.07 sec 
[11/28 05:43:27     92s] (I)       | | +-Import place data                  2.72%  42.26 sec  42.33 sec  0.07 sec  0.07 sec 
[11/28 05:43:27     92s] (I)       | | | +-Read instances and placement     0.83%  42.26 sec  42.28 sec  0.02 sec  0.02 sec 
[11/28 05:43:27     92s] (I)       | | | +-Read nets                        1.87%  42.28 sec  42.33 sec  0.05 sec  0.05 sec 
[11/28 05:43:27     92s] (I)       | +-Create route DB                     29.13%  42.33 sec  43.05 sec  0.73 sec  0.73 sec 
[11/28 05:43:27     92s] (I)       | | +-Import route data (1T)            29.10%  42.33 sec  43.05 sec  0.73 sec  0.73 sec 
[11/28 05:43:27     92s] (I)       | | | +-Read blockages ( Layer 2-11 )    0.77%  42.35 sec  42.37 sec  0.02 sec  0.03 sec 
[11/28 05:43:27     92s] (I)       | | | | +-Read routing blockages         0.00%  42.35 sec  42.35 sec  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       | | | | +-Read instance blockages        0.04%  42.35 sec  42.35 sec  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       | | | | +-Read PG blockages              0.01%  42.35 sec  42.35 sec  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       | | | | +-Read clock blockages           0.00%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       | | | | +-Read other blockages           0.00%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       | | | | +-Read halo blockages            0.00%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       | | | | +-Read boundary cut boxes        0.00%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       | | | +-Read blackboxes                  0.00%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       | | | +-Read prerouted                   0.00%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       | | | +-Read unlegalized nets            0.01%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       | | | +-Read nets                        0.03%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       | | | +-Set up via pillars               0.00%  42.37 sec  42.37 sec  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       | | | +-Initialize 3D grid graph         3.46%  42.37 sec  42.46 sec  0.09 sec  0.08 sec 
[11/28 05:43:27     92s] (I)       | | | +-Model blockage capacity         23.82%  42.46 sec  43.05 sec  0.59 sec  0.60 sec 
[11/28 05:43:27     92s] (I)       | | | | +-Initialize 3D capacity        22.91%  42.46 sec  43.03 sec  0.57 sec  0.57 sec 
[11/28 05:43:27     92s] (I)       | +-Read aux data                        0.00%  43.05 sec  43.05 sec  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       | +-Others data preparation              0.53%  43.05 sec  43.07 sec  0.01 sec  0.01 sec 
[11/28 05:43:27     92s] (I)       | +-Create route kernel                  6.70%  43.07 sec  43.23 sec  0.17 sec  0.16 sec 
[11/28 05:43:27     92s] (I)       +-Global Routing                        25.45%  43.23 sec  43.87 sec  0.63 sec  0.64 sec 
[11/28 05:43:27     92s] (I)       | +-Initialization                       0.08%  43.23 sec  43.24 sec  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       | +-Net group 1                         15.35%  43.24 sec  43.62 sec  0.38 sec  0.39 sec 
[11/28 05:43:27     92s] (I)       | | +-Generate topology                  1.35%  43.24 sec  43.27 sec  0.03 sec  0.04 sec 
[11/28 05:43:27     92s] (I)       | | +-Phase 1a                           2.02%  43.38 sec  43.43 sec  0.05 sec  0.05 sec 
[11/28 05:43:27     92s] (I)       | | | +-Pattern routing (1T)             1.05%  43.38 sec  43.41 sec  0.03 sec  0.03 sec 
[11/28 05:43:27     92s] (I)       | | | +-Add via demand to 2D             0.94%  43.41 sec  43.43 sec  0.02 sec  0.02 sec 
[11/28 05:43:27     92s] (I)       | | +-Phase 1b                           0.03%  43.43 sec  43.43 sec  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       | | +-Phase 1c                           0.00%  43.45 sec  43.45 sec  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       | | +-Phase 1d                           0.00%  43.45 sec  43.45 sec  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       | | +-Phase 1e                           0.04%  43.45 sec  43.45 sec  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       | | | +-Route legalization               0.00%  43.45 sec  43.45 sec  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       | | +-Phase 1l                           6.85%  43.45 sec  43.62 sec  0.17 sec  0.17 sec 
[11/28 05:43:27     92s] (I)       | | | +-Layer assignment (1T)            1.66%  43.58 sec  43.62 sec  0.04 sec  0.04 sec 
[11/28 05:43:27     92s] (I)       | +-Clean cong LA                        0.00%  43.62 sec  43.62 sec  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       +-Export 3D cong map                    10.77%  43.87 sec  44.14 sec  0.27 sec  0.27 sec 
[11/28 05:43:27     92s] (I)       | +-Export 2D cong map                   1.17%  44.11 sec  44.14 sec  0.03 sec  0.03 sec 
[11/28 05:43:27     92s] (I)       +-Extract Global 3D Wires                0.01%  44.14 sec  44.14 sec  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       +-Track Assignment (1T)                 20.48%  44.14 sec  44.65 sec  0.51 sec  0.51 sec 
[11/28 05:43:27     92s] (I)       | +-Initialization                       0.00%  44.14 sec  44.14 sec  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       | +-Track Assignment Kernel             20.42%  44.14 sec  44.65 sec  0.51 sec  0.51 sec 
[11/28 05:43:27     92s] (I)       | +-Free Memory                          0.00%  44.65 sec  44.65 sec  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       +-Export                                 1.22%  44.65 sec  44.68 sec  0.03 sec  0.03 sec 
[11/28 05:43:27     92s] (I)       | +-Export DB wires                      0.68%  44.65 sec  44.67 sec  0.02 sec  0.01 sec 
[11/28 05:43:27     92s] (I)       | | +-Export all nets                    0.28%  44.65 sec  44.66 sec  0.01 sec  0.01 sec 
[11/28 05:43:27     92s] (I)       | | +-Set wire vias                      0.36%  44.66 sec  44.67 sec  0.01 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       | +-Report wirelength                    0.38%  44.67 sec  44.68 sec  0.01 sec  0.02 sec 
[11/28 05:43:27     92s] (I)       | +-Update net boxes                     0.13%  44.68 sec  44.68 sec  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       | +-Update timing                        0.00%  44.68 sec  44.68 sec  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)       +-Postprocess design                     0.22%  44.68 sec  44.69 sec  0.01 sec  0.01 sec 
[11/28 05:43:27     92s] (I)      ===================== Summary by functions =====================
[11/28 05:43:27     92s] (I)       Lv  Step                                 %      Real       CPU 
[11/28 05:43:27     92s] (I)      ----------------------------------------------------------------
[11/28 05:43:27     92s] (I)        0  Early Global Route kernel      100.00%  2.49 sec  2.50 sec 
[11/28 05:43:27     92s] (I)        1  Import and model                39.15%  0.98 sec  0.97 sec 
[11/28 05:43:27     92s] (I)        1  Global Routing                  25.45%  0.63 sec  0.64 sec 
[11/28 05:43:27     92s] (I)        1  Track Assignment (1T)           20.48%  0.51 sec  0.51 sec 
[11/28 05:43:27     92s] (I)        1  Export 3D cong map              10.77%  0.27 sec  0.27 sec 
[11/28 05:43:27     92s] (I)        1  Export                           1.22%  0.03 sec  0.03 sec 
[11/28 05:43:27     92s] (I)        1  Postprocess design               0.22%  0.01 sec  0.01 sec 
[11/28 05:43:27     92s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)        2  Create route DB                 29.13%  0.73 sec  0.73 sec 
[11/28 05:43:27     92s] (I)        2  Track Assignment Kernel         20.42%  0.51 sec  0.51 sec 
[11/28 05:43:27     92s] (I)        2  Net group 1                     15.35%  0.38 sec  0.39 sec 
[11/28 05:43:27     92s] (I)        2  Create route kernel              6.70%  0.17 sec  0.16 sec 
[11/28 05:43:27     92s] (I)        2  Create place DB                  2.73%  0.07 sec  0.07 sec 
[11/28 05:43:27     92s] (I)        2  Export 2D cong map               1.17%  0.03 sec  0.03 sec 
[11/28 05:43:27     92s] (I)        2  Export DB wires                  0.68%  0.02 sec  0.01 sec 
[11/28 05:43:27     92s] (I)        2  Others data preparation          0.53%  0.01 sec  0.01 sec 
[11/28 05:43:27     92s] (I)        2  Report wirelength                0.38%  0.01 sec  0.02 sec 
[11/28 05:43:27     92s] (I)        2  Update net boxes                 0.13%  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)        2  Initialization                   0.09%  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)        3  Import route data (1T)          29.10%  0.73 sec  0.73 sec 
[11/28 05:43:27     92s] (I)        3  Phase 1l                         6.85%  0.17 sec  0.17 sec 
[11/28 05:43:27     92s] (I)        3  Import place data                2.72%  0.07 sec  0.07 sec 
[11/28 05:43:27     92s] (I)        3  Phase 1a                         2.02%  0.05 sec  0.05 sec 
[11/28 05:43:27     92s] (I)        3  Generate topology                1.35%  0.03 sec  0.04 sec 
[11/28 05:43:27     92s] (I)        3  Set wire vias                    0.36%  0.01 sec  0.00 sec 
[11/28 05:43:27     92s] (I)        3  Export all nets                  0.28%  0.01 sec  0.01 sec 
[11/28 05:43:27     92s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)        4  Model blockage capacity         23.82%  0.59 sec  0.60 sec 
[11/28 05:43:27     92s] (I)        4  Initialize 3D grid graph         3.46%  0.09 sec  0.08 sec 
[11/28 05:43:27     92s] (I)        4  Read nets                        1.90%  0.05 sec  0.05 sec 
[11/28 05:43:27     92s] (I)        4  Layer assignment (1T)            1.66%  0.04 sec  0.04 sec 
[11/28 05:43:27     92s] (I)        4  Pattern routing (1T)             1.05%  0.03 sec  0.03 sec 
[11/28 05:43:27     92s] (I)        4  Add via demand to 2D             0.94%  0.02 sec  0.02 sec 
[11/28 05:43:27     92s] (I)        4  Read instances and placement     0.83%  0.02 sec  0.02 sec 
[11/28 05:43:27     92s] (I)        4  Read blockages ( Layer 2-11 )    0.77%  0.02 sec  0.03 sec 
[11/28 05:43:27     92s] (I)        4  Read unlegalized nets            0.01%  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)        4  Read prerouted                   0.00%  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)        5  Initialize 3D capacity          22.91%  0.57 sec  0.57 sec 
[11/28 05:43:27     92s] (I)        5  Read instance blockages          0.04%  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)        5  Read PG blockages                0.01%  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[11/28 05:43:27     92s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.6 real=0:00:02.6)
[11/28 05:43:27     92s] Legalization setup...
[11/28 05:43:27     92s] Using cell based legalization.
[11/28 05:43:27     92s] Initializing placement interface...
[11/28 05:43:27     92s]   Use check_library -place or consult logv if problems occur.
[11/28 05:43:27     92s]   Leaving CCOpt scope - Initializing placement interface...
[11/28 05:43:27     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:1609.0M, EPOCH TIME: 1701150207.467626
[11/28 05:43:27     92s] z: 2, totalTracks: 1
[11/28 05:43:27     92s] z: 4, totalTracks: 1
[11/28 05:43:27     92s] z: 6, totalTracks: 1
[11/28 05:43:27     92s] z: 8, totalTracks: 1
[11/28 05:43:27     92s] #spOpts: N=45 hrOri=1 hrSnap=1 
[11/28 05:43:27     92s] All LLGs are deleted
[11/28 05:43:27     92s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1609.0M, EPOCH TIME: 1701150207.511798
[11/28 05:43:27     92s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:1609.0M, EPOCH TIME: 1701150207.512354
[11/28 05:43:27     92s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1609.0M, EPOCH TIME: 1701150207.513314
[11/28 05:43:27     92s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1609.0M, EPOCH TIME: 1701150207.535112
[11/28 05:43:27     92s] Core basic site is CoreSite
[11/28 05:43:27     93s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1609.0M, EPOCH TIME: 1701150207.689086
[11/28 05:43:27     93s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.060, REAL:0.038, MEM:1609.0M, EPOCH TIME: 1701150207.726790
[11/28 05:43:27     93s] SiteArray: non-trimmed site array dimensions = 128 x 1100
[11/28 05:43:27     93s] SiteArray: use 655,360 bytes
[11/28 05:43:27     93s] SiteArray: current memory after site array memory allocation 1609.0M
[11/28 05:43:27     93s] SiteArray: FP blocked sites are writable
[11/28 05:43:27     93s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 05:43:27     93s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1609.0M, EPOCH TIME: 1701150207.749305
[11/28 05:43:27     93s] Process 30657 wires and vias for routing blockage and capacity analysis
[11/28 05:43:27     93s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.090, REAL:0.043, MEM:1609.0M, EPOCH TIME: 1701150207.792083
[11/28 05:43:27     93s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.470, REAL:0.313, MEM:1609.0M, EPOCH TIME: 1701150207.848285
[11/28 05:43:27     93s] 
[11/28 05:43:27     93s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:43:27     93s] OPERPROF:     Starting CMU at level 3, MEM:1609.0M, EPOCH TIME: 1701150207.849580
[11/28 05:43:27     93s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.017, MEM:1609.0M, EPOCH TIME: 1701150207.866866
[11/28 05:43:27     93s] 
[11/28 05:43:27     93s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 05:43:27     93s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.510, REAL:0.354, MEM:1609.0M, EPOCH TIME: 1701150207.867693
[11/28 05:43:27     93s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1609.0M, EPOCH TIME: 1701150207.867808
[11/28 05:43:27     93s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1609.0M, EPOCH TIME: 1701150207.867915
[11/28 05:43:27     93s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:00.0, mem=1609.0MB).
[11/28 05:43:27     93s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.590, REAL:0.419, MEM:1609.0M, EPOCH TIME: 1701150207.886931
[11/28 05:43:27     93s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.6 real=0:00:00.4)
[11/28 05:43:27     93s] Initializing placement interface done.
[11/28 05:43:27     93s] Leaving CCOpt scope - Cleaning up placement interface...
[11/28 05:43:27     93s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1609.0M, EPOCH TIME: 1701150207.887318
[11/28 05:43:27     93s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.019, MEM:1609.0M, EPOCH TIME: 1701150207.906411
[11/28 05:43:27     93s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:43:28     93s] Leaving CCOpt scope - Initializing placement interface...
[11/28 05:43:28     93s] OPERPROF: Starting DPlace-Init at level 1, MEM:1609.0M, EPOCH TIME: 1701150208.046963
[11/28 05:43:28     93s] z: 2, totalTracks: 1
[11/28 05:43:28     93s] z: 4, totalTracks: 1
[11/28 05:43:28     93s] z: 6, totalTracks: 1
[11/28 05:43:28     93s] z: 8, totalTracks: 1
[11/28 05:43:28     93s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:43:28     93s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1609.0M, EPOCH TIME: 1701150208.066412
[11/28 05:43:28     93s] 
[11/28 05:43:28     93s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:43:28     93s] OPERPROF:     Starting CMU at level 3, MEM:1609.0M, EPOCH TIME: 1701150208.225174
[11/28 05:43:28     93s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1609.0M, EPOCH TIME: 1701150208.226278
[11/28 05:43:28     93s] 
[11/28 05:43:28     93s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 05:43:28     93s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.161, MEM:1609.0M, EPOCH TIME: 1701150208.226953
[11/28 05:43:28     93s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1609.0M, EPOCH TIME: 1701150208.227060
[11/28 05:43:28     93s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1609.0M, EPOCH TIME: 1701150208.227181
[11/28 05:43:28     93s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1609.0MB).
[11/28 05:43:28     93s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.206, MEM:1609.0M, EPOCH TIME: 1701150208.252470
[11/28 05:43:28     93s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/28 05:43:28     93s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:43:28     93s] (I)      Load db... (mem=1609.0M)
[11/28 05:43:28     93s] (I)      Read data from FE... (mem=1609.0M)
[11/28 05:43:28     93s] (I)      Number of ignored instance 0
[11/28 05:43:28     93s] (I)      Number of inbound cells 0
[11/28 05:43:28     93s] (I)      Number of opened ILM blockages 0
[11/28 05:43:28     93s] (I)      Number of instances temporarily fixed by detailed placement 24
[11/28 05:43:28     93s] (I)      numMoveCells=3707, numMacros=24  numPads=4  numMultiRowHeightInsts=0
[11/28 05:43:28     93s] (I)      cell height: 3420, count: 3707
[11/28 05:43:28     93s] (I)      Read rows... (mem=1609.0M)
[11/28 05:43:28     93s] (I)      Reading non-standard rows with height 6840
[11/28 05:43:28     93s] (I)      rowRegion is not equal to core box, resetting core box
[11/28 05:43:28     93s] (I)      rowRegion : (580000, 579880) - (1020000, 1017640)
[11/28 05:43:28     93s] (I)      coreBox   : (580000, 579880) - (1020000, 1018780)
[11/28 05:43:28     93s] (I)      Done Read rows (cpu=0.000s, mem=1609.0M)
[11/28 05:43:28     93s] (I)      Done Read data from FE (cpu=0.040s, mem=1609.0M)
[11/28 05:43:28     93s] (I)      Done Load db (cpu=0.040s, mem=1609.0M)
[11/28 05:43:28     93s] (I)      Constructing placeable region... (mem=1609.0M)
[11/28 05:43:28     93s] (I)      Constructing bin map
[11/28 05:43:28     93s] (I)      Initialize bin information with width=34200 height=34200
[11/28 05:43:28     93s] (I)      Done constructing bin map
[11/28 05:43:28     93s] (I)      Compute region effective width... (mem=1609.0M)
[11/28 05:43:28     93s] (I)      Done Compute region effective width (cpu=0.000s, mem=1609.0M)
[11/28 05:43:28     93s] (I)      Done Constructing placeable region (cpu=0.020s, mem=1609.0M)
[11/28 05:43:28     93s] Legalization setup done. (took cpu=0:00:01.0 real=0:00:00.9)
[11/28 05:43:28     93s] Validating CTS configuration...
[11/28 05:43:28     93s] Checking module port directions...
[11/28 05:43:28     93s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:43:28     93s] Non-default CCOpt properties:
[11/28 05:43:28     93s]   Public non-default CCOpt properties:
[11/28 05:43:28     93s]     buffer_cells is set for at least one object
[11/28 05:43:28     93s]     cts_merge_clock_gates is set for at least one object
[11/28 05:43:28     93s]     cts_merge_clock_logic is set for at least one object
[11/28 05:43:28     93s]     inverter_cells is set for at least one object
[11/28 05:43:28     93s]     route_type is set for at least one object
[11/28 05:43:28     93s]     source_latency is set for at least one object
[11/28 05:43:28     93s]     target_insertion_delay is set for at least one object
[11/28 05:43:28     93s]     target_max_trans is set for at least one object
[11/28 05:43:28     93s]     target_max_trans_sdc is set for at least one object
[11/28 05:43:28     93s]   No private non-default CCOpt properties
[11/28 05:43:28     94s] Route type trimming info:
[11/28 05:43:28     94s]   No route type modifications were made.
[11/28 05:43:28     94s] 
[11/28 05:43:28     94s] Trim Metal Layers:
[11/28 05:43:28     94s] LayerId::1 widthSet size::1
[11/28 05:43:28     94s] LayerId::2 widthSet size::1
[11/28 05:43:28     94s] LayerId::3 widthSet size::1
[11/28 05:43:28     94s] LayerId::4 widthSet size::1
[11/28 05:43:28     94s] LayerId::5 widthSet size::1
[11/28 05:43:28     94s] LayerId::6 widthSet size::1
[11/28 05:43:28     94s] LayerId::7 widthSet size::1
[11/28 05:43:28     94s] LayerId::8 widthSet size::1
[11/28 05:43:28     94s] LayerId::9 widthSet size::1
[11/28 05:43:28     94s] LayerId::10 widthSet size::1
[11/28 05:43:28     94s] LayerId::11 widthSet size::1
[11/28 05:43:28     94s] Updating RC grid for preRoute extraction ...
[11/28 05:43:28     94s] eee: pegSigSF::1.070000
[11/28 05:43:28     94s] Initializing multi-corner resistance tables ...
[11/28 05:43:28     94s] eee: l::1 avDens::0.081844 usedTrk::2114.035086 availTrk::25830.000000 sigTrk::2114.035086
[11/28 05:43:28     94s] eee: l::2 avDens::0.035876 usedTrk::726.971347 availTrk::20263.500000 sigTrk::726.971347
[11/28 05:43:28     94s] eee: l::3 avDens::0.029579 usedTrk::367.375439 availTrk::12420.000000 sigTrk::367.375439
[11/28 05:43:28     94s] eee: l::4 avDens::0.010141 usedTrk::152.603217 availTrk::15048.000000 sigTrk::152.603217
[11/28 05:43:28     94s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:43:28     94s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:43:28     94s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:43:28     94s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:43:28     94s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:43:28     94s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:43:28     94s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:43:28     94s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:43:28     94s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.003526 ; aWlH: 0.000000 ; Pmax: 0.804300 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[11/28 05:43:29     94s] End AAE Lib Interpolated Model. (MEM=1608.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:43:29     94s] Accumulated time to calculate placeable region: 0
[11/28 05:43:29     94s] Accumulated time to calculate placeable region: 0
[11/28 05:43:29     94s] Accumulated time to calculate placeable region: 0
[11/28 05:43:29     94s] Accumulated time to calculate placeable region: 0
[11/28 05:43:29     94s] Accumulated time to calculate placeable region: 0
[11/28 05:43:29     94s] Accumulated time to calculate placeable region: 0
[11/28 05:43:29     94s] Accumulated time to calculate placeable region: 0
[11/28 05:43:29     94s] Accumulated time to calculate placeable region: 0
[11/28 05:43:29     94s] (I)      Initializing Steiner engine. 
[11/28 05:43:29     94s] (I)      ==================== Layers =====================
[11/28 05:43:29     94s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:43:29     94s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/28 05:43:29     94s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:43:29     94s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/28 05:43:29     94s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/28 05:43:29     94s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/28 05:43:29     94s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/28 05:43:29     94s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/28 05:43:29     94s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/28 05:43:29     94s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/28 05:43:29     94s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/28 05:43:29     94s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/28 05:43:29     94s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/28 05:43:29     94s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/28 05:43:29     94s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/28 05:43:29     94s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/28 05:43:29     94s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/28 05:43:29     94s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/28 05:43:29     94s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/28 05:43:29     94s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/28 05:43:29     94s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/28 05:43:29     94s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/28 05:43:29     94s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/28 05:43:29     94s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/28 05:43:29     94s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/28 05:43:29     94s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:43:29     94s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/28 05:43:29     94s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/28 05:43:29     94s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/28 05:43:29     94s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/28 05:43:29     94s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/28 05:43:29     94s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/28 05:43:29     94s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/28 05:43:29     94s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/28 05:43:29     94s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/28 05:43:29     94s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/28 05:43:29     94s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/28 05:43:29     94s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/28 05:43:29     94s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/28 05:43:29     94s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/28 05:43:29     94s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:43:30     96s] Library trimming buffers in power domain auto-default and half-corner DelayCorner_WC:both.late removed 0 of 8 cells
[11/28 05:43:30     96s] Original list had 8 cells:
[11/28 05:43:30     96s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[11/28 05:43:30     96s] Library trimming was not able to trim any cells:
[11/28 05:43:30     96s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:30     96s] Library trimming inverters in power domain auto-default and half-corner DelayCorner_WC:both.late removed 1 of 9 cells
[11/28 05:43:30     96s] Original list had 9 cells:
[11/28 05:43:30     96s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 
[11/28 05:43:30     96s] New trimmed list has 8 cells:
[11/28 05:43:30     96s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1 
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:30     96s] Accumulated time to calculate placeable region: 0
[11/28 05:43:36    101s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk, which drives the root of clock_tree My_CLK. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[11/28 05:43:36    101s] Clock tree balancer configuration for clock_tree My_CLK:
[11/28 05:43:36    101s] Non-default CCOpt properties:
[11/28 05:43:36    101s]   Public non-default CCOpt properties:
[11/28 05:43:36    101s]     cts_merge_clock_gates: true (default: false)
[11/28 05:43:36    101s]     cts_merge_clock_logic: true (default: false)
[11/28 05:43:36    101s]     route_type (leaf): default_route_type_leaf (default: default)
[11/28 05:43:36    101s]     route_type (top): default_route_type_nonleaf (default: default)
[11/28 05:43:36    101s]     route_type (trunk): default_route_type_nonleaf (default: default)
[11/28 05:43:36    101s]   No private non-default CCOpt properties
[11/28 05:43:36    101s] For power domain auto-default:
[11/28 05:43:36    101s]   Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[11/28 05:43:36    101s]   Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1}
[11/28 05:43:36    101s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[11/28 05:43:36    101s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[11/28 05:43:36    101s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 48153.600um^2
[11/28 05:43:36    101s] Top Routing info:
[11/28 05:43:36    101s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/28 05:43:36    101s]   Unshielded; Mask Constraint: 0; Source: route_type.
[11/28 05:43:36    101s] Trunk Routing info:
[11/28 05:43:36    101s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/28 05:43:36    101s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/28 05:43:36    101s] Leaf Routing info:
[11/28 05:43:36    101s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/28 05:43:36    101s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/28 05:43:36    101s] For timing_corner DelayCorner_WC:both, late and power domain auto-default:
[11/28 05:43:36    101s]   Slew time target (leaf):    0.100ns
[11/28 05:43:36    101s]   Slew time target (trunk):   0.100ns
[11/28 05:43:36    101s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[11/28 05:43:36    101s]   Buffer unit delay: 0.105ns
[11/28 05:43:36    101s]   Buffer max distance: 449.275um
[11/28 05:43:36    101s] Fastest wire driving cells and distances:
[11/28 05:43:36    101s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=449.275um, saturatedSlew=0.086ns, speed=3197.687um per ns, cellArea=18.269um^2 per 1000um}
[11/28 05:43:36    101s]   Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=357.183um, saturatedSlew=0.084ns, speed=4434.301um per ns, cellArea=18.192um^2 per 1000um}
[11/28 05:43:36    101s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=448.955um, saturatedSlew=0.090ns, speed=1281.264um per ns, cellArea=33.518um^2 per 1000um}
[11/28 05:43:36    101s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=449.231um, saturatedSlew=0.090ns, speed=1282.418um per ns, cellArea=30.452um^2 per 1000um}
[11/28 05:43:36    101s] 
[11/28 05:43:36    101s] 
[11/28 05:43:36    101s] Logic Sizing Table:
[11/28 05:43:36    101s] 
[11/28 05:43:36    101s] ----------------------------------------------------------------
[11/28 05:43:36    101s] Cell     Instance count    Source         Eligible library cells
[11/28 05:43:36    101s] ----------------------------------------------------------------
[11/28 05:43:36    101s] PADDI          1           library set    {PADDI}
[11/28 05:43:36    101s] ----------------------------------------------------------------
[11/28 05:43:36    101s] 
[11/28 05:43:36    101s] 
[11/28 05:43:36    102s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
[11/28 05:43:36    102s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 05:43:36    102s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[11/28 05:43:36    102s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:43:36    102s] Clock tree My_CLK has 1 max_capacitance violation.
[11/28 05:43:36    102s] Clock tree balancer configuration for skew_group My_CLK/ConstraintMode_BC:
[11/28 05:43:36    102s]   Sources:                     pin clk
[11/28 05:43:36    102s]   Total number of sinks:       3519
[11/28 05:43:36    102s]   Delay constrained sinks:     3519
[11/28 05:43:36    102s]   Constrains:                  default
[11/28 05:43:36    102s]   Non-leaf sinks:              0
[11/28 05:43:36    102s]   Ignore pins:                 0
[11/28 05:43:36    102s]  Timing corner DelayCorner_WC:both.late:
[11/28 05:43:36    102s]   Skew target:                 0.105ns
[11/28 05:43:36    102s] Clock tree balancer configuration for skew_group My_CLK/ConstraintMode_WC:
[11/28 05:43:36    102s]   Sources:                     pin clk
[11/28 05:43:36    102s]   Total number of sinks:       3519
[11/28 05:43:36    102s]   Delay constrained sinks:     3519
[11/28 05:43:36    102s]   Constrains:                  default
[11/28 05:43:36    102s]   Non-leaf sinks:              0
[11/28 05:43:36    102s]   Ignore pins:                 0
[11/28 05:43:36    102s]  Timing corner DelayCorner_WC:both.late:
[11/28 05:43:36    102s]   Skew target:                 0.105ns
[11/28 05:43:36    102s]   Insertion delay target:      0.600ns
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] Clock Tree Violations Report
[11/28 05:43:36    102s] ============================
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[11/28 05:43:36    102s] A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[11/28 05:43:36    102s] Consider reviewing your design and relaunching CCOpt.
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] Max Capacitance Violations
[11/28 05:43:36    102s] --------------------------
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree My_CLK at (340.000,90.710), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 2.387pF.
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] Primary reporting skew groups are:
[11/28 05:43:36    102s] skew_group My_CLK/ConstraintMode_BC with 3519 clock sinks
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] Clock DAG stats initial state:
[11/28 05:43:36    102s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[11/28 05:43:36    102s]   misc counts      : r=1, pp=0
[11/28 05:43:36    102s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14400.000um^2
[11/28 05:43:36    102s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=612.155um, total=612.155um
[11/28 05:43:36    102s] Clock DAG library cell distribution initial state {count}:
[11/28 05:43:36    102s]  Logics: PADDI: 1 
[11/28 05:43:36    102s] Clock DAG hash initial state: 10174101596470812603 12563366119414887668
[11/28 05:43:36    102s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/28 05:43:36    102s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] Layer information for route type default_route_type_leaf:
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] ----------------------------------------------------------------------
[11/28 05:43:36    102s] Layer      Preferred    Route    Res.          Cap.          RC
[11/28 05:43:36    102s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/28 05:43:36    102s] ----------------------------------------------------------------------
[11/28 05:43:36    102s] Metal1     N            H          1.227         0.111         0.136
[11/28 05:43:36    102s] Metal2     N            V          0.755         0.107         0.081
[11/28 05:43:36    102s] Metal3     Y            H          0.755         0.115         0.087
[11/28 05:43:36    102s] Metal4     Y            V          0.755         0.107         0.081
[11/28 05:43:36    102s] Metal5     N            H          0.755         0.111         0.084
[11/28 05:43:36    102s] Metal6     N            V          0.755         0.113         0.085
[11/28 05:43:36    102s] Metal7     N            H          0.755         0.116         0.088
[11/28 05:43:36    102s] Metal8     N            V          0.268         0.115         0.031
[11/28 05:43:36    102s] Metal9     N            H          0.268         0.600         0.160
[11/28 05:43:36    102s] Metal10    N            V          0.097         0.336         0.033
[11/28 05:43:36    102s] Metal11    N            H          0.095         0.415         0.040
[11/28 05:43:36    102s] ----------------------------------------------------------------------
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/28 05:43:36    102s] Unshielded; Mask Constraint: 0; Source: route_type.
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] Layer information for route type default_route_type_nonleaf:
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] ----------------------------------------------------------------------
[11/28 05:43:36    102s] Layer      Preferred    Route    Res.          Cap.          RC
[11/28 05:43:36    102s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/28 05:43:36    102s] ----------------------------------------------------------------------
[11/28 05:43:36    102s] Metal1     N            H          1.227         0.160         0.196
[11/28 05:43:36    102s] Metal2     N            V          0.755         0.143         0.108
[11/28 05:43:36    102s] Metal3     Y            H          0.755         0.151         0.114
[11/28 05:43:36    102s] Metal4     Y            V          0.755         0.146         0.110
[11/28 05:43:36    102s] Metal5     N            H          0.755         0.146         0.110
[11/28 05:43:36    102s] Metal6     N            V          0.755         0.150         0.113
[11/28 05:43:36    102s] Metal7     N            H          0.755         0.153         0.116
[11/28 05:43:36    102s] Metal8     N            V          0.268         0.153         0.041
[11/28 05:43:36    102s] Metal9     N            H          0.268         0.967         0.259
[11/28 05:43:36    102s] Metal10    N            V          0.097         0.459         0.045
[11/28 05:43:36    102s] Metal11    N            H          0.095         0.587         0.056
[11/28 05:43:36    102s] ----------------------------------------------------------------------
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/28 05:43:36    102s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] Layer information for route type default_route_type_nonleaf:
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] ----------------------------------------------------------------------
[11/28 05:43:36    102s] Layer      Preferred    Route    Res.          Cap.          RC
[11/28 05:43:36    102s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/28 05:43:36    102s] ----------------------------------------------------------------------
[11/28 05:43:36    102s] Metal1     N            H          1.227         0.111         0.136
[11/28 05:43:36    102s] Metal2     N            V          0.755         0.107         0.081
[11/28 05:43:36    102s] Metal3     Y            H          0.755         0.115         0.087
[11/28 05:43:36    102s] Metal4     Y            V          0.755         0.107         0.081
[11/28 05:43:36    102s] Metal5     N            H          0.755         0.111         0.084
[11/28 05:43:36    102s] Metal6     N            V          0.755         0.113         0.085
[11/28 05:43:36    102s] Metal7     N            H          0.755         0.116         0.088
[11/28 05:43:36    102s] Metal8     N            V          0.268         0.115         0.031
[11/28 05:43:36    102s] Metal9     N            H          0.268         0.600         0.160
[11/28 05:43:36    102s] Metal10    N            V          0.097         0.336         0.033
[11/28 05:43:36    102s] Metal11    N            H          0.095         0.415         0.040
[11/28 05:43:36    102s] ----------------------------------------------------------------------
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] Via selection for estimated routes (rule default):
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] ----------------------------------------------------------------------------
[11/28 05:43:36    102s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[11/28 05:43:36    102s] Range                                (Ohm)    (fF)     (fs)     Only
[11/28 05:43:36    102s] ----------------------------------------------------------------------------
[11/28 05:43:36    102s] Metal1-Metal2      M2_M1_VH          6.600    0.011    0.072    false
[11/28 05:43:36    102s] Metal2-Metal3      M3_M2_HH          6.600    0.008    0.054    false
[11/28 05:43:36    102s] Metal3-Metal4      M4_M3_VH          6.600    0.010    0.064    false
[11/28 05:43:36    102s] Metal4-Metal5      M5_M4_HH          6.600    0.008    0.054    false
[11/28 05:43:36    102s] Metal5-Metal6      M6_M5_VH          6.600    0.010    0.064    false
[11/28 05:43:36    102s] Metal6-Metal7      M7_M6_HV          6.600    0.010    0.065    false
[11/28 05:43:36    102s] Metal7-Metal8      M8_M7_VV          6.600    0.009    0.057    false
[11/28 05:43:36    102s] Metal8-Metal9      M9_M8_VH          0.280    0.021    0.006    false
[11/28 05:43:36    102s] Metal9-Metal10     M10_M9_VH         0.280    0.104    0.029    false
[11/28 05:43:36    102s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.053    0.003    false
[11/28 05:43:36    102s] ----------------------------------------------------------------------------
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] No ideal or dont_touch nets found in the clock tree
[11/28 05:43:36    102s] No dont_touch hnets found in the clock tree
[11/28 05:43:36    102s] No dont_touch hpins found in the clock network.
[11/28 05:43:36    102s] Checking for illegal sizes of clock logic instances...
[11/28 05:43:36    102s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] Filtering reasons for cell type: inverter
[11/28 05:43:36    102s] =========================================
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] ----------------------------------------------------------------
[11/28 05:43:36    102s] Clock trees    Power domain    Reason              Library cells
[11/28 05:43:36    102s] ----------------------------------------------------------------
[11/28 05:43:36    102s] all            auto-default    Library trimming    { CLKINVX3 }
[11/28 05:43:36    102s] ----------------------------------------------------------------
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] Filtering reasons for cell type: logic cell
[11/28 05:43:36    102s] ===========================================
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] -------------------------------------------------------------------
[11/28 05:43:36    102s] Clock trees    Power domain    Reason                 Library cells
[11/28 05:43:36    102s] -------------------------------------------------------------------
[11/28 05:43:36    102s] all            auto-default    Cannot be legalized    { PADDI }
[11/28 05:43:36    102s] -------------------------------------------------------------------
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] 
[11/28 05:43:36    102s] Validating CTS configuration done. (took cpu=0:00:08.6 real=0:00:08.6)
[11/28 05:43:36    102s] CCOpt configuration status: all checks passed.
[11/28 05:43:36    102s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[11/28 05:43:36    102s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[11/28 05:43:36    102s]   No exclusion drivers are needed.
[11/28 05:43:37    102s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[11/28 05:43:37    102s] Antenna diode management...
[11/28 05:43:37    102s]   Found 0 antenna diodes in the clock trees.
[11/28 05:43:37    102s]   
[11/28 05:43:37    102s] Antenna diode management done.
[11/28 05:43:37    102s] Adding driver cells for primary IOs...
[11/28 05:43:37    102s]   
[11/28 05:43:37    102s]   ----------------------------------------------------------------------------------------------
[11/28 05:43:37    102s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[11/28 05:43:37    102s]   ----------------------------------------------------------------------------------------------
[11/28 05:43:37    102s]     (empty table)
[11/28 05:43:37    102s]   ----------------------------------------------------------------------------------------------
[11/28 05:43:37    102s]   
[11/28 05:43:37    102s]   
[11/28 05:43:37    102s] Adding driver cells for primary IOs done.
[11/28 05:43:37    102s] Adding driver cell for primary IO roots...
[11/28 05:43:37    102s] Adding driver cell for primary IO roots done.
[11/28 05:43:37    102s] Maximizing clock DAG abstraction...
[11/28 05:43:37    102s]   Removing clock DAG drivers
[11/28 05:43:37    102s] Maximizing clock DAG abstraction done.
[11/28 05:43:37    102s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:12.4 real=0:00:12.2)
[11/28 05:43:37    102s] Synthesizing clock trees...
[11/28 05:43:37    102s]   Preparing To Balance...
[11/28 05:43:37    102s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/28 05:43:37    102s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1690.0M, EPOCH TIME: 1701150217.140457
[11/28 05:43:37    102s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.044, MEM:1688.0M, EPOCH TIME: 1701150217.184007
[11/28 05:43:37    102s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:43:37    102s]   Leaving CCOpt scope - Initializing placement interface...
[11/28 05:43:37    102s] OPERPROF: Starting DPlace-Init at level 1, MEM:1678.4M, EPOCH TIME: 1701150217.184608
[11/28 05:43:37    102s] z: 2, totalTracks: 1
[11/28 05:43:37    102s] z: 4, totalTracks: 1
[11/28 05:43:37    102s] z: 6, totalTracks: 1
[11/28 05:43:37    102s] z: 8, totalTracks: 1
[11/28 05:43:37    102s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:43:37    102s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1678.4M, EPOCH TIME: 1701150217.232335
[11/28 05:43:37    102s] 
[11/28 05:43:37    102s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:43:37    102s] OPERPROF:     Starting CMU at level 3, MEM:1678.4M, EPOCH TIME: 1701150217.436196
[11/28 05:43:37    102s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1678.4M, EPOCH TIME: 1701150217.437407
[11/28 05:43:37    102s] 
[11/28 05:43:37    102s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 05:43:37    102s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.210, REAL:0.206, MEM:1678.4M, EPOCH TIME: 1701150217.438084
[11/28 05:43:37    102s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1678.4M, EPOCH TIME: 1701150217.438220
[11/28 05:43:37    102s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1678.4M, EPOCH TIME: 1701150217.438329
[11/28 05:43:37    102s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1678.4MB).
[11/28 05:43:37    102s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.271, MEM:1678.4M, EPOCH TIME: 1701150217.455388
[11/28 05:43:37    102s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/28 05:43:37    102s]   Merging duplicate siblings in DAG...
[11/28 05:43:37    102s]     Clock DAG stats before merging:
[11/28 05:43:37    102s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[11/28 05:43:37    102s]       misc counts      : r=1, pp=0
[11/28 05:43:37    102s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14400.000um^2
[11/28 05:43:37    102s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=612.155um, total=612.155um
[11/28 05:43:37    102s]     Clock DAG library cell distribution before merging {count}:
[11/28 05:43:37    102s]      Logics: PADDI: 1 
[11/28 05:43:37    102s]     Clock DAG hash before merging: 10174101596470812603 12563366119414887668
[11/28 05:43:37    102s]     Resynthesising clock tree into netlist...
[11/28 05:43:37    103s]       Reset timing graph...
[11/28 05:43:37    103s] Ignoring AAE DB Resetting ...
[11/28 05:43:37    103s]       Reset timing graph done.
[11/28 05:43:37    103s]     Resynthesising clock tree into netlist done.
[11/28 05:43:37    103s]     
[11/28 05:43:37    103s]     Clock logic merging summary:
[11/28 05:43:37    103s]     
[11/28 05:43:37    103s]     -----------------------------------------------------------
[11/28 05:43:37    103s]     Description                           Number of occurrences
[11/28 05:43:37    103s]     -----------------------------------------------------------
[11/28 05:43:37    103s]     Total clock logics                              1
[11/28 05:43:37    103s]     Globally unique logic expressions               1
[11/28 05:43:37    103s]     Potentially mergeable clock logics              0
[11/28 05:43:37    103s]     Actually merged clock logics                    0
[11/28 05:43:37    103s]     -----------------------------------------------------------
[11/28 05:43:37    103s]     
[11/28 05:43:37    103s]     --------------------------------------------
[11/28 05:43:37    103s]     Cannot merge reason    Number of occurrences
[11/28 05:43:37    103s]     --------------------------------------------
[11/28 05:43:37    103s]     GloballyUnique                   1
[11/28 05:43:37    103s]     --------------------------------------------
[11/28 05:43:37    103s]     
[11/28 05:43:37    103s]     Disconnecting clock tree from netlist...
[11/28 05:43:37    103s]     Disconnecting clock tree from netlist done.
[11/28 05:43:37    103s]   Merging duplicate siblings in DAG done.
[11/28 05:43:37    103s]   Applying movement limits...
[11/28 05:43:37    103s]   Applying movement limits done.
[11/28 05:43:37    103s]   Preparing To Balance done. (took cpu=0:00:00.4 real=0:00:00.5)
[11/28 05:43:37    103s]   CCOpt::Phase::Construction...
[11/28 05:43:37    103s]   Stage::Clustering...
[11/28 05:43:37    103s]   Clustering...
[11/28 05:43:37    103s]     Clock DAG hash before 'Clustering': 10174101596470812603 12563366119414887668
[11/28 05:43:37    103s]     Initialize for clustering...
[11/28 05:43:37    103s]     Clock DAG stats before clustering:
[11/28 05:43:37    103s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[11/28 05:43:37    103s]       misc counts      : r=1, pp=0
[11/28 05:43:37    103s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14400.000um^2
[11/28 05:43:37    103s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=612.155um, total=612.155um
[11/28 05:43:37    103s]     Clock DAG library cell distribution before clustering {count}:
[11/28 05:43:37    103s]      Logics: PADDI: 1 
[11/28 05:43:37    103s]     Clock DAG hash before clustering: 10174101596470812603 12563366119414887668
[11/28 05:43:37    103s]     Computing optimal clock node locations...
[11/28 05:43:37    103s]       Optimal path computation stats:
[11/28 05:43:37    103s]         Successful          : 0
[11/28 05:43:37    103s]         Unsuccessful        : 0
[11/28 05:43:37    103s]         Immovable           : 2
[11/28 05:43:37    103s]         lockedParentLocation: 0
[11/28 05:43:37    103s]       Unsuccessful details:
[11/28 05:43:37    103s]       
[11/28 05:43:37    103s]     Computing optimal clock node locations done.
[11/28 05:43:37    103s]     Computing max distances from locked parents...
[11/28 05:43:37    103s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[11/28 05:43:37    103s]     Computing max distances from locked parents done.
[11/28 05:43:37    103s] End AAE Lib Interpolated Model. (MEM=1678.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:43:37    103s]     Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:43:37    103s]     Bottom-up phase...
[11/28 05:43:37    103s]     Clustering bottom-up starting from leaves...
[11/28 05:43:44    109s]       Clustering clock_tree My_CLK...
[11/28 05:43:44    110s]       Clustering clock_tree My_CLK done.
[11/28 05:43:44    110s]     Clustering bottom-up starting from leaves done.
[11/28 05:43:44    110s]     Rebuilding the clock tree after clustering...
[11/28 05:43:44    110s]     Rebuilding the clock tree after clustering done.
[11/28 05:43:44    110s]     Clock DAG stats after bottom-up phase:
[11/28 05:43:44    110s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:43:44    110s]       misc counts      : r=1, pp=0
[11/28 05:43:44    110s]       cell areas       : b=320.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14720.112um^2
[11/28 05:43:44    110s]       hp wire lengths  : top=0.000um, trunk=874.870um, leaf=2029.670um, total=2904.540um
[11/28 05:43:44    110s]     Clock DAG library cell distribution after bottom-up phase {count}:
[11/28 05:43:44    110s]        Bufs: CLKBUFX20: 39 
[11/28 05:43:44    110s]      Logics: PADDI: 1 
[11/28 05:43:44    110s]     Clock DAG hash after bottom-up phase: 9098953834154130901 90647570403166812
[11/28 05:43:44    110s]     Bottom-up phase done. (took cpu=0:00:07.2 real=0:00:07.2)
[11/28 05:43:44    110s]     Legalizing clock trees...
[11/28 05:43:44    110s]     Resynthesising clock tree into netlist...
[11/28 05:43:45    110s]       Reset timing graph...
[11/28 05:43:45    110s] Ignoring AAE DB Resetting ...
[11/28 05:43:45    110s]       Reset timing graph done.
[11/28 05:43:45    110s]     Resynthesising clock tree into netlist done.
[11/28 05:43:45    110s]     Commiting net attributes....
[11/28 05:43:45    110s]     Commiting net attributes. done.
[11/28 05:43:45    110s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 05:43:45    110s]     Leaving CCOpt scope - ClockRefiner...
[11/28 05:43:45    110s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1678.4M, EPOCH TIME: 1701150225.291544
[11/28 05:43:45    110s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.044, MEM:1640.4M, EPOCH TIME: 1701150225.335282
[11/28 05:43:45    110s]     Assigned high priority to 3559 instances.
[11/28 05:43:45    110s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[11/28 05:43:45    110s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[11/28 05:43:45    110s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1640.4M, EPOCH TIME: 1701150225.471596
[11/28 05:43:45    110s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1640.4M, EPOCH TIME: 1701150225.471840
[11/28 05:43:45    110s] z: 2, totalTracks: 1
[11/28 05:43:45    110s] z: 4, totalTracks: 1
[11/28 05:43:45    110s] z: 6, totalTracks: 1
[11/28 05:43:45    110s] z: 8, totalTracks: 1
[11/28 05:43:45    110s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:43:45    111s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1640.4M, EPOCH TIME: 1701150225.515698
[11/28 05:43:45    111s] 
[11/28 05:43:45    111s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:43:45    111s] OPERPROF:       Starting CMU at level 4, MEM:1640.4M, EPOCH TIME: 1701150225.687148
[11/28 05:43:45    111s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1640.4M, EPOCH TIME: 1701150225.688354
[11/28 05:43:45    111s] 
[11/28 05:43:45    111s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 05:43:45    111s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.180, REAL:0.173, MEM:1640.4M, EPOCH TIME: 1701150225.689051
[11/28 05:43:45    111s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1640.4M, EPOCH TIME: 1701150225.689181
[11/28 05:43:45    111s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1640.4M, EPOCH TIME: 1701150225.689301
[11/28 05:43:45    111s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1640.4MB).
[11/28 05:43:45    111s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.220, REAL:0.218, MEM:1640.4M, EPOCH TIME: 1701150225.690109
[11/28 05:43:45    111s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.240, REAL:0.235, MEM:1640.4M, EPOCH TIME: 1701150225.706346
[11/28 05:43:45    111s] TDRefine: refinePlace mode is spiral
[11/28 05:43:45    111s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28290.2
[11/28 05:43:45    111s] OPERPROF: Starting RefinePlace at level 1, MEM:1640.4M, EPOCH TIME: 1701150225.706516
[11/28 05:43:45    111s] *** Starting refinePlace (0:01:51 mem=1640.4M) ***
[11/28 05:43:45    111s] Total net bbox length = 6.484e+03 (3.476e+03 3.007e+03) (ext = 2.950e+02)
[11/28 05:43:45    111s] 
[11/28 05:43:45    111s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:43:45    111s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1640.4M, EPOCH TIME: 1701150225.710318
[11/28 05:43:45    111s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[11/28 05:43:45    111s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1640.4M, EPOCH TIME: 1701150225.710841
[11/28 05:43:45    111s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 05:43:45    111s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:43:45    111s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:43:45    111s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1640.4M, EPOCH TIME: 1701150225.731966
[11/28 05:43:45    111s] Starting refinePlace ...
[11/28 05:43:45    111s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:43:45    111s] One DDP V2 for no tweak run.
[11/28 05:43:45    111s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:43:45    111s] ** Cut row section cpu time 0:00:00.0.
[11/28 05:43:45    111s]    Spread Effort: high, standalone mode, useDDP on.
[11/28 05:43:45    111s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1643.5MB) @(0:01:51 - 0:01:51).
[11/28 05:43:45    111s] Move report: preRPlace moves 357 insts, mean move: 1.20 um, max move: 4.71 um 
[11/28 05:43:45    111s] 	Max move on inst (risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g357__1666): (393.80, 380.57) --> (390.80, 382.28)
[11/28 05:43:45    111s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: ADDHX1
[11/28 05:43:46    111s] wireLenOptFixPriorityInst 3519 inst fixed
[11/28 05:43:46    111s] 
[11/28 05:43:46    111s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[11/28 05:43:46    111s] Move report: legalization moves 83 insts, mean move: 1.67 um, max move: 8.53 um spiral
[11/28 05:43:46    111s] 	Max move on inst (risc_v_top_i_memory_rom_rom_memory_reg[77][1]): (426.20, 378.86) --> (422.80, 383.99)
[11/28 05:43:46    111s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/28 05:43:46    111s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/28 05:43:46    111s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1659.5MB) @(0:01:52 - 0:01:52).
[11/28 05:43:46    111s] Move report: Detail placement moves 367 insts, mean move: 1.45 um, max move: 8.53 um 
[11/28 05:43:46    111s] 	Max move on inst (risc_v_top_i_memory_rom_rom_memory_reg[77][1]): (426.20, 378.86) --> (422.80, 383.99)
[11/28 05:43:46    111s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1659.5MB
[11/28 05:43:46    111s] Statistics of distance of Instance movement in refine placement:
[11/28 05:43:46    111s]   maximum (X+Y) =         8.53 um
[11/28 05:43:46    111s]   inst (risc_v_top_i_memory_rom_rom_memory_reg[77][1]) with max move: (426.2, 378.86) -> (422.8, 383.99)
[11/28 05:43:46    111s]   mean    (X+Y) =         1.45 um
[11/28 05:43:46    111s] Summary Report:
[11/28 05:43:46    111s] Instances move: 367 (out of 3746 movable)
[11/28 05:43:46    111s] Instances flipped: 0
[11/28 05:43:46    111s] Mean displacement: 1.45 um
[11/28 05:43:46    111s] Max displacement: 8.53 um (Instance: risc_v_top_i_memory_rom_rom_memory_reg[77][1]) (426.2, 378.86) -> (422.8, 383.99)
[11/28 05:43:46    111s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
[11/28 05:43:46    111s] Total instances moved : 367
[11/28 05:43:46    111s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.620, REAL:0.609, MEM:1659.5M, EPOCH TIME: 1701150226.340603
[11/28 05:43:46    111s] Total net bbox length = 6.624e+03 (3.524e+03 3.100e+03) (ext = 2.950e+02)
[11/28 05:43:46    111s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1659.5MB
[11/28 05:43:46    111s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1659.5MB) @(0:01:51 - 0:01:52).
[11/28 05:43:46    111s] *** Finished refinePlace (0:01:52 mem=1659.5M) ***
[11/28 05:43:46    111s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28290.2
[11/28 05:43:46    111s] OPERPROF: Finished RefinePlace at level 1, CPU:0.640, REAL:0.636, MEM:1659.5M, EPOCH TIME: 1701150226.342072
[11/28 05:43:46    111s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1659.5M, EPOCH TIME: 1701150226.342212
[11/28 05:43:46    111s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.026, MEM:1656.5M, EPOCH TIME: 1701150226.368429
[11/28 05:43:46    111s]     ClockRefiner summary
[11/28 05:43:46    111s]     All clock instances: Moved 321, flipped 81 and cell swapped 0 (out of a total of 3559).
[11/28 05:43:46    111s]     The largest move was 8.53 um for risc_v_top_i_memory_rom_rom_memory_reg[77][1].
[11/28 05:43:46    111s]     Non-sink clock instances: Moved 8, flipped 0 and cell swapped 0 (out of a total of 40).
[11/28 05:43:46    111s]     The largest move was 3.42 um for CTS_ccl_a_buf_00037.
[11/28 05:43:46    111s]     Clock sinks: Moved 313, flipped 81 and cell swapped 0 (out of a total of 3519).
[11/28 05:43:46    111s]     The largest move was 8.53 um for risc_v_top_i_memory_rom_rom_memory_reg[77][1].
[11/28 05:43:46    111s]     Revert refine place priority changes on 0 instances.
[11/28 05:43:46    111s] OPERPROF: Starting DPlace-Init at level 1, MEM:1656.5M, EPOCH TIME: 1701150226.489911
[11/28 05:43:46    111s] z: 2, totalTracks: 1
[11/28 05:43:46    111s] z: 4, totalTracks: 1
[11/28 05:43:46    111s] z: 6, totalTracks: 1
[11/28 05:43:46    111s] z: 8, totalTracks: 1
[11/28 05:43:46    112s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:43:46    112s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1656.5M, EPOCH TIME: 1701150226.505403
[11/28 05:43:46    112s] 
[11/28 05:43:46    112s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:43:46    112s] OPERPROF:     Starting CMU at level 3, MEM:1656.5M, EPOCH TIME: 1701150226.604573
[11/28 05:43:46    112s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1656.5M, EPOCH TIME: 1701150226.605714
[11/28 05:43:46    112s] 
[11/28 05:43:46    112s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 05:43:46    112s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.101, MEM:1656.5M, EPOCH TIME: 1701150226.606435
[11/28 05:43:46    112s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1656.5M, EPOCH TIME: 1701150226.606550
[11/28 05:43:46    112s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1656.5M, EPOCH TIME: 1701150226.606657
[11/28 05:43:46    112s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1656.5MB).
[11/28 05:43:46    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.118, MEM:1656.5M, EPOCH TIME: 1701150226.607553
[11/28 05:43:46    112s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.3 real=0:00:01.3)
[11/28 05:43:46    112s]     Disconnecting clock tree from netlist...
[11/28 05:43:46    112s]     Disconnecting clock tree from netlist done.
[11/28 05:43:46    112s]     Leaving CCOpt scope - Cleaning up placement interface...
[11/28 05:43:46    112s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1656.5M, EPOCH TIME: 1701150226.629515
[11/28 05:43:46    112s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.022, MEM:1656.5M, EPOCH TIME: 1701150226.651572
[11/28 05:43:46    112s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:43:46    112s]     Leaving CCOpt scope - Initializing placement interface...
[11/28 05:43:46    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:1656.5M, EPOCH TIME: 1701150226.652128
[11/28 05:43:46    112s] z: 2, totalTracks: 1
[11/28 05:43:46    112s] z: 4, totalTracks: 1
[11/28 05:43:46    112s] z: 6, totalTracks: 1
[11/28 05:43:46    112s] z: 8, totalTracks: 1
[11/28 05:43:46    112s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:43:46    112s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1656.5M, EPOCH TIME: 1701150226.704685
[11/28 05:43:46    112s] 
[11/28 05:43:46    112s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:43:46    112s] OPERPROF:     Starting CMU at level 3, MEM:1656.5M, EPOCH TIME: 1701150226.918487
[11/28 05:43:46    112s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1656.5M, EPOCH TIME: 1701150226.919654
[11/28 05:43:46    112s] 
[11/28 05:43:46    112s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 05:43:46    112s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.220, REAL:0.216, MEM:1656.5M, EPOCH TIME: 1701150226.920536
[11/28 05:43:46    112s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1656.5M, EPOCH TIME: 1701150226.920681
[11/28 05:43:46    112s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1656.5M, EPOCH TIME: 1701150226.920785
[11/28 05:43:46    112s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1656.5MB).
[11/28 05:43:46    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.269, MEM:1656.5M, EPOCH TIME: 1701150226.921364
[11/28 05:43:46    112s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/28 05:43:46    112s]     Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[11/28 05:43:46    112s] End AAE Lib Interpolated Model. (MEM=1656.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:43:46    112s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
[11/28 05:43:46    112s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 05:43:47    112s]     Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/28 05:43:47    113s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 05:43:47    113s]     
[11/28 05:43:47    113s]     Clock tree legalization - Histogram:
[11/28 05:43:47    113s]     ====================================
[11/28 05:43:47    113s]     
[11/28 05:43:47    113s]     --------------------------------
[11/28 05:43:47    113s]     Movement (um)    Number of cells
[11/28 05:43:47    113s]     --------------------------------
[11/28 05:43:47    113s]     [1,1.605)               1
[11/28 05:43:47    113s]     [1.605,2.21)            1
[11/28 05:43:47    113s]     [2.21,2.815)            0
[11/28 05:43:47    113s]     [2.815,3.42)            6
[11/28 05:43:47    113s]     --------------------------------
[11/28 05:43:47    113s]     
[11/28 05:43:47    113s]     
[11/28 05:43:47    113s]     Clock tree legalization - Top 10 Movements:
[11/28 05:43:47    113s]     ===========================================
[11/28 05:43:47    113s]     
[11/28 05:43:47    113s]     --------------------------------------------------------------------------------------------------------------------------------------------------------
[11/28 05:43:47    113s]     Movement (um)    Desired              Achieved             Node
[11/28 05:43:47    113s]                      location             location             
[11/28 05:43:47    113s]     --------------------------------------------------------------------------------------------------------------------------------------------------------
[11/28 05:43:47    113s]         3.42         (338.000,320.720)    (338.000,317.300)    CTS_ccl_a_buf_00023 (a lib_cell CLKBUFX20) at (338.000,317.300), in power domain auto-default
[11/28 05:43:47    113s]         3.42         (338.600,324.140)    (338.600,327.560)    CTS_ccl_a_buf_00008 (a lib_cell CLKBUFX20) at (338.600,327.560), in power domain auto-default
[11/28 05:43:47    113s]         3.42         (396.200,310.460)    (396.200,307.040)    CTS_ccl_a_buf_00033 (a lib_cell CLKBUFX20) at (396.200,307.040), in power domain auto-default
[11/28 05:43:47    113s]         3.42         (338.000,320.720)    (338.000,324.140)    CTS_ccl_a_buf_00039 (a lib_cell CLKBUFX20) at (338.000,324.140), in power domain auto-default
[11/28 05:43:47    113s]         3.42         (339.400,401.090)    (339.400,397.670)    CTS_ccl_a_buf_00037 (a lib_cell CLKBUFX20) at (339.400,397.670), in power domain auto-default
[11/28 05:43:47    113s]         3.2          (334.000,320.720)    (337.200,320.720)    CTS_ccl_a_buf_00026 (a lib_cell CLKBUFX20) at (337.200,320.720), in power domain auto-default
[11/28 05:43:47    113s]         2.2          (344.200,351.500)    (346.400,351.500)    CTS_ccl_a_buf_00028 (a lib_cell CLKBUFX20) at (346.400,351.500), in power domain auto-default
[11/28 05:43:47    113s]         1            (401.400,310.460)    (402.400,310.460)    CTS_ccl_a_buf_00034 (a lib_cell CLKBUFX20) at (402.400,310.460), in power domain auto-default
[11/28 05:43:47    113s]         0            (397.705,311.505)    (397.705,311.505)    CTS_ccl_a_buf_00038 (a lib_cell CLKBUFX20) at (396.000,310.460), in power domain auto-default
[11/28 05:43:47    113s]         0            (337.550,249.275)    (337.550,249.275)    cell pad_clk (a lib_cell PADDI) at (310.000,10.000), in power domain auto-default
[11/28 05:43:47    113s]     --------------------------------------------------------------------------------------------------------------------------------------------------------
[11/28 05:43:47    113s]     
[11/28 05:43:47    113s]     Legalizing clock trees done. (took cpu=0:00:02.7 real=0:00:02.7)
[11/28 05:43:47    113s]     Clock DAG stats after 'Clustering':
[11/28 05:43:47    113s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:43:47    113s]       misc counts      : r=1, pp=0
[11/28 05:43:47    113s]       cell areas       : b=320.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14720.112um^2
[11/28 05:43:47    113s]       cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.464pF
[11/28 05:43:47    113s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:43:47    113s]       wire capacitance : top=0.000pF, trunk=0.052pF, leaf=0.641pF, total=0.693pF
[11/28 05:43:47    113s]       wire lengths     : top=0.000um, trunk=911.230um, leaf=8936.920um, total=9848.149um
[11/28 05:43:47    113s]       hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2068.350um, total=2949.660um
[11/28 05:43:47    113s]     Clock DAG net violations after 'Clustering':
[11/28 05:43:47    113s]       Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[11/28 05:43:47    113s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[11/28 05:43:47    113s]       Trunk : target=0.100ns count=5 avg=0.062ns sd=0.035ns min=0.000ns max=0.089ns {1 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:43:47    113s]       Leaf  : target=0.100ns count=36 avg=0.074ns sd=0.001ns min=0.072ns max=0.076ns {0 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:43:47    113s]     Clock DAG library cell distribution after 'Clustering' {count}:
[11/28 05:43:47    113s]        Bufs: CLKBUFX20: 39 
[11/28 05:43:47    113s]      Logics: PADDI: 1 
[11/28 05:43:47    113s]     Clock DAG hash after 'Clustering': 4839956529828357530 6507743723420776771
[11/28 05:43:47    113s]     Clock DAG hash after 'Clustering': 4839956529828357530 6507743723420776771
[11/28 05:43:48    113s]     Primary reporting skew groups after 'Clustering':
[11/28 05:43:48    113s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.563, avg=0.558, sd=0.003], skew [0.010 vs 0.105], 100% {0.553, 0.563} (wid=0.207 ws=0.005) (gid=0.358 gs=0.008)
[11/28 05:43:48    113s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[77][0]/CK
[11/28 05:43:48    113s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[92][30]/CK
[11/28 05:43:48    113s]     Skew group summary after 'Clustering':
[11/28 05:43:48    113s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.563, avg=0.558, sd=0.003], skew [0.010 vs 0.105], 100% {0.553, 0.563} (wid=0.207 ws=0.005) (gid=0.358 gs=0.008)
[11/28 05:43:48    113s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.553, max=0.563, avg=0.558, sd=0.003], skew [0.010 vs 0.105], 100% {0.553, 0.563} (wid=0.207 ws=0.005) (gid=0.358 gs=0.008)
[11/28 05:43:48    113s]     Legalizer API calls during this step: 606 succeeded with high effort: 606 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:43:48    113s]   Clustering done. (took cpu=0:00:10.9 real=0:00:10.9)
[11/28 05:43:48    113s]   
[11/28 05:43:48    113s]   Post-Clustering Statistics Report
[11/28 05:43:48    113s]   =================================
[11/28 05:43:48    113s]   
[11/28 05:43:48    113s]   Fanout Statistics:
[11/28 05:43:48    113s]   
[11/28 05:43:48    113s]   ----------------------------------------------------------------------------------------------------------------
[11/28 05:43:48    113s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[11/28 05:43:48    113s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[11/28 05:43:48    113s]   ----------------------------------------------------------------------------------------------------------------
[11/28 05:43:48    113s]   Trunk         6       6.833       1        13        5.742      {3 <= 3, 2 <= 12, 1 <= 15}
[11/28 05:43:48    113s]   Leaf         36      97.750      90       100        2.892      {2 <= 90, 1 <= 93, 6 <= 96, 11 <= 99, 16 <= 102}
[11/28 05:43:48    113s]   ----------------------------------------------------------------------------------------------------------------
[11/28 05:43:48    113s]   
[11/28 05:43:48    113s]   Clustering Failure Statistics:
[11/28 05:43:48    113s]   
[11/28 05:43:48    113s]   ----------------------------------------------
[11/28 05:43:48    113s]   Net Type    Clusters    Clusters    Transition
[11/28 05:43:48    113s]               Tried       Failed      Failures
[11/28 05:43:48    113s]   ----------------------------------------------
[11/28 05:43:48    113s]   Trunk           8          3            3
[11/28 05:43:48    113s]   Leaf           36          0            0
[11/28 05:43:48    113s]   ----------------------------------------------
[11/28 05:43:48    113s]   
[11/28 05:43:48    113s]   Clustering Partition Statistics:
[11/28 05:43:48    113s]   
[11/28 05:43:48    113s]   --------------------------------------------------------------------------------------
[11/28 05:43:48    113s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[11/28 05:43:48    113s]               Fraction    Fraction    Count        Size        Size    Size    Size
[11/28 05:43:48    113s]   --------------------------------------------------------------------------------------
[11/28 05:43:48    113s]   Trunk        0.000       1.000          1          36.000      36      36      0.000
[11/28 05:43:48    113s]   Leaf         0.000       1.000          1        3519.000    3519    3519      0.000
[11/28 05:43:48    113s]   --------------------------------------------------------------------------------------
[11/28 05:43:48    113s]   
[11/28 05:43:48    113s]   
[11/28 05:43:48    113s]   Looking for fanout violations...
[11/28 05:43:48    113s]   Looking for fanout violations done.
[11/28 05:43:48    114s]   CongRepair After Initial Clustering...
[11/28 05:43:48    114s]   Reset timing graph...
[11/28 05:43:48    114s] Ignoring AAE DB Resetting ...
[11/28 05:43:48    114s]   Reset timing graph done.
[11/28 05:43:48    114s]   Leaving CCOpt scope - Early Global Route...
[11/28 05:43:48    114s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1694.6M, EPOCH TIME: 1701150228.777270
[11/28 05:43:48    114s] All LLGs are deleted
[11/28 05:43:48    114s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1694.6M, EPOCH TIME: 1701150228.781269
[11/28 05:43:48    114s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.022, MEM:1694.6M, EPOCH TIME: 1701150228.802933
[11/28 05:43:48    114s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.020, REAL:0.028, MEM:1656.6M, EPOCH TIME: 1701150228.805080
[11/28 05:43:48    114s]   Clock implementation routing...
[11/28 05:43:48    114s] Net route status summary:
[11/28 05:43:48    114s]   Clock:        41 (unrouted=41, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 05:43:48    114s]   Non-clock:  4620 (unrouted=4146, trialRouted=474, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4143, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 05:43:49    114s]     Routing using eGR only...
[11/28 05:43:49    114s]       Early Global Route - eGR only step...
[11/28 05:43:49    114s] (ccopt eGR): There are 41 nets for routing of which 40 have one or more fixed wires.
[11/28 05:43:49    114s] (ccopt eGR): Start to route 41 all nets
[11/28 05:43:49    114s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1656.63 MB )
[11/28 05:43:49    114s] (I)      ==================== Layers =====================
[11/28 05:43:49    114s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:43:49    114s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/28 05:43:49    114s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:43:49    114s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/28 05:43:49    114s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/28 05:43:49    114s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/28 05:43:49    114s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/28 05:43:49    114s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/28 05:43:49    114s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/28 05:43:49    114s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/28 05:43:49    114s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/28 05:43:49    114s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/28 05:43:49    114s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/28 05:43:49    114s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/28 05:43:49    114s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/28 05:43:49    114s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/28 05:43:49    114s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/28 05:43:49    114s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/28 05:43:49    114s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/28 05:43:49    114s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/28 05:43:49    114s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/28 05:43:49    114s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/28 05:43:49    114s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/28 05:43:49    114s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/28 05:43:49    114s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/28 05:43:49    114s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:43:49    114s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/28 05:43:49    114s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/28 05:43:49    114s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/28 05:43:49    114s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/28 05:43:49    114s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/28 05:43:49    114s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/28 05:43:49    114s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/28 05:43:49    114s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/28 05:43:49    114s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/28 05:43:49    114s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/28 05:43:49    114s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/28 05:43:49    114s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/28 05:43:49    114s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/28 05:43:49    114s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/28 05:43:49    114s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:43:49    114s] (I)      Started Import and model ( Curr Mem: 1656.63 MB )
[11/28 05:43:49    114s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:43:49    115s] (I)      == Non-default Options ==
[11/28 05:43:49    115s] (I)      Clean congestion better                            : true
[11/28 05:43:49    115s] (I)      Estimate vias on DPT layer                         : true
[11/28 05:43:49    115s] (I)      Clean congestion layer assignment rounds           : 3
[11/28 05:43:49    115s] (I)      Layer constraints as soft constraints              : true
[11/28 05:43:49    115s] (I)      Soft top layer                                     : true
[11/28 05:43:49    115s] (I)      Skip prospective layer relax nets                  : true
[11/28 05:43:49    115s] (I)      Better NDR handling                                : true
[11/28 05:43:49    115s] (I)      Improved NDR modeling in LA                        : true
[11/28 05:43:49    115s] (I)      Routing cost fix for NDR handling                  : true
[11/28 05:43:49    115s] (I)      Block tracks for preroutes                         : true
[11/28 05:43:49    115s] (I)      Assign IRoute by net group key                     : true
[11/28 05:43:49    115s] (I)      Block unroutable channels                          : true
[11/28 05:43:49    115s] (I)      Block unroutable channels 3D                       : true
[11/28 05:43:49    115s] (I)      Bound layer relaxed segment wl                     : true
[11/28 05:43:49    115s] (I)      Blocked pin reach length threshold                 : 2
[11/28 05:43:49    115s] (I)      Check blockage within NDR space in TA              : true
[11/28 05:43:49    115s] (I)      Skip must join for term with via pillar            : true
[11/28 05:43:49    115s] (I)      Model find APA for IO pin                          : true
[11/28 05:43:49    115s] (I)      On pin location for off pin term                   : true
[11/28 05:43:49    115s] (I)      Handle EOL spacing                                 : true
[11/28 05:43:49    115s] (I)      Merge PG vias by gap                               : true
[11/28 05:43:49    115s] (I)      Maximum routing layer                              : 11
[11/28 05:43:49    115s] (I)      Route selected nets only                           : true
[11/28 05:43:49    115s] (I)      Refine MST                                         : true
[11/28 05:43:49    115s] (I)      Honor PRL                                          : true
[11/28 05:43:49    115s] (I)      Strong congestion aware                            : true
[11/28 05:43:49    115s] (I)      Improved initial location for IRoutes              : true
[11/28 05:43:49    115s] (I)      Multi panel TA                                     : true
[11/28 05:43:49    115s] (I)      Penalize wire overlap                              : true
[11/28 05:43:49    115s] (I)      Expand small instance blockage                     : true
[11/28 05:43:49    115s] (I)      Reduce via in TA                                   : true
[11/28 05:43:49    115s] (I)      SS-aware routing                                   : true
[11/28 05:43:49    115s] (I)      Improve tree edge sharing                          : true
[11/28 05:43:49    115s] (I)      Improve 2D via estimation                          : true
[11/28 05:43:49    115s] (I)      Refine Steiner tree                                : true
[11/28 05:43:49    115s] (I)      Build spine tree                                   : true
[11/28 05:43:49    115s] (I)      Model pass through capacity                        : true
[11/28 05:43:49    115s] (I)      Extend blockages by a half GCell                   : true
[11/28 05:43:49    115s] (I)      Consider pin shapes                                : true
[11/28 05:43:49    115s] (I)      Consider pin shapes for all nodes                  : true
[11/28 05:43:49    115s] (I)      Consider NR APA                                    : true
[11/28 05:43:49    115s] (I)      Consider IO pin shape                              : true
[11/28 05:43:49    115s] (I)      Fix pin connection bug                             : true
[11/28 05:43:49    115s] (I)      Consider layer RC for local wires                  : true
[11/28 05:43:49    115s] (I)      Route to clock mesh pin                            : true
[11/28 05:43:49    115s] (I)      LA-aware pin escape length                         : 2
[11/28 05:43:49    115s] (I)      Connect multiple ports                             : true
[11/28 05:43:49    115s] (I)      Split for must join                                : true
[11/28 05:43:49    115s] (I)      Number of threads                                  : 1
[11/28 05:43:49    115s] (I)      Routing effort level                               : 10000
[11/28 05:43:49    115s] (I)      Prefer layer length threshold                      : 8
[11/28 05:43:49    115s] (I)      Overflow penalty cost                              : 10
[11/28 05:43:49    115s] (I)      A-star cost                                        : 0.300000
[11/28 05:43:49    115s] (I)      Misalignment cost                                  : 10.000000
[11/28 05:43:49    115s] (I)      Threshold for short IRoute                         : 6
[11/28 05:43:49    115s] (I)      Via cost during post routing                       : 1.000000
[11/28 05:43:49    115s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/28 05:43:49    115s] (I)      Source-to-sink ratio                               : 0.300000
[11/28 05:43:49    115s] (I)      Scenic ratio bound                                 : 3.000000
[11/28 05:43:49    115s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/28 05:43:49    115s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/28 05:43:49    115s] (I)      PG-aware similar topology routing                  : true
[11/28 05:43:49    115s] (I)      Maze routing via cost fix                          : true
[11/28 05:43:49    115s] (I)      Apply PRL on PG terms                              : true
[11/28 05:43:49    115s] (I)      Apply PRL on obs objects                           : true
[11/28 05:43:49    115s] (I)      Handle range-type spacing rules                    : true
[11/28 05:43:49    115s] (I)      PG gap threshold multiplier                        : 10.000000
[11/28 05:43:49    115s] (I)      Parallel spacing query fix                         : true
[11/28 05:43:49    115s] (I)      Force source to root IR                            : true
[11/28 05:43:49    115s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/28 05:43:49    115s] (I)      Do not relax to DPT layer                          : true
[11/28 05:43:49    115s] (I)      No DPT in post routing                             : true
[11/28 05:43:49    115s] (I)      Modeling PG via merging fix                        : true
[11/28 05:43:49    115s] (I)      Shield aware TA                                    : true
[11/28 05:43:49    115s] (I)      Strong shield aware TA                             : true
[11/28 05:43:49    115s] (I)      Overflow calculation fix in LA                     : true
[11/28 05:43:49    115s] (I)      Post routing fix                                   : true
[11/28 05:43:49    115s] (I)      Strong post routing                                : true
[11/28 05:43:49    115s] (I)      Access via pillar from top                         : true
[11/28 05:43:49    115s] (I)      NDR via pillar fix                                 : true
[11/28 05:43:49    115s] (I)      Violation on path threshold                        : 1
[11/28 05:43:49    115s] (I)      Pass through capacity modeling                     : true
[11/28 05:43:49    115s] (I)      Select the non-relaxed segments in post routing stage : true
[11/28 05:43:49    115s] (I)      Select term pin box for io pin                     : true
[11/28 05:43:49    115s] (I)      Penalize NDR sharing                               : true
[11/28 05:43:49    115s] (I)      Enable special modeling                            : false
[11/28 05:43:49    115s] (I)      Keep fixed segments                                : true
[11/28 05:43:49    115s] (I)      Reorder net groups by key                          : true
[11/28 05:43:49    115s] (I)      Increase net scenic ratio                          : true
[11/28 05:43:49    115s] (I)      Method to set GCell size                           : row
[11/28 05:43:49    115s] (I)      Connect multiple ports and must join fix           : true
[11/28 05:43:49    115s] (I)      Avoid high resistance layers                       : true
[11/28 05:43:49    115s] (I)      Model find APA for IO pin fix                      : true
[11/28 05:43:49    115s] (I)      Avoid connecting non-metal layers                  : true
[11/28 05:43:49    115s] (I)      Use track pitch for NDR                            : true
[11/28 05:43:49    115s] (I)      Enable layer relax to lower layer                  : true
[11/28 05:43:49    115s] (I)      Enable layer relax to upper layer                  : true
[11/28 05:43:49    115s] (I)      Top layer relaxation fix                           : true
[11/28 05:43:49    115s] (I)      Counted 1491 PG shapes. We will not process PG shapes layer by layer.
[11/28 05:43:49    115s] (I)      Use row-based GCell size
[11/28 05:43:49    115s] (I)      Use row-based GCell align
[11/28 05:43:49    115s] (I)      layer 0 area = 80000
[11/28 05:43:49    115s] (I)      layer 1 area = 80000
[11/28 05:43:49    115s] (I)      layer 2 area = 80000
[11/28 05:43:49    115s] (I)      layer 3 area = 80000
[11/28 05:43:49    115s] (I)      layer 4 area = 80000
[11/28 05:43:49    115s] (I)      layer 5 area = 80000
[11/28 05:43:49    115s] (I)      layer 6 area = 80000
[11/28 05:43:49    115s] (I)      layer 7 area = 80000
[11/28 05:43:49    115s] (I)      layer 8 area = 80000
[11/28 05:43:49    115s] (I)      layer 9 area = 400000
[11/28 05:43:49    115s] (I)      layer 10 area = 400000
[11/28 05:43:49    115s] (I)      GCell unit size   : 3420
[11/28 05:43:49    115s] (I)      GCell multiplier  : 1
[11/28 05:43:49    115s] (I)      GCell row height  : 3420
[11/28 05:43:49    115s] (I)      Actual row height : 3420
[11/28 05:43:49    115s] (I)      GCell align ref   : 580000 579880
[11/28 05:43:49    115s] [NR-eGR] Track table information for default rule: 
[11/28 05:43:49    115s] [NR-eGR] Metal1 has single uniform track structure
[11/28 05:43:49    115s] [NR-eGR] Metal2 has single uniform track structure
[11/28 05:43:49    115s] [NR-eGR] Metal3 has single uniform track structure
[11/28 05:43:49    115s] [NR-eGR] Metal4 has single uniform track structure
[11/28 05:43:49    115s] [NR-eGR] Metal5 has single uniform track structure
[11/28 05:43:49    115s] [NR-eGR] Metal6 has single uniform track structure
[11/28 05:43:49    115s] [NR-eGR] Metal7 has single uniform track structure
[11/28 05:43:49    115s] [NR-eGR] Metal8 has single uniform track structure
[11/28 05:43:49    115s] [NR-eGR] Metal9 has single uniform track structure
[11/28 05:43:49    115s] [NR-eGR] Metal10 has single uniform track structure
[11/28 05:43:49    115s] [NR-eGR] Metal11 has single uniform track structure
[11/28 05:43:49    115s] (I)      ==================== Default via =====================
[11/28 05:43:49    115s] (I)      +----+------------------+----------------------------+
[11/28 05:43:49    115s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/28 05:43:49    115s] (I)      +----+------------------+----------------------------+
[11/28 05:43:49    115s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/28 05:43:49    115s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/28 05:43:49    115s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/28 05:43:49    115s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/28 05:43:49    115s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/28 05:43:49    115s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/28 05:43:49    115s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/28 05:43:49    115s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/28 05:43:49    115s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/28 05:43:49    115s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/28 05:43:49    115s] (I)      +----+------------------+----------------------------+
[11/28 05:43:49    115s] [NR-eGR] Read 1728 PG shapes
[11/28 05:43:49    115s] [NR-eGR] Read 0 clock shapes
[11/28 05:43:49    115s] [NR-eGR] Read 0 other shapes
[11/28 05:43:49    115s] [NR-eGR] #Routing Blockages  : 0
[11/28 05:43:49    115s] [NR-eGR] #Instance Blockages : 1590
[11/28 05:43:49    115s] [NR-eGR] #PG Blockages       : 1728
[11/28 05:43:49    115s] [NR-eGR] #Halo Blockages     : 0
[11/28 05:43:49    115s] [NR-eGR] #Boundary Blockages : 0
[11/28 05:43:49    115s] [NR-eGR] #Clock Blockages    : 0
[11/28 05:43:49    115s] [NR-eGR] #Other Blockages    : 0
[11/28 05:43:49    115s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/28 05:43:49    115s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/28 05:43:49    115s] [NR-eGR] Read 518 nets ( ignored 477 )
[11/28 05:43:49    115s] [NR-eGR] Connected 0 must-join pins/ports
[11/28 05:43:49    115s] (I)      early_global_route_priority property id does not exist.
[11/28 05:43:49    115s] (I)      Read Num Blocks=4382  Num Prerouted Wires=0  Num CS=0
[11/28 05:43:49    115s] (I)      Layer 1 (V) : #blockages 2376 : #preroutes 0
[11/28 05:43:50    115s] (I)      Layer 2 (H) : #blockages 162 : #preroutes 0
[11/28 05:43:50    115s] (I)      Layer 3 (V) : #blockages 1762 : #preroutes 0
[11/28 05:43:50    115s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[11/28 05:43:50    115s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/28 05:43:50    115s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/28 05:43:50    115s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/28 05:43:50    115s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/28 05:43:50    115s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/28 05:43:50    115s] (I)      Layer 10 (H) : #blockages 82 : #preroutes 0
[11/28 05:43:50    116s] (I)      Moved 1 terms for better access 
[11/28 05:43:50    116s] (I)      Number of ignored nets                =      0
[11/28 05:43:50    116s] (I)      Number of connected nets              =      0
[11/28 05:43:50    116s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/28 05:43:50    116s] (I)      Number of clock nets                  =     41.  Ignored: No
[11/28 05:43:50    116s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/28 05:43:50    116s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/28 05:43:50    116s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 05:43:50    116s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/28 05:43:50    116s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/28 05:43:50    116s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 05:43:50    116s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 05:43:50    116s] [NR-eGR] There are 40 clock nets ( 40 with NDR ).
[11/28 05:43:50    116s] (I)      Ndr track 0 does not exist
[11/28 05:43:50    116s] (I)      Ndr track 0 does not exist
[11/28 05:43:50    116s] (I)      ---------------------Grid Graph Info--------------------
[11/28 05:43:50    116s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/28 05:43:50    116s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/28 05:43:50    116s] (I)      Site width          :   400  (dbu)
[11/28 05:43:50    116s] (I)      Row height          :  3420  (dbu)
[11/28 05:43:50    116s] (I)      GCell row height    :  3420  (dbu)
[11/28 05:43:50    116s] (I)      GCell width         :  3420  (dbu)
[11/28 05:43:50    116s] (I)      GCell height        :  3420  (dbu)
[11/28 05:43:50    116s] (I)      Grid                :   468   468    11
[11/28 05:43:50    116s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/28 05:43:50    116s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/28 05:43:50    116s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/28 05:43:50    116s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/28 05:43:50    116s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/28 05:43:50    116s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/28 05:43:50    116s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/28 05:43:50    116s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/28 05:43:50    116s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/28 05:43:50    116s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/28 05:43:50    116s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/28 05:43:50    116s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/28 05:43:50    116s] (I)      --------------------------------------------------------
[11/28 05:43:50    116s] 
[11/28 05:43:50    116s] [NR-eGR] ============ Routing rule table ============
[11/28 05:43:50    116s] [NR-eGR] Rule id: 0  Nets: 40
[11/28 05:43:50    116s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[11/28 05:43:50    116s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[11/28 05:43:50    116s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[11/28 05:43:50    116s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[11/28 05:43:50    116s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[11/28 05:43:50    116s] [NR-eGR] Rule id: 1  Nets: 0
[11/28 05:43:50    116s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/28 05:43:50    116s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/28 05:43:50    116s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/28 05:43:50    116s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:43:50    116s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:43:50    116s] [NR-eGR] ========================================
[11/28 05:43:50    116s] [NR-eGR] 
[11/28 05:43:50    116s] (I)      =============== Blocked Tracks ===============
[11/28 05:43:50    116s] (I)      +-------+---------+----------+---------------+
[11/28 05:43:50    116s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/28 05:43:50    116s] (I)      +-------+---------+----------+---------------+
[11/28 05:43:50    116s] (I)      |     1 |       0 |        0 |         0.00% |
[11/28 05:43:50    116s] (I)      |     2 | 1872000 |    43172 |         2.31% |
[11/28 05:43:50    116s] (I)      |     3 | 1970748 |     2638 |         0.13% |
[11/28 05:43:50    116s] (I)      |     4 | 1872000 |    79482 |         4.25% |
[11/28 05:43:50    116s] (I)      |     5 | 1970748 |        0 |         0.00% |
[11/28 05:43:50    116s] (I)      |     6 | 1872000 |        0 |         0.00% |
[11/28 05:43:50    116s] (I)      |     7 | 1970748 |        0 |         0.00% |
[11/28 05:43:50    116s] (I)      |     8 | 1872000 |        0 |         0.00% |
[11/28 05:43:50    116s] (I)      |     9 | 1970748 |        0 |         0.00% |
[11/28 05:43:50    116s] (I)      |    10 |  748332 |        0 |         0.00% |
[11/28 05:43:50    116s] (I)      |    11 |  788112 |      351 |         0.04% |
[11/28 05:43:50    116s] (I)      +-------+---------+----------+---------------+
[11/28 05:43:50    116s] (I)      Finished Import and model ( CPU: 1.19 sec, Real: 1.26 sec, Curr Mem: 1684.12 MB )
[11/28 05:43:50    116s] (I)      Reset routing kernel
[11/28 05:43:50    116s] (I)      Started Global Routing ( Curr Mem: 1684.12 MB )
[11/28 05:43:50    116s] (I)      totalPins=3598  totalGlobalPin=3581 (99.53%)
[11/28 05:43:50    116s] (I)      total 2D Cap : 3767475 = (1968480 H, 1798995 V)
[11/28 05:43:50    116s] [NR-eGR] Layer group 1: route 40 net(s) in layer range [3, 4]
[11/28 05:43:50    116s] (I)      
[11/28 05:43:50    116s] (I)      ============  Phase 1a Route ============
[11/28 05:43:50    116s] (I)      Usage: 5372 = (2022 H, 3350 V) = (0.10% H, 0.19% V) = (3.458e+03um H, 5.728e+03um V)
[11/28 05:43:50    116s] (I)      
[11/28 05:43:50    116s] (I)      ============  Phase 1b Route ============
[11/28 05:43:50    116s] (I)      Usage: 5372 = (2022 H, 3350 V) = (0.10% H, 0.19% V) = (3.458e+03um H, 5.728e+03um V)
[11/28 05:43:50    116s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.186120e+03um
[11/28 05:43:50    116s] (I)      
[11/28 05:43:50    116s] (I)      ============  Phase 1c Route ============
[11/28 05:43:50    116s] (I)      Usage: 5372 = (2022 H, 3350 V) = (0.10% H, 0.19% V) = (3.458e+03um H, 5.728e+03um V)
[11/28 05:43:50    116s] (I)      
[11/28 05:43:50    116s] (I)      ============  Phase 1d Route ============
[11/28 05:43:50    116s] (I)      Usage: 5372 = (2022 H, 3350 V) = (0.10% H, 0.19% V) = (3.458e+03um H, 5.728e+03um V)
[11/28 05:43:50    116s] (I)      
[11/28 05:43:50    116s] (I)      ============  Phase 1e Route ============
[11/28 05:43:50    116s] (I)      Usage: 5372 = (2022 H, 3350 V) = (0.10% H, 0.19% V) = (3.458e+03um H, 5.728e+03um V)
[11/28 05:43:50    116s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.186120e+03um
[11/28 05:43:50    116s] (I)      
[11/28 05:43:50    116s] (I)      ============  Phase 1f Route ============
[11/28 05:43:50    116s] (I)      Usage: 5372 = (2022 H, 3350 V) = (0.10% H, 0.19% V) = (3.458e+03um H, 5.728e+03um V)
[11/28 05:43:50    116s] (I)      
[11/28 05:43:50    116s] (I)      ============  Phase 1g Route ============
[11/28 05:43:50    116s] (I)      Usage: 5352 = (2020 H, 3332 V) = (0.10% H, 0.19% V) = (3.454e+03um H, 5.698e+03um V)
[11/28 05:43:50    116s] (I)      #Nets         : 40
[11/28 05:43:50    116s] (I)      #Relaxed nets : 4
[11/28 05:43:50    116s] (I)      Wire length   : 4811
[11/28 05:43:50    116s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[11/28 05:43:50    116s] (I)      
[11/28 05:43:50    116s] (I)      ============  Phase 1h Route ============
[11/28 05:43:51    116s] (I)      Usage: 5215 = (1979 H, 3236 V) = (0.10% H, 0.18% V) = (3.384e+03um H, 5.534e+03um V)
[11/28 05:43:51    116s] (I)      total 2D Cap : 7612896 = (3939228 H, 3673668 V)
[11/28 05:43:51    116s] [NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[11/28 05:43:51    116s] (I)      
[11/28 05:43:51    116s] (I)      ============  Phase 1a Route ============
[11/28 05:43:51    116s] (I)      Usage: 5770 = (2188 H, 3582 V) = (0.06% H, 0.10% V) = (3.741e+03um H, 6.125e+03um V)
[11/28 05:43:51    116s] (I)      
[11/28 05:43:51    116s] (I)      ============  Phase 1b Route ============
[11/28 05:43:51    116s] (I)      Usage: 5770 = (2188 H, 3582 V) = (0.06% H, 0.10% V) = (3.741e+03um H, 6.125e+03um V)
[11/28 05:43:51    116s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.866700e+03um
[11/28 05:43:51    116s] (I)      
[11/28 05:43:51    116s] (I)      ============  Phase 1c Route ============
[11/28 05:43:51    116s] (I)      Usage: 5770 = (2188 H, 3582 V) = (0.06% H, 0.10% V) = (3.741e+03um H, 6.125e+03um V)
[11/28 05:43:51    116s] (I)      
[11/28 05:43:51    116s] (I)      ============  Phase 1d Route ============
[11/28 05:43:51    116s] (I)      Usage: 5770 = (2188 H, 3582 V) = (0.06% H, 0.10% V) = (3.741e+03um H, 6.125e+03um V)
[11/28 05:43:51    116s] (I)      
[11/28 05:43:51    116s] (I)      ============  Phase 1e Route ============
[11/28 05:43:51    116s] (I)      Usage: 5770 = (2188 H, 3582 V) = (0.06% H, 0.10% V) = (3.741e+03um H, 6.125e+03um V)
[11/28 05:43:51    116s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.866700e+03um
[11/28 05:43:51    116s] (I)      
[11/28 05:43:51    116s] (I)      ============  Phase 1f Route ============
[11/28 05:43:51    116s] (I)      Usage: 5770 = (2188 H, 3582 V) = (0.06% H, 0.10% V) = (3.741e+03um H, 6.125e+03um V)
[11/28 05:43:51    116s] (I)      
[11/28 05:43:51    116s] (I)      ============  Phase 1g Route ============
[11/28 05:43:51    116s] (I)      Usage: 5758 = (2181 H, 3577 V) = (0.06% H, 0.10% V) = (3.730e+03um H, 6.117e+03um V)
[11/28 05:43:51    116s] (I)      #Nets         : 4
[11/28 05:43:51    116s] (I)      #Relaxed nets : 2
[11/28 05:43:51    116s] (I)      Wire length   : 288
[11/28 05:43:51    116s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[11/28 05:43:51    116s] (I)      
[11/28 05:43:51    116s] (I)      ============  Phase 1h Route ============
[11/28 05:43:51    116s] (I)      Usage: 5758 = (2181 H, 3577 V) = (0.06% H, 0.10% V) = (3.730e+03um H, 6.117e+03um V)
[11/28 05:43:51    116s] (I)      total 2D Cap : 11455644 = (5909976 H, 5545668 V)
[11/28 05:43:51    116s] [NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[11/28 05:43:51    116s] (I)      
[11/28 05:43:51    116s] (I)      ============  Phase 1a Route ============
[11/28 05:43:51    116s] (I)      Usage: 6025 = (2275 H, 3750 V) = (0.04% H, 0.07% V) = (3.890e+03um H, 6.412e+03um V)
[11/28 05:43:51    116s] (I)      
[11/28 05:43:51    116s] (I)      ============  Phase 1b Route ============
[11/28 05:43:51    116s] (I)      Usage: 6025 = (2275 H, 3750 V) = (0.04% H, 0.07% V) = (3.890e+03um H, 6.412e+03um V)
[11/28 05:43:51    116s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.030275e+04um
[11/28 05:43:51    116s] (I)      
[11/28 05:43:51    116s] (I)      ============  Phase 1c Route ============
[11/28 05:43:51    116s] (I)      Usage: 6025 = (2275 H, 3750 V) = (0.04% H, 0.07% V) = (3.890e+03um H, 6.412e+03um V)
[11/28 05:43:51    116s] (I)      
[11/28 05:43:51    116s] (I)      ============  Phase 1d Route ============
[11/28 05:43:51    116s] (I)      Usage: 6025 = (2275 H, 3750 V) = (0.04% H, 0.07% V) = (3.890e+03um H, 6.412e+03um V)
[11/28 05:43:51    116s] (I)      
[11/28 05:43:51    116s] (I)      ============  Phase 1e Route ============
[11/28 05:43:51    116s] (I)      Usage: 6025 = (2275 H, 3750 V) = (0.04% H, 0.07% V) = (3.890e+03um H, 6.412e+03um V)
[11/28 05:43:51    116s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.030275e+04um
[11/28 05:43:51    116s] (I)      
[11/28 05:43:51    116s] (I)      ============  Phase 1f Route ============
[11/28 05:43:51    116s] (I)      Usage: 6025 = (2275 H, 3750 V) = (0.04% H, 0.07% V) = (3.890e+03um H, 6.412e+03um V)
[11/28 05:43:51    116s] (I)      
[11/28 05:43:51    116s] (I)      ============  Phase 1g Route ============
[11/28 05:43:51    116s] (I)      Usage: 6013 = (2267 H, 3746 V) = (0.04% H, 0.07% V) = (3.877e+03um H, 6.406e+03um V)
[11/28 05:43:51    116s] (I)      #Nets         : 2
[11/28 05:43:51    116s] (I)      #Relaxed nets : 2
[11/28 05:43:51    116s] (I)      Wire length   : 0
[11/28 05:43:51    116s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 10]
[11/28 05:43:51    116s] (I)      
[11/28 05:43:51    116s] (I)      ============  Phase 1h Route ============
[11/28 05:43:51    116s] (I)      Usage: 6013 = (2267 H, 3746 V) = (0.04% H, 0.07% V) = (3.877e+03um H, 6.406e+03um V)
[11/28 05:43:51    117s] (I)      total 2D Cap : 14174724 = (7880724 H, 6294000 V)
[11/28 05:43:51    117s] [NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 10]
[11/28 05:43:51    117s] (I)      
[11/28 05:43:51    117s] (I)      ============  Phase 1a Route ============
[11/28 05:43:51    117s] (I)      Usage: 6280 = (2361 H, 3919 V) = (0.03% H, 0.06% V) = (4.037e+03um H, 6.701e+03um V)
[11/28 05:43:51    117s] (I)      
[11/28 05:43:51    117s] (I)      ============  Phase 1b Route ============
[11/28 05:43:51    117s] (I)      Usage: 6280 = (2361 H, 3919 V) = (0.03% H, 0.06% V) = (4.037e+03um H, 6.701e+03um V)
[11/28 05:43:51    117s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.073880e+04um
[11/28 05:43:51    117s] (I)      
[11/28 05:43:51    117s] (I)      ============  Phase 1c Route ============
[11/28 05:43:51    117s] (I)      Usage: 6280 = (2361 H, 3919 V) = (0.03% H, 0.06% V) = (4.037e+03um H, 6.701e+03um V)
[11/28 05:43:51    117s] (I)      
[11/28 05:43:51    117s] (I)      ============  Phase 1d Route ============
[11/28 05:43:51    117s] (I)      Usage: 6280 = (2361 H, 3919 V) = (0.03% H, 0.06% V) = (4.037e+03um H, 6.701e+03um V)
[11/28 05:43:51    117s] (I)      
[11/28 05:43:51    117s] (I)      ============  Phase 1e Route ============
[11/28 05:43:51    117s] (I)      Usage: 6280 = (2361 H, 3919 V) = (0.03% H, 0.06% V) = (4.037e+03um H, 6.701e+03um V)
[11/28 05:43:51    117s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.073880e+04um
[11/28 05:43:51    117s] (I)      
[11/28 05:43:51    117s] (I)      ============  Phase 1f Route ============
[11/28 05:43:51    117s] (I)      Usage: 6280 = (2361 H, 3919 V) = (0.03% H, 0.06% V) = (4.037e+03um H, 6.701e+03um V)
[11/28 05:43:51    117s] (I)      
[11/28 05:43:51    117s] (I)      ============  Phase 1g Route ============
[11/28 05:43:51    117s] (I)      Usage: 6268 = (2353 H, 3915 V) = (0.03% H, 0.06% V) = (4.024e+03um H, 6.695e+03um V)
[11/28 05:43:51    117s] (I)      #Nets         : 2
[11/28 05:43:51    117s] (I)      #Relaxed nets : 2
[11/28 05:43:51    117s] (I)      Wire length   : 0
[11/28 05:43:51    117s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 11]
[11/28 05:43:51    117s] (I)      
[11/28 05:43:51    117s] (I)      ============  Phase 1h Route ============
[11/28 05:43:51    117s] (I)      Usage: 6268 = (2353 H, 3915 V) = (0.03% H, 0.06% V) = (4.024e+03um H, 6.695e+03um V)
[11/28 05:43:51    117s] (I)      total 2D Cap : 14962547 = (8668547 H, 6294000 V)
[11/28 05:43:51    117s] [NR-eGR] Layer group 5: route 2 net(s) in layer range [3, 11]
[11/28 05:43:51    117s] (I)      
[11/28 05:43:51    117s] (I)      ============  Phase 1a Route ============
[11/28 05:43:51    117s] (I)      Usage: 6535 = (2447 H, 4088 V) = (0.03% H, 0.06% V) = (4.184e+03um H, 6.990e+03um V)
[11/28 05:43:51    117s] (I)      
[11/28 05:43:51    117s] (I)      ============  Phase 1b Route ============
[11/28 05:43:51    117s] (I)      Usage: 6535 = (2447 H, 4088 V) = (0.03% H, 0.06% V) = (4.184e+03um H, 6.990e+03um V)
[11/28 05:43:52    117s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.117485e+04um
[11/28 05:43:52    117s] (I)      
[11/28 05:43:52    117s] (I)      ============  Phase 1c Route ============
[11/28 05:43:52    117s] (I)      Usage: 6535 = (2447 H, 4088 V) = (0.03% H, 0.06% V) = (4.184e+03um H, 6.990e+03um V)
[11/28 05:43:52    117s] (I)      
[11/28 05:43:52    117s] (I)      ============  Phase 1d Route ============
[11/28 05:43:52    117s] (I)      Usage: 6535 = (2447 H, 4088 V) = (0.03% H, 0.06% V) = (4.184e+03um H, 6.990e+03um V)
[11/28 05:43:52    117s] (I)      
[11/28 05:43:52    117s] (I)      ============  Phase 1e Route ============
[11/28 05:43:52    117s] (I)      Usage: 6535 = (2447 H, 4088 V) = (0.03% H, 0.06% V) = (4.184e+03um H, 6.990e+03um V)
[11/28 05:43:52    117s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.117485e+04um
[11/28 05:43:52    117s] (I)      
[11/28 05:43:52    117s] (I)      ============  Phase 1f Route ============
[11/28 05:43:52    117s] (I)      Usage: 6535 = (2447 H, 4088 V) = (0.03% H, 0.06% V) = (4.184e+03um H, 6.990e+03um V)
[11/28 05:43:52    117s] (I)      
[11/28 05:43:52    117s] (I)      ============  Phase 1g Route ============
[11/28 05:43:52    117s] (I)      Usage: 6523 = (2439 H, 4084 V) = (0.03% H, 0.06% V) = (4.171e+03um H, 6.984e+03um V)
[11/28 05:43:52    117s] (I)      #Nets         : 2
[11/28 05:43:52    117s] (I)      #Relaxed nets : 2
[11/28 05:43:52    117s] (I)      Wire length   : 0
[11/28 05:43:52    117s] [NR-eGR] Create a new net group with 2 nets and layer range [2, 11]
[11/28 05:43:52    117s] (I)      
[11/28 05:43:52    117s] (I)      ============  Phase 1h Route ============
[11/28 05:43:52    117s] (I)      Usage: 6523 = (2439 H, 4084 V) = (0.03% H, 0.06% V) = (4.171e+03um H, 6.984e+03um V)
[11/28 05:43:52    117s] (I)      total 2D Cap : 16791625 = (8668547 H, 8123078 V)
[11/28 05:43:52    117s] [NR-eGR] Layer group 6: route 2 net(s) in layer range [2, 11]
[11/28 05:43:52    117s] (I)      
[11/28 05:43:52    117s] (I)      ============  Phase 1a Route ============
[11/28 05:43:52    117s] (I)      Usage: 7051 = (2622 H, 4429 V) = (0.03% H, 0.05% V) = (4.484e+03um H, 7.574e+03um V)
[11/28 05:43:52    117s] (I)      
[11/28 05:43:52    117s] (I)      ============  Phase 1b Route ============
[11/28 05:43:52    117s] (I)      Usage: 7051 = (2622 H, 4429 V) = (0.03% H, 0.05% V) = (4.484e+03um H, 7.574e+03um V)
[11/28 05:43:52    117s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.205721e+04um
[11/28 05:43:52    117s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/28 05:43:52    117s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/28 05:43:52    117s] (I)      
[11/28 05:43:52    117s] (I)      ============  Phase 1c Route ============
[11/28 05:43:52    117s] (I)      Usage: 7051 = (2622 H, 4429 V) = (0.03% H, 0.05% V) = (4.484e+03um H, 7.574e+03um V)
[11/28 05:43:52    117s] (I)      
[11/28 05:43:52    117s] (I)      ============  Phase 1d Route ============
[11/28 05:43:52    117s] (I)      Usage: 7051 = (2622 H, 4429 V) = (0.03% H, 0.05% V) = (4.484e+03um H, 7.574e+03um V)
[11/28 05:43:52    117s] (I)      
[11/28 05:43:52    117s] (I)      ============  Phase 1e Route ============
[11/28 05:43:52    117s] (I)      Usage: 7051 = (2622 H, 4429 V) = (0.03% H, 0.05% V) = (4.484e+03um H, 7.574e+03um V)
[11/28 05:43:52    117s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.205721e+04um
[11/28 05:43:52    117s] (I)      
[11/28 05:43:52    117s] (I)      ============  Phase 1f Route ============
[11/28 05:43:52    117s] (I)      Usage: 7051 = (2622 H, 4429 V) = (0.03% H, 0.05% V) = (4.484e+03um H, 7.574e+03um V)
[11/28 05:43:52    117s] (I)      
[11/28 05:43:52    117s] (I)      ============  Phase 1g Route ============
[11/28 05:43:52    117s] (I)      Usage: 7050 = (2622 H, 4428 V) = (0.03% H, 0.05% V) = (4.484e+03um H, 7.572e+03um V)
[11/28 05:43:52    117s] (I)      
[11/28 05:43:52    117s] (I)      ============  Phase 1h Route ============
[11/28 05:43:52    117s] (I)      Usage: 7050 = (2622 H, 4428 V) = (0.03% H, 0.05% V) = (4.484e+03um H, 7.572e+03um V)
[11/28 05:43:52    117s] (I)      
[11/28 05:43:52    117s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 05:43:52    117s] [NR-eGR]                        OverCon            
[11/28 05:43:52    117s] [NR-eGR]                         #Gcell     %Gcell
[11/28 05:43:52    117s] [NR-eGR]        Layer             (1-0)    OverCon
[11/28 05:43:52    117s] [NR-eGR] ----------------------------------------------
[11/28 05:43:52    117s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:52    117s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:52    117s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:52    117s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:52    117s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:52    117s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:52    117s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:52    117s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:52    117s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:52    117s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:52    117s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:52    117s] [NR-eGR] ----------------------------------------------
[11/28 05:43:52    117s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/28 05:43:52    117s] [NR-eGR] 
[11/28 05:43:52    117s] (I)      Finished Global Routing ( CPU: 1.82 sec, Real: 1.83 sec, Curr Mem: 1684.12 MB )
[11/28 05:43:52    118s] (I)      total 2D Cap : 16793823 = (8668643 H, 8125180 V)
[11/28 05:43:52    118s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/28 05:43:52    118s] (I)      ============= Track Assignment ============
[11/28 05:43:52    118s] (I)      Started Track Assignment (1T) ( Curr Mem: 1684.12 MB )
[11/28 05:43:52    118s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/28 05:43:52    118s] (I)      Run Multi-thread track assignment
[11/28 05:43:53    118s] (I)      Finished Track Assignment (1T) ( CPU: 0.49 sec, Real: 0.49 sec, Curr Mem: 1695.05 MB )
[11/28 05:43:53    118s] (I)      Started Export ( Curr Mem: 1695.05 MB )
[11/28 05:43:53    118s] [NR-eGR]                  Length (um)   Vias 
[11/28 05:43:53    118s] [NR-eGR] ------------------------------------
[11/28 05:43:53    118s] [NR-eGR]  Metal1   (1H)             0   5187 
[11/28 05:43:53    118s] [NR-eGR]  Metal2   (2V)          6642   6558 
[11/28 05:43:53    118s] [NR-eGR]  Metal3   (3H)          6546   1038 
[11/28 05:43:53    118s] [NR-eGR]  Metal4   (4V)          1941      4 
[11/28 05:43:53    118s] [NR-eGR]  Metal5   (5H)             1      0 
[11/28 05:43:53    118s] [NR-eGR]  Metal6   (6V)             0      0 
[11/28 05:43:53    118s] [NR-eGR]  Metal7   (7H)             0      0 
[11/28 05:43:53    118s] [NR-eGR]  Metal8   (8V)             0      0 
[11/28 05:43:53    118s] [NR-eGR]  Metal9   (9H)             0      0 
[11/28 05:43:53    118s] [NR-eGR]  Metal10  (10V)            0      0 
[11/28 05:43:53    118s] [NR-eGR]  Metal11  (11H)            0      0 
[11/28 05:43:53    118s] [NR-eGR] ------------------------------------
[11/28 05:43:53    118s] [NR-eGR]           Total        15130  12787 
[11/28 05:43:53    118s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:43:53    118s] [NR-eGR] Total half perimeter of net bounding box: 6624um
[11/28 05:43:53    118s] [NR-eGR] Total length: 15130um, number of vias: 12787
[11/28 05:43:53    118s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:43:53    118s] [NR-eGR] Total eGR-routed clock nets wire length: 10100um, number of vias: 8788
[11/28 05:43:53    118s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:43:53    118s] [NR-eGR] Report for selected net(s) only.
[11/28 05:43:53    118s] [NR-eGR]                  Length (um)  Vias 
[11/28 05:43:53    118s] [NR-eGR] -----------------------------------
[11/28 05:43:53    118s] [NR-eGR]  Metal1   (1H)             0  3597 
[11/28 05:43:53    118s] [NR-eGR]  Metal2   (2V)          4251  4171 
[11/28 05:43:53    118s] [NR-eGR]  Metal3   (3H)          3949  1016 
[11/28 05:43:53    118s] [NR-eGR]  Metal4   (4V)          1899     4 
[11/28 05:43:53    118s] [NR-eGR]  Metal5   (5H)             1     0 
[11/28 05:43:53    118s] [NR-eGR]  Metal6   (6V)             0     0 
[11/28 05:43:53    118s] [NR-eGR]  Metal7   (7H)             0     0 
[11/28 05:43:53    118s] [NR-eGR]  Metal8   (8V)             0     0 
[11/28 05:43:53    118s] [NR-eGR]  Metal9   (9H)             0     0 
[11/28 05:43:53    118s] [NR-eGR]  Metal10  (10V)            0     0 
[11/28 05:43:53    118s] [NR-eGR]  Metal11  (11H)            0     0 
[11/28 05:43:53    118s] [NR-eGR] -----------------------------------
[11/28 05:43:53    118s] [NR-eGR]           Total        10100  8788 
[11/28 05:43:53    118s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:43:53    118s] [NR-eGR] Total half perimeter of net bounding box: 2699um
[11/28 05:43:53    118s] [NR-eGR] Total length: 10100um, number of vias: 8788
[11/28 05:43:53    118s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:43:53    118s] [NR-eGR] Total routed clock nets wire length: 10100um, number of vias: 8788
[11/28 05:43:53    118s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:43:53    118s] (I)      Finished Export ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1695.05 MB )
[11/28 05:43:53    118s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.85 sec, Real: 3.94 sec, Curr Mem: 1676.05 MB )
[11/28 05:43:53    118s] (I)      ===================================== Runtime Summary =====================================
[11/28 05:43:53    118s] (I)       Step                                          %      Start     Finish      Real       CPU 
[11/28 05:43:53    118s] (I)      -------------------------------------------------------------------------------------------
[11/28 05:43:53    118s] (I)       Early Global Route kernel               100.00%  66.76 sec  70.70 sec  3.94 sec  3.85 sec 
[11/28 05:43:53    118s] (I)       +-Import and model                       31.97%  66.78 sec  68.04 sec  1.26 sec  1.19 sec 
[11/28 05:43:53    118s] (I)       | +-Create place DB                       2.38%  66.85 sec  66.94 sec  0.09 sec  0.07 sec 
[11/28 05:43:53    118s] (I)       | | +-Import place data                   2.37%  66.85 sec  66.94 sec  0.09 sec  0.07 sec 
[11/28 05:43:53    118s] (I)       | | | +-Read instances and placement      1.15%  66.85 sec  66.89 sec  0.05 sec  0.03 sec 
[11/28 05:43:53    118s] (I)       | | | +-Read nets                         1.20%  66.90 sec  66.94 sec  0.05 sec  0.04 sec 
[11/28 05:43:53    118s] (I)       | +-Create route DB                      23.90%  66.94 sec  67.88 sec  0.94 sec  0.94 sec 
[11/28 05:43:53    118s] (I)       | | +-Import route data (1T)             23.85%  66.94 sec  67.88 sec  0.94 sec  0.94 sec 
[11/28 05:43:53    118s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.39%  66.95 sec  66.96 sec  0.02 sec  0.02 sec 
[11/28 05:43:53    118s] (I)       | | | | +-Read routing blockages          0.00%  66.95 sec  66.95 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | | | +-Read instance blockages         0.03%  66.95 sec  66.95 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | | | +-Read PG blockages               0.01%  66.96 sec  66.96 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | | | +-Read clock blockages            0.00%  66.96 sec  66.96 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | | | +-Read other blockages            0.00%  66.96 sec  66.96 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | | | +-Read halo blockages             0.00%  66.96 sec  66.96 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | | | +-Read boundary cut boxes         0.00%  66.96 sec  66.96 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | | +-Read blackboxes                   0.00%  66.96 sec  66.96 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | | +-Read prerouted                    0.01%  66.96 sec  66.96 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | | +-Read unlegalized nets             0.01%  66.96 sec  66.96 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | | +-Read nets                         0.01%  66.96 sec  66.96 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | | +-Set up via pillars                0.00%  66.97 sec  66.97 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | | +-Initialize 3D grid graph          3.16%  66.97 sec  67.09 sec  0.12 sec  0.13 sec 
[11/28 05:43:53    118s] (I)       | | | +-Model blockage capacity          19.89%  67.09 sec  67.87 sec  0.78 sec  0.78 sec 
[11/28 05:43:53    118s] (I)       | | | | +-Initialize 3D capacity         18.21%  67.09 sec  67.81 sec  0.72 sec  0.72 sec 
[11/28 05:43:53    118s] (I)       | | | +-Move terms for access (1T)        0.25%  67.87 sec  67.88 sec  0.01 sec  0.01 sec 
[11/28 05:43:53    118s] (I)       | +-Read aux data                         0.00%  67.88 sec  67.88 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | +-Others data preparation               0.01%  67.88 sec  67.89 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | +-Create route kernel                   4.00%  67.89 sec  68.04 sec  0.16 sec  0.16 sec 
[11/28 05:43:53    118s] (I)       +-Global Routing                         46.45%  68.04 sec  69.87 sec  1.83 sec  1.82 sec 
[11/28 05:43:53    118s] (I)       | +-Initialization                        0.05%  68.04 sec  68.05 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | +-Net group 1                           9.64%  68.05 sec  68.43 sec  0.38 sec  0.39 sec 
[11/28 05:43:53    118s] (I)       | | +-Generate topology                   1.82%  68.05 sec  68.12 sec  0.07 sec  0.07 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1a                            0.32%  68.20 sec  68.21 sec  0.01 sec  0.01 sec 
[11/28 05:43:53    118s] (I)       | | | +-Pattern routing (1T)              0.28%  68.20 sec  68.21 sec  0.01 sec  0.01 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1b                            0.04%  68.21 sec  68.21 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1c                            0.00%  68.21 sec  68.21 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1d                            0.00%  68.21 sec  68.21 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1e                            0.35%  68.21 sec  68.22 sec  0.01 sec  0.03 sec 
[11/28 05:43:53    118s] (I)       | | | +-Route legalization                0.01%  68.22 sec  68.22 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | | | +-Legalize Blockage Violations    0.01%  68.22 sec  68.22 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1f                            0.00%  68.22 sec  68.22 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1g                            1.72%  68.23 sec  68.29 sec  0.07 sec  0.06 sec 
[11/28 05:43:53    118s] (I)       | | | +-Post Routing                      1.71%  68.23 sec  68.29 sec  0.07 sec  0.06 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1h                            1.64%  68.29 sec  68.36 sec  0.06 sec  0.06 sec 
[11/28 05:43:53    118s] (I)       | | | +-Post Routing                      1.22%  68.29 sec  68.34 sec  0.05 sec  0.05 sec 
[11/28 05:43:53    118s] (I)       | | +-Layer assignment (1T)               1.70%  68.36 sec  68.43 sec  0.07 sec  0.08 sec 
[11/28 05:43:53    118s] (I)       | +-Net group 2                           3.98%  68.43 sec  68.58 sec  0.16 sec  0.15 sec 
[11/28 05:43:53    118s] (I)       | | +-Generate topology                   0.07%  68.43 sec  68.43 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1a                            0.06%  68.55 sec  68.55 sec  0.00 sec  0.01 sec 
[11/28 05:43:53    118s] (I)       | | | +-Pattern routing (1T)              0.05%  68.55 sec  68.55 sec  0.00 sec  0.01 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1b                            0.02%  68.55 sec  68.55 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1c                            0.00%  68.55 sec  68.55 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1d                            0.00%  68.56 sec  68.56 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1e                            0.03%  68.56 sec  68.57 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | | +-Route legalization                0.00%  68.56 sec  68.56 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1f                            0.00%  68.57 sec  68.57 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1g                            0.05%  68.57 sec  68.57 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | | +-Post Routing                      0.04%  68.57 sec  68.57 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1h                            0.04%  68.57 sec  68.57 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | | +-Post Routing                      0.04%  68.57 sec  68.57 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Layer assignment (1T)               0.03%  68.57 sec  68.57 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | +-Net group 3                           5.41%  68.58 sec  68.80 sec  0.21 sec  0.21 sec 
[11/28 05:43:53    118s] (I)       | | +-Generate topology                   0.03%  68.58 sec  68.59 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1a                            0.37%  68.75 sec  68.76 sec  0.01 sec  0.01 sec 
[11/28 05:43:53    118s] (I)       | | | +-Pattern routing (1T)              0.36%  68.75 sec  68.76 sec  0.01 sec  0.01 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1b                            0.02%  68.76 sec  68.76 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1c                            0.00%  68.76 sec  68.76 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1d                            0.00%  68.76 sec  68.76 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1e                            0.23%  68.76 sec  68.77 sec  0.01 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | | +-Route legalization                0.00%  68.76 sec  68.76 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1f                            0.00%  68.77 sec  68.77 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1g                            0.05%  68.77 sec  68.77 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | | +-Post Routing                      0.04%  68.77 sec  68.77 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1h                            0.55%  68.78 sec  68.80 sec  0.02 sec  0.02 sec 
[11/28 05:43:53    118s] (I)       | | | +-Post Routing                      0.54%  68.78 sec  68.80 sec  0.02 sec  0.02 sec 
[11/28 05:43:53    118s] (I)       | +-Net group 4                           6.46%  68.80 sec  69.05 sec  0.25 sec  0.26 sec 
[11/28 05:43:53    118s] (I)       | | +-Generate topology                   0.03%  68.80 sec  68.80 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1a                            0.06%  69.01 sec  69.02 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | | +-Pattern routing (1T)              0.05%  69.01 sec  69.02 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1b                            0.02%  69.03 sec  69.03 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1c                            0.00%  69.03 sec  69.03 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1d                            0.00%  69.03 sec  69.03 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1e                            0.03%  69.03 sec  69.03 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | | +-Route legalization                0.00%  69.03 sec  69.03 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1f                            0.00%  69.03 sec  69.03 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1g                            0.46%  69.03 sec  69.05 sec  0.02 sec  0.03 sec 
[11/28 05:43:53    118s] (I)       | | | +-Post Routing                      0.45%  69.03 sec  69.05 sec  0.02 sec  0.03 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1h                            0.04%  69.05 sec  69.05 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | | +-Post Routing                      0.03%  69.05 sec  69.05 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | +-Net group 5                           6.90%  69.05 sec  69.32 sec  0.27 sec  0.27 sec 
[11/28 05:43:53    118s] (I)       | | +-Generate topology                   0.54%  69.05 sec  69.07 sec  0.02 sec  0.02 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1a                            0.05%  69.28 sec  69.28 sec  0.00 sec  0.01 sec 
[11/28 05:43:53    118s] (I)       | | | +-Pattern routing (1T)              0.05%  69.28 sec  69.28 sec  0.00 sec  0.01 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1b                            0.53%  69.28 sec  69.30 sec  0.02 sec  0.02 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1c                            0.00%  69.30 sec  69.30 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1d                            0.00%  69.30 sec  69.30 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1e                            0.03%  69.30 sec  69.30 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | | +-Route legalization                0.00%  69.30 sec  69.30 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1f                            0.00%  69.30 sec  69.30 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1g                            0.45%  69.30 sec  69.32 sec  0.02 sec  0.01 sec 
[11/28 05:43:53    118s] (I)       | | | +-Post Routing                      0.45%  69.30 sec  69.32 sec  0.02 sec  0.01 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1h                            0.04%  69.32 sec  69.32 sec  0.00 sec  0.01 sec 
[11/28 05:43:53    118s] (I)       | | | +-Post Routing                      0.03%  69.32 sec  69.32 sec  0.00 sec  0.01 sec 
[11/28 05:43:53    118s] (I)       | +-Net group 6                          10.61%  69.32 sec  69.74 sec  0.42 sec  0.40 sec 
[11/28 05:43:53    118s] (I)       | | +-Generate topology                   0.00%  69.32 sec  69.32 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1a                            0.52%  69.58 sec  69.60 sec  0.02 sec  0.02 sec 
[11/28 05:43:53    118s] (I)       | | | +-Pattern routing (1T)              0.05%  69.58 sec  69.58 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | | +-Add via demand to 2D              0.46%  69.58 sec  69.60 sec  0.02 sec  0.01 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1b                            0.03%  69.60 sec  69.60 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1c                            0.00%  69.60 sec  69.60 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1d                            0.00%  69.60 sec  69.60 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1e                            0.02%  69.60 sec  69.60 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | | +-Route legalization                0.00%  69.60 sec  69.60 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1f                            0.00%  69.60 sec  69.60 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1g                            0.45%  69.60 sec  69.62 sec  0.02 sec  0.02 sec 
[11/28 05:43:53    118s] (I)       | | | +-Post Routing                      0.03%  69.62 sec  69.62 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | | +-Phase 1h                            0.04%  69.62 sec  69.62 sec  0.00 sec  0.01 sec 
[11/28 05:43:53    118s] (I)       | | | +-Post Routing                      0.03%  69.62 sec  69.62 sec  0.00 sec  0.01 sec 
[11/28 05:43:53    118s] (I)       | | +-Layer assignment (1T)               0.23%  69.73 sec  69.74 sec  0.01 sec  0.01 sec 
[11/28 05:43:53    118s] (I)       +-Export 3D cong map                      5.67%  69.87 sec  70.10 sec  0.22 sec  0.22 sec 
[11/28 05:43:53    118s] (I)       | +-Export 2D cong map                    0.51%  70.08 sec  70.10 sec  0.02 sec  0.02 sec 
[11/28 05:43:53    118s] (I)       +-Extract Global 3D Wires                 0.01%  70.10 sec  70.10 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       +-Track Assignment (1T)                  12.41%  70.10 sec  70.59 sec  0.49 sec  0.49 sec 
[11/28 05:43:53    118s] (I)       | +-Initialization                        0.00%  70.11 sec  70.11 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       | +-Track Assignment Kernel              12.07%  70.11 sec  70.59 sec  0.48 sec  0.47 sec 
[11/28 05:43:53    118s] (I)       | +-Free Memory                           0.00%  70.59 sec  70.59 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       +-Export                                  1.98%  70.59 sec  70.67 sec  0.08 sec  0.08 sec 
[11/28 05:43:53    118s] (I)       | +-Export DB wires                       0.57%  70.59 sec  70.61 sec  0.02 sec  0.03 sec 
[11/28 05:43:53    118s] (I)       | | +-Export all nets                     0.54%  70.59 sec  70.61 sec  0.02 sec  0.02 sec 
[11/28 05:43:53    118s] (I)       | | +-Set wire vias                       0.02%  70.61 sec  70.61 sec  0.00 sec  0.01 sec 
[11/28 05:43:53    118s] (I)       | +-Report wirelength                     0.94%  70.61 sec  70.65 sec  0.04 sec  0.03 sec 
[11/28 05:43:53    118s] (I)       | +-Update net boxes                      0.44%  70.65 sec  70.67 sec  0.02 sec  0.02 sec 
[11/28 05:43:53    118s] (I)       | +-Update timing                         0.00%  70.67 sec  70.67 sec  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)       +-Postprocess design                      0.75%  70.67 sec  70.70 sec  0.03 sec  0.02 sec 
[11/28 05:43:53    118s] (I)      ===================== Summary by functions =====================
[11/28 05:43:53    118s] (I)       Lv  Step                                 %      Real       CPU 
[11/28 05:43:53    118s] (I)      ----------------------------------------------------------------
[11/28 05:43:53    118s] (I)        0  Early Global Route kernel      100.00%  3.94 sec  3.85 sec 
[11/28 05:43:53    118s] (I)        1  Global Routing                  46.45%  1.83 sec  1.82 sec 
[11/28 05:43:53    118s] (I)        1  Import and model                31.97%  1.26 sec  1.19 sec 
[11/28 05:43:53    118s] (I)        1  Track Assignment (1T)           12.41%  0.49 sec  0.49 sec 
[11/28 05:43:53    118s] (I)        1  Export 3D cong map               5.67%  0.22 sec  0.22 sec 
[11/28 05:43:53    118s] (I)        1  Export                           1.98%  0.08 sec  0.08 sec 
[11/28 05:43:53    118s] (I)        1  Postprocess design               0.75%  0.03 sec  0.02 sec 
[11/28 05:43:53    118s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)        2  Create route DB                 23.90%  0.94 sec  0.94 sec 
[11/28 05:43:53    118s] (I)        2  Track Assignment Kernel         12.07%  0.48 sec  0.47 sec 
[11/28 05:43:53    118s] (I)        2  Net group 6                     10.61%  0.42 sec  0.40 sec 
[11/28 05:43:53    118s] (I)        2  Net group 1                      9.64%  0.38 sec  0.39 sec 
[11/28 05:43:53    118s] (I)        2  Net group 5                      6.90%  0.27 sec  0.27 sec 
[11/28 05:43:53    118s] (I)        2  Net group 4                      6.46%  0.25 sec  0.26 sec 
[11/28 05:43:53    118s] (I)        2  Net group 3                      5.41%  0.21 sec  0.21 sec 
[11/28 05:43:53    118s] (I)        2  Create route kernel              4.00%  0.16 sec  0.16 sec 
[11/28 05:43:53    118s] (I)        2  Net group 2                      3.98%  0.16 sec  0.15 sec 
[11/28 05:43:53    118s] (I)        2  Create place DB                  2.38%  0.09 sec  0.07 sec 
[11/28 05:43:53    118s] (I)        2  Report wirelength                0.94%  0.04 sec  0.03 sec 
[11/28 05:43:53    118s] (I)        2  Export DB wires                  0.57%  0.02 sec  0.03 sec 
[11/28 05:43:53    118s] (I)        2  Export 2D cong map               0.51%  0.02 sec  0.02 sec 
[11/28 05:43:53    118s] (I)        2  Update net boxes                 0.44%  0.02 sec  0.02 sec 
[11/28 05:43:53    118s] (I)        2  Initialization                   0.05%  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)        2  Others data preparation          0.01%  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)        3  Import route data (1T)          23.85%  0.94 sec  0.94 sec 
[11/28 05:43:53    118s] (I)        3  Phase 1g                         3.18%  0.13 sec  0.12 sec 
[11/28 05:43:53    118s] (I)        3  Generate topology                2.49%  0.10 sec  0.09 sec 
[11/28 05:43:53    118s] (I)        3  Import place data                2.37%  0.09 sec  0.07 sec 
[11/28 05:43:53    118s] (I)        3  Phase 1h                         2.35%  0.09 sec  0.10 sec 
[11/28 05:43:53    118s] (I)        3  Layer assignment (1T)            1.95%  0.08 sec  0.09 sec 
[11/28 05:43:53    118s] (I)        3  Phase 1a                         1.37%  0.05 sec  0.06 sec 
[11/28 05:43:53    118s] (I)        3  Phase 1e                         0.69%  0.03 sec  0.03 sec 
[11/28 05:43:53    118s] (I)        3  Phase 1b                         0.67%  0.03 sec  0.02 sec 
[11/28 05:43:53    118s] (I)        3  Export all nets                  0.54%  0.02 sec  0.02 sec 
[11/28 05:43:53    118s] (I)        3  Set wire vias                    0.02%  0.00 sec  0.01 sec 
[11/28 05:43:53    118s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)        3  Phase 1f                         0.01%  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)        4  Model blockage capacity         19.89%  0.78 sec  0.78 sec 
[11/28 05:43:53    118s] (I)        4  Post Routing                     4.61%  0.18 sec  0.19 sec 
[11/28 05:43:53    118s] (I)        4  Initialize 3D grid graph         3.16%  0.12 sec  0.13 sec 
[11/28 05:43:53    118s] (I)        4  Read nets                        1.21%  0.05 sec  0.04 sec 
[11/28 05:43:53    118s] (I)        4  Read instances and placement     1.15%  0.05 sec  0.03 sec 
[11/28 05:43:53    118s] (I)        4  Pattern routing (1T)             0.82%  0.03 sec  0.04 sec 
[11/28 05:43:53    118s] (I)        4  Add via demand to 2D             0.46%  0.02 sec  0.01 sec 
[11/28 05:43:53    118s] (I)        4  Read blockages ( Layer 2-11 )    0.39%  0.02 sec  0.02 sec 
[11/28 05:43:53    118s] (I)        4  Move terms for access (1T)       0.25%  0.01 sec  0.01 sec 
[11/28 05:43:53    118s] (I)        4  Route legalization               0.01%  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)        4  Read unlegalized nets            0.01%  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)        4  Read prerouted                   0.01%  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)        5  Initialize 3D capacity          18.21%  0.72 sec  0.72 sec 
[11/28 05:43:53    118s] (I)        5  Read instance blockages          0.03%  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)        5  Read PG blockages                0.01%  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)        5  Legalize Blockage Violations     0.01%  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[11/28 05:43:53    118s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[11/28 05:43:53    119s]       Early Global Route - eGR only step done. (took cpu=0:00:04.4 real=0:00:04.5)
[11/28 05:43:53    119s]     Routing using eGR only done.
[11/28 05:43:53    119s] Net route status summary:
[11/28 05:43:53    119s]   Clock:        41 (unrouted=1, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 05:43:53    119s]   Non-clock:  4620 (unrouted=4146, trialRouted=474, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4143, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 05:43:53    119s] 
[11/28 05:43:53    119s] CCOPT: Done with clock implementation routing.
[11/28 05:43:53    119s] 
[11/28 05:43:53    119s]   Clock implementation routing done.
[11/28 05:43:53    119s]   Fixed 40 wires.
[11/28 05:43:53    119s]   CCOpt: Starting congestion repair using flow wrapper...
[11/28 05:43:53    119s]     Congestion Repair...
[11/28 05:43:53    119s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:01:59.2/0:02:55.2 (0.7), mem = 1676.0M
[11/28 05:43:53    119s] Info: Disable timing driven in postCTS congRepair.
[11/28 05:43:53    119s] 
[11/28 05:43:53    119s] Starting congRepair ...
[11/28 05:43:53    119s] User Input Parameters:
[11/28 05:43:53    119s] - Congestion Driven    : On
[11/28 05:43:53    119s] - Timing Driven        : Off
[11/28 05:43:53    119s] - Area-Violation Based : On
[11/28 05:43:53    119s] - Start Rollback Level : -5
[11/28 05:43:53    119s] - Legalized            : On
[11/28 05:43:53    119s] - Window Based         : Off
[11/28 05:43:53    119s] - eDen incr mode       : Off
[11/28 05:43:53    119s] - Small incr mode      : Off
[11/28 05:43:53    119s] 
[11/28 05:43:53    119s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1676.0M, EPOCH TIME: 1701150233.841063
[11/28 05:43:53    119s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.050, REAL:0.045, MEM:1676.0M, EPOCH TIME: 1701150233.886559
[11/28 05:43:53    119s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1676.0M, EPOCH TIME: 1701150233.886806
[11/28 05:43:53    119s] Starting Early Global Route congestion estimation: mem = 1676.0M
[11/28 05:43:53    119s] (I)      ==================== Layers =====================
[11/28 05:43:53    119s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:43:53    119s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/28 05:43:53    119s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:43:53    119s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/28 05:43:53    119s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/28 05:43:53    119s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/28 05:43:53    119s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/28 05:43:53    119s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/28 05:43:53    119s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/28 05:43:53    119s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/28 05:43:53    119s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/28 05:43:53    119s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/28 05:43:53    119s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/28 05:43:53    119s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/28 05:43:53    119s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/28 05:43:53    119s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/28 05:43:53    119s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/28 05:43:53    119s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/28 05:43:53    119s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/28 05:43:53    119s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/28 05:43:53    119s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/28 05:43:53    119s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/28 05:43:53    119s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/28 05:43:53    119s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/28 05:43:53    119s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/28 05:43:53    119s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:43:53    119s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/28 05:43:53    119s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/28 05:43:53    119s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/28 05:43:53    119s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/28 05:43:53    119s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/28 05:43:53    119s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/28 05:43:53    119s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/28 05:43:53    119s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/28 05:43:53    119s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/28 05:43:53    119s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/28 05:43:53    119s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/28 05:43:53    119s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/28 05:43:53    119s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/28 05:43:53    119s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/28 05:43:53    119s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:43:53    119s] (I)      Started Import and model ( Curr Mem: 1676.05 MB )
[11/28 05:43:53    119s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:43:53    119s] (I)      == Non-default Options ==
[11/28 05:43:53    119s] (I)      Maximum routing layer                              : 11
[11/28 05:43:53    119s] (I)      Number of threads                                  : 1
[11/28 05:43:53    119s] (I)      Use non-blocking free Dbs wires                    : false
[11/28 05:43:53    119s] (I)      Method to set GCell size                           : row
[11/28 05:43:53    119s] (I)      Counted 1491 PG shapes. We will not process PG shapes layer by layer.
[11/28 05:43:54    119s] (I)      Use row-based GCell size
[11/28 05:43:54    119s] (I)      Use row-based GCell align
[11/28 05:43:54    119s] (I)      layer 0 area = 80000
[11/28 05:43:54    119s] (I)      layer 1 area = 80000
[11/28 05:43:54    119s] (I)      layer 2 area = 80000
[11/28 05:43:54    119s] (I)      layer 3 area = 80000
[11/28 05:43:54    119s] (I)      layer 4 area = 80000
[11/28 05:43:54    119s] (I)      layer 5 area = 80000
[11/28 05:43:54    119s] (I)      layer 6 area = 80000
[11/28 05:43:54    119s] (I)      layer 7 area = 80000
[11/28 05:43:54    119s] (I)      layer 8 area = 80000
[11/28 05:43:54    119s] (I)      layer 9 area = 400000
[11/28 05:43:54    119s] (I)      layer 10 area = 400000
[11/28 05:43:54    119s] (I)      GCell unit size   : 3420
[11/28 05:43:54    119s] (I)      GCell multiplier  : 1
[11/28 05:43:54    119s] (I)      GCell row height  : 3420
[11/28 05:43:54    119s] (I)      Actual row height : 3420
[11/28 05:43:54    119s] (I)      GCell align ref   : 580000 579880
[11/28 05:43:54    119s] [NR-eGR] Track table information for default rule: 
[11/28 05:43:54    119s] [NR-eGR] Metal1 has single uniform track structure
[11/28 05:43:54    119s] [NR-eGR] Metal2 has single uniform track structure
[11/28 05:43:54    119s] [NR-eGR] Metal3 has single uniform track structure
[11/28 05:43:54    119s] [NR-eGR] Metal4 has single uniform track structure
[11/28 05:43:54    119s] [NR-eGR] Metal5 has single uniform track structure
[11/28 05:43:54    119s] [NR-eGR] Metal6 has single uniform track structure
[11/28 05:43:54    119s] [NR-eGR] Metal7 has single uniform track structure
[11/28 05:43:54    119s] [NR-eGR] Metal8 has single uniform track structure
[11/28 05:43:54    119s] [NR-eGR] Metal9 has single uniform track structure
[11/28 05:43:54    119s] [NR-eGR] Metal10 has single uniform track structure
[11/28 05:43:54    119s] [NR-eGR] Metal11 has single uniform track structure
[11/28 05:43:54    119s] (I)      ==================== Default via =====================
[11/28 05:43:54    119s] (I)      +----+------------------+----------------------------+
[11/28 05:43:54    119s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/28 05:43:54    119s] (I)      +----+------------------+----------------------------+
[11/28 05:43:54    119s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/28 05:43:54    119s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/28 05:43:54    119s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/28 05:43:54    119s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/28 05:43:54    119s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/28 05:43:54    119s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/28 05:43:54    119s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/28 05:43:54    119s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/28 05:43:54    119s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/28 05:43:54    119s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/28 05:43:54    119s] (I)      +----+------------------+----------------------------+
[11/28 05:43:54    119s] [NR-eGR] Read 1101 PG shapes
[11/28 05:43:54    119s] [NR-eGR] Read 0 clock shapes
[11/28 05:43:54    119s] [NR-eGR] Read 0 other shapes
[11/28 05:43:54    119s] [NR-eGR] #Routing Blockages  : 0
[11/28 05:43:54    119s] [NR-eGR] #Instance Blockages : 508
[11/28 05:43:54    119s] [NR-eGR] #PG Blockages       : 1101
[11/28 05:43:54    119s] [NR-eGR] #Halo Blockages     : 0
[11/28 05:43:54    119s] [NR-eGR] #Boundary Blockages : 0
[11/28 05:43:54    119s] [NR-eGR] #Clock Blockages    : 0
[11/28 05:43:54    119s] [NR-eGR] #Other Blockages    : 0
[11/28 05:43:54    119s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/28 05:43:54    119s] [NR-eGR] Num Prerouted Nets = 40  Num Prerouted Wires = 10171
[11/28 05:43:54    119s] [NR-eGR] Read 518 nets ( ignored 40 )
[11/28 05:43:54    119s] (I)      early_global_route_priority property id does not exist.
[11/28 05:43:54    119s] (I)      Read Num Blocks=1609  Num Prerouted Wires=10171  Num CS=0
[11/28 05:43:54    119s] (I)      Layer 1 (V) : #blockages 1091 : #preroutes 7203
[11/28 05:43:54    119s] (I)      Layer 2 (H) : #blockages 28 : #preroutes 2701
[11/28 05:43:54    119s] (I)      Layer 3 (V) : #blockages 474 : #preroutes 265
[11/28 05:43:54    119s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 2
[11/28 05:43:54    119s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/28 05:43:54    119s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/28 05:43:54    119s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/28 05:43:54    120s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/28 05:43:54    120s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/28 05:43:54    120s] (I)      Layer 10 (H) : #blockages 16 : #preroutes 0
[11/28 05:43:54    120s] (I)      Number of ignored nets                =     40
[11/28 05:43:54    120s] (I)      Number of connected nets              =      0
[11/28 05:43:54    120s] (I)      Number of fixed nets                  =     40.  Ignored: Yes
[11/28 05:43:54    120s] (I)      Number of clock nets                  =     41.  Ignored: No
[11/28 05:43:54    120s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/28 05:43:54    120s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/28 05:43:54    120s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 05:43:54    120s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/28 05:43:54    120s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/28 05:43:54    120s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 05:43:54    120s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 05:43:54    120s] (I)      Ndr track 0 does not exist
[11/28 05:43:54    120s] (I)      Ndr track 0 does not exist
[11/28 05:43:54    120s] (I)      ---------------------Grid Graph Info--------------------
[11/28 05:43:54    120s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/28 05:43:54    120s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/28 05:43:54    120s] (I)      Site width          :   400  (dbu)
[11/28 05:43:54    120s] (I)      Row height          :  3420  (dbu)
[11/28 05:43:54    120s] (I)      GCell row height    :  3420  (dbu)
[11/28 05:43:54    120s] (I)      GCell width         :  3420  (dbu)
[11/28 05:43:54    120s] (I)      GCell height        :  3420  (dbu)
[11/28 05:43:54    120s] (I)      Grid                :   468   468    11
[11/28 05:43:54    120s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/28 05:43:54    120s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/28 05:43:54    120s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/28 05:43:54    120s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/28 05:43:54    120s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/28 05:43:54    120s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/28 05:43:54    120s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/28 05:43:54    120s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/28 05:43:54    120s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/28 05:43:54    120s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/28 05:43:54    120s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/28 05:43:54    120s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/28 05:43:54    120s] (I)      --------------------------------------------------------
[11/28 05:43:54    120s] 
[11/28 05:43:54    120s] [NR-eGR] ============ Routing rule table ============
[11/28 05:43:54    120s] [NR-eGR] Rule id: 0  Nets: 0
[11/28 05:43:54    120s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[11/28 05:43:54    120s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[11/28 05:43:54    120s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[11/28 05:43:54    120s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[11/28 05:43:54    120s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[11/28 05:43:54    120s] [NR-eGR] Rule id: 1  Nets: 474
[11/28 05:43:54    120s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/28 05:43:54    120s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/28 05:43:54    120s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/28 05:43:54    120s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:43:54    120s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:43:54    120s] [NR-eGR] ========================================
[11/28 05:43:54    120s] [NR-eGR] 
[11/28 05:43:54    120s] (I)      =============== Blocked Tracks ===============
[11/28 05:43:54    120s] (I)      +-------+---------+----------+---------------+
[11/28 05:43:54    120s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/28 05:43:54    120s] (I)      +-------+---------+----------+---------------+
[11/28 05:43:54    120s] (I)      |     1 |       0 |        0 |         0.00% |
[11/28 05:43:54    120s] (I)      |     2 | 1872000 |    41232 |         2.20% |
[11/28 05:43:54    120s] (I)      |     3 | 1970748 |     2585 |         0.13% |
[11/28 05:43:54    120s] (I)      |     4 | 1872000 |    88206 |         4.71% |
[11/28 05:43:54    120s] (I)      |     5 | 1970748 |        0 |         0.00% |
[11/28 05:43:54    120s] (I)      |     6 | 1872000 |        0 |         0.00% |
[11/28 05:43:54    120s] (I)      |     7 | 1970748 |        0 |         0.00% |
[11/28 05:43:54    120s] (I)      |     8 | 1872000 |        0 |         0.00% |
[11/28 05:43:54    120s] (I)      |     9 | 1970748 |        0 |         0.00% |
[11/28 05:43:54    120s] (I)      |    10 |  748332 |        0 |         0.00% |
[11/28 05:43:54    120s] (I)      |    11 |  788112 |      395 |         0.05% |
[11/28 05:43:54    120s] (I)      +-------+---------+----------+---------------+
[11/28 05:43:54    120s] (I)      Finished Import and model ( CPU: 0.95 sec, Real: 0.95 sec, Curr Mem: 1684.82 MB )
[11/28 05:43:54    120s] (I)      Reset routing kernel
[11/28 05:43:54    120s] (I)      Started Global Routing ( Curr Mem: 1684.82 MB )
[11/28 05:43:54    120s] (I)      totalPins=1592  totalGlobalPin=1554 (97.61%)
[11/28 05:43:54    120s] (I)      total 2D Cap : 16787331 = (8668582 H, 8118749 V)
[11/28 05:43:54    120s] [NR-eGR] Layer group 1: route 474 net(s) in layer range [2, 11]
[11/28 05:43:54    120s] (I)      
[11/28 05:43:54    120s] (I)      ============  Phase 1a Route ============
[11/28 05:43:54    120s] (I)      Usage: 2822 = (1479 H, 1343 V) = (0.02% H, 0.02% V) = (2.529e+03um H, 2.297e+03um V)
[11/28 05:43:54    120s] (I)      
[11/28 05:43:54    120s] (I)      ============  Phase 1b Route ============
[11/28 05:43:54    120s] (I)      Usage: 2822 = (1479 H, 1343 V) = (0.02% H, 0.02% V) = (2.529e+03um H, 2.297e+03um V)
[11/28 05:43:54    120s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.825620e+03um
[11/28 05:43:54    120s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/28 05:43:54    120s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/28 05:43:54    120s] (I)      
[11/28 05:43:54    120s] (I)      ============  Phase 1c Route ============
[11/28 05:43:54    120s] (I)      Usage: 2822 = (1479 H, 1343 V) = (0.02% H, 0.02% V) = (2.529e+03um H, 2.297e+03um V)
[11/28 05:43:54    120s] (I)      
[11/28 05:43:54    120s] (I)      ============  Phase 1d Route ============
[11/28 05:43:54    120s] (I)      Usage: 2822 = (1479 H, 1343 V) = (0.02% H, 0.02% V) = (2.529e+03um H, 2.297e+03um V)
[11/28 05:43:54    120s] (I)      
[11/28 05:43:54    120s] (I)      ============  Phase 1e Route ============
[11/28 05:43:54    120s] (I)      Usage: 2822 = (1479 H, 1343 V) = (0.02% H, 0.02% V) = (2.529e+03um H, 2.297e+03um V)
[11/28 05:43:54    120s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.825620e+03um
[11/28 05:43:54    120s] (I)      
[11/28 05:43:54    120s] (I)      ============  Phase 1l Route ============
[11/28 05:43:55    120s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/28 05:43:55    120s] (I)      Layer  2:    1827055      9626         0       31302     1837352    ( 1.68%) 
[11/28 05:43:55    120s] (I)      Layer  3:    1964392      8516         0         864     1966140    ( 0.04%) 
[11/28 05:43:55    120s] (I)      Layer  4:    1793165      3395         0       50838     1817816    ( 2.72%) 
[11/28 05:43:55    120s] (I)      Layer  5:    1966537        74         0           0     1967004    ( 0.00%) 
[11/28 05:43:55    120s] (I)      Layer  6:    1868000         0         0           0     1868654    ( 0.00%) 
[11/28 05:43:55    120s] (I)      Layer  7:    1966537         0         0           0     1967004    ( 0.00%) 
[11/28 05:43:55    120s] (I)      Layer  8:    1868000         0         0           0     1868654    ( 0.00%) 
[11/28 05:43:55    120s] (I)      Layer  9:    1966537         0         0           0     1967004    ( 0.00%) 
[11/28 05:43:55    120s] (I)      Layer 10:     746733         0         0           0      747462    ( 0.00%) 
[11/28 05:43:55    120s] (I)      Layer 11:     786140         0         0         101      786701    ( 0.01%) 
[11/28 05:43:55    120s] (I)      Total:      16753096     21611         0       83103    16793786    ( 0.49%) 
[11/28 05:43:55    120s] (I)      
[11/28 05:43:55    120s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 05:43:55    120s] [NR-eGR]                        OverCon            
[11/28 05:43:55    120s] [NR-eGR]                         #Gcell     %Gcell
[11/28 05:43:55    120s] [NR-eGR]        Layer             (1-0)    OverCon
[11/28 05:43:55    120s] [NR-eGR] ----------------------------------------------
[11/28 05:43:55    120s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:55    120s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:55    120s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:55    120s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:55    120s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:55    120s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:55    120s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:55    120s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:55    120s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:55    120s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:55    120s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/28 05:43:55    120s] [NR-eGR] ----------------------------------------------
[11/28 05:43:55    120s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/28 05:43:55    120s] [NR-eGR] 
[11/28 05:43:55    120s] (I)      Finished Global Routing ( CPU: 0.52 sec, Real: 0.51 sec, Curr Mem: 1684.82 MB )
[11/28 05:43:55    120s] (I)      total 2D Cap : 16789549 = (8668662 H, 8120887 V)
[11/28 05:43:55    121s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/28 05:43:55    121s] Early Global Route congestion estimation runtime: 1.76 seconds, mem = 1684.8M
[11/28 05:43:55    121s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.750, REAL:1.756, MEM:1684.8M, EPOCH TIME: 1701150235.642437
[11/28 05:43:55    121s] OPERPROF: Starting HotSpotCal at level 1, MEM:1684.8M, EPOCH TIME: 1701150235.642543
[11/28 05:43:55    121s] [hotspot] +------------+---------------+---------------+
[11/28 05:43:55    121s] [hotspot] |            |   max hotspot | total hotspot |
[11/28 05:43:55    121s] [hotspot] +------------+---------------+---------------+
[11/28 05:43:55    121s] [hotspot] | normalized |          0.00 |          0.00 |
[11/28 05:43:55    121s] [hotspot] +------------+---------------+---------------+
[11/28 05:43:55    121s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/28 05:43:55    121s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/28 05:43:55    121s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.016, MEM:1684.8M, EPOCH TIME: 1701150235.658565
[11/28 05:43:55    121s] Skipped repairing congestion.
[11/28 05:43:55    121s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1684.8M, EPOCH TIME: 1701150235.674980
[11/28 05:43:55    121s] Starting Early Global Route wiring: mem = 1684.8M
[11/28 05:43:55    121s] (I)      ============= Track Assignment ============
[11/28 05:43:55    121s] (I)      Started Track Assignment (1T) ( Curr Mem: 1684.82 MB )
[11/28 05:43:55    121s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/28 05:43:55    121s] (I)      Run Multi-thread track assignment
[11/28 05:43:56    121s] (I)      Finished Track Assignment (1T) ( CPU: 0.44 sec, Real: 0.44 sec, Curr Mem: 1693.86 MB )
[11/28 05:43:56    121s] (I)      Started Export ( Curr Mem: 1693.86 MB )
[11/28 05:43:56    121s] [NR-eGR]                  Length (um)   Vias 
[11/28 05:43:56    121s] [NR-eGR] ------------------------------------
[11/28 05:43:56    121s] [NR-eGR]  Metal1   (1H)             0   5187 
[11/28 05:43:56    121s] [NR-eGR]  Metal2   (2V)          6636   6512 
[11/28 05:43:56    121s] [NR-eGR]  Metal3   (3H)          6444   1069 
[11/28 05:43:56    121s] [NR-eGR]  Metal4   (4V)          2022     10 
[11/28 05:43:56    121s] [NR-eGR]  Metal5   (5H)           125      0 
[11/28 05:43:56    121s] [NR-eGR]  Metal6   (6V)             0      0 
[11/28 05:43:56    121s] [NR-eGR]  Metal7   (7H)             0      0 
[11/28 05:43:56    121s] [NR-eGR]  Metal8   (8V)             0      0 
[11/28 05:43:56    121s] [NR-eGR]  Metal9   (9H)             0      0 
[11/28 05:43:56    121s] [NR-eGR]  Metal10  (10V)            0      0 
[11/28 05:43:56    121s] [NR-eGR]  Metal11  (11H)            0      0 
[11/28 05:43:56    121s] [NR-eGR] ------------------------------------
[11/28 05:43:56    121s] [NR-eGR]           Total        15227  12778 
[11/28 05:43:56    121s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:43:56    121s] [NR-eGR] Total half perimeter of net bounding box: 6624um
[11/28 05:43:56    121s] [NR-eGR] Total length: 15227um, number of vias: 12778
[11/28 05:43:56    121s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:43:56    121s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/28 05:43:56    121s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:43:56    121s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1693.86 MB )
[11/28 05:43:56    121s] Early Global Route wiring runtime: 0.51 seconds, mem = 1677.9M
[11/28 05:43:56    121s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.500, REAL:0.507, MEM:1677.9M, EPOCH TIME: 1701150236.182204
[11/28 05:43:56    121s] Tdgp not successfully inited but do clear! skip clearing
[11/28 05:43:56    121s] End of congRepair (cpu=0:00:02.3, real=0:00:03.0)
[11/28 05:43:56    121s] *** IncrReplace #1 [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:02:01.6/0:02:57.7 (0.7), mem = 1677.9M
[11/28 05:43:56    121s] 
[11/28 05:43:56    121s] =============================================================================================
[11/28 05:43:56    121s]  Step TAT Report for IncrReplace #1                                             21.12-s106_1
[11/28 05:43:56    121s] =============================================================================================
[11/28 05:43:56    121s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:43:56    121s] ---------------------------------------------------------------------------------------------
[11/28 05:43:56    121s] [ MISC                   ]          0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.4    1.0
[11/28 05:43:56    121s] ---------------------------------------------------------------------------------------------
[11/28 05:43:56    121s]  IncrReplace #1 TOTAL               0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.4    1.0
[11/28 05:43:56    121s] ---------------------------------------------------------------------------------------------
[11/28 05:43:56    121s] 
[11/28 05:43:56    121s]     Congestion Repair done. (took cpu=0:00:02.5 real=0:00:02.5)
[11/28 05:43:56    121s]   CCOpt: Starting congestion repair using flow wrapper done.
[11/28 05:43:56    121s] OPERPROF: Starting DPlace-Init at level 1, MEM:1677.9M, EPOCH TIME: 1701150236.410774
[11/28 05:43:56    121s] z: 2, totalTracks: 1
[11/28 05:43:56    121s] z: 4, totalTracks: 1
[11/28 05:43:56    121s] z: 6, totalTracks: 1
[11/28 05:43:56    121s] z: 8, totalTracks: 1
[11/28 05:43:56    121s] #spOpts: N=45 hrOri=1 hrSnap=1 
[11/28 05:43:56    121s] All LLGs are deleted
[11/28 05:43:56    121s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1677.9M, EPOCH TIME: 1701150236.433818
[11/28 05:43:56    121s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1677.9M, EPOCH TIME: 1701150236.434418
[11/28 05:43:56    121s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1677.9M, EPOCH TIME: 1701150236.455879
[11/28 05:43:56    121s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1677.9M, EPOCH TIME: 1701150236.457594
[11/28 05:43:56    121s] Core basic site is CoreSite
[11/28 05:43:56    121s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1677.9M, EPOCH TIME: 1701150236.578885
[11/28 05:43:56    122s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.040, REAL:0.032, MEM:1677.9M, EPOCH TIME: 1701150236.610890
[11/28 05:43:56    122s] SiteArray: non-trimmed site array dimensions = 128 x 1100
[11/28 05:43:56    122s] SiteArray: use 655,360 bytes
[11/28 05:43:56    122s] SiteArray: current memory after site array memory allocation 1677.9M
[11/28 05:43:56    122s] SiteArray: FP blocked sites are writable
[11/28 05:43:56    122s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 05:43:56    122s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1677.9M, EPOCH TIME: 1701150236.615328
[11/28 05:43:56    122s] Process 30153 wires and vias for routing blockage and capacity analysis
[11/28 05:43:56    122s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.050, REAL:0.050, MEM:1677.9M, EPOCH TIME: 1701150236.665808
[11/28 05:43:56    122s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.210, REAL:0.210, MEM:1677.9M, EPOCH TIME: 1701150236.667627
[11/28 05:43:56    122s] 
[11/28 05:43:56    122s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:43:56    122s] OPERPROF:     Starting CMU at level 3, MEM:1677.9M, EPOCH TIME: 1701150236.720416
[11/28 05:43:56    122s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1677.9M, EPOCH TIME: 1701150236.721704
[11/28 05:43:56    122s] 
[11/28 05:43:56    122s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 05:43:56    122s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.260, REAL:0.267, MEM:1677.9M, EPOCH TIME: 1701150236.722552
[11/28 05:43:56    122s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1677.9M, EPOCH TIME: 1701150236.722666
[11/28 05:43:56    122s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1677.9M, EPOCH TIME: 1701150236.722771
[11/28 05:43:56    122s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1677.9MB).
[11/28 05:43:56    122s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.313, MEM:1677.9M, EPOCH TIME: 1701150236.723394
[11/28 05:43:56    122s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:07.8 real=0:00:07.9)
[11/28 05:43:56    122s]   Leaving CCOpt scope - extractRC...
[11/28 05:43:56    122s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/28 05:43:56    122s] Extraction called for design 'risc_v_Pad_Frame' of instances=3770 and nets=4661 using extraction engine 'preRoute' .
[11/28 05:43:56    122s] PreRoute RC Extraction called for design risc_v_Pad_Frame.
[11/28 05:43:56    122s] RC Extraction called in multi-corner(2) mode.
[11/28 05:43:56    122s] RCMode: PreRoute
[11/28 05:43:56    122s]       RC Corner Indexes            0       1   
[11/28 05:43:56    122s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/28 05:43:56    122s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/28 05:43:56    122s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/28 05:43:56    122s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/28 05:43:56    122s] Shrink Factor                : 1.00000
[11/28 05:43:56    122s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/28 05:43:56    122s] Using Quantus QRC technology file ...
[11/28 05:43:56    122s] 
[11/28 05:43:56    122s] Trim Metal Layers:
[11/28 05:43:56    122s] LayerId::1 widthSet size::1
[11/28 05:43:56    122s] LayerId::2 widthSet size::1
[11/28 05:43:56    122s] LayerId::3 widthSet size::1
[11/28 05:43:56    122s] LayerId::4 widthSet size::1
[11/28 05:43:56    122s] LayerId::5 widthSet size::1
[11/28 05:43:56    122s] LayerId::6 widthSet size::1
[11/28 05:43:56    122s] LayerId::7 widthSet size::1
[11/28 05:43:56    122s] LayerId::8 widthSet size::1
[11/28 05:43:56    122s] LayerId::9 widthSet size::1
[11/28 05:43:56    122s] LayerId::10 widthSet size::1
[11/28 05:43:56    122s] LayerId::11 widthSet size::1
[11/28 05:43:56    122s] Updating RC grid for preRoute extraction ...
[11/28 05:43:56    122s] eee: pegSigSF::1.070000
[11/28 05:43:56    122s] Initializing multi-corner resistance tables ...
[11/28 05:43:56    122s] eee: l::1 avDens::0.081844 usedTrk::2114.035086 availTrk::25830.000000 sigTrk::2114.035086
[11/28 05:43:56    122s] eee: l::2 avDens::0.032661 usedTrk::656.232458 availTrk::20092.500000 sigTrk::656.232458
[11/28 05:43:56    122s] eee: l::3 avDens::0.031277 usedTrk::382.825731 availTrk::12240.000000 sigTrk::382.825731
[11/28 05:43:56    122s] eee: l::4 avDens::0.012687 usedTrk::267.927193 availTrk::21118.500000 sigTrk::267.927193
[11/28 05:43:56    122s] eee: l::5 avDens::0.007372 usedTrk::7.298538 availTrk::990.000000 sigTrk::7.298538
[11/28 05:43:56    122s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:43:56    122s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:43:56    122s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:43:56    122s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:43:56    122s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:43:56    122s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:43:57    122s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:43:57    122s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.048138 ; aWlH: 0.000000 ; Pmax: 0.805800 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[11/28 05:43:57    122s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1677.859M)
[11/28 05:43:57    122s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/28 05:43:57    122s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/28 05:43:57    122s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
[11/28 05:43:57    122s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 05:43:57    122s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[11/28 05:43:57    122s] End AAE Lib Interpolated Model. (MEM=1677.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:43:57    123s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/28 05:43:57    123s]   Clock DAG stats after clustering cong repair call:
[11/28 05:43:57    123s]     cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:43:57    123s]     misc counts      : r=1, pp=0
[11/28 05:43:57    123s]     cell areas       : b=320.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14720.112um^2
[11/28 05:43:57    123s]     cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.464pF
[11/28 05:43:57    123s]     sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:43:57    123s]     wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.644pF, total=0.697pF
[11/28 05:43:57    123s]     wire lengths     : top=0.000um, trunk=911.230um, leaf=8936.920um, total=9848.149um
[11/28 05:43:57    123s]     hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2068.350um, total=2949.660um
[11/28 05:43:57    123s]   Clock DAG net violations after clustering cong repair call:
[11/28 05:43:57    123s]     Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[11/28 05:43:57    123s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[11/28 05:43:57    123s]     Trunk : target=0.100ns count=5 avg=0.062ns sd=0.036ns min=0.000ns max=0.089ns {1 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:43:57    123s]     Leaf  : target=0.100ns count=36 avg=0.074ns sd=0.001ns min=0.072ns max=0.076ns {0 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:43:57    123s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[11/28 05:43:57    123s]      Bufs: CLKBUFX20: 39 
[11/28 05:43:57    123s]    Logics: PADDI: 1 
[11/28 05:43:57    123s]   Clock DAG hash after clustering cong repair call: 4839956529828357530 6507743723420776771
[11/28 05:43:58    123s]   Clock DAG hash after clustering cong repair call: 4839956529828357530 6507743723420776771
[11/28 05:43:58    123s]   Primary reporting skew groups after clustering cong repair call:
[11/28 05:43:58    123s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565, avg=0.560, sd=0.004], skew [0.011 vs 0.105], 100% {0.553, 0.565} (wid=0.207 ws=0.005) (gid=0.360 gs=0.010)
[11/28 05:43:58    124s]         min path sink: risc_v_top_i_memory_rom_rom_memory_reg[77][0]/CK
[11/28 05:43:58    124s]         max path sink: risc_v_top_i_memory_rom_rom_memory_reg[92][30]/CK
[11/28 05:43:58    124s]   Skew group summary after clustering cong repair call:
[11/28 05:43:58    124s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565, avg=0.560, sd=0.004], skew [0.011 vs 0.105], 100% {0.553, 0.565} (wid=0.207 ws=0.005) (gid=0.360 gs=0.010)
[11/28 05:43:58    124s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.553, max=0.565, avg=0.560, sd=0.004], skew [0.011 vs 0.105], 100% {0.553, 0.565} (wid=0.207 ws=0.005) (gid=0.360 gs=0.010)
[11/28 05:43:58    124s]   CongRepair After Initial Clustering done. (took cpu=0:00:10.3 real=0:00:10.2)
[11/28 05:43:58    124s]   Stage::Clustering done. (took cpu=0:00:21.4 real=0:00:21.3)
[11/28 05:43:58    124s]   Stage::DRV Fixing...
[11/28 05:43:58    124s]   Fixing clock tree slew time and max cap violations...
[11/28 05:43:58    124s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 4839956529828357530 6507743723420776771
[11/28 05:43:58    124s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/28 05:43:59    124s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[11/28 05:43:59    124s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:43:59    124s]       misc counts      : r=1, pp=0
[11/28 05:43:59    124s]       cell areas       : b=320.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14720.112um^2
[11/28 05:43:59    124s]       cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.464pF
[11/28 05:43:59    124s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:43:59    124s]       wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.644pF, total=0.697pF
[11/28 05:43:59    124s]       wire lengths     : top=0.000um, trunk=911.230um, leaf=8936.920um, total=9848.149um
[11/28 05:43:59    124s]       hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2068.350um, total=2949.660um
[11/28 05:43:59    124s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[11/28 05:43:59    124s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[11/28 05:43:59    124s]       Trunk : target=0.100ns count=5 avg=0.062ns sd=0.036ns min=0.000ns max=0.089ns {1 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:43:59    124s]       Leaf  : target=0.100ns count=36 avg=0.074ns sd=0.001ns min=0.072ns max=0.076ns {0 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:43:59    124s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[11/28 05:43:59    124s]        Bufs: CLKBUFX20: 39 
[11/28 05:43:59    124s]      Logics: PADDI: 1 
[11/28 05:43:59    124s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 4839956529828357530 6507743723420776771
[11/28 05:43:59    124s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 4839956529828357530 6507743723420776771
[11/28 05:43:59    125s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[11/28 05:43:59    125s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
[11/28 05:43:59    125s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[77][0]/CK
[11/28 05:43:59    125s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[92][30]/CK
[11/28 05:43:59    125s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[11/28 05:43:59    125s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
[11/28 05:43:59    125s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
[11/28 05:43:59    125s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:43:59    125s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.6 real=0:00:00.7)
[11/28 05:43:59    125s]   Fixing clock tree slew time and max cap violations - detailed pass...
[11/28 05:43:59    125s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 4839956529828357530 6507743723420776771
[11/28 05:43:59    125s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/28 05:43:59    125s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/28 05:43:59    125s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:43:59    125s]       misc counts      : r=1, pp=0
[11/28 05:43:59    125s]       cell areas       : b=320.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14720.112um^2
[11/28 05:43:59    125s]       cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.464pF
[11/28 05:43:59    125s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:43:59    125s]       wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.644pF, total=0.697pF
[11/28 05:43:59    125s]       wire lengths     : top=0.000um, trunk=911.230um, leaf=8936.920um, total=9848.149um
[11/28 05:43:59    125s]       hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2068.350um, total=2949.660um
[11/28 05:43:59    125s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[11/28 05:43:59    125s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/28 05:43:59    125s]       Trunk : target=0.100ns count=5 avg=0.062ns sd=0.036ns min=0.000ns max=0.089ns {1 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:43:59    125s]       Leaf  : target=0.100ns count=36 avg=0.074ns sd=0.001ns min=0.072ns max=0.076ns {0 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:43:59    125s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[11/28 05:43:59    125s]        Bufs: CLKBUFX20: 39 
[11/28 05:43:59    125s]      Logics: PADDI: 1 
[11/28 05:43:59    125s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 4839956529828357530 6507743723420776771
[11/28 05:43:59    125s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 4839956529828357530 6507743723420776771
[11/28 05:44:00    125s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/28 05:44:00    125s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565, avg=0.560, sd=0.004], skew [0.011 vs 0.105], 100% {0.553, 0.565} (wid=0.207 ws=0.005) (gid=0.360 gs=0.010)
[11/28 05:44:00    125s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[77][0]/CK
[11/28 05:44:00    125s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[92][30]/CK
[11/28 05:44:00    125s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/28 05:44:00    125s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565, avg=0.560, sd=0.004], skew [0.011 vs 0.105], 100% {0.553, 0.565} (wid=0.207 ws=0.005) (gid=0.360 gs=0.010)
[11/28 05:44:00    125s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.553, max=0.565, avg=0.560, sd=0.004], skew [0.011 vs 0.105], 100% {0.553, 0.565} (wid=0.207 ws=0.005) (gid=0.360 gs=0.010)
[11/28 05:44:00    125s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:00    125s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.8 real=0:00:00.8)
[11/28 05:44:00    125s]   Stage::DRV Fixing done. (took cpu=0:00:01.4 real=0:00:01.4)
[11/28 05:44:00    125s]   Stage::Insertion Delay Reduction...
[11/28 05:44:00    125s]   Removing unnecessary root buffering...
[11/28 05:44:00    125s]     Clock DAG hash before 'Removing unnecessary root buffering': 4839956529828357530 6507743723420776771
[11/28 05:44:00    126s]     Clock DAG stats after 'Removing unnecessary root buffering':
[11/28 05:44:00    126s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:44:00    126s]       misc counts      : r=1, pp=0
[11/28 05:44:00    126s]       cell areas       : b=320.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14720.112um^2
[11/28 05:44:00    126s]       cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.464pF
[11/28 05:44:00    126s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:44:00    126s]       wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.644pF, total=0.697pF
[11/28 05:44:00    126s]       wire lengths     : top=0.000um, trunk=911.230um, leaf=8936.920um, total=9848.149um
[11/28 05:44:00    126s]       hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2068.350um, total=2949.660um
[11/28 05:44:00    126s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[11/28 05:44:00    126s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[11/28 05:44:00    126s]       Trunk : target=0.100ns count=5 avg=0.062ns sd=0.036ns min=0.000ns max=0.089ns {1 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:00    126s]       Leaf  : target=0.100ns count=36 avg=0.074ns sd=0.001ns min=0.072ns max=0.076ns {0 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:00    126s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[11/28 05:44:00    126s]        Bufs: CLKBUFX20: 39 
[11/28 05:44:00    126s]      Logics: PADDI: 1 
[11/28 05:44:00    126s]     Clock DAG hash after 'Removing unnecessary root buffering': 4839956529828357530 6507743723420776771
[11/28 05:44:00    126s]     Clock DAG hash after 'Removing unnecessary root buffering': 4839956529828357530 6507743723420776771
[11/28 05:44:00    126s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[11/28 05:44:00    126s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
[11/28 05:44:00    126s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[77][0]/CK
[11/28 05:44:00    126s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[92][30]/CK
[11/28 05:44:00    126s]     Skew group summary after 'Removing unnecessary root buffering':
[11/28 05:44:00    126s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
[11/28 05:44:00    126s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
[11/28 05:44:00    126s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:00    126s]   Removing unnecessary root buffering done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/28 05:44:00    126s]   Removing unconstrained drivers...
[11/28 05:44:00    126s]     Clock DAG hash before 'Removing unconstrained drivers': 4839956529828357530 6507743723420776771
[11/28 05:44:00    126s]     Clock DAG stats after 'Removing unconstrained drivers':
[11/28 05:44:00    126s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:44:00    126s]       misc counts      : r=1, pp=0
[11/28 05:44:00    126s]       cell areas       : b=320.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14720.112um^2
[11/28 05:44:00    126s]       cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.464pF
[11/28 05:44:00    126s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:44:00    126s]       wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.644pF, total=0.697pF
[11/28 05:44:00    126s]       wire lengths     : top=0.000um, trunk=911.230um, leaf=8936.920um, total=9848.149um
[11/28 05:44:00    126s]       hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2068.350um, total=2949.660um
[11/28 05:44:00    126s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[11/28 05:44:00    126s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[11/28 05:44:00    126s]       Trunk : target=0.100ns count=5 avg=0.062ns sd=0.036ns min=0.000ns max=0.089ns {1 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:00    126s]       Leaf  : target=0.100ns count=36 avg=0.074ns sd=0.001ns min=0.072ns max=0.076ns {0 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:00    126s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[11/28 05:44:00    126s]        Bufs: CLKBUFX20: 39 
[11/28 05:44:00    126s]      Logics: PADDI: 1 
[11/28 05:44:00    126s]     Clock DAG hash after 'Removing unconstrained drivers': 4839956529828357530 6507743723420776771
[11/28 05:44:01    126s]     Clock DAG hash after 'Removing unconstrained drivers': 4839956529828357530 6507743723420776771
[11/28 05:44:01    126s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[11/28 05:44:01    126s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
[11/28 05:44:01    126s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[77][0]/CK
[11/28 05:44:01    126s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[92][30]/CK
[11/28 05:44:01    126s]     Skew group summary after 'Removing unconstrained drivers':
[11/28 05:44:01    126s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
[11/28 05:44:01    126s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
[11/28 05:44:01    126s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:01    126s]   Removing unconstrained drivers done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/28 05:44:01    126s]   Reducing insertion delay 1...
[11/28 05:44:01    126s]     Clock DAG hash before 'Reducing insertion delay 1': 4839956529828357530 6507743723420776771
[11/28 05:44:01    127s]     Clock DAG stats after 'Reducing insertion delay 1':
[11/28 05:44:01    127s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:44:01    127s]       misc counts      : r=1, pp=0
[11/28 05:44:01    127s]       cell areas       : b=320.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14720.112um^2
[11/28 05:44:01    127s]       cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.464pF
[11/28 05:44:01    127s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:44:01    127s]       wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.644pF, total=0.697pF
[11/28 05:44:01    127s]       wire lengths     : top=0.000um, trunk=911.230um, leaf=8936.920um, total=9848.149um
[11/28 05:44:01    127s]       hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2068.350um, total=2949.660um
[11/28 05:44:01    127s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[11/28 05:44:01    127s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[11/28 05:44:01    127s]       Trunk : target=0.100ns count=5 avg=0.062ns sd=0.036ns min=0.000ns max=0.089ns {1 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:01    127s]       Leaf  : target=0.100ns count=36 avg=0.074ns sd=0.001ns min=0.072ns max=0.076ns {0 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:01    127s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[11/28 05:44:01    127s]        Bufs: CLKBUFX20: 39 
[11/28 05:44:01    127s]      Logics: PADDI: 1 
[11/28 05:44:01    127s]     Clock DAG hash after 'Reducing insertion delay 1': 4839956529828357530 6507743723420776771
[11/28 05:44:02    127s]     Clock DAG hash after 'Reducing insertion delay 1': 4839956529828357530 6507743723420776771
[11/28 05:44:02    127s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[11/28 05:44:02    127s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
[11/28 05:44:02    127s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[77][0]/CK
[11/28 05:44:02    127s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[92][30]/CK
[11/28 05:44:02    127s]     Skew group summary after 'Reducing insertion delay 1':
[11/28 05:44:02    127s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
[11/28 05:44:02    127s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
[11/28 05:44:02    127s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:02    127s]   Reducing insertion delay 1 done. (took cpu=0:00:01.2 real=0:00:01.2)
[11/28 05:44:02    127s]   Removing longest path buffering...
[11/28 05:44:02    127s]     Clock DAG hash before 'Removing longest path buffering': 4839956529828357530 6507743723420776771
[11/28 05:44:02    128s]     Clock DAG stats after 'Removing longest path buffering':
[11/28 05:44:02    128s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:44:02    128s]       misc counts      : r=1, pp=0
[11/28 05:44:02    128s]       cell areas       : b=320.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14720.112um^2
[11/28 05:44:02    128s]       cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.464pF
[11/28 05:44:02    128s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:44:02    128s]       wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.644pF, total=0.697pF
[11/28 05:44:02    128s]       wire lengths     : top=0.000um, trunk=911.230um, leaf=8936.920um, total=9848.149um
[11/28 05:44:02    128s]       hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2068.350um, total=2949.660um
[11/28 05:44:02    128s]     Clock DAG net violations after 'Removing longest path buffering': none
[11/28 05:44:02    128s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[11/28 05:44:02    128s]       Trunk : target=0.100ns count=5 avg=0.062ns sd=0.036ns min=0.000ns max=0.089ns {1 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:02    128s]       Leaf  : target=0.100ns count=36 avg=0.074ns sd=0.001ns min=0.072ns max=0.076ns {0 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:02    128s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[11/28 05:44:02    128s]        Bufs: CLKBUFX20: 39 
[11/28 05:44:02    128s]      Logics: PADDI: 1 
[11/28 05:44:02    128s]     Clock DAG hash after 'Removing longest path buffering': 4839956529828357530 6507743723420776771
[11/28 05:44:02    128s]     Clock DAG hash after 'Removing longest path buffering': 4839956529828357530 6507743723420776771
[11/28 05:44:02    128s]     Primary reporting skew groups after 'Removing longest path buffering':
[11/28 05:44:02    128s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
[11/28 05:44:02    128s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[77][0]/CK
[11/28 05:44:02    128s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[92][30]/CK
[11/28 05:44:02    128s]     Skew group summary after 'Removing longest path buffering':
[11/28 05:44:02    128s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
[11/28 05:44:02    128s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
[11/28 05:44:02    128s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:02    128s]   Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/28 05:44:02    128s]   Reducing insertion delay 2...
[11/28 05:44:02    128s]     Clock DAG hash before 'Reducing insertion delay 2': 4839956529828357530 6507743723420776771
[11/28 05:44:09    135s]     Path optimization required 220 stage delay updates 
[11/28 05:44:09    135s]     Clock DAG stats after 'Reducing insertion delay 2':
[11/28 05:44:09    135s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:44:09    135s]       misc counts      : r=1, pp=0
[11/28 05:44:09    135s]       cell areas       : b=320.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14720.112um^2
[11/28 05:44:09    135s]       cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.464pF
[11/28 05:44:09    135s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:44:09    135s]       wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.645pF, total=0.697pF
[11/28 05:44:09    135s]       wire lengths     : top=0.000um, trunk=887.210um, leaf=8958.055um, total=9845.264um
[11/28 05:44:09    135s]       hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
[11/28 05:44:09    135s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[11/28 05:44:09    135s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[11/28 05:44:09    135s]       Trunk : target=0.100ns count=5 avg=0.062ns sd=0.035ns min=0.000ns max=0.086ns {1 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:09    135s]       Leaf  : target=0.100ns count=36 avg=0.074ns sd=0.001ns min=0.072ns max=0.077ns {0 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:09    135s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[11/28 05:44:09    135s]        Bufs: CLKBUFX20: 39 
[11/28 05:44:09    135s]      Logics: PADDI: 1 
[11/28 05:44:09    135s]     Clock DAG hash after 'Reducing insertion delay 2': 2889725108158066719 17833836969754110366
[11/28 05:44:09    135s]     Clock DAG hash after 'Reducing insertion delay 2': 2889725108158066719 17833836969754110366
[11/28 05:44:09    135s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[11/28 05:44:09    135s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.543, max=0.557, avg=0.550, sd=0.004], skew [0.014 vs 0.105], 100% {0.543, 0.557} (wid=0.209 ws=0.007) (gid=0.350 gs=0.009)
[11/28 05:44:10    135s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[77][0]/CK
[11/28 05:44:10    135s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[81][10]/CK
[11/28 05:44:10    135s]     Skew group summary after 'Reducing insertion delay 2':
[11/28 05:44:10    135s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.543, max=0.557, avg=0.550, sd=0.004], skew [0.014 vs 0.105], 100% {0.543, 0.557} (wid=0.209 ws=0.007) (gid=0.350 gs=0.009)
[11/28 05:44:10    135s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.543, max=0.557, avg=0.550, sd=0.004], skew [0.014 vs 0.105], 100% {0.543, 0.557} (wid=0.209 ws=0.007) (gid=0.350 gs=0.009)
[11/28 05:44:10    135s]     Legalizer API calls during this step: 130 succeeded with high effort: 130 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:10    135s]   Reducing insertion delay 2 done. (took cpu=0:00:07.7 real=0:00:07.7)
[11/28 05:44:10    135s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:10.0 real=0:00:10.0)
[11/28 05:44:10    135s]   CCOpt::Phase::Construction done. (took cpu=0:00:32.8 real=0:00:32.7)
[11/28 05:44:10    135s]   CCOpt::Phase::Implementation...
[11/28 05:44:10    135s]   Stage::Reducing Power...
[11/28 05:44:10    135s]   Improving clock tree routing...
[11/28 05:44:10    136s]     Clock DAG hash before 'Improving clock tree routing': 2889725108158066719 17833836969754110366
[11/28 05:44:10    136s]     Iteration 1...
[11/28 05:44:10    136s]     Iteration 1 done.
[11/28 05:44:11    136s]     Clock DAG stats after 'Improving clock tree routing':
[11/28 05:44:11    136s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:44:11    136s]       misc counts      : r=1, pp=0
[11/28 05:44:11    136s]       cell areas       : b=320.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14720.112um^2
[11/28 05:44:11    136s]       cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.464pF
[11/28 05:44:11    136s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:44:11    136s]       wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.645pF, total=0.697pF
[11/28 05:44:11    136s]       wire lengths     : top=0.000um, trunk=887.210um, leaf=8958.055um, total=9845.264um
[11/28 05:44:11    136s]       hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
[11/28 05:44:11    136s]     Clock DAG net violations after 'Improving clock tree routing': none
[11/28 05:44:11    136s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[11/28 05:44:11    136s]       Trunk : target=0.100ns count=5 avg=0.062ns sd=0.035ns min=0.000ns max=0.086ns {1 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:11    136s]       Leaf  : target=0.100ns count=36 avg=0.074ns sd=0.001ns min=0.072ns max=0.077ns {0 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:11    136s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[11/28 05:44:11    136s]        Bufs: CLKBUFX20: 39 
[11/28 05:44:11    136s]      Logics: PADDI: 1 
[11/28 05:44:11    136s]     Clock DAG hash after 'Improving clock tree routing': 2889725108158066719 17833836969754110366
[11/28 05:44:11    136s]     Clock DAG hash after 'Improving clock tree routing': 2889725108158066719 17833836969754110366
[11/28 05:44:11    136s]     Primary reporting skew groups after 'Improving clock tree routing':
[11/28 05:44:11    136s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.543, max=0.557], skew [0.014 vs 0.105]
[11/28 05:44:11    136s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[77][0]/CK
[11/28 05:44:11    136s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[81][10]/CK
[11/28 05:44:11    136s]     Skew group summary after 'Improving clock tree routing':
[11/28 05:44:11    136s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.543, max=0.557], skew [0.014 vs 0.105]
[11/28 05:44:11    136s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.543, max=0.557], skew [0.014 vs 0.105]
[11/28 05:44:11    136s]     Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:11    136s]   Improving clock tree routing done. (took cpu=0:00:00.8 real=0:00:00.8)
[11/28 05:44:11    136s]   Reducing clock tree power 1...
[11/28 05:44:11    136s]     Clock DAG hash before 'Reducing clock tree power 1': 2889725108158066719 17833836969754110366
[11/28 05:44:11    136s]     Resizing gates: 
[11/28 05:44:11    136s]     Legalizer releasing space for clock trees
[11/28 05:44:11    136s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/28 05:44:15    141s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 05:44:15    141s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:44:15    141s]     100% 
[11/28 05:44:15    141s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[11/28 05:44:15    141s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:44:15    141s]       misc counts      : r=1, pp=0
[11/28 05:44:15    141s]       cell areas       : b=265.050um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14665.050um^2
[11/28 05:44:15    141s]       cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:44:15    141s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:44:15    141s]       wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
[11/28 05:44:15    141s]       wire lengths     : top=0.000um, trunk=885.448um, leaf=8946.851um, total=9832.299um
[11/28 05:44:15    141s]       hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
[11/28 05:44:15    141s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[11/28 05:44:15    141s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[11/28 05:44:15    141s]       Trunk : target=0.100ns count=5 avg=0.067ns sd=0.037ns min=0.000ns max=0.086ns {1 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:15    141s]       Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:15    141s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[11/28 05:44:15    141s]        Bufs: CLKBUFX16: 38 CLKBUFX12: 1 
[11/28 05:44:15    141s]      Logics: PADDI: 1 
[11/28 05:44:15    141s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 10547862046912285222 403275744098369055
[11/28 05:44:15    141s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 10547862046912285222 403275744098369055
[11/28 05:44:15    141s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[11/28 05:44:15    141s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.561], skew [0.010 vs 0.105]
[11/28 05:44:16    141s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[84][7]/CK
[11/28 05:44:16    141s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[98][24]/CK
[11/28 05:44:16    141s]     Skew group summary after reducing clock tree power 1 iteration 1:
[11/28 05:44:16    141s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.561], skew [0.010 vs 0.105]
[11/28 05:44:16    141s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.551, max=0.561], skew [0.010 vs 0.105]
[11/28 05:44:16    141s]     Resizing gates: 
[11/28 05:44:16    141s]     Legalizer releasing space for clock trees
[11/28 05:44:16    141s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/28 05:44:17    143s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 05:44:17    143s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:44:17    143s]     100% 
[11/28 05:44:18    143s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[11/28 05:44:18    143s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:44:18    143s]       misc counts      : r=1, pp=0
[11/28 05:44:18    143s]       cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
[11/28 05:44:18    143s]       cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:44:18    143s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:44:18    143s]       wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
[11/28 05:44:18    143s]       wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
[11/28 05:44:18    143s]       hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
[11/28 05:44:18    143s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[11/28 05:44:18    143s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[11/28 05:44:18    143s]       Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:18    143s]       Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:18    143s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[11/28 05:44:18    143s]        Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
[11/28 05:44:18    143s]      Logics: PADDI: 1 
[11/28 05:44:18    143s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 1398403264474281274 5710543194878911171
[11/28 05:44:18    143s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 1398403264474281274 5710543194878911171
[11/28 05:44:18    143s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[11/28 05:44:18    143s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
[11/28 05:44:18    143s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[77][0]/CK
[11/28 05:44:18    143s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[92][30]/CK
[11/28 05:44:18    143s]     Skew group summary after reducing clock tree power 1 iteration 2:
[11/28 05:44:18    143s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
[11/28 05:44:18    143s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
[11/28 05:44:18    143s]     Resizing gates: 
[11/28 05:44:18    143s]     Legalizer releasing space for clock trees
[11/28 05:44:18    143s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/28 05:44:19    145s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 05:44:19    145s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:44:19    145s]     100% 
[11/28 05:44:20    145s]     Clock DAG stats after 'Reducing clock tree power 1':
[11/28 05:44:20    145s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:44:20    145s]       misc counts      : r=1, pp=0
[11/28 05:44:20    145s]       cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
[11/28 05:44:20    145s]       cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:44:20    145s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:44:20    145s]       wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
[11/28 05:44:20    145s]       wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
[11/28 05:44:20    145s]       hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
[11/28 05:44:20    145s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[11/28 05:44:20    145s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[11/28 05:44:20    145s]       Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:20    145s]       Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:20    145s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[11/28 05:44:20    145s]        Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
[11/28 05:44:20    145s]      Logics: PADDI: 1 
[11/28 05:44:20    145s]     Clock DAG hash after 'Reducing clock tree power 1': 1398403264474281274 5710543194878911171
[11/28 05:44:20    145s]     Clock DAG hash after 'Reducing clock tree power 1': 1398403264474281274 5710543194878911171
[11/28 05:44:20    145s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[11/28 05:44:20    145s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
[11/28 05:44:20    145s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[77][0]/CK
[11/28 05:44:20    145s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[92][30]/CK
[11/28 05:44:20    145s]     Skew group summary after 'Reducing clock tree power 1':
[11/28 05:44:20    145s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
[11/28 05:44:20    145s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
[11/28 05:44:20    145s]     Legalizer API calls during this step: 278 succeeded with high effort: 278 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:20    145s]   Reducing clock tree power 1 done. (took cpu=0:00:09.0 real=0:00:09.0)
[11/28 05:44:20    145s]   Reducing clock tree power 2...
[11/28 05:44:20    145s]     Clock DAG hash before 'Reducing clock tree power 2': 1398403264474281274 5710543194878911171
[11/28 05:44:20    145s]     Path optimization required 0 stage delay updates 
[11/28 05:44:20    146s]     Clock DAG stats after 'Reducing clock tree power 2':
[11/28 05:44:20    146s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:44:20    146s]       misc counts      : r=1, pp=0
[11/28 05:44:20    146s]       cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
[11/28 05:44:20    146s]       cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:44:20    146s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:44:20    146s]       wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
[11/28 05:44:20    146s]       wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
[11/28 05:44:20    146s]       hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
[11/28 05:44:20    146s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[11/28 05:44:20    146s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[11/28 05:44:20    146s]       Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:20    146s]       Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:20    146s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[11/28 05:44:20    146s]        Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
[11/28 05:44:20    146s]      Logics: PADDI: 1 
[11/28 05:44:20    146s]     Clock DAG hash after 'Reducing clock tree power 2': 1398403264474281274 5710543194878911171
[11/28 05:44:20    146s]     Clock DAG hash after 'Reducing clock tree power 2': 1398403264474281274 5710543194878911171
[11/28 05:44:20    146s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[11/28 05:44:20    146s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565, avg=0.560, sd=0.003], skew [0.010 vs 0.105], 100% {0.555, 0.565} (wid=0.208 ws=0.007) (gid=0.361 gs=0.010)
[11/28 05:44:20    146s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[77][0]/CK
[11/28 05:44:20    146s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[92][30]/CK
[11/28 05:44:20    146s]     Skew group summary after 'Reducing clock tree power 2':
[11/28 05:44:20    146s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565, avg=0.560, sd=0.003], skew [0.010 vs 0.105], 100% {0.555, 0.565} (wid=0.208 ws=0.007) (gid=0.361 gs=0.010)
[11/28 05:44:20    146s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.555, max=0.565, avg=0.560, sd=0.003], skew [0.010 vs 0.105], 100% {0.555, 0.565} (wid=0.208 ws=0.007) (gid=0.361 gs=0.010)
[11/28 05:44:20    146s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:20    146s]   Reducing clock tree power 2 done. (took cpu=0:00:00.6 real=0:00:00.6)
[11/28 05:44:20    146s]   Stage::Reducing Power done. (took cpu=0:00:10.6 real=0:00:10.6)
[11/28 05:44:20    146s]   Stage::Balancing...
[11/28 05:44:20    146s]   Approximately balancing fragments step...
[11/28 05:44:20    146s]     Clock DAG hash before 'Approximately balancing fragments step': 1398403264474281274 5710543194878911171
[11/28 05:44:20    146s]     Resolve constraints - Approximately balancing fragments...
[11/28 05:44:20    146s]     Resolving skew group constraints...
[11/28 05:44:21    147s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[11/28 05:44:22    147s]     Resolving skew group constraints done.
[11/28 05:44:22    148s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.4 real=0:00:01.4)
[11/28 05:44:22    148s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[11/28 05:44:22    148s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[11/28 05:44:22    148s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/28 05:44:22    148s]     Approximately balancing fragments...
[11/28 05:44:22    148s]       Moving gates to improve sub-tree skew...
[11/28 05:44:22    148s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 1398403264474281274 5710543194878911171
[11/28 05:44:23    148s]         Tried: 42 Succeeded: 0
[11/28 05:44:23    148s]         Topology Tried: 0 Succeeded: 0
[11/28 05:44:23    148s]         0 Succeeded with SS ratio
[11/28 05:44:23    148s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[11/28 05:44:23    148s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[11/28 05:44:23    148s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[11/28 05:44:23    148s]           cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:44:23    148s]           misc counts      : r=1, pp=0
[11/28 05:44:23    148s]           cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
[11/28 05:44:23    148s]           cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:44:23    148s]           sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:44:23    148s]           wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
[11/28 05:44:23    148s]           wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
[11/28 05:44:23    148s]           hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
[11/28 05:44:23    148s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[11/28 05:44:23    148s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[11/28 05:44:23    148s]           Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:23    148s]           Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:23    148s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[11/28 05:44:23    148s]            Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
[11/28 05:44:23    148s]          Logics: PADDI: 1 
[11/28 05:44:23    148s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 1398403264474281274 5710543194878911171
[11/28 05:44:23    149s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 1398403264474281274 5710543194878911171
[11/28 05:44:23    149s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:23    149s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/28 05:44:23    149s]       Approximately balancing fragments bottom up...
[11/28 05:44:23    149s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 1398403264474281274 5710543194878911171
[11/28 05:44:23    149s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[11/28 05:44:25    150s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[11/28 05:44:25    150s]           cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:44:25    150s]           misc counts      : r=1, pp=0
[11/28 05:44:25    150s]           cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
[11/28 05:44:25    150s]           cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:44:25    150s]           sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:44:25    150s]           wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
[11/28 05:44:25    150s]           wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
[11/28 05:44:25    150s]           hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
[11/28 05:44:25    150s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[11/28 05:44:25    150s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[11/28 05:44:25    150s]           Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:25    150s]           Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:25    150s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[11/28 05:44:25    150s]            Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
[11/28 05:44:25    150s]          Logics: PADDI: 1 
[11/28 05:44:25    150s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 1398403264474281274 5710543194878911171
[11/28 05:44:25    150s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 1398403264474281274 5710543194878911171
[11/28 05:44:25    150s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:25    150s]       Approximately balancing fragments bottom up done. (took cpu=0:00:01.7 real=0:00:01.7)
[11/28 05:44:25    150s]       Approximately balancing fragments, wire and cell delays...
[11/28 05:44:25    150s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[11/28 05:44:25    151s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/28 05:44:25    151s]           cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:44:25    151s]           misc counts      : r=1, pp=0
[11/28 05:44:25    151s]           cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
[11/28 05:44:25    151s]           cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:44:25    151s]           sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:44:25    151s]           wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
[11/28 05:44:25    151s]           wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
[11/28 05:44:25    151s]           hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
[11/28 05:44:25    151s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[11/28 05:44:25    151s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/28 05:44:25    151s]           Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:25    151s]           Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:25    151s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[11/28 05:44:25    151s]            Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
[11/28 05:44:25    151s]          Logics: PADDI: 1 
[11/28 05:44:25    151s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 1398403264474281274 5710543194878911171
[11/28 05:44:25    151s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[11/28 05:44:25    151s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/28 05:44:25    151s]     Approximately balancing fragments done.
[11/28 05:44:25    151s]     Clock DAG stats after 'Approximately balancing fragments step':
[11/28 05:44:25    151s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:44:25    151s]       misc counts      : r=1, pp=0
[11/28 05:44:25    151s]       cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
[11/28 05:44:25    151s]       cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:44:25    151s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:44:25    151s]       wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
[11/28 05:44:25    151s]       wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
[11/28 05:44:25    151s]       hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
[11/28 05:44:25    151s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[11/28 05:44:25    151s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[11/28 05:44:25    151s]       Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:25    151s]       Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:25    151s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[11/28 05:44:25    151s]        Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
[11/28 05:44:25    151s]      Logics: PADDI: 1 
[11/28 05:44:25    151s]     Clock DAG hash after 'Approximately balancing fragments step': 1398403264474281274 5710543194878911171
[11/28 05:44:25    151s]     Clock DAG hash after 'Approximately balancing fragments step': 1398403264474281274 5710543194878911171
[11/28 05:44:25    151s]     Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:25    151s]   Approximately balancing fragments step done. (took cpu=0:00:04.8 real=0:00:04.8)
[11/28 05:44:25    151s]   Clock DAG stats after Approximately balancing fragments:
[11/28 05:44:25    151s]     cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:44:25    151s]     misc counts      : r=1, pp=0
[11/28 05:44:25    151s]     cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
[11/28 05:44:25    151s]     cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:44:25    151s]     sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:44:25    151s]     wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
[11/28 05:44:25    151s]     wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
[11/28 05:44:25    151s]     hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
[11/28 05:44:25    151s]   Clock DAG net violations after Approximately balancing fragments: none
[11/28 05:44:25    151s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[11/28 05:44:26    151s]     Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:26    151s]     Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:26    151s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[11/28 05:44:26    151s]      Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
[11/28 05:44:26    151s]    Logics: PADDI: 1 
[11/28 05:44:26    151s]   Clock DAG hash after Approximately balancing fragments: 1398403264474281274 5710543194878911171
[11/28 05:44:26    151s]   Clock DAG hash after Approximately balancing fragments: 1398403264474281274 5710543194878911171
[11/28 05:44:26    151s]   Primary reporting skew groups after Approximately balancing fragments:
[11/28 05:44:26    151s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
[11/28 05:44:26    151s]         min path sink: risc_v_top_i_memory_rom_rom_memory_reg[77][0]/CK
[11/28 05:44:26    151s]         max path sink: risc_v_top_i_memory_rom_rom_memory_reg[92][30]/CK
[11/28 05:44:26    151s]   Skew group summary after Approximately balancing fragments:
[11/28 05:44:26    151s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
[11/28 05:44:26    151s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
[11/28 05:44:26    151s]   Improving fragments clock skew...
[11/28 05:44:26    152s]     Clock DAG hash before 'Improving fragments clock skew': 1398403264474281274 5710543194878911171
[11/28 05:44:26    152s]     Clock DAG stats after 'Improving fragments clock skew':
[11/28 05:44:26    152s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:44:26    152s]       misc counts      : r=1, pp=0
[11/28 05:44:26    152s]       cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
[11/28 05:44:26    152s]       cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:44:26    152s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:44:26    152s]       wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
[11/28 05:44:26    152s]       wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
[11/28 05:44:26    152s]       hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
[11/28 05:44:26    152s]     Clock DAG net violations after 'Improving fragments clock skew': none
[11/28 05:44:26    152s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[11/28 05:44:26    152s]       Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:26    152s]       Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:26    152s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[11/28 05:44:26    152s]        Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
[11/28 05:44:26    152s]      Logics: PADDI: 1 
[11/28 05:44:26    152s]     Clock DAG hash after 'Improving fragments clock skew': 1398403264474281274 5710543194878911171
[11/28 05:44:26    152s]     Clock DAG hash after 'Improving fragments clock skew': 1398403264474281274 5710543194878911171
[11/28 05:44:26    152s]     Primary reporting skew groups after 'Improving fragments clock skew':
[11/28 05:44:26    152s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
[11/28 05:44:27    152s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[77][0]/CK
[11/28 05:44:27    152s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[92][30]/CK
[11/28 05:44:27    152s]     Skew group summary after 'Improving fragments clock skew':
[11/28 05:44:27    152s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
[11/28 05:44:27    152s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
[11/28 05:44:27    152s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:27    152s]   Improving fragments clock skew done. (took cpu=0:00:00.7 real=0:00:00.7)
[11/28 05:44:27    152s]   Approximately balancing step...
[11/28 05:44:27    152s]     Clock DAG hash before 'Approximately balancing step': 1398403264474281274 5710543194878911171
[11/28 05:44:27    152s]     Resolve constraints - Approximately balancing...
[11/28 05:44:27    152s]     Resolving skew group constraints...
[11/28 05:44:27    153s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[11/28 05:44:27    153s]     Resolving skew group constraints done.
[11/28 05:44:27    153s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.7 real=0:00:00.7)
[11/28 05:44:27    153s]     Approximately balancing...
[11/28 05:44:27    153s]       Approximately balancing, wire and cell delays...
[11/28 05:44:27    153s]       Approximately balancing, wire and cell delays, iteration 1...
[11/28 05:44:28    153s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[11/28 05:44:28    153s]           cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:44:28    153s]           misc counts      : r=1, pp=0
[11/28 05:44:28    153s]           cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
[11/28 05:44:28    153s]           cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:44:28    153s]           sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:44:28    153s]           wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
[11/28 05:44:28    153s]           wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
[11/28 05:44:28    153s]           hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
[11/28 05:44:28    153s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[11/28 05:44:28    153s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[11/28 05:44:28    153s]           Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:28    153s]           Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:28    153s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[11/28 05:44:28    153s]            Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
[11/28 05:44:28    153s]          Logics: PADDI: 1 
[11/28 05:44:28    154s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 1398403264474281274 5710543194878911171
[11/28 05:44:28    154s]       Approximately balancing, wire and cell delays, iteration 1 done.
[11/28 05:44:28    154s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.5 real=0:00:00.4)
[11/28 05:44:28    154s]     Approximately balancing done.
[11/28 05:44:28    154s]     Clock DAG stats after 'Approximately balancing step':
[11/28 05:44:28    154s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:44:28    154s]       misc counts      : r=1, pp=0
[11/28 05:44:28    154s]       cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
[11/28 05:44:28    154s]       cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:44:28    154s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:44:28    154s]       wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
[11/28 05:44:28    154s]       wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
[11/28 05:44:28    154s]       hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
[11/28 05:44:28    154s]     Clock DAG net violations after 'Approximately balancing step': none
[11/28 05:44:28    154s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[11/28 05:44:28    154s]       Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:28    154s]       Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:28    154s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[11/28 05:44:28    154s]        Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
[11/28 05:44:28    154s]      Logics: PADDI: 1 
[11/28 05:44:28    154s]     Clock DAG hash after 'Approximately balancing step': 1398403264474281274 5710543194878911171
[11/28 05:44:28    154s]     Clock DAG hash after 'Approximately balancing step': 1398403264474281274 5710543194878911171
[11/28 05:44:28    154s]     Primary reporting skew groups after 'Approximately balancing step':
[11/28 05:44:28    154s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
[11/28 05:44:28    154s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[77][0]/CK
[11/28 05:44:28    154s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[92][30]/CK
[11/28 05:44:28    154s]     Skew group summary after 'Approximately balancing step':
[11/28 05:44:28    154s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
[11/28 05:44:28    154s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
[11/28 05:44:28    154s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:28    154s]   Approximately balancing step done. (took cpu=0:00:01.6 real=0:00:01.5)
[11/28 05:44:28    154s]   Fixing clock tree overload...
[11/28 05:44:28    154s]     Clock DAG hash before 'Fixing clock tree overload': 1398403264474281274 5710543194878911171
[11/28 05:44:28    154s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/28 05:44:28    154s]     Clock DAG stats after 'Fixing clock tree overload':
[11/28 05:44:28    154s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:44:28    154s]       misc counts      : r=1, pp=0
[11/28 05:44:28    154s]       cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
[11/28 05:44:28    154s]       cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:44:28    154s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:44:28    154s]       wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
[11/28 05:44:28    154s]       wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
[11/28 05:44:28    154s]       hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
[11/28 05:44:28    154s]     Clock DAG net violations after 'Fixing clock tree overload': none
[11/28 05:44:28    154s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[11/28 05:44:28    154s]       Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:28    154s]       Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:28    154s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[11/28 05:44:28    154s]        Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
[11/28 05:44:28    154s]      Logics: PADDI: 1 
[11/28 05:44:29    154s]     Clock DAG hash after 'Fixing clock tree overload': 1398403264474281274 5710543194878911171
[11/28 05:44:29    154s]     Clock DAG hash after 'Fixing clock tree overload': 1398403264474281274 5710543194878911171
[11/28 05:44:29    154s]     Primary reporting skew groups after 'Fixing clock tree overload':
[11/28 05:44:29    154s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
[11/28 05:44:29    154s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[77][0]/CK
[11/28 05:44:29    154s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[92][30]/CK
[11/28 05:44:29    154s]     Skew group summary after 'Fixing clock tree overload':
[11/28 05:44:29    154s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
[11/28 05:44:29    154s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
[11/28 05:44:29    154s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:29    154s]   Fixing clock tree overload done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/28 05:44:29    154s]   Approximately balancing paths...
[11/28 05:44:29    154s]     Clock DAG hash before 'Approximately balancing paths': 1398403264474281274 5710543194878911171
[11/28 05:44:29    154s]     Added 0 buffers.
[11/28 05:44:29    155s]     Clock DAG stats after 'Approximately balancing paths':
[11/28 05:44:29    155s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:44:29    155s]       misc counts      : r=1, pp=0
[11/28 05:44:29    155s]       cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
[11/28 05:44:29    155s]       cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:44:29    155s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:44:29    155s]       wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
[11/28 05:44:29    155s]       wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
[11/28 05:44:29    155s]       hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
[11/28 05:44:29    155s]     Clock DAG net violations after 'Approximately balancing paths': none
[11/28 05:44:29    155s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[11/28 05:44:29    155s]       Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:29    155s]       Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:29    155s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[11/28 05:44:29    155s]        Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
[11/28 05:44:29    155s]      Logics: PADDI: 1 
[11/28 05:44:29    155s]     Clock DAG hash after 'Approximately balancing paths': 1398403264474281274 5710543194878911171
[11/28 05:44:29    155s]     Clock DAG hash after 'Approximately balancing paths': 1398403264474281274 5710543194878911171
[11/28 05:44:29    155s]     Primary reporting skew groups after 'Approximately balancing paths':
[11/28 05:44:29    155s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565, avg=0.560, sd=0.003], skew [0.010 vs 0.105], 100% {0.555, 0.565} (wid=0.208 ws=0.007) (gid=0.361 gs=0.010)
[11/28 05:44:29    155s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[77][0]/CK
[11/28 05:44:29    155s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[92][30]/CK
[11/28 05:44:29    155s]     Skew group summary after 'Approximately balancing paths':
[11/28 05:44:29    155s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565, avg=0.560, sd=0.003], skew [0.010 vs 0.105], 100% {0.555, 0.565} (wid=0.208 ws=0.007) (gid=0.361 gs=0.010)
[11/28 05:44:29    155s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.555, max=0.565, avg=0.560, sd=0.003], skew [0.010 vs 0.105], 100% {0.555, 0.565} (wid=0.208 ws=0.007) (gid=0.361 gs=0.010)
[11/28 05:44:29    155s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:29    155s]   Approximately balancing paths done. (took cpu=0:00:00.7 real=0:00:00.7)
[11/28 05:44:29    155s]   Stage::Balancing done. (took cpu=0:00:09.0 real=0:00:08.9)
[11/28 05:44:29    155s]   Stage::Polishing...
[11/28 05:44:29    155s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
[11/28 05:44:29    155s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 05:44:29    155s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[11/28 05:44:30    156s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.7 real=0:00:00.7)
[11/28 05:44:30    156s]   Clock DAG stats before polishing:
[11/28 05:44:30    156s]     cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:44:30    156s]     misc counts      : r=1, pp=0
[11/28 05:44:30    156s]     cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
[11/28 05:44:30    156s]     cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:44:30    156s]     sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:44:30    156s]     wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
[11/28 05:44:30    156s]     wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
[11/28 05:44:30    156s]     hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
[11/28 05:44:30    156s]   Clock DAG net violations before polishing: none
[11/28 05:44:30    156s]   Clock DAG primary half-corner transition distribution before polishing:
[11/28 05:44:30    156s]     Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:30    156s]     Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:30    156s]   Clock DAG library cell distribution before polishing {count}:
[11/28 05:44:30    156s]      Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
[11/28 05:44:30    156s]    Logics: PADDI: 1 
[11/28 05:44:30    156s]   Clock DAG hash before polishing: 1398403264474281274 5710543194878911171
[11/28 05:44:30    156s]   Clock DAG hash before polishing: 1398403264474281274 5710543194878911171
[11/28 05:44:30    156s]   Primary reporting skew groups before polishing:
[11/28 05:44:30    156s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
[11/28 05:44:31    156s]         min path sink: risc_v_top_i_memory_rom_rom_memory_reg[77][0]/CK
[11/28 05:44:31    156s]         max path sink: risc_v_top_i_memory_rom_rom_memory_reg[92][30]/CK
[11/28 05:44:31    156s]   Skew group summary before polishing:
[11/28 05:44:31    156s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
[11/28 05:44:31    156s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
[11/28 05:44:31    156s]   Merging balancing drivers for power...
[11/28 05:44:31    156s]     Clock DAG hash before 'Merging balancing drivers for power': 1398403264474281274 5710543194878911171
[11/28 05:44:31    156s]     Tried: 42 Succeeded: 0
[11/28 05:44:31    157s]     Clock DAG stats after 'Merging balancing drivers for power':
[11/28 05:44:31    157s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:44:31    157s]       misc counts      : r=1, pp=0
[11/28 05:44:31    157s]       cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
[11/28 05:44:31    157s]       cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:44:31    157s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:44:31    157s]       wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
[11/28 05:44:31    157s]       wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
[11/28 05:44:31    157s]       hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
[11/28 05:44:31    157s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[11/28 05:44:31    157s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[11/28 05:44:31    157s]       Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:31    157s]       Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:31    157s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[11/28 05:44:31    157s]        Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
[11/28 05:44:31    157s]      Logics: PADDI: 1 
[11/28 05:44:31    157s]     Clock DAG hash after 'Merging balancing drivers for power': 1398403264474281274 5710543194878911171
[11/28 05:44:31    157s]     Clock DAG hash after 'Merging balancing drivers for power': 1398403264474281274 5710543194878911171
[11/28 05:44:31    157s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[11/28 05:44:31    157s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
[11/28 05:44:31    157s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[77][0]/CK
[11/28 05:44:31    157s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[92][30]/CK
[11/28 05:44:31    157s]     Skew group summary after 'Merging balancing drivers for power':
[11/28 05:44:31    157s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
[11/28 05:44:31    157s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
[11/28 05:44:31    157s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:31    157s]   Merging balancing drivers for power done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/28 05:44:31    157s]   Improving clock skew...
[11/28 05:44:31    157s]     Clock DAG hash before 'Improving clock skew': 1398403264474281274 5710543194878911171
[11/28 05:44:31    157s]     Clock DAG stats after 'Improving clock skew':
[11/28 05:44:31    157s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:44:31    157s]       misc counts      : r=1, pp=0
[11/28 05:44:31    157s]       cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
[11/28 05:44:31    157s]       cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:44:31    157s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:44:31    157s]       wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
[11/28 05:44:31    157s]       wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
[11/28 05:44:31    157s]       hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
[11/28 05:44:31    157s]     Clock DAG net violations after 'Improving clock skew': none
[11/28 05:44:31    157s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[11/28 05:44:31    157s]       Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:31    157s]       Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:31    157s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[11/28 05:44:31    157s]        Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
[11/28 05:44:31    157s]      Logics: PADDI: 1 
[11/28 05:44:31    157s]     Clock DAG hash after 'Improving clock skew': 1398403264474281274 5710543194878911171
[11/28 05:44:31    157s]     Clock DAG hash after 'Improving clock skew': 1398403264474281274 5710543194878911171
[11/28 05:44:32    157s]     Primary reporting skew groups after 'Improving clock skew':
[11/28 05:44:32    157s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565, avg=0.558, sd=0.003], skew [0.011 vs 0.105], 100% {0.553, 0.565} (wid=0.208 ws=0.007) (gid=0.361 gs=0.010)
[11/28 05:44:32    157s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[77][0]/CK
[11/28 05:44:32    157s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[92][30]/CK
[11/28 05:44:32    157s]     Skew group summary after 'Improving clock skew':
[11/28 05:44:32    157s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565, avg=0.558, sd=0.003], skew [0.011 vs 0.105], 100% {0.553, 0.565} (wid=0.208 ws=0.007) (gid=0.361 gs=0.010)
[11/28 05:44:32    157s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.553, max=0.565, avg=0.558, sd=0.003], skew [0.011 vs 0.105], 100% {0.553, 0.565} (wid=0.208 ws=0.007) (gid=0.361 gs=0.010)
[11/28 05:44:32    157s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:32    157s]   Improving clock skew done. (took cpu=0:00:00.7 real=0:00:00.7)
[11/28 05:44:32    157s]   Moving gates to reduce wire capacitance...
[11/28 05:44:32    158s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 1398403264474281274 5710543194878911171
[11/28 05:44:32    158s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[11/28 05:44:32    158s]     Iteration 1...
[11/28 05:44:32    158s]       Artificially removing short and long paths...
[11/28 05:44:32    158s]         Clock DAG hash before 'Artificially removing short and long paths': 1398403264474281274 5710543194878911171
[11/28 05:44:32    158s]         For skew_group My_CLK/ConstraintMode_BC target band (0.553, 0.565)
[11/28 05:44:32    158s]         For skew_group My_CLK/ConstraintMode_WC target band (0.553, 0.565)
[11/28 05:44:32    158s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:32    158s]       Artificially removing short and long paths done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/28 05:44:32    158s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[11/28 05:44:32    158s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 1398403264474281274 5710543194878911171
[11/28 05:44:32    158s]         Legalizer releasing space for clock trees
[11/28 05:44:37    162s]         Legalizing clock trees...
[11/28 05:44:37    162s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 05:44:37    162s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:44:37    162s]         Legalizer API calls during this step: 257 succeeded with high effort: 257 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:37    162s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:04.2 real=0:00:04.2)
[11/28 05:44:37    162s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[11/28 05:44:37    162s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 9740214791368640831 5580650656846620478
[11/28 05:44:37    162s]         Moving gates: 
[11/28 05:44:37    162s]         Legalizer releasing space for clock trees
[11/28 05:44:37    163s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/28 05:44:46    172s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 05:44:46    172s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:44:46    172s]         100% 
[11/28 05:44:46    172s]         Legalizer API calls during this step: 546 succeeded with high effort: 546 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:46    172s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:09.5 real=0:00:09.4)
[11/28 05:44:46    172s]     Iteration 1 done.
[11/28 05:44:46    172s]     Iteration 2...
[11/28 05:44:46    172s]       Artificially removing short and long paths...
[11/28 05:44:46    172s]         Clock DAG hash before 'Artificially removing short and long paths': 3329122581425620238 4656601466604086039
[11/28 05:44:46    172s]         For skew_group My_CLK/ConstraintMode_BC target band (0.552, 0.562)
[11/28 05:44:47    172s]         For skew_group My_CLK/ConstraintMode_WC target band (0.552, 0.562)
[11/28 05:44:47    172s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:47    172s]       Artificially removing short and long paths done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/28 05:44:47    172s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[11/28 05:44:47    172s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 3329122581425620238 4656601466604086039
[11/28 05:44:47    172s]         Legalizer releasing space for clock trees
[11/28 05:44:50    175s]         Legalizing clock trees...
[11/28 05:44:50    175s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 05:44:50    175s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:44:50    175s]         Legalizer API calls during this step: 241 succeeded with high effort: 241 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:50    175s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:02.9 real=0:00:02.9)
[11/28 05:44:50    175s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[11/28 05:44:50    175s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 15540739305693197207 9349541116325268702
[11/28 05:44:50    175s]         Moving gates: 
[11/28 05:44:50    175s]         Legalizer releasing space for clock trees
[11/28 05:44:50    176s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/28 05:44:56    182s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 05:44:56    182s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:44:56    182s]         100% 
[11/28 05:44:56    182s]         Legalizer API calls during this step: 546 succeeded with high effort: 546 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:56    182s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:06.8 real=0:00:06.9)
[11/28 05:44:56    182s]     Iteration 2 done.
[11/28 05:44:57    182s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[11/28 05:44:57    183s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[11/28 05:44:57    183s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:44:57    183s]       misc counts      : r=1, pp=0
[11/28 05:44:57    183s]       cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
[11/28 05:44:57    183s]       cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:44:57    183s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:44:57    183s]       wire capacitance : top=0.000pF, trunk=0.047pF, leaf=0.644pF, total=0.691pF
[11/28 05:44:57    183s]       wire lengths     : top=0.000um, trunk=800.959um, leaf=8938.647um, total=9739.606um
[11/28 05:44:57    183s]       hp wire lengths  : top=0.000um, trunk=855.270um, leaf=2134.595um, total=2989.865um
[11/28 05:44:57    183s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[11/28 05:44:57    183s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[11/28 05:44:57    183s]       Trunk : target=0.100ns count=5 avg=0.068ns sd=0.038ns min=0.000ns max=0.092ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:57    183s]       Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:44:57    183s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[11/28 05:44:57    183s]        Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
[11/28 05:44:57    183s]      Logics: PADDI: 1 
[11/28 05:44:57    183s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 9727500088798117265 14899004062778717168
[11/28 05:44:57    183s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 9727500088798117265 14899004062778717168
[11/28 05:44:57    183s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[11/28 05:44:57    183s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.564, avg=0.557, sd=0.004], skew [0.013 vs 0.105], 100% {0.551, 0.564} (wid=0.209 ws=0.007) (gid=0.360 gs=0.012)
[11/28 05:44:57    183s]           min path sink: risc_v_top_i_if_id_datapath_ffd_q_reg[24]/CKN
[11/28 05:44:57    183s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[98][1]/CK
[11/28 05:44:57    183s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[11/28 05:44:57    183s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.564, avg=0.557, sd=0.004], skew [0.013 vs 0.105], 100% {0.551, 0.564} (wid=0.209 ws=0.007) (gid=0.360 gs=0.012)
[11/28 05:44:58    183s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.551, max=0.564, avg=0.557, sd=0.004], skew [0.013 vs 0.105], 100% {0.551, 0.564} (wid=0.209 ws=0.007) (gid=0.360 gs=0.012)
[11/28 05:44:58    183s]     Legalizer API calls during this step: 1590 succeeded with high effort: 1590 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:58    183s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:25.8 real=0:00:25.8)
[11/28 05:44:58    183s]   Reducing clock tree power 3...
[11/28 05:44:58    183s]     Clock DAG hash before 'Reducing clock tree power 3': 9727500088798117265 14899004062778717168
[11/28 05:44:58    183s]     Artificially removing short and long paths...
[11/28 05:44:58    183s]       Clock DAG hash before 'Artificially removing short and long paths': 9727500088798117265 14899004062778717168
[11/28 05:44:58    184s]       For skew_group My_CLK/ConstraintMode_BC target band (0.551, 0.564)
[11/28 05:44:58    184s]       For skew_group My_CLK/ConstraintMode_WC target band (0.551, 0.564)
[11/28 05:44:58    184s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:44:58    184s]     Artificially removing short and long paths done. (took cpu=0:00:00.6 real=0:00:00.4)
[11/28 05:44:58    184s]     Initial gate capacitance is (rise=3.188pF fall=3.094pF).
[11/28 05:44:58    184s]     Resizing gates: 
[11/28 05:44:58    184s]     Legalizer releasing space for clock trees
[11/28 05:44:58    184s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/28 05:45:00    186s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 05:45:00    186s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:45:00    186s]     100% 
[11/28 05:45:00    186s]     Stopping in iteration 1: unable to make further power recovery in this step.
[11/28 05:45:00    186s]     Iteration 1: gate capacitance is (rise=3.188pF fall=3.093pF).
[11/28 05:45:01    187s]     Clock DAG stats after 'Reducing clock tree power 3':
[11/28 05:45:01    187s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:45:01    187s]       misc counts      : r=1, pp=0
[11/28 05:45:01    187s]       cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
[11/28 05:45:01    187s]       cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:45:01    187s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:45:01    187s]       wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.644pF, total=0.691pF
[11/28 05:45:01    187s]       wire lengths     : top=0.000um, trunk=799.104um, leaf=8938.647um, total=9737.751um
[11/28 05:45:01    187s]       hp wire lengths  : top=0.000um, trunk=855.270um, leaf=2134.595um, total=2989.865um
[11/28 05:45:01    187s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[11/28 05:45:01    187s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[11/28 05:45:01    187s]       Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.098ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
[11/28 05:45:01    187s]       Leaf  : target=0.100ns count=36 avg=0.086ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:01    187s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[11/28 05:45:01    187s]        Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
[11/28 05:45:01    187s]      Logics: PADDI: 1 
[11/28 05:45:01    187s]     Clock DAG hash after 'Reducing clock tree power 3': 10780099237578967036 3517089894009784917
[11/28 05:45:01    187s]     Clock DAG hash after 'Reducing clock tree power 3': 10780099237578967036 3517089894009784917
[11/28 05:45:01    187s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[11/28 05:45:01    187s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.569, avg=0.560, sd=0.006], skew [0.018 vs 0.105], 100% {0.551, 0.569} (wid=0.209 ws=0.007) (gid=0.361 gs=0.013)
[11/28 05:45:01    187s]           min path sink: risc_v_top_i_if_id_datapath_ffd_q_reg[24]/CKN
[11/28 05:45:01    187s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[95][29]/CK
[11/28 05:45:01    187s]     Skew group summary after 'Reducing clock tree power 3':
[11/28 05:45:01    187s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.569, avg=0.560, sd=0.006], skew [0.018 vs 0.105], 100% {0.551, 0.569} (wid=0.209 ws=0.007) (gid=0.361 gs=0.013)
[11/28 05:45:01    187s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.551, max=0.569, avg=0.560, sd=0.006], skew [0.018 vs 0.105], 100% {0.551, 0.569} (wid=0.209 ws=0.007) (gid=0.361 gs=0.013)
[11/28 05:45:01    187s]     Legalizer API calls during this step: 80 succeeded with high effort: 80 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:45:01    187s]   Reducing clock tree power 3 done. (took cpu=0:00:03.7 real=0:00:03.5)
[11/28 05:45:01    187s]   Improving insertion delay...
[11/28 05:45:01    187s]     Clock DAG hash before 'Improving insertion delay': 10780099237578967036 3517089894009784917
[11/28 05:45:01    187s]     Clock DAG stats after 'Improving insertion delay':
[11/28 05:45:01    187s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:45:01    187s]       misc counts      : r=1, pp=0
[11/28 05:45:01    187s]       cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
[11/28 05:45:01    187s]       cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:45:01    187s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:45:01    187s]       wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.644pF, total=0.691pF
[11/28 05:45:01    187s]       wire lengths     : top=0.000um, trunk=799.104um, leaf=8938.647um, total=9737.751um
[11/28 05:45:01    187s]       hp wire lengths  : top=0.000um, trunk=855.270um, leaf=2134.595um, total=2989.865um
[11/28 05:45:01    187s]     Clock DAG net violations after 'Improving insertion delay': none
[11/28 05:45:01    187s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[11/28 05:45:01    187s]       Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.098ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
[11/28 05:45:01    187s]       Leaf  : target=0.100ns count=36 avg=0.086ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:01    187s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[11/28 05:45:01    187s]        Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
[11/28 05:45:01    187s]      Logics: PADDI: 1 
[11/28 05:45:01    187s]     Clock DAG hash after 'Improving insertion delay': 10780099237578967036 3517089894009784917
[11/28 05:45:01    187s]     Clock DAG hash after 'Improving insertion delay': 10780099237578967036 3517089894009784917
[11/28 05:45:02    187s]     Primary reporting skew groups after 'Improving insertion delay':
[11/28 05:45:02    187s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.569, avg=0.560, sd=0.006], skew [0.018 vs 0.105], 100% {0.551, 0.569} (wid=0.209 ws=0.007) (gid=0.361 gs=0.013)
[11/28 05:45:02    187s]           min path sink: risc_v_top_i_if_id_datapath_ffd_q_reg[24]/CKN
[11/28 05:45:02    187s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[95][29]/CK
[11/28 05:45:02    188s]     Skew group summary after 'Improving insertion delay':
[11/28 05:45:02    188s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.569, avg=0.560, sd=0.006], skew [0.018 vs 0.105], 100% {0.551, 0.569} (wid=0.209 ws=0.007) (gid=0.361 gs=0.013)
[11/28 05:45:02    188s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.551, max=0.569, avg=0.560, sd=0.006], skew [0.018 vs 0.105], 100% {0.551, 0.569} (wid=0.209 ws=0.007) (gid=0.361 gs=0.013)
[11/28 05:45:02    188s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:45:02    188s]   Improving insertion delay done. (took cpu=0:00:00.7 real=0:00:00.7)
[11/28 05:45:02    188s]   Wire Opt OverFix...
[11/28 05:45:02    188s]     Clock DAG hash before 'Wire Opt OverFix': 10780099237578967036 3517089894009784917
[11/28 05:45:02    188s]     Wire Reduction extra effort...
[11/28 05:45:02    188s]       Clock DAG hash before 'Wire Reduction extra effort': 10780099237578967036 3517089894009784917
[11/28 05:45:02    188s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[11/28 05:45:02    188s]       Artificially removing short and long paths...
[11/28 05:45:02    188s]         Clock DAG hash before 'Artificially removing short and long paths': 10780099237578967036 3517089894009784917
[11/28 05:45:02    188s]         For skew_group My_CLK/ConstraintMode_BC target band (0.551, 0.569)
[11/28 05:45:02    188s]         For skew_group My_CLK/ConstraintMode_WC target band (0.551, 0.569)
[11/28 05:45:02    188s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:45:02    188s]       Artificially removing short and long paths done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/28 05:45:02    188s]       Global shorten wires A0...
[11/28 05:45:02    188s]         Clock DAG hash before 'Global shorten wires A0': 10780099237578967036 3517089894009784917
[11/28 05:45:03    189s]         Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:45:03    189s]       Global shorten wires A0 done. (took cpu=0:00:00.9 real=0:00:00.9)
[11/28 05:45:03    189s]       Move For Wirelength - core...
[11/28 05:45:03    189s]         Clock DAG hash before 'Move For Wirelength - core': 5285168174326130949 14010241673532039540
[11/28 05:45:05    191s]         Move for wirelength. considered=41, filtered=41, permitted=39, cannotCompute=3, computed=36, moveTooSmall=37, resolved=0, predictFail=22, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=64, ignoredLeafDriver=0, worse=53, accepted=7
[11/28 05:45:05    191s]         Max accepted move=17.080um, total accepted move=71.300um, average move=10.185um
[11/28 05:45:06    192s]         Move for wirelength. considered=41, filtered=41, permitted=39, cannotCompute=3, computed=36, moveTooSmall=39, resolved=0, predictFail=23, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=73, ignoredLeafDriver=0, worse=63, accepted=3
[11/28 05:45:06    192s]         Max accepted move=7.200um, total accepted move=12.600um, average move=4.200um
[11/28 05:45:07    193s]         Move for wirelength. considered=41, filtered=41, permitted=39, cannotCompute=3, computed=36, moveTooSmall=37, resolved=0, predictFail=23, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=73, ignoredLeafDriver=0, worse=63, accepted=2
[11/28 05:45:07    193s]         Max accepted move=2.400um, total accepted move=4.510um, average move=2.255um
[11/28 05:45:07    193s]         Legalizer API calls during this step: 472 succeeded with high effort: 472 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:45:07    193s]       Move For Wirelength - core done. (took cpu=0:00:03.8 real=0:00:03.8)
[11/28 05:45:07    193s]       Global shorten wires A1...
[11/28 05:45:07    193s]         Clock DAG hash before 'Global shorten wires A1': 10031796643769807791 5181809715354477838
[11/28 05:45:07    193s]         Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:45:07    193s]       Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:45:07    193s]       Move For Wirelength - core...
[11/28 05:45:07    193s]         Clock DAG hash before 'Move For Wirelength - core': 10031796643769807791 5181809715354477838
[11/28 05:45:07    193s]         Move for wirelength. considered=41, filtered=41, permitted=39, cannotCompute=34, computed=5, moveTooSmall=54, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=0, accepted=0
[11/28 05:45:07    193s]         Max accepted move=0.000um, total accepted move=0.000um
[11/28 05:45:07    193s]         Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:45:07    193s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:45:07    193s]       Global shorten wires B...
[11/28 05:45:07    193s]         Clock DAG hash before 'Global shorten wires B': 10031796643769807791 5181809715354477838
[11/28 05:45:07    193s]         Legalizer API calls during this step: 194 succeeded with high effort: 194 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:45:07    193s]       Global shorten wires B done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/28 05:45:07    193s]       Move For Wirelength - branch...
[11/28 05:45:07    193s]         Clock DAG hash before 'Move For Wirelength - branch': 10031796643769807791 5181809715354477838
[11/28 05:45:08    193s]         Move for wirelength. considered=41, filtered=41, permitted=39, cannotCompute=0, computed=39, moveTooSmall=0, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=38, accepted=1
[11/28 05:45:08    193s]         Max accepted move=0.200um, total accepted move=0.200um, average move=0.200um
[11/28 05:45:08    193s]         Move for wirelength. considered=41, filtered=41, permitted=39, cannotCompute=37, computed=2, moveTooSmall=0, resolved=0, predictFail=63, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[11/28 05:45:08    193s]         Max accepted move=0.000um, total accepted move=0.000um
[11/28 05:45:08    193s]         Legalizer API calls during this step: 44 succeeded with high effort: 44 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:45:08    193s]       Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/28 05:45:08    193s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[11/28 05:45:08    194s]       Clock DAG stats after 'Wire Reduction extra effort':
[11/28 05:45:08    194s]         cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:45:08    194s]         misc counts      : r=1, pp=0
[11/28 05:45:08    194s]         cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
[11/28 05:45:08    194s]         cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:45:08    194s]         sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:45:08    194s]         wire capacitance : top=0.000pF, trunk=0.045pF, leaf=0.643pF, total=0.689pF
[11/28 05:45:08    194s]         wire lengths     : top=0.000um, trunk=780.199um, leaf=8927.299um, total=9707.498um
[11/28 05:45:08    194s]         hp wire lengths  : top=0.000um, trunk=851.050um, leaf=2131.340um, total=2982.390um
[11/28 05:45:08    194s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[11/28 05:45:08    194s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[11/28 05:45:08    194s]         Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.095ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:08    194s]         Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:08    194s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[11/28 05:45:08    194s]          Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
[11/28 05:45:08    194s]        Logics: PADDI: 1 
[11/28 05:45:08    194s]       Clock DAG hash after 'Wire Reduction extra effort': 3959508018351022939 5659440914357689906
[11/28 05:45:08    194s]       Clock DAG hash after 'Wire Reduction extra effort': 3959508018351022939 5659440914357689906
[11/28 05:45:08    194s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[11/28 05:45:08    194s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.566, avg=0.560, sd=0.005], skew [0.015 vs 0.105], 100% {0.551, 0.566} (wid=0.208 ws=0.006) (gid=0.360 gs=0.012)
[11/28 05:45:08    194s]             min path sink: risc_v_top_i_if_id_datapath_ffd_q_reg[24]/CKN
[11/28 05:45:08    194s]             max path sink: risc_v_top_i_memory_rom_rom_memory_reg[95][29]/CK
[11/28 05:45:08    194s]       Skew group summary after 'Wire Reduction extra effort':
[11/28 05:45:08    194s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.566, avg=0.560, sd=0.005], skew [0.015 vs 0.105], 100% {0.551, 0.566} (wid=0.208 ws=0.006) (gid=0.360 gs=0.012)
[11/28 05:45:08    194s]         skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.551, max=0.566, avg=0.560, sd=0.005], skew [0.015 vs 0.105], 100% {0.551, 0.566} (wid=0.208 ws=0.006) (gid=0.360 gs=0.012)
[11/28 05:45:08    194s]       Legalizer API calls during this step: 750 succeeded with high effort: 750 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:45:08    194s]     Wire Reduction extra effort done. (took cpu=0:00:05.9 real=0:00:05.9)
[11/28 05:45:08    194s]     Optimizing orientation...
[11/28 05:45:08    194s]     FlipOpt...
[11/28 05:45:08    194s]     Disconnecting clock tree from netlist...
[11/28 05:45:08    194s]     Disconnecting clock tree from netlist done.
[11/28 05:45:08    194s]     Performing Single Threaded FlipOpt
[11/28 05:45:08    194s]     Optimizing orientation on clock cells...
[11/28 05:45:08    194s]       Orientation Wirelength Optimization: Attempted = 42 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 3 , Illegal = 39 , Other = 0
[11/28 05:45:08    194s]     Optimizing orientation on clock cells done.
[11/28 05:45:08    194s]     Resynthesising clock tree into netlist...
[11/28 05:45:08    194s]       Reset timing graph...
[11/28 05:45:08    194s] Ignoring AAE DB Resetting ...
[11/28 05:45:08    194s]       Reset timing graph done.
[11/28 05:45:08    194s]     Resynthesising clock tree into netlist done.
[11/28 05:45:08    194s]     FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:45:08    194s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:45:08    194s] End AAE Lib Interpolated Model. (MEM=1716.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:45:08    194s]     Clock DAG stats after 'Wire Opt OverFix':
[11/28 05:45:08    194s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:45:08    194s]       misc counts      : r=1, pp=0
[11/28 05:45:08    194s]       cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
[11/28 05:45:08    194s]       cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:45:08    194s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:45:08    194s]       wire capacitance : top=0.000pF, trunk=0.045pF, leaf=0.643pF, total=0.689pF
[11/28 05:45:08    194s]       wire lengths     : top=0.000um, trunk=780.199um, leaf=8927.299um, total=9707.498um
[11/28 05:45:08    194s]       hp wire lengths  : top=0.000um, trunk=851.050um, leaf=2131.340um, total=2982.390um
[11/28 05:45:08    194s]     Clock DAG net violations after 'Wire Opt OverFix': none
[11/28 05:45:08    194s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[11/28 05:45:08    194s]       Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.095ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:08    194s]       Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:08    194s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[11/28 05:45:08    194s]        Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
[11/28 05:45:08    194s]      Logics: PADDI: 1 
[11/28 05:45:08    194s]     Clock DAG hash after 'Wire Opt OverFix': 3959508018351022939 5659440914357689906
[11/28 05:45:08    194s]     Clock DAG hash after 'Wire Opt OverFix': 3959508018351022939 5659440914357689906
[11/28 05:45:08    194s]     Primary reporting skew groups after 'Wire Opt OverFix':
[11/28 05:45:08    194s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.566, avg=0.560, sd=0.005], skew [0.015 vs 0.105], 100% {0.551, 0.566} (wid=0.208 ws=0.006) (gid=0.360 gs=0.012)
[11/28 05:45:08    194s]           min path sink: risc_v_top_i_if_id_datapath_ffd_q_reg[24]/CKN
[11/28 05:45:08    194s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[95][29]/CK
[11/28 05:45:08    194s]     Skew group summary after 'Wire Opt OverFix':
[11/28 05:45:08    194s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.566, avg=0.560, sd=0.005], skew [0.015 vs 0.105], 100% {0.551, 0.566} (wid=0.208 ws=0.006) (gid=0.360 gs=0.012)
[11/28 05:45:08    194s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.551, max=0.566, avg=0.560, sd=0.005], skew [0.015 vs 0.105], 100% {0.551, 0.566} (wid=0.208 ws=0.006) (gid=0.360 gs=0.012)
[11/28 05:45:08    194s]     Legalizer API calls during this step: 750 succeeded with high effort: 750 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:45:08    194s]   Wire Opt OverFix done. (took cpu=0:00:06.4 real=0:00:06.4)
[11/28 05:45:08    194s]   Total capacitance is (rise=3.877pF fall=3.782pF), of which (rise=0.689pF fall=0.689pF) is wire, and (rise=3.188pF fall=3.093pF) is gate.
[11/28 05:45:08    194s]   Stage::Polishing done. (took cpu=0:00:39.1 real=0:00:38.8)
[11/28 05:45:08    194s]   Stage::Updating netlist...
[11/28 05:45:08    194s]   Reset timing graph...
[11/28 05:45:08    194s] Ignoring AAE DB Resetting ...
[11/28 05:45:08    194s]   Reset timing graph done.
[11/28 05:45:08    194s]   Setting non-default rules before calling refine place.
[11/28 05:45:08    194s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 05:45:08    194s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/28 05:45:08    194s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1716.0M, EPOCH TIME: 1701150308.700725
[11/28 05:45:08    194s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1673.0M, EPOCH TIME: 1701150308.708878
[11/28 05:45:08    194s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:45:08    194s]   Leaving CCOpt scope - ClockRefiner...
[11/28 05:45:08    194s]   Assigned high priority to 39 instances.
[11/28 05:45:08    194s]   Soft fixed 40 clock instances.
[11/28 05:45:08    194s]   Performing Clock Only Refine Place.
[11/28 05:45:08    194s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[11/28 05:45:08    194s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1673.0M, EPOCH TIME: 1701150308.730809
[11/28 05:45:08    194s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1673.0M, EPOCH TIME: 1701150308.731064
[11/28 05:45:08    194s] z: 2, totalTracks: 1
[11/28 05:45:08    194s] z: 4, totalTracks: 1
[11/28 05:45:08    194s] z: 6, totalTracks: 1
[11/28 05:45:08    194s] z: 8, totalTracks: 1
[11/28 05:45:08    194s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:45:08    194s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1673.0M, EPOCH TIME: 1701150308.738738
[11/28 05:45:08    194s] Info: 39 insts are soft-fixed.
[11/28 05:45:08    194s] 
[11/28 05:45:08    194s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:45:08    194s] OPERPROF:       Starting CMU at level 4, MEM:1673.0M, EPOCH TIME: 1701150308.772920
[11/28 05:45:08    194s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1673.0M, EPOCH TIME: 1701150308.774083
[11/28 05:45:08    194s] 
[11/28 05:45:08    194s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 05:45:08    194s] Info: 39 insts are soft-fixed.
[11/28 05:45:08    194s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.036, MEM:1673.0M, EPOCH TIME: 1701150308.774964
[11/28 05:45:08    194s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1673.0M, EPOCH TIME: 1701150308.775075
[11/28 05:45:08    194s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1673.0M, EPOCH TIME: 1701150308.775204
[11/28 05:45:08    194s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1673.0MB).
[11/28 05:45:08    194s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.045, MEM:1673.0M, EPOCH TIME: 1701150308.776121
[11/28 05:45:08    194s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.045, MEM:1673.0M, EPOCH TIME: 1701150308.776241
[11/28 05:45:08    194s] TDRefine: refinePlace mode is spiral
[11/28 05:45:08    194s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28290.3
[11/28 05:45:08    194s] OPERPROF: Starting RefinePlace at level 1, MEM:1673.0M, EPOCH TIME: 1701150308.776373
[11/28 05:45:08    194s] *** Starting refinePlace (0:03:15 mem=1673.0M) ***
[11/28 05:45:08    194s] Total net bbox length = 6.633e+03 (3.513e+03 3.121e+03) (ext = 2.953e+02)
[11/28 05:45:08    194s] 
[11/28 05:45:08    194s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:45:08    194s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1673.0M, EPOCH TIME: 1701150308.779703
[11/28 05:45:08    194s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[11/28 05:45:08    194s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1673.0M, EPOCH TIME: 1701150308.780274
[11/28 05:45:08    194s] Info: 39 insts are soft-fixed.
[11/28 05:45:08    194s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 05:45:08    194s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 05:45:08    194s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 05:45:08    194s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:45:08    194s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:45:08    194s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1673.0M, EPOCH TIME: 1701150308.787558
[11/28 05:45:08    194s] Starting refinePlace ...
[11/28 05:45:08    194s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:45:08    194s] One DDP V2 for no tweak run.
[11/28 05:45:08    194s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 05:45:08    194s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1673.0MB
[11/28 05:45:08    194s] Statistics of distance of Instance movement in refine placement:
[11/28 05:45:08    194s]   maximum (X+Y) =         0.00 um
[11/28 05:45:08    194s]   mean    (X+Y) =         0.00 um
[11/28 05:45:08    194s] Summary Report:
[11/28 05:45:08    194s] Instances move: 0 (out of 3746 movable)
[11/28 05:45:08    194s] Instances flipped: 0
[11/28 05:45:08    194s] Mean displacement: 0.00 um
[11/28 05:45:08    194s] Max displacement: 0.00 um 
[11/28 05:45:08    194s] Total instances moved : 0
[11/28 05:45:08    194s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.004, MEM:1673.0M, EPOCH TIME: 1701150308.791521
[11/28 05:45:08    194s] Total net bbox length = 6.633e+03 (3.513e+03 3.121e+03) (ext = 2.953e+02)
[11/28 05:45:08    194s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1673.0MB
[11/28 05:45:08    194s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1673.0MB) @(0:03:15 - 0:03:15).
[11/28 05:45:08    194s] *** Finished refinePlace (0:03:15 mem=1673.0M) ***
[11/28 05:45:08    194s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28290.3
[11/28 05:45:08    194s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.017, MEM:1673.0M, EPOCH TIME: 1701150308.793397
[11/28 05:45:08    194s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1673.0M, EPOCH TIME: 1701150308.793512
[11/28 05:45:08    194s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.006, MEM:1673.0M, EPOCH TIME: 1701150308.799310
[11/28 05:45:08    194s]   ClockRefiner summary
[11/28 05:45:08    194s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3559).
[11/28 05:45:08    194s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 40).
[11/28 05:45:08    194s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3519).
[11/28 05:45:08    194s]   Restoring pStatusCts on 40 clock instances.
[11/28 05:45:08    194s]   Revert refine place priority changes on 0 instances.
[11/28 05:45:08    194s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:45:08    194s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:45:08    194s]   CCOpt::Phase::Implementation done. (took cpu=0:00:58.8 real=0:00:58.5)
[11/28 05:45:08    194s]   CCOpt::Phase::eGRPC...
[11/28 05:45:08    194s]   eGR Post Conditioning loop iteration 0...
[11/28 05:45:08    194s]     Clock implementation routing...
[11/28 05:45:08    194s]       Leaving CCOpt scope - Routing Tools...
[11/28 05:45:08    194s] Net route status summary:
[11/28 05:45:08    194s]   Clock:        41 (unrouted=41, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 05:45:08    194s]   Non-clock:  4620 (unrouted=4146, trialRouted=474, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4143, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 05:45:08    194s]       Routing using eGR only...
[11/28 05:45:08    194s]         Early Global Route - eGR only step...
[11/28 05:45:08    194s] (ccopt eGR): There are 41 nets for routing of which 40 have one or more fixed wires.
[11/28 05:45:08    194s] (ccopt eGR): Start to route 41 all nets
[11/28 05:45:08    194s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1673.02 MB )
[11/28 05:45:08    194s] (I)      ==================== Layers =====================
[11/28 05:45:08    194s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:45:08    194s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/28 05:45:08    194s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:45:08    194s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/28 05:45:08    194s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/28 05:45:08    194s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/28 05:45:08    194s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/28 05:45:08    194s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/28 05:45:08    194s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/28 05:45:08    194s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/28 05:45:08    194s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/28 05:45:08    194s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/28 05:45:08    194s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/28 05:45:08    194s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/28 05:45:08    194s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/28 05:45:08    194s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/28 05:45:08    194s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/28 05:45:08    194s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/28 05:45:08    194s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/28 05:45:08    194s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/28 05:45:08    194s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/28 05:45:08    194s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/28 05:45:08    194s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/28 05:45:08    194s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/28 05:45:08    194s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/28 05:45:08    194s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:45:08    194s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/28 05:45:08    194s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/28 05:45:08    194s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/28 05:45:08    194s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/28 05:45:08    194s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/28 05:45:08    194s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/28 05:45:08    194s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/28 05:45:08    194s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/28 05:45:08    194s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/28 05:45:08    194s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/28 05:45:08    194s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/28 05:45:08    194s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/28 05:45:08    194s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/28 05:45:08    194s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/28 05:45:08    194s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:45:08    194s] (I)      Started Import and model ( Curr Mem: 1673.02 MB )
[11/28 05:45:08    194s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:45:08    194s] (I)      == Non-default Options ==
[11/28 05:45:08    194s] (I)      Clean congestion better                            : true
[11/28 05:45:08    194s] (I)      Estimate vias on DPT layer                         : true
[11/28 05:45:08    194s] (I)      Clean congestion layer assignment rounds           : 3
[11/28 05:45:08    194s] (I)      Layer constraints as soft constraints              : true
[11/28 05:45:08    194s] (I)      Soft top layer                                     : true
[11/28 05:45:08    194s] (I)      Skip prospective layer relax nets                  : true
[11/28 05:45:08    194s] (I)      Better NDR handling                                : true
[11/28 05:45:08    194s] (I)      Improved NDR modeling in LA                        : true
[11/28 05:45:08    194s] (I)      Routing cost fix for NDR handling                  : true
[11/28 05:45:08    194s] (I)      Block tracks for preroutes                         : true
[11/28 05:45:08    194s] (I)      Assign IRoute by net group key                     : true
[11/28 05:45:08    194s] (I)      Block unroutable channels                          : true
[11/28 05:45:08    194s] (I)      Block unroutable channels 3D                       : true
[11/28 05:45:08    194s] (I)      Bound layer relaxed segment wl                     : true
[11/28 05:45:08    194s] (I)      Blocked pin reach length threshold                 : 2
[11/28 05:45:08    194s] (I)      Check blockage within NDR space in TA              : true
[11/28 05:45:08    194s] (I)      Skip must join for term with via pillar            : true
[11/28 05:45:08    194s] (I)      Model find APA for IO pin                          : true
[11/28 05:45:08    194s] (I)      On pin location for off pin term                   : true
[11/28 05:45:08    194s] (I)      Handle EOL spacing                                 : true
[11/28 05:45:08    194s] (I)      Merge PG vias by gap                               : true
[11/28 05:45:08    194s] (I)      Maximum routing layer                              : 11
[11/28 05:45:08    194s] (I)      Route selected nets only                           : true
[11/28 05:45:08    194s] (I)      Refine MST                                         : true
[11/28 05:45:08    194s] (I)      Honor PRL                                          : true
[11/28 05:45:08    194s] (I)      Strong congestion aware                            : true
[11/28 05:45:08    194s] (I)      Improved initial location for IRoutes              : true
[11/28 05:45:08    194s] (I)      Multi panel TA                                     : true
[11/28 05:45:08    194s] (I)      Penalize wire overlap                              : true
[11/28 05:45:08    194s] (I)      Expand small instance blockage                     : true
[11/28 05:45:08    194s] (I)      Reduce via in TA                                   : true
[11/28 05:45:08    194s] (I)      SS-aware routing                                   : true
[11/28 05:45:08    194s] (I)      Improve tree edge sharing                          : true
[11/28 05:45:08    194s] (I)      Improve 2D via estimation                          : true
[11/28 05:45:08    194s] (I)      Refine Steiner tree                                : true
[11/28 05:45:08    194s] (I)      Build spine tree                                   : true
[11/28 05:45:08    194s] (I)      Model pass through capacity                        : true
[11/28 05:45:08    194s] (I)      Extend blockages by a half GCell                   : true
[11/28 05:45:08    194s] (I)      Consider pin shapes                                : true
[11/28 05:45:08    194s] (I)      Consider pin shapes for all nodes                  : true
[11/28 05:45:08    194s] (I)      Consider NR APA                                    : true
[11/28 05:45:08    194s] (I)      Consider IO pin shape                              : true
[11/28 05:45:08    194s] (I)      Fix pin connection bug                             : true
[11/28 05:45:08    194s] (I)      Consider layer RC for local wires                  : true
[11/28 05:45:08    194s] (I)      Route to clock mesh pin                            : true
[11/28 05:45:08    194s] (I)      LA-aware pin escape length                         : 2
[11/28 05:45:08    194s] (I)      Connect multiple ports                             : true
[11/28 05:45:08    194s] (I)      Split for must join                                : true
[11/28 05:45:08    194s] (I)      Number of threads                                  : 1
[11/28 05:45:08    194s] (I)      Routing effort level                               : 10000
[11/28 05:45:08    194s] (I)      Prefer layer length threshold                      : 8
[11/28 05:45:08    194s] (I)      Overflow penalty cost                              : 10
[11/28 05:45:08    194s] (I)      A-star cost                                        : 0.300000
[11/28 05:45:08    194s] (I)      Misalignment cost                                  : 10.000000
[11/28 05:45:08    194s] (I)      Threshold for short IRoute                         : 6
[11/28 05:45:08    194s] (I)      Via cost during post routing                       : 1.000000
[11/28 05:45:08    194s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/28 05:45:08    194s] (I)      Source-to-sink ratio                               : 0.300000
[11/28 05:45:08    194s] (I)      Scenic ratio bound                                 : 3.000000
[11/28 05:45:08    194s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/28 05:45:08    194s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/28 05:45:08    194s] (I)      PG-aware similar topology routing                  : true
[11/28 05:45:08    194s] (I)      Maze routing via cost fix                          : true
[11/28 05:45:08    194s] (I)      Apply PRL on PG terms                              : true
[11/28 05:45:08    194s] (I)      Apply PRL on obs objects                           : true
[11/28 05:45:08    194s] (I)      Handle range-type spacing rules                    : true
[11/28 05:45:08    194s] (I)      PG gap threshold multiplier                        : 10.000000
[11/28 05:45:08    194s] (I)      Parallel spacing query fix                         : true
[11/28 05:45:08    194s] (I)      Force source to root IR                            : true
[11/28 05:45:08    194s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/28 05:45:08    194s] (I)      Do not relax to DPT layer                          : true
[11/28 05:45:08    194s] (I)      No DPT in post routing                             : true
[11/28 05:45:08    194s] (I)      Modeling PG via merging fix                        : true
[11/28 05:45:08    194s] (I)      Shield aware TA                                    : true
[11/28 05:45:08    194s] (I)      Strong shield aware TA                             : true
[11/28 05:45:08    194s] (I)      Overflow calculation fix in LA                     : true
[11/28 05:45:08    194s] (I)      Post routing fix                                   : true
[11/28 05:45:08    194s] (I)      Strong post routing                                : true
[11/28 05:45:08    194s] (I)      Access via pillar from top                         : true
[11/28 05:45:08    194s] (I)      NDR via pillar fix                                 : true
[11/28 05:45:08    194s] (I)      Violation on path threshold                        : 1
[11/28 05:45:08    194s] (I)      Pass through capacity modeling                     : true
[11/28 05:45:08    194s] (I)      Select the non-relaxed segments in post routing stage : true
[11/28 05:45:08    194s] (I)      Select term pin box for io pin                     : true
[11/28 05:45:08    194s] (I)      Penalize NDR sharing                               : true
[11/28 05:45:08    194s] (I)      Enable special modeling                            : false
[11/28 05:45:08    194s] (I)      Keep fixed segments                                : true
[11/28 05:45:08    194s] (I)      Reorder net groups by key                          : true
[11/28 05:45:08    194s] (I)      Increase net scenic ratio                          : true
[11/28 05:45:08    194s] (I)      Method to set GCell size                           : row
[11/28 05:45:08    194s] (I)      Connect multiple ports and must join fix           : true
[11/28 05:45:08    194s] (I)      Avoid high resistance layers                       : true
[11/28 05:45:08    194s] (I)      Model find APA for IO pin fix                      : true
[11/28 05:45:08    194s] (I)      Avoid connecting non-metal layers                  : true
[11/28 05:45:08    194s] (I)      Use track pitch for NDR                            : true
[11/28 05:45:08    194s] (I)      Enable layer relax to lower layer                  : true
[11/28 05:45:08    194s] (I)      Enable layer relax to upper layer                  : true
[11/28 05:45:08    194s] (I)      Top layer relaxation fix                           : true
[11/28 05:45:08    194s] (I)      Counted 1491 PG shapes. We will not process PG shapes layer by layer.
[11/28 05:45:08    194s] (I)      Use row-based GCell size
[11/28 05:45:08    194s] (I)      Use row-based GCell align
[11/28 05:45:08    194s] (I)      layer 0 area = 80000
[11/28 05:45:08    194s] (I)      layer 1 area = 80000
[11/28 05:45:08    194s] (I)      layer 2 area = 80000
[11/28 05:45:08    194s] (I)      layer 3 area = 80000
[11/28 05:45:08    194s] (I)      layer 4 area = 80000
[11/28 05:45:08    194s] (I)      layer 5 area = 80000
[11/28 05:45:08    194s] (I)      layer 6 area = 80000
[11/28 05:45:08    194s] (I)      layer 7 area = 80000
[11/28 05:45:08    194s] (I)      layer 8 area = 80000
[11/28 05:45:08    194s] (I)      layer 9 area = 400000
[11/28 05:45:08    194s] (I)      layer 10 area = 400000
[11/28 05:45:08    194s] (I)      GCell unit size   : 3420
[11/28 05:45:08    194s] (I)      GCell multiplier  : 1
[11/28 05:45:08    194s] (I)      GCell row height  : 3420
[11/28 05:45:08    194s] (I)      Actual row height : 3420
[11/28 05:45:08    194s] (I)      GCell align ref   : 580000 579880
[11/28 05:45:08    194s] [NR-eGR] Track table information for default rule: 
[11/28 05:45:08    194s] [NR-eGR] Metal1 has single uniform track structure
[11/28 05:45:08    194s] [NR-eGR] Metal2 has single uniform track structure
[11/28 05:45:08    194s] [NR-eGR] Metal3 has single uniform track structure
[11/28 05:45:08    194s] [NR-eGR] Metal4 has single uniform track structure
[11/28 05:45:08    194s] [NR-eGR] Metal5 has single uniform track structure
[11/28 05:45:08    194s] [NR-eGR] Metal6 has single uniform track structure
[11/28 05:45:08    194s] [NR-eGR] Metal7 has single uniform track structure
[11/28 05:45:08    194s] [NR-eGR] Metal8 has single uniform track structure
[11/28 05:45:08    194s] [NR-eGR] Metal9 has single uniform track structure
[11/28 05:45:08    194s] [NR-eGR] Metal10 has single uniform track structure
[11/28 05:45:08    194s] [NR-eGR] Metal11 has single uniform track structure
[11/28 05:45:08    194s] (I)      ==================== Default via =====================
[11/28 05:45:08    194s] (I)      +----+------------------+----------------------------+
[11/28 05:45:08    194s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/28 05:45:08    194s] (I)      +----+------------------+----------------------------+
[11/28 05:45:08    194s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/28 05:45:08    194s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/28 05:45:08    194s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/28 05:45:08    194s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/28 05:45:08    194s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/28 05:45:08    194s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/28 05:45:08    194s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/28 05:45:08    194s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/28 05:45:08    194s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/28 05:45:08    194s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/28 05:45:08    194s] (I)      +----+------------------+----------------------------+
[11/28 05:45:08    194s] [NR-eGR] Read 1728 PG shapes
[11/28 05:45:08    194s] [NR-eGR] Read 0 clock shapes
[11/28 05:45:08    194s] [NR-eGR] Read 0 other shapes
[11/28 05:45:08    194s] [NR-eGR] #Routing Blockages  : 0
[11/28 05:45:08    194s] [NR-eGR] #Instance Blockages : 1590
[11/28 05:45:08    194s] [NR-eGR] #PG Blockages       : 1728
[11/28 05:45:08    194s] [NR-eGR] #Halo Blockages     : 0
[11/28 05:45:08    194s] [NR-eGR] #Boundary Blockages : 0
[11/28 05:45:08    194s] [NR-eGR] #Clock Blockages    : 0
[11/28 05:45:08    194s] [NR-eGR] #Other Blockages    : 0
[11/28 05:45:08    194s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/28 05:45:08    194s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/28 05:45:08    194s] [NR-eGR] Read 518 nets ( ignored 477 )
[11/28 05:45:08    194s] [NR-eGR] Connected 0 must-join pins/ports
[11/28 05:45:08    194s] (I)      early_global_route_priority property id does not exist.
[11/28 05:45:08    194s] (I)      Read Num Blocks=4382  Num Prerouted Wires=0  Num CS=0
[11/28 05:45:09    194s] (I)      Layer 1 (V) : #blockages 2376 : #preroutes 0
[11/28 05:45:09    194s] (I)      Layer 2 (H) : #blockages 162 : #preroutes 0
[11/28 05:45:09    194s] (I)      Layer 3 (V) : #blockages 1762 : #preroutes 0
[11/28 05:45:09    194s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[11/28 05:45:09    195s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/28 05:45:09    195s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/28 05:45:09    195s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/28 05:45:09    195s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/28 05:45:09    195s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/28 05:45:09    195s] (I)      Layer 10 (H) : #blockages 82 : #preroutes 0
[11/28 05:45:09    195s] (I)      Moved 1 terms for better access 
[11/28 05:45:09    195s] (I)      Number of ignored nets                =      0
[11/28 05:45:09    195s] (I)      Number of connected nets              =      0
[11/28 05:45:09    195s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/28 05:45:09    195s] (I)      Number of clock nets                  =     41.  Ignored: No
[11/28 05:45:09    195s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/28 05:45:09    195s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/28 05:45:09    195s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 05:45:09    195s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/28 05:45:09    195s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/28 05:45:09    195s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 05:45:09    195s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 05:45:09    195s] [NR-eGR] There are 40 clock nets ( 40 with NDR ).
[11/28 05:45:09    195s] (I)      Ndr track 0 does not exist
[11/28 05:45:09    195s] (I)      Ndr track 0 does not exist
[11/28 05:45:09    195s] (I)      ---------------------Grid Graph Info--------------------
[11/28 05:45:09    195s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/28 05:45:09    195s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/28 05:45:09    195s] (I)      Site width          :   400  (dbu)
[11/28 05:45:09    195s] (I)      Row height          :  3420  (dbu)
[11/28 05:45:09    195s] (I)      GCell row height    :  3420  (dbu)
[11/28 05:45:09    195s] (I)      GCell width         :  3420  (dbu)
[11/28 05:45:09    195s] (I)      GCell height        :  3420  (dbu)
[11/28 05:45:09    195s] (I)      Grid                :   468   468    11
[11/28 05:45:09    195s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/28 05:45:09    195s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/28 05:45:09    195s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/28 05:45:09    195s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/28 05:45:09    195s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/28 05:45:09    195s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/28 05:45:09    195s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/28 05:45:09    195s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/28 05:45:09    195s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/28 05:45:09    195s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/28 05:45:09    195s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/28 05:45:09    195s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/28 05:45:09    195s] (I)      --------------------------------------------------------
[11/28 05:45:09    195s] 
[11/28 05:45:09    195s] [NR-eGR] ============ Routing rule table ============
[11/28 05:45:09    195s] [NR-eGR] Rule id: 0  Nets: 40
[11/28 05:45:09    195s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[11/28 05:45:09    195s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[11/28 05:45:09    195s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[11/28 05:45:09    195s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[11/28 05:45:09    195s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[11/28 05:45:09    195s] [NR-eGR] Rule id: 1  Nets: 0
[11/28 05:45:09    195s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/28 05:45:09    195s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/28 05:45:09    195s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/28 05:45:09    195s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:45:09    195s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:45:09    195s] [NR-eGR] ========================================
[11/28 05:45:09    195s] [NR-eGR] 
[11/28 05:45:09    195s] (I)      =============== Blocked Tracks ===============
[11/28 05:45:09    195s] (I)      +-------+---------+----------+---------------+
[11/28 05:45:09    195s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/28 05:45:09    195s] (I)      +-------+---------+----------+---------------+
[11/28 05:45:09    195s] (I)      |     1 |       0 |        0 |         0.00% |
[11/28 05:45:09    195s] (I)      |     2 | 1872000 |    43172 |         2.31% |
[11/28 05:45:09    195s] (I)      |     3 | 1970748 |     2638 |         0.13% |
[11/28 05:45:09    195s] (I)      |     4 | 1872000 |    79482 |         4.25% |
[11/28 05:45:09    195s] (I)      |     5 | 1970748 |        0 |         0.00% |
[11/28 05:45:09    195s] (I)      |     6 | 1872000 |        0 |         0.00% |
[11/28 05:45:09    195s] (I)      |     7 | 1970748 |        0 |         0.00% |
[11/28 05:45:09    195s] (I)      |     8 | 1872000 |        0 |         0.00% |
[11/28 05:45:09    195s] (I)      |     9 | 1970748 |        0 |         0.00% |
[11/28 05:45:09    195s] (I)      |    10 |  748332 |        0 |         0.00% |
[11/28 05:45:09    195s] (I)      |    11 |  788112 |      351 |         0.04% |
[11/28 05:45:09    195s] (I)      +-------+---------+----------+---------------+
[11/28 05:45:09    195s] (I)      Finished Import and model ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 1690.80 MB )
[11/28 05:45:09    195s] (I)      Reset routing kernel
[11/28 05:45:09    195s] (I)      Started Global Routing ( Curr Mem: 1690.80 MB )
[11/28 05:45:09    195s] (I)      totalPins=3598  totalGlobalPin=3581 (99.53%)
[11/28 05:45:09    195s] (I)      total 2D Cap : 3767475 = (1968480 H, 1798995 V)
[11/28 05:45:09    195s] [NR-eGR] Layer group 1: route 40 net(s) in layer range [3, 4]
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1a Route ============
[11/28 05:45:09    195s] (I)      Usage: 5317 = (2012 H, 3305 V) = (0.10% H, 0.18% V) = (3.441e+03um H, 5.652e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1b Route ============
[11/28 05:45:09    195s] (I)      Usage: 5317 = (2012 H, 3305 V) = (0.10% H, 0.18% V) = (3.441e+03um H, 5.652e+03um V)
[11/28 05:45:09    195s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.092070e+03um
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1c Route ============
[11/28 05:45:09    195s] (I)      Usage: 5317 = (2012 H, 3305 V) = (0.10% H, 0.18% V) = (3.441e+03um H, 5.652e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1d Route ============
[11/28 05:45:09    195s] (I)      Usage: 5317 = (2012 H, 3305 V) = (0.10% H, 0.18% V) = (3.441e+03um H, 5.652e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1e Route ============
[11/28 05:45:09    195s] (I)      Usage: 5317 = (2012 H, 3305 V) = (0.10% H, 0.18% V) = (3.441e+03um H, 5.652e+03um V)
[11/28 05:45:09    195s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.092070e+03um
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1f Route ============
[11/28 05:45:09    195s] (I)      Usage: 5317 = (2012 H, 3305 V) = (0.10% H, 0.18% V) = (3.441e+03um H, 5.652e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1g Route ============
[11/28 05:45:09    195s] (I)      Usage: 5300 = (2004 H, 3296 V) = (0.10% H, 0.18% V) = (3.427e+03um H, 5.636e+03um V)
[11/28 05:45:09    195s] (I)      #Nets         : 40
[11/28 05:45:09    195s] (I)      #Relaxed nets : 4
[11/28 05:45:09    195s] (I)      Wire length   : 4784
[11/28 05:45:09    195s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1h Route ============
[11/28 05:45:09    195s] (I)      Usage: 5303 = (2010 H, 3293 V) = (0.10% H, 0.18% V) = (3.437e+03um H, 5.631e+03um V)
[11/28 05:45:09    195s] (I)      total 2D Cap : 7612896 = (3939228 H, 3673668 V)
[11/28 05:45:09    195s] [NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1a Route ============
[11/28 05:45:09    195s] (I)      Usage: 5832 = (2231 H, 3601 V) = (0.06% H, 0.10% V) = (3.815e+03um H, 6.158e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1b Route ============
[11/28 05:45:09    195s] (I)      Usage: 5832 = (2231 H, 3601 V) = (0.06% H, 0.10% V) = (3.815e+03um H, 6.158e+03um V)
[11/28 05:45:09    195s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.972720e+03um
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1c Route ============
[11/28 05:45:09    195s] (I)      Usage: 5832 = (2231 H, 3601 V) = (0.06% H, 0.10% V) = (3.815e+03um H, 6.158e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1d Route ============
[11/28 05:45:09    195s] (I)      Usage: 5832 = (2231 H, 3601 V) = (0.06% H, 0.10% V) = (3.815e+03um H, 6.158e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1e Route ============
[11/28 05:45:09    195s] (I)      Usage: 5832 = (2231 H, 3601 V) = (0.06% H, 0.10% V) = (3.815e+03um H, 6.158e+03um V)
[11/28 05:45:09    195s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.972720e+03um
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1f Route ============
[11/28 05:45:09    195s] (I)      Usage: 5832 = (2231 H, 3601 V) = (0.06% H, 0.10% V) = (3.815e+03um H, 6.158e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1g Route ============
[11/28 05:45:09    195s] (I)      Usage: 5815 = (2219 H, 3596 V) = (0.06% H, 0.10% V) = (3.794e+03um H, 6.149e+03um V)
[11/28 05:45:09    195s] (I)      #Nets         : 4
[11/28 05:45:09    195s] (I)      #Relaxed nets : 4
[11/28 05:45:09    195s] (I)      Wire length   : 0
[11/28 05:45:09    195s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 8]
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1h Route ============
[11/28 05:45:09    195s] (I)      Usage: 5815 = (2219 H, 3596 V) = (0.06% H, 0.10% V) = (3.794e+03um H, 6.149e+03um V)
[11/28 05:45:09    195s] (I)      total 2D Cap : 11455644 = (5909976 H, 5545668 V)
[11/28 05:45:09    195s] [NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 8]
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1a Route ============
[11/28 05:45:09    195s] (I)      Usage: 6344 = (2440 H, 3904 V) = (0.04% H, 0.07% V) = (4.172e+03um H, 6.676e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1b Route ============
[11/28 05:45:09    195s] (I)      Usage: 6344 = (2440 H, 3904 V) = (0.04% H, 0.07% V) = (4.172e+03um H, 6.676e+03um V)
[11/28 05:45:09    195s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.084824e+04um
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1c Route ============
[11/28 05:45:09    195s] (I)      Usage: 6344 = (2440 H, 3904 V) = (0.04% H, 0.07% V) = (4.172e+03um H, 6.676e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1d Route ============
[11/28 05:45:09    195s] (I)      Usage: 6344 = (2440 H, 3904 V) = (0.04% H, 0.07% V) = (4.172e+03um H, 6.676e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1e Route ============
[11/28 05:45:09    195s] (I)      Usage: 6344 = (2440 H, 3904 V) = (0.04% H, 0.07% V) = (4.172e+03um H, 6.676e+03um V)
[11/28 05:45:09    195s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.084824e+04um
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1f Route ============
[11/28 05:45:09    195s] (I)      Usage: 6344 = (2440 H, 3904 V) = (0.04% H, 0.07% V) = (4.172e+03um H, 6.676e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1g Route ============
[11/28 05:45:09    195s] (I)      Usage: 6327 = (2428 H, 3899 V) = (0.04% H, 0.07% V) = (4.152e+03um H, 6.667e+03um V)
[11/28 05:45:09    195s] (I)      #Nets         : 4
[11/28 05:45:09    195s] (I)      #Relaxed nets : 4
[11/28 05:45:09    195s] (I)      Wire length   : 0
[11/28 05:45:09    195s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 10]
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1h Route ============
[11/28 05:45:09    195s] (I)      Usage: 6327 = (2428 H, 3899 V) = (0.04% H, 0.07% V) = (4.152e+03um H, 6.667e+03um V)
[11/28 05:45:09    195s] (I)      total 2D Cap : 14174724 = (7880724 H, 6294000 V)
[11/28 05:45:09    195s] [NR-eGR] Layer group 4: route 4 net(s) in layer range [3, 10]
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1a Route ============
[11/28 05:45:09    195s] (I)      Usage: 6856 = (2649 H, 4207 V) = (0.03% H, 0.07% V) = (4.530e+03um H, 7.194e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1b Route ============
[11/28 05:45:09    195s] (I)      Usage: 6856 = (2649 H, 4207 V) = (0.03% H, 0.07% V) = (4.530e+03um H, 7.194e+03um V)
[11/28 05:45:09    195s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.172376e+04um
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1c Route ============
[11/28 05:45:09    195s] (I)      Usage: 6856 = (2649 H, 4207 V) = (0.03% H, 0.07% V) = (4.530e+03um H, 7.194e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1d Route ============
[11/28 05:45:09    195s] (I)      Usage: 6856 = (2649 H, 4207 V) = (0.03% H, 0.07% V) = (4.530e+03um H, 7.194e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1e Route ============
[11/28 05:45:09    195s] (I)      Usage: 6856 = (2649 H, 4207 V) = (0.03% H, 0.07% V) = (4.530e+03um H, 7.194e+03um V)
[11/28 05:45:09    195s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.172376e+04um
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1f Route ============
[11/28 05:45:09    195s] (I)      Usage: 6856 = (2649 H, 4207 V) = (0.03% H, 0.07% V) = (4.530e+03um H, 7.194e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1g Route ============
[11/28 05:45:09    195s] (I)      Usage: 6839 = (2637 H, 4202 V) = (0.03% H, 0.07% V) = (4.509e+03um H, 7.185e+03um V)
[11/28 05:45:09    195s] (I)      #Nets         : 4
[11/28 05:45:09    195s] (I)      #Relaxed nets : 4
[11/28 05:45:09    195s] (I)      Wire length   : 0
[11/28 05:45:09    195s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 11]
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1h Route ============
[11/28 05:45:09    195s] (I)      Usage: 6839 = (2637 H, 4202 V) = (0.03% H, 0.07% V) = (4.509e+03um H, 7.185e+03um V)
[11/28 05:45:09    195s] (I)      total 2D Cap : 14962547 = (8668547 H, 6294000 V)
[11/28 05:45:09    195s] [NR-eGR] Layer group 5: route 4 net(s) in layer range [3, 11]
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1a Route ============
[11/28 05:45:09    195s] (I)      Usage: 7368 = (2858 H, 4510 V) = (0.03% H, 0.07% V) = (4.887e+03um H, 7.712e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1b Route ============
[11/28 05:45:09    195s] (I)      Usage: 7368 = (2858 H, 4510 V) = (0.03% H, 0.07% V) = (4.887e+03um H, 7.712e+03um V)
[11/28 05:45:09    195s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.259928e+04um
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1c Route ============
[11/28 05:45:09    195s] (I)      Usage: 7368 = (2858 H, 4510 V) = (0.03% H, 0.07% V) = (4.887e+03um H, 7.712e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1d Route ============
[11/28 05:45:09    195s] (I)      Usage: 7368 = (2858 H, 4510 V) = (0.03% H, 0.07% V) = (4.887e+03um H, 7.712e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1e Route ============
[11/28 05:45:09    195s] (I)      Usage: 7368 = (2858 H, 4510 V) = (0.03% H, 0.07% V) = (4.887e+03um H, 7.712e+03um V)
[11/28 05:45:09    195s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.259928e+04um
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1f Route ============
[11/28 05:45:09    195s] (I)      Usage: 7368 = (2858 H, 4510 V) = (0.03% H, 0.07% V) = (4.887e+03um H, 7.712e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1g Route ============
[11/28 05:45:09    195s] (I)      Usage: 7351 = (2846 H, 4505 V) = (0.03% H, 0.07% V) = (4.867e+03um H, 7.704e+03um V)
[11/28 05:45:09    195s] (I)      #Nets         : 4
[11/28 05:45:09    195s] (I)      #Relaxed nets : 4
[11/28 05:45:09    195s] (I)      Wire length   : 0
[11/28 05:45:09    195s] [NR-eGR] Create a new net group with 4 nets and layer range [2, 11]
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1h Route ============
[11/28 05:45:09    195s] (I)      Usage: 7351 = (2846 H, 4505 V) = (0.03% H, 0.07% V) = (4.867e+03um H, 7.704e+03um V)
[11/28 05:45:09    195s] (I)      total 2D Cap : 16791625 = (8668547 H, 8123078 V)
[11/28 05:45:09    195s] [NR-eGR] Layer group 6: route 4 net(s) in layer range [2, 11]
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1a Route ============
[11/28 05:45:09    195s] (I)      Usage: 8395 = (3280 H, 5115 V) = (0.04% H, 0.06% V) = (5.609e+03um H, 8.747e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1b Route ============
[11/28 05:45:09    195s] (I)      Usage: 8395 = (3280 H, 5115 V) = (0.04% H, 0.06% V) = (5.609e+03um H, 8.747e+03um V)
[11/28 05:45:09    195s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.435545e+04um
[11/28 05:45:09    195s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/28 05:45:09    195s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1c Route ============
[11/28 05:45:09    195s] (I)      Usage: 8395 = (3280 H, 5115 V) = (0.04% H, 0.06% V) = (5.609e+03um H, 8.747e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1d Route ============
[11/28 05:45:09    195s] (I)      Usage: 8395 = (3280 H, 5115 V) = (0.04% H, 0.06% V) = (5.609e+03um H, 8.747e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1e Route ============
[11/28 05:45:09    195s] (I)      Usage: 8395 = (3280 H, 5115 V) = (0.04% H, 0.06% V) = (5.609e+03um H, 8.747e+03um V)
[11/28 05:45:09    195s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.435545e+04um
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1f Route ============
[11/28 05:45:09    195s] (I)      Usage: 8395 = (3280 H, 5115 V) = (0.04% H, 0.06% V) = (5.609e+03um H, 8.747e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1g Route ============
[11/28 05:45:09    195s] (I)      Usage: 8393 = (3279 H, 5114 V) = (0.04% H, 0.06% V) = (5.607e+03um H, 8.745e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] (I)      ============  Phase 1h Route ============
[11/28 05:45:09    195s] (I)      Usage: 8393 = (3279 H, 5114 V) = (0.04% H, 0.06% V) = (5.607e+03um H, 8.745e+03um V)
[11/28 05:45:09    195s] (I)      
[11/28 05:45:09    195s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 05:45:09    195s] [NR-eGR]                        OverCon            
[11/28 05:45:09    195s] [NR-eGR]                         #Gcell     %Gcell
[11/28 05:45:09    195s] [NR-eGR]        Layer             (1-0)    OverCon
[11/28 05:45:09    195s] [NR-eGR] ----------------------------------------------
[11/28 05:45:09    195s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:09    195s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:09    195s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:09    195s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:09    195s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:09    195s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:09    195s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:09    195s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:09    195s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:09    195s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:09    195s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:09    195s] [NR-eGR] ----------------------------------------------
[11/28 05:45:09    195s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/28 05:45:09    195s] [NR-eGR] 
[11/28 05:45:09    195s] (I)      Finished Global Routing ( CPU: 0.41 sec, Real: 0.41 sec, Curr Mem: 1690.80 MB )
[11/28 05:45:09    195s] (I)      total 2D Cap : 16793823 = (8668643 H, 8125180 V)
[11/28 05:45:09    195s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/28 05:45:09    195s] (I)      ============= Track Assignment ============
[11/28 05:45:09    195s] (I)      Started Track Assignment (1T) ( Curr Mem: 1690.80 MB )
[11/28 05:45:09    195s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/28 05:45:09    195s] (I)      Run Multi-thread track assignment
[11/28 05:45:09    195s] (I)      Finished Track Assignment (1T) ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1705.49 MB )
[11/28 05:45:09    195s] (I)      Started Export ( Curr Mem: 1705.49 MB )
[11/28 05:45:09    195s] [NR-eGR]                  Length (um)   Vias 
[11/28 05:45:09    195s] [NR-eGR] ------------------------------------
[11/28 05:45:09    195s] [NR-eGR]  Metal1   (1H)             0   5187 
[11/28 05:45:09    195s] [NR-eGR]  Metal2   (2V)          6587   6450 
[11/28 05:45:09    195s] [NR-eGR]  Metal3   (3H)          6385   1092 
[11/28 05:45:09    195s] [NR-eGR]  Metal4   (4V)          2015      8 
[11/28 05:45:09    195s] [NR-eGR]  Metal5   (5H)           141      0 
[11/28 05:45:09    195s] [NR-eGR]  Metal6   (6V)             0      0 
[11/28 05:45:09    195s] [NR-eGR]  Metal7   (7H)             0      0 
[11/28 05:45:09    195s] [NR-eGR]  Metal8   (8V)             0      0 
[11/28 05:45:09    195s] [NR-eGR]  Metal9   (9H)             0      0 
[11/28 05:45:09    195s] [NR-eGR]  Metal10  (10V)            0      0 
[11/28 05:45:09    195s] [NR-eGR]  Metal11  (11H)            0      0 
[11/28 05:45:09    195s] [NR-eGR] ------------------------------------
[11/28 05:45:09    195s] [NR-eGR]           Total        15128  12737 
[11/28 05:45:09    195s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:45:09    195s] [NR-eGR] Total half perimeter of net bounding box: 6633um
[11/28 05:45:09    195s] [NR-eGR] Total length: 15128um, number of vias: 12737
[11/28 05:45:09    195s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:45:09    195s] [NR-eGR] Total eGR-routed clock nets wire length: 10001um, number of vias: 8747
[11/28 05:45:09    195s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:45:09    195s] [NR-eGR] Report for selected net(s) only.
[11/28 05:45:09    195s] [NR-eGR]                  Length (um)  Vias 
[11/28 05:45:09    195s] [NR-eGR] -----------------------------------
[11/28 05:45:09    195s] [NR-eGR]  Metal1   (1H)             0  3597 
[11/28 05:45:09    195s] [NR-eGR]  Metal2   (2V)          4202  4109 
[11/28 05:45:09    195s] [NR-eGR]  Metal3   (3H)          3890  1039 
[11/28 05:45:09    195s] [NR-eGR]  Metal4   (4V)          1892     2 
[11/28 05:45:09    195s] [NR-eGR]  Metal5   (5H)            17     0 
[11/28 05:45:09    195s] [NR-eGR]  Metal6   (6V)             0     0 
[11/28 05:45:09    195s] [NR-eGR]  Metal7   (7H)             0     0 
[11/28 05:45:09    195s] [NR-eGR]  Metal8   (8V)             0     0 
[11/28 05:45:09    195s] [NR-eGR]  Metal9   (9H)             0     0 
[11/28 05:45:09    195s] [NR-eGR]  Metal10  (10V)            0     0 
[11/28 05:45:09    195s] [NR-eGR]  Metal11  (11H)            0     0 
[11/28 05:45:09    195s] [NR-eGR] -----------------------------------
[11/28 05:45:09    195s] [NR-eGR]           Total        10001  8747 
[11/28 05:45:09    195s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:45:09    195s] [NR-eGR] Total half perimeter of net bounding box: 2708um
[11/28 05:45:09    195s] [NR-eGR] Total length: 10001um, number of vias: 8747
[11/28 05:45:09    195s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:45:09    195s] [NR-eGR] Total routed clock nets wire length: 10001um, number of vias: 8747
[11/28 05:45:09    195s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:45:09    195s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1705.49 MB )
[11/28 05:45:09    195s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.00 sec, Real: 1.00 sec, Curr Mem: 1693.49 MB )
[11/28 05:45:09    195s] (I)      ====================================== Runtime Summary ======================================
[11/28 05:45:09    195s] (I)       Step                                          %       Start      Finish      Real       CPU 
[11/28 05:45:09    195s] (I)      ---------------------------------------------------------------------------------------------
[11/28 05:45:09    195s] (I)       Early Global Route kernel               100.00%  146.24 sec  147.23 sec  1.00 sec  1.00 sec 
[11/28 05:45:09    195s] (I)       +-Import and model                       33.27%  146.24 sec  146.58 sec  0.33 sec  0.33 sec 
[11/28 05:45:09    195s] (I)       | +-Create place DB                       1.22%  146.24 sec  146.26 sec  0.01 sec  0.01 sec 
[11/28 05:45:09    195s] (I)       | | +-Import place data                   1.20%  146.24 sec  146.26 sec  0.01 sec  0.01 sec 
[11/28 05:45:09    195s] (I)       | | | +-Read instances and placement      0.51%  146.24 sec  146.25 sec  0.01 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Read nets                         0.63%  146.25 sec  146.26 sec  0.01 sec  0.01 sec 
[11/28 05:45:09    195s] (I)       | +-Create route DB                      27.45%  146.26 sec  146.53 sec  0.27 sec  0.27 sec 
[11/28 05:45:09    195s] (I)       | | +-Import route data (1T)             27.25%  146.26 sec  146.53 sec  0.27 sec  0.27 sec 
[11/28 05:45:09    195s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.36%  146.26 sec  146.26 sec  0.00 sec  0.01 sec 
[11/28 05:45:09    195s] (I)       | | | | +-Read routing blockages          0.00%  146.26 sec  146.26 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | | +-Read instance blockages         0.11%  146.26 sec  146.26 sec  0.00 sec  0.01 sec 
[11/28 05:45:09    195s] (I)       | | | | +-Read PG blockages               0.06%  146.26 sec  146.26 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | | +-Read clock blockages            0.01%  146.26 sec  146.26 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | | +-Read other blockages            0.00%  146.26 sec  146.26 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | | +-Read halo blockages             0.01%  146.26 sec  146.26 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | | +-Read boundary cut boxes         0.00%  146.26 sec  146.26 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Read blackboxes                   0.00%  146.26 sec  146.26 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Read prerouted                    0.03%  146.27 sec  146.27 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Read unlegalized nets             0.03%  146.27 sec  146.27 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Read nets                         0.04%  146.27 sec  146.27 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Set up via pillars                0.00%  146.27 sec  146.27 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Initialize 3D grid graph          2.49%  146.27 sec  146.29 sec  0.02 sec  0.03 sec 
[11/28 05:45:09    195s] (I)       | | | +-Model blockage capacity          23.57%  146.29 sec  146.53 sec  0.24 sec  0.23 sec 
[11/28 05:45:09    195s] (I)       | | | | +-Initialize 3D capacity         21.76%  146.29 sec  146.51 sec  0.22 sec  0.21 sec 
[11/28 05:45:09    195s] (I)       | | | +-Move terms for access (1T)        0.16%  146.53 sec  146.53 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | +-Read aux data                         0.00%  146.53 sec  146.53 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | +-Others data preparation               0.06%  146.53 sec  146.53 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | +-Create route kernel                   4.35%  146.53 sec  146.57 sec  0.04 sec  0.05 sec 
[11/28 05:45:09    195s] (I)       +-Global Routing                         40.96%  146.58 sec  146.98 sec  0.41 sec  0.41 sec 
[11/28 05:45:09    195s] (I)       | +-Initialization                        0.20%  146.58 sec  146.58 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | +-Net group 1                           8.29%  146.58 sec  146.66 sec  0.08 sec  0.08 sec 
[11/28 05:45:09    195s] (I)       | | +-Generate topology                   2.20%  146.58 sec  146.60 sec  0.02 sec  0.02 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1a                            0.42%  146.62 sec  146.62 sec  0.00 sec  0.01 sec 
[11/28 05:45:09    195s] (I)       | | | +-Pattern routing (1T)              0.27%  146.62 sec  146.62 sec  0.00 sec  0.01 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1b                            0.17%  146.62 sec  146.63 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1c                            0.00%  146.63 sec  146.63 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1d                            0.00%  146.63 sec  146.63 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1e                            0.14%  146.63 sec  146.63 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Route legalization                0.04%  146.63 sec  146.63 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | | +-Legalize Blockage Violations    0.02%  146.63 sec  146.63 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1f                            0.00%  146.63 sec  146.63 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1g                            1.00%  146.63 sec  146.64 sec  0.01 sec  0.01 sec 
[11/28 05:45:09    195s] (I)       | | | +-Post Routing                      0.96%  146.63 sec  146.64 sec  0.01 sec  0.01 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1h                            0.63%  146.64 sec  146.65 sec  0.01 sec  0.01 sec 
[11/28 05:45:09    195s] (I)       | | | +-Post Routing                      0.60%  146.64 sec  146.65 sec  0.01 sec  0.01 sec 
[11/28 05:45:09    195s] (I)       | | +-Layer assignment (1T)               1.34%  146.65 sec  146.66 sec  0.01 sec  0.01 sec 
[11/28 05:45:09    195s] (I)       | +-Net group 2                           3.68%  146.66 sec  146.70 sec  0.04 sec  0.04 sec 
[11/28 05:45:09    195s] (I)       | | +-Generate topology                   0.16%  146.66 sec  146.66 sec  0.00 sec  0.01 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1a                            0.24%  146.69 sec  146.69 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Pattern routing (1T)              0.20%  146.69 sec  146.69 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1b                            0.09%  146.69 sec  146.69 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1c                            0.00%  146.69 sec  146.69 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1d                            0.00%  146.69 sec  146.69 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1e                            0.10%  146.69 sec  146.69 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Route legalization                0.00%  146.69 sec  146.69 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1f                            0.00%  146.69 sec  146.69 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1g                            0.20%  146.69 sec  146.70 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Post Routing                      0.17%  146.69 sec  146.70 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1h                            0.15%  146.70 sec  146.70 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Post Routing                      0.12%  146.70 sec  146.70 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | +-Net group 3                           4.49%  146.70 sec  146.74 sec  0.04 sec  0.05 sec 
[11/28 05:45:09    195s] (I)       | | +-Generate topology                   0.16%  146.70 sec  146.70 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1a                            0.22%  146.73 sec  146.74 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Pattern routing (1T)              0.18%  146.73 sec  146.74 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1b                            0.09%  146.74 sec  146.74 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1c                            0.00%  146.74 sec  146.74 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1d                            0.00%  146.74 sec  146.74 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1e                            0.10%  146.74 sec  146.74 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Route legalization                0.00%  146.74 sec  146.74 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1f                            0.00%  146.74 sec  146.74 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1g                            0.20%  146.74 sec  146.74 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Post Routing                      0.17%  146.74 sec  146.74 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1h                            0.16%  146.74 sec  146.74 sec  0.00 sec  0.01 sec 
[11/28 05:45:09    195s] (I)       | | | +-Post Routing                      0.12%  146.74 sec  146.74 sec  0.00 sec  0.01 sec 
[11/28 05:45:09    195s] (I)       | +-Net group 4                           5.34%  146.74 sec  146.80 sec  0.05 sec  0.05 sec 
[11/28 05:45:09    195s] (I)       | | +-Generate topology                   0.16%  146.74 sec  146.74 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1a                            0.22%  146.79 sec  146.79 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Pattern routing (1T)              0.18%  146.79 sec  146.79 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1b                            0.09%  146.79 sec  146.79 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1c                            0.00%  146.79 sec  146.79 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1d                            0.00%  146.79 sec  146.79 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1e                            0.10%  146.79 sec  146.79 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Route legalization                0.00%  146.79 sec  146.79 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1f                            0.00%  146.79 sec  146.79 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1g                            0.20%  146.79 sec  146.79 sec  0.00 sec  0.01 sec 
[11/28 05:45:09    195s] (I)       | | | +-Post Routing                      0.17%  146.79 sec  146.79 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1h                            0.14%  146.79 sec  146.80 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Post Routing                      0.12%  146.79 sec  146.80 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | +-Net group 5                           5.91%  146.80 sec  146.86 sec  0.06 sec  0.06 sec 
[11/28 05:45:09    195s] (I)       | | +-Generate topology                   0.16%  146.80 sec  146.80 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1a                            0.24%  146.85 sec  146.85 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Pattern routing (1T)              0.19%  146.85 sec  146.85 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1b                            0.09%  146.85 sec  146.85 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1c                            0.00%  146.85 sec  146.85 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1d                            0.00%  146.85 sec  146.85 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1e                            0.10%  146.85 sec  146.85 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Route legalization                0.00%  146.85 sec  146.85 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1f                            0.00%  146.85 sec  146.85 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1g                            0.21%  146.85 sec  146.85 sec  0.00 sec  0.01 sec 
[11/28 05:45:09    195s] (I)       | | | +-Post Routing                      0.18%  146.85 sec  146.85 sec  0.00 sec  0.01 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1h                            0.14%  146.85 sec  146.86 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Post Routing                      0.12%  146.85 sec  146.86 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | +-Net group 6                           8.94%  146.86 sec  146.94 sec  0.09 sec  0.09 sec 
[11/28 05:45:09    195s] (I)       | | +-Generate topology                   0.00%  146.86 sec  146.86 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1a                            0.43%  146.91 sec  146.91 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Pattern routing (1T)              0.19%  146.91 sec  146.91 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Add via demand to 2D              0.19%  146.91 sec  146.91 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1b                            0.09%  146.91 sec  146.91 sec  0.00 sec  0.01 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1c                            0.00%  146.91 sec  146.91 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1d                            0.00%  146.91 sec  146.91 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1e                            0.10%  146.91 sec  146.91 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Route legalization                0.00%  146.91 sec  146.91 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1f                            0.00%  146.91 sec  146.91 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1g                            0.15%  146.92 sec  146.92 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Post Routing                      0.12%  146.92 sec  146.92 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Phase 1h                            0.15%  146.92 sec  146.92 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | | +-Post Routing                      0.12%  146.92 sec  146.92 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Layer assignment (1T)               0.13%  146.94 sec  146.94 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       +-Export 3D cong map                      8.02%  146.98 sec  147.06 sec  0.08 sec  0.08 sec 
[11/28 05:45:09    195s] (I)       | +-Export 2D cong map                    0.63%  147.06 sec  147.06 sec  0.01 sec  0.01 sec 
[11/28 05:45:09    195s] (I)       +-Extract Global 3D Wires                 0.01%  147.07 sec  147.07 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       +-Track Assignment (1T)                  14.07%  147.07 sec  147.21 sec  0.14 sec  0.14 sec 
[11/28 05:45:09    195s] (I)       | +-Initialization                        0.01%  147.07 sec  147.07 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | +-Track Assignment Kernel              13.95%  147.07 sec  147.20 sec  0.14 sec  0.14 sec 
[11/28 05:45:09    195s] (I)       | +-Free Memory                           0.00%  147.21 sec  147.21 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       +-Export                                  2.02%  147.21 sec  147.23 sec  0.02 sec  0.02 sec 
[11/28 05:45:09    195s] (I)       | +-Export DB wires                       0.61%  147.21 sec  147.21 sec  0.01 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Export all nets                     0.49%  147.21 sec  147.21 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | | +-Set wire vias                       0.06%  147.21 sec  147.21 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       | +-Report wirelength                     0.84%  147.21 sec  147.22 sec  0.01 sec  0.01 sec 
[11/28 05:45:09    195s] (I)       | +-Update net boxes                      0.47%  147.22 sec  147.23 sec  0.00 sec  0.01 sec 
[11/28 05:45:09    195s] (I)       | +-Update timing                         0.00%  147.23 sec  147.23 sec  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)       +-Postprocess design                      0.58%  147.23 sec  147.23 sec  0.01 sec  0.00 sec 
[11/28 05:45:09    195s] (I)      ===================== Summary by functions =====================
[11/28 05:45:09    195s] (I)       Lv  Step                                 %      Real       CPU 
[11/28 05:45:09    195s] (I)      ----------------------------------------------------------------
[11/28 05:45:09    195s] (I)        0  Early Global Route kernel      100.00%  1.00 sec  1.00 sec 
[11/28 05:45:09    195s] (I)        1  Global Routing                  40.96%  0.41 sec  0.41 sec 
[11/28 05:45:09    195s] (I)        1  Import and model                33.27%  0.33 sec  0.33 sec 
[11/28 05:45:09    195s] (I)        1  Track Assignment (1T)           14.07%  0.14 sec  0.14 sec 
[11/28 05:45:09    195s] (I)        1  Export 3D cong map               8.02%  0.08 sec  0.08 sec 
[11/28 05:45:09    195s] (I)        1  Export                           2.02%  0.02 sec  0.02 sec 
[11/28 05:45:09    195s] (I)        1  Postprocess design               0.58%  0.01 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        2  Create route DB                 27.45%  0.27 sec  0.27 sec 
[11/28 05:45:09    195s] (I)        2  Track Assignment Kernel         13.95%  0.14 sec  0.14 sec 
[11/28 05:45:09    195s] (I)        2  Net group 6                      8.94%  0.09 sec  0.09 sec 
[11/28 05:45:09    195s] (I)        2  Net group 1                      8.29%  0.08 sec  0.08 sec 
[11/28 05:45:09    195s] (I)        2  Net group 5                      5.91%  0.06 sec  0.06 sec 
[11/28 05:45:09    195s] (I)        2  Net group 4                      5.34%  0.05 sec  0.05 sec 
[11/28 05:45:09    195s] (I)        2  Net group 3                      4.49%  0.04 sec  0.05 sec 
[11/28 05:45:09    195s] (I)        2  Create route kernel              4.35%  0.04 sec  0.05 sec 
[11/28 05:45:09    195s] (I)        2  Net group 2                      3.68%  0.04 sec  0.04 sec 
[11/28 05:45:09    195s] (I)        2  Create place DB                  1.22%  0.01 sec  0.01 sec 
[11/28 05:45:09    195s] (I)        2  Report wirelength                0.84%  0.01 sec  0.01 sec 
[11/28 05:45:09    195s] (I)        2  Export 2D cong map               0.63%  0.01 sec  0.01 sec 
[11/28 05:45:09    195s] (I)        2  Export DB wires                  0.61%  0.01 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        2  Update net boxes                 0.47%  0.00 sec  0.01 sec 
[11/28 05:45:09    195s] (I)        2  Initialization                   0.20%  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        2  Others data preparation          0.06%  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        3  Import route data (1T)          27.25%  0.27 sec  0.27 sec 
[11/28 05:45:09    195s] (I)        3  Generate topology                2.84%  0.03 sec  0.03 sec 
[11/28 05:45:09    195s] (I)        3  Phase 1g                         1.95%  0.02 sec  0.03 sec 
[11/28 05:45:09    195s] (I)        3  Phase 1a                         1.78%  0.02 sec  0.01 sec 
[11/28 05:45:09    195s] (I)        3  Layer assignment (1T)            1.48%  0.01 sec  0.01 sec 
[11/28 05:45:09    195s] (I)        3  Phase 1h                         1.37%  0.01 sec  0.02 sec 
[11/28 05:45:09    195s] (I)        3  Import place data                1.20%  0.01 sec  0.01 sec 
[11/28 05:45:09    195s] (I)        3  Phase 1e                         0.63%  0.01 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        3  Phase 1b                         0.61%  0.01 sec  0.01 sec 
[11/28 05:45:09    195s] (I)        3  Export all nets                  0.49%  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        3  Set wire vias                    0.06%  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        3  Phase 1c                         0.02%  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        3  Phase 1d                         0.02%  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        3  Phase 1f                         0.02%  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        4  Model blockage capacity         23.57%  0.24 sec  0.23 sec 
[11/28 05:45:09    195s] (I)        4  Post Routing                     2.98%  0.03 sec  0.04 sec 
[11/28 05:45:09    195s] (I)        4  Initialize 3D grid graph         2.49%  0.02 sec  0.03 sec 
[11/28 05:45:09    195s] (I)        4  Pattern routing (1T)             1.21%  0.01 sec  0.01 sec 
[11/28 05:45:09    195s] (I)        4  Read nets                        0.68%  0.01 sec  0.01 sec 
[11/28 05:45:09    195s] (I)        4  Read instances and placement     0.51%  0.01 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        4  Read blockages ( Layer 2-11 )    0.36%  0.00 sec  0.01 sec 
[11/28 05:45:09    195s] (I)        4  Add via demand to 2D             0.19%  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        4  Move terms for access (1T)       0.16%  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        4  Route legalization               0.04%  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        4  Read unlegalized nets            0.03%  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        4  Read prerouted                   0.03%  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        5  Initialize 3D capacity          21.76%  0.22 sec  0.21 sec 
[11/28 05:45:09    195s] (I)        5  Read instance blockages          0.11%  0.00 sec  0.01 sec 
[11/28 05:45:09    195s] (I)        5  Read PG blockages                0.06%  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        5  Legalize Blockage Violations     0.02%  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[11/28 05:45:09    195s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[11/28 05:45:09    195s]         Early Global Route - eGR only step done. (took cpu=0:00:01.1 real=0:00:01.1)
[11/28 05:45:10    195s]       Routing using eGR only done.
[11/28 05:45:10    195s] Net route status summary:
[11/28 05:45:10    195s]   Clock:        41 (unrouted=1, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 05:45:10    195s]   Non-clock:  4620 (unrouted=4146, trialRouted=474, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4143, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 05:45:10    195s] 
[11/28 05:45:10    195s] CCOPT: Done with clock implementation routing.
[11/28 05:45:10    195s] 
[11/28 05:45:10    195s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.2 real=0:00:01.2)
[11/28 05:45:10    195s]     Clock implementation routing done.
[11/28 05:45:10    195s]     Leaving CCOpt scope - extractRC...
[11/28 05:45:10    195s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/28 05:45:10    195s] Extraction called for design 'risc_v_Pad_Frame' of instances=3770 and nets=4661 using extraction engine 'preRoute' .
[11/28 05:45:10    195s] PreRoute RC Extraction called for design risc_v_Pad_Frame.
[11/28 05:45:10    195s] RC Extraction called in multi-corner(2) mode.
[11/28 05:45:10    195s] RCMode: PreRoute
[11/28 05:45:10    195s]       RC Corner Indexes            0       1   
[11/28 05:45:10    195s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/28 05:45:10    195s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/28 05:45:10    195s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/28 05:45:10    195s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/28 05:45:10    195s] Shrink Factor                : 1.00000
[11/28 05:45:10    195s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/28 05:45:10    195s] Using Quantus QRC technology file ...
[11/28 05:45:10    195s] 
[11/28 05:45:10    195s] Trim Metal Layers:
[11/28 05:45:10    195s] LayerId::1 widthSet size::1
[11/28 05:45:10    195s] LayerId::2 widthSet size::1
[11/28 05:45:10    195s] LayerId::3 widthSet size::1
[11/28 05:45:10    195s] LayerId::4 widthSet size::1
[11/28 05:45:10    195s] LayerId::5 widthSet size::1
[11/28 05:45:10    195s] LayerId::6 widthSet size::1
[11/28 05:45:10    195s] LayerId::7 widthSet size::1
[11/28 05:45:10    195s] LayerId::8 widthSet size::1
[11/28 05:45:10    195s] LayerId::9 widthSet size::1
[11/28 05:45:10    195s] LayerId::10 widthSet size::1
[11/28 05:45:10    195s] LayerId::11 widthSet size::1
[11/28 05:45:10    195s] Updating RC grid for preRoute extraction ...
[11/28 05:45:10    195s] eee: pegSigSF::1.070000
[11/28 05:45:10    195s] Initializing multi-corner resistance tables ...
[11/28 05:45:10    195s] eee: l::1 avDens::0.081844 usedTrk::2114.035086 availTrk::25830.000000 sigTrk::2114.035086
[11/28 05:45:10    195s] eee: l::2 avDens::0.032517 usedTrk::653.352046 availTrk::20092.500000 sigTrk::653.352046
[11/28 05:45:10    195s] eee: l::3 avDens::0.030765 usedTrk::379.328655 availTrk::12330.000000 sigTrk::379.328655
[11/28 05:45:10    195s] eee: l::4 avDens::0.012720 usedTrk::267.537720 availTrk::21033.000000 sigTrk::267.537720
[11/28 05:45:10    195s] eee: l::5 avDens::0.009162 usedTrk::8.245906 availTrk::900.000000 sigTrk::8.245906
[11/28 05:45:10    195s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:45:10    195s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:45:10    195s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:45:10    195s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:45:10    195s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:45:10    195s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:45:10    195s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:45:10    195s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.048138 ; aWlH: 0.000000 ; Pmax: 0.805800 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[11/28 05:45:10    196s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1693.492M)
[11/28 05:45:10    196s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/28 05:45:10    196s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:45:10    196s]     Leaving CCOpt scope - Initializing placement interface...
[11/28 05:45:10    196s] OPERPROF: Starting DPlace-Init at level 1, MEM:1693.5M, EPOCH TIME: 1701150310.154709
[11/28 05:45:10    196s] z: 2, totalTracks: 1
[11/28 05:45:10    196s] z: 4, totalTracks: 1
[11/28 05:45:10    196s] z: 6, totalTracks: 1
[11/28 05:45:10    196s] z: 8, totalTracks: 1
[11/28 05:45:10    196s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:45:10    196s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1693.5M, EPOCH TIME: 1701150310.162433
[11/28 05:45:10    196s] 
[11/28 05:45:10    196s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:45:10    196s] OPERPROF:     Starting CMU at level 3, MEM:1693.5M, EPOCH TIME: 1701150310.196336
[11/28 05:45:10    196s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1693.5M, EPOCH TIME: 1701150310.197526
[11/28 05:45:10    196s] 
[11/28 05:45:10    196s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 05:45:10    196s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:1693.5M, EPOCH TIME: 1701150310.198236
[11/28 05:45:10    196s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1693.5M, EPOCH TIME: 1701150310.198359
[11/28 05:45:10    196s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1693.5M, EPOCH TIME: 1701150310.198466
[11/28 05:45:10    196s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1693.5MB).
[11/28 05:45:10    196s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:1693.5M, EPOCH TIME: 1701150310.199466
[11/28 05:45:10    196s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:45:10    196s]     Legalizer reserving space for clock trees
[11/28 05:45:10    196s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 05:45:10    196s]     Calling post conditioning for eGRPC...
[11/28 05:45:10    196s]       eGRPC...
[11/28 05:45:10    196s]         eGRPC active optimizations:
[11/28 05:45:10    196s]          - Move Down
[11/28 05:45:10    196s]          - Downsizing before DRV sizing
[11/28 05:45:10    196s]          - DRV fixing with sizing
[11/28 05:45:10    196s]          - Move to fanout
[11/28 05:45:10    196s]          - Cloning
[11/28 05:45:10    196s]         
[11/28 05:45:10    196s]         Currently running CTS, using active skew data
[11/28 05:45:10    196s]         Reset bufferability constraints...
[11/28 05:45:10    196s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[11/28 05:45:10    196s]         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[11/28 05:45:10    196s] End AAE Lib Interpolated Model. (MEM=1693.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:45:10    196s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
[11/28 05:45:10    196s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 05:45:10    196s]         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:45:10    196s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:45:10    196s]         Clock DAG stats eGRPC initial state:
[11/28 05:45:10    196s]           cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:45:10    196s]           misc counts      : r=1, pp=0
[11/28 05:45:10    196s]           cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
[11/28 05:45:10    196s]           cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:45:10    196s]           sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:45:10    196s]           wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.679pF, total=0.724pF
[11/28 05:45:10    196s]           wire lengths     : top=0.000um, trunk=782.870um, leaf=9217.930um, total=10000.800um
[11/28 05:45:10    196s]           hp wire lengths  : top=0.000um, trunk=851.050um, leaf=2131.340um, total=2982.390um
[11/28 05:45:10    196s]         Clock DAG net violations eGRPC initial state:
[11/28 05:45:10    196s]           Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[11/28 05:45:10    196s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[11/28 05:45:10    196s]           Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.095ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:10    196s]           Leaf  : target=0.100ns count=36 avg=0.087ns sd=0.001ns min=0.084ns max=0.089ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:10    196s]         Clock DAG library cell distribution eGRPC initial state {count}:
[11/28 05:45:10    196s]            Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
[11/28 05:45:10    196s]          Logics: PADDI: 1 
[11/28 05:45:10    196s]         Clock DAG hash eGRPC initial state: 3959508018351022939 5659440914357689906
[11/28 05:45:10    196s]         Clock DAG hash eGRPC initial state: 3959508018351022939 5659440914357689906
[11/28 05:45:10    196s]         Primary reporting skew groups eGRPC initial state:
[11/28 05:45:10    196s]           skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.552, max=0.567, avg=0.561, sd=0.005], skew [0.015 vs 0.105], 100% {0.552, 0.567} (wid=0.207 ws=0.005) (gid=0.361 gs=0.011)
[11/28 05:45:10    196s]               min path sink: risc_v_top_i_memory_rom_rom_memory_reg[60][23]/CK
[11/28 05:45:10    196s]               max path sink: risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[17]/CK
[11/28 05:45:10    196s]         Skew group summary eGRPC initial state:
[11/28 05:45:10    196s]           skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.552, max=0.567, avg=0.561, sd=0.005], skew [0.015 vs 0.105], 100% {0.552, 0.567} (wid=0.207 ws=0.005) (gid=0.361 gs=0.011)
[11/28 05:45:10    196s]           skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.552, max=0.567, avg=0.561, sd=0.005], skew [0.015 vs 0.105], 100% {0.552, 0.567} (wid=0.207 ws=0.005) (gid=0.361 gs=0.011)
[11/28 05:45:10    196s]         eGRPC Moving buffers...
[11/28 05:45:10    196s]           Clock DAG hash before 'eGRPC Moving buffers': 3959508018351022939 5659440914357689906
[11/28 05:45:10    196s]           Violation analysis...
[11/28 05:45:10    196s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:45:10    196s]           Clock DAG stats after 'eGRPC Moving buffers':
[11/28 05:45:10    196s]             cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:45:10    196s]             misc counts      : r=1, pp=0
[11/28 05:45:10    196s]             cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
[11/28 05:45:10    196s]             cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:45:10    196s]             sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:45:10    196s]             wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.679pF, total=0.724pF
[11/28 05:45:10    196s]             wire lengths     : top=0.000um, trunk=782.870um, leaf=9217.930um, total=10000.800um
[11/28 05:45:10    196s]             hp wire lengths  : top=0.000um, trunk=851.050um, leaf=2131.340um, total=2982.390um
[11/28 05:45:10    196s]           Clock DAG net violations after 'eGRPC Moving buffers':
[11/28 05:45:10    196s]             Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[11/28 05:45:10    196s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[11/28 05:45:10    196s]             Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.095ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:10    196s]             Leaf  : target=0.100ns count=36 avg=0.087ns sd=0.001ns min=0.084ns max=0.089ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:10    196s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[11/28 05:45:10    196s]              Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
[11/28 05:45:10    196s]            Logics: PADDI: 1 
[11/28 05:45:10    196s]           Clock DAG hash after 'eGRPC Moving buffers': 3959508018351022939 5659440914357689906
[11/28 05:45:10    196s]           Clock DAG hash after 'eGRPC Moving buffers': 3959508018351022939 5659440914357689906
[11/28 05:45:10    196s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[11/28 05:45:10    196s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.552, max=0.567], skew [0.015 vs 0.105]
[11/28 05:45:10    196s]                 min path sink: risc_v_top_i_memory_rom_rom_memory_reg[60][23]/CK
[11/28 05:45:10    196s]                 max path sink: risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[17]/CK
[11/28 05:45:10    196s]           Skew group summary after 'eGRPC Moving buffers':
[11/28 05:45:10    196s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.552, max=0.567], skew [0.015 vs 0.105]
[11/28 05:45:10    196s]             skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.552, max=0.567], skew [0.015 vs 0.105]
[11/28 05:45:10    196s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:45:10    196s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:45:10    196s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[11/28 05:45:10    196s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 3959508018351022939 5659440914357689906
[11/28 05:45:10    196s]           Artificially removing long paths...
[11/28 05:45:10    196s]             Clock DAG hash before 'Artificially removing long paths': 3959508018351022939 5659440914357689906
[11/28 05:45:10    196s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:45:10    196s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:45:10    196s]           Modifying slew-target multiplier from 1 to 0.9
[11/28 05:45:10    196s]           Downsizing prefiltering...
[11/28 05:45:10    196s]           Downsizing prefiltering done.
[11/28 05:45:10    196s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[11/28 05:45:10    196s]           DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 40, numSkippedDueToCloseToSkewTarget = 0
[11/28 05:45:10    196s]           CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[11/28 05:45:10    196s]           Reverting slew-target multiplier from 0.9 to 1
[11/28 05:45:10    196s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/28 05:45:10    196s]             cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:45:10    196s]             misc counts      : r=1, pp=0
[11/28 05:45:10    196s]             cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
[11/28 05:45:10    196s]             cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:45:10    196s]             sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:45:10    196s]             wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.679pF, total=0.724pF
[11/28 05:45:10    196s]             wire lengths     : top=0.000um, trunk=782.870um, leaf=9217.930um, total=10000.800um
[11/28 05:45:10    196s]             hp wire lengths  : top=0.000um, trunk=851.050um, leaf=2131.340um, total=2982.390um
[11/28 05:45:10    196s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/28 05:45:10    196s]             Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[11/28 05:45:10    196s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/28 05:45:10    196s]             Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.095ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:10    196s]             Leaf  : target=0.100ns count=36 avg=0.087ns sd=0.001ns min=0.084ns max=0.089ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:10    196s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[11/28 05:45:10    196s]              Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
[11/28 05:45:10    196s]            Logics: PADDI: 1 
[11/28 05:45:10    196s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 3959508018351022939 5659440914357689906
[11/28 05:45:10    196s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 3959508018351022939 5659440914357689906
[11/28 05:45:10    196s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/28 05:45:10    196s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.552, max=0.567], skew [0.015 vs 0.105]
[11/28 05:45:10    196s]                 min path sink: risc_v_top_i_memory_rom_rom_memory_reg[60][23]/CK
[11/28 05:45:10    196s]                 max path sink: risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[17]/CK
[11/28 05:45:10    196s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/28 05:45:10    196s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.552, max=0.567], skew [0.015 vs 0.105]
[11/28 05:45:10    196s]             skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.552, max=0.567], skew [0.015 vs 0.105]
[11/28 05:45:10    196s]           Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:45:10    196s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/28 05:45:10    196s]         eGRPC Fixing DRVs...
[11/28 05:45:10    196s]           Clock DAG hash before 'eGRPC Fixing DRVs': 3959508018351022939 5659440914357689906
[11/28 05:45:10    196s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/28 05:45:10    196s]           CCOpt-eGRPC: considered: 41, tested: 41, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[11/28 05:45:10    196s]           
[11/28 05:45:10    196s]           PRO Statistics: Fix DRVs (cell sizing):
[11/28 05:45:10    196s]           =======================================
[11/28 05:45:10    196s]           
[11/28 05:45:10    196s]           Cell changes by Net Type:
[11/28 05:45:10    196s]           
[11/28 05:45:10    196s]           -------------------------------------------------------------------------------------------------
[11/28 05:45:10    196s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/28 05:45:10    196s]           -------------------------------------------------------------------------------------------------
[11/28 05:45:10    196s]           top                0            0           0            0                    0                0
[11/28 05:45:10    196s]           trunk              0            0           0            0                    0                0
[11/28 05:45:10    196s]           leaf               0            0           0            0                    0                0
[11/28 05:45:10    196s]           -------------------------------------------------------------------------------------------------
[11/28 05:45:10    196s]           Total              0            0           0            0                    0                0
[11/28 05:45:10    196s]           -------------------------------------------------------------------------------------------------
[11/28 05:45:10    196s]           
[11/28 05:45:10    196s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/28 05:45:10    196s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/28 05:45:10    196s]           
[11/28 05:45:10    196s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[11/28 05:45:10    196s]             cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:45:10    196s]             misc counts      : r=1, pp=0
[11/28 05:45:10    196s]             cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
[11/28 05:45:10    196s]             cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:45:10    196s]             sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:45:10    196s]             wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.679pF, total=0.724pF
[11/28 05:45:10    196s]             wire lengths     : top=0.000um, trunk=782.870um, leaf=9217.930um, total=10000.800um
[11/28 05:45:10    196s]             hp wire lengths  : top=0.000um, trunk=851.050um, leaf=2131.340um, total=2982.390um
[11/28 05:45:10    196s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[11/28 05:45:10    196s]             Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[11/28 05:45:10    196s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[11/28 05:45:10    196s]             Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.095ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:10    196s]             Leaf  : target=0.100ns count=36 avg=0.087ns sd=0.001ns min=0.084ns max=0.089ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:10    196s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[11/28 05:45:10    196s]              Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
[11/28 05:45:10    196s]            Logics: PADDI: 1 
[11/28 05:45:10    196s]           Clock DAG hash after 'eGRPC Fixing DRVs': 3959508018351022939 5659440914357689906
[11/28 05:45:10    196s]           Clock DAG hash after 'eGRPC Fixing DRVs': 3959508018351022939 5659440914357689906
[11/28 05:45:10    196s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[11/28 05:45:10    196s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.552, max=0.567], skew [0.015 vs 0.105]
[11/28 05:45:10    196s]                 min path sink: risc_v_top_i_memory_rom_rom_memory_reg[60][23]/CK
[11/28 05:45:10    196s]                 max path sink: risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[17]/CK
[11/28 05:45:10    196s]           Skew group summary after 'eGRPC Fixing DRVs':
[11/28 05:45:10    196s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.552, max=0.567], skew [0.015 vs 0.105]
[11/28 05:45:10    196s]             skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.552, max=0.567], skew [0.015 vs 0.105]
[11/28 05:45:10    196s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:45:10    196s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:45:10    196s]         
[11/28 05:45:10    196s]         Slew Diagnostics: After DRV fixing
[11/28 05:45:10    196s]         ==================================
[11/28 05:45:10    196s]         
[11/28 05:45:10    196s]         Global Causes:
[11/28 05:45:10    196s]         
[11/28 05:45:10    196s]         -------------------------------------
[11/28 05:45:10    196s]         Cause
[11/28 05:45:10    196s]         -------------------------------------
[11/28 05:45:10    196s]         DRV fixing with buffering is disabled
[11/28 05:45:10    196s]         -------------------------------------
[11/28 05:45:10    196s]         
[11/28 05:45:10    196s]         Top 5 overslews:
[11/28 05:45:10    196s]         
[11/28 05:45:10    196s]         ---------------------------------
[11/28 05:45:10    196s]         Overslew    Causes    Driving Pin
[11/28 05:45:10    196s]         ---------------------------------
[11/28 05:45:10    196s]           (empty table)
[11/28 05:45:10    196s]         ---------------------------------
[11/28 05:45:10    196s]         
[11/28 05:45:10    196s]         Slew diagnostics counts from the 0 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[11/28 05:45:10    196s]         
[11/28 05:45:10    196s]         -------------------
[11/28 05:45:10    196s]         Cause    Occurences
[11/28 05:45:10    196s]         -------------------
[11/28 05:45:10    196s]           (empty table)
[11/28 05:45:10    196s]         -------------------
[11/28 05:45:10    196s]         
[11/28 05:45:10    196s]         Violation diagnostics counts from the 1 nodes that have violations:
[11/28 05:45:10    196s]         
[11/28 05:45:10    196s]         ----------------------------------
[11/28 05:45:10    196s]         Cause                   Occurences
[11/28 05:45:10    196s]         ----------------------------------
[11/28 05:45:10    196s]         Sizing not permitted        1
[11/28 05:45:10    196s]         ----------------------------------
[11/28 05:45:10    196s]         
[11/28 05:45:10    196s]         Reconnecting optimized routes...
[11/28 05:45:11    196s]         Reset timing graph...
[11/28 05:45:11    196s] Ignoring AAE DB Resetting ...
[11/28 05:45:11    196s]         Reset timing graph done.
[11/28 05:45:11    196s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[11/28 05:45:11    196s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:45:11    196s]         Violation analysis...
[11/28 05:45:11    196s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:45:11    196s]         Clock instances to consider for cloning: 0
[11/28 05:45:11    196s]         Reset timing graph...
[11/28 05:45:11    196s] Ignoring AAE DB Resetting ...
[11/28 05:45:11    196s]         Reset timing graph done.
[11/28 05:45:11    196s]         Set dirty flag on 0 instances, 0 nets
[11/28 05:45:11    196s]         Clock DAG stats before routing clock trees:
[11/28 05:45:11    196s]           cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:45:11    196s]           misc counts      : r=1, pp=0
[11/28 05:45:11    196s]           cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
[11/28 05:45:11    196s]           cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:45:11    196s]           sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:45:11    196s]           wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.679pF, total=0.724pF
[11/28 05:45:11    196s]           wire lengths     : top=0.000um, trunk=782.870um, leaf=9217.930um, total=10000.800um
[11/28 05:45:11    196s]           hp wire lengths  : top=0.000um, trunk=851.050um, leaf=2131.340um, total=2982.390um
[11/28 05:45:11    196s]         Clock DAG net violations before routing clock trees:
[11/28 05:45:11    196s]           Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[11/28 05:45:11    196s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[11/28 05:45:11    196s]           Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.095ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:11    196s]           Leaf  : target=0.100ns count=36 avg=0.087ns sd=0.001ns min=0.084ns max=0.089ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:11    196s]         Clock DAG library cell distribution before routing clock trees {count}:
[11/28 05:45:11    196s]            Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
[11/28 05:45:11    196s]          Logics: PADDI: 1 
[11/28 05:45:11    197s]         Clock DAG hash before routing clock trees: 3959508018351022939 5659440914357689906
[11/28 05:45:11    197s]         Clock DAG hash before routing clock trees: 3959508018351022939 5659440914357689906
[11/28 05:45:11    197s]         Primary reporting skew groups before routing clock trees:
[11/28 05:45:11    197s]           skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.552, max=0.567, avg=0.561, sd=0.005], skew [0.015 vs 0.105], 100% {0.552, 0.567} (wid=0.207 ws=0.005) (gid=0.361 gs=0.011)
[11/28 05:45:11    197s]               min path sink: risc_v_top_i_memory_rom_rom_memory_reg[60][23]/CK
[11/28 05:45:11    197s]               max path sink: risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[17]/CK
[11/28 05:45:11    197s]         Skew group summary before routing clock trees:
[11/28 05:45:11    197s]           skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.552, max=0.567, avg=0.561, sd=0.005], skew [0.015 vs 0.105], 100% {0.552, 0.567} (wid=0.207 ws=0.005) (gid=0.361 gs=0.011)
[11/28 05:45:11    197s]           skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.552, max=0.567, avg=0.561, sd=0.005], skew [0.015 vs 0.105], 100% {0.552, 0.567} (wid=0.207 ws=0.005) (gid=0.361 gs=0.011)
[11/28 05:45:11    197s]       eGRPC done.
[11/28 05:45:11    197s]     Calling post conditioning for eGRPC done.
[11/28 05:45:11    197s]   eGR Post Conditioning loop iteration 0 done.
[11/28 05:45:11    197s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[11/28 05:45:11    197s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 05:45:11    197s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/28 05:45:11    197s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1731.6M, EPOCH TIME: 1701150311.187441
[11/28 05:45:11    197s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:1685.6M, EPOCH TIME: 1701150311.197594
[11/28 05:45:11    197s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:45:11    197s]   Leaving CCOpt scope - ClockRefiner...
[11/28 05:45:11    197s]   Assigned high priority to 0 instances.
[11/28 05:45:11    197s]   Soft fixed 40 clock instances.
[11/28 05:45:11    197s]   Performing Single Pass Refine Place.
[11/28 05:45:11    197s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[11/28 05:45:11    197s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1685.6M, EPOCH TIME: 1701150311.219835
[11/28 05:45:11    197s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1685.6M, EPOCH TIME: 1701150311.220094
[11/28 05:45:11    197s] z: 2, totalTracks: 1
[11/28 05:45:11    197s] z: 4, totalTracks: 1
[11/28 05:45:11    197s] z: 6, totalTracks: 1
[11/28 05:45:11    197s] z: 8, totalTracks: 1
[11/28 05:45:11    197s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:45:11    197s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1685.6M, EPOCH TIME: 1701150311.227982
[11/28 05:45:11    197s] Info: 39 insts are soft-fixed.
[11/28 05:45:11    197s] 
[11/28 05:45:11    197s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:45:11    197s] OPERPROF:       Starting CMU at level 4, MEM:1685.6M, EPOCH TIME: 1701150311.261662
[11/28 05:45:11    197s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1685.6M, EPOCH TIME: 1701150311.262882
[11/28 05:45:11    197s] 
[11/28 05:45:11    197s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 05:45:11    197s] Info: 39 insts are soft-fixed.
[11/28 05:45:11    197s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.036, MEM:1685.6M, EPOCH TIME: 1701150311.263786
[11/28 05:45:11    197s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1685.6M, EPOCH TIME: 1701150311.263898
[11/28 05:45:11    197s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1685.6M, EPOCH TIME: 1701150311.264009
[11/28 05:45:11    197s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1685.6MB).
[11/28 05:45:11    197s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.045, MEM:1685.6M, EPOCH TIME: 1701150311.265110
[11/28 05:45:11    197s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.045, MEM:1685.6M, EPOCH TIME: 1701150311.265260
[11/28 05:45:11    197s] TDRefine: refinePlace mode is spiral
[11/28 05:45:11    197s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28290.4
[11/28 05:45:11    197s] OPERPROF: Starting RefinePlace at level 1, MEM:1685.6M, EPOCH TIME: 1701150311.265396
[11/28 05:45:11    197s] *** Starting refinePlace (0:03:17 mem=1685.6M) ***
[11/28 05:45:11    197s] Total net bbox length = 6.633e+03 (3.513e+03 3.121e+03) (ext = 2.953e+02)
[11/28 05:45:11    197s] 
[11/28 05:45:11    197s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:45:11    197s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1685.6M, EPOCH TIME: 1701150311.268770
[11/28 05:45:11    197s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[11/28 05:45:11    197s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1685.6M, EPOCH TIME: 1701150311.269624
[11/28 05:45:11    197s] Info: 39 insts are soft-fixed.
[11/28 05:45:11    197s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 05:45:11    197s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 05:45:11    197s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 05:45:11    197s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:45:11    197s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:45:11    197s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1685.6M, EPOCH TIME: 1701150311.277064
[11/28 05:45:11    197s] Starting refinePlace ...
[11/28 05:45:11    197s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:45:11    197s] One DDP V2 for no tweak run.
[11/28 05:45:11    197s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:45:11    197s]   Spread Effort: high, standalone mode, useDDP on.
[11/28 05:45:11    197s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1685.6MB) @(0:03:17 - 0:03:17).
[11/28 05:45:11    197s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 05:45:11    197s] wireLenOptFixPriorityInst 3519 inst fixed
[11/28 05:45:11    197s] 
[11/28 05:45:11    197s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[11/28 05:45:11    197s] Move report: legalization moves 6 insts, mean move: 7.51 um, max move: 11.42 um spiral
[11/28 05:45:11    197s] 	Max move on inst (risc_v_top_i_g17592__4319): (381.60, 342.95) --> (389.60, 346.37)
[11/28 05:45:11    197s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/28 05:45:11    197s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/28 05:45:11    197s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1688.7MB) @(0:03:17 - 0:03:17).
[11/28 05:45:11    197s] Move report: Detail placement moves 6 insts, mean move: 7.51 um, max move: 11.42 um 
[11/28 05:45:11    197s] 	Max move on inst (risc_v_top_i_g17592__4319): (381.60, 342.95) --> (389.60, 346.37)
[11/28 05:45:11    197s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1688.7MB
[11/28 05:45:11    197s] Statistics of distance of Instance movement in refine placement:
[11/28 05:45:11    197s]   maximum (X+Y) =        11.42 um
[11/28 05:45:11    197s]   inst (risc_v_top_i_g17592__4319) with max move: (381.6, 342.95) -> (389.6, 346.37)
[11/28 05:45:11    197s]   mean    (X+Y) =         7.51 um
[11/28 05:45:11    197s] Summary Report:
[11/28 05:45:11    197s] Instances move: 6 (out of 3746 movable)
[11/28 05:45:11    197s] Instances flipped: 0
[11/28 05:45:11    197s] Mean displacement: 7.51 um
[11/28 05:45:11    197s] Max displacement: 11.42 um (Instance: risc_v_top_i_g17592__4319) (381.6, 342.95) -> (389.6, 346.37)
[11/28 05:45:11    197s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: AND2X1
[11/28 05:45:11    197s] 	Violation at original loc: Placement Blockage Violation
[11/28 05:45:11    197s] Total instances moved : 6
[11/28 05:45:11    197s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.170, REAL:0.168, MEM:1688.7M, EPOCH TIME: 1701150311.444625
[11/28 05:45:11    197s] Total net bbox length = 6.678e+03 (3.537e+03 3.141e+03) (ext = 2.953e+02)
[11/28 05:45:11    197s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1688.7MB
[11/28 05:45:11    197s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1688.7MB) @(0:03:17 - 0:03:17).
[11/28 05:45:11    197s] *** Finished refinePlace (0:03:17 mem=1688.7M) ***
[11/28 05:45:11    197s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28290.4
[11/28 05:45:11    197s] OPERPROF: Finished RefinePlace at level 1, CPU:0.190, REAL:0.181, MEM:1688.7M, EPOCH TIME: 1701150311.446234
[11/28 05:45:11    197s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1688.7M, EPOCH TIME: 1701150311.446352
[11/28 05:45:11    197s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1685.7M, EPOCH TIME: 1701150311.454304
[11/28 05:45:11    197s]   ClockRefiner summary
[11/28 05:45:11    197s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3559).
[11/28 05:45:11    197s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 40).
[11/28 05:45:11    197s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3519).
[11/28 05:45:11    197s]   Restoring pStatusCts on 40 clock instances.
[11/28 05:45:11    197s]   Revert refine place priority changes on 0 instances.
[11/28 05:45:11    197s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/28 05:45:11    197s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:02.7 real=0:00:02.7)
[11/28 05:45:11    197s]   CCOpt::Phase::Routing...
[11/28 05:45:11    197s]   Clock implementation routing...
[11/28 05:45:11    197s]     Leaving CCOpt scope - Routing Tools...
[11/28 05:45:11    197s] Net route status summary:
[11/28 05:45:11    197s]   Clock:        41 (unrouted=0, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 05:45:11    197s]   Non-clock:  4620 (unrouted=4146, trialRouted=474, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4143, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 05:45:11    197s]     Routing using eGR in eGR->NR Step...
[11/28 05:45:11    197s]       Early Global Route - eGR->Nr High Frequency step...
[11/28 05:45:11    197s] (ccopt eGR): There are 41 nets for routing of which 40 have one or more fixed wires.
[11/28 05:45:11    197s] (ccopt eGR): Start to route 41 all nets
[11/28 05:45:11    197s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1685.70 MB )
[11/28 05:45:11    197s] (I)      ==================== Layers =====================
[11/28 05:45:11    197s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:45:11    197s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/28 05:45:11    197s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:45:11    197s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/28 05:45:11    197s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/28 05:45:11    197s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/28 05:45:11    197s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/28 05:45:11    197s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/28 05:45:11    197s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/28 05:45:11    197s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/28 05:45:11    197s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/28 05:45:11    197s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/28 05:45:11    197s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/28 05:45:11    197s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/28 05:45:11    197s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/28 05:45:11    197s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/28 05:45:11    197s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/28 05:45:11    197s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/28 05:45:11    197s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/28 05:45:11    197s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/28 05:45:11    197s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/28 05:45:11    197s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/28 05:45:11    197s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/28 05:45:11    197s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/28 05:45:11    197s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/28 05:45:11    197s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:45:11    197s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/28 05:45:11    197s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/28 05:45:11    197s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/28 05:45:11    197s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/28 05:45:11    197s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/28 05:45:11    197s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/28 05:45:11    197s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/28 05:45:11    197s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/28 05:45:11    197s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/28 05:45:11    197s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/28 05:45:11    197s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/28 05:45:11    197s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/28 05:45:11    197s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/28 05:45:11    197s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/28 05:45:11    197s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:45:11    197s] (I)      Started Import and model ( Curr Mem: 1685.70 MB )
[11/28 05:45:11    197s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:45:11    197s] (I)      == Non-default Options ==
[11/28 05:45:11    197s] (I)      Clean congestion better                            : true
[11/28 05:45:11    197s] (I)      Estimate vias on DPT layer                         : true
[11/28 05:45:11    197s] (I)      Clean congestion layer assignment rounds           : 3
[11/28 05:45:11    197s] (I)      Layer constraints as soft constraints              : true
[11/28 05:45:11    197s] (I)      Soft top layer                                     : true
[11/28 05:45:11    197s] (I)      Skip prospective layer relax nets                  : true
[11/28 05:45:11    197s] (I)      Better NDR handling                                : true
[11/28 05:45:11    197s] (I)      Improved NDR modeling in LA                        : true
[11/28 05:45:11    197s] (I)      Routing cost fix for NDR handling                  : true
[11/28 05:45:11    197s] (I)      Block tracks for preroutes                         : true
[11/28 05:45:11    197s] (I)      Assign IRoute by net group key                     : true
[11/28 05:45:11    197s] (I)      Block unroutable channels                          : true
[11/28 05:45:11    197s] (I)      Block unroutable channels 3D                       : true
[11/28 05:45:11    197s] (I)      Bound layer relaxed segment wl                     : true
[11/28 05:45:11    197s] (I)      Blocked pin reach length threshold                 : 2
[11/28 05:45:11    197s] (I)      Check blockage within NDR space in TA              : true
[11/28 05:45:11    197s] (I)      Skip must join for term with via pillar            : true
[11/28 05:45:11    197s] (I)      Model find APA for IO pin                          : true
[11/28 05:45:11    197s] (I)      On pin location for off pin term                   : true
[11/28 05:45:11    197s] (I)      Handle EOL spacing                                 : true
[11/28 05:45:11    197s] (I)      Merge PG vias by gap                               : true
[11/28 05:45:11    197s] (I)      Maximum routing layer                              : 11
[11/28 05:45:11    197s] (I)      Route selected nets only                           : true
[11/28 05:45:11    197s] (I)      Refine MST                                         : true
[11/28 05:45:11    197s] (I)      Honor PRL                                          : true
[11/28 05:45:11    197s] (I)      Strong congestion aware                            : true
[11/28 05:45:11    197s] (I)      Improved initial location for IRoutes              : true
[11/28 05:45:11    197s] (I)      Multi panel TA                                     : true
[11/28 05:45:11    197s] (I)      Penalize wire overlap                              : true
[11/28 05:45:11    197s] (I)      Expand small instance blockage                     : true
[11/28 05:45:11    197s] (I)      Reduce via in TA                                   : true
[11/28 05:45:11    197s] (I)      SS-aware routing                                   : true
[11/28 05:45:11    197s] (I)      Improve tree edge sharing                          : true
[11/28 05:45:11    197s] (I)      Improve 2D via estimation                          : true
[11/28 05:45:11    197s] (I)      Refine Steiner tree                                : true
[11/28 05:45:11    197s] (I)      Build spine tree                                   : true
[11/28 05:45:11    197s] (I)      Model pass through capacity                        : true
[11/28 05:45:11    197s] (I)      Extend blockages by a half GCell                   : true
[11/28 05:45:11    197s] (I)      Consider pin shapes                                : true
[11/28 05:45:11    197s] (I)      Consider pin shapes for all nodes                  : true
[11/28 05:45:11    197s] (I)      Consider NR APA                                    : true
[11/28 05:45:11    197s] (I)      Consider IO pin shape                              : true
[11/28 05:45:11    197s] (I)      Fix pin connection bug                             : true
[11/28 05:45:11    197s] (I)      Consider layer RC for local wires                  : true
[11/28 05:45:11    197s] (I)      Route to clock mesh pin                            : true
[11/28 05:45:11    197s] (I)      LA-aware pin escape length                         : 2
[11/28 05:45:11    197s] (I)      Connect multiple ports                             : true
[11/28 05:45:11    197s] (I)      Split for must join                                : true
[11/28 05:45:11    197s] (I)      Number of threads                                  : 1
[11/28 05:45:11    197s] (I)      Routing effort level                               : 10000
[11/28 05:45:11    197s] (I)      Prefer layer length threshold                      : 8
[11/28 05:45:11    197s] (I)      Overflow penalty cost                              : 10
[11/28 05:45:11    197s] (I)      A-star cost                                        : 0.300000
[11/28 05:45:11    197s] (I)      Misalignment cost                                  : 10.000000
[11/28 05:45:11    197s] (I)      Threshold for short IRoute                         : 6
[11/28 05:45:11    197s] (I)      Via cost during post routing                       : 1.000000
[11/28 05:45:11    197s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/28 05:45:11    197s] (I)      Source-to-sink ratio                               : 0.300000
[11/28 05:45:11    197s] (I)      Scenic ratio bound                                 : 3.000000
[11/28 05:45:11    197s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/28 05:45:11    197s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/28 05:45:11    197s] (I)      PG-aware similar topology routing                  : true
[11/28 05:45:11    197s] (I)      Maze routing via cost fix                          : true
[11/28 05:45:11    197s] (I)      Apply PRL on PG terms                              : true
[11/28 05:45:11    197s] (I)      Apply PRL on obs objects                           : true
[11/28 05:45:11    197s] (I)      Handle range-type spacing rules                    : true
[11/28 05:45:11    197s] (I)      PG gap threshold multiplier                        : 10.000000
[11/28 05:45:11    197s] (I)      Parallel spacing query fix                         : true
[11/28 05:45:11    197s] (I)      Force source to root IR                            : true
[11/28 05:45:11    197s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/28 05:45:11    197s] (I)      Do not relax to DPT layer                          : true
[11/28 05:45:11    197s] (I)      No DPT in post routing                             : true
[11/28 05:45:11    197s] (I)      Modeling PG via merging fix                        : true
[11/28 05:45:11    197s] (I)      Shield aware TA                                    : true
[11/28 05:45:11    197s] (I)      Strong shield aware TA                             : true
[11/28 05:45:11    197s] (I)      Overflow calculation fix in LA                     : true
[11/28 05:45:11    197s] (I)      Post routing fix                                   : true
[11/28 05:45:11    197s] (I)      Strong post routing                                : true
[11/28 05:45:11    197s] (I)      Access via pillar from top                         : true
[11/28 05:45:11    197s] (I)      NDR via pillar fix                                 : true
[11/28 05:45:11    197s] (I)      Violation on path threshold                        : 1
[11/28 05:45:11    197s] (I)      Pass through capacity modeling                     : true
[11/28 05:45:11    197s] (I)      Select the non-relaxed segments in post routing stage : true
[11/28 05:45:11    197s] (I)      Select term pin box for io pin                     : true
[11/28 05:45:11    197s] (I)      Penalize NDR sharing                               : true
[11/28 05:45:11    197s] (I)      Enable special modeling                            : false
[11/28 05:45:11    197s] (I)      Keep fixed segments                                : true
[11/28 05:45:11    197s] (I)      Reorder net groups by key                          : true
[11/28 05:45:11    197s] (I)      Increase net scenic ratio                          : true
[11/28 05:45:11    197s] (I)      Method to set GCell size                           : row
[11/28 05:45:11    197s] (I)      Connect multiple ports and must join fix           : true
[11/28 05:45:11    197s] (I)      Avoid high resistance layers                       : true
[11/28 05:45:11    197s] (I)      Model find APA for IO pin fix                      : true
[11/28 05:45:11    197s] (I)      Avoid connecting non-metal layers                  : true
[11/28 05:45:11    197s] (I)      Use track pitch for NDR                            : true
[11/28 05:45:11    197s] (I)      Enable layer relax to lower layer                  : true
[11/28 05:45:11    197s] (I)      Enable layer relax to upper layer                  : true
[11/28 05:45:11    197s] (I)      Top layer relaxation fix                           : true
[11/28 05:45:11    197s] (I)      Counted 1491 PG shapes. We will not process PG shapes layer by layer.
[11/28 05:45:11    197s] (I)      Use row-based GCell size
[11/28 05:45:11    197s] (I)      Use row-based GCell align
[11/28 05:45:11    197s] (I)      layer 0 area = 80000
[11/28 05:45:11    197s] (I)      layer 1 area = 80000
[11/28 05:45:11    197s] (I)      layer 2 area = 80000
[11/28 05:45:11    197s] (I)      layer 3 area = 80000
[11/28 05:45:11    197s] (I)      layer 4 area = 80000
[11/28 05:45:11    197s] (I)      layer 5 area = 80000
[11/28 05:45:11    197s] (I)      layer 6 area = 80000
[11/28 05:45:11    197s] (I)      layer 7 area = 80000
[11/28 05:45:11    197s] (I)      layer 8 area = 80000
[11/28 05:45:11    197s] (I)      layer 9 area = 400000
[11/28 05:45:11    197s] (I)      layer 10 area = 400000
[11/28 05:45:11    197s] (I)      GCell unit size   : 3420
[11/28 05:45:11    197s] (I)      GCell multiplier  : 1
[11/28 05:45:11    197s] (I)      GCell row height  : 3420
[11/28 05:45:11    197s] (I)      Actual row height : 3420
[11/28 05:45:11    197s] (I)      GCell align ref   : 580000 579880
[11/28 05:45:11    197s] [NR-eGR] Track table information for default rule: 
[11/28 05:45:11    197s] [NR-eGR] Metal1 has single uniform track structure
[11/28 05:45:11    197s] [NR-eGR] Metal2 has single uniform track structure
[11/28 05:45:11    197s] [NR-eGR] Metal3 has single uniform track structure
[11/28 05:45:11    197s] [NR-eGR] Metal4 has single uniform track structure
[11/28 05:45:11    197s] [NR-eGR] Metal5 has single uniform track structure
[11/28 05:45:11    197s] [NR-eGR] Metal6 has single uniform track structure
[11/28 05:45:11    197s] [NR-eGR] Metal7 has single uniform track structure
[11/28 05:45:11    197s] [NR-eGR] Metal8 has single uniform track structure
[11/28 05:45:11    197s] [NR-eGR] Metal9 has single uniform track structure
[11/28 05:45:11    197s] [NR-eGR] Metal10 has single uniform track structure
[11/28 05:45:11    197s] [NR-eGR] Metal11 has single uniform track structure
[11/28 05:45:11    197s] (I)      ==================== Default via =====================
[11/28 05:45:11    197s] (I)      +----+------------------+----------------------------+
[11/28 05:45:11    197s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/28 05:45:11    197s] (I)      +----+------------------+----------------------------+
[11/28 05:45:11    197s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/28 05:45:11    197s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/28 05:45:11    197s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/28 05:45:11    197s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/28 05:45:11    197s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/28 05:45:11    197s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/28 05:45:11    197s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/28 05:45:11    197s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/28 05:45:11    197s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/28 05:45:11    197s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/28 05:45:11    197s] (I)      +----+------------------+----------------------------+
[11/28 05:45:11    197s] [NR-eGR] Read 1728 PG shapes
[11/28 05:45:11    197s] [NR-eGR] Read 0 clock shapes
[11/28 05:45:11    197s] [NR-eGR] Read 0 other shapes
[11/28 05:45:11    197s] [NR-eGR] #Routing Blockages  : 0
[11/28 05:45:11    197s] [NR-eGR] #Instance Blockages : 1590
[11/28 05:45:11    197s] [NR-eGR] #PG Blockages       : 1728
[11/28 05:45:11    197s] [NR-eGR] #Halo Blockages     : 0
[11/28 05:45:11    197s] [NR-eGR] #Boundary Blockages : 0
[11/28 05:45:11    197s] [NR-eGR] #Clock Blockages    : 0
[11/28 05:45:11    197s] [NR-eGR] #Other Blockages    : 0
[11/28 05:45:11    197s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/28 05:45:11    197s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/28 05:45:11    197s] [NR-eGR] Read 518 nets ( ignored 477 )
[11/28 05:45:11    197s] [NR-eGR] Connected 0 must-join pins/ports
[11/28 05:45:11    197s] (I)      early_global_route_priority property id does not exist.
[11/28 05:45:11    197s] (I)      Read Num Blocks=4382  Num Prerouted Wires=0  Num CS=0
[11/28 05:45:11    197s] (I)      Layer 1 (V) : #blockages 2376 : #preroutes 0
[11/28 05:45:11    197s] (I)      Layer 2 (H) : #blockages 162 : #preroutes 0
[11/28 05:45:11    197s] (I)      Layer 3 (V) : #blockages 1762 : #preroutes 0
[11/28 05:45:11    197s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[11/28 05:45:11    197s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/28 05:45:11    197s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/28 05:45:11    197s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/28 05:45:11    197s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/28 05:45:11    197s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/28 05:45:11    197s] (I)      Layer 10 (H) : #blockages 82 : #preroutes 0
[11/28 05:45:11    197s] (I)      Moved 1 terms for better access 
[11/28 05:45:11    197s] (I)      Number of ignored nets                =      0
[11/28 05:45:11    197s] (I)      Number of connected nets              =      0
[11/28 05:45:11    197s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/28 05:45:11    197s] (I)      Number of clock nets                  =     41.  Ignored: No
[11/28 05:45:11    197s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/28 05:45:11    197s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/28 05:45:11    197s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 05:45:11    197s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/28 05:45:11    197s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/28 05:45:11    197s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 05:45:11    197s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 05:45:11    197s] [NR-eGR] There are 40 clock nets ( 40 with NDR ).
[11/28 05:45:11    197s] (I)      Ndr track 0 does not exist
[11/28 05:45:11    197s] (I)      Ndr track 0 does not exist
[11/28 05:45:11    197s] (I)      ---------------------Grid Graph Info--------------------
[11/28 05:45:11    197s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/28 05:45:11    197s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/28 05:45:11    197s] (I)      Site width          :   400  (dbu)
[11/28 05:45:11    197s] (I)      Row height          :  3420  (dbu)
[11/28 05:45:11    197s] (I)      GCell row height    :  3420  (dbu)
[11/28 05:45:11    197s] (I)      GCell width         :  3420  (dbu)
[11/28 05:45:11    197s] (I)      GCell height        :  3420  (dbu)
[11/28 05:45:11    197s] (I)      Grid                :   468   468    11
[11/28 05:45:11    197s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/28 05:45:11    197s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/28 05:45:11    197s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/28 05:45:11    197s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/28 05:45:11    197s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/28 05:45:11    197s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/28 05:45:11    197s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/28 05:45:11    197s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/28 05:45:11    197s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/28 05:45:11    197s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/28 05:45:11    197s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/28 05:45:11    197s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/28 05:45:11    197s] (I)      --------------------------------------------------------
[11/28 05:45:11    197s] 
[11/28 05:45:11    197s] [NR-eGR] ============ Routing rule table ============
[11/28 05:45:11    197s] [NR-eGR] Rule id: 0  Nets: 40
[11/28 05:45:11    197s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[11/28 05:45:11    197s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[11/28 05:45:11    197s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[11/28 05:45:11    197s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[11/28 05:45:11    197s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[11/28 05:45:11    197s] [NR-eGR] Rule id: 1  Nets: 0
[11/28 05:45:11    197s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/28 05:45:11    197s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/28 05:45:11    197s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/28 05:45:11    197s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:45:11    197s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:45:11    197s] [NR-eGR] ========================================
[11/28 05:45:11    197s] [NR-eGR] 
[11/28 05:45:11    197s] (I)      =============== Blocked Tracks ===============
[11/28 05:45:11    197s] (I)      +-------+---------+----------+---------------+
[11/28 05:45:11    197s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/28 05:45:11    197s] (I)      +-------+---------+----------+---------------+
[11/28 05:45:11    197s] (I)      |     1 |       0 |        0 |         0.00% |
[11/28 05:45:11    197s] (I)      |     2 | 1872000 |    43172 |         2.31% |
[11/28 05:45:11    197s] (I)      |     3 | 1970748 |     2638 |         0.13% |
[11/28 05:45:11    197s] (I)      |     4 | 1872000 |    79482 |         4.25% |
[11/28 05:45:11    197s] (I)      |     5 | 1970748 |        0 |         0.00% |
[11/28 05:45:11    197s] (I)      |     6 | 1872000 |        0 |         0.00% |
[11/28 05:45:11    197s] (I)      |     7 | 1970748 |        0 |         0.00% |
[11/28 05:45:11    197s] (I)      |     8 | 1872000 |        0 |         0.00% |
[11/28 05:45:11    197s] (I)      |     9 | 1970748 |        0 |         0.00% |
[11/28 05:45:11    197s] (I)      |    10 |  748332 |        0 |         0.00% |
[11/28 05:45:11    197s] (I)      |    11 |  788112 |      351 |         0.04% |
[11/28 05:45:11    197s] (I)      +-------+---------+----------+---------------+
[11/28 05:45:11    197s] (I)      Finished Import and model ( CPU: 0.33 sec, Real: 0.32 sec, Curr Mem: 1696.36 MB )
[11/28 05:45:11    197s] (I)      Reset routing kernel
[11/28 05:45:11    197s] (I)      Started Global Routing ( Curr Mem: 1696.36 MB )
[11/28 05:45:11    197s] (I)      totalPins=3598  totalGlobalPin=3581 (99.53%)
[11/28 05:45:11    197s] (I)      total 2D Cap : 3767475 = (1968480 H, 1798995 V)
[11/28 05:45:11    197s] [NR-eGR] Layer group 1: route 40 net(s) in layer range [3, 4]
[11/28 05:45:11    197s] (I)      
[11/28 05:45:11    197s] (I)      ============  Phase 1a Route ============
[11/28 05:45:11    197s] (I)      Usage: 5317 = (2012 H, 3305 V) = (0.10% H, 0.18% V) = (3.441e+03um H, 5.652e+03um V)
[11/28 05:45:11    197s] (I)      
[11/28 05:45:11    197s] (I)      ============  Phase 1b Route ============
[11/28 05:45:11    197s] (I)      Usage: 5317 = (2012 H, 3305 V) = (0.10% H, 0.18% V) = (3.441e+03um H, 5.652e+03um V)
[11/28 05:45:11    197s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.092070e+03um
[11/28 05:45:11    197s] (I)      
[11/28 05:45:11    197s] (I)      ============  Phase 1c Route ============
[11/28 05:45:11    197s] (I)      Usage: 5317 = (2012 H, 3305 V) = (0.10% H, 0.18% V) = (3.441e+03um H, 5.652e+03um V)
[11/28 05:45:11    197s] (I)      
[11/28 05:45:11    197s] (I)      ============  Phase 1d Route ============
[11/28 05:45:11    197s] (I)      Usage: 5317 = (2012 H, 3305 V) = (0.10% H, 0.18% V) = (3.441e+03um H, 5.652e+03um V)
[11/28 05:45:11    197s] (I)      
[11/28 05:45:11    197s] (I)      ============  Phase 1e Route ============
[11/28 05:45:11    197s] (I)      Usage: 5317 = (2012 H, 3305 V) = (0.10% H, 0.18% V) = (3.441e+03um H, 5.652e+03um V)
[11/28 05:45:11    197s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.092070e+03um
[11/28 05:45:11    197s] (I)      
[11/28 05:45:11    197s] (I)      ============  Phase 1f Route ============
[11/28 05:45:11    197s] (I)      Usage: 5317 = (2012 H, 3305 V) = (0.10% H, 0.18% V) = (3.441e+03um H, 5.652e+03um V)
[11/28 05:45:11    197s] (I)      
[11/28 05:45:11    197s] (I)      ============  Phase 1g Route ============
[11/28 05:45:12    197s] (I)      Usage: 5300 = (2004 H, 3296 V) = (0.10% H, 0.18% V) = (3.427e+03um H, 5.636e+03um V)
[11/28 05:45:12    197s] (I)      #Nets         : 40
[11/28 05:45:12    197s] (I)      #Relaxed nets : 4
[11/28 05:45:12    197s] (I)      Wire length   : 4784
[11/28 05:45:12    197s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[11/28 05:45:12    197s] (I)      
[11/28 05:45:12    197s] (I)      ============  Phase 1h Route ============
[11/28 05:45:12    197s] (I)      Usage: 5303 = (2010 H, 3293 V) = (0.10% H, 0.18% V) = (3.437e+03um H, 5.631e+03um V)
[11/28 05:45:12    197s] (I)      total 2D Cap : 7612896 = (3939228 H, 3673668 V)
[11/28 05:45:12    197s] [NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[11/28 05:45:12    197s] (I)      
[11/28 05:45:12    197s] (I)      ============  Phase 1a Route ============
[11/28 05:45:12    197s] (I)      Usage: 5832 = (2231 H, 3601 V) = (0.06% H, 0.10% V) = (3.815e+03um H, 6.158e+03um V)
[11/28 05:45:12    197s] (I)      
[11/28 05:45:12    197s] (I)      ============  Phase 1b Route ============
[11/28 05:45:12    197s] (I)      Usage: 5832 = (2231 H, 3601 V) = (0.06% H, 0.10% V) = (3.815e+03um H, 6.158e+03um V)
[11/28 05:45:12    197s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.972720e+03um
[11/28 05:45:12    197s] (I)      
[11/28 05:45:12    197s] (I)      ============  Phase 1c Route ============
[11/28 05:45:12    197s] (I)      Usage: 5832 = (2231 H, 3601 V) = (0.06% H, 0.10% V) = (3.815e+03um H, 6.158e+03um V)
[11/28 05:45:12    197s] (I)      
[11/28 05:45:12    197s] (I)      ============  Phase 1d Route ============
[11/28 05:45:12    197s] (I)      Usage: 5832 = (2231 H, 3601 V) = (0.06% H, 0.10% V) = (3.815e+03um H, 6.158e+03um V)
[11/28 05:45:12    197s] (I)      
[11/28 05:45:12    197s] (I)      ============  Phase 1e Route ============
[11/28 05:45:12    197s] (I)      Usage: 5832 = (2231 H, 3601 V) = (0.06% H, 0.10% V) = (3.815e+03um H, 6.158e+03um V)
[11/28 05:45:12    197s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.972720e+03um
[11/28 05:45:12    197s] (I)      
[11/28 05:45:12    197s] (I)      ============  Phase 1f Route ============
[11/28 05:45:12    197s] (I)      Usage: 5832 = (2231 H, 3601 V) = (0.06% H, 0.10% V) = (3.815e+03um H, 6.158e+03um V)
[11/28 05:45:12    197s] (I)      
[11/28 05:45:12    197s] (I)      ============  Phase 1g Route ============
[11/28 05:45:12    197s] (I)      Usage: 5815 = (2219 H, 3596 V) = (0.06% H, 0.10% V) = (3.794e+03um H, 6.149e+03um V)
[11/28 05:45:12    197s] (I)      #Nets         : 4
[11/28 05:45:12    197s] (I)      #Relaxed nets : 4
[11/28 05:45:12    197s] (I)      Wire length   : 0
[11/28 05:45:12    197s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 8]
[11/28 05:45:12    197s] (I)      
[11/28 05:45:12    197s] (I)      ============  Phase 1h Route ============
[11/28 05:45:12    197s] (I)      Usage: 5815 = (2219 H, 3596 V) = (0.06% H, 0.10% V) = (3.794e+03um H, 6.149e+03um V)
[11/28 05:45:12    197s] (I)      total 2D Cap : 11455644 = (5909976 H, 5545668 V)
[11/28 05:45:12    197s] [NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 8]
[11/28 05:45:12    197s] (I)      
[11/28 05:45:12    197s] (I)      ============  Phase 1a Route ============
[11/28 05:45:12    197s] (I)      Usage: 6344 = (2440 H, 3904 V) = (0.04% H, 0.07% V) = (4.172e+03um H, 6.676e+03um V)
[11/28 05:45:12    197s] (I)      
[11/28 05:45:12    197s] (I)      ============  Phase 1b Route ============
[11/28 05:45:12    197s] (I)      Usage: 6344 = (2440 H, 3904 V) = (0.04% H, 0.07% V) = (4.172e+03um H, 6.676e+03um V)
[11/28 05:45:12    197s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.084824e+04um
[11/28 05:45:12    197s] (I)      
[11/28 05:45:12    197s] (I)      ============  Phase 1c Route ============
[11/28 05:45:12    197s] (I)      Usage: 6344 = (2440 H, 3904 V) = (0.04% H, 0.07% V) = (4.172e+03um H, 6.676e+03um V)
[11/28 05:45:12    197s] (I)      
[11/28 05:45:12    197s] (I)      ============  Phase 1d Route ============
[11/28 05:45:12    197s] (I)      Usage: 6344 = (2440 H, 3904 V) = (0.04% H, 0.07% V) = (4.172e+03um H, 6.676e+03um V)
[11/28 05:45:12    197s] (I)      
[11/28 05:45:12    197s] (I)      ============  Phase 1e Route ============
[11/28 05:45:12    197s] (I)      Usage: 6344 = (2440 H, 3904 V) = (0.04% H, 0.07% V) = (4.172e+03um H, 6.676e+03um V)
[11/28 05:45:12    198s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.084824e+04um
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1f Route ============
[11/28 05:45:12    198s] (I)      Usage: 6344 = (2440 H, 3904 V) = (0.04% H, 0.07% V) = (4.172e+03um H, 6.676e+03um V)
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1g Route ============
[11/28 05:45:12    198s] (I)      Usage: 6327 = (2428 H, 3899 V) = (0.04% H, 0.07% V) = (4.152e+03um H, 6.667e+03um V)
[11/28 05:45:12    198s] (I)      #Nets         : 4
[11/28 05:45:12    198s] (I)      #Relaxed nets : 4
[11/28 05:45:12    198s] (I)      Wire length   : 0
[11/28 05:45:12    198s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 10]
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1h Route ============
[11/28 05:45:12    198s] (I)      Usage: 6327 = (2428 H, 3899 V) = (0.04% H, 0.07% V) = (4.152e+03um H, 6.667e+03um V)
[11/28 05:45:12    198s] (I)      total 2D Cap : 14174724 = (7880724 H, 6294000 V)
[11/28 05:45:12    198s] [NR-eGR] Layer group 4: route 4 net(s) in layer range [3, 10]
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1a Route ============
[11/28 05:45:12    198s] (I)      Usage: 6856 = (2649 H, 4207 V) = (0.03% H, 0.07% V) = (4.530e+03um H, 7.194e+03um V)
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1b Route ============
[11/28 05:45:12    198s] (I)      Usage: 6856 = (2649 H, 4207 V) = (0.03% H, 0.07% V) = (4.530e+03um H, 7.194e+03um V)
[11/28 05:45:12    198s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.172376e+04um
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1c Route ============
[11/28 05:45:12    198s] (I)      Usage: 6856 = (2649 H, 4207 V) = (0.03% H, 0.07% V) = (4.530e+03um H, 7.194e+03um V)
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1d Route ============
[11/28 05:45:12    198s] (I)      Usage: 6856 = (2649 H, 4207 V) = (0.03% H, 0.07% V) = (4.530e+03um H, 7.194e+03um V)
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1e Route ============
[11/28 05:45:12    198s] (I)      Usage: 6856 = (2649 H, 4207 V) = (0.03% H, 0.07% V) = (4.530e+03um H, 7.194e+03um V)
[11/28 05:45:12    198s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.172376e+04um
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1f Route ============
[11/28 05:45:12    198s] (I)      Usage: 6856 = (2649 H, 4207 V) = (0.03% H, 0.07% V) = (4.530e+03um H, 7.194e+03um V)
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1g Route ============
[11/28 05:45:12    198s] (I)      Usage: 6839 = (2637 H, 4202 V) = (0.03% H, 0.07% V) = (4.509e+03um H, 7.185e+03um V)
[11/28 05:45:12    198s] (I)      #Nets         : 4
[11/28 05:45:12    198s] (I)      #Relaxed nets : 4
[11/28 05:45:12    198s] (I)      Wire length   : 0
[11/28 05:45:12    198s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 11]
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1h Route ============
[11/28 05:45:12    198s] (I)      Usage: 6839 = (2637 H, 4202 V) = (0.03% H, 0.07% V) = (4.509e+03um H, 7.185e+03um V)
[11/28 05:45:12    198s] (I)      total 2D Cap : 14962547 = (8668547 H, 6294000 V)
[11/28 05:45:12    198s] [NR-eGR] Layer group 5: route 4 net(s) in layer range [3, 11]
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1a Route ============
[11/28 05:45:12    198s] (I)      Usage: 7368 = (2858 H, 4510 V) = (0.03% H, 0.07% V) = (4.887e+03um H, 7.712e+03um V)
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1b Route ============
[11/28 05:45:12    198s] (I)      Usage: 7368 = (2858 H, 4510 V) = (0.03% H, 0.07% V) = (4.887e+03um H, 7.712e+03um V)
[11/28 05:45:12    198s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.259928e+04um
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1c Route ============
[11/28 05:45:12    198s] (I)      Usage: 7368 = (2858 H, 4510 V) = (0.03% H, 0.07% V) = (4.887e+03um H, 7.712e+03um V)
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1d Route ============
[11/28 05:45:12    198s] (I)      Usage: 7368 = (2858 H, 4510 V) = (0.03% H, 0.07% V) = (4.887e+03um H, 7.712e+03um V)
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1e Route ============
[11/28 05:45:12    198s] (I)      Usage: 7368 = (2858 H, 4510 V) = (0.03% H, 0.07% V) = (4.887e+03um H, 7.712e+03um V)
[11/28 05:45:12    198s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.259928e+04um
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1f Route ============
[11/28 05:45:12    198s] (I)      Usage: 7368 = (2858 H, 4510 V) = (0.03% H, 0.07% V) = (4.887e+03um H, 7.712e+03um V)
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1g Route ============
[11/28 05:45:12    198s] (I)      Usage: 7351 = (2846 H, 4505 V) = (0.03% H, 0.07% V) = (4.867e+03um H, 7.704e+03um V)
[11/28 05:45:12    198s] (I)      #Nets         : 4
[11/28 05:45:12    198s] (I)      #Relaxed nets : 4
[11/28 05:45:12    198s] (I)      Wire length   : 0
[11/28 05:45:12    198s] [NR-eGR] Create a new net group with 4 nets and layer range [2, 11]
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1h Route ============
[11/28 05:45:12    198s] (I)      Usage: 7351 = (2846 H, 4505 V) = (0.03% H, 0.07% V) = (4.867e+03um H, 7.704e+03um V)
[11/28 05:45:12    198s] (I)      total 2D Cap : 16791625 = (8668547 H, 8123078 V)
[11/28 05:45:12    198s] [NR-eGR] Layer group 6: route 4 net(s) in layer range [2, 11]
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1a Route ============
[11/28 05:45:12    198s] (I)      Usage: 8395 = (3280 H, 5115 V) = (0.04% H, 0.06% V) = (5.609e+03um H, 8.747e+03um V)
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1b Route ============
[11/28 05:45:12    198s] (I)      Usage: 8395 = (3280 H, 5115 V) = (0.04% H, 0.06% V) = (5.609e+03um H, 8.747e+03um V)
[11/28 05:45:12    198s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.435545e+04um
[11/28 05:45:12    198s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/28 05:45:12    198s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1c Route ============
[11/28 05:45:12    198s] (I)      Usage: 8395 = (3280 H, 5115 V) = (0.04% H, 0.06% V) = (5.609e+03um H, 8.747e+03um V)
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1d Route ============
[11/28 05:45:12    198s] (I)      Usage: 8395 = (3280 H, 5115 V) = (0.04% H, 0.06% V) = (5.609e+03um H, 8.747e+03um V)
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1e Route ============
[11/28 05:45:12    198s] (I)      Usage: 8395 = (3280 H, 5115 V) = (0.04% H, 0.06% V) = (5.609e+03um H, 8.747e+03um V)
[11/28 05:45:12    198s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.435545e+04um
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1f Route ============
[11/28 05:45:12    198s] (I)      Usage: 8395 = (3280 H, 5115 V) = (0.04% H, 0.06% V) = (5.609e+03um H, 8.747e+03um V)
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1g Route ============
[11/28 05:45:12    198s] (I)      Usage: 8393 = (3279 H, 5114 V) = (0.04% H, 0.06% V) = (5.607e+03um H, 8.745e+03um V)
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] (I)      ============  Phase 1h Route ============
[11/28 05:45:12    198s] (I)      Usage: 8393 = (3279 H, 5114 V) = (0.04% H, 0.06% V) = (5.607e+03um H, 8.745e+03um V)
[11/28 05:45:12    198s] (I)      
[11/28 05:45:12    198s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 05:45:12    198s] [NR-eGR]                        OverCon            
[11/28 05:45:12    198s] [NR-eGR]                         #Gcell     %Gcell
[11/28 05:45:12    198s] [NR-eGR]        Layer             (1-0)    OverCon
[11/28 05:45:12    198s] [NR-eGR] ----------------------------------------------
[11/28 05:45:12    198s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:12    198s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:12    198s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:12    198s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:12    198s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:12    198s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:12    198s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:12    198s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:12    198s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:12    198s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:12    198s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:12    198s] [NR-eGR] ----------------------------------------------
[11/28 05:45:12    198s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/28 05:45:12    198s] [NR-eGR] 
[11/28 05:45:12    198s] (I)      Finished Global Routing ( CPU: 0.41 sec, Real: 0.41 sec, Curr Mem: 1696.36 MB )
[11/28 05:45:12    198s] (I)      total 2D Cap : 16793823 = (8668643 H, 8125180 V)
[11/28 05:45:12    198s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/28 05:45:12    198s] (I)      ============= Track Assignment ============
[11/28 05:45:12    198s] (I)      Started Track Assignment (1T) ( Curr Mem: 1696.36 MB )
[11/28 05:45:12    198s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/28 05:45:12    198s] (I)      Run Multi-thread track assignment
[11/28 05:45:12    198s] (I)      Finished Track Assignment (1T) ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1707.38 MB )
[11/28 05:45:12    198s] (I)      Started Export ( Curr Mem: 1707.38 MB )
[11/28 05:45:12    198s] [NR-eGR]                  Length (um)   Vias 
[11/28 05:45:12    198s] [NR-eGR] ------------------------------------
[11/28 05:45:12    198s] [NR-eGR]  Metal1   (1H)             0   5187 
[11/28 05:45:12    198s] [NR-eGR]  Metal2   (2V)          6587   6450 
[11/28 05:45:12    198s] [NR-eGR]  Metal3   (3H)          6385   1092 
[11/28 05:45:12    198s] [NR-eGR]  Metal4   (4V)          2015      8 
[11/28 05:45:12    198s] [NR-eGR]  Metal5   (5H)           141      0 
[11/28 05:45:12    198s] [NR-eGR]  Metal6   (6V)             0      0 
[11/28 05:45:12    198s] [NR-eGR]  Metal7   (7H)             0      0 
[11/28 05:45:12    198s] [NR-eGR]  Metal8   (8V)             0      0 
[11/28 05:45:12    198s] [NR-eGR]  Metal9   (9H)             0      0 
[11/28 05:45:12    198s] [NR-eGR]  Metal10  (10V)            0      0 
[11/28 05:45:12    198s] [NR-eGR]  Metal11  (11H)            0      0 
[11/28 05:45:12    198s] [NR-eGR] ------------------------------------
[11/28 05:45:12    198s] [NR-eGR]           Total        15128  12737 
[11/28 05:45:12    198s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:45:12    198s] [NR-eGR] Total half perimeter of net bounding box: 6678um
[11/28 05:45:12    198s] [NR-eGR] Total length: 15128um, number of vias: 12737
[11/28 05:45:12    198s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:45:12    198s] [NR-eGR] Total eGR-routed clock nets wire length: 10001um, number of vias: 8747
[11/28 05:45:12    198s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:45:12    198s] [NR-eGR] Report for selected net(s) only.
[11/28 05:45:12    198s] [NR-eGR]                  Length (um)  Vias 
[11/28 05:45:12    198s] [NR-eGR] -----------------------------------
[11/28 05:45:12    198s] [NR-eGR]  Metal1   (1H)             0  3597 
[11/28 05:45:12    198s] [NR-eGR]  Metal2   (2V)          4202  4109 
[11/28 05:45:12    198s] [NR-eGR]  Metal3   (3H)          3890  1039 
[11/28 05:45:12    198s] [NR-eGR]  Metal4   (4V)          1892     2 
[11/28 05:45:12    198s] [NR-eGR]  Metal5   (5H)            17     0 
[11/28 05:45:12    198s] [NR-eGR]  Metal6   (6V)             0     0 
[11/28 05:45:12    198s] [NR-eGR]  Metal7   (7H)             0     0 
[11/28 05:45:12    198s] [NR-eGR]  Metal8   (8V)             0     0 
[11/28 05:45:12    198s] [NR-eGR]  Metal9   (9H)             0     0 
[11/28 05:45:12    198s] [NR-eGR]  Metal10  (10V)            0     0 
[11/28 05:45:12    198s] [NR-eGR]  Metal11  (11H)            0     0 
[11/28 05:45:12    198s] [NR-eGR] -----------------------------------
[11/28 05:45:12    198s] [NR-eGR]           Total        10001  8747 
[11/28 05:45:12    198s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:45:12    198s] [NR-eGR] Total half perimeter of net bounding box: 2708um
[11/28 05:45:12    198s] [NR-eGR] Total length: 10001um, number of vias: 8747
[11/28 05:45:12    198s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:45:12    198s] [NR-eGR] Total routed clock nets wire length: 10001um, number of vias: 8747
[11/28 05:45:12    198s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:45:12    198s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1707.38 MB )
[11/28 05:45:12    198s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.99 sec, Real: 0.99 sec, Curr Mem: 1692.38 MB )
[11/28 05:45:12    198s] (I)      ====================================== Runtime Summary ======================================
[11/28 05:45:12    198s] (I)       Step                                          %       Start      Finish      Real       CPU 
[11/28 05:45:12    198s] (I)      ---------------------------------------------------------------------------------------------
[11/28 05:45:12    198s] (I)       Early Global Route kernel               100.00%  148.91 sec  149.89 sec  0.99 sec  0.99 sec 
[11/28 05:45:12    198s] (I)       +-Import and model                       32.58%  148.91 sec  149.23 sec  0.32 sec  0.33 sec 
[11/28 05:45:12    198s] (I)       | +-Create place DB                       1.20%  148.91 sec  148.92 sec  0.01 sec  0.01 sec 
[11/28 05:45:12    198s] (I)       | | +-Import place data                   1.18%  148.91 sec  148.92 sec  0.01 sec  0.01 sec 
[11/28 05:45:12    198s] (I)       | | | +-Read instances and placement      0.50%  148.91 sec  148.92 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | +-Read nets                         0.63%  148.92 sec  148.92 sec  0.01 sec  0.01 sec 
[11/28 05:45:12    198s] (I)       | +-Create route DB                      27.35%  148.92 sec  149.19 sec  0.27 sec  0.28 sec 
[11/28 05:45:12    198s] (I)       | | +-Import route data (1T)             27.15%  148.93 sec  149.19 sec  0.27 sec  0.28 sec 
[11/28 05:45:12    198s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.32%  148.93 sec  148.93 sec  0.00 sec  0.01 sec 
[11/28 05:45:12    198s] (I)       | | | | +-Read routing blockages          0.00%  148.93 sec  148.93 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | | +-Read instance blockages         0.10%  148.93 sec  148.93 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | | +-Read PG blockages               0.04%  148.93 sec  148.93 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | | +-Read clock blockages            0.00%  148.93 sec  148.93 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | | +-Read other blockages            0.00%  148.93 sec  148.93 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | | +-Read halo blockages             0.00%  148.93 sec  148.93 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | | +-Read boundary cut boxes         0.00%  148.93 sec  148.93 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | +-Read blackboxes                   0.00%  148.93 sec  148.93 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | +-Read prerouted                    0.03%  148.93 sec  148.93 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | +-Read unlegalized nets             0.02%  148.93 sec  148.93 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | +-Read nets                         0.05%  148.93 sec  148.93 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | +-Set up via pillars                0.00%  148.93 sec  148.93 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | +-Initialize 3D grid graph          2.53%  148.94 sec  148.96 sec  0.02 sec  0.02 sec 
[11/28 05:45:12    198s] (I)       | | | +-Model blockage capacity          23.47%  148.96 sec  149.19 sec  0.23 sec  0.24 sec 
[11/28 05:45:12    198s] (I)       | | | | +-Initialize 3D capacity         21.60%  148.96 sec  149.17 sec  0.21 sec  0.22 sec 
[11/28 05:45:12    198s] (I)       | | | +-Move terms for access (1T)        0.17%  149.19 sec  149.19 sec  0.00 sec  0.01 sec 
[11/28 05:45:12    198s] (I)       | +-Read aux data                         0.00%  149.19 sec  149.19 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | +-Others data preparation               0.12%  149.19 sec  149.20 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | +-Create route kernel                   3.73%  149.20 sec  149.23 sec  0.04 sec  0.03 sec 
[11/28 05:45:12    198s] (I)       +-Global Routing                         41.87%  149.23 sec  149.65 sec  0.41 sec  0.41 sec 
[11/28 05:45:12    198s] (I)       | +-Initialization                        0.20%  149.23 sec  149.24 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | +-Net group 1                           8.54%  149.24 sec  149.32 sec  0.08 sec  0.08 sec 
[11/28 05:45:12    198s] (I)       | | +-Generate topology                   2.31%  149.24 sec  149.26 sec  0.02 sec  0.02 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1a                            0.45%  149.28 sec  149.28 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | +-Pattern routing (1T)              0.31%  149.28 sec  149.28 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1b                            0.17%  149.28 sec  149.29 sec  0.00 sec  0.01 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1c                            0.00%  149.29 sec  149.29 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1d                            0.00%  149.29 sec  149.29 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1e                            0.15%  149.29 sec  149.29 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | +-Route legalization                0.04%  149.29 sec  149.29 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | | +-Legalize Blockage Violations    0.02%  149.29 sec  149.29 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1f                            0.00%  149.29 sec  149.29 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1g                            1.03%  149.29 sec  149.30 sec  0.01 sec  0.01 sec 
[11/28 05:45:12    198s] (I)       | | | +-Post Routing                      0.98%  149.29 sec  149.30 sec  0.01 sec  0.01 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1h                            0.64%  149.30 sec  149.31 sec  0.01 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | +-Post Routing                      0.61%  149.30 sec  149.31 sec  0.01 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Layer assignment (1T)               1.38%  149.31 sec  149.32 sec  0.01 sec  0.02 sec 
[11/28 05:45:12    198s] (I)       | +-Net group 2                           3.83%  149.32 sec  149.36 sec  0.04 sec  0.03 sec 
[11/28 05:45:12    198s] (I)       | | +-Generate topology                   0.16%  149.32 sec  149.32 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1a                            0.23%  149.35 sec  149.35 sec  0.00 sec  0.01 sec 
[11/28 05:45:12    198s] (I)       | | | +-Pattern routing (1T)              0.19%  149.35 sec  149.35 sec  0.00 sec  0.01 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1b                            0.09%  149.35 sec  149.35 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1c                            0.00%  149.35 sec  149.35 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1d                            0.00%  149.35 sec  149.35 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1e                            0.10%  149.35 sec  149.35 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | +-Route legalization                0.00%  149.35 sec  149.35 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1f                            0.00%  149.35 sec  149.35 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1g                            0.20%  149.35 sec  149.36 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | +-Post Routing                      0.17%  149.35 sec  149.36 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1h                            0.15%  149.36 sec  149.36 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | +-Post Routing                      0.12%  149.36 sec  149.36 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | +-Net group 3                           4.55%  149.36 sec  149.40 sec  0.04 sec  0.06 sec 
[11/28 05:45:12    198s] (I)       | | +-Generate topology                   0.17%  149.36 sec  149.36 sec  0.00 sec  0.01 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1a                            0.23%  149.39 sec  149.40 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | +-Pattern routing (1T)              0.19%  149.39 sec  149.40 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1b                            0.08%  149.40 sec  149.40 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1c                            0.00%  149.40 sec  149.40 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1d                            0.00%  149.40 sec  149.40 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1e                            0.10%  149.40 sec  149.40 sec  0.00 sec  0.01 sec 
[11/28 05:45:12    198s] (I)       | | | +-Route legalization                0.00%  149.40 sec  149.40 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1f                            0.01%  149.40 sec  149.40 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1g                            0.20%  149.40 sec  149.40 sec  0.00 sec  0.01 sec 
[11/28 05:45:12    198s] (I)       | | | +-Post Routing                      0.17%  149.40 sec  149.40 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1h                            0.15%  149.40 sec  149.40 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | +-Post Routing                      0.12%  149.40 sec  149.40 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | +-Net group 4                           5.47%  149.40 sec  149.46 sec  0.05 sec  0.05 sec 
[11/28 05:45:12    198s] (I)       | | +-Generate topology                   0.17%  149.40 sec  149.41 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1a                            0.23%  149.45 sec  149.45 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | +-Pattern routing (1T)              0.19%  149.45 sec  149.45 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1b                            0.09%  149.45 sec  149.45 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1c                            0.00%  149.45 sec  149.45 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1d                            0.00%  149.45 sec  149.45 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1e                            0.10%  149.45 sec  149.45 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | +-Route legalization                0.00%  149.45 sec  149.45 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1f                            0.00%  149.45 sec  149.45 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1g                            0.20%  149.45 sec  149.46 sec  0.00 sec  0.01 sec 
[11/28 05:45:12    198s] (I)       | | | +-Post Routing                      0.18%  149.45 sec  149.46 sec  0.00 sec  0.01 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1h                            0.15%  149.46 sec  149.46 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | +-Post Routing                      0.12%  149.46 sec  149.46 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | +-Net group 5                           6.02%  149.46 sec  149.52 sec  0.06 sec  0.05 sec 
[11/28 05:45:12    198s] (I)       | | +-Generate topology                   0.16%  149.46 sec  149.46 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1a                            0.23%  149.51 sec  149.51 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | +-Pattern routing (1T)              0.19%  149.51 sec  149.51 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1b                            0.09%  149.51 sec  149.51 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1c                            0.00%  149.51 sec  149.51 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1d                            0.00%  149.51 sec  149.51 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1e                            0.10%  149.51 sec  149.51 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | +-Route legalization                0.00%  149.51 sec  149.51 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1f                            0.00%  149.51 sec  149.51 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1g                            0.21%  149.51 sec  149.52 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | +-Post Routing                      0.17%  149.51 sec  149.52 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1h                            0.15%  149.52 sec  149.52 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | +-Post Routing                      0.12%  149.52 sec  149.52 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | +-Net group 6                           9.11%  149.52 sec  149.61 sec  0.09 sec  0.10 sec 
[11/28 05:45:12    198s] (I)       | | +-Generate topology                   0.00%  149.52 sec  149.52 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1a                            0.44%  149.57 sec  149.58 sec  0.00 sec  0.01 sec 
[11/28 05:45:12    198s] (I)       | | | +-Pattern routing (1T)              0.18%  149.57 sec  149.57 sec  0.00 sec  0.01 sec 
[11/28 05:45:12    198s] (I)       | | | +-Add via demand to 2D              0.20%  149.57 sec  149.58 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1b                            0.09%  149.58 sec  149.58 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1c                            0.00%  149.58 sec  149.58 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1d                            0.00%  149.58 sec  149.58 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1e                            0.10%  149.58 sec  149.58 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | +-Route legalization                0.00%  149.58 sec  149.58 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1f                            0.00%  149.58 sec  149.58 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1g                            0.15%  149.58 sec  149.58 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | +-Post Routing                      0.13%  149.58 sec  149.58 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Phase 1h                            0.15%  149.58 sec  149.58 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | | +-Post Routing                      0.12%  149.58 sec  149.58 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Layer assignment (1T)               0.13%  149.61 sec  149.61 sec  0.00 sec  0.01 sec 
[11/28 05:45:12    198s] (I)       +-Export 3D cong map                      8.18%  149.65 sec  149.73 sec  0.08 sec  0.08 sec 
[11/28 05:45:12    198s] (I)       | +-Export 2D cong map                    0.70%  149.72 sec  149.73 sec  0.01 sec  0.01 sec 
[11/28 05:45:12    198s] (I)       +-Extract Global 3D Wires                 0.01%  149.73 sec  149.73 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       +-Track Assignment (1T)                  13.65%  149.73 sec  149.86 sec  0.13 sec  0.13 sec 
[11/28 05:45:12    198s] (I)       | +-Initialization                        0.01%  149.73 sec  149.73 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | +-Track Assignment Kernel              13.53%  149.73 sec  149.86 sec  0.13 sec  0.13 sec 
[11/28 05:45:12    198s] (I)       | +-Free Memory                           0.00%  149.86 sec  149.86 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       +-Export                                  2.07%  149.86 sec  149.88 sec  0.02 sec  0.02 sec 
[11/28 05:45:12    198s] (I)       | +-Export DB wires                       0.63%  149.86 sec  149.87 sec  0.01 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Export all nets                     0.51%  149.86 sec  149.87 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | | +-Set wire vias                       0.06%  149.87 sec  149.87 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | +-Report wirelength                     0.86%  149.87 sec  149.88 sec  0.01 sec  0.02 sec 
[11/28 05:45:12    198s] (I)       | +-Update net boxes                      0.49%  149.88 sec  149.88 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       | +-Update timing                         0.00%  149.88 sec  149.88 sec  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)       +-Postprocess design                      0.62%  149.88 sec  149.89 sec  0.01 sec  0.00 sec 
[11/28 05:45:12    198s] (I)      ===================== Summary by functions =====================
[11/28 05:45:12    198s] (I)       Lv  Step                                 %      Real       CPU 
[11/28 05:45:12    198s] (I)      ----------------------------------------------------------------
[11/28 05:45:12    198s] (I)        0  Early Global Route kernel      100.00%  0.99 sec  0.99 sec 
[11/28 05:45:12    198s] (I)        1  Global Routing                  41.87%  0.41 sec  0.41 sec 
[11/28 05:45:12    198s] (I)        1  Import and model                32.58%  0.32 sec  0.33 sec 
[11/28 05:45:12    198s] (I)        1  Track Assignment (1T)           13.65%  0.13 sec  0.13 sec 
[11/28 05:45:12    198s] (I)        1  Export 3D cong map               8.18%  0.08 sec  0.08 sec 
[11/28 05:45:12    198s] (I)        1  Export                           2.07%  0.02 sec  0.02 sec 
[11/28 05:45:12    198s] (I)        1  Postprocess design               0.62%  0.01 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        2  Create route DB                 27.35%  0.27 sec  0.28 sec 
[11/28 05:45:12    198s] (I)        2  Track Assignment Kernel         13.53%  0.13 sec  0.13 sec 
[11/28 05:45:12    198s] (I)        2  Net group 6                      9.11%  0.09 sec  0.10 sec 
[11/28 05:45:12    198s] (I)        2  Net group 1                      8.54%  0.08 sec  0.08 sec 
[11/28 05:45:12    198s] (I)        2  Net group 5                      6.02%  0.06 sec  0.05 sec 
[11/28 05:45:12    198s] (I)        2  Net group 4                      5.47%  0.05 sec  0.05 sec 
[11/28 05:45:12    198s] (I)        2  Net group 3                      4.55%  0.04 sec  0.06 sec 
[11/28 05:45:12    198s] (I)        2  Net group 2                      3.83%  0.04 sec  0.03 sec 
[11/28 05:45:12    198s] (I)        2  Create route kernel              3.73%  0.04 sec  0.03 sec 
[11/28 05:45:12    198s] (I)        2  Create place DB                  1.20%  0.01 sec  0.01 sec 
[11/28 05:45:12    198s] (I)        2  Report wirelength                0.86%  0.01 sec  0.02 sec 
[11/28 05:45:12    198s] (I)        2  Export 2D cong map               0.70%  0.01 sec  0.01 sec 
[11/28 05:45:12    198s] (I)        2  Export DB wires                  0.63%  0.01 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        2  Update net boxes                 0.49%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        2  Initialization                   0.20%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        2  Others data preparation          0.12%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        3  Import route data (1T)          27.15%  0.27 sec  0.28 sec 
[11/28 05:45:12    198s] (I)        3  Generate topology                2.97%  0.03 sec  0.03 sec 
[11/28 05:45:12    198s] (I)        3  Phase 1g                         1.99%  0.02 sec  0.03 sec 
[11/28 05:45:12    198s] (I)        3  Phase 1a                         1.82%  0.02 sec  0.02 sec 
[11/28 05:45:12    198s] (I)        3  Layer assignment (1T)            1.51%  0.01 sec  0.03 sec 
[11/28 05:45:12    198s] (I)        3  Phase 1h                         1.38%  0.01 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        3  Import place data                1.18%  0.01 sec  0.01 sec 
[11/28 05:45:12    198s] (I)        3  Phase 1e                         0.65%  0.01 sec  0.01 sec 
[11/28 05:45:12    198s] (I)        3  Phase 1b                         0.62%  0.01 sec  0.01 sec 
[11/28 05:45:12    198s] (I)        3  Export all nets                  0.51%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        3  Set wire vias                    0.06%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        3  Phase 1f                         0.02%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        3  Phase 1c                         0.02%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        3  Phase 1d                         0.02%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        4  Model blockage capacity         23.47%  0.23 sec  0.24 sec 
[11/28 05:45:12    198s] (I)        4  Post Routing                     3.02%  0.03 sec  0.02 sec 
[11/28 05:45:12    198s] (I)        4  Initialize 3D grid graph         2.53%  0.02 sec  0.02 sec 
[11/28 05:45:12    198s] (I)        4  Pattern routing (1T)             1.25%  0.01 sec  0.02 sec 
[11/28 05:45:12    198s] (I)        4  Read nets                        0.68%  0.01 sec  0.01 sec 
[11/28 05:45:12    198s] (I)        4  Read instances and placement     0.50%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        4  Read blockages ( Layer 2-11 )    0.32%  0.00 sec  0.01 sec 
[11/28 05:45:12    198s] (I)        4  Add via demand to 2D             0.20%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        4  Move terms for access (1T)       0.17%  0.00 sec  0.01 sec 
[11/28 05:45:12    198s] (I)        4  Route legalization               0.04%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        4  Read prerouted                   0.03%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        4  Read unlegalized nets            0.02%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        5  Initialize 3D capacity          21.60%  0.21 sec  0.22 sec 
[11/28 05:45:12    198s] (I)        5  Read instance blockages          0.10%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        5  Read PG blockages                0.04%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        5  Legalize Blockage Violations     0.02%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[11/28 05:45:12    198s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:01.1 real=0:00:01.1)
[11/28 05:45:12    198s]     Routing using eGR in eGR->NR Step done.
[11/28 05:45:12    198s]     Routing using NR in eGR->NR Step...
[11/28 05:45:12    198s] 
[11/28 05:45:12    198s] CCOPT: Preparing to route 41 clock nets with NanoRoute.
[11/28 05:45:12    198s]   All net are default rule.
[11/28 05:45:12    198s]   Preferred NanoRoute mode settings: Current
[11/28 05:45:12    198s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/28 05:45:12    198s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[11/28 05:45:12    198s] To increase the message display limit, refer to the product command reference manual.
[11/28 05:45:12    198s]       Clock detailed routing...
[11/28 05:45:12    198s]         NanoRoute...
[11/28 05:45:12    198s] % Begin globalDetailRoute (date=11/28 05:45:12, mem=1331.6M)
[11/28 05:45:12    198s] 
[11/28 05:45:12    198s] globalDetailRoute
[11/28 05:45:12    198s] 
[11/28 05:45:12    198s] #Start globalDetailRoute on Tue Nov 28 05:45:12 2023
[11/28 05:45:12    198s] #
[11/28 05:45:12    198s] ### Time Record (globalDetailRoute) is installed.
[11/28 05:45:12    198s] ### Time Record (Pre Callback) is installed.
[11/28 05:45:12    198s] ### Time Record (Pre Callback) is uninstalled.
[11/28 05:45:12    198s] ### Time Record (DB Import) is installed.
[11/28 05:45:12    198s] ### Time Record (Timing Data Generation) is installed.
[11/28 05:45:12    198s] ### Time Record (Timing Data Generation) is uninstalled.
[11/28 05:45:12    198s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:45:12    198s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:45:12    198s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_nrst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:45:12    198s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_nrst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:45:12    198s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_rx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:45:12    198s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_rx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:45:12    198s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_tx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:45:12    198s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_tx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:45:12    198s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vdd_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:45:12    198s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vdd_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:45:12    198s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vdd_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:45:12    198s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vdd_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:45:12    198s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vss_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:45:12    198s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vss_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:45:12    198s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vss_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:45:12    198s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vss_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:45:12    198s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance NE is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:45:12    198s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance NE is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:45:12    198s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance NW is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:45:12    198s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance NW is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:45:12    198s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[11/28 05:45:12    198s] #To increase the message display limit, refer to the product command reference manual.
[11/28 05:45:12    198s] ### Net info: total nets: 4661
[11/28 05:45:12    198s] ### Net info: dirty nets: 0
[11/28 05:45:12    198s] ### Net info: marked as disconnected nets: 0
[11/28 05:45:12    198s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=41)
[11/28 05:45:12    198s] #num needed restored net=0
[11/28 05:45:12    198s] #need_extraction net=0 (total=4661)
[11/28 05:45:12    198s] ### Net info: fully routed nets: 40
[11/28 05:45:12    198s] ### Net info: trivial (< 2 pins) nets: 4143
[11/28 05:45:12    198s] ### Net info: unrouted nets: 478
[11/28 05:45:12    198s] ### Net info: re-extraction nets: 0
[11/28 05:45:12    198s] ### Net info: selected nets: 41
[11/28 05:45:12    198s] ### Net info: ignored nets: 0
[11/28 05:45:12    198s] ### Net info: skip routing nets: 0
[11/28 05:45:12    198s] ### import design signature (5): route=1242731747 fixed_route=1979050726 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1840099915 dirty_area=0 del_dirty_area=0 cell=1282364807 placement=2046718270 pin_access=1 inst_pattern=1
[11/28 05:45:12    198s] ### Time Record (DB Import) is uninstalled.
[11/28 05:45:12    198s] #NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
[11/28 05:45:12    198s] #Wire/Via statistics before line assignment ...
[11/28 05:45:12    198s] #Total number of nets with non-default rule or having extra spacing = 41
[11/28 05:45:12    198s] #Total wire length = 10001 um.
[11/28 05:45:12    198s] #Total half perimeter of net bounding box = 2750 um.
[11/28 05:45:12    198s] #Total wire length on LAYER Metal1 = 0 um.
[11/28 05:45:12    198s] #Total wire length on LAYER Metal2 = 4202 um.
[11/28 05:45:12    198s] #Total wire length on LAYER Metal3 = 3890 um.
[11/28 05:45:12    198s] #Total wire length on LAYER Metal4 = 1892 um.
[11/28 05:45:12    198s] #Total wire length on LAYER Metal5 = 17 um.
[11/28 05:45:12    198s] #Total wire length on LAYER Metal6 = 0 um.
[11/28 05:45:12    198s] #Total wire length on LAYER Metal7 = 0 um.
[11/28 05:45:12    198s] #Total wire length on LAYER Metal8 = 0 um.
[11/28 05:45:12    198s] #Total wire length on LAYER Metal9 = 0 um.
[11/28 05:45:12    198s] #Total wire length on LAYER Metal10 = 0 um.
[11/28 05:45:12    198s] #Total wire length on LAYER Metal11 = 0 um.
[11/28 05:45:12    198s] #Total number of vias = 8747
[11/28 05:45:12    198s] #Up-Via Summary (total 8747):
[11/28 05:45:12    198s] #           
[11/28 05:45:12    198s] #-----------------------
[11/28 05:45:12    198s] # Metal1           3597
[11/28 05:45:12    198s] # Metal2           4109
[11/28 05:45:12    198s] # Metal3           1039
[11/28 05:45:12    198s] # Metal4              2
[11/28 05:45:12    198s] #-----------------------
[11/28 05:45:12    198s] #                  8747 
[11/28 05:45:12    198s] #
[11/28 05:45:12    198s] ### Time Record (Data Preparation) is installed.
[11/28 05:45:12    198s] #Start routing data preparation on Tue Nov 28 05:45:12 2023
[11/28 05:45:12    198s] #
[11/28 05:45:13    198s] #Minimum voltage of a net in the design = 0.000.
[11/28 05:45:13    198s] #Maximum voltage of a net in the design = 1.320.
[11/28 05:45:13    198s] #Voltage range [0.000 - 1.320] has 4659 nets.
[11/28 05:45:13    198s] #Voltage range [0.900 - 1.320] has 1 net.
[11/28 05:45:13    198s] #Voltage range [0.000 - 0.000] has 1 net.
[11/28 05:45:13    198s] #Build and mark too close pins for the same net.
[11/28 05:45:13    198s] ### Time Record (Cell Pin Access) is installed.
[11/28 05:45:13    198s] #Initial pin access analysis.
[11/28 05:45:15    201s] #Detail pin access analysis.
[11/28 05:45:15    201s] ### Time Record (Cell Pin Access) is uninstalled.
[11/28 05:45:15    201s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[11/28 05:45:15    201s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/28 05:45:15    201s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/28 05:45:15    201s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/28 05:45:15    201s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/28 05:45:15    201s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/28 05:45:15    201s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/28 05:45:15    201s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/28 05:45:15    201s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/28 05:45:15    201s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[11/28 05:45:15    201s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[11/28 05:45:15    201s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1341.89 (MB), peak = 1381.15 (MB)
[11/28 05:45:15    201s] #Regenerating Ggrids automatically.
[11/28 05:45:15    201s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[11/28 05:45:15    201s] #Using automatically generated G-grids.
[11/28 05:45:15    201s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/28 05:45:16    202s] #Done routing data preparation.
[11/28 05:45:16    202s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1347.05 (MB), peak = 1381.15 (MB)
[11/28 05:45:16    202s] ### Time Record (Data Preparation) is uninstalled.
[11/28 05:45:16    202s] #Data initialization: cpu:00:00:04, real:00:00:04, mem:1.3 GB, peak:1.3 GB
[11/28 05:45:16    202s] 
[11/28 05:45:16    202s] Trim Metal Layers:
[11/28 05:45:16    202s] LayerId::1 widthSet size::1
[11/28 05:45:16    202s] LayerId::2 widthSet size::1
[11/28 05:45:16    202s] LayerId::3 widthSet size::1
[11/28 05:45:16    202s] LayerId::4 widthSet size::1
[11/28 05:45:16    202s] LayerId::5 widthSet size::1
[11/28 05:45:16    202s] LayerId::6 widthSet size::1
[11/28 05:45:16    202s] LayerId::7 widthSet size::1
[11/28 05:45:16    202s] LayerId::8 widthSet size::1
[11/28 05:45:16    202s] LayerId::9 widthSet size::1
[11/28 05:45:16    202s] LayerId::10 widthSet size::1
[11/28 05:45:16    202s] LayerId::11 widthSet size::1
[11/28 05:45:16    202s] Updating RC grid for preRoute extraction ...
[11/28 05:45:16    202s] eee: pegSigSF::1.070000
[11/28 05:45:16    202s] Initializing multi-corner resistance tables ...
[11/28 05:45:16    202s] eee: l::1 avDens::0.081844 usedTrk::2114.035086 availTrk::25830.000000 sigTrk::2114.035086
[11/28 05:45:16    202s] eee: l::2 avDens::0.018558 usedTrk::268.151755 availTrk::14449.500000 sigTrk::268.151755
[11/28 05:45:16    202s] eee: l::3 avDens::0.006623 usedTrk::5.960819 availTrk::900.000000 sigTrk::5.960819
[11/28 05:45:16    202s] eee: l::4 avDens::0.011519 usedTrk::149.700586 availTrk::12996.000000 sigTrk::149.700586
[11/28 05:45:16    202s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:45:16    202s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:45:16    202s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:45:16    202s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:45:16    202s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:45:16    202s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:45:16    202s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:45:16    202s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:45:16    202s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.805800 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 2.500000 ;
[11/28 05:45:16    202s] #Successfully loaded pre-route RC model
[11/28 05:45:16    202s] #Enabled timing driven Line Assignment.
[11/28 05:45:16    202s] ### Time Record (Line Assignment) is installed.
[11/28 05:45:16    202s] #
[11/28 05:45:16    202s] #Begin Line Assignment ...
[11/28 05:45:16    202s] #
[11/28 05:45:16    202s] #Begin build data ...
[11/28 05:45:16    202s] #
[11/28 05:45:16    202s] #Distribution of nets:
[11/28 05:45:16    202s] #      574 ( 0         pin),   3569 ( 1         pin),    308 ( 2         pin),
[11/28 05:45:16    202s] #       91 ( 3         pin),     38 ( 4         pin),     31 ( 5         pin),
[11/28 05:45:16    202s] #        2 ( 6         pin),      1 ( 7         pin),      2 ( 9         pin),
[11/28 05:45:16    202s] #        7 (10-19      pin),      1 (30-39      pin),     16 (90-99      pin),
[11/28 05:45:16    202s] #       20 (100-199    pin),      1 (200-299    pin),      0 (>=2000     pin).
[11/28 05:45:16    202s] #Total: 4661 nets, 40 fully global routed, 41 clocks, 41 nets have extra space,
[11/28 05:45:16    202s] #       41 nets have layer range, 41 nets have weight, 41 nets have avoid detour,
[11/28 05:45:16    202s] #       41 nets have priority.
[11/28 05:45:16    202s] #
[11/28 05:45:16    202s] #Nets in 1 layer range:
[11/28 05:45:16    202s] #   (Metal3, Metal4) :       41 ( 0.9%)
[11/28 05:45:16    202s] #
[11/28 05:45:16    202s] #41 nets selected.
[11/28 05:45:16    202s] #
[11/28 05:45:16    202s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[11/28 05:45:16    202s] #
[11/28 05:45:16    202s] #Net length summary:
[11/28 05:45:16    202s] #Layer     H-Len   V-Len         Total       #Up-Via
[11/28 05:45:16    202s] #---------------------------------------------------
[11/28 05:45:16    202s] #Metal1        0       0       0(  0%)    3597( 23%)
[11/28 05:45:16    202s] #Metal2        0    4101    4101( 41%)   10730( 70%)
[11/28 05:45:16    202s] #Metal3     3990       0    3990( 40%)    1039(  7%)
[11/28 05:45:16    202s] #Metal4        0    1892    1892( 19%)       2(  0%)
[11/28 05:45:16    202s] #Metal5       17       0      17(  0%)       0(  0%)
[11/28 05:45:16    202s] #Metal6        0       0       0(  0%)       0(  0%)
[11/28 05:45:16    202s] #Metal7        0       0       0(  0%)       0(  0%)
[11/28 05:45:16    202s] #Metal8        0       0       0(  0%)       0(  0%)
[11/28 05:45:16    202s] #Metal9        0       0       0(  0%)       0(  0%)
[11/28 05:45:16    202s] #Metal10       0       0       0(  0%)       0(  0%)
[11/28 05:45:16    202s] #Metal11       0       0       0(  0%)       0(  0%)
[11/28 05:45:16    202s] #---------------------------------------------------
[11/28 05:45:16    202s] #           4007    5993   10000         15368      
[11/28 05:45:18    204s] #
[11/28 05:45:18    204s] #Net length and overlap summary:
[11/28 05:45:18    204s] #Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[11/28 05:45:18    204s] #-----------------------------------------------------------------------------------------------
[11/28 05:45:18    204s] #Metal1        0       0       0(  0%)    3597( 40%)       0(  0%)      0(  0.0%)      0(  0.0%)
[11/28 05:45:18    204s] #Metal2        0    4767    4767( 46%)    4561( 51%)       0(  0%)      0(  0.0%)      0(  0.0%)
[11/28 05:45:18    204s] #Metal3     3784       0    3784( 36%)     771(  9%)       0(  0%)      0(  0.0%)      0(  0.0%)
[11/28 05:45:18    204s] #Metal4        0    1858    1858( 18%)       2(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[11/28 05:45:18    204s] #Metal5       17       0      17(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[11/28 05:45:18    204s] #Metal6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[11/28 05:45:18    204s] #Metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[11/28 05:45:18    204s] #Metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[11/28 05:45:18    204s] #Metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[11/28 05:45:18    204s] #Metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[11/28 05:45:18    204s] #Metal11       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[11/28 05:45:18    204s] #-----------------------------------------------------------------------------------------------
[11/28 05:45:18    204s] #           3801    6626   10428          8931             0            0              0        
[11/28 05:45:18    204s] #
[11/28 05:45:18    204s] #Line Assignment statistics:
[11/28 05:45:18    204s] #Cpu time = 00:00:01
[11/28 05:45:18    204s] #Elapsed time = 00:00:01
[11/28 05:45:18    204s] #Increased memory = 4.85 (MB)
[11/28 05:45:18    204s] #Total memory = 1363.18 (MB)
[11/28 05:45:18    204s] #Peak memory = 1381.15 (MB)
[11/28 05:45:18    204s] #End Line Assignment: cpu:00:00:01, real:00:00:01, mem:1.3 GB, peak:1.3 GB
[11/28 05:45:18    204s] #
[11/28 05:45:18    204s] #Begin assignment summary ...
[11/28 05:45:18    204s] #
[11/28 05:45:18    204s] #  Total number of segments             = 5561
[11/28 05:45:18    204s] #  Total number of overlap segments     =    0 (  0.0%)
[11/28 05:45:18    204s] #  Total number of assigned segments    = 2066 ( 37.2%)
[11/28 05:45:18    204s] #  Total number of shifted segments     =  263 (  4.7%)
[11/28 05:45:18    204s] #  Average movement of shifted segments =    5.98 tracks
[11/28 05:45:18    204s] #
[11/28 05:45:18    204s] #  Total number of overlaps             =    0
[11/28 05:45:18    204s] #  Total length of overlaps             =    0 um
[11/28 05:45:18    204s] #
[11/28 05:45:18    204s] #End assignment summary.
[11/28 05:45:18    204s] ### Time Record (Line Assignment) is uninstalled.
[11/28 05:45:18    204s] #Wire/Via statistics after line assignment ...
[11/28 05:45:18    204s] #Total number of nets with non-default rule or having extra spacing = 41
[11/28 05:45:18    204s] #Total wire length = 9286 um.
[11/28 05:45:18    204s] #Total half perimeter of net bounding box = 2756 um.
[11/28 05:45:18    204s] #Total wire length on LAYER Metal1 = 0 um.
[11/28 05:45:18    204s] #Total wire length on LAYER Metal2 = 3626 um.
[11/28 05:45:18    204s] #Total wire length on LAYER Metal3 = 3784 um.
[11/28 05:45:18    204s] #Total wire length on LAYER Metal4 = 1858 um.
[11/28 05:45:18    204s] #Total wire length on LAYER Metal5 = 17 um.
[11/28 05:45:18    204s] #Total wire length on LAYER Metal6 = 0 um.
[11/28 05:45:18    204s] #Total wire length on LAYER Metal7 = 0 um.
[11/28 05:45:18    204s] #Total wire length on LAYER Metal8 = 0 um.
[11/28 05:45:18    204s] #Total wire length on LAYER Metal9 = 0 um.
[11/28 05:45:18    204s] #Total wire length on LAYER Metal10 = 0 um.
[11/28 05:45:18    204s] #Total wire length on LAYER Metal11 = 0 um.
[11/28 05:45:18    204s] #Total number of vias = 8931
[11/28 05:45:18    204s] #Up-Via Summary (total 8931):
[11/28 05:45:18    204s] #           
[11/28 05:45:18    204s] #-----------------------
[11/28 05:45:18    204s] # Metal1           3597
[11/28 05:45:18    204s] # Metal2           4561
[11/28 05:45:18    204s] # Metal3            771
[11/28 05:45:18    204s] # Metal4              2
[11/28 05:45:18    204s] #-----------------------
[11/28 05:45:18    204s] #                  8931 
[11/28 05:45:18    204s] #
[11/28 05:45:18    204s] #Routing data preparation, pin analysis, line assignment statistics:
[11/28 05:45:18    204s] #Cpu time = 00:00:05
[11/28 05:45:18    204s] #Elapsed time = 00:00:05
[11/28 05:45:18    204s] #Increased memory = 27.88 (MB)
[11/28 05:45:18    204s] #Total memory = 1360.45 (MB)
[11/28 05:45:18    204s] #Peak memory = 1381.15 (MB)
[11/28 05:45:18    204s] #RTESIG:78da95924f4fc3300cc539f329ac6c872231a89da47f0e5c90b8029a806b55daacaa4813
[11/28 05:45:18    204s] #       94a4a07d7b22e03234a5ece8e427fb3dfbadd62f775b608457481b8f79d120dc6f0911a9
[11/28 05:45:18    204s] #       da1071794dd8c4afe75b76be5a3f3c3e113068bd1f07d34cb657379db6dd1b84711acdf0
[11/28 05:45:18    204s] #       f3820c321f5cac2f61f6ca815721c4eae2b74109c1cd0ab2576bf551027905bb56fb1443
[11/28 05:45:18    204s] #       9c8072c84613d4a0dc71a62a0efbf47bd34e6307bddab5b30e7f704e7c49999405b060df
[11/28 05:45:18    204s] #       adb6c31eb48d963f47a7d286eb62d90ee6b538189e968a989727e14827e1a28c36231f8d
[11/28 05:45:18    204s] #       29334fc725532e172f597209ecdb7cb2552938a04c5f132be4c03e787ad9580904e6436b
[11/28 05:45:18    204s] #       fad6f5c9a195885936d624a5515e2ca68290c4726031067f19e2c57fa03a059d7d0190c2
[11/28 05:45:18    204s] #       311f
[11/28 05:45:18    204s] #
[11/28 05:45:18    204s] #Skip comparing routing design signature in db-snapshot flow
[11/28 05:45:18    204s] ### Time Record (Detail Routing) is installed.
[11/28 05:45:18    204s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[11/28 05:45:18    204s] #
[11/28 05:45:18    204s] #Start Detail Routing..
[11/28 05:45:18    204s] #start initial detail routing ...
[11/28 05:45:18    204s] ### Design has 42 dirty nets
[11/28 05:45:18    204s] #   Improving pin accessing ...
[11/28 05:45:18    204s] #    elapsed time = 00:00:00, memory = 1361.05 (MB)
[11/28 05:45:24    210s] #    completing 20% with 2 violations
[11/28 05:45:24    210s] #    elapsed time = 00:00:06, memory = 1393.56 (MB)
[11/28 05:45:24    210s] #    completing 30% with 2 violations
[11/28 05:45:24    210s] #    elapsed time = 00:00:06, memory = 1393.60 (MB)
[11/28 05:45:30    216s] #    completing 40% with 2 violations
[11/28 05:45:30    216s] #    elapsed time = 00:00:12, memory = 1393.45 (MB)
[11/28 05:45:32    218s] #    completing 50% with 2 violations
[11/28 05:45:32    218s] #    elapsed time = 00:00:14, memory = 1392.38 (MB)
[11/28 05:45:32    218s] #    completing 60% with 2 violations
[11/28 05:45:32    218s] #    elapsed time = 00:00:14, memory = 1392.38 (MB)
[11/28 05:45:37    223s] #    completing 70% with 1 violations
[11/28 05:45:37    223s] #    elapsed time = 00:00:20, memory = 1393.25 (MB)
[11/28 05:45:37    223s] #    completing 80% with 1 violations
[11/28 05:45:37    223s] #    elapsed time = 00:00:20, memory = 1393.27 (MB)
[11/28 05:45:42    228s] #   Improving pin accessing ...
[11/28 05:45:42    228s] #    elapsed time = 00:00:24, memory = 1391.91 (MB)
[11/28 05:45:42    228s] #   Improving pin accessing ...
[11/28 05:45:42    228s] #    elapsed time = 00:00:25, memory = 1391.53 (MB)
[11/28 05:45:42    228s] ### Routing stats: routing = 5.80% drc-check-only = 0.24%
[11/28 05:45:42    228s] #   number of violations = 0
[11/28 05:45:42    228s] #cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1360.98 (MB), peak = 1394.12 (MB)
[11/28 05:45:42    228s] #Complete Detail Routing.
[11/28 05:45:42    228s] #Total number of nets with non-default rule or having extra spacing = 41
[11/28 05:45:42    228s] #Total wire length = 10859 um.
[11/28 05:45:42    228s] #Total half perimeter of net bounding box = 2756 um.
[11/28 05:45:42    228s] #Total wire length on LAYER Metal1 = 1 um.
[11/28 05:45:42    228s] #Total wire length on LAYER Metal2 = 2741 um.
[11/28 05:45:42    228s] #Total wire length on LAYER Metal3 = 5186 um.
[11/28 05:45:42    228s] #Total wire length on LAYER Metal4 = 2914 um.
[11/28 05:45:42    228s] #Total wire length on LAYER Metal5 = 17 um.
[11/28 05:45:42    228s] #Total wire length on LAYER Metal6 = 0 um.
[11/28 05:45:42    228s] #Total wire length on LAYER Metal7 = 0 um.
[11/28 05:45:42    228s] #Total wire length on LAYER Metal8 = 0 um.
[11/28 05:45:42    228s] #Total wire length on LAYER Metal9 = 0 um.
[11/28 05:45:42    228s] #Total wire length on LAYER Metal10 = 0 um.
[11/28 05:45:42    228s] #Total wire length on LAYER Metal11 = 0 um.
[11/28 05:45:42    228s] #Total number of vias = 8093
[11/28 05:45:42    228s] #Up-Via Summary (total 8093):
[11/28 05:45:42    228s] #           
[11/28 05:45:42    228s] #-----------------------
[11/28 05:45:42    228s] # Metal1           3598
[11/28 05:45:42    228s] # Metal2           2980
[11/28 05:45:42    228s] # Metal3           1513
[11/28 05:45:42    228s] # Metal4              2
[11/28 05:45:42    228s] #-----------------------
[11/28 05:45:42    228s] #                  8093 
[11/28 05:45:42    228s] #
[11/28 05:45:42    228s] #Total number of DRC violations = 0
[11/28 05:45:42    228s] ### Time Record (Detail Routing) is uninstalled.
[11/28 05:45:42    228s] #Cpu time = 00:00:25
[11/28 05:45:42    228s] #Elapsed time = 00:00:25
[11/28 05:45:42    228s] #Increased memory = 0.56 (MB)
[11/28 05:45:42    228s] #Total memory = 1361.00 (MB)
[11/28 05:45:42    228s] #Peak memory = 1394.12 (MB)
[11/28 05:45:42    228s] #Skip updating routing design signature in db-snapshot flow
[11/28 05:45:42    228s] #detailRoute Statistics:
[11/28 05:45:42    228s] #Cpu time = 00:00:25
[11/28 05:45:42    228s] #Elapsed time = 00:00:25
[11/28 05:45:42    228s] #Increased memory = 0.57 (MB)
[11/28 05:45:42    228s] #Total memory = 1361.01 (MB)
[11/28 05:45:42    228s] #Peak memory = 1394.12 (MB)
[11/28 05:45:42    228s] ### Time Record (DB Export) is installed.
[11/28 05:45:42    228s] ### export design design signature (10): route=62278709 fixed_route=1979050726 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2126626327 dirty_area=0 del_dirty_area=0 cell=1282364807 placement=2046718270 pin_access=1543361016 inst_pattern=1
[11/28 05:45:42    228s] #	no debugging net set
[11/28 05:45:42    228s] ### Time Record (DB Export) is uninstalled.
[11/28 05:45:42    228s] ### Time Record (Post Callback) is installed.
[11/28 05:45:42    228s] ### Time Record (Post Callback) is uninstalled.
[11/28 05:45:42    228s] #
[11/28 05:45:42    228s] #globalDetailRoute statistics:
[11/28 05:45:42    228s] #Cpu time = 00:00:30
[11/28 05:45:42    228s] #Elapsed time = 00:00:30
[11/28 05:45:42    228s] #Increased memory = 33.73 (MB)
[11/28 05:45:42    228s] #Total memory = 1365.41 (MB)
[11/28 05:45:42    228s] #Peak memory = 1394.12 (MB)
[11/28 05:45:42    228s] #Number of warnings = 21
[11/28 05:45:42    228s] #Total number of warnings = 38
[11/28 05:45:42    228s] #Number of fails = 0
[11/28 05:45:42    228s] #Total number of fails = 0
[11/28 05:45:42    228s] #Complete globalDetailRoute on Tue Nov 28 05:45:42 2023
[11/28 05:45:42    228s] #
[11/28 05:45:42    228s] ### import design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1543361016 inst_pattern=1
[11/28 05:45:42    228s] ### Time Record (globalDetailRoute) is uninstalled.
[11/28 05:45:42    228s] ### 
[11/28 05:45:42    228s] ###   Scalability Statistics
[11/28 05:45:42    228s] ### 
[11/28 05:45:42    228s] ### --------------------------------+----------------+----------------+----------------+
[11/28 05:45:42    228s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[11/28 05:45:42    228s] ### --------------------------------+----------------+----------------+----------------+
[11/28 05:45:42    228s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/28 05:45:42    228s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/28 05:45:42    228s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/28 05:45:42    228s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/28 05:45:42    228s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/28 05:45:42    228s] ###   Cell Pin Access               |        00:00:03|        00:00:03|             1.0|
[11/28 05:45:42    228s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[11/28 05:45:42    228s] ###   Detail Routing                |        00:00:25|        00:00:25|             1.0|
[11/28 05:45:42    228s] ###   Line Assignment               |        00:00:01|        00:00:01|             1.1|
[11/28 05:45:42    228s] ###   Entire Command                |        00:00:30|        00:00:30|             1.0|
[11/28 05:45:42    228s] ### --------------------------------+----------------+----------------+----------------+
[11/28 05:45:42    228s] ### 
[11/28 05:45:42    229s] % End globalDetailRoute (date=11/28 05:45:42, total cpu=0:00:30.4, real=0:00:30.0, peak res=1394.1M, current mem=1365.1M)
[11/28 05:45:42    229s]         NanoRoute done. (took cpu=0:00:30.4 real=0:00:30.3)
[11/28 05:45:42    229s]       Clock detailed routing done.
[11/28 05:45:43    229s] Skipping check of guided vs. routed net lengths.
[11/28 05:45:43    229s] Set FIXED routing status on 40 net(s)
[11/28 05:45:43    229s] Set FIXED placed status on 39 instance(s)
[11/28 05:45:43    229s]       Route Remaining Unrouted Nets...
[11/28 05:45:43    229s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[11/28 05:45:43    229s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1703.8M, EPOCH TIME: 1701150343.020580
[11/28 05:45:43    229s] All LLGs are deleted
[11/28 05:45:43    229s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1703.8M, EPOCH TIME: 1701150343.020779
[11/28 05:45:43    229s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1703.8M, EPOCH TIME: 1701150343.022351
[11/28 05:45:43    229s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:1703.8M, EPOCH TIME: 1701150343.022580
[11/28 05:45:43    229s] ### Creating LA Mngr. totSessionCpu=0:03:49 mem=1703.8M
[11/28 05:45:43    229s] ### Creating LA Mngr, finished. totSessionCpu=0:03:49 mem=1703.8M
[11/28 05:45:43    229s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1703.80 MB )
[11/28 05:45:43    229s] (I)      ==================== Layers =====================
[11/28 05:45:43    229s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:45:43    229s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/28 05:45:43    229s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:45:43    229s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/28 05:45:43    229s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/28 05:45:43    229s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/28 05:45:43    229s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/28 05:45:43    229s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/28 05:45:43    229s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/28 05:45:43    229s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/28 05:45:43    229s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/28 05:45:43    229s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/28 05:45:43    229s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/28 05:45:43    229s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/28 05:45:43    229s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/28 05:45:43    229s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/28 05:45:43    229s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/28 05:45:43    229s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/28 05:45:43    229s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/28 05:45:43    229s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/28 05:45:43    229s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/28 05:45:43    229s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/28 05:45:43    229s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/28 05:45:43    229s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/28 05:45:43    229s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/28 05:45:43    229s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:45:43    229s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/28 05:45:43    229s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/28 05:45:43    229s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/28 05:45:43    229s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/28 05:45:43    229s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/28 05:45:43    229s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/28 05:45:43    229s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/28 05:45:43    229s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/28 05:45:43    229s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/28 05:45:43    229s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/28 05:45:43    229s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/28 05:45:43    229s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/28 05:45:43    229s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/28 05:45:43    229s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/28 05:45:43    229s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:45:43    229s] (I)      Started Import and model ( Curr Mem: 1703.80 MB )
[11/28 05:45:43    229s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:45:43    229s] (I)      == Non-default Options ==
[11/28 05:45:43    229s] (I)      Maximum routing layer                              : 11
[11/28 05:45:43    229s] (I)      Number of threads                                  : 1
[11/28 05:45:43    229s] (I)      Method to set GCell size                           : row
[11/28 05:45:43    229s] (I)      Counted 1491 PG shapes. We will not process PG shapes layer by layer.
[11/28 05:45:43    229s] (I)      Use row-based GCell size
[11/28 05:45:43    229s] (I)      Use row-based GCell align
[11/28 05:45:43    229s] (I)      layer 0 area = 80000
[11/28 05:45:43    229s] (I)      layer 1 area = 80000
[11/28 05:45:43    229s] (I)      layer 2 area = 80000
[11/28 05:45:43    229s] (I)      layer 3 area = 80000
[11/28 05:45:43    229s] (I)      layer 4 area = 80000
[11/28 05:45:43    229s] (I)      layer 5 area = 80000
[11/28 05:45:43    229s] (I)      layer 6 area = 80000
[11/28 05:45:43    229s] (I)      layer 7 area = 80000
[11/28 05:45:43    229s] (I)      layer 8 area = 80000
[11/28 05:45:43    229s] (I)      layer 9 area = 400000
[11/28 05:45:43    229s] (I)      layer 10 area = 400000
[11/28 05:45:43    229s] (I)      GCell unit size   : 3420
[11/28 05:45:43    229s] (I)      GCell multiplier  : 1
[11/28 05:45:43    229s] (I)      GCell row height  : 3420
[11/28 05:45:43    229s] (I)      Actual row height : 3420
[11/28 05:45:43    229s] (I)      GCell align ref   : 580000 579880
[11/28 05:45:43    229s] [NR-eGR] Track table information for default rule: 
[11/28 05:45:43    229s] [NR-eGR] Metal1 has single uniform track structure
[11/28 05:45:43    229s] [NR-eGR] Metal2 has single uniform track structure
[11/28 05:45:43    229s] [NR-eGR] Metal3 has single uniform track structure
[11/28 05:45:43    229s] [NR-eGR] Metal4 has single uniform track structure
[11/28 05:45:43    229s] [NR-eGR] Metal5 has single uniform track structure
[11/28 05:45:43    229s] [NR-eGR] Metal6 has single uniform track structure
[11/28 05:45:43    229s] [NR-eGR] Metal7 has single uniform track structure
[11/28 05:45:43    229s] [NR-eGR] Metal8 has single uniform track structure
[11/28 05:45:43    229s] [NR-eGR] Metal9 has single uniform track structure
[11/28 05:45:43    229s] [NR-eGR] Metal10 has single uniform track structure
[11/28 05:45:43    229s] [NR-eGR] Metal11 has single uniform track structure
[11/28 05:45:43    229s] (I)      ================== Default via ===================
[11/28 05:45:43    229s] (I)      +----+------------------+------------------------+
[11/28 05:45:43    229s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[11/28 05:45:43    229s] (I)      +----+------------------+------------------------+
[11/28 05:45:43    229s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[11/28 05:45:43    229s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[11/28 05:45:43    229s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[11/28 05:45:43    229s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[11/28 05:45:43    229s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[11/28 05:45:43    229s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[11/28 05:45:43    229s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[11/28 05:45:43    229s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[11/28 05:45:43    229s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[11/28 05:45:43    229s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[11/28 05:45:43    229s] (I)      +----+------------------+------------------------+
[11/28 05:45:43    229s] [NR-eGR] Read 1101 PG shapes
[11/28 05:45:43    229s] [NR-eGR] Read 0 clock shapes
[11/28 05:45:43    229s] [NR-eGR] Read 0 other shapes
[11/28 05:45:43    229s] [NR-eGR] #Routing Blockages  : 0
[11/28 05:45:43    229s] [NR-eGR] #Instance Blockages : 508
[11/28 05:45:43    229s] [NR-eGR] #PG Blockages       : 1101
[11/28 05:45:43    229s] [NR-eGR] #Halo Blockages     : 0
[11/28 05:45:43    229s] [NR-eGR] #Boundary Blockages : 0
[11/28 05:45:43    229s] [NR-eGR] #Clock Blockages    : 0
[11/28 05:45:43    229s] [NR-eGR] #Other Blockages    : 0
[11/28 05:45:43    229s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/28 05:45:43    229s] [NR-eGR] Num Prerouted Nets = 40  Num Prerouted Wires = 8066
[11/28 05:45:43    229s] [NR-eGR] Read 518 nets ( ignored 40 )
[11/28 05:45:43    229s] (I)      early_global_route_priority property id does not exist.
[11/28 05:45:43    229s] (I)      Read Num Blocks=1609  Num Prerouted Wires=8066  Num CS=0
[11/28 05:45:43    229s] (I)      Layer 1 (V) : #blockages 1091 : #preroutes 4798
[11/28 05:45:43    229s] (I)      Layer 2 (H) : #blockages 28 : #preroutes 2929
[11/28 05:45:43    229s] (I)      Layer 3 (V) : #blockages 474 : #preroutes 338
[11/28 05:45:43    229s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 1
[11/28 05:45:43    229s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/28 05:45:43    229s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/28 05:45:43    229s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/28 05:45:43    229s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/28 05:45:43    229s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/28 05:45:43    229s] (I)      Layer 10 (H) : #blockages 16 : #preroutes 0
[11/28 05:45:43    229s] (I)      Number of ignored nets                =     40
[11/28 05:45:43    229s] (I)      Number of connected nets              =      0
[11/28 05:45:43    229s] (I)      Number of fixed nets                  =     40.  Ignored: Yes
[11/28 05:45:43    229s] (I)      Number of clock nets                  =     41.  Ignored: No
[11/28 05:45:43    229s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/28 05:45:43    229s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/28 05:45:43    229s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 05:45:43    229s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/28 05:45:43    229s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/28 05:45:43    229s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 05:45:43    229s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 05:45:43    229s] (I)      Ndr track 0 does not exist
[11/28 05:45:43    229s] (I)      Ndr track 0 does not exist
[11/28 05:45:43    229s] (I)      ---------------------Grid Graph Info--------------------
[11/28 05:45:43    229s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/28 05:45:43    229s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/28 05:45:43    229s] (I)      Site width          :   400  (dbu)
[11/28 05:45:43    229s] (I)      Row height          :  3420  (dbu)
[11/28 05:45:43    229s] (I)      GCell row height    :  3420  (dbu)
[11/28 05:45:43    229s] (I)      GCell width         :  3420  (dbu)
[11/28 05:45:43    229s] (I)      GCell height        :  3420  (dbu)
[11/28 05:45:43    229s] (I)      Grid                :   468   468    11
[11/28 05:45:43    229s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/28 05:45:43    229s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/28 05:45:43    229s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/28 05:45:43    229s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/28 05:45:43    229s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/28 05:45:43    229s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/28 05:45:43    229s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/28 05:45:43    229s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/28 05:45:43    229s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/28 05:45:43    229s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/28 05:45:43    229s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/28 05:45:43    229s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/28 05:45:43    229s] (I)      --------------------------------------------------------
[11/28 05:45:43    229s] 
[11/28 05:45:43    229s] [NR-eGR] ============ Routing rule table ============
[11/28 05:45:43    229s] [NR-eGR] Rule id: 0  Nets: 0
[11/28 05:45:43    229s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[11/28 05:45:43    229s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[11/28 05:45:43    229s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[11/28 05:45:43    229s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[11/28 05:45:43    229s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[11/28 05:45:43    229s] [NR-eGR] Rule id: 1  Nets: 474
[11/28 05:45:43    229s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/28 05:45:43    229s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/28 05:45:43    229s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/28 05:45:43    229s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:45:43    229s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:45:43    229s] [NR-eGR] ========================================
[11/28 05:45:43    229s] [NR-eGR] 
[11/28 05:45:43    229s] (I)      =============== Blocked Tracks ===============
[11/28 05:45:43    229s] (I)      +-------+---------+----------+---------------+
[11/28 05:45:43    229s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/28 05:45:43    229s] (I)      +-------+---------+----------+---------------+
[11/28 05:45:43    229s] (I)      |     1 |       0 |        0 |         0.00% |
[11/28 05:45:43    229s] (I)      |     2 | 1872000 |    41232 |         2.20% |
[11/28 05:45:43    229s] (I)      |     3 | 1970748 |     2585 |         0.13% |
[11/28 05:45:43    229s] (I)      |     4 | 1872000 |    88206 |         4.71% |
[11/28 05:45:43    229s] (I)      |     5 | 1970748 |        0 |         0.00% |
[11/28 05:45:43    229s] (I)      |     6 | 1872000 |        0 |         0.00% |
[11/28 05:45:43    229s] (I)      |     7 | 1970748 |        0 |         0.00% |
[11/28 05:45:43    229s] (I)      |     8 | 1872000 |        0 |         0.00% |
[11/28 05:45:43    229s] (I)      |     9 | 1970748 |        0 |         0.00% |
[11/28 05:45:43    229s] (I)      |    10 |  748332 |        0 |         0.00% |
[11/28 05:45:43    229s] (I)      |    11 |  788112 |      395 |         0.05% |
[11/28 05:45:43    229s] (I)      +-------+---------+----------+---------------+
[11/28 05:45:43    229s] (I)      Finished Import and model ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 1732.64 MB )
[11/28 05:45:43    229s] (I)      Reset routing kernel
[11/28 05:45:43    229s] (I)      Started Global Routing ( Curr Mem: 1732.64 MB )
[11/28 05:45:43    229s] (I)      totalPins=1592  totalGlobalPin=1555 (97.68%)
[11/28 05:45:43    229s] (I)      total 2D Cap : 16787331 = (8668582 H, 8118749 V)
[11/28 05:45:43    229s] [NR-eGR] Layer group 1: route 474 net(s) in layer range [2, 11]
[11/28 05:45:43    229s] (I)      
[11/28 05:45:43    229s] (I)      ============  Phase 1a Route ============
[11/28 05:45:43    229s] (I)      Usage: 2849 = (1496 H, 1353 V) = (0.02% H, 0.02% V) = (2.558e+03um H, 2.314e+03um V)
[11/28 05:45:43    229s] (I)      
[11/28 05:45:43    229s] (I)      ============  Phase 1b Route ============
[11/28 05:45:43    229s] (I)      Usage: 2849 = (1496 H, 1353 V) = (0.02% H, 0.02% V) = (2.558e+03um H, 2.314e+03um V)
[11/28 05:45:43    229s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.871790e+03um
[11/28 05:45:43    229s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/28 05:45:43    229s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/28 05:45:43    229s] (I)      
[11/28 05:45:43    229s] (I)      ============  Phase 1c Route ============
[11/28 05:45:43    229s] (I)      Usage: 2849 = (1496 H, 1353 V) = (0.02% H, 0.02% V) = (2.558e+03um H, 2.314e+03um V)
[11/28 05:45:43    229s] (I)      
[11/28 05:45:43    229s] (I)      ============  Phase 1d Route ============
[11/28 05:45:43    229s] (I)      Usage: 2849 = (1496 H, 1353 V) = (0.02% H, 0.02% V) = (2.558e+03um H, 2.314e+03um V)
[11/28 05:45:43    229s] (I)      
[11/28 05:45:43    229s] (I)      ============  Phase 1e Route ============
[11/28 05:45:43    229s] (I)      Usage: 2849 = (1496 H, 1353 V) = (0.02% H, 0.02% V) = (2.558e+03um H, 2.314e+03um V)
[11/28 05:45:43    229s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.871790e+03um
[11/28 05:45:43    229s] (I)      
[11/28 05:45:43    229s] (I)      ============  Phase 1l Route ============
[11/28 05:45:43    229s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/28 05:45:43    229s] (I)      Layer  2:    1827055      7151         0       31302     1837352    ( 1.68%) 
[11/28 05:45:43    229s] (I)      Layer  3:    1964392     10889         0         864     1966140    ( 0.04%) 
[11/28 05:45:43    229s] (I)      Layer  4:    1793165      5172         0       50838     1817816    ( 2.72%) 
[11/28 05:45:43    229s] (I)      Layer  5:    1966537        35         0           0     1967004    ( 0.00%) 
[11/28 05:45:43    229s] (I)      Layer  6:    1868000         0         0           0     1868654    ( 0.00%) 
[11/28 05:45:43    229s] (I)      Layer  7:    1966537         0         0           0     1967004    ( 0.00%) 
[11/28 05:45:43    229s] (I)      Layer  8:    1868000         0         0           0     1868654    ( 0.00%) 
[11/28 05:45:43    229s] (I)      Layer  9:    1966537         0         0           0     1967004    ( 0.00%) 
[11/28 05:45:43    229s] (I)      Layer 10:     746733         0         0           0      747462    ( 0.00%) 
[11/28 05:45:43    229s] (I)      Layer 11:     786140         0         0         101      786701    ( 0.01%) 
[11/28 05:45:43    229s] (I)      Total:      16753096     23247         0       83103    16793786    ( 0.49%) 
[11/28 05:45:43    229s] (I)      
[11/28 05:45:43    229s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 05:45:43    229s] [NR-eGR]                        OverCon            
[11/28 05:45:43    229s] [NR-eGR]                         #Gcell     %Gcell
[11/28 05:45:43    229s] [NR-eGR]        Layer             (1-0)    OverCon
[11/28 05:45:43    229s] [NR-eGR] ----------------------------------------------
[11/28 05:45:43    229s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:43    229s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:43    229s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:43    229s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:43    229s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:43    229s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:43    229s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:43    229s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:43    229s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:43    229s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:43    229s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/28 05:45:43    229s] [NR-eGR] ----------------------------------------------
[11/28 05:45:43    229s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/28 05:45:43    229s] [NR-eGR] 
[11/28 05:45:43    229s] (I)      Finished Global Routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1734.31 MB )
[11/28 05:45:43    229s] (I)      total 2D Cap : 16789549 = (8668662 H, 8120887 V)
[11/28 05:45:43    229s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/28 05:45:43    229s] (I)      ============= Track Assignment ============
[11/28 05:45:43    229s] (I)      Started Track Assignment (1T) ( Curr Mem: 1734.31 MB )
[11/28 05:45:43    229s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/28 05:45:43    229s] (I)      Run Multi-thread track assignment
[11/28 05:45:43    229s] (I)      Finished Track Assignment (1T) ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 1739.68 MB )
[11/28 05:45:43    229s] (I)      Started Export ( Curr Mem: 1739.68 MB )
[11/28 05:45:43    229s] [NR-eGR]                  Length (um)   Vias 
[11/28 05:45:43    229s] [NR-eGR] ------------------------------------
[11/28 05:45:43    229s] [NR-eGR]  Metal1   (1H)             1   5188 
[11/28 05:45:43    229s] [NR-eGR]  Metal2   (2V)          5143   5316 
[11/28 05:45:43    229s] [NR-eGR]  Metal3   (3H)          7828   1562 
[11/28 05:45:43    229s] [NR-eGR]  Metal4   (4V)          3033      6 
[11/28 05:45:43    229s] [NR-eGR]  Metal5   (5H)            25      0 
[11/28 05:45:43    229s] [NR-eGR]  Metal6   (6V)             0      0 
[11/28 05:45:43    229s] [NR-eGR]  Metal7   (7H)             0      0 
[11/28 05:45:43    229s] [NR-eGR]  Metal8   (8V)             0      0 
[11/28 05:45:43    229s] [NR-eGR]  Metal9   (9H)             0      0 
[11/28 05:45:43    229s] [NR-eGR]  Metal10  (10V)            0      0 
[11/28 05:45:43    229s] [NR-eGR]  Metal11  (11H)            0      0 
[11/28 05:45:43    229s] [NR-eGR] ------------------------------------
[11/28 05:45:43    229s] [NR-eGR]           Total        16030  12072 
[11/28 05:45:43    229s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:45:43    229s] [NR-eGR] Total half perimeter of net bounding box: 6678um
[11/28 05:45:43    229s] [NR-eGR] Total length: 16030um, number of vias: 12072
[11/28 05:45:43    229s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:45:43    229s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/28 05:45:43    229s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:45:43    229s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1739.68 MB )
[11/28 05:45:43    229s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.65 sec, Real: 0.65 sec, Curr Mem: 1717.68 MB )
[11/28 05:45:43    229s] (I)      ===================================== Runtime Summary ======================================
[11/28 05:45:43    229s] (I)       Step                                         %       Start      Finish      Real       CPU 
[11/28 05:45:43    229s] (I)      --------------------------------------------------------------------------------------------
[11/28 05:45:43    229s] (I)       Early Global Route kernel              100.00%  180.32 sec  180.97 sec  0.65 sec  0.65 sec 
[11/28 05:45:43    229s] (I)       +-Import and model                      42.07%  180.33 sec  180.60 sec  0.27 sec  0.27 sec 
[11/28 05:45:43    229s] (I)       | +-Create place DB                      2.02%  180.33 sec  180.34 sec  0.01 sec  0.01 sec 
[11/28 05:45:43    229s] (I)       | | +-Import place data                  1.98%  180.33 sec  180.34 sec  0.01 sec  0.01 sec 
[11/28 05:45:43    229s] (I)       | | | +-Read instances and placement     0.78%  180.33 sec  180.34 sec  0.01 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | | | +-Read nets                        1.12%  180.34 sec  180.34 sec  0.01 sec  0.01 sec 
[11/28 05:45:43    229s] (I)       | +-Create route DB                     33.64%  180.35 sec  180.56 sec  0.22 sec  0.22 sec 
[11/28 05:45:43    229s] (I)       | | +-Import route data (1T)            33.55%  180.35 sec  180.56 sec  0.22 sec  0.22 sec 
[11/28 05:45:43    229s] (I)       | | | +-Read blockages ( Layer 2-11 )    0.47%  180.35 sec  180.35 sec  0.00 sec  0.01 sec 
[11/28 05:45:43    229s] (I)       | | | | +-Read routing blockages         0.00%  180.35 sec  180.35 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | | | | +-Read instance blockages        0.15%  180.35 sec  180.35 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | | | | +-Read PG blockages              0.04%  180.35 sec  180.35 sec  0.00 sec  0.01 sec 
[11/28 05:45:43    229s] (I)       | | | | +-Read clock blockages           0.01%  180.35 sec  180.35 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | | | | +-Read other blockages           0.01%  180.35 sec  180.35 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | | | | +-Read halo blockages            0.01%  180.35 sec  180.35 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | | | | +-Read boundary cut boxes        0.00%  180.35 sec  180.35 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | | | +-Read blackboxes                  0.01%  180.35 sec  180.35 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | | | +-Read prerouted                   0.53%  180.35 sec  180.36 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | | | +-Read unlegalized nets            0.01%  180.36 sec  180.36 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | | | +-Read nets                        0.05%  180.36 sec  180.36 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | | | +-Set up via pillars               0.00%  180.36 sec  180.36 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | | | +-Initialize 3D grid graph         2.03%  180.36 sec  180.37 sec  0.01 sec  0.01 sec 
[11/28 05:45:43    229s] (I)       | | | +-Model blockage capacity         29.67%  180.37 sec  180.56 sec  0.19 sec  0.19 sec 
[11/28 05:45:43    229s] (I)       | | | | +-Initialize 3D capacity        27.99%  180.37 sec  180.55 sec  0.18 sec  0.18 sec 
[11/28 05:45:43    229s] (I)       | +-Read aux data                        0.00%  180.56 sec  180.56 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | +-Others data preparation              0.16%  180.56 sec  180.56 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | +-Create route kernel                  5.98%  180.56 sec  180.60 sec  0.04 sec  0.04 sec 
[11/28 05:45:43    229s] (I)       +-Global Routing                        23.59%  180.60 sec  180.76 sec  0.15 sec  0.15 sec 
[11/28 05:45:43    229s] (I)       | +-Initialization                       0.29%  180.60 sec  180.61 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | +-Net group 1                         12.71%  180.61 sec  180.69 sec  0.08 sec  0.08 sec 
[11/28 05:45:43    229s] (I)       | | +-Generate topology                  0.14%  180.61 sec  180.61 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | | +-Phase 1a                           1.03%  180.64 sec  180.65 sec  0.01 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | | | +-Pattern routing (1T)             0.45%  180.64 sec  180.65 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | | | +-Add via demand to 2D             0.49%  180.65 sec  180.65 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | | +-Phase 1b                           0.12%  180.65 sec  180.65 sec  0.00 sec  0.01 sec 
[11/28 05:45:43    229s] (I)       | | +-Phase 1c                           0.01%  180.65 sec  180.65 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | | +-Phase 1d                           0.00%  180.65 sec  180.65 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | | +-Phase 1e                           0.15%  180.65 sec  180.65 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | | | +-Route legalization               0.00%  180.65 sec  180.65 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | | +-Phase 1l                           5.65%  180.65 sec  180.69 sec  0.04 sec  0.03 sec 
[11/28 05:45:43    229s] (I)       | | | +-Layer assignment (1T)            1.93%  180.68 sec  180.69 sec  0.01 sec  0.01 sec 
[11/28 05:45:43    229s] (I)       | +-Clean cong LA                        0.00%  180.69 sec  180.69 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       +-Export 3D cong map                    12.24%  180.76 sec  180.84 sec  0.08 sec  0.08 sec 
[11/28 05:45:43    229s] (I)       | +-Export 2D cong map                   0.95%  180.83 sec  180.84 sec  0.01 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       +-Extract Global 3D Wires                0.02%  180.84 sec  180.84 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       +-Track Assignment (1T)                 17.71%  180.84 sec  180.95 sec  0.11 sec  0.12 sec 
[11/28 05:45:43    229s] (I)       | +-Initialization                       0.01%  180.84 sec  180.84 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | +-Track Assignment Kernel             17.52%  180.84 sec  180.95 sec  0.11 sec  0.12 sec 
[11/28 05:45:43    229s] (I)       | +-Free Memory                          0.00%  180.95 sec  180.95 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       +-Export                                 2.15%  180.95 sec  180.97 sec  0.01 sec  0.01 sec 
[11/28 05:45:43    229s] (I)       | +-Export DB wires                      0.63%  180.95 sec  180.96 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | | +-Export all nets                    0.45%  180.95 sec  180.96 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | | +-Set wire vias                      0.08%  180.96 sec  180.96 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | +-Report wirelength                    0.86%  180.96 sec  180.96 sec  0.01 sec  0.01 sec 
[11/28 05:45:43    229s] (I)       | +-Update net boxes                     0.52%  180.96 sec  180.97 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       | +-Update timing                        0.00%  180.97 sec  180.97 sec  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)       +-Postprocess design                     0.68%  180.97 sec  180.97 sec  0.00 sec  0.01 sec 
[11/28 05:45:43    229s] (I)      ===================== Summary by functions =====================
[11/28 05:45:43    229s] (I)       Lv  Step                                 %      Real       CPU 
[11/28 05:45:43    229s] (I)      ----------------------------------------------------------------
[11/28 05:45:43    229s] (I)        0  Early Global Route kernel      100.00%  0.65 sec  0.65 sec 
[11/28 05:45:43    229s] (I)        1  Import and model                42.07%  0.27 sec  0.27 sec 
[11/28 05:45:43    229s] (I)        1  Global Routing                  23.59%  0.15 sec  0.15 sec 
[11/28 05:45:43    229s] (I)        1  Track Assignment (1T)           17.71%  0.11 sec  0.12 sec 
[11/28 05:45:43    229s] (I)        1  Export 3D cong map              12.24%  0.08 sec  0.08 sec 
[11/28 05:45:43    229s] (I)        1  Export                           2.15%  0.01 sec  0.01 sec 
[11/28 05:45:43    229s] (I)        1  Postprocess design               0.68%  0.00 sec  0.01 sec 
[11/28 05:45:43    229s] (I)        1  Extract Global 3D Wires          0.02%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        2  Create route DB                 33.64%  0.22 sec  0.22 sec 
[11/28 05:45:43    229s] (I)        2  Track Assignment Kernel         17.52%  0.11 sec  0.12 sec 
[11/28 05:45:43    229s] (I)        2  Net group 1                     12.71%  0.08 sec  0.08 sec 
[11/28 05:45:43    229s] (I)        2  Create route kernel              5.98%  0.04 sec  0.04 sec 
[11/28 05:45:43    229s] (I)        2  Create place DB                  2.02%  0.01 sec  0.01 sec 
[11/28 05:45:43    229s] (I)        2  Export 2D cong map               0.95%  0.01 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        2  Report wirelength                0.86%  0.01 sec  0.01 sec 
[11/28 05:45:43    229s] (I)        2  Export DB wires                  0.63%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        2  Update net boxes                 0.52%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        2  Initialization                   0.30%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        2  Others data preparation          0.16%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        3  Import route data (1T)          33.55%  0.22 sec  0.22 sec 
[11/28 05:45:43    229s] (I)        3  Phase 1l                         5.65%  0.04 sec  0.03 sec 
[11/28 05:45:43    229s] (I)        3  Import place data                1.98%  0.01 sec  0.01 sec 
[11/28 05:45:43    229s] (I)        3  Phase 1a                         1.03%  0.01 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        3  Export all nets                  0.45%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        3  Phase 1e                         0.15%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        3  Generate topology                0.14%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        3  Phase 1b                         0.12%  0.00 sec  0.01 sec 
[11/28 05:45:43    229s] (I)        3  Set wire vias                    0.08%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        4  Model blockage capacity         29.67%  0.19 sec  0.19 sec 
[11/28 05:45:43    229s] (I)        4  Initialize 3D grid graph         2.03%  0.01 sec  0.01 sec 
[11/28 05:45:43    229s] (I)        4  Layer assignment (1T)            1.93%  0.01 sec  0.01 sec 
[11/28 05:45:43    229s] (I)        4  Read nets                        1.18%  0.01 sec  0.01 sec 
[11/28 05:45:43    229s] (I)        4  Read instances and placement     0.78%  0.01 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        4  Read prerouted                   0.53%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        4  Add via demand to 2D             0.49%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        4  Read blockages ( Layer 2-11 )    0.47%  0.00 sec  0.01 sec 
[11/28 05:45:43    229s] (I)        4  Pattern routing (1T)             0.45%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        4  Read unlegalized nets            0.01%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        5  Initialize 3D capacity          27.99%  0.18 sec  0.18 sec 
[11/28 05:45:43    229s] (I)        5  Read instance blockages          0.15%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        5  Read PG blockages                0.04%  0.00 sec  0.01 sec 
[11/28 05:45:43    229s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[11/28 05:45:43    229s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.7 real=0:00:00.7)
[11/28 05:45:43    229s]     Routing using NR in eGR->NR Step done.
[11/28 05:45:43    229s] Net route status summary:
[11/28 05:45:43    229s]   Clock:        41 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=40, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 05:45:43    229s]   Non-clock:  4620 (unrouted=4146, trialRouted=474, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4143, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 05:45:43    229s] 
[11/28 05:45:43    229s] CCOPT: Done with clock implementation routing.
[11/28 05:45:43    229s] 
[11/28 05:45:43    229s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:32.3 real=0:00:32.2)
[11/28 05:45:43    229s]   Clock implementation routing done.
[11/28 05:45:43    229s]   Leaving CCOpt scope - extractRC...
[11/28 05:45:43    229s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/28 05:45:43    229s] Extraction called for design 'risc_v_Pad_Frame' of instances=3770 and nets=4661 using extraction engine 'preRoute' .
[11/28 05:45:43    229s] PreRoute RC Extraction called for design risc_v_Pad_Frame.
[11/28 05:45:43    229s] RC Extraction called in multi-corner(2) mode.
[11/28 05:45:43    229s] RCMode: PreRoute
[11/28 05:45:43    229s]       RC Corner Indexes            0       1   
[11/28 05:45:43    229s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/28 05:45:43    229s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/28 05:45:43    229s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/28 05:45:43    229s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/28 05:45:43    229s] Shrink Factor                : 1.00000
[11/28 05:45:43    229s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/28 05:45:43    229s] Using Quantus QRC technology file ...
[11/28 05:45:43    229s] 
[11/28 05:45:43    229s] Trim Metal Layers:
[11/28 05:45:43    229s] LayerId::1 widthSet size::1
[11/28 05:45:43    229s] LayerId::2 widthSet size::1
[11/28 05:45:43    229s] LayerId::3 widthSet size::1
[11/28 05:45:43    229s] LayerId::4 widthSet size::1
[11/28 05:45:43    229s] LayerId::5 widthSet size::1
[11/28 05:45:43    229s] LayerId::6 widthSet size::1
[11/28 05:45:43    229s] LayerId::7 widthSet size::1
[11/28 05:45:43    229s] LayerId::8 widthSet size::1
[11/28 05:45:43    229s] LayerId::9 widthSet size::1
[11/28 05:45:43    229s] LayerId::10 widthSet size::1
[11/28 05:45:43    229s] LayerId::11 widthSet size::1
[11/28 05:45:43    229s] Updating RC grid for preRoute extraction ...
[11/28 05:45:43    229s] eee: pegSigSF::1.070000
[11/28 05:45:43    229s] Initializing multi-corner resistance tables ...
[11/28 05:45:43    229s] eee: l::1 avDens::0.081847 usedTrk::2114.116957 availTrk::25830.000000 sigTrk::2114.116957
[11/28 05:45:43    229s] eee: l::2 avDens::0.028315 usedTrk::568.920467 availTrk::20092.500000 sigTrk::568.920467
[11/28 05:45:43    229s] eee: l::3 avDens::0.037070 usedTrk::463.748537 availTrk::12510.000000 sigTrk::463.748537
[11/28 05:45:43    229s] eee: l::4 avDens::0.014600 usedTrk::327.065205 availTrk::22401.000000 sigTrk::327.065205
[11/28 05:45:43    229s] eee: l::5 avDens::0.005328 usedTrk::1.438596 availTrk::270.000000 sigTrk::1.438596
[11/28 05:45:43    229s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:45:43    229s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:45:43    229s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:45:43    229s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:45:43    229s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:45:43    229s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:45:43    229s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:45:43    229s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.024496 ; aWlH: 0.000000 ; Pmax: 0.805000 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[11/28 05:45:43    229s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1712.680M)
[11/28 05:45:43    229s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/28 05:45:43    229s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:45:43    229s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
[11/28 05:45:43    229s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 05:45:43    229s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[11/28 05:45:43    229s] End AAE Lib Interpolated Model. (MEM=1712.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:45:43    229s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:45:43    230s]   Clock DAG stats after routing clock trees:
[11/28 05:45:43    230s]     cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:45:43    230s]     misc counts      : r=1, pp=0
[11/28 05:45:43    230s]     cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
[11/28 05:45:43    230s]     cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:45:43    230s]     sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:45:43    230s]     wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.672pF, total=0.718pF
[11/28 05:45:43    230s]     wire lengths     : top=0.000um, trunk=786.850um, leaf=10072.455um, total=10859.305um
[11/28 05:45:44    230s]     hp wire lengths  : top=0.000um, trunk=851.050um, leaf=2131.340um, total=2982.390um
[11/28 05:45:44    230s]   Clock DAG net violations after routing clock trees:
[11/28 05:45:44    230s]     Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[11/28 05:45:44    230s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[11/28 05:45:44    230s]     Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.095ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:44    230s]     Leaf  : target=0.100ns count=36 avg=0.087ns sd=0.001ns min=0.084ns max=0.089ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:44    230s]   Clock DAG library cell distribution after routing clock trees {count}:
[11/28 05:45:44    230s]      Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
[11/28 05:45:44    230s]    Logics: PADDI: 1 
[11/28 05:45:44    230s]   Clock DAG hash after routing clock trees: 3959508018351022939 5659440914357689906
[11/28 05:45:44    230s]   Clock DAG hash after routing clock trees: 3959508018351022939 5659440914357689906
[11/28 05:45:44    230s]   Primary reporting skew groups after routing clock trees:
[11/28 05:45:44    230s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.567, avg=0.561, sd=0.005], skew [0.016 vs 0.105], 100% {0.551, 0.567} (wid=0.206 ws=0.005) (gid=0.361 gs=0.011)
[11/28 05:45:44    230s]         min path sink: risc_v_top_i_memory_rom_rom_memory_reg[99][27]/CK
[11/28 05:45:44    230s]         max path sink: risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[17]/CK
[11/28 05:45:44    230s]   Skew group summary after routing clock trees:
[11/28 05:45:44    230s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.567, avg=0.561, sd=0.005], skew [0.016 vs 0.105], 100% {0.551, 0.567} (wid=0.206 ws=0.005) (gid=0.361 gs=0.011)
[11/28 05:45:44    230s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.551, max=0.567, avg=0.561, sd=0.005], skew [0.016 vs 0.105], 100% {0.551, 0.567} (wid=0.206 ws=0.005) (gid=0.361 gs=0.011)
[11/28 05:45:44    230s]   CCOpt::Phase::Routing done. (took cpu=0:00:32.8 real=0:00:32.7)
[11/28 05:45:44    230s]   CCOpt::Phase::PostConditioning...
[11/28 05:45:44    230s]   Leaving CCOpt scope - Initializing placement interface...
[11/28 05:45:44    230s] OPERPROF: Starting DPlace-Init at level 1, MEM:1760.4M, EPOCH TIME: 1701150344.175671
[11/28 05:45:44    230s] z: 2, totalTracks: 1
[11/28 05:45:44    230s] z: 4, totalTracks: 1
[11/28 05:45:44    230s] z: 6, totalTracks: 1
[11/28 05:45:44    230s] z: 8, totalTracks: 1
[11/28 05:45:44    230s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:45:44    230s] All LLGs are deleted
[11/28 05:45:44    230s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1760.4M, EPOCH TIME: 1701150344.182663
[11/28 05:45:44    230s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:1760.4M, EPOCH TIME: 1701150344.183353
[11/28 05:45:44    230s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1760.4M, EPOCH TIME: 1701150344.184420
[11/28 05:45:44    230s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1760.4M, EPOCH TIME: 1701150344.186064
[11/28 05:45:44    230s] Core basic site is CoreSite
[11/28 05:45:44    230s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1760.4M, EPOCH TIME: 1701150344.213928
[11/28 05:45:44    230s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.008, MEM:1760.4M, EPOCH TIME: 1701150344.221544
[11/28 05:45:44    230s] SiteArray: non-trimmed site array dimensions = 128 x 1100
[11/28 05:45:44    230s] SiteArray: use 655,360 bytes
[11/28 05:45:44    230s] SiteArray: current memory after site array memory allocation 1760.4M
[11/28 05:45:44    230s] SiteArray: FP blocked sites are writable
[11/28 05:45:44    230s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 05:45:44    230s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1760.4M, EPOCH TIME: 1701150344.225877
[11/28 05:45:44    230s] Process 26594 wires and vias for routing blockage and capacity analysis
[11/28 05:45:44    230s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.033, MEM:1760.4M, EPOCH TIME: 1701150344.258763
[11/28 05:45:44    230s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.074, MEM:1760.4M, EPOCH TIME: 1701150344.260533
[11/28 05:45:44    230s] 
[11/28 05:45:44    230s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:45:44    230s] OPERPROF:     Starting CMU at level 3, MEM:1760.4M, EPOCH TIME: 1701150344.268639
[11/28 05:45:44    230s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1760.4M, EPOCH TIME: 1701150344.269756
[11/28 05:45:44    230s] 
[11/28 05:45:44    230s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 05:45:44    230s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.086, MEM:1760.4M, EPOCH TIME: 1701150344.270588
[11/28 05:45:44    230s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1760.4M, EPOCH TIME: 1701150344.270700
[11/28 05:45:44    230s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1760.4M, EPOCH TIME: 1701150344.270803
[11/28 05:45:44    230s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1760.4MB).
[11/28 05:45:44    230s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.096, MEM:1760.4M, EPOCH TIME: 1701150344.271410
[11/28 05:45:44    230s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:45:44    230s]   Removing CTS place status from clock tree and sinks.
[11/28 05:45:44    230s]   Removed CTS place status from 39 clock cells (out of 42 ) and 0 clock sinks (out of 0 ).
[11/28 05:45:44    230s]   Legalizer reserving space for clock trees
[11/28 05:45:44    230s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 05:45:44    230s]   PostConditioning...
[11/28 05:45:44    230s]     PostConditioning active optimizations:
[11/28 05:45:44    230s]      - DRV fixing with initial upsizing, sizing and buffering
[11/28 05:45:44    230s]      - Skew fixing with sizing
[11/28 05:45:44    230s]     
[11/28 05:45:44    230s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
[11/28 05:45:44    230s]     Currently running CTS, using active skew data
[11/28 05:45:44    230s]     Reset bufferability constraints...
[11/28 05:45:44    230s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[11/28 05:45:44    230s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:45:44    230s]     PostConditioning Upsizing To Fix DRVs...
[11/28 05:45:44    230s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 3959508018351022939 5659440914357689906
[11/28 05:45:44    230s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[11/28 05:45:44    230s]       CCOpt-PostConditioning: considered: 41, tested: 41, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[11/28 05:45:44    230s]       
[11/28 05:45:44    230s]       PRO Statistics: Fix DRVs (initial upsizing):
[11/28 05:45:44    230s]       ============================================
[11/28 05:45:44    230s]       
[11/28 05:45:44    230s]       Cell changes by Net Type:
[11/28 05:45:44    230s]       
[11/28 05:45:44    230s]       -------------------------------------------------------------------------------------------------
[11/28 05:45:44    230s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/28 05:45:44    230s]       -------------------------------------------------------------------------------------------------
[11/28 05:45:44    230s]       top                0            0           0            0                    0                0
[11/28 05:45:44    230s]       trunk              0            0           0            0                    0                0
[11/28 05:45:44    230s]       leaf               0            0           0            0                    0                0
[11/28 05:45:44    230s]       -------------------------------------------------------------------------------------------------
[11/28 05:45:44    230s]       Total              0            0           0            0                    0                0
[11/28 05:45:44    230s]       -------------------------------------------------------------------------------------------------
[11/28 05:45:44    230s]       
[11/28 05:45:44    230s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/28 05:45:44    230s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/28 05:45:44    230s]       
[11/28 05:45:44    230s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[11/28 05:45:44    230s]         cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:45:44    230s]         misc counts      : r=1, pp=0
[11/28 05:45:44    230s]         cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
[11/28 05:45:44    230s]         cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:45:44    230s]         sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:45:44    230s]         wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.672pF, total=0.718pF
[11/28 05:45:44    230s]         wire lengths     : top=0.000um, trunk=786.850um, leaf=10072.455um, total=10859.305um
[11/28 05:45:44    230s]         hp wire lengths  : top=0.000um, trunk=851.050um, leaf=2131.340um, total=2982.390um
[11/28 05:45:44    230s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[11/28 05:45:44    230s]         Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[11/28 05:45:44    230s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[11/28 05:45:44    230s]         Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.095ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:44    230s]         Leaf  : target=0.100ns count=36 avg=0.087ns sd=0.001ns min=0.084ns max=0.089ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:44    230s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[11/28 05:45:44    230s]          Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
[11/28 05:45:44    230s]        Logics: PADDI: 1 
[11/28 05:45:44    230s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 3959508018351022939 5659440914357689906
[11/28 05:45:44    230s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 3959508018351022939 5659440914357689906
[11/28 05:45:44    230s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[11/28 05:45:44    230s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.567], skew [0.016 vs 0.105]
[11/28 05:45:44    230s]             min path sink: risc_v_top_i_memory_rom_rom_memory_reg[99][27]/CK
[11/28 05:45:44    230s]             max path sink: risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[17]/CK
[11/28 05:45:44    230s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[11/28 05:45:44    230s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.567], skew [0.016 vs 0.105]
[11/28 05:45:44    230s]         skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.551, max=0.567], skew [0.016 vs 0.105]
[11/28 05:45:44    230s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:45:44    230s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:45:44    230s]     Recomputing CTS skew targets...
[11/28 05:45:44    230s]     Resolving skew group constraints...
[11/28 05:45:44    230s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[11/28 05:45:44    230s]     Resolving skew group constraints done.
[11/28 05:45:44    230s]     Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/28 05:45:44    230s]     PostConditioning Fixing DRVs...
[11/28 05:45:44    230s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 3959508018351022939 5659440914357689906
[11/28 05:45:44    230s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/28 05:45:44    230s]       CCOpt-PostConditioning: considered: 41, tested: 41, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[11/28 05:45:44    230s]       
[11/28 05:45:44    230s]       PRO Statistics: Fix DRVs (cell sizing):
[11/28 05:45:44    230s]       =======================================
[11/28 05:45:44    230s]       
[11/28 05:45:44    230s]       Cell changes by Net Type:
[11/28 05:45:44    230s]       
[11/28 05:45:44    230s]       -------------------------------------------------------------------------------------------------
[11/28 05:45:44    230s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/28 05:45:44    230s]       -------------------------------------------------------------------------------------------------
[11/28 05:45:44    230s]       top                0            0           0            0                    0                0
[11/28 05:45:44    230s]       trunk              0            0           0            0                    0                0
[11/28 05:45:44    230s]       leaf               0            0           0            0                    0                0
[11/28 05:45:44    230s]       -------------------------------------------------------------------------------------------------
[11/28 05:45:44    230s]       Total              0            0           0            0                    0                0
[11/28 05:45:44    230s]       -------------------------------------------------------------------------------------------------
[11/28 05:45:44    230s]       
[11/28 05:45:44    230s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/28 05:45:44    230s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/28 05:45:44    230s]       
[11/28 05:45:44    230s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[11/28 05:45:44    230s]         cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:45:44    230s]         misc counts      : r=1, pp=0
[11/28 05:45:44    230s]         cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
[11/28 05:45:44    230s]         cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:45:44    230s]         sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:45:44    230s]         wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.672pF, total=0.718pF
[11/28 05:45:44    230s]         wire lengths     : top=0.000um, trunk=786.850um, leaf=10072.455um, total=10859.305um
[11/28 05:45:44    230s]         hp wire lengths  : top=0.000um, trunk=851.050um, leaf=2131.340um, total=2982.390um
[11/28 05:45:44    230s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[11/28 05:45:44    230s]         Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[11/28 05:45:44    230s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[11/28 05:45:44    230s]         Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.095ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:44    230s]         Leaf  : target=0.100ns count=36 avg=0.087ns sd=0.001ns min=0.084ns max=0.089ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:44    230s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[11/28 05:45:44    230s]          Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
[11/28 05:45:44    230s]        Logics: PADDI: 1 
[11/28 05:45:44    230s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 3959508018351022939 5659440914357689906
[11/28 05:45:44    230s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 3959508018351022939 5659440914357689906
[11/28 05:45:44    230s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[11/28 05:45:44    230s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.567], skew [0.016 vs 0.105]
[11/28 05:45:44    230s]             min path sink: risc_v_top_i_memory_rom_rom_memory_reg[99][27]/CK
[11/28 05:45:44    230s]             max path sink: risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[17]/CK
[11/28 05:45:44    230s]       Skew group summary after 'PostConditioning Fixing DRVs':
[11/28 05:45:44    230s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.567], skew [0.016 vs 0.105]
[11/28 05:45:44    230s]         skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.551, max=0.567], skew [0.016 vs 0.105]
[11/28 05:45:44    230s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:45:44    230s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:45:44    230s]     Buffering to fix DRVs...
[11/28 05:45:44    230s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[11/28 05:45:44    230s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/28 05:45:44    230s]     Inserted 0 buffers and inverters.
[11/28 05:45:44    230s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[11/28 05:45:44    230s]     CCOpt-PostConditioning: nets considered: 41, nets tested: 41, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
[11/28 05:45:44    230s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[11/28 05:45:44    230s]       cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:45:44    230s]       misc counts      : r=1, pp=0
[11/28 05:45:44    230s]       cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
[11/28 05:45:44    230s]       cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:45:44    230s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:45:44    230s]       wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.672pF, total=0.718pF
[11/28 05:45:44    230s]       wire lengths     : top=0.000um, trunk=786.850um, leaf=10072.455um, total=10859.305um
[11/28 05:45:44    230s]       hp wire lengths  : top=0.000um, trunk=851.050um, leaf=2131.340um, total=2982.390um
[11/28 05:45:44    230s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[11/28 05:45:44    230s]       Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[11/28 05:45:44    230s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[11/28 05:45:44    230s]       Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.095ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:44    230s]       Leaf  : target=0.100ns count=36 avg=0.087ns sd=0.001ns min=0.084ns max=0.089ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:44    230s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[11/28 05:45:44    230s]        Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
[11/28 05:45:44    230s]      Logics: PADDI: 1 
[11/28 05:45:44    230s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 3959508018351022939 5659440914357689906
[11/28 05:45:44    230s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 3959508018351022939 5659440914357689906
[11/28 05:45:44    230s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[11/28 05:45:44    230s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.567, avg=0.561, sd=0.005], skew [0.016 vs 0.105], 100% {0.551, 0.567} (wid=0.206 ws=0.005) (gid=0.361 gs=0.011)
[11/28 05:45:44    230s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[99][27]/CK
[11/28 05:45:44    230s]           max path sink: risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[17]/CK
[11/28 05:45:44    230s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[11/28 05:45:44    230s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.567, avg=0.561, sd=0.005], skew [0.016 vs 0.105], 100% {0.551, 0.567} (wid=0.206 ws=0.005) (gid=0.361 gs=0.011)
[11/28 05:45:44    230s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.551, max=0.567, avg=0.561, sd=0.005], skew [0.016 vs 0.105], 100% {0.551, 0.567} (wid=0.206 ws=0.005) (gid=0.361 gs=0.011)
[11/28 05:45:44    230s]     Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:45:44    230s]     
[11/28 05:45:44    230s]     Slew Diagnostics: After DRV fixing
[11/28 05:45:44    230s]     ==================================
[11/28 05:45:44    230s]     
[11/28 05:45:44    230s]     Global Causes:
[11/28 05:45:44    230s]     
[11/28 05:45:44    230s]     -----
[11/28 05:45:44    230s]     Cause
[11/28 05:45:44    230s]     -----
[11/28 05:45:44    230s]       (empty table)
[11/28 05:45:44    230s]     -----
[11/28 05:45:44    230s]     
[11/28 05:45:44    230s]     Top 5 overslews:
[11/28 05:45:44    230s]     
[11/28 05:45:44    230s]     ---------------------------------
[11/28 05:45:44    230s]     Overslew    Causes    Driving Pin
[11/28 05:45:44    230s]     ---------------------------------
[11/28 05:45:44    230s]       (empty table)
[11/28 05:45:44    230s]     ---------------------------------
[11/28 05:45:44    230s]     
[11/28 05:45:44    230s]     Slew diagnostics counts from the 0 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[11/28 05:45:44    230s]     
[11/28 05:45:44    230s]     -------------------
[11/28 05:45:44    230s]     Cause    Occurences
[11/28 05:45:44    230s]     -------------------
[11/28 05:45:44    230s]       (empty table)
[11/28 05:45:44    230s]     -------------------
[11/28 05:45:44    230s]     
[11/28 05:45:44    230s]     Violation diagnostics counts from the 1 nodes that have violations:
[11/28 05:45:44    230s]     
[11/28 05:45:44    230s]     ------------------------------------------------
[11/28 05:45:44    230s]     Cause                                 Occurences
[11/28 05:45:44    230s]     ------------------------------------------------
[11/28 05:45:44    230s]     Sizing not permitted                      1
[11/28 05:45:44    230s]     Cannot buffer as net is dont touch        1
[11/28 05:45:44    230s]     ------------------------------------------------
[11/28 05:45:44    230s]     
[11/28 05:45:44    230s]     PostConditioning Fixing Skew by cell sizing...
[11/28 05:45:44    230s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 3959508018351022939 5659440914357689906
[11/28 05:45:44    230s]       Path optimization required 0 stage delay updates 
[11/28 05:45:44    230s]       Resized 0 clock insts to decrease delay.
[11/28 05:45:44    230s]       Fixing short paths with downsize only
[11/28 05:45:44    230s]       Path optimization required 0 stage delay updates 
[11/28 05:45:44    230s]       Resized 0 clock insts to increase delay.
[11/28 05:45:44    230s]       
[11/28 05:45:44    230s]       PRO Statistics: Fix Skew (cell sizing):
[11/28 05:45:44    230s]       =======================================
[11/28 05:45:44    230s]       
[11/28 05:45:44    230s]       Cell changes by Net Type:
[11/28 05:45:44    230s]       
[11/28 05:45:44    230s]       -------------------------------------------------------------------------------------------------
[11/28 05:45:44    230s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/28 05:45:44    230s]       -------------------------------------------------------------------------------------------------
[11/28 05:45:44    230s]       top                0            0           0            0                    0                0
[11/28 05:45:44    230s]       trunk              0            0           0            0                    0                0
[11/28 05:45:44    230s]       leaf               0            0           0            0                    0                0
[11/28 05:45:44    230s]       -------------------------------------------------------------------------------------------------
[11/28 05:45:44    230s]       Total              0            0           0            0                    0                0
[11/28 05:45:44    230s]       -------------------------------------------------------------------------------------------------
[11/28 05:45:44    230s]       
[11/28 05:45:44    230s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/28 05:45:44    230s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/28 05:45:44    230s]       
[11/28 05:45:44    230s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[11/28 05:45:44    230s]         cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:45:44    230s]         misc counts      : r=1, pp=0
[11/28 05:45:44    230s]         cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
[11/28 05:45:44    230s]         cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:45:44    230s]         sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:45:44    230s]         wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.672pF, total=0.718pF
[11/28 05:45:44    230s]         wire lengths     : top=0.000um, trunk=786.850um, leaf=10072.455um, total=10859.305um
[11/28 05:45:44    230s]         hp wire lengths  : top=0.000um, trunk=851.050um, leaf=2131.340um, total=2982.390um
[11/28 05:45:44    230s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[11/28 05:45:44    230s]         Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[11/28 05:45:44    230s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[11/28 05:45:44    230s]         Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.095ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:44    230s]         Leaf  : target=0.100ns count=36 avg=0.087ns sd=0.001ns min=0.084ns max=0.089ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:44    230s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[11/28 05:45:44    230s]          Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
[11/28 05:45:44    230s]        Logics: PADDI: 1 
[11/28 05:45:44    230s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 3959508018351022939 5659440914357689906
[11/28 05:45:44    230s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 3959508018351022939 5659440914357689906
[11/28 05:45:44    230s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[11/28 05:45:44    230s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.567, avg=0.561, sd=0.005], skew [0.016 vs 0.105], 100% {0.551, 0.567} (wid=0.206 ws=0.005) (gid=0.361 gs=0.011)
[11/28 05:45:44    230s]             min path sink: risc_v_top_i_memory_rom_rom_memory_reg[99][27]/CK
[11/28 05:45:44    230s]             max path sink: risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[17]/CK
[11/28 05:45:44    230s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[11/28 05:45:44    230s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.567, avg=0.561, sd=0.005], skew [0.016 vs 0.105], 100% {0.551, 0.567} (wid=0.206 ws=0.005) (gid=0.361 gs=0.011)
[11/28 05:45:44    230s]         skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.551, max=0.567, avg=0.561, sd=0.005], skew [0.016 vs 0.105], 100% {0.551, 0.567} (wid=0.206 ws=0.005) (gid=0.361 gs=0.011)
[11/28 05:45:44    230s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 05:45:44    230s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/28 05:45:44    230s]     Reconnecting optimized routes...
[11/28 05:45:44    230s]     Reset timing graph...
[11/28 05:45:44    230s] Ignoring AAE DB Resetting ...
[11/28 05:45:44    230s]     Reset timing graph done.
[11/28 05:45:45    231s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[11/28 05:45:45    231s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:45:45    231s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[11/28 05:45:45    231s]     Set dirty flag on 0 instances, 0 nets
[11/28 05:45:45    231s]   PostConditioning done.
[11/28 05:45:45    231s] Net route status summary:
[11/28 05:45:45    231s]   Clock:        41 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=40, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 05:45:45    231s]   Non-clock:  4620 (unrouted=4146, trialRouted=474, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4143, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 05:45:45    231s]   Update timing and DAG stats after post-conditioning...
[11/28 05:45:45    231s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:45:45    231s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[11/28 05:45:45    231s] End AAE Lib Interpolated Model. (MEM=1750.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:45:45    231s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:45:45    231s]   Clock DAG stats after post-conditioning:
[11/28 05:45:45    231s]     cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:45:45    231s]     misc counts      : r=1, pp=0
[11/28 05:45:45    231s]     cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
[11/28 05:45:45    231s]     cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:45:45    231s]     sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:45:45    231s]     wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.672pF, total=0.717pF
[11/28 05:45:45    231s]     wire lengths     : top=0.000um, trunk=786.850um, leaf=10072.455um, total=10859.305um
[11/28 05:45:45    231s]     hp wire lengths  : top=0.000um, trunk=851.050um, leaf=2131.340um, total=2982.390um
[11/28 05:45:45    231s]   Clock DAG net violations after post-conditioning:
[11/28 05:45:45    231s]     Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[11/28 05:45:45    231s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[11/28 05:45:45    231s]     Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.095ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:45    231s]     Leaf  : target=0.100ns count=36 avg=0.087ns sd=0.001ns min=0.084ns max=0.089ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:45    231s]   Clock DAG library cell distribution after post-conditioning {count}:
[11/28 05:45:45    231s]      Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
[11/28 05:45:45    231s]    Logics: PADDI: 1 
[11/28 05:45:45    231s]   Clock DAG hash after post-conditioning: 3959508018351022939 5659440914357689906
[11/28 05:45:45    231s]   Clock DAG hash after post-conditioning: 3959508018351022939 5659440914357689906
[11/28 05:45:45    231s]   Primary reporting skew groups after post-conditioning:
[11/28 05:45:45    231s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.567, avg=0.561, sd=0.005], skew [0.016 vs 0.105], 100% {0.551, 0.567} (wid=0.206 ws=0.005) (gid=0.361 gs=0.011)
[11/28 05:45:45    231s]         min path sink: risc_v_top_i_memory_rom_rom_memory_reg[99][27]/CK
[11/28 05:45:45    231s]         max path sink: risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[17]/CK
[11/28 05:45:45    231s]   Skew group summary after post-conditioning:
[11/28 05:45:45    231s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.567, avg=0.561, sd=0.005], skew [0.016 vs 0.105], 100% {0.551, 0.567} (wid=0.206 ws=0.005) (gid=0.361 gs=0.011)
[11/28 05:45:45    231s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.551, max=0.567, avg=0.561, sd=0.005], skew [0.016 vs 0.105], 100% {0.551, 0.567} (wid=0.206 ws=0.005) (gid=0.361 gs=0.011)
[11/28 05:45:45    231s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.2 real=0:00:01.2)
[11/28 05:45:45    231s]   Setting CTS place status to fixed for clock tree and sinks.
[11/28 05:45:45    231s]   numClockCells = 42, numClockCellsFixed = 42, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/28 05:45:45    231s]   Post-balance tidy up or trial balance steps...
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   Clock DAG stats at end of CTS:
[11/28 05:45:45    231s]   ==============================
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   ---------------------------------------------------------------
[11/28 05:45:45    231s]   Cell type                     Count    Area         Capacitance
[11/28 05:45:45    231s]   ---------------------------------------------------------------
[11/28 05:45:45    231s]   Buffers                        39        261.630       0.061
[11/28 05:45:45    231s]   Inverters                       0          0.000       0.000
[11/28 05:45:45    231s]   Integrated Clock Gates          0          0.000       0.000
[11/28 05:45:45    231s]   Non-Integrated Clock Gates      0          0.000       0.000
[11/28 05:45:45    231s]   Clock Logic                     1      14400.000       2.387
[11/28 05:45:45    231s]   All                            40      14661.630       2.448
[11/28 05:45:45    231s]   ---------------------------------------------------------------
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   Clock DAG wire lengths at end of CTS:
[11/28 05:45:45    231s]   =====================================
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   --------------------
[11/28 05:45:45    231s]   Type     Wire Length
[11/28 05:45:45    231s]   --------------------
[11/28 05:45:45    231s]   Top           0.000
[11/28 05:45:45    231s]   Trunk       786.850
[11/28 05:45:45    231s]   Leaf      10072.455
[11/28 05:45:45    231s]   Total     10859.305
[11/28 05:45:45    231s]   --------------------
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   Clock DAG hp wire lengths at end of CTS:
[11/28 05:45:45    231s]   ========================================
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   -----------------------
[11/28 05:45:45    231s]   Type     hp Wire Length
[11/28 05:45:45    231s]   -----------------------
[11/28 05:45:45    231s]   Top            0.000
[11/28 05:45:45    231s]   Trunk        851.050
[11/28 05:45:45    231s]   Leaf        2131.340
[11/28 05:45:45    231s]   Total       2982.390
[11/28 05:45:45    231s]   -----------------------
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   Clock DAG capacitances at end of CTS:
[11/28 05:45:45    231s]   =====================================
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   --------------------------------
[11/28 05:45:45    231s]   Type     Gate     Wire     Total
[11/28 05:45:45    231s]   --------------------------------
[11/28 05:45:45    231s]   Top      0.000    0.000    0.000
[11/28 05:45:45    231s]   Trunk    2.448    0.046    2.493
[11/28 05:45:45    231s]   Leaf     0.740    0.672    1.412
[11/28 05:45:45    231s]   Total    3.188    0.717    3.906
[11/28 05:45:45    231s]   --------------------------------
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   Clock DAG sink capacitances at end of CTS:
[11/28 05:45:45    231s]   ==========================================
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   --------------------------------------------------------
[11/28 05:45:45    231s]   Count    Total    Average    Std. Dev.    Min      Max
[11/28 05:45:45    231s]   --------------------------------------------------------
[11/28 05:45:45    231s]   3519     0.740     0.000       0.000      0.000    0.000
[11/28 05:45:45    231s]   --------------------------------------------------------
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   Clock DAG net violations at end of CTS:
[11/28 05:45:45    231s]   =======================================
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   -----------------------------------------------------------------------------------
[11/28 05:45:45    231s]   Type           Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[11/28 05:45:45    231s]   -----------------------------------------------------------------------------------
[11/28 05:45:45    231s]   Capacitance    pF         1       2.387       0.000      2.387    [2.387]
[11/28 05:45:45    231s]   -----------------------------------------------------------------------------------
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   Clock DAG primary half-corner transition distribution at end of CTS:
[11/28 05:45:45    231s]   ====================================================================
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/28 05:45:45    231s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[11/28 05:45:45    231s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/28 05:45:45    231s]   Trunk       0.100       5       0.071       0.040      0.000    0.095    {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}          -
[11/28 05:45:45    231s]   Leaf        0.100      36       0.087       0.001      0.084    0.089    {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
[11/28 05:45:45    231s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   Clock DAG library cell distribution at end of CTS:
[11/28 05:45:45    231s]   ==================================================
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   ------------------------------------------
[11/28 05:45:45    231s]   Name         Type      Inst     Inst Area 
[11/28 05:45:45    231s]                          Count    (um^2)
[11/28 05:45:45    231s]   ------------------------------------------
[11/28 05:45:45    231s]   CLKBUFX16    buffer     36        246.240
[11/28 05:45:45    231s]   CLKBUFX12    buffer      3         15.390
[11/28 05:45:45    231s]   PADDI        logic       1      14400.000
[11/28 05:45:45    231s]   ------------------------------------------
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   Clock DAG hash at end of CTS: 3959508018351022939 5659440914357689906
[11/28 05:45:45    231s]   Clock DAG hash at end of CTS: 3959508018351022939 5659440914357689906
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   Primary reporting skew groups summary at end of CTS:
[11/28 05:45:45    231s]   ====================================================
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/28 05:45:45    231s]   Half-corner                 Skew Group                  Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/28 05:45:45    231s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/28 05:45:45    231s]   DelayCorner_WC:both.late    My_CLK/ConstraintMode_BC    0.551     0.567     0.016       0.105         0.005           0.002           0.561        0.005     100% {0.551, 0.567}
[11/28 05:45:45    231s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   Skew group summary at end of CTS:
[11/28 05:45:45    231s]   =================================
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/28 05:45:45    231s]   Half-corner                 Skew Group                  Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/28 05:45:45    231s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/28 05:45:45    231s]   DelayCorner_WC:both.late    My_CLK/ConstraintMode_BC    0.551     0.567     0.016       0.105         0.005           0.002           0.561        0.005     100% {0.551, 0.567}
[11/28 05:45:45    231s]   DelayCorner_WC:both.late    My_CLK/ConstraintMode_WC    0.551     0.567     0.016       0.105         0.005           0.002           0.561        0.005     100% {0.551, 0.567}
[11/28 05:45:45    231s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   Found a total of 0 clock tree pins with a slew violation.
[11/28 05:45:45    231s]   
[11/28 05:45:45    231s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/28 05:45:45    231s] Synthesizing clock trees done.
[11/28 05:45:45    231s] Tidy Up And Update Timing...
[11/28 05:45:45    231s] External - Set all clocks to propagated mode...
[11/28 05:45:45    231s] Innovus updating I/O latencies
[11/28 05:45:45    231s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/28 05:45:45    231s] #################################################################################
[11/28 05:45:45    231s] # Design Stage: PreRoute
[11/28 05:45:45    231s] # Design Name: risc_v_Pad_Frame
[11/28 05:45:45    231s] # Design Mode: 45nm
[11/28 05:45:45    231s] # Analysis Mode: MMMC OCV 
[11/28 05:45:45    231s] # Parasitics Mode: No SPEF/RCDB 
[11/28 05:45:45    231s] # Signoff Settings: SI Off 
[11/28 05:45:45    231s] #################################################################################
[11/28 05:45:46    232s] Topological Sorting (REAL = 0:00:00.0, MEM = 1776.7M, InitMEM = 1776.7M)
[11/28 05:45:46    232s] Start delay calculation (fullDC) (1 T). (MEM=1776.73)
[11/28 05:45:46    232s] End AAE Lib Interpolated Model. (MEM=1785.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:45:46    232s] Total number of fetched objects 4099
[11/28 05:45:46    232s] Total number of fetched objects 4099
[11/28 05:45:46    232s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[11/28 05:45:46    232s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[11/28 05:45:46    232s] End delay calculation. (MEM=1819.87 CPU=0:00:00.6 REAL=0:00:00.0)
[11/28 05:45:46    232s] End delay calculation (fullDC). (MEM=1819.87 CPU=0:00:00.8 REAL=0:00:00.0)
[11/28 05:45:46    232s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1819.9M) ***
[11/28 05:45:47    233s] Setting all clocks to propagated mode.
[11/28 05:45:47    233s] External - Set all clocks to propagated mode done. (took cpu=0:00:01.5 real=0:00:01.5)
[11/28 05:45:47    233s] Clock DAG stats after update timingGraph:
[11/28 05:45:47    233s]   cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
[11/28 05:45:47    233s]   misc counts      : r=1, pp=0
[11/28 05:45:47    233s]   cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
[11/28 05:45:47    233s]   cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
[11/28 05:45:47    233s]   sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/28 05:45:47    233s]   wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.672pF, total=0.717pF
[11/28 05:45:47    233s]   wire lengths     : top=0.000um, trunk=786.850um, leaf=10072.455um, total=10859.305um
[11/28 05:45:47    233s]   hp wire lengths  : top=0.000um, trunk=851.050um, leaf=2131.340um, total=2982.390um
[11/28 05:45:47    233s] Clock DAG net violations after update timingGraph:
[11/28 05:45:47    233s]   Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[11/28 05:45:47    233s] Clock DAG primary half-corner transition distribution after update timingGraph:
[11/28 05:45:47    233s]   Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.095ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:47    233s]   Leaf  : target=0.100ns count=36 avg=0.087ns sd=0.001ns min=0.084ns max=0.089ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/28 05:45:47    233s] Clock DAG library cell distribution after update timingGraph {count}:
[11/28 05:45:47    233s]    Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
[11/28 05:45:47    233s]  Logics: PADDI: 1 
[11/28 05:45:47    233s] Clock DAG hash after update timingGraph: 3959508018351022939 5659440914357689906
[11/28 05:45:47    233s] Clock DAG hash after update timingGraph: 3959508018351022939 5659440914357689906
[11/28 05:45:47    233s] Primary reporting skew groups after update timingGraph:
[11/28 05:45:47    233s]   skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.567, avg=0.561, sd=0.005], skew [0.016 vs 0.105], 100% {0.551, 0.567} (wid=0.206 ws=0.005) (gid=0.361 gs=0.011)
[11/28 05:45:47    233s]       min path sink: risc_v_top_i_memory_rom_rom_memory_reg[99][27]/CK
[11/28 05:45:47    233s]       max path sink: risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[17]/CK
[11/28 05:45:47    233s] Skew group summary after update timingGraph:
[11/28 05:45:47    233s]   skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.567, avg=0.561, sd=0.005], skew [0.016 vs 0.105], 100% {0.551, 0.567} (wid=0.206 ws=0.005) (gid=0.361 gs=0.011)
[11/28 05:45:47    233s]   skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.551, max=0.567, avg=0.561, sd=0.005], skew [0.016 vs 0.105], 100% {0.551, 0.567} (wid=0.206 ws=0.005) (gid=0.361 gs=0.011)
[11/28 05:45:47    233s] Logging CTS constraint violations...
[11/28 05:45:47    233s]   Clock tree My_CLK has 1 max_capacitance violation.
[11/28 05:45:47    233s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree My_CLK at (340.000,90.710), in power domain auto-default. Achieved capacitance of 2.387pF.
[11/28 05:45:47    233s] Type 'man IMPCCOPT-1033' for more detail.
[11/28 05:45:47    233s] Logging CTS constraint violations done.
[11/28 05:45:47    233s] Tidy Up And Update Timing done. (took cpu=0:00:01.7 real=0:00:01.7)
[11/28 05:45:47    233s] Runtime done. (took cpu=0:02:24 real=0:02:23)
[11/28 05:45:47    233s] Runtime Report Coverage % = 99.9
[11/28 05:45:47    233s] Runtime Summary
[11/28 05:45:47    233s] ===============
[11/28 05:45:47    233s] Clock Runtime:  (67%) Core CTS          95.87 (Init 10.12, Construction 22.97, Implementation 58.45, eGRPC 1.19, PostConditioning 1.19, Other 1.94)
[11/28 05:45:47    233s] Clock Runtime:  (27%) CTS services      39.20 (RefinePlace 1.63, EarlyGlobalClock 6.54, NanoRoute 30.28, ExtractRC 0.76, TimingAnalysis 0.00)
[11/28 05:45:47    233s] Clock Runtime:   (5%) Other CTS          7.65 (Init 2.97, CongRepair/EGR-DP 3.17, TimingUpdate 1.51, Other 0.00)
[11/28 05:45:47    233s] Clock Runtime: (100%) Total            142.72
[11/28 05:45:47    233s] 
[11/28 05:45:47    233s] 
[11/28 05:45:47    233s] Runtime Summary:
[11/28 05:45:47    233s] ================
[11/28 05:45:47    233s] 
[11/28 05:45:47    233s] -------------------------------------------------------------------------------------------------------------------------
[11/28 05:45:47    233s] wall    % time  children  called  name
[11/28 05:45:47    233s] -------------------------------------------------------------------------------------------------------------------------
[11/28 05:45:47    233s] 142.90  100.00   142.90     0       
[11/28 05:45:47    233s] 142.90  100.00   142.72     1     Runtime
[11/28 05:45:47    233s]   0.39    0.27     0.39     1     CCOpt::Phase::Initialization
[11/28 05:45:47    233s]   0.39    0.27     0.37     1       Check Prerequisites
[11/28 05:45:47    233s]   0.37    0.26     0.00     1         Leaving CCOpt scope - CheckPlace
[11/28 05:45:47    233s]  12.25    8.57    12.09     1     CCOpt::Phase::PreparingToBalance
[11/28 05:45:47    233s]   0.00    0.00     0.00     1       Leaving CCOpt scope - Initializing power interface
[11/28 05:45:47    233s]   2.60    1.82     0.00     1       Leaving CCOpt scope - optDesignGlobalRouteStep
[11/28 05:45:47    233s]   0.85    0.60     0.67     1       Legalization setup
[11/28 05:45:47    233s]   0.64    0.45     0.00     2         Leaving CCOpt scope - Initializing placement interface
[11/28 05:45:47    233s]   0.03    0.02     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[11/28 05:45:47    233s]   8.64    6.05     0.04     1       Validating CTS configuration
[11/28 05:45:47    233s]   0.00    0.00     0.00     1         Checking module port directions
[11/28 05:45:47    233s]   0.04    0.03     0.00     1         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[11/28 05:45:47    233s]   0.00    0.00     0.00     1         Checking for illegal sizes of clock logic instances
[11/28 05:45:47    233s]   0.45    0.32     0.32     1     Preparing To Balance
[11/28 05:45:47    233s]   0.04    0.03     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[11/28 05:45:47    233s]   0.27    0.19     0.00     1       Leaving CCOpt scope - Initializing placement interface
[11/28 05:45:47    233s]  32.74   22.91    32.74     1     CCOpt::Phase::Construction
[11/28 05:45:47    233s]  21.27   14.88    21.11     1       Stage::Clustering
[11/28 05:45:47    233s]  10.90    7.63    10.05     1         Clustering
[11/28 05:45:47    233s]   0.14    0.10     0.00     1           Initialize for clustering
[11/28 05:45:47    233s]   7.23    5.06     0.00     1           Bottom-up phase
[11/28 05:45:47    233s]   2.68    1.88     2.15     1           Legalizing clock trees
[11/28 05:45:47    233s]   1.32    0.92     0.00     1             Leaving CCOpt scope - ClockRefiner
[11/28 05:45:47    233s]   0.02    0.02     0.00     1             Leaving CCOpt scope - Cleaning up placement interface
[11/28 05:45:47    233s]   0.27    0.19     0.00     1             Leaving CCOpt scope - Initializing placement interface
[11/28 05:45:47    233s]   0.54    0.38     0.00     1             Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[11/28 05:45:47    233s]  10.21    7.15     8.93     1         CongRepair After Initial Clustering
[11/28 05:45:47    233s]   7.95    5.56     6.98     1           Leaving CCOpt scope - Early Global Route
[11/28 05:45:47    233s]   4.48    3.13     0.00     1             Early Global Route - eGR only step
[11/28 05:45:47    233s]   2.51    1.75     0.00     1             Congestion Repair
[11/28 05:45:47    233s]   0.50    0.35     0.00     1           Leaving CCOpt scope - extractRC
[11/28 05:45:47    233s]   0.48    0.33     0.00     1           Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[11/28 05:45:47    233s]   1.44    1.01     1.44     1       Stage::DRV Fixing
[11/28 05:45:47    233s]   0.65    0.46     0.00     1         Fixing clock tree slew time and max cap violations
[11/28 05:45:47    233s]   0.79    0.55     0.00     1         Fixing clock tree slew time and max cap violations - detailed pass
[11/28 05:45:47    233s]  10.03    7.02     9.96     1       Stage::Insertion Delay Reduction
[11/28 05:45:47    233s]   0.43    0.30     0.00     1         Removing unnecessary root buffering
[11/28 05:45:47    233s]   0.37    0.26     0.00     1         Removing unconstrained drivers
[11/28 05:45:47    233s]   1.16    0.81     0.00     1         Reducing insertion delay 1
[11/28 05:45:47    233s]   0.34    0.24     0.00     1         Removing longest path buffering
[11/28 05:45:47    233s]   7.66    5.36     0.00     1         Reducing insertion delay 2
[11/28 05:45:47    233s]  58.52   40.95    58.43     1     CCOpt::Phase::Implementation
[11/28 05:45:47    233s]  10.57    7.40    10.48     1       Stage::Reducing Power
[11/28 05:45:47    233s]   0.82    0.57     0.00     1         Improving clock tree routing
[11/28 05:45:47    233s]   9.01    6.31     0.03     1         Reducing clock tree power 1
[11/28 05:45:47    233s]   0.03    0.02     0.00     3           Legalizing clock trees
[11/28 05:45:47    233s]   0.64    0.45     0.00     1         Reducing clock tree power 2
[11/28 05:45:47    233s]   8.89    6.22     8.27     1       Stage::Balancing
[11/28 05:45:47    233s]   4.84    3.39     4.43     1         Approximately balancing fragments step
[11/28 05:45:47    233s]   1.43    1.00     0.00     1           Resolve constraints - Approximately balancing fragments
[11/28 05:45:47    233s]   0.50    0.35     0.00     1           Estimate delay to be added in balancing - Approximately balancing fragments
[11/28 05:45:47    233s]   0.47    0.33     0.00     1           Moving gates to improve sub-tree skew
[11/28 05:45:47    233s]   1.73    1.21     0.00     1           Approximately balancing fragments bottom up
[11/28 05:45:47    233s]   0.31    0.22     0.00     1           Approximately balancing fragments, wire and cell delays
[11/28 05:45:47    233s]   0.74    0.52     0.00     1         Improving fragments clock skew
[11/28 05:45:47    233s]   1.53    1.07     1.11     1         Approximately balancing step
[11/28 05:45:47    233s]   0.68    0.48     0.00     1           Resolve constraints - Approximately balancing
[11/28 05:45:47    233s]   0.42    0.30     0.00     1           Approximately balancing, wire and cell delays
[11/28 05:45:47    233s]   0.46    0.32     0.00     1         Fixing clock tree overload
[11/28 05:45:47    233s]   0.70    0.49     0.00     1         Approximately balancing paths
[11/28 05:45:47    233s]  38.84   27.18    38.20     1       Stage::Polishing
[11/28 05:45:47    233s]   0.72    0.50     0.00     1         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[11/28 05:45:47    233s]   0.37    0.26     0.00     1         Merging balancing drivers for power
[11/28 05:45:47    233s]   0.74    0.52     0.00     1         Improving clock skew
[11/28 05:45:47    233s]  25.77   18.03    24.23     1         Moving gates to reduce wire capacitance
[11/28 05:45:47    233s]   0.86    0.60     0.00     2           Artificially removing short and long paths
[11/28 05:45:47    233s]   4.21    2.95     0.01     1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[11/28 05:45:47    233s]   0.01    0.01     0.00     1             Legalizing clock trees
[11/28 05:45:47    233s]   9.44    6.61     0.02     1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[11/28 05:45:47    233s]   0.02    0.01     0.00     1             Legalizing clock trees
[11/28 05:45:47    233s]   2.87    2.01     0.00     1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[11/28 05:45:47    233s]   0.00    0.00     0.00     1             Legalizing clock trees
[11/28 05:45:47    233s]   6.85    4.79     0.01     1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[11/28 05:45:47    233s]   0.01    0.01     0.00     1             Legalizing clock trees
[11/28 05:45:47    233s]   3.53    2.47     0.38     1         Reducing clock tree power 3
[11/28 05:45:47    233s]   0.38    0.27     0.00     1           Artificially removing short and long paths
[11/28 05:45:47    233s]   0.00    0.00     0.00     1           Legalizing clock trees
[11/28 05:45:47    233s]   0.69    0.49     0.00     1         Improving insertion delay
[11/28 05:45:47    233s]   6.39    4.47     6.00     1         Wire Opt OverFix
[11/28 05:45:47    233s]   5.94    4.16     5.70     1           Wire Reduction extra effort
[11/28 05:45:47    233s]   0.36    0.25     0.00     1             Artificially removing short and long paths
[11/28 05:45:47    233s]   0.86    0.60     0.00     1             Global shorten wires A0
[11/28 05:45:47    233s]   3.84    2.69     0.00     2             Move For Wirelength - core
[11/28 05:45:47    233s]   0.10    0.07     0.00     1             Global shorten wires A1
[11/28 05:45:47    233s]   0.38    0.27     0.00     1             Global shorten wires B
[11/28 05:45:47    233s]   0.16    0.11     0.00     1             Move For Wirelength - branch
[11/28 05:45:47    233s]   0.06    0.04     0.06     1           Optimizing orientation
[11/28 05:45:47    233s]   0.06    0.04     0.00     1             FlipOpt
[11/28 05:45:47    233s]   0.13    0.09     0.08     1       Stage::Updating netlist
[11/28 05:45:47    233s]   0.01    0.01     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[11/28 05:45:47    233s]   0.07    0.05     0.00     1         Leaving CCOpt scope - ClockRefiner
[11/28 05:45:47    233s]   2.66    1.86     2.25     1     CCOpt::Phase::eGRPC
[11/28 05:45:47    233s]   1.18    0.83     1.09     1       Leaving CCOpt scope - Routing Tools
[11/28 05:45:47    233s]   1.09    0.77     0.00     1         Early Global Route - eGR only step
[11/28 05:45:47    233s]   0.13    0.09     0.00     1       Leaving CCOpt scope - extractRC
[11/28 05:45:47    233s]   0.05    0.03     0.00     1       Leaving CCOpt scope - Initializing placement interface
[11/28 05:45:47    233s]   0.14    0.10     0.14     1       Reset bufferability constraints
[11/28 05:45:47    233s]   0.14    0.10     0.00     1         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[11/28 05:45:47    233s]   0.11    0.07     0.03     1       eGRPC Moving buffers
[11/28 05:45:47    233s]   0.03    0.02     0.00     1         Violation analysis
[11/28 05:45:47    233s]   0.24    0.17     0.04     1       eGRPC Initial Pass of Downsizing Clock Tree cells
[11/28 05:45:47    233s]   0.04    0.03     0.00     1         Artificially removing long paths
[11/28 05:45:47    233s]   0.09    0.06     0.00     1       eGRPC Fixing DRVs
[11/28 05:45:47    233s]   0.03    0.02     0.00     1       Reconnecting optimized routes
[11/28 05:45:47    233s]   0.02    0.02     0.00     1       Violation analysis
[11/28 05:45:47    233s]   0.01    0.01     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[11/28 05:45:47    233s]   0.24    0.17     0.00     1       Leaving CCOpt scope - ClockRefiner
[11/28 05:45:47    233s]  32.70   22.88    32.46     1     CCOpt::Phase::Routing
[11/28 05:45:47    233s]  32.20   22.54    32.03     1       Leaving CCOpt scope - Routing Tools
[11/28 05:45:47    233s]   1.08    0.76     0.00     1         Early Global Route - eGR->Nr High Frequency step
[11/28 05:45:47    233s]  30.28   21.19     0.00     1         NanoRoute
[11/28 05:45:47    233s]   0.67    0.47     0.00     1         Route Remaining Unrouted Nets
[11/28 05:45:47    233s]   0.12    0.09     0.00     1       Leaving CCOpt scope - extractRC
[11/28 05:45:47    233s]   0.14    0.09     0.00     1       Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[11/28 05:45:47    233s]   1.19    0.83     0.95     1     CCOpt::Phase::PostConditioning
[11/28 05:45:47    233s]   0.10    0.07     0.00     1       Leaving CCOpt scope - Initializing placement interface
[11/28 05:45:47    233s]   0.00    0.00     0.00     1       Reset bufferability constraints
[11/28 05:45:47    233s]   0.12    0.08     0.00     1       PostConditioning Upsizing To Fix DRVs
[11/28 05:45:47    233s]   0.19    0.14     0.00     1       Recomputing CTS skew targets
[11/28 05:45:47    233s]   0.08    0.05     0.00     1       PostConditioning Fixing DRVs
[11/28 05:45:47    233s]   0.13    0.09     0.00     1       Buffering to fix DRVs
[11/28 05:45:47    233s]   0.16    0.11     0.00     1       PostConditioning Fixing Skew by cell sizing
[11/28 05:45:47    233s]   0.04    0.03     0.00     1       Reconnecting optimized routes
[11/28 05:45:47    233s]   0.00    0.00     0.00     1       Update timing and DAG stats after post-conditioning
[11/28 05:45:47    233s]   0.13    0.09     0.00     1       Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[11/28 05:45:47    233s]   0.17    0.12     0.00     1     Post-balance tidy up or trial balance steps
[11/28 05:45:47    233s]   1.66    1.16     1.51     1     Tidy Up And Update Timing
[11/28 05:45:47    233s]   1.51    1.06     0.00     1       External - Set all clocks to propagated mode
[11/28 05:45:47    233s] -------------------------------------------------------------------------------------------------------------------------
[11/28 05:45:47    233s] 
[11/28 05:45:47    233s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/28 05:45:47    233s] Leaving CCOpt scope - Cleaning up placement interface...
[11/28 05:45:47    233s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1801.9M, EPOCH TIME: 1701150347.201413
[11/28 05:45:47    233s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.021, MEM:1666.9M, EPOCH TIME: 1701150347.222509
[11/28 05:45:47    233s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 05:45:47    233s] Synthesizing clock trees with CCOpt done.
[11/28 05:45:47    233s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/28 05:45:47    233s] Type 'man IMPSP-9025' for more detail.
[11/28 05:45:47    233s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1329.0M, totSessionCpu=0:03:53 **
[11/28 05:45:47    233s] GigaOpt running with 1 threads.
[11/28 05:45:47    233s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/28 05:45:47    233s] Need call spDPlaceInit before registerPrioInstLoc.
[11/28 05:45:47    233s] *** InitOpt #1 [begin] : totSession cpu/real = 0:03:53.5/0:04:48.9 (0.8), mem = 1675.0M
[11/28 05:45:47    233s] OPERPROF: Starting DPlace-Init at level 1, MEM:1675.0M, EPOCH TIME: 1701150347.460881
[11/28 05:45:47    233s] z: 2, totalTracks: 1
[11/28 05:45:47    233s] z: 4, totalTracks: 1
[11/28 05:45:47    233s] z: 6, totalTracks: 1
[11/28 05:45:47    233s] z: 8, totalTracks: 1
[11/28 05:45:47    233s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:45:47    233s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1675.0M, EPOCH TIME: 1701150347.468226
[11/28 05:45:47    233s] 
[11/28 05:45:47    233s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:45:47    233s] OPERPROF:     Starting CMU at level 3, MEM:1675.0M, EPOCH TIME: 1701150347.503102
[11/28 05:45:47    233s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1675.0M, EPOCH TIME: 1701150347.504435
[11/28 05:45:47    233s] 
[11/28 05:45:47    233s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 05:45:47    233s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.037, MEM:1675.0M, EPOCH TIME: 1701150347.505201
[11/28 05:45:47    233s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1675.0M, EPOCH TIME: 1701150347.505318
[11/28 05:45:47    233s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1675.0M, EPOCH TIME: 1701150347.505430
[11/28 05:45:47    233s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1675.0MB).
[11/28 05:45:47    233s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.046, MEM:1675.0M, EPOCH TIME: 1701150347.506459
[11/28 05:45:47    233s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1675.0M, EPOCH TIME: 1701150347.506728
[11/28 05:45:47    233s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.008, MEM:1675.0M, EPOCH TIME: 1701150347.514388
[11/28 05:45:47    233s] 
[11/28 05:45:47    233s] Creating Lib Analyzer ...
[11/28 05:45:47    233s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/28 05:45:47    233s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/28 05:45:47    233s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/28 05:45:47    233s] 
[11/28 05:45:47    233s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:45:48    234s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:55 mem=1699.0M
[11/28 05:45:48    234s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:55 mem=1699.0M
[11/28 05:45:48    234s] Creating Lib Analyzer, finished. 
[11/28 05:45:48    234s] Effort level <high> specified for reg2reg path_group
[11/28 05:45:48    234s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1359.9M, totSessionCpu=0:03:55 **
[11/28 05:45:48    234s] *** optDesign -postCTS ***
[11/28 05:45:48    234s] DRC Margin: user margin 0.0; extra margin 0.2
[11/28 05:45:48    234s] Hold Target Slack: user slack 0
[11/28 05:45:48    234s] Setup Target Slack: user slack 0; extra slack 0.0
[11/28 05:45:48    234s] setUsefulSkewMode -ecoRoute false
[11/28 05:45:48    234s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/28 05:45:48    234s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1701.0M, EPOCH TIME: 1701150348.702404
[11/28 05:45:48    234s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.035, MEM:1701.0M, EPOCH TIME: 1701150348.737234
[11/28 05:45:48    234s] Multi-VT timing optimization disabled based on library information.
[11/28 05:45:48    234s] 
[11/28 05:45:48    234s] TimeStamp Deleting Cell Server Begin ...
[11/28 05:45:48    234s] Deleting Lib Analyzer.
[11/28 05:45:48    234s] 
[11/28 05:45:48    234s] TimeStamp Deleting Cell Server End ...
[11/28 05:45:48    234s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/28 05:45:48    234s] 
[11/28 05:45:48    234s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 05:45:48    234s] Summary for sequential cells identification: 
[11/28 05:45:48    234s]   Identified SBFF number: 104
[11/28 05:45:48    234s]   Identified MBFF number: 16
[11/28 05:45:48    234s]   Identified SB Latch number: 0
[11/28 05:45:48    234s]   Identified MB Latch number: 0
[11/28 05:45:48    234s]   Not identified SBFF number: 16
[11/28 05:45:48    234s]   Not identified MBFF number: 0
[11/28 05:45:48    234s]   Not identified SB Latch number: 0
[11/28 05:45:48    234s]   Not identified MB Latch number: 0
[11/28 05:45:48    234s]   Number of sequential cells which are not FFs: 32
[11/28 05:45:48    234s]  Visiting view : AnalysisView_WC
[11/28 05:45:48    234s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:45:48    234s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:45:48    234s]  Visiting view : AnalysisView_BC
[11/28 05:45:48    234s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/28 05:45:48    234s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:45:48    234s]  Visiting view : AnalysisView_WC
[11/28 05:45:48    234s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:45:48    234s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:45:48    234s]  Visiting view : AnalysisView_BC
[11/28 05:45:48    234s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/28 05:45:48    234s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:45:48    234s] TLC MultiMap info (StdDelay):
[11/28 05:45:48    234s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[11/28 05:45:48    234s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/28 05:45:48    234s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/28 05:45:48    234s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[11/28 05:45:48    234s]  Setting StdDelay to: 38ps
[11/28 05:45:48    234s] 
[11/28 05:45:48    234s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 05:45:48    234s] 
[11/28 05:45:48    234s] TimeStamp Deleting Cell Server Begin ...
[11/28 05:45:48    234s] 
[11/28 05:45:48    234s] TimeStamp Deleting Cell Server End ...
[11/28 05:45:48    234s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1701.0M, EPOCH TIME: 1701150348.833894
[11/28 05:45:48    234s] All LLGs are deleted
[11/28 05:45:48    234s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1701.0M, EPOCH TIME: 1701150348.834104
[11/28 05:45:48    234s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1701.0M, EPOCH TIME: 1701150348.834281
[11/28 05:45:48    234s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1693.0M, EPOCH TIME: 1701150348.835248
[11/28 05:45:48    234s] Start to check current routing status for nets...
[11/28 05:45:48    234s] All nets are already routed correctly.
[11/28 05:45:48    234s] End to check current routing status for nets (mem=1693.0M)
[11/28 05:45:48    234s] 
[11/28 05:45:48    234s] Creating Lib Analyzer ...
[11/28 05:45:48    234s] 
[11/28 05:45:48    234s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 05:45:48    234s] Summary for sequential cells identification: 
[11/28 05:45:48    234s]   Identified SBFF number: 104
[11/28 05:45:48    234s]   Identified MBFF number: 16
[11/28 05:45:48    234s]   Identified SB Latch number: 0
[11/28 05:45:48    234s]   Identified MB Latch number: 0
[11/28 05:45:48    234s]   Not identified SBFF number: 16
[11/28 05:45:48    234s]   Not identified MBFF number: 0
[11/28 05:45:48    234s]   Not identified SB Latch number: 0
[11/28 05:45:48    234s]   Not identified MB Latch number: 0
[11/28 05:45:48    234s]   Number of sequential cells which are not FFs: 32
[11/28 05:45:48    234s]  Visiting view : AnalysisView_WC
[11/28 05:45:48    234s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[11/28 05:45:48    234s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:45:48    234s]  Visiting view : AnalysisView_BC
[11/28 05:45:48    234s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[11/28 05:45:48    234s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:45:48    234s]  Visiting view : AnalysisView_WC
[11/28 05:45:48    234s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[11/28 05:45:48    234s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:45:48    234s]  Visiting view : AnalysisView_BC
[11/28 05:45:48    234s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[11/28 05:45:48    234s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:45:48    234s] TLC MultiMap info (StdDelay):
[11/28 05:45:48    234s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 10ps
[11/28 05:45:48    234s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/28 05:45:48    234s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/28 05:45:48    234s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[11/28 05:45:48    234s]  Setting StdDelay to: 41.7ps
[11/28 05:45:48    234s] 
[11/28 05:45:48    234s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 05:45:48    234s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/28 05:45:48    234s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/28 05:45:48    234s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/28 05:45:48    234s] 
[11/28 05:45:48    234s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:45:49    235s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:56 mem=1703.0M
[11/28 05:45:49    235s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:56 mem=1703.0M
[11/28 05:45:49    235s] Creating Lib Analyzer, finished. 
[11/28 05:45:49    235s] ### Creating TopoMgr, started
[11/28 05:45:49    235s] ### Creating TopoMgr, finished
[11/28 05:45:49    235s] 
[11/28 05:45:49    235s] Footprint cell information for calculating maxBufDist
[11/28 05:45:49    235s] *info: There are 10 candidate Buffer cells
[11/28 05:45:49    235s] *info: There are 12 candidate Inverter cells
[11/28 05:45:49    235s] 
[11/28 05:45:50    236s] #optDebug: Start CG creation (mem=1731.6M)
[11/28 05:45:50    236s]  ...initializing CG  maxDriveDist 1248.131000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 124.813000 
[11/28 05:45:50    236s] (cpu=0:00:00.2, mem=1922.3M)
[11/28 05:45:50    236s]  ...processing cgPrt (cpu=0:00:00.2, mem=1922.3M)
[11/28 05:45:50    236s]  ...processing cgEgp (cpu=0:00:00.2, mem=1922.3M)
[11/28 05:45:50    236s]  ...processing cgPbk (cpu=0:00:00.2, mem=1922.3M)
[11/28 05:45:50    236s]  ...processing cgNrb(cpu=0:00:00.2, mem=1922.3M)
[11/28 05:45:50    236s]  ...processing cgObs (cpu=0:00:00.2, mem=1922.3M)
[11/28 05:45:50    236s]  ...processing cgCon (cpu=0:00:00.2, mem=1922.3M)
[11/28 05:45:50    236s]  ...processing cgPdm (cpu=0:00:00.2, mem=1922.3M)
[11/28 05:45:50    236s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1922.3M)
[11/28 05:45:50    236s] Compute RC Scale Done ...
[11/28 05:45:50    236s] All LLGs are deleted
[11/28 05:45:50    236s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1912.7M, EPOCH TIME: 1701150350.606583
[11/28 05:45:50    236s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1912.7M, EPOCH TIME: 1701150350.607067
[11/28 05:45:50    236s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1912.7M, EPOCH TIME: 1701150350.608138
[11/28 05:45:50    236s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1912.7M, EPOCH TIME: 1701150350.609765
[11/28 05:45:50    236s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1912.7M, EPOCH TIME: 1701150350.637967
[11/28 05:45:50    236s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1912.7M, EPOCH TIME: 1701150350.638914
[11/28 05:45:50    236s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1912.7M, EPOCH TIME: 1701150350.643102
[11/28 05:45:50    236s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1912.7M, EPOCH TIME: 1701150350.644739
[11/28 05:45:50    236s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.037, MEM:1912.7M, EPOCH TIME: 1701150350.646275
[11/28 05:45:50    236s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.040, MEM:1912.7M, EPOCH TIME: 1701150350.647977
[11/28 05:45:50    236s] Starting delay calculation for Setup views
[11/28 05:45:50    236s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/28 05:45:50    236s] #################################################################################
[11/28 05:45:50    236s] # Design Stage: PreRoute
[11/28 05:45:50    236s] # Design Name: risc_v_Pad_Frame
[11/28 05:45:50    236s] # Design Mode: 45nm
[11/28 05:45:50    236s] # Analysis Mode: MMMC OCV 
[11/28 05:45:50    236s] # Parasitics Mode: No SPEF/RCDB 
[11/28 05:45:50    236s] # Signoff Settings: SI Off 
[11/28 05:45:50    236s] #################################################################################
[11/28 05:45:50    236s] Calculate early delays in OCV mode...
[11/28 05:45:50    236s] Calculate late delays in OCV mode...
[11/28 05:45:50    236s] Calculate early delays in OCV mode...
[11/28 05:45:50    236s] Calculate late delays in OCV mode...
[11/28 05:45:50    236s] Topological Sorting (REAL = 0:00:00.0, MEM = 1912.7M, InitMEM = 1912.7M)
[11/28 05:45:50    236s] Start delay calculation (fullDC) (1 T). (MEM=1912.72)
[11/28 05:45:50    236s] End AAE Lib Interpolated Model. (MEM=1932.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:45:51    237s] Total number of fetched objects 4099
[11/28 05:45:52    238s] Total number of fetched objects 4099
[11/28 05:45:52    238s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 05:45:52    238s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 05:45:52    238s] End delay calculation. (MEM=1914.72 CPU=0:00:01.4 REAL=0:00:02.0)
[11/28 05:45:52    238s] End delay calculation (fullDC). (MEM=1914.72 CPU=0:00:01.6 REAL=0:00:02.0)
[11/28 05:45:52    238s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 1914.7M) ***
[11/28 05:45:52    238s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:03:58 mem=1914.7M)
[11/28 05:45:52    238s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.873  |  3.873  |  4.225  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     2 (290)      |   -0.090   |     2 (290)      |
|   max_fanout   |      3 (3)       |     0      |     39 (39)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.546%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1495.7M, totSessionCpu=0:03:59 **
[11/28 05:45:52    238s] *** InitOpt #1 [finish] : cpu/real = 0:00:05.2/0:00:05.2 (1.0), totSession cpu/real = 0:03:58.7/0:04:54.1 (0.8), mem = 1828.0M
[11/28 05:45:52    238s] 
[11/28 05:45:52    238s] =============================================================================================
[11/28 05:45:52    238s]  Step TAT Report for InitOpt #1                                                 21.12-s106_1
[11/28 05:45:52    238s] =============================================================================================
[11/28 05:45:52    238s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:45:52    238s] ---------------------------------------------------------------------------------------------
[11/28 05:45:52    238s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:45:52    238s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.1 % )     0:00:02.0 /  0:00:02.0    1.0
[11/28 05:45:52    238s] [ DrvReport              ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 05:45:52    238s] [ CellServerInit         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[11/28 05:45:52    238s] [ LibAnalyzerInit        ]      2   0:00:01.9  (  36.2 % )     0:00:01.9 /  0:00:01.9    1.0
[11/28 05:45:52    238s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:45:52    238s] [ SteinerInterfaceInit   ]      1   0:00:00.8  (  16.4 % )     0:00:00.8 /  0:00:00.8    1.0
[11/28 05:45:52    238s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:45:52    238s] [ TimingUpdate           ]      1   0:00:00.1  (   2.3 % )     0:00:01.8 /  0:00:01.8    1.0
[11/28 05:45:52    238s] [ FullDelayCalc          ]      1   0:00:01.7  (  32.4 % )     0:00:01.7 /  0:00:01.7    1.0
[11/28 05:45:52    238s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[11/28 05:45:52    238s] [ MISC                   ]          0:00:00.4  (   7.4 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 05:45:52    238s] ---------------------------------------------------------------------------------------------
[11/28 05:45:52    238s]  InitOpt #1 TOTAL                   0:00:05.2  ( 100.0 % )     0:00:05.2 /  0:00:05.2    1.0
[11/28 05:45:52    238s] ---------------------------------------------------------------------------------------------
[11/28 05:45:52    238s] 
[11/28 05:45:52    238s] ** INFO : this run is activating low effort ccoptDesign flow
[11/28 05:45:52    238s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 05:45:52    238s] ### Creating PhyDesignMc. totSessionCpu=0:03:59 mem=1828.0M
[11/28 05:45:52    238s] OPERPROF: Starting DPlace-Init at level 1, MEM:1828.0M, EPOCH TIME: 1701150352.636910
[11/28 05:45:52    238s] z: 2, totalTracks: 1
[11/28 05:45:52    238s] z: 4, totalTracks: 1
[11/28 05:45:52    238s] z: 6, totalTracks: 1
[11/28 05:45:52    238s] z: 8, totalTracks: 1
[11/28 05:45:52    238s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:45:52    238s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1828.0M, EPOCH TIME: 1701150352.644399
[11/28 05:45:52    238s] 
[11/28 05:45:52    238s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:45:52    238s] 
[11/28 05:45:52    238s]  Skipping Bad Lib Cell Checking (CMU) !
[11/28 05:45:52    238s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:1828.0M, EPOCH TIME: 1701150352.678328
[11/28 05:45:52    238s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1828.0M, EPOCH TIME: 1701150352.678500
[11/28 05:45:52    238s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1828.0M, EPOCH TIME: 1701150352.678607
[11/28 05:45:52    238s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1828.0MB).
[11/28 05:45:52    238s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.043, MEM:1828.0M, EPOCH TIME: 1701150352.679554
[11/28 05:45:52    238s] TotalInstCnt at PhyDesignMc Initialization: 3,746
[11/28 05:45:52    238s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:59 mem=1828.0M
[11/28 05:45:52    238s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1828.0M, EPOCH TIME: 1701150352.689941
[11/28 05:45:52    238s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.008, MEM:1828.0M, EPOCH TIME: 1701150352.697685
[11/28 05:45:52    238s] TotalInstCnt at PhyDesignMc Destruction: 3,746
[11/28 05:45:52    238s] OPTC: m1 20.0 20.0
[11/28 05:45:52    238s] #optDebug: fT-E <X 2 0 0 1>
[11/28 05:45:52    238s] -congRepairInPostCTS false                 # bool, default=false, private
[11/28 05:45:52    238s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[11/28 05:45:52    238s] Begin: GigaOpt Route Type Constraints Refinement
[11/28 05:45:52    238s] *** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:03:58.9/0:04:54.3 (0.8), mem = 1828.0M
[11/28 05:45:52    238s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28290.1
[11/28 05:45:52    238s] ### Creating RouteCongInterface, started
[11/28 05:45:52    238s] 
[11/28 05:45:52    238s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/28 05:45:52    238s] 
[11/28 05:45:52    238s] #optDebug: {0, 1.000}
[11/28 05:45:52    238s] ### Creating RouteCongInterface, finished
[11/28 05:45:52    238s] Updated routing constraints on 0 nets.
[11/28 05:45:52    238s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28290.1
[11/28 05:45:52    238s] Bottom Preferred Layer:
[11/28 05:45:52    238s] +---------------+------------+----------+
[11/28 05:45:52    238s] |     Layer     |    CLK     |   Rule   |
[11/28 05:45:52    238s] +---------------+------------+----------+
[11/28 05:45:52    238s] | Metal3 (z=3)  |         41 | default  |
[11/28 05:45:52    238s] +---------------+------------+----------+
[11/28 05:45:52    238s] *** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:03:59.0/0:04:54.4 (0.8), mem = 1828.0M
[11/28 05:45:52    238s] 
[11/28 05:45:52    238s] =============================================================================================
[11/28 05:45:52    238s]  Step TAT Report for CongRefineRouteType #1                                     21.12-s106_1
[11/28 05:45:52    238s] =============================================================================================
[11/28 05:45:52    238s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:45:52    238s] ---------------------------------------------------------------------------------------------
[11/28 05:45:52    238s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  63.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 05:45:52    238s] [ MISC                   ]          0:00:00.0  (  36.8 % )     0:00:00.0 /  0:00:00.0    0.9
[11/28 05:45:52    238s] ---------------------------------------------------------------------------------------------
[11/28 05:45:52    238s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 05:45:52    238s] ---------------------------------------------------------------------------------------------
[11/28 05:45:52    238s] 
[11/28 05:45:52    238s] End: GigaOpt Route Type Constraints Refinement
[11/28 05:45:52    238s] *** Starting optimizing excluded clock nets MEM= 1828.0M) ***
[11/28 05:45:52    238s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1828.0M) ***
[11/28 05:45:52    238s] *** Starting optimizing excluded clock nets MEM= 1828.0M) ***
[11/28 05:45:52    238s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1828.0M) ***
[11/28 05:45:53    239s] Info: Done creating the CCOpt slew target map.
[11/28 05:45:53    239s] Begin: GigaOpt high fanout net optimization
[11/28 05:45:53    239s] GigaOpt HFN: use maxLocalDensity 1.2
[11/28 05:45:53    239s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/28 05:45:53    239s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:03:59.0/0:04:54.5 (0.8), mem = 1828.0M
[11/28 05:45:53    239s] Info: 4 io nets excluded
[11/28 05:45:53    239s] Info: 40 nets with fixed/cover wires excluded.
[11/28 05:45:53    239s] Info: 41 clock nets excluded from IPO operation.
[11/28 05:45:53    239s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28290.2
[11/28 05:45:53    239s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 05:45:53    239s] ### Creating PhyDesignMc. totSessionCpu=0:03:59 mem=1828.0M
[11/28 05:45:53    239s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 05:45:53    239s] OPERPROF: Starting DPlace-Init at level 1, MEM:1828.0M, EPOCH TIME: 1701150353.014753
[11/28 05:45:53    239s] z: 2, totalTracks: 1
[11/28 05:45:53    239s] z: 4, totalTracks: 1
[11/28 05:45:53    239s] z: 6, totalTracks: 1
[11/28 05:45:53    239s] z: 8, totalTracks: 1
[11/28 05:45:53    239s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:45:53    239s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1828.0M, EPOCH TIME: 1701150353.022506
[11/28 05:45:53    239s] 
[11/28 05:45:53    239s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:45:53    239s] 
[11/28 05:45:53    239s]  Skipping Bad Lib Cell Checking (CMU) !
[11/28 05:45:53    239s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:1828.0M, EPOCH TIME: 1701150353.057013
[11/28 05:45:53    239s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1828.0M, EPOCH TIME: 1701150353.057250
[11/28 05:45:53    239s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1828.0M, EPOCH TIME: 1701150353.057369
[11/28 05:45:53    239s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1828.0MB).
[11/28 05:45:53    239s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.043, MEM:1828.0M, EPOCH TIME: 1701150353.058232
[11/28 05:45:53    239s] TotalInstCnt at PhyDesignMc Initialization: 3,746
[11/28 05:45:53    239s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:59 mem=1828.0M
[11/28 05:45:53    239s] ### Creating RouteCongInterface, started
[11/28 05:45:53    239s] 
[11/28 05:45:53    239s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[11/28 05:45:53    239s] 
[11/28 05:45:53    239s] #optDebug: {0, 1.000}
[11/28 05:45:53    239s] ### Creating RouteCongInterface, finished
[11/28 05:45:53    239s] {MG  {8 0 1 0.0251399}  {10 0 5.8 0.14041} }
[11/28 05:45:53    239s] ### Creating LA Mngr. totSessionCpu=0:03:59 mem=1828.0M
[11/28 05:45:53    239s] ### Creating LA Mngr, finished. totSessionCpu=0:03:59 mem=1828.0M
[11/28 05:45:53    239s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 05:45:53    239s] Total-nets :: 518, Stn-nets :: 4, ratio :: 0.772201 %, Total-len 16030.2, Stn-len 0
[11/28 05:45:53    239s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1864.1M, EPOCH TIME: 1701150353.429629
[11/28 05:45:53    239s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.008, MEM:1826.1M, EPOCH TIME: 1701150353.437149
[11/28 05:45:53    239s] TotalInstCnt at PhyDesignMc Destruction: 3,746
[11/28 05:45:53    239s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28290.2
[11/28 05:45:53    239s] *** DrvOpt #1 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:03:59.5/0:04:54.9 (0.8), mem = 1826.1M
[11/28 05:45:53    239s] 
[11/28 05:45:53    239s] =============================================================================================
[11/28 05:45:53    239s]  Step TAT Report for DrvOpt #1                                                  21.12-s106_1
[11/28 05:45:53    239s] =============================================================================================
[11/28 05:45:53    239s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:45:53    239s] ---------------------------------------------------------------------------------------------
[11/28 05:45:53    239s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:45:53    239s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  17.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 05:45:53    239s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  13.9 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 05:45:53    239s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:45:53    239s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:45:53    239s] [ MISC                   ]          0:00:00.3  (  67.9 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 05:45:53    239s] ---------------------------------------------------------------------------------------------
[11/28 05:45:53    239s]  DrvOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 05:45:53    239s] ---------------------------------------------------------------------------------------------
[11/28 05:45:53    239s] 
[11/28 05:45:53    239s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/28 05:45:53    239s] End: GigaOpt high fanout net optimization
[11/28 05:45:53    239s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/28 05:45:53    239s] Deleting Lib Analyzer.
[11/28 05:45:53    239s] Begin: GigaOpt DRV Optimization
[11/28 05:45:53    239s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[11/28 05:45:53    239s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:03:59.7/0:04:55.1 (0.8), mem = 1842.1M
[11/28 05:45:53    239s] Info: 4 io nets excluded
[11/28 05:45:53    239s] Info: 40 nets with fixed/cover wires excluded.
[11/28 05:45:53    239s] Info: 41 clock nets excluded from IPO operation.
[11/28 05:45:53    239s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28290.3
[11/28 05:45:53    239s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 05:45:53    239s] ### Creating PhyDesignMc. totSessionCpu=0:04:00 mem=1842.1M
[11/28 05:45:53    239s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 05:45:53    239s] OPERPROF: Starting DPlace-Init at level 1, MEM:1842.1M, EPOCH TIME: 1701150353.624904
[11/28 05:45:53    239s] z: 2, totalTracks: 1
[11/28 05:45:53    239s] z: 4, totalTracks: 1
[11/28 05:45:53    239s] z: 6, totalTracks: 1
[11/28 05:45:53    239s] z: 8, totalTracks: 1
[11/28 05:45:53    239s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:45:53    239s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1842.1M, EPOCH TIME: 1701150353.632470
[11/28 05:45:53    239s] 
[11/28 05:45:53    239s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:45:53    239s] 
[11/28 05:45:53    239s]  Skipping Bad Lib Cell Checking (CMU) !
[11/28 05:45:53    239s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1842.1M, EPOCH TIME: 1701150353.666956
[11/28 05:45:53    239s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1842.1M, EPOCH TIME: 1701150353.667115
[11/28 05:45:53    239s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1842.1M, EPOCH TIME: 1701150353.667259
[11/28 05:45:53    239s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1842.1MB).
[11/28 05:45:53    239s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.043, MEM:1842.1M, EPOCH TIME: 1701150353.668085
[11/28 05:45:53    239s] TotalInstCnt at PhyDesignMc Initialization: 3,746
[11/28 05:45:53    239s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:00 mem=1842.1M
[11/28 05:45:53    239s] ### Creating RouteCongInterface, started
[11/28 05:45:53    239s] 
[11/28 05:45:53    239s] Creating Lib Analyzer ...
[11/28 05:45:53    239s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/28 05:45:53    239s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/28 05:45:53    239s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/28 05:45:53    239s] 
[11/28 05:45:53    239s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:45:54    240s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:01 mem=1842.1M
[11/28 05:45:54    240s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:01 mem=1842.1M
[11/28 05:45:54    240s] Creating Lib Analyzer, finished. 
[11/28 05:45:54    240s] 
[11/28 05:45:54    240s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[11/28 05:45:54    240s] 
[11/28 05:45:54    240s] #optDebug: {0, 1.000}
[11/28 05:45:54    240s] ### Creating RouteCongInterface, finished
[11/28 05:45:54    240s] {MG  {8 0 1 0.0251399}  {10 0 5.8 0.14041} }
[11/28 05:45:54    240s] ### Creating LA Mngr. totSessionCpu=0:04:01 mem=1842.1M
[11/28 05:45:54    240s] ### Creating LA Mngr, finished. totSessionCpu=0:04:01 mem=1842.1M
[11/28 05:45:54    241s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1899.4M, EPOCH TIME: 1701150354.970017
[11/28 05:45:54    241s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1899.4M, EPOCH TIME: 1701150354.970426
[11/28 05:45:55    241s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 05:45:55    241s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/28 05:45:55    241s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 05:45:55    241s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/28 05:45:55    241s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 05:45:55    241s] Info: violation cost 151.385376 (cap = 0.000000, tran = 149.385376, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[11/28 05:45:55    241s] |     3|   330|    -0.15|     0|     0|     0.00|     3|     3|     0|     0|     3.87|     0.00|       0|       0|       0| 43.55%|          |         |
[11/28 05:45:55    241s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 05:45:55    241s] |     0|     0|     0.00|     0|     0|     0.00|     6|     6|     0|     0|     3.81|     0.00|       7|       3|       1| 43.59%| 0:00:00.0|  1945.6M|
[11/28 05:45:55    241s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 05:45:55    241s] |     0|     0|     0.00|     0|     0|     0.00|     6|     6|     0|     0|     3.81|     0.00|       0|       0|       0| 43.59%| 0:00:00.0|  1945.6M|
[11/28 05:45:55    241s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 05:45:55    241s] Bottom Preferred Layer:
[11/28 05:45:55    241s] +---------------+------------+----------+
[11/28 05:45:55    241s] |     Layer     |    CLK     |   Rule   |
[11/28 05:45:55    241s] +---------------+------------+----------+
[11/28 05:45:55    241s] | Metal3 (z=3)  |         41 | default  |
[11/28 05:45:55    241s] +---------------+------------+----------+
[11/28 05:45:55    241s] 
[11/28 05:45:55    241s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1945.6M) ***
[11/28 05:45:55    241s] 
[11/28 05:45:55    241s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1945.6M, EPOCH TIME: 1701150355.451994
[11/28 05:45:55    241s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:1942.6M, EPOCH TIME: 1701150355.460449
[11/28 05:45:55    241s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1942.6M, EPOCH TIME: 1701150355.461512
[11/28 05:45:55    241s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1942.6M, EPOCH TIME: 1701150355.461696
[11/28 05:45:55    241s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1942.6M, EPOCH TIME: 1701150355.468915
[11/28 05:45:55    241s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.035, MEM:1942.6M, EPOCH TIME: 1701150355.503959
[11/28 05:45:55    241s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1942.6M, EPOCH TIME: 1701150355.504186
[11/28 05:45:55    241s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1942.6M, EPOCH TIME: 1701150355.504292
[11/28 05:45:55    241s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1942.6M, EPOCH TIME: 1701150355.505037
[11/28 05:45:55    241s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1942.6M, EPOCH TIME: 1701150355.505270
[11/28 05:45:55    241s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.044, MEM:1942.6M, EPOCH TIME: 1701150355.505452
[11/28 05:45:55    241s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.044, MEM:1942.6M, EPOCH TIME: 1701150355.505542
[11/28 05:45:55    241s] TDRefine: refinePlace mode is spiral
[11/28 05:45:55    241s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28290.5
[11/28 05:45:55    241s] OPERPROF: Starting RefinePlace at level 1, MEM:1942.6M, EPOCH TIME: 1701150355.505668
[11/28 05:45:55    241s] *** Starting refinePlace (0:04:02 mem=1942.6M) ***
[11/28 05:45:55    241s] Total net bbox length = 6.920e+03 (3.636e+03 3.284e+03) (ext = 2.955e+02)
[11/28 05:45:55    241s] 
[11/28 05:45:55    241s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:45:55    241s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1942.6M, EPOCH TIME: 1701150355.508989
[11/28 05:45:55    241s]   Signal wire search tree: 16847 elements. (cpu=0:00:00.0, mem=0.0M)
[11/28 05:45:55    241s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.006, MEM:1942.6M, EPOCH TIME: 1701150355.514871
[11/28 05:45:55    241s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 05:45:55    241s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:45:55    241s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:45:55    241s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1942.6M, EPOCH TIME: 1701150355.519796
[11/28 05:45:55    241s] Starting refinePlace ...
[11/28 05:45:55    241s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:45:55    241s] One DDP V2 for no tweak run.
[11/28 05:45:55    241s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:45:55    241s]   Spread Effort: high, standalone mode, useDDP on.
[11/28 05:45:55    241s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1942.6MB) @(0:04:02 - 0:04:02).
[11/28 05:45:55    241s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 05:45:55    241s] wireLenOptFixPriorityInst 3519 inst fixed
[11/28 05:45:55    241s] 
[11/28 05:45:55    241s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[11/28 05:45:55    241s] Move report: legalization moves 141 insts, mean move: 3.11 um, max move: 13.42 um spiral
[11/28 05:45:55    241s] 	Max move on inst (FE_OFC5_rst_n_w): (411.80, 349.79) --> (401.80, 346.37)
[11/28 05:45:55    241s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[11/28 05:45:55    241s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/28 05:45:55    241s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1945.7MB) @(0:04:02 - 0:04:02).
[11/28 05:45:55    241s] Move report: Detail placement moves 141 insts, mean move: 3.11 um, max move: 13.42 um 
[11/28 05:45:55    241s] 	Max move on inst (FE_OFC5_rst_n_w): (411.80, 349.79) --> (401.80, 346.37)
[11/28 05:45:55    241s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1945.7MB
[11/28 05:45:55    241s] Statistics of distance of Instance movement in refine placement:
[11/28 05:45:55    241s]   maximum (X+Y) =        13.42 um
[11/28 05:45:55    241s]   inst (FE_OFC5_rst_n_w) with max move: (411.8, 349.79) -> (401.8, 346.37)
[11/28 05:45:55    241s]   mean    (X+Y) =         3.11 um
[11/28 05:45:55    241s] Summary Report:
[11/28 05:45:55    241s] Instances move: 141 (out of 3717 movable)
[11/28 05:45:55    241s] Instances flipped: 0
[11/28 05:45:55    241s] Mean displacement: 3.11 um
[11/28 05:45:55    241s] Max displacement: 13.42 um (Instance: FE_OFC5_rst_n_w) (411.8, 349.79) -> (401.8, 346.37)
[11/28 05:45:55    241s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[11/28 05:45:55    241s] Total instances moved : 141
[11/28 05:45:55    241s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.390, REAL:0.390, MEM:1945.7M, EPOCH TIME: 1701150355.910138
[11/28 05:45:55    241s] Total net bbox length = 7.055e+03 (3.695e+03 3.360e+03) (ext = 2.955e+02)
[11/28 05:45:55    241s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1945.7MB
[11/28 05:45:55    241s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1945.7MB) @(0:04:02 - 0:04:02).
[11/28 05:45:55    241s] *** Finished refinePlace (0:04:02 mem=1945.7M) ***
[11/28 05:45:55    241s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28290.5
[11/28 05:45:55    241s] OPERPROF: Finished RefinePlace at level 1, CPU:0.410, REAL:0.406, MEM:1945.7M, EPOCH TIME: 1701150355.911717
[11/28 05:45:55    241s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1945.7M, EPOCH TIME: 1701150355.923591
[11/28 05:45:55    241s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.009, MEM:1942.7M, EPOCH TIME: 1701150355.932098
[11/28 05:45:55    241s] *** maximum move = 13.42 um ***
[11/28 05:45:55    241s] *** Finished re-routing un-routed nets (1942.7M) ***
[11/28 05:45:55    242s] OPERPROF: Starting DPlace-Init at level 1, MEM:1942.7M, EPOCH TIME: 1701150355.953661
[11/28 05:45:55    242s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1942.7M, EPOCH TIME: 1701150355.961917
[11/28 05:45:55    242s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:1942.7M, EPOCH TIME: 1701150355.997144
[11/28 05:45:55    242s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1942.7M, EPOCH TIME: 1701150355.997367
[11/28 05:45:55    242s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1942.7M, EPOCH TIME: 1701150355.997478
[11/28 05:45:55    242s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1942.7M, EPOCH TIME: 1701150355.998202
[11/28 05:45:55    242s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1942.7M, EPOCH TIME: 1701150355.998406
[11/28 05:45:55    242s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:1942.7M, EPOCH TIME: 1701150355.998597
[11/28 05:45:56    242s] 
[11/28 05:45:56    242s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1942.7M) ***
[11/28 05:45:56    242s] Total-nets :: 528, Stn-nets :: 17, ratio :: 3.2197 %, Total-len 15954.5, Stn-len 1114.63
[11/28 05:45:56    242s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1923.6M, EPOCH TIME: 1701150356.060655
[11/28 05:45:56    242s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1859.6M, EPOCH TIME: 1701150356.069890
[11/28 05:45:56    242s] TotalInstCnt at PhyDesignMc Destruction: 3,756
[11/28 05:45:56    242s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28290.3
[11/28 05:45:56    242s] *** DrvOpt #2 [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:04:02.1/0:04:57.5 (0.8), mem = 1859.6M
[11/28 05:45:56    242s] 
[11/28 05:45:56    242s] =============================================================================================
[11/28 05:45:56    242s]  Step TAT Report for DrvOpt #2                                                  21.12-s106_1
[11/28 05:45:56    242s] =============================================================================================
[11/28 05:45:56    242s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:45:56    242s] ---------------------------------------------------------------------------------------------
[11/28 05:45:56    242s] [ SlackTraversorInit     ]      2   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.9
[11/28 05:45:56    242s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  35.7 % )     0:00:00.9 /  0:00:00.9    1.0
[11/28 05:45:56    242s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:45:56    242s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 05:45:56    242s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.6 % )     0:00:00.9 /  0:00:00.9    1.0
[11/28 05:45:56    242s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:45:56    242s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 05:45:56    242s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:45:56    242s] [ OptEval                ]      1   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 05:45:56    242s] [ OptCommit              ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[11/28 05:45:56    242s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:45:56    242s] [ IncrDelayCalc          ]      7   0:00:00.2  (   8.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:45:56    242s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.8
[11/28 05:45:56    242s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    2.0
[11/28 05:45:56    242s] [ RefinePlace            ]      1   0:00:00.6  (  23.8 % )     0:00:00.6 /  0:00:00.6    1.0
[11/28 05:45:56    242s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[11/28 05:45:56    242s] [ MISC                   ]          0:00:00.4  (  14.9 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 05:45:56    242s] ---------------------------------------------------------------------------------------------
[11/28 05:45:56    242s]  DrvOpt #2 TOTAL                    0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[11/28 05:45:56    242s] ---------------------------------------------------------------------------------------------
[11/28 05:45:56    242s] 
[11/28 05:45:56    242s] End: GigaOpt DRV Optimization
[11/28 05:45:56    242s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/28 05:45:56    242s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1508.4M, totSessionCpu=0:04:02 **
[11/28 05:45:56    242s] Deleting Lib Analyzer.
[11/28 05:45:56    242s] 
[11/28 05:45:56    242s] Optimization is working on the following views:
[11/28 05:45:56    242s]   Setup views: AnalysisView_WC 
[11/28 05:45:56    242s]   Hold  views: AnalysisView_WC 
[11/28 05:45:56    242s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/28 05:45:56    242s] Begin: GigaOpt Global Optimization
[11/28 05:45:56    242s] *info: use new DP (enabled)
[11/28 05:45:56    242s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/28 05:45:56    242s] Info: 4 io nets excluded
[11/28 05:45:56    242s] Info: 40 nets with fixed/cover wires excluded.
[11/28 05:45:56    242s] Info: 41 clock nets excluded from IPO operation.
[11/28 05:45:56    242s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:04:02.3/0:04:57.7 (0.8), mem = 1897.7M
[11/28 05:45:56    242s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28290.4
[11/28 05:45:56    242s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 05:45:56    242s] ### Creating PhyDesignMc. totSessionCpu=0:04:02 mem=1897.7M
[11/28 05:45:56    242s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 05:45:56    242s] OPERPROF: Starting DPlace-Init at level 1, MEM:1897.7M, EPOCH TIME: 1701150356.253664
[11/28 05:45:56    242s] z: 2, totalTracks: 1
[11/28 05:45:56    242s] z: 4, totalTracks: 1
[11/28 05:45:56    242s] z: 6, totalTracks: 1
[11/28 05:45:56    242s] z: 8, totalTracks: 1
[11/28 05:45:56    242s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:45:56    242s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1897.7M, EPOCH TIME: 1701150356.261403
[11/28 05:45:56    242s] 
[11/28 05:45:56    242s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:45:56    242s] 
[11/28 05:45:56    242s]  Skipping Bad Lib Cell Checking (CMU) !
[11/28 05:45:56    242s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1897.7M, EPOCH TIME: 1701150356.295872
[11/28 05:45:56    242s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1897.7M, EPOCH TIME: 1701150356.296048
[11/28 05:45:56    242s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1897.7M, EPOCH TIME: 1701150356.296195
[11/28 05:45:56    242s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1897.7MB).
[11/28 05:45:56    242s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.043, MEM:1897.7M, EPOCH TIME: 1701150356.297061
[11/28 05:45:56    242s] TotalInstCnt at PhyDesignMc Initialization: 3,756
[11/28 05:45:56    242s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:02 mem=1897.7M
[11/28 05:45:56    242s] ### Creating RouteCongInterface, started
[11/28 05:45:56    242s] 
[11/28 05:45:56    242s] Creating Lib Analyzer ...
[11/28 05:45:56    242s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/28 05:45:56    242s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/28 05:45:56    242s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/28 05:45:56    242s] 
[11/28 05:45:56    242s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:45:57    243s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:03 mem=1897.7M
[11/28 05:45:57    243s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:03 mem=1897.7M
[11/28 05:45:57    243s] Creating Lib Analyzer, finished. 
[11/28 05:45:57    243s] 
[11/28 05:45:57    243s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/28 05:45:57    243s] 
[11/28 05:45:57    243s] #optDebug: {0, 1.000}
[11/28 05:45:57    243s] ### Creating RouteCongInterface, finished
[11/28 05:45:57    243s] {MG  {8 0 1 0.0251399}  {10 0 5.8 0.14041} }
[11/28 05:45:57    243s] ### Creating LA Mngr. totSessionCpu=0:04:03 mem=1897.7M
[11/28 05:45:57    243s] ### Creating LA Mngr, finished. totSessionCpu=0:04:03 mem=1897.7M
[11/28 05:45:57    243s] *info: 4 io nets excluded
[11/28 05:45:57    243s] *info: 41 clock nets excluded
[11/28 05:45:57    243s] *info: 572 no-driver nets excluded.
[11/28 05:45:57    243s] *info: 40 nets with fixed/cover wires excluded.
[11/28 05:45:57    243s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1916.8M, EPOCH TIME: 1701150357.584416
[11/28 05:45:57    243s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1916.8M, EPOCH TIME: 1701150357.584796
[11/28 05:45:57    243s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/28 05:45:57    243s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/28 05:45:57    243s] |  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
[11/28 05:45:57    243s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/28 05:45:57    243s] |   0.000|   0.000|   43.59%|   0:00:00.0| 1916.8M|AnalysisView_WC|       NA| NA                                                 |
[11/28 05:45:57    243s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/28 05:45:57    243s] 
[11/28 05:45:57    243s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1916.8M) ***
[11/28 05:45:57    243s] 
[11/28 05:45:57    243s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1916.8M) ***
[11/28 05:45:57    243s] Bottom Preferred Layer:
[11/28 05:45:57    243s] +---------------+------------+----------+
[11/28 05:45:57    243s] |     Layer     |    CLK     |   Rule   |
[11/28 05:45:57    243s] +---------------+------------+----------+
[11/28 05:45:57    243s] | Metal3 (z=3)  |         41 | default  |
[11/28 05:45:57    243s] +---------------+------------+----------+
[11/28 05:45:57    243s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/28 05:45:57    243s] Total-nets :: 528, Stn-nets :: 17, ratio :: 3.2197 %, Total-len 15954.5, Stn-len 1114.63
[11/28 05:45:57    243s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1897.7M, EPOCH TIME: 1701150357.825451
[11/28 05:45:57    243s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.009, MEM:1857.7M, EPOCH TIME: 1701150357.834124
[11/28 05:45:57    243s] TotalInstCnt at PhyDesignMc Destruction: 3,756
[11/28 05:45:57    243s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28290.4
[11/28 05:45:57    243s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:04:03.9/0:04:59.3 (0.8), mem = 1857.7M
[11/28 05:45:57    243s] 
[11/28 05:45:57    243s] =============================================================================================
[11/28 05:45:57    243s]  Step TAT Report for GlobalOpt #1                                               21.12-s106_1
[11/28 05:45:57    243s] =============================================================================================
[11/28 05:45:57    243s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:45:57    243s] ---------------------------------------------------------------------------------------------
[11/28 05:45:57    243s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 05:45:57    243s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  46.4 % )     0:00:00.7 /  0:00:00.7    1.0
[11/28 05:45:57    243s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:45:57    243s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 05:45:57    243s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.1 % )     0:00:00.8 /  0:00:00.8    1.0
[11/28 05:45:57    243s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:45:57    243s] [ TransformInit          ]      1   0:00:00.4  (  26.4 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 05:45:57    243s] [ MISC                   ]          0:00:00.2  (  13.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:45:57    243s] ---------------------------------------------------------------------------------------------
[11/28 05:45:57    243s]  GlobalOpt #1 TOTAL                 0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[11/28 05:45:57    243s] ---------------------------------------------------------------------------------------------
[11/28 05:45:57    243s] 
[11/28 05:45:57    243s] End: GigaOpt Global Optimization
[11/28 05:45:57    243s] *** Timing Is met
[11/28 05:45:57    243s] *** Check timing (0:00:00.0)
[11/28 05:45:57    243s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/28 05:45:57    243s] Deleting Lib Analyzer.
[11/28 05:45:57    243s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/28 05:45:57    243s] Info: 4 io nets excluded
[11/28 05:45:57    243s] Info: 40 nets with fixed/cover wires excluded.
[11/28 05:45:57    243s] Info: 41 clock nets excluded from IPO operation.
[11/28 05:45:57    243s] ### Creating LA Mngr. totSessionCpu=0:04:04 mem=1855.7M
[11/28 05:45:57    243s] ### Creating LA Mngr, finished. totSessionCpu=0:04:04 mem=1855.7M
[11/28 05:45:57    243s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/28 05:45:57    243s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1855.7M, EPOCH TIME: 1701150357.862089
[11/28 05:45:57    243s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.035, MEM:1855.7M, EPOCH TIME: 1701150357.897294
[11/28 05:45:58    244s] 
[11/28 05:45:58    244s] Active setup views:
[11/28 05:45:58    244s]  AnalysisView_WC
[11/28 05:45:58    244s]   Dominating endpoints: 0
[11/28 05:45:58    244s]   Dominating TNS: -0.000
[11/28 05:45:58    244s] 
[11/28 05:45:58    244s] **INFO: Flow update: Design timing is met.
[11/28 05:45:58    244s] **INFO: Flow update: Design timing is met.
[11/28 05:45:58    244s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/28 05:45:58    244s] Info: 4 io nets excluded
[11/28 05:45:58    244s] Info: 40 nets with fixed/cover wires excluded.
[11/28 05:45:58    244s] Info: 41 clock nets excluded from IPO operation.
[11/28 05:45:58    244s] ### Creating LA Mngr. totSessionCpu=0:04:04 mem=1853.9M
[11/28 05:45:58    244s] ### Creating LA Mngr, finished. totSessionCpu=0:04:04 mem=1853.9M
[11/28 05:45:58    244s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 05:45:58    244s] ### Creating PhyDesignMc. totSessionCpu=0:04:04 mem=1911.1M
[11/28 05:45:58    244s] OPERPROF: Starting DPlace-Init at level 1, MEM:1911.1M, EPOCH TIME: 1701150358.099054
[11/28 05:45:58    244s] z: 2, totalTracks: 1
[11/28 05:45:58    244s] z: 4, totalTracks: 1
[11/28 05:45:58    244s] z: 6, totalTracks: 1
[11/28 05:45:58    244s] z: 8, totalTracks: 1
[11/28 05:45:58    244s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:45:58    244s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1911.1M, EPOCH TIME: 1701150358.106448
[11/28 05:45:58    244s] 
[11/28 05:45:58    244s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:45:58    244s] 
[11/28 05:45:58    244s]  Skipping Bad Lib Cell Checking (CMU) !
[11/28 05:45:58    244s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1911.1M, EPOCH TIME: 1701150358.140366
[11/28 05:45:58    244s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1911.1M, EPOCH TIME: 1701150358.140530
[11/28 05:45:58    244s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1911.1M, EPOCH TIME: 1701150358.140645
[11/28 05:45:58    244s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1911.1MB).
[11/28 05:45:58    244s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:1911.1M, EPOCH TIME: 1701150358.141488
[11/28 05:45:58    244s] TotalInstCnt at PhyDesignMc Initialization: 3,756
[11/28 05:45:58    244s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:04 mem=1911.1M
[11/28 05:45:58    244s] Begin: Area Reclaim Optimization
[11/28 05:45:58    244s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:04:04.2/0:04:59.6 (0.8), mem = 1911.1M
[11/28 05:45:58    244s] 
[11/28 05:45:58    244s] Creating Lib Analyzer ...
[11/28 05:45:58    244s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/28 05:45:58    244s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/28 05:45:58    244s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/28 05:45:58    244s] 
[11/28 05:45:58    244s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:45:58    245s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:05 mem=1917.2M
[11/28 05:45:58    245s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:05 mem=1917.2M
[11/28 05:45:58    245s] Creating Lib Analyzer, finished. 
[11/28 05:45:58    245s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28290.5
[11/28 05:45:58    245s] ### Creating RouteCongInterface, started
[11/28 05:45:59    245s] 
[11/28 05:45:59    245s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/28 05:45:59    245s] 
[11/28 05:45:59    245s] #optDebug: {0, 1.000}
[11/28 05:45:59    245s] ### Creating RouteCongInterface, finished
[11/28 05:45:59    245s] {MG  {8 0 1 0.0251399}  {10 0 5.8 0.14041} }
[11/28 05:45:59    245s] ### Creating LA Mngr. totSessionCpu=0:04:05 mem=1917.2M
[11/28 05:45:59    245s] ### Creating LA Mngr, finished. totSessionCpu=0:04:05 mem=1917.2M
[11/28 05:45:59    245s] Usable buffer cells for single buffer setup transform:
[11/28 05:45:59    245s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[11/28 05:45:59    245s] Number of usable buffer cells above: 10
[11/28 05:45:59    245s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1917.2M, EPOCH TIME: 1701150359.271277
[11/28 05:45:59    245s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1917.2M, EPOCH TIME: 1701150359.271639
[11/28 05:45:59    245s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 43.59
[11/28 05:45:59    245s] +---------+---------+--------+--------+------------+--------+
[11/28 05:45:59    245s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/28 05:45:59    245s] +---------+---------+--------+--------+------------+--------+
[11/28 05:45:59    245s] |   43.59%|        -|   0.083|   0.000|   0:00:00.0| 1917.2M|
[11/28 05:45:59    245s] |   43.59%|        0|   0.083|   0.000|   0:00:00.0| 1917.2M|
[11/28 05:45:59    245s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[11/28 05:45:59    245s] |   43.59%|        0|   0.083|   0.000|   0:00:00.0| 1917.2M|
[11/28 05:45:59    245s] |   43.59%|        0|   0.083|   0.000|   0:00:00.0| 1917.2M|
[11/28 05:45:59    245s] |   43.50%|       45|   0.083|   0.000|   0:00:00.0| 1944.8M|
[11/28 05:45:59    245s] |   43.50%|        0|   0.083|   0.000|   0:00:00.0| 1944.8M|
[11/28 05:45:59    245s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[11/28 05:45:59    245s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[11/28 05:45:59    245s] |   43.50%|        0|   0.083|   0.000|   0:00:00.0| 1944.8M|
[11/28 05:45:59    245s] +---------+---------+--------+--------+------------+--------+
[11/28 05:45:59    245s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 43.50
[11/28 05:45:59    245s] 
[11/28 05:45:59    245s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 45 **
[11/28 05:45:59    245s] --------------------------------------------------------------
[11/28 05:45:59    245s] |                                   | Total     | Sequential |
[11/28 05:45:59    245s] --------------------------------------------------------------
[11/28 05:45:59    245s] | Num insts resized                 |      45  |      18    |
[11/28 05:45:59    245s] | Num insts undone                  |       0  |       0    |
[11/28 05:45:59    245s] | Num insts Downsized               |      45  |      18    |
[11/28 05:45:59    245s] | Num insts Samesized               |       0  |       0    |
[11/28 05:45:59    245s] | Num insts Upsized                 |       0  |       0    |
[11/28 05:45:59    245s] | Num multiple commits+uncommits    |       0  |       -    |
[11/28 05:45:59    245s] --------------------------------------------------------------
[11/28 05:45:59    245s] Bottom Preferred Layer:
[11/28 05:45:59    245s] +---------------+------------+----------+
[11/28 05:45:59    245s] |     Layer     |    CLK     |   Rule   |
[11/28 05:45:59    245s] +---------------+------------+----------+
[11/28 05:45:59    245s] | Metal3 (z=3)  |         41 | default  |
[11/28 05:45:59    245s] +---------------+------------+----------+
[11/28 05:45:59    245s] End: Core Area Reclaim Optimization (cpu = 0:00:01.7) (real = 0:00:01.0) **
[11/28 05:45:59    245s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1944.8M, EPOCH TIME: 1701150359.824640
[11/28 05:45:59    245s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:1944.8M, EPOCH TIME: 1701150359.832881
[11/28 05:45:59    245s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1944.8M, EPOCH TIME: 1701150359.834838
[11/28 05:45:59    245s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1944.8M, EPOCH TIME: 1701150359.835068
[11/28 05:45:59    245s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1944.8M, EPOCH TIME: 1701150359.842333
[11/28 05:45:59    245s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.035, MEM:1944.8M, EPOCH TIME: 1701150359.877228
[11/28 05:45:59    245s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1944.8M, EPOCH TIME: 1701150359.877428
[11/28 05:45:59    245s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1944.8M, EPOCH TIME: 1701150359.877545
[11/28 05:45:59    245s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1944.8M, EPOCH TIME: 1701150359.878277
[11/28 05:45:59    245s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1944.8M, EPOCH TIME: 1701150359.878482
[11/28 05:45:59    245s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.044, MEM:1944.8M, EPOCH TIME: 1701150359.878658
[11/28 05:45:59    245s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.044, MEM:1944.8M, EPOCH TIME: 1701150359.878745
[11/28 05:45:59    245s] TDRefine: refinePlace mode is spiral
[11/28 05:45:59    245s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28290.6
[11/28 05:45:59    245s] OPERPROF: Starting RefinePlace at level 1, MEM:1944.8M, EPOCH TIME: 1701150359.878883
[11/28 05:45:59    245s] *** Starting refinePlace (0:04:06 mem=1944.8M) ***
[11/28 05:45:59    245s] Total net bbox length = 7.054e+03 (3.692e+03 3.362e+03) (ext = 2.955e+02)
[11/28 05:45:59    245s] 
[11/28 05:45:59    245s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:45:59    245s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1944.8M, EPOCH TIME: 1701150359.882483
[11/28 05:45:59    245s]   Signal wire search tree: 16847 elements. (cpu=0:00:00.0, mem=0.0M)
[11/28 05:45:59    245s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.006, MEM:1944.8M, EPOCH TIME: 1701150359.888453
[11/28 05:45:59    245s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 05:45:59    245s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:45:59    245s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:45:59    245s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1944.8M, EPOCH TIME: 1701150359.893256
[11/28 05:45:59    245s] Starting refinePlace ...
[11/28 05:45:59    245s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:45:59    245s] One DDP V2 for no tweak run.
[11/28 05:45:59    245s] 
[11/28 05:45:59    245s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[11/28 05:46:00    246s] Move report: legalization moves 42 insts, mean move: 1.74 um, max move: 5.13 um spiral
[11/28 05:46:00    246s] 	Max move on inst (risc_v_top_i_g17639__4319): (425.60, 431.87) --> (425.60, 426.74)
[11/28 05:46:00    246s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/28 05:46:00    246s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/28 05:46:00    246s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1947.8MB) @(0:04:06 - 0:04:06).
[11/28 05:46:00    246s] Move report: Detail placement moves 42 insts, mean move: 1.74 um, max move: 5.13 um 
[11/28 05:46:00    246s] 	Max move on inst (risc_v_top_i_g17639__4319): (425.60, 431.87) --> (425.60, 426.74)
[11/28 05:46:00    246s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1947.8MB
[11/28 05:46:00    246s] Statistics of distance of Instance movement in refine placement:
[11/28 05:46:00    246s]   maximum (X+Y) =         5.13 um
[11/28 05:46:00    246s]   inst (risc_v_top_i_g17639__4319) with max move: (425.6, 431.87) -> (425.6, 426.74)
[11/28 05:46:00    246s]   mean    (X+Y) =         1.74 um
[11/28 05:46:00    246s] Summary Report:
[11/28 05:46:00    246s] Instances move: 42 (out of 3717 movable)
[11/28 05:46:00    246s] Instances flipped: 0
[11/28 05:46:00    246s] Mean displacement: 1.74 um
[11/28 05:46:00    246s] Max displacement: 5.13 um (Instance: risc_v_top_i_g17639__4319) (425.6, 431.87) -> (425.6, 426.74)
[11/28 05:46:00    246s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: OR2X1
[11/28 05:46:00    246s] Total instances moved : 42
[11/28 05:46:00    246s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.350, REAL:0.351, MEM:1947.8M, EPOCH TIME: 1701150360.244072
[11/28 05:46:00    246s] Total net bbox length = 7.119e+03 (3.721e+03 3.398e+03) (ext = 2.955e+02)
[11/28 05:46:00    246s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1947.8MB
[11/28 05:46:00    246s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1947.8MB) @(0:04:06 - 0:04:06).
[11/28 05:46:00    246s] *** Finished refinePlace (0:04:06 mem=1947.8M) ***
[11/28 05:46:00    246s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28290.6
[11/28 05:46:00    246s] OPERPROF: Finished RefinePlace at level 1, CPU:0.370, REAL:0.367, MEM:1947.8M, EPOCH TIME: 1701150360.245615
[11/28 05:46:00    246s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1947.8M, EPOCH TIME: 1701150360.257177
[11/28 05:46:00    246s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:1944.8M, EPOCH TIME: 1701150360.265568
[11/28 05:46:00    246s] *** maximum move = 5.13 um ***
[11/28 05:46:00    246s] *** Finished re-routing un-routed nets (1944.8M) ***
[11/28 05:46:00    246s] OPERPROF: Starting DPlace-Init at level 1, MEM:1944.8M, EPOCH TIME: 1701150360.275928
[11/28 05:46:00    246s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1944.8M, EPOCH TIME: 1701150360.283338
[11/28 05:46:00    246s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.039, MEM:1944.8M, EPOCH TIME: 1701150360.322253
[11/28 05:46:00    246s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1944.8M, EPOCH TIME: 1701150360.322467
[11/28 05:46:00    246s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1944.8M, EPOCH TIME: 1701150360.322593
[11/28 05:46:00    246s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1944.8M, EPOCH TIME: 1701150360.323374
[11/28 05:46:00    246s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1944.8M, EPOCH TIME: 1701150360.323592
[11/28 05:46:00    246s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:1944.8M, EPOCH TIME: 1701150360.323773
[11/28 05:46:00    246s] 
[11/28 05:46:00    246s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1944.8M) ***
[11/28 05:46:00    246s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28290.5
[11/28 05:46:00    246s] *** AreaOpt #1 [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:04:06.4/0:05:01.8 (0.8), mem = 1944.8M
[11/28 05:46:00    246s] 
[11/28 05:46:00    246s] =============================================================================================
[11/28 05:46:00    246s]  Step TAT Report for AreaOpt #1                                                 21.12-s106_1
[11/28 05:46:00    246s] =============================================================================================
[11/28 05:46:00    246s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:46:00    246s] ---------------------------------------------------------------------------------------------
[11/28 05:46:00    246s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[11/28 05:46:00    246s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  35.6 % )     0:00:00.8 /  0:00:00.8    1.1
[11/28 05:46:00    246s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:46:00    246s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 05:46:00    246s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:46:00    246s] [ OptSingleIteration     ]      6   0:00:00.1  (   2.7 % )     0:00:00.4 /  0:00:00.5    1.0
[11/28 05:46:00    246s] [ OptGetWeight           ]    120   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[11/28 05:46:00    246s] [ OptEval                ]    120   0:00:00.2  (   7.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:46:00    246s] [ OptCommit              ]    120   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[11/28 05:46:00    246s] [ PostCommitDelayUpdate  ]    120   0:00:00.0  (   1.3 % )     0:00:00.2 /  0:00:00.1    0.9
[11/28 05:46:00    246s] [ IncrDelayCalc          ]     41   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 05:46:00    246s] [ RefinePlace            ]      1   0:00:00.5  (  24.5 % )     0:00:00.5 /  0:00:00.5    1.0
[11/28 05:46:00    246s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.3
[11/28 05:46:00    246s] [ MISC                   ]          0:00:00.3  (  15.8 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 05:46:00    246s] ---------------------------------------------------------------------------------------------
[11/28 05:46:00    246s]  AreaOpt #1 TOTAL                   0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[11/28 05:46:00    246s] ---------------------------------------------------------------------------------------------
[11/28 05:46:00    246s] 
[11/28 05:46:00    246s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1925.7M, EPOCH TIME: 1701150360.361403
[11/28 05:46:00    246s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.009, MEM:1864.7M, EPOCH TIME: 1701150360.370076
[11/28 05:46:00    246s] TotalInstCnt at PhyDesignMc Destruction: 3,756
[11/28 05:46:00    246s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1864.74M, totSessionCpu=0:04:06).
[11/28 05:46:00    246s] postCtsLateCongRepair #1 0
[11/28 05:46:00    246s] postCtsLateCongRepair #1 0
[11/28 05:46:00    246s] postCtsLateCongRepair #1 0
[11/28 05:46:00    246s] postCtsLateCongRepair #1 0
[11/28 05:46:00    246s] Starting local wire reclaim
[11/28 05:46:00    246s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1864.7M, EPOCH TIME: 1701150360.423774
[11/28 05:46:00    246s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1864.7M, EPOCH TIME: 1701150360.423968
[11/28 05:46:00    246s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1864.7M, EPOCH TIME: 1701150360.424151
[11/28 05:46:00    246s] z: 2, totalTracks: 1
[11/28 05:46:00    246s] z: 4, totalTracks: 1
[11/28 05:46:00    246s] z: 6, totalTracks: 1
[11/28 05:46:00    246s] z: 8, totalTracks: 1
[11/28 05:46:00    246s] #spOpts: N=45 hrOri=1 hrSnap=1 
[11/28 05:46:00    246s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1864.7M, EPOCH TIME: 1701150360.431714
[11/28 05:46:00    246s] 
[11/28 05:46:00    246s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:46:00    246s] 
[11/28 05:46:00    246s]  Skipping Bad Lib Cell Checking (CMU) !
[11/28 05:46:00    246s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.035, MEM:1864.7M, EPOCH TIME: 1701150360.466253
[11/28 05:46:00    246s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1864.7M, EPOCH TIME: 1701150360.466426
[11/28 05:46:00    246s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1864.7M, EPOCH TIME: 1701150360.466537
[11/28 05:46:00    246s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1864.7MB).
[11/28 05:46:00    246s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.043, MEM:1864.7M, EPOCH TIME: 1701150360.467491
[11/28 05:46:00    246s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.044, MEM:1864.7M, EPOCH TIME: 1701150360.467592
[11/28 05:46:00    246s] TDRefine: refinePlace mode is spiral
[11/28 05:46:00    246s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28290.7
[11/28 05:46:00    246s] OPERPROF:   Starting RefinePlace at level 2, MEM:1864.7M, EPOCH TIME: 1701150360.467735
[11/28 05:46:00    246s] *** Starting refinePlace (0:04:07 mem=1864.7M) ***
[11/28 05:46:00    246s] Total net bbox length = 7.119e+03 (3.721e+03 3.398e+03) (ext = 2.955e+02)
[11/28 05:46:00    246s] 
[11/28 05:46:00    246s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:46:00    246s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1864.7M, EPOCH TIME: 1701150360.471038
[11/28 05:46:00    246s]   Signal wire search tree: 16847 elements. (cpu=0:00:00.0, mem=0.0M)
[11/28 05:46:00    246s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.010, REAL:0.006, MEM:1864.7M, EPOCH TIME: 1701150360.476678
[11/28 05:46:00    246s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:46:00    246s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:46:00    246s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1864.7M, EPOCH TIME: 1701150360.481723
[11/28 05:46:00    246s] Starting refinePlace ...
[11/28 05:46:00    246s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:46:00    246s] One DDP V2 for no tweak run.
[11/28 05:46:00    246s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:1864.7M, EPOCH TIME: 1701150360.484568
[11/28 05:46:00    246s] OPERPROF:         Starting spMPad at level 5, MEM:1865.8M, EPOCH TIME: 1701150360.490568
[11/28 05:46:00    246s] OPERPROF:           Starting spContextMPad at level 6, MEM:1865.8M, EPOCH TIME: 1701150360.491122
[11/28 05:46:00    246s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:1865.8M, EPOCH TIME: 1701150360.491250
[11/28 05:46:00    246s] MP Top (3717): mp=1.050. U=0.432.
[11/28 05:46:00    246s] OPERPROF:         Finished spMPad at level 5, CPU:0.010, REAL:0.002, MEM:1865.8M, EPOCH TIME: 1701150360.492477
[11/28 05:46:00    246s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:1865.8M, EPOCH TIME: 1701150360.493398
[11/28 05:46:00    246s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:1865.8M, EPOCH TIME: 1701150360.493501
[11/28 05:46:00    246s] OPERPROF:             Starting InitSKP at level 7, MEM:1865.8M, EPOCH TIME: 1701150360.493882
[11/28 05:46:00    246s] no activity file in design. spp won't run.
[11/28 05:46:00    246s] no activity file in design. spp won't run.
[11/28 05:46:00    246s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[11/28 05:46:00    246s] OPERPROF:             Finished InitSKP at level 7, CPU:0.190, REAL:0.189, MEM:1867.4M, EPOCH TIME: 1701150360.682804
[11/28 05:46:00    246s] Timing cost in AAE based: 94.2205742334335810
[11/28 05:46:00    246s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.200, REAL:0.200, MEM:1867.4M, EPOCH TIME: 1701150360.693244
[11/28 05:46:00    246s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.200, REAL:0.200, MEM:1867.4M, EPOCH TIME: 1701150360.693693
[11/28 05:46:00    246s] SKP cleared!
[11/28 05:46:00    246s] AAE Timing clean up.
[11/28 05:46:00    246s] Tweakage: fix icg 1, fix clk 0.
[11/28 05:46:00    246s] Tweakage: density cost 1, scale 0.4.
[11/28 05:46:00    246s] Tweakage: activity cost 0, scale 1.0.
[11/28 05:46:00    246s] Tweakage: timing cost on, scale 1.0.
[11/28 05:46:00    246s] OPERPROF:         Starting CoreOperation at level 5, MEM:1867.4M, EPOCH TIME: 1701150360.695292
[11/28 05:46:00    246s] Tweakage swap 36 pairs.
[11/28 05:46:00    246s] Tweakage swap 4 pairs.
[11/28 05:46:00    246s] Tweakage swap 0 pairs.
[11/28 05:46:00    246s] Tweakage swap 0 pairs.
[11/28 05:46:00    246s] Tweakage swap 2 pairs.
[11/28 05:46:00    246s] Tweakage swap 0 pairs.
[11/28 05:46:00    246s] Tweakage swap 0 pairs.
[11/28 05:46:00    246s] Tweakage swap 0 pairs.
[11/28 05:46:00    246s] Tweakage swap 0 pairs.
[11/28 05:46:00    246s] Tweakage swap 0 pairs.
[11/28 05:46:00    246s] Tweakage swap 0 pairs.
[11/28 05:46:00    246s] Tweakage swap 0 pairs.
[11/28 05:46:00    246s] Tweakage swap 5 pairs.
[11/28 05:46:00    246s] Tweakage swap 0 pairs.
[11/28 05:46:00    246s] Tweakage swap 0 pairs.
[11/28 05:46:00    246s] Tweakage swap 0 pairs.
[11/28 05:46:00    246s] Tweakage swap 0 pairs.
[11/28 05:46:00    246s] Tweakage swap 0 pairs.
[11/28 05:46:00    246s] Tweakage swap 0 pairs.
[11/28 05:46:00    246s] Tweakage swap 0 pairs.
[11/28 05:46:00    246s] Tweakage move 19 insts.
[11/28 05:46:00    246s] Tweakage move 6 insts.
[11/28 05:46:00    246s] Tweakage move 2 insts.
[11/28 05:46:00    246s] Tweakage move 0 insts.
[11/28 05:46:00    246s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.100, REAL:0.103, MEM:1867.4M, EPOCH TIME: 1701150360.798547
[11/28 05:46:00    246s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.310, REAL:0.315, MEM:1867.4M, EPOCH TIME: 1701150360.799614
[11/28 05:46:00    246s] Move report: Congestion aware Tweak moves 71 insts, mean move: 4.56 um, max move: 21.79 um 
[11/28 05:46:00    246s] 	Max move on inst (FE_OFC8_rst_n_w): (414.80, 342.95) --> (421.20, 358.34)
[11/28 05:46:00    246s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.3, real=0:00:00.0, mem=1867.4mb) @(0:04:07 - 0:04:07).
[11/28 05:46:00    246s] 
[11/28 05:46:00    246s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[11/28 05:46:01    247s] Move report: legalization moves 24 insts, mean move: 2.22 um, max move: 7.53 um spiral
[11/28 05:46:01    247s] 	Max move on inst (FE_OFC9_risc_v_top_i_id_ex_controlpath_out_0): (398.80, 372.02) --> (401.20, 366.89)
[11/28 05:46:01    247s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:01.0)
[11/28 05:46:01    247s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/28 05:46:01    247s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1870.5MB) @(0:04:07 - 0:04:07).
[11/28 05:46:01    247s] Move report: Detail placement moves 79 insts, mean move: 4.55 um, max move: 21.50 um 
[11/28 05:46:01    247s] 	Max move on inst (FE_OFC8_rst_n_w): (414.80, 342.95) --> (419.20, 360.05)
[11/28 05:46:01    247s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1870.5MB
[11/28 05:46:01    247s] Statistics of distance of Instance movement in refine placement:
[11/28 05:46:01    247s]   maximum (X+Y) =        21.50 um
[11/28 05:46:01    247s]   inst (FE_OFC8_rst_n_w) with max move: (414.8, 342.95) -> (419.2, 360.05)
[11/28 05:46:01    247s]   mean    (X+Y) =         4.55 um
[11/28 05:46:01    247s] Summary Report:
[11/28 05:46:01    247s] Instances move: 79 (out of 3717 movable)
[11/28 05:46:01    247s] Instances flipped: 0
[11/28 05:46:01    247s] Mean displacement: 4.55 um
[11/28 05:46:01    247s] Max displacement: 21.50 um (Instance: FE_OFC8_rst_n_w) (414.8, 342.95) -> (419.2, 360.05)
[11/28 05:46:01    247s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[11/28 05:46:01    247s] Total instances moved : 79
[11/28 05:46:01    247s] Ripped up 178 affected routes.
[11/28 05:46:01    247s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.670, REAL:0.668, MEM:1870.5M, EPOCH TIME: 1701150361.149811
[11/28 05:46:01    247s] Total net bbox length = 6.936e+03 (3.644e+03 3.291e+03) (ext = 2.934e+02)
[11/28 05:46:01    247s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1870.5MB
[11/28 05:46:01    247s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=1870.5MB) @(0:04:07 - 0:04:07).
[11/28 05:46:01    247s] *** Finished refinePlace (0:04:07 mem=1870.5M) ***
[11/28 05:46:01    247s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28290.7
[11/28 05:46:01    247s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.690, REAL:0.684, MEM:1870.5M, EPOCH TIME: 1701150361.151712
[11/28 05:46:01    247s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1870.5M, EPOCH TIME: 1701150361.151837
[11/28 05:46:01    247s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.009, MEM:1867.5M, EPOCH TIME: 1701150361.160483
[11/28 05:46:01    247s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.740, REAL:0.737, MEM:1867.5M, EPOCH TIME: 1701150361.160672
[11/28 05:46:01    247s] eGR doReRoute: optGuide
[11/28 05:46:01    247s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1867.5M, EPOCH TIME: 1701150361.189632
[11/28 05:46:01    247s] All LLGs are deleted
[11/28 05:46:01    247s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1867.5M, EPOCH TIME: 1701150361.189816
[11/28 05:46:01    247s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1867.5M, EPOCH TIME: 1701150361.191574
[11/28 05:46:01    247s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:1867.5M, EPOCH TIME: 1701150361.191836
[11/28 05:46:01    247s] ### Creating LA Mngr. totSessionCpu=0:04:07 mem=1867.5M
[11/28 05:46:01    247s] ### Creating LA Mngr, finished. totSessionCpu=0:04:07 mem=1867.5M
[11/28 05:46:01    247s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1867.45 MB )
[11/28 05:46:01    247s] (I)      ==================== Layers =====================
[11/28 05:46:01    247s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:46:01    247s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/28 05:46:01    247s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:46:01    247s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/28 05:46:01    247s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/28 05:46:01    247s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/28 05:46:01    247s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/28 05:46:01    247s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/28 05:46:01    247s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/28 05:46:01    247s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/28 05:46:01    247s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/28 05:46:01    247s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/28 05:46:01    247s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/28 05:46:01    247s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/28 05:46:01    247s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/28 05:46:01    247s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/28 05:46:01    247s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/28 05:46:01    247s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/28 05:46:01    247s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/28 05:46:01    247s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/28 05:46:01    247s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/28 05:46:01    247s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/28 05:46:01    247s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/28 05:46:01    247s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/28 05:46:01    247s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/28 05:46:01    247s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:46:01    247s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/28 05:46:01    247s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/28 05:46:01    247s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/28 05:46:01    247s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/28 05:46:01    247s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/28 05:46:01    247s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/28 05:46:01    247s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/28 05:46:01    247s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/28 05:46:01    247s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/28 05:46:01    247s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/28 05:46:01    247s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/28 05:46:01    247s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/28 05:46:01    247s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/28 05:46:01    247s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/28 05:46:01    247s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:46:01    247s] (I)      Started Import and model ( Curr Mem: 1867.45 MB )
[11/28 05:46:01    247s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:46:01    247s] (I)      == Non-default Options ==
[11/28 05:46:01    247s] (I)      Maximum routing layer                              : 11
[11/28 05:46:01    247s] (I)      Number of threads                                  : 1
[11/28 05:46:01    247s] (I)      Method to set GCell size                           : row
[11/28 05:46:01    247s] (I)      Counted 1491 PG shapes. We will not process PG shapes layer by layer.
[11/28 05:46:01    247s] (I)      Use row-based GCell size
[11/28 05:46:01    247s] (I)      Use row-based GCell align
[11/28 05:46:01    247s] (I)      layer 0 area = 80000
[11/28 05:46:01    247s] (I)      layer 1 area = 80000
[11/28 05:46:01    247s] (I)      layer 2 area = 80000
[11/28 05:46:01    247s] (I)      layer 3 area = 80000
[11/28 05:46:01    247s] (I)      layer 4 area = 80000
[11/28 05:46:01    247s] (I)      layer 5 area = 80000
[11/28 05:46:01    247s] (I)      layer 6 area = 80000
[11/28 05:46:01    247s] (I)      layer 7 area = 80000
[11/28 05:46:01    247s] (I)      layer 8 area = 80000
[11/28 05:46:01    247s] (I)      layer 9 area = 400000
[11/28 05:46:01    247s] (I)      layer 10 area = 400000
[11/28 05:46:01    247s] (I)      GCell unit size   : 3420
[11/28 05:46:01    247s] (I)      GCell multiplier  : 1
[11/28 05:46:01    247s] (I)      GCell row height  : 3420
[11/28 05:46:01    247s] (I)      Actual row height : 3420
[11/28 05:46:01    247s] (I)      GCell align ref   : 580000 579880
[11/28 05:46:01    247s] [NR-eGR] Track table information for default rule: 
[11/28 05:46:01    247s] [NR-eGR] Metal1 has single uniform track structure
[11/28 05:46:01    247s] [NR-eGR] Metal2 has single uniform track structure
[11/28 05:46:01    247s] [NR-eGR] Metal3 has single uniform track structure
[11/28 05:46:01    247s] [NR-eGR] Metal4 has single uniform track structure
[11/28 05:46:01    247s] [NR-eGR] Metal5 has single uniform track structure
[11/28 05:46:01    247s] [NR-eGR] Metal6 has single uniform track structure
[11/28 05:46:01    247s] [NR-eGR] Metal7 has single uniform track structure
[11/28 05:46:01    247s] [NR-eGR] Metal8 has single uniform track structure
[11/28 05:46:01    247s] [NR-eGR] Metal9 has single uniform track structure
[11/28 05:46:01    247s] [NR-eGR] Metal10 has single uniform track structure
[11/28 05:46:01    247s] [NR-eGR] Metal11 has single uniform track structure
[11/28 05:46:01    247s] (I)      ================== Default via ===================
[11/28 05:46:01    247s] (I)      +----+------------------+------------------------+
[11/28 05:46:01    247s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[11/28 05:46:01    247s] (I)      +----+------------------+------------------------+
[11/28 05:46:01    247s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[11/28 05:46:01    247s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[11/28 05:46:01    247s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[11/28 05:46:01    247s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[11/28 05:46:01    247s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[11/28 05:46:01    247s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[11/28 05:46:01    247s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[11/28 05:46:01    247s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[11/28 05:46:01    247s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[11/28 05:46:01    247s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[11/28 05:46:01    247s] (I)      +----+------------------+------------------------+
[11/28 05:46:01    247s] [NR-eGR] Read 1101 PG shapes
[11/28 05:46:01    247s] [NR-eGR] Read 0 clock shapes
[11/28 05:46:01    247s] [NR-eGR] Read 0 other shapes
[11/28 05:46:01    247s] [NR-eGR] #Routing Blockages  : 0
[11/28 05:46:01    247s] [NR-eGR] #Instance Blockages : 508
[11/28 05:46:01    247s] [NR-eGR] #PG Blockages       : 1101
[11/28 05:46:01    247s] [NR-eGR] #Halo Blockages     : 0
[11/28 05:46:01    247s] [NR-eGR] #Boundary Blockages : 0
[11/28 05:46:01    247s] [NR-eGR] #Clock Blockages    : 0
[11/28 05:46:01    247s] [NR-eGR] #Other Blockages    : 0
[11/28 05:46:01    247s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/28 05:46:01    247s] [NR-eGR] Num Prerouted Nets = 37  Num Prerouted Wires = 7418
[11/28 05:46:01    247s] [NR-eGR] Read 528 nets ( ignored 37 )
[11/28 05:46:01    247s] (I)      early_global_route_priority property id does not exist.
[11/28 05:46:01    247s] (I)      Read Num Blocks=1609  Num Prerouted Wires=7418  Num CS=0
[11/28 05:46:01    247s] (I)      Layer 1 (V) : #blockages 1091 : #preroutes 4393
[11/28 05:46:01    247s] (I)      Layer 2 (H) : #blockages 28 : #preroutes 2712
[11/28 05:46:01    247s] (I)      Layer 3 (V) : #blockages 474 : #preroutes 312
[11/28 05:46:01    247s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 1
[11/28 05:46:01    247s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/28 05:46:01    247s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/28 05:46:01    247s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/28 05:46:01    247s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/28 05:46:01    247s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/28 05:46:01    247s] (I)      Layer 10 (H) : #blockages 16 : #preroutes 0
[11/28 05:46:01    247s] (I)      Number of ignored nets                =     37
[11/28 05:46:01    247s] (I)      Number of connected nets              =      0
[11/28 05:46:01    247s] (I)      Number of fixed nets                  =     37.  Ignored: Yes
[11/28 05:46:01    247s] (I)      Number of clock nets                  =     41.  Ignored: No
[11/28 05:46:01    247s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/28 05:46:01    247s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/28 05:46:01    247s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 05:46:01    247s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/28 05:46:01    247s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/28 05:46:01    247s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 05:46:01    247s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 05:46:01    247s] [NR-eGR] There are 3 clock nets ( 3 with NDR ).
[11/28 05:46:01    247s] (I)      Ndr track 0 does not exist
[11/28 05:46:01    247s] (I)      Ndr track 0 does not exist
[11/28 05:46:01    247s] (I)      ---------------------Grid Graph Info--------------------
[11/28 05:46:01    247s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/28 05:46:01    247s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/28 05:46:01    247s] (I)      Site width          :   400  (dbu)
[11/28 05:46:01    247s] (I)      Row height          :  3420  (dbu)
[11/28 05:46:01    247s] (I)      GCell row height    :  3420  (dbu)
[11/28 05:46:01    247s] (I)      GCell width         :  3420  (dbu)
[11/28 05:46:01    247s] (I)      GCell height        :  3420  (dbu)
[11/28 05:46:01    247s] (I)      Grid                :   468   468    11
[11/28 05:46:01    247s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/28 05:46:01    247s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/28 05:46:01    247s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/28 05:46:01    247s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/28 05:46:01    247s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/28 05:46:01    247s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/28 05:46:01    247s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/28 05:46:01    247s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/28 05:46:01    247s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/28 05:46:01    247s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/28 05:46:01    247s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/28 05:46:01    247s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/28 05:46:01    247s] (I)      --------------------------------------------------------
[11/28 05:46:01    247s] 
[11/28 05:46:01    247s] [NR-eGR] ============ Routing rule table ============
[11/28 05:46:01    247s] [NR-eGR] Rule id: 0  Nets: 484
[11/28 05:46:01    247s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/28 05:46:01    247s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/28 05:46:01    247s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/28 05:46:01    247s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:46:01    247s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:46:01    247s] [NR-eGR] Rule id: 1  Nets: 3
[11/28 05:46:01    247s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[11/28 05:46:01    247s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[11/28 05:46:01    247s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[11/28 05:46:01    247s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[11/28 05:46:01    247s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[11/28 05:46:01    247s] [NR-eGR] ========================================
[11/28 05:46:01    247s] [NR-eGR] 
[11/28 05:46:01    247s] (I)      =============== Blocked Tracks ===============
[11/28 05:46:01    247s] (I)      +-------+---------+----------+---------------+
[11/28 05:46:01    247s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/28 05:46:01    247s] (I)      +-------+---------+----------+---------------+
[11/28 05:46:01    247s] (I)      |     1 |       0 |        0 |         0.00% |
[11/28 05:46:01    247s] (I)      |     2 | 1872000 |    41232 |         2.20% |
[11/28 05:46:01    247s] (I)      |     3 | 1970748 |     2585 |         0.13% |
[11/28 05:46:01    247s] (I)      |     4 | 1872000 |    88206 |         4.71% |
[11/28 05:46:01    247s] (I)      |     5 | 1970748 |        0 |         0.00% |
[11/28 05:46:01    247s] (I)      |     6 | 1872000 |        0 |         0.00% |
[11/28 05:46:01    247s] (I)      |     7 | 1970748 |        0 |         0.00% |
[11/28 05:46:01    247s] (I)      |     8 | 1872000 |        0 |         0.00% |
[11/28 05:46:01    247s] (I)      |     9 | 1970748 |        0 |         0.00% |
[11/28 05:46:01    247s] (I)      |    10 |  748332 |        0 |         0.00% |
[11/28 05:46:01    247s] (I)      |    11 |  788112 |      395 |         0.05% |
[11/28 05:46:01    247s] (I)      +-------+---------+----------+---------------+
[11/28 05:46:01    247s] (I)      Finished Import and model ( CPU: 0.28 sec, Real: 0.27 sec, Curr Mem: 1896.29 MB )
[11/28 05:46:01    247s] (I)      Reset routing kernel
[11/28 05:46:01    247s] (I)      Started Global Routing ( Curr Mem: 1896.29 MB )
[11/28 05:46:01    247s] (I)      totalPins=1903  totalGlobalPin=1870 (98.27%)
[11/28 05:46:01    247s] (I)      total 2D Cap : 3763970 = (1968548 H, 1795422 V)
[11/28 05:46:01    247s] [NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[11/28 05:46:01    247s] (I)      
[11/28 05:46:01    247s] (I)      ============  Phase 1a Route ============
[11/28 05:46:01    247s] (I)      Usage: 417 = (178 H, 239 V) = (0.01% H, 0.01% V) = (3.044e+02um H, 4.087e+02um V)
[11/28 05:46:01    247s] (I)      
[11/28 05:46:01    247s] (I)      ============  Phase 1b Route ============
[11/28 05:46:01    247s] (I)      Usage: 417 = (178 H, 239 V) = (0.01% H, 0.01% V) = (3.044e+02um H, 4.087e+02um V)
[11/28 05:46:01    247s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.130700e+02um
[11/28 05:46:01    247s] (I)      
[11/28 05:46:01    247s] (I)      ============  Phase 1c Route ============
[11/28 05:46:01    247s] (I)      Usage: 417 = (178 H, 239 V) = (0.01% H, 0.01% V) = (3.044e+02um H, 4.087e+02um V)
[11/28 05:46:01    247s] (I)      
[11/28 05:46:01    247s] (I)      ============  Phase 1d Route ============
[11/28 05:46:01    247s] (I)      Usage: 417 = (178 H, 239 V) = (0.01% H, 0.01% V) = (3.044e+02um H, 4.087e+02um V)
[11/28 05:46:01    247s] (I)      
[11/28 05:46:01    247s] (I)      ============  Phase 1e Route ============
[11/28 05:46:01    247s] (I)      Usage: 417 = (178 H, 239 V) = (0.01% H, 0.01% V) = (3.044e+02um H, 4.087e+02um V)
[11/28 05:46:01    247s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.130700e+02um
[11/28 05:46:01    247s] (I)      
[11/28 05:46:01    247s] (I)      ============  Phase 1l Route ============
[11/28 05:46:01    247s] (I)      total 2D Cap : 16787331 = (8668582 H, 8118749 V)
[11/28 05:46:01    247s] [NR-eGR] Layer group 2: route 484 net(s) in layer range [2, 11]
[11/28 05:46:01    247s] (I)      
[11/28 05:46:01    247s] (I)      ============  Phase 1a Route ============
[11/28 05:46:01    247s] (I)      Usage: 3291 = (1686 H, 1605 V) = (0.02% H, 0.02% V) = (2.883e+03um H, 2.745e+03um V)
[11/28 05:46:01    247s] (I)      
[11/28 05:46:01    247s] (I)      ============  Phase 1b Route ============
[11/28 05:46:01    247s] (I)      Usage: 3291 = (1686 H, 1605 V) = (0.02% H, 0.02% V) = (2.883e+03um H, 2.745e+03um V)
[11/28 05:46:01    247s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.627610e+03um
[11/28 05:46:01    247s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/28 05:46:01    247s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/28 05:46:01    247s] (I)      
[11/28 05:46:01    247s] (I)      ============  Phase 1c Route ============
[11/28 05:46:01    247s] (I)      Usage: 3291 = (1686 H, 1605 V) = (0.02% H, 0.02% V) = (2.883e+03um H, 2.745e+03um V)
[11/28 05:46:01    247s] (I)      
[11/28 05:46:01    247s] (I)      ============  Phase 1d Route ============
[11/28 05:46:01    247s] (I)      Usage: 3291 = (1686 H, 1605 V) = (0.02% H, 0.02% V) = (2.883e+03um H, 2.745e+03um V)
[11/28 05:46:01    247s] (I)      
[11/28 05:46:01    247s] (I)      ============  Phase 1e Route ============
[11/28 05:46:01    247s] (I)      Usage: 3291 = (1686 H, 1605 V) = (0.02% H, 0.02% V) = (2.883e+03um H, 2.745e+03um V)
[11/28 05:46:01    247s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.627610e+03um
[11/28 05:46:01    247s] (I)      
[11/28 05:46:01    247s] (I)      ============  Phase 1l Route ============
[11/28 05:46:01    247s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/28 05:46:01    247s] (I)      Layer  2:    1827055      6961         0       31302     1837352    ( 1.68%) 
[11/28 05:46:01    247s] (I)      Layer  3:    1964392     10558         0         864     1966140    ( 0.04%) 
[11/28 05:46:01    247s] (I)      Layer  4:    1793165      5269         0       50838     1817816    ( 2.72%) 
[11/28 05:46:01    247s] (I)      Layer  5:    1966537        30         0           0     1967004    ( 0.00%) 
[11/28 05:46:01    247s] (I)      Layer  6:    1868000         0         0           0     1868654    ( 0.00%) 
[11/28 05:46:01    247s] (I)      Layer  7:    1966537         0         0           0     1967004    ( 0.00%) 
[11/28 05:46:01    247s] (I)      Layer  8:    1868000         0         0           0     1868654    ( 0.00%) 
[11/28 05:46:01    247s] (I)      Layer  9:    1966537         0         0           0     1967004    ( 0.00%) 
[11/28 05:46:01    247s] (I)      Layer 10:     746733         0         0           0      747462    ( 0.00%) 
[11/28 05:46:01    247s] (I)      Layer 11:     786140         0         0         101      786701    ( 0.01%) 
[11/28 05:46:01    247s] (I)      Total:      16753096     22818         0       83103    16793786    ( 0.49%) 
[11/28 05:46:01    247s] (I)      
[11/28 05:46:01    247s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 05:46:01    247s] [NR-eGR]                        OverCon            
[11/28 05:46:01    247s] [NR-eGR]                         #Gcell     %Gcell
[11/28 05:46:01    247s] [NR-eGR]        Layer             (1-0)    OverCon
[11/28 05:46:01    247s] [NR-eGR] ----------------------------------------------
[11/28 05:46:01    247s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/28 05:46:01    247s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/28 05:46:01    247s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/28 05:46:01    247s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/28 05:46:01    247s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/28 05:46:01    247s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/28 05:46:01    247s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/28 05:46:01    247s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/28 05:46:01    247s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/28 05:46:01    247s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/28 05:46:01    247s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/28 05:46:01    247s] [NR-eGR] ----------------------------------------------
[11/28 05:46:01    247s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/28 05:46:01    247s] [NR-eGR] 
[11/28 05:46:01    247s] (I)      Finished Global Routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1896.29 MB )
[11/28 05:46:01    247s] (I)      total 2D Cap : 16789549 = (8668662 H, 8120887 V)
[11/28 05:46:01    247s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/28 05:46:01    247s] (I)      ============= Track Assignment ============
[11/28 05:46:01    247s] (I)      Started Track Assignment (1T) ( Curr Mem: 1896.29 MB )
[11/28 05:46:01    247s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/28 05:46:01    247s] (I)      Run Multi-thread track assignment
[11/28 05:46:01    247s] (I)      Finished Track Assignment (1T) ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1901.66 MB )
[11/28 05:46:01    247s] (I)      Started Export ( Curr Mem: 1901.66 MB )
[11/28 05:46:01    247s] [NR-eGR]                  Length (um)   Vias 
[11/28 05:46:01    247s] [NR-eGR] ------------------------------------
[11/28 05:46:01    247s] [NR-eGR]  Metal1   (1H)             1   5208 
[11/28 05:46:01    247s] [NR-eGR]  Metal2   (2V)          5024   5341 
[11/28 05:46:01    247s] [NR-eGR]  Metal3   (3H)          7727   1857 
[11/28 05:46:01    247s] [NR-eGR]  Metal4   (4V)          3199      6 
[11/28 05:46:01    247s] [NR-eGR]  Metal5   (5H)            17      0 
[11/28 05:46:01    247s] [NR-eGR]  Metal6   (6V)             0      0 
[11/28 05:46:01    247s] [NR-eGR]  Metal7   (7H)             0      0 
[11/28 05:46:01    247s] [NR-eGR]  Metal8   (8V)             0      0 
[11/28 05:46:01    247s] [NR-eGR]  Metal9   (9H)             0      0 
[11/28 05:46:01    247s] [NR-eGR]  Metal10  (10V)            0      0 
[11/28 05:46:01    247s] [NR-eGR]  Metal11  (11H)            0      0 
[11/28 05:46:01    247s] [NR-eGR] ------------------------------------
[11/28 05:46:01    247s] [NR-eGR]           Total        15969  12412 
[11/28 05:46:01    247s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:46:01    247s] [NR-eGR] Total half perimeter of net bounding box: 6936um
[11/28 05:46:01    247s] [NR-eGR] Total length: 15969um, number of vias: 12412
[11/28 05:46:01    247s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:46:01    247s] [NR-eGR] Total eGR-routed clock nets wire length: 771um, number of vias: 1005
[11/28 05:46:01    247s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:46:01    247s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1883.65 MB )
[11/28 05:46:01    248s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.73 sec, Real: 0.73 sec, Curr Mem: 1838.65 MB )
[11/28 05:46:01    248s] (I)      ====================================== Runtime Summary ======================================
[11/28 05:46:01    248s] (I)       Step                                          %       Start      Finish      Real       CPU 
[11/28 05:46:01    248s] (I)      ---------------------------------------------------------------------------------------------
[11/28 05:46:01    248s] (I)       Early Global Route kernel               100.00%  198.49 sec  199.22 sec  0.73 sec  0.72 sec 
[11/28 05:46:01    248s] (I)       +-Import and model                       37.50%  198.50 sec  198.77 sec  0.27 sec  0.28 sec 
[11/28 05:46:01    248s] (I)       | +-Create place DB                       1.76%  198.50 sec  198.51 sec  0.01 sec  0.02 sec 
[11/28 05:46:01    248s] (I)       | | +-Import place data                   1.73%  198.50 sec  198.51 sec  0.01 sec  0.02 sec 
[11/28 05:46:01    248s] (I)       | | | +-Read instances and placement      0.75%  198.50 sec  198.51 sec  0.01 sec  0.01 sec 
[11/28 05:46:01    248s] (I)       | | | +-Read nets                         0.90%  198.51 sec  198.51 sec  0.01 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | +-Create route DB                      29.97%  198.51 sec  198.73 sec  0.22 sec  0.21 sec 
[11/28 05:46:01    248s] (I)       | | +-Import route data (1T)             29.89%  198.51 sec  198.73 sec  0.22 sec  0.21 sec 
[11/28 05:46:01    248s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.42%  198.52 sec  198.52 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | | | +-Read routing blockages          0.00%  198.52 sec  198.52 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | | | +-Read instance blockages         0.14%  198.52 sec  198.52 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | | | +-Read PG blockages               0.04%  198.52 sec  198.52 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | | | +-Read clock blockages            0.01%  198.52 sec  198.52 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | | | +-Read other blockages            0.01%  198.52 sec  198.52 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | | | +-Read halo blockages             0.01%  198.52 sec  198.52 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | | | +-Read boundary cut boxes         0.00%  198.52 sec  198.52 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | | +-Read blackboxes                   0.00%  198.52 sec  198.52 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | | +-Read prerouted                    0.49%  198.52 sec  198.52 sec  0.00 sec  0.01 sec 
[11/28 05:46:01    248s] (I)       | | | +-Read unlegalized nets             0.02%  198.53 sec  198.53 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | | +-Read nets                         0.05%  198.53 sec  198.53 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | | +-Set up via pillars                0.00%  198.53 sec  198.53 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | | +-Initialize 3D grid graph          1.84%  198.53 sec  198.54 sec  0.01 sec  0.01 sec 
[11/28 05:46:01    248s] (I)       | | | +-Model blockage capacity          26.37%  198.54 sec  198.73 sec  0.19 sec  0.19 sec 
[11/28 05:46:01    248s] (I)       | | | | +-Initialize 3D capacity         24.87%  198.54 sec  198.72 sec  0.18 sec  0.18 sec 
[11/28 05:46:01    248s] (I)       | +-Read aux data                         0.00%  198.73 sec  198.73 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | +-Others data preparation               0.15%  198.73 sec  198.73 sec  0.00 sec  0.01 sec 
[11/28 05:46:01    248s] (I)       | +-Create route kernel                   5.35%  198.73 sec  198.77 sec  0.04 sec  0.03 sec 
[11/28 05:46:01    248s] (I)       +-Global Routing                         23.81%  198.77 sec  198.95 sec  0.17 sec  0.17 sec 
[11/28 05:46:01    248s] (I)       | +-Initialization                        0.30%  198.78 sec  198.78 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | +-Net group 1                           2.87%  198.78 sec  198.80 sec  0.02 sec  0.02 sec 
[11/28 05:46:01    248s] (I)       | | +-Generate topology                   0.03%  198.78 sec  198.78 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | +-Phase 1a                            0.31%  198.79 sec  198.79 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | | +-Pattern routing (1T)              0.27%  198.79 sec  198.79 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | +-Phase 1b                            0.10%  198.79 sec  198.79 sec  0.00 sec  0.01 sec 
[11/28 05:46:01    248s] (I)       | | +-Phase 1c                            0.00%  198.79 sec  198.79 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | +-Phase 1d                            0.00%  198.80 sec  198.80 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | +-Phase 1e                            0.17%  198.80 sec  198.80 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | | +-Route legalization                0.03%  198.80 sec  198.80 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | | | +-Legalize Blockage Violations    0.00%  198.80 sec  198.80 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | +-Phase 1l                            0.18%  198.80 sec  198.80 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | | +-Layer assignment (1T)             0.14%  198.80 sec  198.80 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | +-Net group 2                          11.09%  198.80 sec  198.88 sec  0.08 sec  0.08 sec 
[11/28 05:46:01    248s] (I)       | | +-Generate topology                   0.10%  198.80 sec  198.80 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | +-Phase 1a                            0.80%  198.83 sec  198.84 sec  0.01 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | | +-Pattern routing (1T)              0.42%  198.83 sec  198.84 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | | +-Add via demand to 2D              0.29%  198.84 sec  198.84 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | +-Phase 1b                            0.11%  198.84 sec  198.84 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | +-Phase 1c                            0.01%  198.84 sec  198.84 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | +-Phase 1d                            0.01%  198.84 sec  198.84 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | +-Phase 1e                            0.15%  198.84 sec  198.84 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | | +-Route legalization                0.00%  198.84 sec  198.84 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | +-Phase 1l                            4.87%  198.84 sec  198.88 sec  0.04 sec  0.04 sec 
[11/28 05:46:01    248s] (I)       | | | +-Layer assignment (1T)             1.54%  198.87 sec  198.88 sec  0.01 sec  0.01 sec 
[11/28 05:46:01    248s] (I)       | +-Clean cong LA                         0.00%  198.88 sec  198.88 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       +-Export 3D cong map                     11.26%  198.95 sec  199.03 sec  0.08 sec  0.08 sec 
[11/28 05:46:01    248s] (I)       | +-Export 2D cong map                    0.96%  199.02 sec  199.03 sec  0.01 sec  0.01 sec 
[11/28 05:46:01    248s] (I)       +-Extract Global 3D Wires                 0.02%  199.03 sec  199.03 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       +-Track Assignment (1T)                  15.41%  199.03 sec  199.14 sec  0.11 sec  0.11 sec 
[11/28 05:46:01    248s] (I)       | +-Initialization                        0.01%  199.03 sec  199.03 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | +-Track Assignment Kernel              15.22%  199.03 sec  199.14 sec  0.11 sec  0.11 sec 
[11/28 05:46:01    248s] (I)       | +-Free Memory                           0.00%  199.14 sec  199.14 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       +-Export                                  8.89%  199.15 sec  199.21 sec  0.06 sec  0.06 sec 
[11/28 05:46:01    248s] (I)       | +-Export DB wires                       0.71%  199.15 sec  199.15 sec  0.01 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | +-Export all nets                     0.52%  199.15 sec  199.15 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | | +-Set wire vias                       0.10%  199.15 sec  199.15 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | +-Report wirelength                     0.85%  199.15 sec  199.16 sec  0.01 sec  0.01 sec 
[11/28 05:46:01    248s] (I)       | +-Update net boxes                      0.49%  199.16 sec  199.16 sec  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)       | +-Update timing                         6.69%  199.16 sec  199.21 sec  0.05 sec  0.05 sec 
[11/28 05:46:01    248s] (I)       +-Postprocess design                      1.50%  199.21 sec  199.22 sec  0.01 sec  0.01 sec 
[11/28 05:46:01    248s] (I)      ===================== Summary by functions =====================
[11/28 05:46:01    248s] (I)       Lv  Step                                 %      Real       CPU 
[11/28 05:46:01    248s] (I)      ----------------------------------------------------------------
[11/28 05:46:01    248s] (I)        0  Early Global Route kernel      100.00%  0.73 sec  0.72 sec 
[11/28 05:46:01    248s] (I)        1  Import and model                37.50%  0.27 sec  0.28 sec 
[11/28 05:46:01    248s] (I)        1  Global Routing                  23.81%  0.17 sec  0.17 sec 
[11/28 05:46:01    248s] (I)        1  Track Assignment (1T)           15.41%  0.11 sec  0.11 sec 
[11/28 05:46:01    248s] (I)        1  Export 3D cong map              11.26%  0.08 sec  0.08 sec 
[11/28 05:46:01    248s] (I)        1  Export                           8.89%  0.06 sec  0.06 sec 
[11/28 05:46:01    248s] (I)        1  Postprocess design               1.50%  0.01 sec  0.01 sec 
[11/28 05:46:01    248s] (I)        1  Extract Global 3D Wires          0.02%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        2  Create route DB                 29.97%  0.22 sec  0.21 sec 
[11/28 05:46:01    248s] (I)        2  Track Assignment Kernel         15.22%  0.11 sec  0.11 sec 
[11/28 05:46:01    248s] (I)        2  Net group 2                     11.09%  0.08 sec  0.08 sec 
[11/28 05:46:01    248s] (I)        2  Update timing                    6.69%  0.05 sec  0.05 sec 
[11/28 05:46:01    248s] (I)        2  Create route kernel              5.35%  0.04 sec  0.03 sec 
[11/28 05:46:01    248s] (I)        2  Net group 1                      2.87%  0.02 sec  0.02 sec 
[11/28 05:46:01    248s] (I)        2  Create place DB                  1.76%  0.01 sec  0.02 sec 
[11/28 05:46:01    248s] (I)        2  Export 2D cong map               0.96%  0.01 sec  0.01 sec 
[11/28 05:46:01    248s] (I)        2  Report wirelength                0.85%  0.01 sec  0.01 sec 
[11/28 05:46:01    248s] (I)        2  Export DB wires                  0.71%  0.01 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        2  Update net boxes                 0.49%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        2  Initialization                   0.31%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        2  Others data preparation          0.15%  0.00 sec  0.01 sec 
[11/28 05:46:01    248s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        3  Import route data (1T)          29.89%  0.22 sec  0.21 sec 
[11/28 05:46:01    248s] (I)        3  Phase 1l                         5.05%  0.04 sec  0.04 sec 
[11/28 05:46:01    248s] (I)        3  Import place data                1.73%  0.01 sec  0.02 sec 
[11/28 05:46:01    248s] (I)        3  Phase 1a                         1.11%  0.01 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        3  Export all nets                  0.52%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        3  Phase 1e                         0.32%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        3  Phase 1b                         0.22%  0.00 sec  0.01 sec 
[11/28 05:46:01    248s] (I)        3  Generate topology                0.13%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        3  Set wire vias                    0.10%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        4  Model blockage capacity         26.37%  0.19 sec  0.19 sec 
[11/28 05:46:01    248s] (I)        4  Initialize 3D grid graph         1.84%  0.01 sec  0.01 sec 
[11/28 05:46:01    248s] (I)        4  Layer assignment (1T)            1.68%  0.01 sec  0.01 sec 
[11/28 05:46:01    248s] (I)        4  Read nets                        0.95%  0.01 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        4  Read instances and placement     0.75%  0.01 sec  0.01 sec 
[11/28 05:46:01    248s] (I)        4  Pattern routing (1T)             0.69%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        4  Read prerouted                   0.49%  0.00 sec  0.01 sec 
[11/28 05:46:01    248s] (I)        4  Read blockages ( Layer 2-11 )    0.42%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        4  Add via demand to 2D             0.29%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        4  Route legalization               0.04%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        4  Read unlegalized nets            0.02%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        5  Initialize 3D capacity          24.87%  0.18 sec  0.18 sec 
[11/28 05:46:01    248s] (I)        5  Read instance blockages          0.14%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        5  Read PG blockages                0.04%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        5  Legalize Blockage Violations     0.00%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[11/28 05:46:01    248s] Extraction called for design 'risc_v_Pad_Frame' of instances=3780 and nets=4671 using extraction engine 'preRoute' .
[11/28 05:46:01    248s] PreRoute RC Extraction called for design risc_v_Pad_Frame.
[11/28 05:46:01    248s] RC Extraction called in multi-corner(2) mode.
[11/28 05:46:01    248s] RCMode: PreRoute
[11/28 05:46:01    248s]       RC Corner Indexes            0       1   
[11/28 05:46:01    248s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/28 05:46:01    248s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/28 05:46:01    248s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/28 05:46:01    248s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/28 05:46:01    248s] Shrink Factor                : 1.00000
[11/28 05:46:01    248s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/28 05:46:01    248s] Using Quantus QRC technology file ...
[11/28 05:46:01    248s] 
[11/28 05:46:01    248s] Trim Metal Layers:
[11/28 05:46:01    248s] LayerId::1 widthSet size::1
[11/28 05:46:01    248s] LayerId::2 widthSet size::1
[11/28 05:46:01    248s] LayerId::3 widthSet size::1
[11/28 05:46:01    248s] LayerId::4 widthSet size::1
[11/28 05:46:01    248s] LayerId::5 widthSet size::1
[11/28 05:46:01    248s] LayerId::6 widthSet size::1
[11/28 05:46:01    248s] LayerId::7 widthSet size::1
[11/28 05:46:01    248s] LayerId::8 widthSet size::1
[11/28 05:46:01    248s] LayerId::9 widthSet size::1
[11/28 05:46:01    248s] LayerId::10 widthSet size::1
[11/28 05:46:01    248s] LayerId::11 widthSet size::1
[11/28 05:46:01    248s] Updating RC grid for preRoute extraction ...
[11/28 05:46:01    248s] eee: pegSigSF::1.070000
[11/28 05:46:01    248s] Initializing multi-corner resistance tables ...
[11/28 05:46:01    248s] eee: l::1 avDens::0.081847 usedTrk::2114.116957 availTrk::25830.000000 sigTrk::2114.116957
[11/28 05:46:01    248s] eee: l::2 avDens::0.027968 usedTrk::561.942983 availTrk::20092.500000 sigTrk::561.942983
[11/28 05:46:01    248s] eee: l::3 avDens::0.036597 usedTrk::457.822805 availTrk::12510.000000 sigTrk::457.822805
[11/28 05:46:01    248s] eee: l::4 avDens::0.014921 usedTrk::336.798246 availTrk::22572.000000 sigTrk::336.798246
[11/28 05:46:01    248s] eee: l::5 avDens::0.002827 usedTrk::1.017544 availTrk::360.000000 sigTrk::1.017544
[11/28 05:46:01    248s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:46:01    248s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:46:01    248s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:46:01    248s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:46:01    248s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:46:01    248s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:46:02    248s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:46:02    248s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.017413 ; aWlH: 0.000000 ; Pmax: 0.804700 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[11/28 05:46:02    248s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1833.648M)
[11/28 05:46:02    248s] Compute RC Scale Done ...
[11/28 05:46:02    248s] OPERPROF: Starting HotSpotCal at level 1, MEM:1852.7M, EPOCH TIME: 1701150362.084372
[11/28 05:46:02    248s] [hotspot] +------------+---------------+---------------+
[11/28 05:46:02    248s] [hotspot] |            |   max hotspot | total hotspot |
[11/28 05:46:02    248s] [hotspot] +------------+---------------+---------------+
[11/28 05:46:02    248s] [hotspot] | normalized |          0.00 |          0.00 |
[11/28 05:46:02    248s] [hotspot] +------------+---------------+---------------+
[11/28 05:46:02    248s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/28 05:46:02    248s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/28 05:46:02    248s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.008, MEM:1852.7M, EPOCH TIME: 1701150362.092639
[11/28 05:46:02    248s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[11/28 05:46:02    248s] Begin: GigaOpt Route Type Constraints Refinement
[11/28 05:46:02    248s] *** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:04:08.2/0:05:03.5 (0.8), mem = 1852.7M
[11/28 05:46:02    248s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28290.6
[11/28 05:46:02    248s] ### Creating RouteCongInterface, started
[11/28 05:46:02    248s] 
[11/28 05:46:02    248s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/28 05:46:02    248s] 
[11/28 05:46:02    248s] #optDebug: {0, 1.000}
[11/28 05:46:02    248s] ### Creating RouteCongInterface, finished
[11/28 05:46:02    248s] Updated routing constraints on 0 nets.
[11/28 05:46:02    248s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28290.6
[11/28 05:46:02    248s] Bottom Preferred Layer:
[11/28 05:46:02    248s] +---------------+------------+----------+
[11/28 05:46:02    248s] |     Layer     |    CLK     |   Rule   |
[11/28 05:46:02    248s] +---------------+------------+----------+
[11/28 05:46:02    248s] | Metal3 (z=3)  |         41 | default  |
[11/28 05:46:02    248s] +---------------+------------+----------+
[11/28 05:46:02    248s] *** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:04:08.3/0:05:03.6 (0.8), mem = 1852.7M
[11/28 05:46:02    248s] 
[11/28 05:46:02    248s] =============================================================================================
[11/28 05:46:02    248s]  Step TAT Report for CongRefineRouteType #2                                     21.12-s106_1
[11/28 05:46:02    248s] =============================================================================================
[11/28 05:46:02    248s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:46:02    248s] ---------------------------------------------------------------------------------------------
[11/28 05:46:02    248s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  64.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 05:46:02    248s] [ MISC                   ]          0:00:00.0  (  35.9 % )     0:00:00.0 /  0:00:00.0    0.9
[11/28 05:46:02    248s] ---------------------------------------------------------------------------------------------
[11/28 05:46:02    248s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 05:46:02    248s] ---------------------------------------------------------------------------------------------
[11/28 05:46:02    248s] 
[11/28 05:46:02    248s] End: GigaOpt Route Type Constraints Refinement
[11/28 05:46:02    248s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/28 05:46:02    248s] #################################################################################
[11/28 05:46:02    248s] # Design Stage: PreRoute
[11/28 05:46:02    248s] # Design Name: risc_v_Pad_Frame
[11/28 05:46:02    248s] # Design Mode: 45nm
[11/28 05:46:02    248s] # Analysis Mode: MMMC OCV 
[11/28 05:46:02    248s] # Parasitics Mode: No SPEF/RCDB 
[11/28 05:46:02    248s] # Signoff Settings: SI Off 
[11/28 05:46:02    248s] #################################################################################
[11/28 05:46:02    248s] Calculate early delays in OCV mode...
[11/28 05:46:02    248s] Calculate late delays in OCV mode...
[11/28 05:46:02    248s] Topological Sorting (REAL = 0:00:00.0, MEM = 1842.7M, InitMEM = 1842.7M)
[11/28 05:46:02    248s] Start delay calculation (fullDC) (1 T). (MEM=1842.73)
[11/28 05:46:02    248s] End AAE Lib Interpolated Model. (MEM=1862.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:46:03    249s] Total number of fetched objects 4109
[11/28 05:46:03    249s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 05:46:03    249s] End delay calculation. (MEM=1861.62 CPU=0:00:00.7 REAL=0:00:01.0)
[11/28 05:46:03    249s] End delay calculation (fullDC). (MEM=1861.62 CPU=0:00:00.8 REAL=0:00:01.0)
[11/28 05:46:03    249s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1861.6M) ***
[11/28 05:46:03    249s] Begin: GigaOpt postEco DRV Optimization
[11/28 05:46:03    249s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[11/28 05:46:03    249s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:04:09.4/0:05:04.8 (0.8), mem = 1861.6M
[11/28 05:46:03    249s] Info: 4 io nets excluded
[11/28 05:46:03    249s] Info: 37 nets with fixed/cover wires excluded.
[11/28 05:46:03    249s] Info: 41 clock nets excluded from IPO operation.
[11/28 05:46:03    249s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28290.7
[11/28 05:46:03    249s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 05:46:03    249s] ### Creating PhyDesignMc. totSessionCpu=0:04:09 mem=1861.6M
[11/28 05:46:03    249s] OPERPROF: Starting DPlace-Init at level 1, MEM:1861.6M, EPOCH TIME: 1701150363.329635
[11/28 05:46:03    249s] z: 2, totalTracks: 1
[11/28 05:46:03    249s] z: 4, totalTracks: 1
[11/28 05:46:03    249s] z: 6, totalTracks: 1
[11/28 05:46:03    249s] z: 8, totalTracks: 1
[11/28 05:46:03    249s] #spOpts: N=45 hrOri=1 hrSnap=1 
[11/28 05:46:03    249s] All LLGs are deleted
[11/28 05:46:03    249s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1861.6M, EPOCH TIME: 1701150363.336227
[11/28 05:46:03    249s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1861.6M, EPOCH TIME: 1701150363.336704
[11/28 05:46:03    249s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1861.6M, EPOCH TIME: 1701150363.337684
[11/28 05:46:03    249s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1861.6M, EPOCH TIME: 1701150363.339300
[11/28 05:46:03    249s] Core basic site is CoreSite
[11/28 05:46:03    249s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1861.6M, EPOCH TIME: 1701150363.367070
[11/28 05:46:03    249s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.008, MEM:1861.6M, EPOCH TIME: 1701150363.375276
[11/28 05:46:03    249s] SiteArray: non-trimmed site array dimensions = 128 x 1100
[11/28 05:46:03    249s] SiteArray: use 655,360 bytes
[11/28 05:46:03    249s] SiteArray: current memory after site array memory allocation 1861.6M
[11/28 05:46:03    249s] SiteArray: FP blocked sites are writable
[11/28 05:46:03    249s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 05:46:03    249s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1861.6M, EPOCH TIME: 1701150363.379851
[11/28 05:46:03    249s] Process 27230 wires and vias for routing blockage and capacity analysis
[11/28 05:46:03    249s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.031, MEM:1861.6M, EPOCH TIME: 1701150363.410918
[11/28 05:46:03    249s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.073, MEM:1861.6M, EPOCH TIME: 1701150363.412638
[11/28 05:46:03    249s] 
[11/28 05:46:03    249s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:46:03    249s] 
[11/28 05:46:03    249s]  Skipping Bad Lib Cell Checking (CMU) !
[11/28 05:46:03    249s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.077, MEM:1861.6M, EPOCH TIME: 1701150363.414513
[11/28 05:46:03    249s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1861.6M, EPOCH TIME: 1701150363.414637
[11/28 05:46:03    249s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1861.6M, EPOCH TIME: 1701150363.414743
[11/28 05:46:03    249s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1861.6MB).
[11/28 05:46:03    249s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.086, MEM:1861.6M, EPOCH TIME: 1701150363.415578
[11/28 05:46:03    249s] TotalInstCnt at PhyDesignMc Initialization: 3,756
[11/28 05:46:03    249s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:10 mem=1861.6M
[11/28 05:46:03    249s] ### Creating RouteCongInterface, started
[11/28 05:46:03    249s] 
[11/28 05:46:03    249s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[11/28 05:46:03    249s] 
[11/28 05:46:03    249s] #optDebug: {0, 1.000}
[11/28 05:46:03    249s] ### Creating RouteCongInterface, finished
[11/28 05:46:03    249s] {MG  {8 0 1 0.0251399}  {10 0 5.8 0.14041} }
[11/28 05:46:03    249s] ### Creating LA Mngr. totSessionCpu=0:04:10 mem=1861.6M
[11/28 05:46:03    249s] ### Creating LA Mngr, finished. totSessionCpu=0:04:10 mem=1861.6M
[11/28 05:46:03    249s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1896.0M, EPOCH TIME: 1701150363.746188
[11/28 05:46:03    249s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1896.0M, EPOCH TIME: 1701150363.746542
[11/28 05:46:03    249s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 05:46:03    249s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/28 05:46:03    249s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 05:46:03    249s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/28 05:46:03    249s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 05:46:03    249s] Info: violation cost 0.196429 (cap = 0.000000, tran = 0.196429, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 05:46:03    249s] |     2|     4|    -0.01|     0|     0|     0.00|     6|     6|     0|     0|     3.78|     0.00|       0|       0|       0| 43.50%|          |         |
[11/28 05:46:03    249s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 05:46:03    249s] |     0|     0|     0.00|     0|     0|     0.00|     6|     6|     0|     0|     3.78|     0.00|       1|       0|       1| 43.51%| 0:00:00.0|  1946.6M|
[11/28 05:46:03    249s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 05:46:03    249s] |     0|     0|     0.00|     0|     0|     0.00|     6|     6|     0|     0|     3.78|     0.00|       0|       0|       0| 43.51%| 0:00:00.0|  1946.6M|
[11/28 05:46:03    249s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 05:46:03    249s] Bottom Preferred Layer:
[11/28 05:46:03    249s] +---------------+------------+----------+
[11/28 05:46:03    249s] |     Layer     |    CLK     |   Rule   |
[11/28 05:46:03    249s] +---------------+------------+----------+
[11/28 05:46:03    249s] | Metal3 (z=3)  |         41 | default  |
[11/28 05:46:03    249s] +---------------+------------+----------+
[11/28 05:46:03    249s] 
[11/28 05:46:03    249s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1946.6M) ***
[11/28 05:46:03    249s] 
[11/28 05:46:03    249s] Total-nets :: 529, Stn-nets :: 4, ratio :: 0.756144 %, Total-len 15968.8, Stn-len 0
[11/28 05:46:03    249s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1927.5M, EPOCH TIME: 1701150363.898183
[11/28 05:46:03    249s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1858.5M, EPOCH TIME: 1701150363.907518
[11/28 05:46:03    249s] TotalInstCnt at PhyDesignMc Destruction: 3,757
[11/28 05:46:03    249s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28290.7
[11/28 05:46:03    249s] *** DrvOpt #3 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:04:10.0/0:05:05.4 (0.8), mem = 1858.5M
[11/28 05:46:03    249s] 
[11/28 05:46:03    249s] =============================================================================================
[11/28 05:46:03    249s]  Step TAT Report for DrvOpt #3                                                  21.12-s106_1
[11/28 05:46:03    249s] =============================================================================================
[11/28 05:46:03    249s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:46:03    249s] ---------------------------------------------------------------------------------------------
[11/28 05:46:03    249s] [ SlackTraversorInit     ]      1   0:00:00.1  (  13.3 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 05:46:03    249s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:46:03    249s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  20.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 05:46:03    249s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  10.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 05:46:03    249s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:46:03    249s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[11/28 05:46:03    249s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:46:03    249s] [ OptEval                ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.2
[11/28 05:46:03    249s] [ OptCommit              ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:46:03    249s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:46:03    249s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:46:03    249s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.2
[11/28 05:46:03    249s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[11/28 05:46:03    249s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:46:03    249s] [ MISC                   ]          0:00:00.3  (  46.8 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 05:46:03    249s] ---------------------------------------------------------------------------------------------
[11/28 05:46:03    249s]  DrvOpt #3 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[11/28 05:46:03    249s] ---------------------------------------------------------------------------------------------
[11/28 05:46:03    249s] 
[11/28 05:46:03    249s] End: GigaOpt postEco DRV Optimization
[11/28 05:46:03    249s] **INFO: Flow update: Design timing is met.
[11/28 05:46:03    249s] Running refinePlace -preserveRouting true -hardFence false
[11/28 05:46:03    249s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1858.5M, EPOCH TIME: 1701150363.912405
[11/28 05:46:03    249s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1858.5M, EPOCH TIME: 1701150363.912538
[11/28 05:46:03    249s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1858.5M, EPOCH TIME: 1701150363.912724
[11/28 05:46:03    249s] z: 2, totalTracks: 1
[11/28 05:46:03    249s] z: 4, totalTracks: 1
[11/28 05:46:03    249s] z: 6, totalTracks: 1
[11/28 05:46:03    249s] z: 8, totalTracks: 1
[11/28 05:46:03    249s] #spOpts: N=45 hrOri=1 hrSnap=1 
[11/28 05:46:03    250s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1858.5M, EPOCH TIME: 1701150363.920151
[11/28 05:46:03    250s] 
[11/28 05:46:03    250s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:46:03    250s] 
[11/28 05:46:03    250s]  Skipping Bad Lib Cell Checking (CMU) !
[11/28 05:46:03    250s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.035, MEM:1858.5M, EPOCH TIME: 1701150363.955402
[11/28 05:46:03    250s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1858.5M, EPOCH TIME: 1701150363.955574
[11/28 05:46:03    250s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1858.5M, EPOCH TIME: 1701150363.955685
[11/28 05:46:03    250s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1858.5MB).
[11/28 05:46:03    250s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.044, MEM:1858.5M, EPOCH TIME: 1701150363.956693
[11/28 05:46:03    250s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.044, MEM:1858.5M, EPOCH TIME: 1701150363.956788
[11/28 05:46:03    250s] TDRefine: refinePlace mode is spiral
[11/28 05:46:03    250s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28290.8
[11/28 05:46:03    250s] OPERPROF:   Starting RefinePlace at level 2, MEM:1858.5M, EPOCH TIME: 1701150363.956918
[11/28 05:46:03    250s] *** Starting refinePlace (0:04:10 mem=1858.5M) ***
[11/28 05:46:03    250s] Total net bbox length = 6.938e+03 (3.645e+03 3.293e+03) (ext = 2.934e+02)
[11/28 05:46:03    250s] 
[11/28 05:46:03    250s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:46:03    250s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1858.5M, EPOCH TIME: 1701150363.960321
[11/28 05:46:03    250s]   Signal wire search tree: 15501 elements. (cpu=0:00:00.0, mem=0.0M)
[11/28 05:46:03    250s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.000, REAL:0.006, MEM:1858.5M, EPOCH TIME: 1701150363.966069
[11/28 05:46:03    250s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:46:03    250s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:46:03    250s] 
[11/28 05:46:03    250s] Starting Small incrNP...
[11/28 05:46:03    250s] User Input Parameters:
[11/28 05:46:03    250s] - Congestion Driven    : Off
[11/28 05:46:03    250s] - Timing Driven        : Off
[11/28 05:46:03    250s] - Area-Violation Based : Off
[11/28 05:46:03    250s] - Start Rollback Level : -5
[11/28 05:46:03    250s] - Legalized            : On
[11/28 05:46:03    250s] - Window Based         : Off
[11/28 05:46:03    250s] - eDen incr mode       : Off
[11/28 05:46:03    250s] - Small incr mode      : On
[11/28 05:46:03    250s] 
[11/28 05:46:03    250s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:1858.5M, EPOCH TIME: 1701150363.971305
[11/28 05:46:03    250s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1858.5M, EPOCH TIME: 1701150363.972150
[11/28 05:46:03    250s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.002, MEM:1858.5M, EPOCH TIME: 1701150363.973776
[11/28 05:46:03    250s] default core: bins with density > 0.750 = 24.26 % ( 41 / 169 )
[11/28 05:46:03    250s] Density distribution unevenness ratio = 39.148%
[11/28 05:46:03    250s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.003, MEM:1858.5M, EPOCH TIME: 1701150363.973938
[11/28 05:46:03    250s] cost 0.945238, thresh 1.000000
[11/28 05:46:03    250s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1858.5M)
[11/28 05:46:03    250s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/28 05:46:03    250s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1858.5M, EPOCH TIME: 1701150363.974361
[11/28 05:46:03    250s] Starting refinePlace ...
[11/28 05:46:03    250s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:46:03    250s] One DDP V2 for no tweak run.
[11/28 05:46:03    250s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:46:03    250s]   Spread Effort: high, pre-route mode, useDDP on.
[11/28 05:46:03    250s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1858.5MB) @(0:04:10 - 0:04:10).
[11/28 05:46:03    250s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 05:46:03    250s] wireLenOptFixPriorityInst 3519 inst fixed
[11/28 05:46:04    250s] 
[11/28 05:46:04    250s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[11/28 05:46:04    250s] Move report: legalization moves 1344 insts, mean move: 1.67 um, max move: 27.36 um spiral
[11/28 05:46:04    250s] 	Max move on inst (risc_v_top_i_ex_mem_datapath_ffd_q_reg[71]): (392.00, 361.76) --> (392.00, 389.12)
[11/28 05:46:04    250s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:01.0)
[11/28 05:46:04    250s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/28 05:46:04    250s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:01.0, mem=1861.6MB) @(0:04:10 - 0:04:11).
[11/28 05:46:04    250s] Move report: Detail placement moves 1344 insts, mean move: 1.67 um, max move: 27.36 um 
[11/28 05:46:04    250s] 	Max move on inst (risc_v_top_i_ex_mem_datapath_ffd_q_reg[71]): (392.00, 361.76) --> (392.00, 389.12)
[11/28 05:46:04    250s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1861.6MB
[11/28 05:46:04    250s] Statistics of distance of Instance movement in refine placement:
[11/28 05:46:04    250s]   maximum (X+Y) =        27.36 um
[11/28 05:46:04    250s]   inst (risc_v_top_i_ex_mem_datapath_ffd_q_reg[71]) with max move: (392, 361.76) -> (392, 389.12)
[11/28 05:46:04    250s]   mean    (X+Y) =         1.67 um
[11/28 05:46:04    250s] Summary Report:
[11/28 05:46:04    250s] Instances move: 1344 (out of 3718 movable)
[11/28 05:46:04    250s] Instances flipped: 0
[11/28 05:46:04    250s] Mean displacement: 1.67 um
[11/28 05:46:04    250s] Max displacement: 27.36 um (Instance: risc_v_top_i_ex_mem_datapath_ffd_q_reg[71]) (392, 361.76) -> (392, 389.12)
[11/28 05:46:04    250s] 	Length: 27 sites, height: 1 rows, site name: CoreSite, cell type: DFFNSRX1
[11/28 05:46:04    250s] Total instances moved : 1344
[11/28 05:46:04    250s] Ripped up 420 affected routes.
[11/28 05:46:04    250s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.700, REAL:0.712, MEM:1861.6M, EPOCH TIME: 1701150364.686637
[11/28 05:46:04    250s] Total net bbox length = 7.779e+03 (3.986e+03 3.792e+03) (ext = 2.932e+02)
[11/28 05:46:04    250s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1861.6MB
[11/28 05:46:04    250s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=1861.6MB) @(0:04:10 - 0:04:11).
[11/28 05:46:04    250s] *** Finished refinePlace (0:04:11 mem=1861.6M) ***
[11/28 05:46:04    250s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28290.8
[11/28 05:46:04    250s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.730, REAL:0.731, MEM:1861.6M, EPOCH TIME: 1701150364.688304
[11/28 05:46:04    250s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1861.6M, EPOCH TIME: 1701150364.688419
[11/28 05:46:04    250s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.006, MEM:1858.6M, EPOCH TIME: 1701150364.694552
[11/28 05:46:04    250s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.770, REAL:0.782, MEM:1858.6M, EPOCH TIME: 1701150364.694721
[11/28 05:46:04    250s] **INFO: Flow update: Design timing is met.
[11/28 05:46:04    250s] **INFO: Flow update: Design timing is met.
[11/28 05:46:04    250s] **INFO: Flow update: Design timing is met.
[11/28 05:46:04    250s] #optDebug: fT-D <X 1 0 0 0>
[11/28 05:46:04    250s] Register exp ratio and priority group on 0 nets on 4098 nets : 
[11/28 05:46:04    250s] 
[11/28 05:46:04    250s] Active setup views:
[11/28 05:46:04    250s]  AnalysisView_WC
[11/28 05:46:04    250s]   Dominating endpoints: 0
[11/28 05:46:04    250s]   Dominating TNS: -0.000
[11/28 05:46:04    250s] 
[11/28 05:46:04    250s] Extraction called for design 'risc_v_Pad_Frame' of instances=3781 and nets=4672 using extraction engine 'preRoute' .
[11/28 05:46:04    250s] PreRoute RC Extraction called for design risc_v_Pad_Frame.
[11/28 05:46:04    250s] RC Extraction called in multi-corner(2) mode.
[11/28 05:46:04    250s] RCMode: PreRoute
[11/28 05:46:04    250s]       RC Corner Indexes            0       1   
[11/28 05:46:04    250s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/28 05:46:04    250s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/28 05:46:04    250s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/28 05:46:04    250s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/28 05:46:04    250s] Shrink Factor                : 1.00000
[11/28 05:46:04    250s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/28 05:46:04    250s] Using Quantus QRC technology file ...
[11/28 05:46:04    250s] 
[11/28 05:46:04    250s] Trim Metal Layers:
[11/28 05:46:04    250s] LayerId::1 widthSet size::1
[11/28 05:46:04    250s] LayerId::2 widthSet size::1
[11/28 05:46:04    250s] LayerId::3 widthSet size::1
[11/28 05:46:04    250s] LayerId::4 widthSet size::1
[11/28 05:46:04    250s] LayerId::5 widthSet size::1
[11/28 05:46:04    250s] LayerId::6 widthSet size::1
[11/28 05:46:04    250s] LayerId::7 widthSet size::1
[11/28 05:46:04    250s] LayerId::8 widthSet size::1
[11/28 05:46:04    250s] LayerId::9 widthSet size::1
[11/28 05:46:04    250s] LayerId::10 widthSet size::1
[11/28 05:46:04    250s] LayerId::11 widthSet size::1
[11/28 05:46:04    250s] Updating RC grid for preRoute extraction ...
[11/28 05:46:04    250s] eee: pegSigSF::1.070000
[11/28 05:46:04    250s] Initializing multi-corner resistance tables ...
[11/28 05:46:04    250s] eee: l::1 avDens::0.081845 usedTrk::2114.046782 availTrk::25830.000000 sigTrk::2114.046782
[11/28 05:46:04    250s] eee: l::2 avDens::0.018775 usedTrk::288.944738 availTrk::15390.000000 sigTrk::288.944738
[11/28 05:46:04    250s] eee: l::3 avDens::0.009483 usedTrk::49.501754 availTrk::5220.000000 sigTrk::49.501754
[11/28 05:46:04    250s] eee: l::4 avDens::0.010923 usedTrk::184.923685 availTrk::16929.000000 sigTrk::184.923685
[11/28 05:46:04    250s] eee: l::5 avDens::0.005523 usedTrk::0.994152 availTrk::180.000000 sigTrk::0.994152
[11/28 05:46:04    250s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:46:04    250s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:46:04    250s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:46:04    250s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:46:04    250s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:46:04    250s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:46:04    250s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:46:04    250s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.039565 ; aWlH: 0.000000 ; Pmax: 0.805500 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[11/28 05:46:04    250s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1826.746M)
[11/28 05:46:04    250s] Starting delay calculation for Setup views
[11/28 05:46:04    250s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/28 05:46:04    250s] #################################################################################
[11/28 05:46:04    250s] # Design Stage: PreRoute
[11/28 05:46:04    250s] # Design Name: risc_v_Pad_Frame
[11/28 05:46:04    250s] # Design Mode: 45nm
[11/28 05:46:04    250s] # Analysis Mode: MMMC OCV 
[11/28 05:46:04    250s] # Parasitics Mode: No SPEF/RCDB 
[11/28 05:46:04    250s] # Signoff Settings: SI Off 
[11/28 05:46:04    250s] #################################################################################
[11/28 05:46:05    251s] Calculate early delays in OCV mode...
[11/28 05:46:05    251s] Calculate late delays in OCV mode...
[11/28 05:46:05    251s] Topological Sorting (REAL = 0:00:00.0, MEM = 1824.8M, InitMEM = 1824.8M)
[11/28 05:46:05    251s] Start delay calculation (fullDC) (1 T). (MEM=1824.78)
[11/28 05:46:05    251s] End AAE Lib Interpolated Model. (MEM=1844.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:46:05    251s] Total number of fetched objects 4110
[11/28 05:46:05    251s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 05:46:05    251s] End delay calculation. (MEM=1865.73 CPU=0:00:00.6 REAL=0:00:00.0)
[11/28 05:46:05    251s] End delay calculation (fullDC). (MEM=1865.73 CPU=0:00:00.7 REAL=0:00:00.0)
[11/28 05:46:05    251s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1865.7M) ***
[11/28 05:46:05    252s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:04:12 mem=1865.7M)
[11/28 05:46:05    252s] Reported timing to dir ./timingReports
[11/28 05:46:05    252s] **optDesign ... cpu = 0:00:19, real = 0:00:18, mem = 1512.6M, totSessionCpu=0:04:12 **
[11/28 05:46:05    252s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1818.7M, EPOCH TIME: 1701150365.955918
[11/28 05:46:05    252s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.036, MEM:1818.7M, EPOCH TIME: 1701150365.992122
[11/28 05:46:07    252s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.881  |  3.881  |  3.955  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      6 (6)       |    -59     |     42 (42)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.506%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1513.4M, totSessionCpu=0:04:13 **
[11/28 05:46:07    252s] 
[11/28 05:46:07    252s] TimeStamp Deleting Cell Server Begin ...
[11/28 05:46:07    252s] Deleting Lib Analyzer.
[11/28 05:46:07    252s] 
[11/28 05:46:07    252s] TimeStamp Deleting Cell Server End ...
[11/28 05:46:07    252s] *** Finished optDesign ***
[11/28 05:46:07    252s] 
[11/28 05:46:07    252s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:26.7 real=0:00:28.1)
[11/28 05:46:07    252s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[11/28 05:46:07    252s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.4 real=0:00:02.3)
[11/28 05:46:07    252s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.5 real=0:00:02.5)
[11/28 05:46:07    252s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/28 05:46:07    252s] Info: Destroy the CCOpt slew target map.
[11/28 05:46:07    252s] clean pInstBBox. size 0
[11/28 05:46:07    252s] Set place::cacheFPlanSiteMark to 0
[11/28 05:46:07    252s] All LLGs are deleted
[11/28 05:46:07    252s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1834.2M, EPOCH TIME: 1701150367.982048
[11/28 05:46:07    252s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1834.2M, EPOCH TIME: 1701150367.982300
[11/28 05:46:07    252s] Info: pop threads available for lower-level modules during optimization.
[11/28 05:46:07    252s] 
[11/28 05:46:07    252s] *** Summary of all messages that are not suppressed in this session:
[11/28 05:46:07    252s] Severity  ID               Count  Summary                                  
[11/28 05:46:07    252s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/28 05:46:07    252s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[11/28 05:46:07    252s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[11/28 05:46:07    252s] WARNING   IMPCCOPT-2406       14  Clock halo disabled on instance '%s'. Cl...
[11/28 05:46:07    252s] WARNING   IMPCCOPT-2171        6  Unable to get/extract RC parasitics for ...
[11/28 05:46:07    252s] WARNING   IMPCCOPT-2169        6  Cannot extract parasitics for %s net '%s...
[11/28 05:46:07    252s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[11/28 05:46:07    252s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[11/28 05:46:07    252s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[11/28 05:46:07    252s] *** Message Summary: 34 warning(s), 0 error(s)
[11/28 05:46:07    252s] 
[11/28 05:46:07    252s] *** ccopt_design #1 [finish] : cpu/real = 0:02:43.0/0:02:43.8 (1.0), totSession cpu/real = 0:04:12.6/0:05:09.4 (0.8), mem = 1834.2M
[11/28 05:46:07    252s] 
[11/28 05:46:07    252s] =============================================================================================
[11/28 05:46:07    252s]  Final TAT Report for ccopt_design #1                                           21.12-s106_1
[11/28 05:46:07    252s] =============================================================================================
[11/28 05:46:07    252s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:46:07    252s] ---------------------------------------------------------------------------------------------
[11/28 05:46:07    252s] [ InitOpt                ]      1   0:00:03.1  (   1.9 % )     0:00:05.2 /  0:00:05.2    1.0
[11/28 05:46:07    252s] [ GlobalOpt              ]      1   0:00:01.6  (   1.0 % )     0:00:01.6 /  0:00:01.6    1.0
[11/28 05:46:07    252s] [ DrvOpt                 ]      3   0:00:02.9  (   1.8 % )     0:00:03.5 /  0:00:03.5    1.0
[11/28 05:46:07    252s] [ AreaOpt                ]      1   0:00:01.7  (   1.0 % )     0:00:02.2 /  0:00:02.2    1.0
[11/28 05:46:07    252s] [ ViewPruning            ]      8   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.9
[11/28 05:46:07    252s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.1 % )     0:00:04.0 /  0:00:02.5    0.6
[11/28 05:46:07    252s] [ DrvReport              ]      2   0:00:01.8  (   1.1 % )     0:00:01.8 /  0:00:00.3    0.2
[11/28 05:46:07    252s] [ CongRefineRouteType    ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.9
[11/28 05:46:07    252s] [ SlackTraversorInit     ]      4   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:46:07    252s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:46:07    252s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 05:46:07    252s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:46:07    252s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.2
[11/28 05:46:07    252s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/28 05:46:07    252s] [ IncrReplace            ]      1   0:00:02.4  (   1.5 % )     0:00:02.4 /  0:00:02.4    1.0
[11/28 05:46:07    252s] [ RefinePlace            ]      3   0:00:01.9  (   1.2 % )     0:00:01.9 /  0:00:01.9    1.0
[11/28 05:46:07    252s] [ EarlyGlobalRoute       ]      6   0:00:10.0  (   6.1 % )     0:00:10.0 /  0:00:09.9    1.0
[11/28 05:46:07    252s] [ DetailRoute            ]      1   0:00:24.7  (  15.1 % )     0:00:24.7 /  0:00:24.8    1.0
[11/28 05:46:07    252s] [ ExtractRC              ]      5   0:00:01.0  (   0.6 % )     0:00:01.0 /  0:00:00.9    1.0
[11/28 05:46:07    252s] [ TimingUpdate           ]      4   0:00:00.3  (   0.2 % )     0:00:02.9 /  0:00:02.9    1.0
[11/28 05:46:07    252s] [ FullDelayCalc          ]      4   0:00:04.2  (   2.6 % )     0:00:04.2 /  0:00:04.2    1.0
[11/28 05:46:07    252s] [ TimingReport           ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[11/28 05:46:07    252s] [ GenerateReports        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:46:07    252s] [ MISC                   ]          0:01:47.1  (  65.4 % )     0:01:47.1 /  0:01:47.9    1.0
[11/28 05:46:07    252s] ---------------------------------------------------------------------------------------------
[11/28 05:46:07    252s]  ccopt_design #1 TOTAL              0:02:43.8  ( 100.0 % )     0:02:43.8 /  0:02:43.0    1.0
[11/28 05:46:07    252s] ---------------------------------------------------------------------------------------------
[11/28 05:46:07    252s] 
[11/28 05:46:08    252s] #% End ccopt_design (date=11/28 05:46:08, total cpu=0:02:43, real=0:02:44, peak res=1556.8M, current mem=1401.7M)
[11/28 05:46:08    252s] Timing the design after CTS
[11/28 05:46:08    252s] <CMD> timeDesign -postCTS -prefix postCTS_setup
[11/28 05:46:08    252s] *** timeDesign #3 [begin] : totSession cpu/real = 0:04:12.7/0:05:09.5 (0.8), mem = 1737.2M
[11/28 05:46:08    252s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1737.2M, EPOCH TIME: 1701150368.057842
[11/28 05:46:08    252s] All LLGs are deleted
[11/28 05:46:08    252s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1737.2M, EPOCH TIME: 1701150368.057985
[11/28 05:46:08    252s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1737.2M, EPOCH TIME: 1701150368.058097
[11/28 05:46:08    252s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1737.2M, EPOCH TIME: 1701150368.058266
[11/28 05:46:08    252s] Start to check current routing status for nets...
[11/28 05:46:08    252s] Net CTS_1 is not routed.
[11/28 05:46:08    252s] Early Global Route is going to be called for routing.
[11/28 05:46:08    252s] End to check current routing status for nets (mem=1737.2M)
[11/28 05:46:08    252s] ### Creating LA Mngr. totSessionCpu=0:04:13 mem=1737.2M
[11/28 05:46:08    252s] ### Creating LA Mngr, finished. totSessionCpu=0:04:13 mem=1737.2M
[11/28 05:46:08    252s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1737.16 MB )
[11/28 05:46:08    252s] (I)      ==================== Layers =====================
[11/28 05:46:08    252s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:46:08    252s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/28 05:46:08    252s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:46:08    252s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/28 05:46:08    252s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/28 05:46:08    252s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/28 05:46:08    252s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/28 05:46:08    252s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/28 05:46:08    252s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/28 05:46:08    252s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/28 05:46:08    252s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/28 05:46:08    252s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/28 05:46:08    252s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/28 05:46:08    252s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/28 05:46:08    252s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/28 05:46:08    252s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/28 05:46:08    252s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/28 05:46:08    252s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/28 05:46:08    252s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/28 05:46:08    252s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/28 05:46:08    252s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/28 05:46:08    252s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/28 05:46:08    252s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/28 05:46:08    252s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/28 05:46:08    252s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/28 05:46:08    252s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:46:08    252s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/28 05:46:08    252s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/28 05:46:08    252s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/28 05:46:08    252s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/28 05:46:08    252s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/28 05:46:08    252s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/28 05:46:08    252s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/28 05:46:08    252s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/28 05:46:08    252s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/28 05:46:08    252s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/28 05:46:08    252s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/28 05:46:08    252s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/28 05:46:08    252s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/28 05:46:08    252s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/28 05:46:08    252s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:46:08    252s] (I)      Started Import and model ( Curr Mem: 1737.16 MB )
[11/28 05:46:08    252s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:46:08    252s] (I)      == Non-default Options ==
[11/28 05:46:08    252s] (I)      Route open nets only                               : true
[11/28 05:46:08    252s] (I)      Maximum routing layer                              : 11
[11/28 05:46:08    252s] (I)      Number of threads                                  : 1
[11/28 05:46:08    252s] (I)      Method to set GCell size                           : row
[11/28 05:46:08    252s] (I)      Counted 1491 PG shapes. We will not process PG shapes layer by layer.
[11/28 05:46:08    252s] (I)      Use row-based GCell size
[11/28 05:46:08    252s] (I)      Use row-based GCell align
[11/28 05:46:08    252s] (I)      layer 0 area = 80000
[11/28 05:46:08    252s] (I)      layer 1 area = 80000
[11/28 05:46:08    252s] (I)      layer 2 area = 80000
[11/28 05:46:08    252s] (I)      layer 3 area = 80000
[11/28 05:46:08    252s] (I)      layer 4 area = 80000
[11/28 05:46:08    252s] (I)      layer 5 area = 80000
[11/28 05:46:08    252s] (I)      layer 6 area = 80000
[11/28 05:46:08    252s] (I)      layer 7 area = 80000
[11/28 05:46:08    252s] (I)      layer 8 area = 80000
[11/28 05:46:08    252s] (I)      layer 9 area = 400000
[11/28 05:46:08    252s] (I)      layer 10 area = 400000
[11/28 05:46:08    252s] (I)      GCell unit size   : 3420
[11/28 05:46:08    252s] (I)      GCell multiplier  : 1
[11/28 05:46:08    252s] (I)      GCell row height  : 3420
[11/28 05:46:08    252s] (I)      Actual row height : 3420
[11/28 05:46:08    252s] (I)      GCell align ref   : 580000 579880
[11/28 05:46:08    252s] [NR-eGR] Track table information for default rule: 
[11/28 05:46:08    252s] [NR-eGR] Metal1 has single uniform track structure
[11/28 05:46:08    252s] [NR-eGR] Metal2 has single uniform track structure
[11/28 05:46:08    252s] [NR-eGR] Metal3 has single uniform track structure
[11/28 05:46:08    252s] [NR-eGR] Metal4 has single uniform track structure
[11/28 05:46:08    252s] [NR-eGR] Metal5 has single uniform track structure
[11/28 05:46:08    252s] [NR-eGR] Metal6 has single uniform track structure
[11/28 05:46:08    252s] [NR-eGR] Metal7 has single uniform track structure
[11/28 05:46:08    252s] [NR-eGR] Metal8 has single uniform track structure
[11/28 05:46:08    252s] [NR-eGR] Metal9 has single uniform track structure
[11/28 05:46:08    252s] [NR-eGR] Metal10 has single uniform track structure
[11/28 05:46:08    252s] [NR-eGR] Metal11 has single uniform track structure
[11/28 05:46:08    252s] (I)      ================== Default via ===================
[11/28 05:46:08    252s] (I)      +----+------------------+------------------------+
[11/28 05:46:08    252s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[11/28 05:46:08    252s] (I)      +----+------------------+------------------------+
[11/28 05:46:08    252s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[11/28 05:46:08    252s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[11/28 05:46:08    252s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[11/28 05:46:08    252s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[11/28 05:46:08    252s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[11/28 05:46:08    252s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[11/28 05:46:08    252s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[11/28 05:46:08    252s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[11/28 05:46:08    252s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[11/28 05:46:08    252s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[11/28 05:46:08    252s] (I)      +----+------------------+------------------------+
[11/28 05:46:08    252s] [NR-eGR] Read 1101 PG shapes
[11/28 05:46:08    252s] [NR-eGR] Read 0 clock shapes
[11/28 05:46:08    252s] [NR-eGR] Read 0 other shapes
[11/28 05:46:08    252s] [NR-eGR] #Routing Blockages  : 0
[11/28 05:46:08    252s] [NR-eGR] #Instance Blockages : 508
[11/28 05:46:08    252s] [NR-eGR] #PG Blockages       : 1101
[11/28 05:46:08    252s] [NR-eGR] #Halo Blockages     : 0
[11/28 05:46:08    252s] [NR-eGR] #Boundary Blockages : 0
[11/28 05:46:08    252s] [NR-eGR] #Clock Blockages    : 0
[11/28 05:46:08    252s] [NR-eGR] #Other Blockages    : 0
[11/28 05:46:08    252s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/28 05:46:08    252s] (I)      Number of open nets threshold = 5
[11/28 05:46:08    252s] (I)      Number of open nets exceeds the threshold. All nets will be routed
[11/28 05:46:08    252s] [NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 160
[11/28 05:46:08    252s] [NR-eGR] Read 529 nets ( ignored 4 )
[11/28 05:46:08    252s] (I)      early_global_route_priority property id does not exist.
[11/28 05:46:08    252s] (I)      Read Num Blocks=1609  Num Prerouted Wires=160  Num CS=0
[11/28 05:46:08    252s] (I)      Layer 1 (V) : #blockages 1091 : #preroutes 57
[11/28 05:46:08    252s] (I)      Layer 2 (H) : #blockages 28 : #preroutes 83
[11/28 05:46:08    252s] (I)      Layer 3 (V) : #blockages 474 : #preroutes 19
[11/28 05:46:08    252s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 1
[11/28 05:46:08    252s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/28 05:46:08    252s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/28 05:46:08    252s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/28 05:46:08    252s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/28 05:46:08    252s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/28 05:46:08    252s] (I)      Layer 10 (H) : #blockages 16 : #preroutes 0
[11/28 05:46:08    252s] (I)      Number of ignored nets                =      4
[11/28 05:46:08    252s] (I)      Number of connected nets              =      0
[11/28 05:46:08    252s] (I)      Number of fixed nets                  =      4.  Ignored: Yes
[11/28 05:46:08    252s] (I)      Number of clock nets                  =     41.  Ignored: No
[11/28 05:46:08    252s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/28 05:46:08    252s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/28 05:46:08    252s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 05:46:08    252s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/28 05:46:08    252s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/28 05:46:08    252s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 05:46:08    252s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 05:46:08    252s] [NR-eGR] There are 36 clock nets ( 36 with NDR ).
[11/28 05:46:08    252s] (I)      Ndr track 0 does not exist
[11/28 05:46:08    252s] (I)      Ndr track 0 does not exist
[11/28 05:46:08    252s] (I)      ---------------------Grid Graph Info--------------------
[11/28 05:46:08    252s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/28 05:46:08    252s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/28 05:46:08    252s] (I)      Site width          :   400  (dbu)
[11/28 05:46:08    252s] (I)      Row height          :  3420  (dbu)
[11/28 05:46:08    252s] (I)      GCell row height    :  3420  (dbu)
[11/28 05:46:08    252s] (I)      GCell width         :  3420  (dbu)
[11/28 05:46:08    252s] (I)      GCell height        :  3420  (dbu)
[11/28 05:46:08    252s] (I)      Grid                :   468   468    11
[11/28 05:46:08    252s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/28 05:46:08    252s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/28 05:46:08    252s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/28 05:46:08    252s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/28 05:46:08    252s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/28 05:46:08    252s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/28 05:46:08    252s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/28 05:46:08    252s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/28 05:46:08    252s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/28 05:46:08    252s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/28 05:46:08    252s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/28 05:46:08    252s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/28 05:46:08    252s] (I)      --------------------------------------------------------
[11/28 05:46:08    252s] 
[11/28 05:46:08    252s] [NR-eGR] ============ Routing rule table ============
[11/28 05:46:08    252s] [NR-eGR] Rule id: 0  Nets: 485
[11/28 05:46:08    252s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/28 05:46:08    252s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/28 05:46:08    252s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/28 05:46:08    252s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:46:08    252s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:46:08    252s] [NR-eGR] Rule id: 1  Nets: 36
[11/28 05:46:08    252s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[11/28 05:46:08    252s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[11/28 05:46:08    252s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[11/28 05:46:08    252s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[11/28 05:46:08    252s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[11/28 05:46:08    252s] [NR-eGR] ========================================
[11/28 05:46:08    252s] [NR-eGR] 
[11/28 05:46:08    252s] (I)      =============== Blocked Tracks ===============
[11/28 05:46:08    252s] (I)      +-------+---------+----------+---------------+
[11/28 05:46:08    252s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/28 05:46:08    252s] (I)      +-------+---------+----------+---------------+
[11/28 05:46:08    252s] (I)      |     1 |       0 |        0 |         0.00% |
[11/28 05:46:08    252s] (I)      |     2 | 1872000 |    41232 |         2.20% |
[11/28 05:46:08    252s] (I)      |     3 | 1970748 |     2585 |         0.13% |
[11/28 05:46:08    252s] (I)      |     4 | 1872000 |    88206 |         4.71% |
[11/28 05:46:08    252s] (I)      |     5 | 1970748 |        0 |         0.00% |
[11/28 05:46:08    252s] (I)      |     6 | 1872000 |        0 |         0.00% |
[11/28 05:46:08    252s] (I)      |     7 | 1970748 |        0 |         0.00% |
[11/28 05:46:08    252s] (I)      |     8 | 1872000 |        0 |         0.00% |
[11/28 05:46:08    252s] (I)      |     9 | 1970748 |        0 |         0.00% |
[11/28 05:46:08    252s] (I)      |    10 |  748332 |        0 |         0.00% |
[11/28 05:46:08    252s] (I)      |    11 |  788112 |      395 |         0.05% |
[11/28 05:46:08    252s] (I)      +-------+---------+----------+---------------+
[11/28 05:46:08    252s] (I)      Finished Import and model ( CPU: 0.26 sec, Real: 0.27 sec, Curr Mem: 1762.66 MB )
[11/28 05:46:08    252s] (I)      Reset routing kernel
[11/28 05:46:08    252s] (I)      Started Global Routing ( Curr Mem: 1762.66 MB )
[11/28 05:46:08    252s] (I)      totalPins=5169  totalGlobalPin=5142 (99.48%)
[11/28 05:46:08    252s] (I)      total 2D Cap : 3763970 = (1968548 H, 1795422 V)
[11/28 05:46:08    252s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 4]
[11/28 05:46:08    252s] (I)      
[11/28 05:46:08    252s] (I)      ============  Phase 1a Route ============
[11/28 05:46:08    252s] (I)      Usage: 5062 = (2098 H, 2964 V) = (0.11% H, 0.17% V) = (3.588e+03um H, 5.068e+03um V)
[11/28 05:46:08    252s] (I)      
[11/28 05:46:08    252s] (I)      ============  Phase 1b Route ============
[11/28 05:46:08    252s] (I)      Usage: 5062 = (2098 H, 2964 V) = (0.11% H, 0.17% V) = (3.588e+03um H, 5.068e+03um V)
[11/28 05:46:08    252s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.656020e+03um
[11/28 05:46:08    252s] (I)      
[11/28 05:46:08    252s] (I)      ============  Phase 1c Route ============
[11/28 05:46:08    252s] (I)      Usage: 5062 = (2098 H, 2964 V) = (0.11% H, 0.17% V) = (3.588e+03um H, 5.068e+03um V)
[11/28 05:46:08    252s] (I)      
[11/28 05:46:08    252s] (I)      ============  Phase 1d Route ============
[11/28 05:46:08    252s] (I)      Usage: 5062 = (2098 H, 2964 V) = (0.11% H, 0.17% V) = (3.588e+03um H, 5.068e+03um V)
[11/28 05:46:08    252s] (I)      
[11/28 05:46:08    252s] (I)      ============  Phase 1e Route ============
[11/28 05:46:08    252s] (I)      Usage: 5062 = (2098 H, 2964 V) = (0.11% H, 0.17% V) = (3.588e+03um H, 5.068e+03um V)
[11/28 05:46:08    252s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.656020e+03um
[11/28 05:46:08    252s] (I)      
[11/28 05:46:08    252s] (I)      ============  Phase 1l Route ============
[11/28 05:46:08    253s] (I)      total 2D Cap : 16787331 = (8668582 H, 8118749 V)
[11/28 05:46:08    253s] [NR-eGR] Layer group 2: route 485 net(s) in layer range [2, 11]
[11/28 05:46:08    253s] (I)      
[11/28 05:46:08    253s] (I)      ============  Phase 1a Route ============
[11/28 05:46:08    253s] (I)      Usage: 8421 = (3807 H, 4614 V) = (0.04% H, 0.06% V) = (6.510e+03um H, 7.890e+03um V)
[11/28 05:46:08    253s] (I)      
[11/28 05:46:08    253s] (I)      ============  Phase 1b Route ============
[11/28 05:46:08    253s] (I)      Usage: 8421 = (3807 H, 4614 V) = (0.04% H, 0.06% V) = (6.510e+03um H, 7.890e+03um V)
[11/28 05:46:08    253s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.439991e+04um
[11/28 05:46:08    253s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/28 05:46:08    253s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/28 05:46:08    253s] (I)      
[11/28 05:46:08    253s] (I)      ============  Phase 1c Route ============
[11/28 05:46:08    253s] (I)      Usage: 8421 = (3807 H, 4614 V) = (0.04% H, 0.06% V) = (6.510e+03um H, 7.890e+03um V)
[11/28 05:46:08    253s] (I)      
[11/28 05:46:08    253s] (I)      ============  Phase 1d Route ============
[11/28 05:46:08    253s] (I)      Usage: 8421 = (3807 H, 4614 V) = (0.04% H, 0.06% V) = (6.510e+03um H, 7.890e+03um V)
[11/28 05:46:08    253s] (I)      
[11/28 05:46:08    253s] (I)      ============  Phase 1e Route ============
[11/28 05:46:08    253s] (I)      Usage: 8421 = (3807 H, 4614 V) = (0.04% H, 0.06% V) = (6.510e+03um H, 7.890e+03um V)
[11/28 05:46:08    253s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.439991e+04um
[11/28 05:46:08    253s] (I)      
[11/28 05:46:08    253s] (I)      ============  Phase 1l Route ============
[11/28 05:46:08    253s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/28 05:46:08    253s] (I)      Layer  2:    1827055      4750         0       31302     1837352    ( 1.68%) 
[11/28 05:46:08    253s] (I)      Layer  3:    1964392      7718         0         864     1966140    ( 0.04%) 
[11/28 05:46:08    253s] (I)      Layer  4:    1793165      6727         0       50838     1817816    ( 2.72%) 
[11/28 05:46:08    253s] (I)      Layer  5:    1966537        46         0           0     1967004    ( 0.00%) 
[11/28 05:46:08    253s] (I)      Layer  6:    1868000         0         0           0     1868654    ( 0.00%) 
[11/28 05:46:08    253s] (I)      Layer  7:    1966537         0         0           0     1967004    ( 0.00%) 
[11/28 05:46:08    253s] (I)      Layer  8:    1868000         0         0           0     1868654    ( 0.00%) 
[11/28 05:46:08    253s] (I)      Layer  9:    1966537         0         0           0     1967004    ( 0.00%) 
[11/28 05:46:08    253s] (I)      Layer 10:     746733         0         0           0      747462    ( 0.00%) 
[11/28 05:46:08    253s] (I)      Layer 11:     786140         0         0         101      786701    ( 0.01%) 
[11/28 05:46:08    253s] (I)      Total:      16753096     19241         0       83103    16793786    ( 0.49%) 
[11/28 05:46:08    253s] (I)      
[11/28 05:46:08    253s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 05:46:08    253s] [NR-eGR]                        OverCon            
[11/28 05:46:08    253s] [NR-eGR]                         #Gcell     %Gcell
[11/28 05:46:08    253s] [NR-eGR]        Layer             (1-0)    OverCon
[11/28 05:46:08    253s] [NR-eGR] ----------------------------------------------
[11/28 05:46:08    253s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/28 05:46:08    253s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/28 05:46:08    253s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/28 05:46:08    253s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/28 05:46:08    253s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/28 05:46:08    253s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/28 05:46:08    253s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/28 05:46:08    253s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/28 05:46:08    253s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/28 05:46:08    253s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/28 05:46:08    253s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/28 05:46:08    253s] [NR-eGR] ----------------------------------------------
[11/28 05:46:08    253s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/28 05:46:08    253s] [NR-eGR] 
[11/28 05:46:08    253s] (I)      Finished Global Routing ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1762.66 MB )
[11/28 05:46:08    253s] (I)      total 2D Cap : 16789549 = (8668662 H, 8120887 V)
[11/28 05:46:08    253s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/28 05:46:08    253s] (I)      ============= Track Assignment ============
[11/28 05:46:08    253s] (I)      Started Track Assignment (1T) ( Curr Mem: 1762.66 MB )
[11/28 05:46:08    253s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/28 05:46:08    253s] (I)      Run Multi-thread track assignment
[11/28 05:46:08    253s] (I)      Finished Track Assignment (1T) ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 1769.81 MB )
[11/28 05:46:08    253s] (I)      Started Export ( Curr Mem: 1769.81 MB )
[11/28 05:46:08    253s] [NR-eGR]                  Length (um)   Vias 
[11/28 05:46:08    253s] [NR-eGR] ------------------------------------
[11/28 05:46:08    253s] [NR-eGR]  Metal1   (1H)             0   5209 
[11/28 05:46:08    253s] [NR-eGR]  Metal2   (2V)          3441   6133 
[11/28 05:46:08    253s] [NR-eGR]  Metal3   (3H)          7305   4750 
[11/28 05:46:08    253s] [NR-eGR]  Metal4   (4V)          5510     38 
[11/28 05:46:08    253s] [NR-eGR]  Metal5   (5H)            52      0 
[11/28 05:46:08    253s] [NR-eGR]  Metal6   (6V)             0      0 
[11/28 05:46:08    253s] [NR-eGR]  Metal7   (7H)             0      0 
[11/28 05:46:08    253s] [NR-eGR]  Metal8   (8V)             0      0 
[11/28 05:46:08    253s] [NR-eGR]  Metal9   (9H)             0      0 
[11/28 05:46:08    253s] [NR-eGR]  Metal10  (10V)            0      0 
[11/28 05:46:08    253s] [NR-eGR]  Metal11  (11H)            0      0 
[11/28 05:46:08    253s] [NR-eGR] ------------------------------------
[11/28 05:46:08    253s] [NR-eGR]           Total        16308  16130 
[11/28 05:46:08    253s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:46:08    253s] [NR-eGR] Total half perimeter of net bounding box: 7779um
[11/28 05:46:08    253s] [NR-eGR] Total length: 16308um, number of vias: 16130
[11/28 05:46:08    253s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:46:08    253s] [NR-eGR] Total eGR-routed clock nets wire length: 9476um, number of vias: 11935
[11/28 05:46:08    253s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:46:08    253s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1751.80 MB )
[11/28 05:46:08    253s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.76 sec, Real: 0.76 sec, Curr Mem: 1711.80 MB )
[11/28 05:46:08    253s] (I)      ====================================== Runtime Summary ======================================
[11/28 05:46:08    253s] (I)       Step                                          %       Start      Finish      Real       CPU 
[11/28 05:46:08    253s] (I)      ---------------------------------------------------------------------------------------------
[11/28 05:46:08    253s] (I)       Early Global Route kernel               100.00%  205.36 sec  206.12 sec  0.76 sec  0.76 sec 
[11/28 05:46:08    253s] (I)       +-Import and model                       35.02%  205.37 sec  205.64 sec  0.27 sec  0.26 sec 
[11/28 05:46:08    253s] (I)       | +-Create place DB                       1.74%  205.37 sec  205.38 sec  0.01 sec  0.01 sec 
[11/28 05:46:08    253s] (I)       | | +-Import place data                   1.71%  205.37 sec  205.38 sec  0.01 sec  0.01 sec 
[11/28 05:46:08    253s] (I)       | | | +-Read instances and placement      0.68%  205.37 sec  205.38 sec  0.01 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | | +-Read nets                         0.97%  205.38 sec  205.38 sec  0.01 sec  0.01 sec 
[11/28 05:46:08    253s] (I)       | +-Create route DB                      27.64%  205.39 sec  205.59 sec  0.21 sec  0.21 sec 
[11/28 05:46:08    253s] (I)       | | +-Import route data (1T)             27.56%  205.39 sec  205.59 sec  0.21 sec  0.21 sec 
[11/28 05:46:08    253s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.39%  205.39 sec  205.39 sec  0.00 sec  0.01 sec 
[11/28 05:46:08    253s] (I)       | | | | +-Read routing blockages          0.00%  205.39 sec  205.39 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | | | +-Read instance blockages         0.13%  205.39 sec  205.39 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | | | +-Read PG blockages               0.03%  205.39 sec  205.39 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | | | +-Read clock blockages            0.01%  205.39 sec  205.39 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | | | +-Read other blockages            0.01%  205.39 sec  205.39 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | | | +-Read halo blockages             0.01%  205.39 sec  205.39 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | | | +-Read boundary cut boxes         0.00%  205.39 sec  205.39 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | | +-Read blackboxes                   0.00%  205.39 sec  205.39 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | | +-Read prerouted                    0.07%  205.39 sec  205.39 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | | +-Read unlegalized nets             0.03%  205.39 sec  205.39 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | | +-Read nets                         0.09%  205.39 sec  205.39 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | | +-Set up via pillars                0.00%  205.39 sec  205.39 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | | +-Initialize 3D grid graph          1.73%  205.39 sec  205.41 sec  0.01 sec  0.01 sec 
[11/28 05:46:08    253s] (I)       | | | +-Model blockage capacity          24.56%  205.41 sec  205.59 sec  0.19 sec  0.19 sec 
[11/28 05:46:08    253s] (I)       | | | | +-Initialize 3D capacity         23.14%  205.41 sec  205.58 sec  0.18 sec  0.18 sec 
[11/28 05:46:08    253s] (I)       | +-Read aux data                         0.00%  205.59 sec  205.59 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | +-Others data preparation               0.15%  205.59 sec  205.60 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | +-Create route kernel                   5.12%  205.60 sec  205.63 sec  0.04 sec  0.04 sec 
[11/28 05:46:08    253s] (I)       +-Global Routing                         24.59%  205.64 sec  205.82 sec  0.19 sec  0.19 sec 
[11/28 05:46:08    253s] (I)       | +-Initialization                        0.29%  205.64 sec  205.64 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | +-Net group 1                           4.68%  205.64 sec  205.68 sec  0.04 sec  0.03 sec 
[11/28 05:46:08    253s] (I)       | | +-Generate topology                   0.27%  205.64 sec  205.64 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | +-Phase 1a                            0.63%  205.66 sec  205.66 sec  0.00 sec  0.01 sec 
[11/28 05:46:08    253s] (I)       | | | +-Pattern routing (1T)              0.58%  205.66 sec  205.66 sec  0.00 sec  0.01 sec 
[11/28 05:46:08    253s] (I)       | | +-Phase 1b                            0.09%  205.66 sec  205.66 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | +-Phase 1c                            0.00%  205.66 sec  205.66 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | +-Phase 1d                            0.00%  205.66 sec  205.66 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | +-Phase 1e                            0.18%  205.66 sec  205.66 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | | +-Route legalization                0.05%  205.66 sec  205.66 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | | | +-Legalize Blockage Violations    0.02%  205.66 sec  205.66 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | +-Phase 1l                            1.49%  205.66 sec  205.68 sec  0.01 sec  0.01 sec 
[11/28 05:46:08    253s] (I)       | | | +-Layer assignment (1T)             1.44%  205.66 sec  205.67 sec  0.01 sec  0.01 sec 
[11/28 05:46:08    253s] (I)       | +-Net group 2                          10.54%  205.68 sec  205.76 sec  0.08 sec  0.08 sec 
[11/28 05:46:08    253s] (I)       | | +-Generate topology                   0.10%  205.68 sec  205.68 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | +-Phase 1a                            0.75%  205.71 sec  205.72 sec  0.01 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | | +-Pattern routing (1T)              0.39%  205.71 sec  205.71 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | | +-Add via demand to 2D              0.29%  205.71 sec  205.72 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | +-Phase 1b                            0.10%  205.72 sec  205.72 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | +-Phase 1c                            0.01%  205.72 sec  205.72 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | +-Phase 1d                            0.00%  205.72 sec  205.72 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | +-Phase 1e                            0.14%  205.72 sec  205.72 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | | +-Route legalization                0.00%  205.72 sec  205.72 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | | +-Phase 1l                            4.81%  205.72 sec  205.76 sec  0.04 sec  0.04 sec 
[11/28 05:46:08    253s] (I)       | | | +-Layer assignment (1T)             1.70%  205.74 sec  205.75 sec  0.01 sec  0.01 sec 
[11/28 05:46:08    253s] (I)       | +-Clean cong LA                         0.00%  205.76 sec  205.76 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       +-Export 3D cong map                     10.51%  205.82 sec  205.90 sec  0.08 sec  0.08 sec 
[11/28 05:46:08    253s] (I)       | +-Export 2D cong map                    0.83%  205.90 sec  205.90 sec  0.01 sec  0.01 sec 
[11/28 05:46:08    253s] (I)       +-Extract Global 3D Wires                 0.04%  205.90 sec  205.90 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       +-Track Assignment (1T)                  18.04%  205.90 sec  206.04 sec  0.14 sec  0.13 sec 
[11/28 05:46:08    253s] (I)       | +-Initialization                        0.01%  205.90 sec  205.90 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | +-Track Assignment Kernel              17.86%  205.90 sec  206.04 sec  0.14 sec  0.13 sec 
[11/28 05:46:08    253s] (I)       | +-Free Memory                           0.00%  206.04 sec  206.04 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       +-Export                                  9.07%  206.04 sec  206.11 sec  0.07 sec  0.07 sec 
[11/28 05:46:08    253s] (I)       | +-Export DB wires                       1.65%  206.04 sec  206.05 sec  0.01 sec  0.01 sec 
[11/28 05:46:08    253s] (I)       | | +-Export all nets                     1.29%  206.04 sec  206.05 sec  0.01 sec  0.01 sec 
[11/28 05:46:08    253s] (I)       | | +-Set wire vias                       0.24%  206.05 sec  206.05 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | +-Report wirelength                     0.92%  206.05 sec  206.06 sec  0.01 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | +-Update net boxes                      0.54%  206.06 sec  206.07 sec  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)       | +-Update timing                         5.82%  206.07 sec  206.11 sec  0.04 sec  0.04 sec 
[11/28 05:46:08    253s] (I)       +-Postprocess design                      1.35%  206.11 sec  206.12 sec  0.01 sec  0.01 sec 
[11/28 05:46:08    253s] (I)      ===================== Summary by functions =====================
[11/28 05:46:08    253s] (I)       Lv  Step                                 %      Real       CPU 
[11/28 05:46:08    253s] (I)      ----------------------------------------------------------------
[11/28 05:46:08    253s] (I)        0  Early Global Route kernel      100.00%  0.76 sec  0.76 sec 
[11/28 05:46:08    253s] (I)        1  Import and model                35.02%  0.27 sec  0.26 sec 
[11/28 05:46:08    253s] (I)        1  Global Routing                  24.59%  0.19 sec  0.19 sec 
[11/28 05:46:08    253s] (I)        1  Track Assignment (1T)           18.04%  0.14 sec  0.13 sec 
[11/28 05:46:08    253s] (I)        1  Export 3D cong map              10.51%  0.08 sec  0.08 sec 
[11/28 05:46:08    253s] (I)        1  Export                           9.07%  0.07 sec  0.07 sec 
[11/28 05:46:08    253s] (I)        1  Postprocess design               1.35%  0.01 sec  0.01 sec 
[11/28 05:46:08    253s] (I)        1  Extract Global 3D Wires          0.04%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        2  Create route DB                 27.64%  0.21 sec  0.21 sec 
[11/28 05:46:08    253s] (I)        2  Track Assignment Kernel         17.86%  0.14 sec  0.13 sec 
[11/28 05:46:08    253s] (I)        2  Net group 2                     10.54%  0.08 sec  0.08 sec 
[11/28 05:46:08    253s] (I)        2  Update timing                    5.82%  0.04 sec  0.04 sec 
[11/28 05:46:08    253s] (I)        2  Create route kernel              5.12%  0.04 sec  0.04 sec 
[11/28 05:46:08    253s] (I)        2  Net group 1                      4.68%  0.04 sec  0.03 sec 
[11/28 05:46:08    253s] (I)        2  Create place DB                  1.74%  0.01 sec  0.01 sec 
[11/28 05:46:08    253s] (I)        2  Export DB wires                  1.65%  0.01 sec  0.01 sec 
[11/28 05:46:08    253s] (I)        2  Report wirelength                0.92%  0.01 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        2  Export 2D cong map               0.83%  0.01 sec  0.01 sec 
[11/28 05:46:08    253s] (I)        2  Update net boxes                 0.54%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        2  Initialization                   0.30%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        2  Others data preparation          0.15%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        3  Import route data (1T)          27.56%  0.21 sec  0.21 sec 
[11/28 05:46:08    253s] (I)        3  Phase 1l                         6.30%  0.05 sec  0.05 sec 
[11/28 05:46:08    253s] (I)        3  Import place data                1.71%  0.01 sec  0.01 sec 
[11/28 05:46:08    253s] (I)        3  Phase 1a                         1.38%  0.01 sec  0.01 sec 
[11/28 05:46:08    253s] (I)        3  Export all nets                  1.29%  0.01 sec  0.01 sec 
[11/28 05:46:08    253s] (I)        3  Generate topology                0.37%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        3  Phase 1e                         0.31%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        3  Set wire vias                    0.24%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        3  Phase 1b                         0.20%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        4  Model blockage capacity         24.56%  0.19 sec  0.19 sec 
[11/28 05:46:08    253s] (I)        4  Layer assignment (1T)            3.14%  0.02 sec  0.02 sec 
[11/28 05:46:08    253s] (I)        4  Initialize 3D grid graph         1.73%  0.01 sec  0.01 sec 
[11/28 05:46:08    253s] (I)        4  Read nets                        1.06%  0.01 sec  0.01 sec 
[11/28 05:46:08    253s] (I)        4  Pattern routing (1T)             0.97%  0.01 sec  0.01 sec 
[11/28 05:46:08    253s] (I)        4  Read instances and placement     0.68%  0.01 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        4  Read blockages ( Layer 2-11 )    0.39%  0.00 sec  0.01 sec 
[11/28 05:46:08    253s] (I)        4  Add via demand to 2D             0.29%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        4  Read prerouted                   0.07%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        4  Route legalization               0.05%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        4  Read unlegalized nets            0.03%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        5  Initialize 3D capacity          23.14%  0.18 sec  0.18 sec 
[11/28 05:46:08    253s] (I)        5  Read instance blockages          0.13%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        5  Read PG blockages                0.03%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        5  Legalize Blockage Violations     0.02%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[11/28 05:46:08    253s] Extraction called for design 'risc_v_Pad_Frame' of instances=3781 and nets=4672 using extraction engine 'preRoute' .
[11/28 05:46:08    253s] PreRoute RC Extraction called for design risc_v_Pad_Frame.
[11/28 05:46:08    253s] RC Extraction called in multi-corner(2) mode.
[11/28 05:46:08    253s] RCMode: PreRoute
[11/28 05:46:08    253s]       RC Corner Indexes            0       1   
[11/28 05:46:08    253s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/28 05:46:08    253s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/28 05:46:08    253s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/28 05:46:08    253s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/28 05:46:08    253s] Shrink Factor                : 1.00000
[11/28 05:46:08    253s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/28 05:46:08    253s] Using Quantus QRC technology file ...
[11/28 05:46:08    253s] 
[11/28 05:46:08    253s] Trim Metal Layers:
[11/28 05:46:08    253s] LayerId::1 widthSet size::1
[11/28 05:46:08    253s] LayerId::2 widthSet size::1
[11/28 05:46:08    253s] LayerId::3 widthSet size::1
[11/28 05:46:08    253s] LayerId::4 widthSet size::1
[11/28 05:46:08    253s] LayerId::5 widthSet size::1
[11/28 05:46:08    253s] LayerId::6 widthSet size::1
[11/28 05:46:08    253s] LayerId::7 widthSet size::1
[11/28 05:46:08    253s] LayerId::8 widthSet size::1
[11/28 05:46:08    253s] LayerId::9 widthSet size::1
[11/28 05:46:08    253s] LayerId::10 widthSet size::1
[11/28 05:46:08    253s] LayerId::11 widthSet size::1
[11/28 05:46:08    253s] Updating RC grid for preRoute extraction ...
[11/28 05:46:08    253s] eee: pegSigSF::1.070000
[11/28 05:46:08    253s] Initializing multi-corner resistance tables ...
[11/28 05:46:08    253s] eee: l::1 avDens::0.081845 usedTrk::2114.046782 availTrk::25830.000000 sigTrk::2114.046782
[11/28 05:46:08    253s] eee: l::2 avDens::0.023360 usedTrk::469.370760 availTrk::20092.500000 sigTrk::469.370760
[11/28 05:46:08    253s] eee: l::3 avDens::0.034133 usedTrk::433.146786 availTrk::12690.000000 sigTrk::433.146786
[11/28 05:46:08    253s] eee: l::4 avDens::0.019998 usedTrk::471.917544 availTrk::23598.000000 sigTrk::471.917544
[11/28 05:46:08    253s] eee: l::5 avDens::0.002112 usedTrk::3.040936 availTrk::1440.000000 sigTrk::3.040936
[11/28 05:46:08    253s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:46:08    253s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:46:08    253s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:46:08    253s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:46:08    253s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:46:08    253s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:46:08    253s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:46:08    253s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.019415 ; aWlH: 0.000000 ; Pmax: 0.804800 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[11/28 05:46:08    253s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1706.805M)
[11/28 05:46:08    253s] Effort level <high> specified for reg2reg path_group
[11/28 05:46:09    253s] All LLGs are deleted
[11/28 05:46:09    253s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1716.8M, EPOCH TIME: 1701150369.183892
[11/28 05:46:09    253s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1716.8M, EPOCH TIME: 1701150369.184500
[11/28 05:46:09    253s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1716.8M, EPOCH TIME: 1701150369.185660
[11/28 05:46:09    253s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1716.8M, EPOCH TIME: 1701150369.187215
[11/28 05:46:09    253s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1716.8M, EPOCH TIME: 1701150369.215204
[11/28 05:46:09    253s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1716.8M, EPOCH TIME: 1701150369.216108
[11/28 05:46:09    253s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1716.8M, EPOCH TIME: 1701150369.220238
[11/28 05:46:09    253s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1716.8M, EPOCH TIME: 1701150369.221839
[11/28 05:46:09    253s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:1716.8M, EPOCH TIME: 1701150369.223477
[11/28 05:46:09    253s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.039, MEM:1716.8M, EPOCH TIME: 1701150369.225042
[11/28 05:46:09    253s] All LLGs are deleted
[11/28 05:46:09    253s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1716.8M, EPOCH TIME: 1701150369.229038
[11/28 05:46:09    253s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1716.8M, EPOCH TIME: 1701150369.229554
[11/28 05:46:09    253s] Starting delay calculation for Setup views
[11/28 05:46:09    253s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/28 05:46:09    253s] #################################################################################
[11/28 05:46:09    253s] # Design Stage: PreRoute
[11/28 05:46:09    253s] # Design Name: risc_v_Pad_Frame
[11/28 05:46:09    253s] # Design Mode: 45nm
[11/28 05:46:09    253s] # Analysis Mode: MMMC OCV 
[11/28 05:46:09    253s] # Parasitics Mode: No SPEF/RCDB 
[11/28 05:46:09    253s] # Signoff Settings: SI Off 
[11/28 05:46:09    253s] #################################################################################
[11/28 05:46:09    253s] Calculate early delays in OCV mode...
[11/28 05:46:09    253s] Calculate late delays in OCV mode...
[11/28 05:46:09    253s] Topological Sorting (REAL = 0:00:00.0, MEM = 1714.8M, InitMEM = 1714.8M)
[11/28 05:46:09    253s] Start delay calculation (fullDC) (1 T). (MEM=1714.84)
[11/28 05:46:09    253s] End AAE Lib Interpolated Model. (MEM=1734.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:46:10    254s] Total number of fetched objects 4110
[11/28 05:46:10    254s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 05:46:10    254s] End delay calculation. (MEM=1771.8 CPU=0:00:00.7 REAL=0:00:01.0)
[11/28 05:46:10    254s] End delay calculation (fullDC). (MEM=1771.8 CPU=0:00:00.9 REAL=0:00:01.0)
[11/28 05:46:10    254s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1771.8M) ***
[11/28 05:46:10    254s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:04:15 mem=1771.8M)
[11/28 05:46:12    255s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.718  |  3.809  |  3.718  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      6 (6)       |    -59     |     42 (42)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 05:46:12    255s] Density: 43.506%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[11/28 05:46:12    255s] Total CPU time: 2.57 sec
[11/28 05:46:12    255s] Total Real time: 4.0 sec
[11/28 05:46:12    255s] Total Memory Usage: 1739.21875 Mbytes
[11/28 05:46:12    255s] Info: pop threads available for lower-level modules during optimization.
[11/28 05:46:12    255s] *** timeDesign #3 [finish] : cpu/real = 0:00:02.6/0:00:04.0 (0.6), totSession cpu/real = 0:04:15.2/0:05:13.5 (0.8), mem = 1739.2M
[11/28 05:46:12    255s] 
[11/28 05:46:12    255s] =============================================================================================
[11/28 05:46:12    255s]  Final TAT Report for timeDesign #3                                             21.12-s106_1
[11/28 05:46:12    255s] =============================================================================================
[11/28 05:46:12    255s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:46:12    255s] ---------------------------------------------------------------------------------------------
[11/28 05:46:12    255s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:46:12    255s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.5 % )     0:00:02.9 /  0:00:01.4    0.5
[11/28 05:46:12    255s] [ DrvReport              ]      1   0:00:01.6  (  40.1 % )     0:00:01.6 /  0:00:00.2    0.1
[11/28 05:46:12    255s] [ EarlyGlobalRoute       ]      1   0:00:00.8  (  19.1 % )     0:00:00.8 /  0:00:00.8    1.0
[11/28 05:46:12    255s] [ ExtractRC              ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 05:46:12    255s] [ TimingUpdate           ]      1   0:00:00.1  (   2.0 % )     0:00:01.0 /  0:00:01.0    1.0
[11/28 05:46:12    255s] [ FullDelayCalc          ]      1   0:00:00.9  (  22.8 % )     0:00:00.9 /  0:00:00.9    1.0
[11/28 05:46:12    255s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[11/28 05:46:12    255s] [ GenerateReports        ]      1   0:00:00.2  (   4.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:46:12    255s] [ MISC                   ]          0:00:00.3  (   6.3 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 05:46:12    255s] ---------------------------------------------------------------------------------------------
[11/28 05:46:12    255s]  timeDesign #3 TOTAL                0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:02.6    0.6
[11/28 05:46:12    255s] ---------------------------------------------------------------------------------------------
[11/28 05:46:12    255s] 
[11/28 05:46:12    255s] <CMD> timeDesign -postCTS -prefix postCTS_hold -hold
[11/28 05:46:12    255s] *** timeDesign #4 [begin] : totSession cpu/real = 0:04:15.2/0:05:13.5 (0.8), mem = 1739.2M
[11/28 05:46:12    255s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1707.2M, EPOCH TIME: 1701150372.142422
[11/28 05:46:12    255s] All LLGs are deleted
[11/28 05:46:12    255s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1707.2M, EPOCH TIME: 1701150372.142575
[11/28 05:46:12    255s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1707.2M, EPOCH TIME: 1701150372.142685
[11/28 05:46:12    255s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1707.2M, EPOCH TIME: 1701150372.142828
[11/28 05:46:12    255s] Start to check current routing status for nets...
[11/28 05:46:12    255s] All nets are already routed correctly.
[11/28 05:46:12    255s] End to check current routing status for nets (mem=1707.2M)
[11/28 05:46:12    255s] Effort level <high> specified for reg2reg path_group
[11/28 05:46:12    255s] *** Enable all active views. ***
[11/28 05:46:12    255s] All LLGs are deleted
[11/28 05:46:12    255s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1717.2M, EPOCH TIME: 1701150372.356124
[11/28 05:46:12    255s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1717.2M, EPOCH TIME: 1701150372.356673
[11/28 05:46:12    255s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1717.2M, EPOCH TIME: 1701150372.357810
[11/28 05:46:12    255s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1717.2M, EPOCH TIME: 1701150372.359352
[11/28 05:46:12    255s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1717.2M, EPOCH TIME: 1701150372.387409
[11/28 05:46:12    255s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1717.2M, EPOCH TIME: 1701150372.388356
[11/28 05:46:12    255s] Fast DP-INIT is on for default
[11/28 05:46:12    255s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:1717.2M, EPOCH TIME: 1701150372.393342
[11/28 05:46:12    255s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.037, MEM:1717.2M, EPOCH TIME: 1701150372.394928
[11/28 05:46:12    255s] All LLGs are deleted
[11/28 05:46:12    255s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1717.2M, EPOCH TIME: 1701150372.398837
[11/28 05:46:12    255s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1717.2M, EPOCH TIME: 1701150372.399340
[11/28 05:46:12    255s] Starting delay calculation for Hold views
[11/28 05:46:12    255s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/28 05:46:12    255s] #################################################################################
[11/28 05:46:12    255s] # Design Stage: PreRoute
[11/28 05:46:12    255s] # Design Name: risc_v_Pad_Frame
[11/28 05:46:12    255s] # Design Mode: 45nm
[11/28 05:46:12    255s] # Analysis Mode: MMMC OCV 
[11/28 05:46:12    255s] # Parasitics Mode: No SPEF/RCDB 
[11/28 05:46:12    255s] # Signoff Settings: SI Off 
[11/28 05:46:12    255s] #################################################################################
[11/28 05:46:12    255s] Calculate late delays in OCV mode...
[11/28 05:46:12    255s] Calculate early delays in OCV mode...
[11/28 05:46:12    255s] Calculate late delays in OCV mode...
[11/28 05:46:12    255s] Calculate early delays in OCV mode...
[11/28 05:46:12    255s] Topological Sorting (REAL = 0:00:00.0, MEM = 1715.2M, InitMEM = 1715.2M)
[11/28 05:46:12    255s] Start delay calculation (fullDC) (1 T). (MEM=1715.25)
[11/28 05:46:12    255s] End AAE Lib Interpolated Model. (MEM=1735.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:46:13    256s] Total number of fetched objects 4110
[11/28 05:46:13    257s] Total number of fetched objects 4110
[11/28 05:46:13    257s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 05:46:14    257s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[11/28 05:46:14    257s] End delay calculation. (MEM=1772.21 CPU=0:00:01.4 REAL=0:00:02.0)
[11/28 05:46:14    257s] End delay calculation (fullDC). (MEM=1772.21 CPU=0:00:01.6 REAL=0:00:02.0)
[11/28 05:46:14    257s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 1772.2M) ***
[11/28 05:46:14    257s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:04:17 mem=1772.2M)
[11/28 05:46:14    257s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.011  | -0.011  |  0.034  |
|           TNS (ns):| -0.844  | -0.844  |  0.000  |
|    Violating Paths:|   151   |   151   |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 05:46:14    257s] Density: 43.506%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[11/28 05:46:14    257s] Total CPU time: 2.36 sec
[11/28 05:46:14    257s] Total Real time: 2.0 sec
[11/28 05:46:14    257s] Total Memory Usage: 1693.195312 Mbytes
[11/28 05:46:14    257s] *** timeDesign #4 [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:04:17.6/0:05:15.9 (0.8), mem = 1693.2M
[11/28 05:46:14    257s] 
[11/28 05:46:14    257s] =============================================================================================
[11/28 05:46:14    257s]  Final TAT Report for timeDesign #4                                             21.12-s106_1
[11/28 05:46:14    257s] =============================================================================================
[11/28 05:46:14    257s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:46:14    257s] ---------------------------------------------------------------------------------------------
[11/28 05:46:14    257s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:46:14    257s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.4 % )     0:00:02.0 /  0:00:02.0    1.0
[11/28 05:46:14    257s] [ TimingUpdate           ]      1   0:00:00.1  (   4.4 % )     0:00:01.8 /  0:00:01.8    1.0
[11/28 05:46:14    257s] [ FullDelayCalc          ]      1   0:00:01.7  (  70.8 % )     0:00:01.7 /  0:00:01.7    1.0
[11/28 05:46:14    257s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[11/28 05:46:14    257s] [ GenerateReports        ]      1   0:00:00.2  (   6.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:46:14    257s] [ MISC                   ]          0:00:00.3  (  14.5 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 05:46:14    257s] ---------------------------------------------------------------------------------------------
[11/28 05:46:14    257s]  timeDesign #4 TOTAL                0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.4    1.0
[11/28 05:46:14    257s] ---------------------------------------------------------------------------------------------
[11/28 05:46:14    257s] 
[11/28 05:46:14    257s] <CMD> report_ccopt_clock_trees -file clock_trees.rpt
[11/28 05:46:14    257s] Ignoring AAE DB Resetting ...
[11/28 05:46:14    257s] Updating timing graph...
[11/28 05:46:14    257s]   
[11/28 05:46:14    257s]   Leaving CCOpt scope - BuildTimeGraph...
[11/28 05:46:14    257s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/28 05:46:14    257s] #################################################################################
[11/28 05:46:14    257s] # Design Stage: PreRoute
[11/28 05:46:14    257s] # Design Name: risc_v_Pad_Frame
[11/28 05:46:14    257s] # Design Mode: 45nm
[11/28 05:46:14    257s] # Analysis Mode: MMMC OCV 
[11/28 05:46:14    257s] # Parasitics Mode: No SPEF/RCDB 
[11/28 05:46:14    257s] # Signoff Settings: SI Off 
[11/28 05:46:14    257s] #################################################################################
[11/28 05:46:14    257s] Calculate early delays in OCV mode...
[11/28 05:46:14    257s] Calculate late delays in OCV mode...
[11/28 05:46:14    257s] Calculate early delays in OCV mode...
[11/28 05:46:14    257s] Calculate late delays in OCV mode...
[11/28 05:46:14    257s] Topological Sorting (REAL = 0:00:00.0, MEM = 1699.2M, InitMEM = 1699.2M)
[11/28 05:46:14    257s] Start delay calculation (fullDC) (1 T). (MEM=1699.23)
[11/28 05:46:14    257s] End AAE Lib Interpolated Model. (MEM=1719.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:46:15    258s] Total number of fetched objects 4110
[11/28 05:46:16    259s] Total number of fetched objects 4110
[11/28 05:46:16    259s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 05:46:16    259s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 05:46:16    259s] End delay calculation. (MEM=1771.45 CPU=0:00:01.4 REAL=0:00:02.0)
[11/28 05:46:16    259s] End delay calculation (fullDC). (MEM=1771.45 CPU=0:00:01.6 REAL=0:00:02.0)
[11/28 05:46:16    259s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 1771.5M) ***
[11/28 05:46:16    259s]   Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:01.8 real=0:00:01.8)
[11/28 05:46:16    259s] Updating timing graph done.
[11/28 05:46:16    259s] Updating latch analysis...
[11/28 05:46:16    259s]   Leaving CCOpt scope - Updating latch analysis...
[11/28 05:46:16    259s]   Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:46:16    259s] Updating latch analysis done.
[11/28 05:46:16    259s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early...
[11/28 05:46:16    259s] End AAE Lib Interpolated Model. (MEM=1771.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:46:16    259s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
[11/28 05:46:16    259s] (I)      Initializing Steiner engine. 
[11/28 05:46:16    259s] (I)      ==================== Layers =====================
[11/28 05:46:16    259s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:46:16    259s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/28 05:46:16    259s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:46:16    259s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/28 05:46:16    259s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/28 05:46:16    259s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/28 05:46:16    259s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/28 05:46:16    259s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/28 05:46:16    259s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/28 05:46:16    259s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/28 05:46:16    259s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/28 05:46:16    259s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/28 05:46:16    259s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/28 05:46:16    259s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/28 05:46:16    259s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/28 05:46:16    259s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/28 05:46:16    259s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/28 05:46:16    259s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/28 05:46:16    259s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/28 05:46:16    259s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/28 05:46:16    259s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/28 05:46:16    259s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/28 05:46:16    259s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/28 05:46:16    259s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/28 05:46:16    259s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/28 05:46:16    259s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:46:16    259s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/28 05:46:16    259s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/28 05:46:16    259s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/28 05:46:16    259s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/28 05:46:16    259s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/28 05:46:16    259s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/28 05:46:16    259s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/28 05:46:16    259s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/28 05:46:16    259s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/28 05:46:16    259s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/28 05:46:16    259s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/28 05:46:16    259s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/28 05:46:16    259s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/28 05:46:16    259s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/28 05:46:16    259s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:46:16    259s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 05:46:16    259s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_BC.
[11/28 05:46:16    259s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 05:46:17    260s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early done. (took cpu=0:00:00.6 real=0:00:00.6)
[11/28 05:46:17    260s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[11/28 05:46:17    260s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:46:17    260s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early...
[11/28 05:46:17    260s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:46:17    260s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late...
[11/28 05:46:17    260s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:46:17    260s] Clock DAG hash : 10851977358650278714 11674889847760335467
[11/28 05:46:17    260s] <CMD> report_ccopt_skew_groups -file skew_groups.rpt
[11/28 05:46:17    260s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early...
[11/28 05:46:17    260s] End AAE Lib Interpolated Model. (MEM=1809.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:46:17    260s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
[11/28 05:46:17    260s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 05:46:17    260s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_BC.
[11/28 05:46:17    260s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 05:46:17    261s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early done. (took cpu=0:00:00.6 real=0:00:00.6)
[11/28 05:46:18    261s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[11/28 05:46:18    261s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:46:18    261s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early...
[11/28 05:46:18    261s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:46:18    261s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late...
[11/28 05:46:18    261s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 05:46:43    265s] <CMD> getMultiCpuUsage -localCpu
[11/28 05:46:43    265s] <CMD> get_verify_drc_mode -disable_rules -quiet
[11/28 05:46:43    265s] <CMD> get_verify_drc_mode -quiet -area
[11/28 05:46:43    265s] <CMD> get_verify_drc_mode -quiet -layer_range
[11/28 05:46:43    265s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[11/28 05:46:43    265s] <CMD> get_verify_drc_mode -check_only -quiet
[11/28 05:46:43    265s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[11/28 05:46:43    265s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[11/28 05:46:43    265s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[11/28 05:46:43    265s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[11/28 05:46:43    265s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[11/28 05:46:43    265s] <CMD> get_verify_drc_mode -limit -quiet
[11/28 05:46:46    266s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report risc_v_Pad_Frame.drc.rpt -limit 1000
[11/28 05:46:46    266s] <CMD> verify_drc
[11/28 05:46:46    266s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[11/28 05:46:46    266s] #-check_same_via_cell true               # bool, default=false, user setting
[11/28 05:46:46    266s] #-report risc_v_Pad_Frame.drc.rpt        # string, default="", user setting
[11/28 05:46:46    266s]  *** Starting Verify DRC (MEM: 1809.6) ***
[11/28 05:46:46    266s] 
[11/28 05:46:46    266s]   VERIFY DRC ...... Starting Verification
[11/28 05:46:46    266s]   VERIFY DRC ...... Initializing
[11/28 05:46:46    266s]   VERIFY DRC ...... Deleting Existing Violations
[11/28 05:46:46    266s]   VERIFY DRC ...... Creating Sub-Areas
[11/28 05:46:46    266s]   VERIFY DRC ...... Using new threading
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 80.640 80.640} 1 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {80.640 0.000 161.280 80.640} 2 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {161.280 0.000 241.920 80.640} 3 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {241.920 0.000 322.560 80.640} 4 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {322.560 0.000 403.200 80.640} 5 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {403.200 0.000 483.840 80.640} 6 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {483.840 0.000 564.480 80.640} 7 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {564.480 0.000 645.120 80.640} 8 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {645.120 0.000 725.760 80.640} 9 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {725.760 0.000 800.000 80.640} 10 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {0.000 80.640 80.640 161.280} 11 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {80.640 80.640 161.280 161.280} 12 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {161.280 80.640 241.920 161.280} 13 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {241.920 80.640 322.560 161.280} 14 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {322.560 80.640 403.200 161.280} 15 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {403.200 80.640 483.840 161.280} 16 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {483.840 80.640 564.480 161.280} 17 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {564.480 80.640 645.120 161.280} 18 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {645.120 80.640 725.760 161.280} 19 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {725.760 80.640 800.000 161.280} 20 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {0.000 161.280 80.640 241.920} 21 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {80.640 161.280 161.280 241.920} 22 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {161.280 161.280 241.920 241.920} 23 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {241.920 161.280 322.560 241.920} 24 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {322.560 161.280 403.200 241.920} 25 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {403.200 161.280 483.840 241.920} 26 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {483.840 161.280 564.480 241.920} 27 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {564.480 161.280 645.120 241.920} 28 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {645.120 161.280 725.760 241.920} 29 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {725.760 161.280 800.000 241.920} 30 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {0.000 241.920 80.640 322.560} 31 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {80.640 241.920 161.280 322.560} 32 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {161.280 241.920 241.920 322.560} 33 of 100
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[11/28 05:46:46    266s]   VERIFY DRC ...... Sub-Area: {241.920 241.920 322.560 322.560} 34 of 100
[11/28 05:46:56    276s]   VERIFY DRC ...... Sub-Area : 34 complete 242 Viols.
[11/28 05:46:56    276s]   VERIFY DRC ...... Sub-Area: {322.560 241.920 403.200 322.560} 35 of 100
[11/28 05:46:57    276s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[11/28 05:46:57    276s] 
[11/28 05:46:57    276s]   Verification Complete : 1000 Viols.
[11/28 05:46:57    276s] 
[11/28 05:46:57    277s]  Violation Summary By Layer and Type:
[11/28 05:46:57    277s] 
[11/28 05:46:57    277s] 	            Mar   EOLSpc   MetSpc   CShort    Short   CutSpc   Totals
[11/28 05:46:57    277s] 	Metal1        0      359      116        0        0        0      475
[11/28 05:46:57    277s] 	Metal2      353        0        1        0        0        0      354
[11/28 05:46:57    277s] 	Via2          0        0        0        7        0        2        9
[11/28 05:46:57    277s] 	Metal3      137        0        0        0        3        0      140
[11/28 05:46:57    277s] 	Via3          0        0        0       20        0        1       21
[11/28 05:46:57    277s] 	Metal4        0        0        0        0        1        0        1
[11/28 05:46:57    277s] 	Totals      490      359      117       27        4        3     1000
[11/28 05:46:57    277s] 
[11/28 05:46:57    277s]  *** End Verify DRC (CPU: 0:00:10.8  ELAPSED TIME: 11.00  MEM: 0.0M) ***
[11/28 05:46:57    277s] 
[11/28 05:46:57    277s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[11/28 05:47:17    280s] Setting Optimization Mode Option for DRV fixing
[11/28 05:47:17    280s] <CMD> setOptMode -fixFanoutLoad true
[11/28 05:47:17    280s] <CMD> setOptMode -addInstancePrefix postCTSdrv
[11/28 05:47:17    280s] Optimizing for DRV
[11/28 05:47:17    280s] <CMD> optDesign -postCTS -drv
[11/28 05:47:17    280s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1425.7M, totSessionCpu=0:04:41 **
[11/28 05:47:17    280s] Info: 1 threads available for lower-level modules during optimization.
[11/28 05:47:17    280s] GigaOpt running with 1 threads.
[11/28 05:47:17    280s] **INFO: User settings:
[11/28 05:47:17    280s] setDesignMode -process                              45
[11/28 05:47:17    280s] setExtractRCMode -coupling_c_th                     0.1
[11/28 05:47:17    280s] setExtractRCMode -engine                            preRoute
[11/28 05:47:17    280s] setExtractRCMode -relative_c_th                     1
[11/28 05:47:17    280s] setExtractRCMode -total_c_th                        0
[11/28 05:47:17    280s] setUsefulSkewMode -ecoRoute                         false
[11/28 05:47:17    280s] setDelayCalMode -enable_high_fanout                 true
[11/28 05:47:17    280s] setDelayCalMode -engine                             aae
[11/28 05:47:17    280s] setDelayCalMode -ignoreNetLoad                      false
[11/28 05:47:17    280s] setDelayCalMode -socv_accuracy_mode                 low
[11/28 05:47:17    280s] setOptMode -activeHoldViews                         { AnalysisView_WC AnalysisView_BC }
[11/28 05:47:17    280s] setOptMode -activeSetupViews                        { AnalysisView_WC AnalysisView_BC }
[11/28 05:47:17    280s] setOptMode -addInstancePrefix                       postCTSdrv
[11/28 05:47:17    280s] setOptMode -autoSetupViews                          { AnalysisView_WC}
[11/28 05:47:17    280s] setOptMode -autoTDGRSetupViews                      { AnalysisView_WC}
[11/28 05:47:17    280s] setOptMode -drcMargin                               0
[11/28 05:47:17    280s] setOptMode -fixDrc                                  true
[11/28 05:47:17    280s] setOptMode -fixFanoutLoad                           true
[11/28 05:47:17    280s] setOptMode -preserveAllSequential                   false
[11/28 05:47:17    280s] setOptMode -setupTargetSlack                        0
[11/28 05:47:17    280s] setPlaceMode -honorSoftBlockage                     true
[11/28 05:47:17    280s] setPlaceMode -place_design_floorplan_mode           false
[11/28 05:47:17    280s] setPlaceMode -place_detail_check_route              true
[11/28 05:47:17    280s] setPlaceMode -place_detail_preserve_routing         true
[11/28 05:47:17    280s] setPlaceMode -place_detail_remove_affected_routing  true
[11/28 05:47:17    280s] setPlaceMode -place_detail_swap_eeq_cells           false
[11/28 05:47:17    280s] setPlaceMode -place_global_clock_gate_aware         true
[11/28 05:47:17    280s] setPlaceMode -place_global_cong_effort              high
[11/28 05:47:17    280s] setPlaceMode -place_global_ignore_scan              true
[11/28 05:47:17    280s] setPlaceMode -place_global_ignore_spare             false
[11/28 05:47:17    280s] setPlaceMode -place_global_module_aware_spare       false
[11/28 05:47:17    280s] setPlaceMode -place_global_place_io_pins            true
[11/28 05:47:17    280s] setPlaceMode -place_global_reorder_scan             true
[11/28 05:47:17    280s] setPlaceMode -powerDriven                           false
[11/28 05:47:17    280s] setPlaceMode -timingDriven                          true
[11/28 05:47:17    280s] setAnalysisMode -analysisType                       onChipVariation
[11/28 05:47:17    280s] setAnalysisMode -checkType                          setup
[11/28 05:47:17    280s] setAnalysisMode -clkSrcPath                         true
[11/28 05:47:17    280s] setAnalysisMode -clockPropagation                   sdcControl
[11/28 05:47:17    280s] setAnalysisMode -skew                               true
[11/28 05:47:17    280s] setAnalysisMode -virtualIPO                         false
[11/28 05:47:17    280s] 
[11/28 05:47:17    280s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/28 05:47:17    280s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/28 05:47:17    280s] 
[11/28 05:47:17    280s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 05:47:17    280s] Summary for sequential cells identification: 
[11/28 05:47:17    280s]   Identified SBFF number: 104
[11/28 05:47:17    280s]   Identified MBFF number: 16
[11/28 05:47:17    280s]   Identified SB Latch number: 0
[11/28 05:47:17    280s]   Identified MB Latch number: 0
[11/28 05:47:17    280s]   Not identified SBFF number: 16
[11/28 05:47:17    280s]   Not identified MBFF number: 0
[11/28 05:47:17    280s]   Not identified SB Latch number: 0
[11/28 05:47:17    280s]   Not identified MB Latch number: 0
[11/28 05:47:17    280s]   Number of sequential cells which are not FFs: 32
[11/28 05:47:17    280s]  Visiting view : AnalysisView_WC
[11/28 05:47:17    280s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:47:17    280s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:47:17    280s]  Visiting view : AnalysisView_BC
[11/28 05:47:17    280s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/28 05:47:17    280s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:47:17    280s]  Visiting view : AnalysisView_WC
[11/28 05:47:17    280s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:47:17    280s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:47:17    280s]  Visiting view : AnalysisView_BC
[11/28 05:47:17    280s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/28 05:47:17    280s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:47:17    280s] TLC MultiMap info (StdDelay):
[11/28 05:47:17    280s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[11/28 05:47:17    280s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/28 05:47:17    280s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/28 05:47:17    280s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[11/28 05:47:17    280s]  Setting StdDelay to: 38ps
[11/28 05:47:17    280s] 
[11/28 05:47:17    280s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 05:47:17    280s] Need call spDPlaceInit before registerPrioInstLoc.
[11/28 05:47:17    280s] *** optDesign #1 [begin] : totSession cpu/real = 0:04:41.0/0:06:18.8 (0.7), mem = 1741.6M
[11/28 05:47:17    280s] *** InitOpt #2 [begin] : totSession cpu/real = 0:04:41.0/0:06:18.8 (0.7), mem = 1741.6M
[11/28 05:47:17    280s] OPERPROF: Starting DPlace-Init at level 1, MEM:1741.6M, EPOCH TIME: 1701150437.329807
[11/28 05:47:17    280s] z: 2, totalTracks: 1
[11/28 05:47:17    280s] z: 4, totalTracks: 1
[11/28 05:47:17    280s] z: 6, totalTracks: 1
[11/28 05:47:17    280s] z: 8, totalTracks: 1
[11/28 05:47:17    280s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:47:17    281s] All LLGs are deleted
[11/28 05:47:17    281s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1741.6M, EPOCH TIME: 1701150437.375996
[11/28 05:47:17    281s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1741.6M, EPOCH TIME: 1701150437.376720
[11/28 05:47:17    281s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1741.6M, EPOCH TIME: 1701150437.377773
[11/28 05:47:17    281s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1741.6M, EPOCH TIME: 1701150437.399653
[11/28 05:47:17    281s] Core basic site is CoreSite
[11/28 05:47:17    281s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1741.6M, EPOCH TIME: 1701150437.492200
[11/28 05:47:17    281s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.030, REAL:0.034, MEM:1741.6M, EPOCH TIME: 1701150437.526276
[11/28 05:47:17    281s] SiteArray: non-trimmed site array dimensions = 128 x 1100
[11/28 05:47:17    281s] SiteArray: use 655,360 bytes
[11/28 05:47:17    281s] SiteArray: current memory after site array memory allocation 1741.6M
[11/28 05:47:17    281s] SiteArray: FP blocked sites are writable
[11/28 05:47:17    281s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 05:47:17    281s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1741.6M, EPOCH TIME: 1701150437.530633
[11/28 05:47:17    281s] Process 34459 wires and vias for routing blockage and capacity analysis
[11/28 05:47:17    281s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.070, REAL:0.069, MEM:1741.6M, EPOCH TIME: 1701150437.599582
[11/28 05:47:17    281s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.190, REAL:0.202, MEM:1741.6M, EPOCH TIME: 1701150437.601280
[11/28 05:47:17    281s] 
[11/28 05:47:17    281s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:47:17    281s] OPERPROF:     Starting CMU at level 3, MEM:1741.6M, EPOCH TIME: 1701150437.602515
[11/28 05:47:17    281s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1741.6M, EPOCH TIME: 1701150437.603601
[11/28 05:47:17    281s] 
[11/28 05:47:17    281s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 05:47:17    281s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.230, REAL:0.227, MEM:1741.6M, EPOCH TIME: 1701150437.604322
[11/28 05:47:17    281s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1741.6M, EPOCH TIME: 1701150437.604441
[11/28 05:47:17    281s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1741.6M, EPOCH TIME: 1701150437.604544
[11/28 05:47:17    281s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1741.6MB).
[11/28 05:47:17    281s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.277, MEM:1741.6M, EPOCH TIME: 1701150437.607149
[11/28 05:47:17    281s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1741.6M, EPOCH TIME: 1701150437.619561
[11/28 05:47:17    281s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.041, MEM:1741.6M, EPOCH TIME: 1701150437.660249
[11/28 05:47:17    281s] 
[11/28 05:47:17    281s] Creating Lib Analyzer ...
[11/28 05:47:17    281s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/28 05:47:17    281s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/28 05:47:17    281s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/28 05:47:17    281s] 
[11/28 05:47:17    281s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:47:21    284s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:45 mem=1765.6M
[11/28 05:47:21    285s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:45 mem=1765.6M
[11/28 05:47:21    285s] Creating Lib Analyzer, finished. 
[11/28 05:47:21    285s] Effort level <high> specified for reg2reg path_group
[11/28 05:47:22    285s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1438.9M, totSessionCpu=0:04:46 **
[11/28 05:47:22    285s] *** optDesign -postCTS ***
[11/28 05:47:22    285s] DRC Margin: user margin 0.0; extra margin 0.2
[11/28 05:47:22    285s] Hold Target Slack: user slack 0
[11/28 05:47:22    285s] Setup Target Slack: user slack 0; extra slack 0.0
[11/28 05:47:22    285s] setUsefulSkewMode -ecoRoute false
[11/28 05:47:22    286s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1771.6M, EPOCH TIME: 1701150442.360637
[11/28 05:47:22    286s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.128, MEM:1771.6M, EPOCH TIME: 1701150442.488459
[11/28 05:47:22    286s] Multi-VT timing optimization disabled based on library information.
[11/28 05:47:22    286s] 
[11/28 05:47:22    286s] TimeStamp Deleting Cell Server Begin ...
[11/28 05:47:22    286s] Deleting Lib Analyzer.
[11/28 05:47:22    286s] 
[11/28 05:47:22    286s] TimeStamp Deleting Cell Server End ...
[11/28 05:47:22    286s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/28 05:47:22    286s] 
[11/28 05:47:22    286s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 05:47:22    286s] Summary for sequential cells identification: 
[11/28 05:47:22    286s]   Identified SBFF number: 104
[11/28 05:47:22    286s]   Identified MBFF number: 16
[11/28 05:47:22    286s]   Identified SB Latch number: 0
[11/28 05:47:22    286s]   Identified MB Latch number: 0
[11/28 05:47:22    286s]   Not identified SBFF number: 16
[11/28 05:47:22    286s]   Not identified MBFF number: 0
[11/28 05:47:22    286s]   Not identified SB Latch number: 0
[11/28 05:47:22    286s]   Not identified MB Latch number: 0
[11/28 05:47:22    286s]   Number of sequential cells which are not FFs: 32
[11/28 05:47:22    286s]  Visiting view : AnalysisView_WC
[11/28 05:47:22    286s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:47:22    286s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:47:22    286s]  Visiting view : AnalysisView_BC
[11/28 05:47:22    286s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/28 05:47:22    286s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:47:22    286s]  Visiting view : AnalysisView_WC
[11/28 05:47:22    286s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:47:22    286s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:47:22    286s]  Visiting view : AnalysisView_BC
[11/28 05:47:22    286s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/28 05:47:22    286s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:47:22    286s] TLC MultiMap info (StdDelay):
[11/28 05:47:22    286s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[11/28 05:47:22    286s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/28 05:47:22    286s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/28 05:47:22    286s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[11/28 05:47:22    286s]  Setting StdDelay to: 38ps
[11/28 05:47:22    286s] 
[11/28 05:47:22    286s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 05:47:22    286s] 
[11/28 05:47:22    286s] TimeStamp Deleting Cell Server Begin ...
[11/28 05:47:22    286s] 
[11/28 05:47:22    286s] TimeStamp Deleting Cell Server End ...
[11/28 05:47:22    286s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1769.6M, EPOCH TIME: 1701150442.861441
[11/28 05:47:22    286s] All LLGs are deleted
[11/28 05:47:22    286s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1769.6M, EPOCH TIME: 1701150442.861642
[11/28 05:47:22    286s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1769.6M, EPOCH TIME: 1701150442.861790
[11/28 05:47:22    286s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1763.6M, EPOCH TIME: 1701150442.862776
[11/28 05:47:22    286s] Start to check current routing status for nets...
[11/28 05:47:22    286s] All nets are already routed correctly.
[11/28 05:47:22    286s] End to check current routing status for nets (mem=1763.6M)
[11/28 05:47:23    286s] All LLGs are deleted
[11/28 05:47:23    286s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1745.6M, EPOCH TIME: 1701150443.154546
[11/28 05:47:23    286s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1745.6M, EPOCH TIME: 1701150443.155048
[11/28 05:47:23    286s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1745.6M, EPOCH TIME: 1701150443.168361
[11/28 05:47:23    286s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1745.6M, EPOCH TIME: 1701150443.170015
[11/28 05:47:23    286s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1745.6M, EPOCH TIME: 1701150443.275465
[11/28 05:47:23    286s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1745.6M, EPOCH TIME: 1701150443.276355
[11/28 05:47:23    286s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1745.6M, EPOCH TIME: 1701150443.296511
[11/28 05:47:23    286s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.014, MEM:1745.6M, EPOCH TIME: 1701150443.310227
[11/28 05:47:23    286s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.150, REAL:0.142, MEM:1745.6M, EPOCH TIME: 1701150443.311836
[11/28 05:47:23    286s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.150, REAL:0.145, MEM:1745.6M, EPOCH TIME: 1701150443.313566
[11/28 05:47:23    286s] Starting delay calculation for Setup views
[11/28 05:47:23    287s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/28 05:47:23    287s] #################################################################################
[11/28 05:47:23    287s] # Design Stage: PreRoute
[11/28 05:47:23    287s] # Design Name: risc_v_Pad_Frame
[11/28 05:47:23    287s] # Design Mode: 45nm
[11/28 05:47:23    287s] # Analysis Mode: MMMC OCV 
[11/28 05:47:23    287s] # Parasitics Mode: No SPEF/RCDB 
[11/28 05:47:23    287s] # Signoff Settings: SI Off 
[11/28 05:47:23    287s] #################################################################################
[11/28 05:47:24    287s] Calculate early delays in OCV mode...
[11/28 05:47:24    287s] Calculate late delays in OCV mode...
[11/28 05:47:24    287s] Calculate early delays in OCV mode...
[11/28 05:47:24    287s] Calculate late delays in OCV mode...
[11/28 05:47:24    287s] Topological Sorting (REAL = 0:00:00.0, MEM = 1743.6M, InitMEM = 1743.6M)
[11/28 05:47:24    287s] Start delay calculation (fullDC) (1 T). (MEM=1743.63)
[11/28 05:47:24    287s] End AAE Lib Interpolated Model. (MEM=1763.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:47:26    290s] Total number of fetched objects 4110
[11/28 05:47:28    291s] Total number of fetched objects 4110
[11/28 05:47:28    292s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:00.0)
[11/28 05:47:29    293s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:01.0)
[11/28 05:47:29    293s] End delay calculation. (MEM=1799.86 CPU=0:00:04.9 REAL=0:00:05.0)
[11/28 05:47:29    293s] End delay calculation (fullDC). (MEM=1799.86 CPU=0:00:05.5 REAL=0:00:05.0)
[11/28 05:47:29    293s] *** CDM Built up (cpu=0:00:06.2  real=0:00:06.0  mem= 1799.9M) ***
[11/28 05:47:30    294s] *** Done Building Timing Graph (cpu=0:00:07.1 real=0:00:07.0 totSessionCpu=0:04:54 mem=1799.9M)
[11/28 05:47:31    294s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.718  |  3.809  |  3.718  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      6 (6)       |     0      |     42 (42)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.506%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1439.3M, totSessionCpu=0:04:55 **
[11/28 05:47:31    294s] *** InitOpt #2 [finish] : cpu/real = 0:00:14.0/0:00:13.9 (1.0), totSession cpu/real = 0:04:55.0/0:06:32.7 (0.8), mem = 1773.1M
[11/28 05:47:31    294s] 
[11/28 05:47:31    294s] =============================================================================================
[11/28 05:47:31    294s]  Step TAT Report for InitOpt #2                                                 21.12-s106_1
[11/28 05:47:31    294s] =============================================================================================
[11/28 05:47:31    294s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:47:31    294s] ---------------------------------------------------------------------------------------------
[11/28 05:47:31    294s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:47:31    294s] [ OptSummaryReport       ]      1   0:00:00.2  (   1.5 % )     0:00:08.1 /  0:00:08.1    1.0
[11/28 05:47:31    294s] [ DrvReport              ]      1   0:00:00.8  (   5.6 % )     0:00:00.8 /  0:00:00.7    0.9
[11/28 05:47:31    294s] [ CellServerInit         ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 05:47:31    294s] [ LibAnalyzerInit        ]      1   0:00:03.7  (  26.4 % )     0:00:03.7 /  0:00:03.7    1.0
[11/28 05:47:31    294s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:47:31    294s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:47:31    294s] [ TimingUpdate           ]      1   0:00:00.7  (   4.7 % )     0:00:06.9 /  0:00:07.1    1.0
[11/28 05:47:31    294s] [ FullDelayCalc          ]      1   0:00:06.2  (  44.9 % )     0:00:06.2 /  0:00:06.4    1.0
[11/28 05:47:31    294s] [ TimingReport           ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:47:31    294s] [ MISC                   ]          0:00:02.1  (  14.8 % )     0:00:02.1 /  0:00:02.1    1.0
[11/28 05:47:31    294s] ---------------------------------------------------------------------------------------------
[11/28 05:47:31    294s]  InitOpt #2 TOTAL                   0:00:13.9  ( 100.0 % )     0:00:13.9 /  0:00:14.0    1.0
[11/28 05:47:31    294s] ---------------------------------------------------------------------------------------------
[11/28 05:47:31    294s] 
[11/28 05:47:31    294s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 05:47:31    294s] ### Creating PhyDesignMc. totSessionCpu=0:04:55 mem=1773.1M
[11/28 05:47:31    294s] OPERPROF: Starting DPlace-Init at level 1, MEM:1773.1M, EPOCH TIME: 1701150451.237033
[11/28 05:47:31    294s] z: 2, totalTracks: 1
[11/28 05:47:31    294s] z: 4, totalTracks: 1
[11/28 05:47:31    294s] z: 6, totalTracks: 1
[11/28 05:47:31    294s] z: 8, totalTracks: 1
[11/28 05:47:31    294s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:47:31    295s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1773.1M, EPOCH TIME: 1701150451.252773
[11/28 05:47:31    295s] 
[11/28 05:47:31    295s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:47:31    295s] 
[11/28 05:47:31    295s]  Skipping Bad Lib Cell Checking (CMU) !
[11/28 05:47:31    295s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.119, MEM:1773.1M, EPOCH TIME: 1701150451.371996
[11/28 05:47:31    295s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1773.1M, EPOCH TIME: 1701150451.372181
[11/28 05:47:31    295s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1773.1M, EPOCH TIME: 1701150451.372297
[11/28 05:47:31    295s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1773.1MB).
[11/28 05:47:31    295s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.136, MEM:1773.1M, EPOCH TIME: 1701150451.373097
[11/28 05:47:31    295s] TotalInstCnt at PhyDesignMc Initialization: 3,757
[11/28 05:47:31    295s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:55 mem=1773.1M
[11/28 05:47:31    295s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1773.1M, EPOCH TIME: 1701150451.407831
[11/28 05:47:31    295s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.046, MEM:1773.1M, EPOCH TIME: 1701150451.453415
[11/28 05:47:31    295s] TotalInstCnt at PhyDesignMc Destruction: 3,757
[11/28 05:47:31    295s] OPTC: m1 20.0 20.0
[11/28 05:47:31    295s] *** Starting optimizing excluded clock nets MEM= 1773.1M) ***
[11/28 05:47:31    295s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1773.1M) ***
[11/28 05:47:31    295s] *** Starting optimizing excluded clock nets MEM= 1773.1M) ***
[11/28 05:47:31    295s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1773.1M) ***
[11/28 05:47:31    295s] Info: Done creating the CCOpt slew target map.
[11/28 05:47:32    296s] Begin: GigaOpt high fanout net optimization
[11/28 05:47:32    296s] GigaOpt HFN: use maxLocalDensity 1.2
[11/28 05:47:32    296s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/28 05:47:32    296s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:04:56.2/0:06:34.0 (0.8), mem = 1773.1M
[11/28 05:47:32    296s] Info: 4 io nets excluded
[11/28 05:47:32    296s] Info: 4 nets with fixed/cover wires excluded.
[11/28 05:47:32    296s] Info: 41 clock nets excluded from IPO operation.
[11/28 05:47:32    296s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28290.8
[11/28 05:47:32    296s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 05:47:32    296s] ### Creating PhyDesignMc. totSessionCpu=0:04:56 mem=1773.1M
[11/28 05:47:32    296s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 05:47:32    296s] OPERPROF: Starting DPlace-Init at level 1, MEM:1773.1M, EPOCH TIME: 1701150452.541604
[11/28 05:47:32    296s] z: 2, totalTracks: 1
[11/28 05:47:32    296s] z: 4, totalTracks: 1
[11/28 05:47:32    296s] z: 6, totalTracks: 1
[11/28 05:47:32    296s] z: 8, totalTracks: 1
[11/28 05:47:32    296s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:47:32    296s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1773.1M, EPOCH TIME: 1701150452.561131
[11/28 05:47:32    296s] 
[11/28 05:47:32    296s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:47:32    296s] 
[11/28 05:47:32    296s]  Skipping Bad Lib Cell Checking (CMU) !
[11/28 05:47:32    296s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.115, MEM:1773.1M, EPOCH TIME: 1701150452.676373
[11/28 05:47:32    296s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1773.1M, EPOCH TIME: 1701150452.676544
[11/28 05:47:32    296s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1773.1M, EPOCH TIME: 1701150452.676663
[11/28 05:47:32    296s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1773.1MB).
[11/28 05:47:32    296s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.136, MEM:1773.1M, EPOCH TIME: 1701150452.677541
[11/28 05:47:32    296s] TotalInstCnt at PhyDesignMc Initialization: 3,757
[11/28 05:47:32    296s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:57 mem=1773.1M
[11/28 05:47:32    296s] #optDebug: Start CG creation (mem=1773.1M)
[11/28 05:47:32    296s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[11/28 05:47:33    297s] (cpu=0:00:00.7, mem=1968.4M)
[11/28 05:47:33    297s]  ...processing cgPrt (cpu=0:00:00.7, mem=1968.4M)
[11/28 05:47:33    297s]  ...processing cgEgp (cpu=0:00:00.7, mem=1968.4M)
[11/28 05:47:33    297s]  ...processing cgPbk (cpu=0:00:00.7, mem=1968.4M)
[11/28 05:47:33    297s]  ...processing cgNrb(cpu=0:00:00.7, mem=1968.4M)
[11/28 05:47:33    297s]  ...processing cgObs (cpu=0:00:00.7, mem=1968.4M)
[11/28 05:47:33    297s]  ...processing cgCon (cpu=0:00:00.7, mem=1968.4M)
[11/28 05:47:33    297s]  ...processing cgPdm (cpu=0:00:00.7, mem=1968.4M)
[11/28 05:47:33    297s] #optDebug: Finish CG creation (cpu=0:00:00.7, mem=1968.4M)
[11/28 05:47:33    297s] ### Creating RouteCongInterface, started
[11/28 05:47:33    297s] 
[11/28 05:47:33    297s] Creating Lib Analyzer ...
[11/28 05:47:33    297s] 
[11/28 05:47:33    297s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 05:47:33    297s] Summary for sequential cells identification: 
[11/28 05:47:33    297s]   Identified SBFF number: 104
[11/28 05:47:33    297s]   Identified MBFF number: 16
[11/28 05:47:33    297s]   Identified SB Latch number: 0
[11/28 05:47:33    297s]   Identified MB Latch number: 0
[11/28 05:47:33    297s]   Not identified SBFF number: 16
[11/28 05:47:33    297s]   Not identified MBFF number: 0
[11/28 05:47:33    297s]   Not identified SB Latch number: 0
[11/28 05:47:33    297s]   Not identified MB Latch number: 0
[11/28 05:47:33    297s]   Number of sequential cells which are not FFs: 32
[11/28 05:47:33    297s]  Visiting view : AnalysisView_WC
[11/28 05:47:33    297s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[11/28 05:47:33    297s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:47:33    297s]  Visiting view : AnalysisView_BC
[11/28 05:47:33    297s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[11/28 05:47:33    297s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:47:33    297s]  Visiting view : AnalysisView_WC
[11/28 05:47:33    297s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[11/28 05:47:33    297s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:47:33    297s]  Visiting view : AnalysisView_BC
[11/28 05:47:33    297s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[11/28 05:47:33    297s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:47:33    297s] TLC MultiMap info (StdDelay):
[11/28 05:47:33    297s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 10ps
[11/28 05:47:33    297s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/28 05:47:33    297s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/28 05:47:33    297s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[11/28 05:47:33    297s]  Setting StdDelay to: 41.7ps
[11/28 05:47:33    297s] 
[11/28 05:47:33    297s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 05:47:33    297s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/28 05:47:33    297s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/28 05:47:33    297s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/28 05:47:33    297s] 
[11/28 05:47:33    297s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:47:37    301s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:02 mem=1984.4M
[11/28 05:47:37    301s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:02 mem=1984.4M
[11/28 05:47:37    301s] Creating Lib Analyzer, finished. 
[11/28 05:47:37    301s] ### Creating LA Mngr. totSessionCpu=0:05:02 mem=1984.4M
[11/28 05:47:37    301s] ### Creating LA Mngr, finished. totSessionCpu=0:05:02 mem=1984.4M
[11/28 05:47:38    301s] 
[11/28 05:47:38    301s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[11/28 05:47:38    301s] 
[11/28 05:47:38    301s] #optDebug: {0, 1.000}
[11/28 05:47:38    301s] ### Creating RouteCongInterface, finished
[11/28 05:47:38    301s] {MG  {8 0 1 0.0251399}  {10 0 5.8 0.14041} }
[11/28 05:47:39    303s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 05:47:39    303s] Total-nets :: 529, Stn-nets :: 4, ratio :: 0.756144 %, Total-len 16307.8, Stn-len 0
[11/28 05:47:39    303s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1984.4M, EPOCH TIME: 1701150459.462533
[11/28 05:47:39    303s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.029, MEM:1900.4M, EPOCH TIME: 1701150459.491257
[11/28 05:47:39    303s] TotalInstCnt at PhyDesignMc Destruction: 3,757
[11/28 05:47:39    303s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28290.8
[11/28 05:47:39    303s] *** DrvOpt #4 [finish] : cpu/real = 0:00:07.0/0:00:07.0 (1.0), totSession cpu/real = 0:05:03.2/0:06:40.9 (0.8), mem = 1900.4M
[11/28 05:47:39    303s] 
[11/28 05:47:39    303s] =============================================================================================
[11/28 05:47:39    303s]  Step TAT Report for DrvOpt #4                                                  21.12-s106_1
[11/28 05:47:39    303s] =============================================================================================
[11/28 05:47:39    303s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:47:39    303s] ---------------------------------------------------------------------------------------------
[11/28 05:47:39    303s] [ CellServerInit         ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 05:47:39    303s] [ LibAnalyzerInit        ]      1   0:00:04.2  (  60.4 % )     0:00:04.2 /  0:00:04.2    1.0
[11/28 05:47:39    303s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:47:39    303s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:47:39    303s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   5.2 % )     0:00:04.7 /  0:00:04.7    1.0
[11/28 05:47:39    303s] [ SteinerInterfaceInit   ]      1   0:00:00.7  (  10.7 % )     0:00:00.7 /  0:00:00.7    1.0
[11/28 05:47:39    303s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:47:39    303s] [ MISC                   ]          0:00:01.3  (  18.8 % )     0:00:01.3 /  0:00:01.3    1.0
[11/28 05:47:39    303s] ---------------------------------------------------------------------------------------------
[11/28 05:47:39    303s]  DrvOpt #4 TOTAL                    0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:07.0    1.0
[11/28 05:47:39    303s] ---------------------------------------------------------------------------------------------
[11/28 05:47:39    303s] 
[11/28 05:47:39    303s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/28 05:47:39    303s] End: GigaOpt high fanout net optimization
[11/28 05:47:39    303s] Begin: GigaOpt DRV Optimization
[11/28 05:47:39    303s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -postCTS
[11/28 05:47:39    303s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:05:03.2/0:06:40.9 (0.8), mem = 1900.4M
[11/28 05:47:39    303s] Info: 4 io nets excluded
[11/28 05:47:39    303s] Info: 4 nets with fixed/cover wires excluded.
[11/28 05:47:39    303s] Info: 41 clock nets excluded from IPO operation.
[11/28 05:47:39    303s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28290.9
[11/28 05:47:39    303s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 05:47:39    303s] ### Creating PhyDesignMc. totSessionCpu=0:05:03 mem=1900.4M
[11/28 05:47:39    303s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 05:47:39    303s] OPERPROF: Starting DPlace-Init at level 1, MEM:1900.4M, EPOCH TIME: 1701150459.539982
[11/28 05:47:39    303s] z: 2, totalTracks: 1
[11/28 05:47:39    303s] z: 4, totalTracks: 1
[11/28 05:47:39    303s] z: 6, totalTracks: 1
[11/28 05:47:39    303s] z: 8, totalTracks: 1
[11/28 05:47:39    303s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:47:39    303s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1900.4M, EPOCH TIME: 1701150459.567438
[11/28 05:47:39    303s] 
[11/28 05:47:39    303s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:47:39    303s] 
[11/28 05:47:39    303s]  Skipping Bad Lib Cell Checking (CMU) !
[11/28 05:47:39    303s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.210, REAL:0.200, MEM:1900.4M, EPOCH TIME: 1701150459.767211
[11/28 05:47:39    303s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1900.4M, EPOCH TIME: 1701150459.767376
[11/28 05:47:39    303s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1900.4M, EPOCH TIME: 1701150459.767510
[11/28 05:47:39    303s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1900.4MB).
[11/28 05:47:39    303s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.229, MEM:1900.4M, EPOCH TIME: 1701150459.768525
[11/28 05:47:39    303s] TotalInstCnt at PhyDesignMc Initialization: 3,757
[11/28 05:47:39    303s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:04 mem=1900.4M
[11/28 05:47:39    303s] ### Creating RouteCongInterface, started
[11/28 05:47:40    303s] 
[11/28 05:47:40    303s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[11/28 05:47:40    303s] 
[11/28 05:47:40    303s] #optDebug: {0, 1.000}
[11/28 05:47:40    303s] ### Creating RouteCongInterface, finished
[11/28 05:47:40    303s] {MG  {8 0 1 0.0251399}  {10 0 5.8 0.14041} }
[11/28 05:47:41    305s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1958.7M, EPOCH TIME: 1701150461.775106
[11/28 05:47:41    305s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1958.7M, EPOCH TIME: 1701150461.775485
[11/28 05:47:41    305s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 05:47:41    305s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/28 05:47:41    305s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 05:47:41    305s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/28 05:47:41    305s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 05:47:42    305s] Info: violation cost 34.263695 (cap = 0.000000, tran = 7.330360, len = 0.000000, fanout load = 26.933334, fanout count = 0.000000, glitch 0.000000)
[11/28 05:47:42    305s] |     3|    69|    -0.03|     0|     0|     0.00|     6|    12|     0|     0|     3.72|     0.00|       0|       0|       0| 43.51%|          |         |
[11/28 05:47:44    307s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 05:47:44    307s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.64|     0.00|      17|       8|       4| 43.57%| 0:00:02.0|  2003.4M|
[11/28 05:47:44    307s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 05:47:44    307s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.64|     0.00|       0|       0|       0| 43.57%| 0:00:00.0|  2003.4M|
[11/28 05:47:44    307s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 05:47:44    307s] Bottom Preferred Layer:
[11/28 05:47:44    307s] +---------------+------------+----------+
[11/28 05:47:44    307s] |     Layer     |    CLK     |   Rule   |
[11/28 05:47:44    307s] +---------------+------------+----------+
[11/28 05:47:44    307s] | Metal3 (z=3)  |         41 | default  |
[11/28 05:47:44    307s] +---------------+------------+----------+
[11/28 05:47:44    307s] 
[11/28 05:47:44    307s] *** Finish DRV Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=2003.4M) ***
[11/28 05:47:44    307s] 
[11/28 05:47:44    307s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2003.4M, EPOCH TIME: 1701150464.270631
[11/28 05:47:44    307s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.038, MEM:2000.4M, EPOCH TIME: 1701150464.308789
[11/28 05:47:44    308s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2000.4M, EPOCH TIME: 1701150464.329982
[11/28 05:47:44    308s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2000.4M, EPOCH TIME: 1701150464.330226
[11/28 05:47:44    308s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2000.4M, EPOCH TIME: 1701150464.357691
[11/28 05:47:44    308s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.180, REAL:0.189, MEM:2000.4M, EPOCH TIME: 1701150464.546548
[11/28 05:47:44    308s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2000.4M, EPOCH TIME: 1701150464.562981
[11/28 05:47:44    308s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2000.4M, EPOCH TIME: 1701150464.563156
[11/28 05:47:44    308s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2000.4M, EPOCH TIME: 1701150464.564153
[11/28 05:47:44    308s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2000.4M, EPOCH TIME: 1701150464.564357
[11/28 05:47:44    308s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.240, REAL:0.234, MEM:2000.4M, EPOCH TIME: 1701150464.564557
[11/28 05:47:44    308s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.240, REAL:0.235, MEM:2000.4M, EPOCH TIME: 1701150464.564647
[11/28 05:47:44    308s] TDRefine: refinePlace mode is spiral
[11/28 05:47:44    308s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28290.9
[11/28 05:47:44    308s] OPERPROF: Starting RefinePlace at level 1, MEM:2000.4M, EPOCH TIME: 1701150464.564769
[11/28 05:47:44    308s] *** Starting refinePlace (0:05:08 mem=2000.4M) ***
[11/28 05:47:44    308s] Total net bbox length = 8.115e+03 (4.092e+03 4.023e+03) (ext = 2.947e+02)
[11/28 05:47:44    308s] 
[11/28 05:47:44    308s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:47:44    308s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2000.4M, EPOCH TIME: 1701150464.588517
[11/28 05:47:44    308s]   Signal wire search tree: 271 elements. (cpu=0:00:00.0, mem=0.0M)
[11/28 05:47:44    308s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.002, MEM:2000.4M, EPOCH TIME: 1701150464.590804
[11/28 05:47:44    308s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 05:47:44    308s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:47:44    308s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:47:44    308s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2000.4M, EPOCH TIME: 1701150464.636443
[11/28 05:47:44    308s] Starting refinePlace ...
[11/28 05:47:44    308s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:47:44    308s] One DDP V2 for no tweak run.
[11/28 05:47:44    308s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:47:44    308s]   Spread Effort: high, pre-route mode, useDDP on.
[11/28 05:47:44    308s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2000.4MB) @(0:05:08 - 0:05:08).
[11/28 05:47:44    308s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 05:47:44    308s] wireLenOptFixPriorityInst 3519 inst fixed
[11/28 05:47:44    308s] 
[11/28 05:47:44    308s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[11/28 05:47:45    308s] Move report: legalization moves 36 insts, mean move: 3.09 um, max move: 13.40 um spiral
[11/28 05:47:45    308s] 	Max move on inst (FE_OFC9_risc_v_top_i_id_ex_controlpath_out_0): (401.20, 366.89) --> (414.60, 366.89)
[11/28 05:47:45    308s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/28 05:47:45    308s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/28 05:47:45    308s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=2004.5MB) @(0:05:08 - 0:05:09).
[11/28 05:47:45    308s] Move report: Detail placement moves 36 insts, mean move: 3.09 um, max move: 13.40 um 
[11/28 05:47:45    308s] 	Max move on inst (FE_OFC9_risc_v_top_i_id_ex_controlpath_out_0): (401.20, 366.89) --> (414.60, 366.89)
[11/28 05:47:45    308s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2004.5MB
[11/28 05:47:45    308s] Statistics of distance of Instance movement in refine placement:
[11/28 05:47:45    308s]   maximum (X+Y) =        13.40 um
[11/28 05:47:45    308s]   inst (FE_OFC9_risc_v_top_i_id_ex_controlpath_out_0) with max move: (401.2, 366.89) -> (414.6, 366.89)
[11/28 05:47:45    308s]   mean    (X+Y) =         3.09 um
[11/28 05:47:45    308s] Summary Report:
[11/28 05:47:45    308s] Instances move: 36 (out of 3743 movable)
[11/28 05:47:45    308s] Instances flipped: 0
[11/28 05:47:45    308s] Mean displacement: 3.09 um
[11/28 05:47:45    308s] Max displacement: 13.40 um (Instance: FE_OFC9_risc_v_top_i_id_ex_controlpath_out_0) (401.2, 366.89) -> (414.6, 366.89)
[11/28 05:47:45    308s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[11/28 05:47:45    308s] Total instances moved : 36
[11/28 05:47:45    308s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.580, REAL:0.582, MEM:2004.5M, EPOCH TIME: 1701150465.218644
[11/28 05:47:45    308s] Total net bbox length = 8.201e+03 (4.147e+03 4.054e+03) (ext = 2.947e+02)
[11/28 05:47:45    308s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2004.5MB
[11/28 05:47:45    308s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=2004.5MB) @(0:05:08 - 0:05:09).
[11/28 05:47:45    308s] *** Finished refinePlace (0:05:09 mem=2004.5M) ***
[11/28 05:47:45    308s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28290.9
[11/28 05:47:45    308s] OPERPROF: Finished RefinePlace at level 1, CPU:0.660, REAL:0.656, MEM:2004.5M, EPOCH TIME: 1701150465.220424
[11/28 05:47:45    308s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2004.5M, EPOCH TIME: 1701150465.287205
[11/28 05:47:45    309s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.034, MEM:2001.5M, EPOCH TIME: 1701150465.321573
[11/28 05:47:45    309s] *** maximum move = 13.40 um ***
[11/28 05:47:45    309s] *** Finished re-routing un-routed nets (2001.5M) ***
[11/28 05:47:45    309s] OPERPROF: Starting DPlace-Init at level 1, MEM:2001.5M, EPOCH TIME: 1701150465.431528
[11/28 05:47:45    309s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2001.5M, EPOCH TIME: 1701150465.479728
[11/28 05:47:45    309s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.145, MEM:2001.5M, EPOCH TIME: 1701150465.624440
[11/28 05:47:45    309s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2001.5M, EPOCH TIME: 1701150465.624658
[11/28 05:47:45    309s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2001.5M, EPOCH TIME: 1701150465.624798
[11/28 05:47:45    309s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2001.5M, EPOCH TIME: 1701150465.625661
[11/28 05:47:45    309s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2001.5M, EPOCH TIME: 1701150465.625852
[11/28 05:47:45    309s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.195, MEM:2001.5M, EPOCH TIME: 1701150465.626032
[11/28 05:47:45    309s] 
[11/28 05:47:45    309s] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=2001.5M) ***
[11/28 05:47:45    309s] Total-nets :: 554, Stn-nets :: 38, ratio :: 6.85921 %, Total-len 16277, Stn-len 1271.09
[11/28 05:47:45    309s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1982.4M, EPOCH TIME: 1701150465.833784
[11/28 05:47:45    309s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.024, MEM:1918.4M, EPOCH TIME: 1701150465.858213
[11/28 05:47:45    309s] TotalInstCnt at PhyDesignMc Destruction: 3,782
[11/28 05:47:45    309s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28290.9
[11/28 05:47:45    309s] *** DrvOpt #5 [finish] : cpu/real = 0:00:06.3/0:00:06.4 (1.0), totSession cpu/real = 0:05:09.5/0:06:47.3 (0.8), mem = 1918.4M
[11/28 05:47:45    309s] 
[11/28 05:47:45    309s] =============================================================================================
[11/28 05:47:45    309s]  Step TAT Report for DrvOpt #5                                                  21.12-s106_1
[11/28 05:47:45    309s] =============================================================================================
[11/28 05:47:45    309s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:47:45    309s] ---------------------------------------------------------------------------------------------
[11/28 05:47:45    309s] [ SlackTraversorInit     ]      2   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:47:45    309s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:47:45    309s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   5.6 % )     0:00:00.4 /  0:00:00.3    1.0
[11/28 05:47:45    309s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:47:45    309s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:47:45    309s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:02.1 /  0:00:02.1    1.0
[11/28 05:47:45    309s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:47:45    309s] [ OptEval                ]      3   0:00:00.5  (   8.1 % )     0:00:00.5 /  0:00:00.5    1.0
[11/28 05:47:45    309s] [ OptCommit              ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.7
[11/28 05:47:45    309s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.3 % )     0:00:01.3 /  0:00:01.3    1.0
[11/28 05:47:45    309s] [ IncrDelayCalc          ]     20   0:00:01.3  (  19.7 % )     0:00:01.3 /  0:00:01.3    1.0
[11/28 05:47:45    309s] [ DrvFindVioNets         ]      3   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:47:45    309s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[11/28 05:47:45    309s] [ RefinePlace            ]      1   0:00:01.5  (  23.4 % )     0:00:01.5 /  0:00:01.5    1.0
[11/28 05:47:45    309s] [ IncrTimingUpdate       ]      3   0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:00.3    0.9
[11/28 05:47:45    309s] [ MISC                   ]          0:00:01.8  (  28.1 % )     0:00:01.8 /  0:00:01.8    1.0
[11/28 05:47:45    309s] ---------------------------------------------------------------------------------------------
[11/28 05:47:45    309s]  DrvOpt #5 TOTAL                    0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:06.3    1.0
[11/28 05:47:45    309s] ---------------------------------------------------------------------------------------------
[11/28 05:47:45    309s] 
[11/28 05:47:45    309s] End: GigaOpt DRV Optimization
[11/28 05:47:45    309s] GigaOpt: Cleaning up trial route
[11/28 05:47:45    309s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1918.4M, EPOCH TIME: 1701150465.859851
[11/28 05:47:45    309s] All LLGs are deleted
[11/28 05:47:45    309s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1918.4M, EPOCH TIME: 1701150465.859986
[11/28 05:47:45    309s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1918.4M, EPOCH TIME: 1701150465.860367
[11/28 05:47:45    309s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1918.4M, EPOCH TIME: 1701150465.860527
[11/28 05:47:45    309s] ### Creating LA Mngr. totSessionCpu=0:05:10 mem=1918.4M
[11/28 05:47:45    309s] ### Creating LA Mngr, finished. totSessionCpu=0:05:10 mem=1918.4M
[11/28 05:47:45    309s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1918.38 MB )
[11/28 05:47:45    309s] (I)      ==================== Layers =====================
[11/28 05:47:45    309s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:47:45    309s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/28 05:47:45    309s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:47:45    309s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/28 05:47:45    309s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/28 05:47:45    309s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/28 05:47:45    309s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/28 05:47:45    309s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/28 05:47:45    309s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/28 05:47:45    309s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/28 05:47:45    309s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/28 05:47:45    309s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/28 05:47:45    309s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/28 05:47:45    309s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/28 05:47:45    309s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/28 05:47:45    309s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/28 05:47:45    309s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/28 05:47:45    309s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/28 05:47:45    309s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/28 05:47:45    309s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/28 05:47:45    309s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/28 05:47:45    309s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/28 05:47:45    309s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/28 05:47:45    309s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/28 05:47:45    309s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/28 05:47:45    309s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:47:45    309s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/28 05:47:45    309s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/28 05:47:45    309s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/28 05:47:45    309s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/28 05:47:45    309s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/28 05:47:45    309s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/28 05:47:45    309s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/28 05:47:45    309s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/28 05:47:45    309s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/28 05:47:45    309s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/28 05:47:45    309s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/28 05:47:45    309s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/28 05:47:45    309s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/28 05:47:45    309s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/28 05:47:45    309s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:47:45    309s] (I)      Started Import and model ( Curr Mem: 1918.38 MB )
[11/28 05:47:45    309s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:47:46    309s] (I)      == Non-default Options ==
[11/28 05:47:46    309s] (I)      Maximum routing layer                              : 11
[11/28 05:47:46    309s] (I)      Number of threads                                  : 1
[11/28 05:47:46    309s] (I)      Method to set GCell size                           : row
[11/28 05:47:46    309s] (I)      Counted 1491 PG shapes. We will not process PG shapes layer by layer.
[11/28 05:47:46    309s] (I)      Use row-based GCell size
[11/28 05:47:46    309s] (I)      Use row-based GCell align
[11/28 05:47:46    309s] (I)      layer 0 area = 80000
[11/28 05:47:46    309s] (I)      layer 1 area = 80000
[11/28 05:47:46    309s] (I)      layer 2 area = 80000
[11/28 05:47:46    309s] (I)      layer 3 area = 80000
[11/28 05:47:46    309s] (I)      layer 4 area = 80000
[11/28 05:47:46    309s] (I)      layer 5 area = 80000
[11/28 05:47:46    309s] (I)      layer 6 area = 80000
[11/28 05:47:46    309s] (I)      layer 7 area = 80000
[11/28 05:47:46    309s] (I)      layer 8 area = 80000
[11/28 05:47:46    309s] (I)      layer 9 area = 400000
[11/28 05:47:46    309s] (I)      layer 10 area = 400000
[11/28 05:47:46    309s] (I)      GCell unit size   : 3420
[11/28 05:47:46    309s] (I)      GCell multiplier  : 1
[11/28 05:47:46    309s] (I)      GCell row height  : 3420
[11/28 05:47:46    309s] (I)      Actual row height : 3420
[11/28 05:47:46    309s] (I)      GCell align ref   : 580000 579880
[11/28 05:47:46    309s] [NR-eGR] Track table information for default rule: 
[11/28 05:47:46    309s] [NR-eGR] Metal1 has single uniform track structure
[11/28 05:47:46    309s] [NR-eGR] Metal2 has single uniform track structure
[11/28 05:47:46    309s] [NR-eGR] Metal3 has single uniform track structure
[11/28 05:47:46    309s] [NR-eGR] Metal4 has single uniform track structure
[11/28 05:47:46    309s] [NR-eGR] Metal5 has single uniform track structure
[11/28 05:47:46    309s] [NR-eGR] Metal6 has single uniform track structure
[11/28 05:47:46    309s] [NR-eGR] Metal7 has single uniform track structure
[11/28 05:47:46    309s] [NR-eGR] Metal8 has single uniform track structure
[11/28 05:47:46    309s] [NR-eGR] Metal9 has single uniform track structure
[11/28 05:47:46    309s] [NR-eGR] Metal10 has single uniform track structure
[11/28 05:47:46    309s] [NR-eGR] Metal11 has single uniform track structure
[11/28 05:47:46    309s] (I)      ================== Default via ===================
[11/28 05:47:46    309s] (I)      +----+------------------+------------------------+
[11/28 05:47:46    309s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[11/28 05:47:46    309s] (I)      +----+------------------+------------------------+
[11/28 05:47:46    309s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[11/28 05:47:46    309s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[11/28 05:47:46    309s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[11/28 05:47:46    309s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[11/28 05:47:46    309s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[11/28 05:47:46    309s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[11/28 05:47:46    309s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[11/28 05:47:46    309s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[11/28 05:47:46    309s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[11/28 05:47:46    309s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[11/28 05:47:46    309s] (I)      +----+------------------+------------------------+
[11/28 05:47:46    309s] [NR-eGR] Read 1101 PG shapes
[11/28 05:47:46    309s] [NR-eGR] Read 0 clock shapes
[11/28 05:47:46    309s] [NR-eGR] Read 0 other shapes
[11/28 05:47:46    309s] [NR-eGR] #Routing Blockages  : 0
[11/28 05:47:46    309s] [NR-eGR] #Instance Blockages : 508
[11/28 05:47:46    309s] [NR-eGR] #PG Blockages       : 1101
[11/28 05:47:46    309s] [NR-eGR] #Halo Blockages     : 0
[11/28 05:47:46    309s] [NR-eGR] #Boundary Blockages : 0
[11/28 05:47:46    309s] [NR-eGR] #Clock Blockages    : 0
[11/28 05:47:46    309s] [NR-eGR] #Other Blockages    : 0
[11/28 05:47:46    309s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/28 05:47:46    309s] [NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 160
[11/28 05:47:46    309s] [NR-eGR] Read 554 nets ( ignored 4 )
[11/28 05:47:46    309s] (I)      early_global_route_priority property id does not exist.
[11/28 05:47:46    309s] (I)      Read Num Blocks=1609  Num Prerouted Wires=160  Num CS=0
[11/28 05:47:46    309s] (I)      Layer 1 (V) : #blockages 1091 : #preroutes 57
[11/28 05:47:46    310s] (I)      Layer 2 (H) : #blockages 28 : #preroutes 83
[11/28 05:47:46    310s] (I)      Layer 3 (V) : #blockages 474 : #preroutes 19
[11/28 05:47:46    310s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 1
[11/28 05:47:46    310s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/28 05:47:46    310s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/28 05:47:46    310s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/28 05:47:46    310s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/28 05:47:46    310s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/28 05:47:46    310s] (I)      Layer 10 (H) : #blockages 16 : #preroutes 0
[11/28 05:47:46    310s] (I)      Number of ignored nets                =      4
[11/28 05:47:46    310s] (I)      Number of connected nets              =      0
[11/28 05:47:46    310s] (I)      Number of fixed nets                  =      4.  Ignored: Yes
[11/28 05:47:46    310s] (I)      Number of clock nets                  =     41.  Ignored: No
[11/28 05:47:46    310s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/28 05:47:46    310s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/28 05:47:46    310s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 05:47:46    310s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/28 05:47:46    310s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/28 05:47:46    310s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 05:47:46    310s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 05:47:46    310s] [NR-eGR] There are 36 clock nets ( 36 with NDR ).
[11/28 05:47:46    310s] (I)      Ndr track 0 does not exist
[11/28 05:47:46    310s] (I)      Ndr track 0 does not exist
[11/28 05:47:47    310s] (I)      ---------------------Grid Graph Info--------------------
[11/28 05:47:47    310s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/28 05:47:47    310s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/28 05:47:47    310s] (I)      Site width          :   400  (dbu)
[11/28 05:47:47    310s] (I)      Row height          :  3420  (dbu)
[11/28 05:47:47    310s] (I)      GCell row height    :  3420  (dbu)
[11/28 05:47:47    310s] (I)      GCell width         :  3420  (dbu)
[11/28 05:47:47    310s] (I)      GCell height        :  3420  (dbu)
[11/28 05:47:47    310s] (I)      Grid                :   468   468    11
[11/28 05:47:47    310s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/28 05:47:47    310s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/28 05:47:47    310s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/28 05:47:47    310s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/28 05:47:47    310s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/28 05:47:47    310s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/28 05:47:47    310s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/28 05:47:47    310s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/28 05:47:47    310s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/28 05:47:47    310s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/28 05:47:47    310s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/28 05:47:47    310s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/28 05:47:47    310s] (I)      --------------------------------------------------------
[11/28 05:47:47    310s] 
[11/28 05:47:47    310s] [NR-eGR] ============ Routing rule table ============
[11/28 05:47:47    310s] [NR-eGR] Rule id: 0  Nets: 510
[11/28 05:47:47    310s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/28 05:47:47    310s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/28 05:47:47    310s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/28 05:47:47    310s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:47:47    310s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:47:47    310s] [NR-eGR] Rule id: 1  Nets: 36
[11/28 05:47:47    310s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[11/28 05:47:47    310s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[11/28 05:47:47    310s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[11/28 05:47:47    310s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[11/28 05:47:47    310s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[11/28 05:47:47    310s] [NR-eGR] ========================================
[11/28 05:47:47    310s] [NR-eGR] 
[11/28 05:47:47    310s] (I)      =============== Blocked Tracks ===============
[11/28 05:47:47    310s] (I)      +-------+---------+----------+---------------+
[11/28 05:47:47    310s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/28 05:47:47    310s] (I)      +-------+---------+----------+---------------+
[11/28 05:47:47    310s] (I)      |     1 |       0 |        0 |         0.00% |
[11/28 05:47:47    310s] (I)      |     2 | 1872000 |    41232 |         2.20% |
[11/28 05:47:47    310s] (I)      |     3 | 1970748 |     2585 |         0.13% |
[11/28 05:47:47    310s] (I)      |     4 | 1872000 |    88206 |         4.71% |
[11/28 05:47:47    310s] (I)      |     5 | 1970748 |        0 |         0.00% |
[11/28 05:47:47    310s] (I)      |     6 | 1872000 |        0 |         0.00% |
[11/28 05:47:47    310s] (I)      |     7 | 1970748 |        0 |         0.00% |
[11/28 05:47:47    310s] (I)      |     8 | 1872000 |        0 |         0.00% |
[11/28 05:47:47    310s] (I)      |     9 | 1970748 |        0 |         0.00% |
[11/28 05:47:47    310s] (I)      |    10 |  748332 |        0 |         0.00% |
[11/28 05:47:47    310s] (I)      |    11 |  788112 |      395 |         0.05% |
[11/28 05:47:47    310s] (I)      +-------+---------+----------+---------------+
[11/28 05:47:47    310s] (I)      Finished Import and model ( CPU: 1.26 sec, Real: 1.26 sec, Curr Mem: 1947.21 MB )
[11/28 05:47:47    310s] (I)      Reset routing kernel
[11/28 05:47:47    310s] (I)      Started Global Routing ( Curr Mem: 1947.21 MB )
[11/28 05:47:47    310s] (I)      totalPins=5219  totalGlobalPin=5190 (99.44%)
[11/28 05:47:47    310s] (I)      total 2D Cap : 3763970 = (1968548 H, 1795422 V)
[11/28 05:47:47    310s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 4]
[11/28 05:47:47    310s] (I)      
[11/28 05:47:47    310s] (I)      ============  Phase 1a Route ============
[11/28 05:47:47    311s] (I)      Usage: 5060 = (2094 H, 2966 V) = (0.11% H, 0.17% V) = (3.581e+03um H, 5.072e+03um V)
[11/28 05:47:47    311s] (I)      
[11/28 05:47:47    311s] (I)      ============  Phase 1b Route ============
[11/28 05:47:47    311s] (I)      Usage: 5060 = (2094 H, 2966 V) = (0.11% H, 0.17% V) = (3.581e+03um H, 5.072e+03um V)
[11/28 05:47:47    311s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.652600e+03um
[11/28 05:47:47    311s] (I)      
[11/28 05:47:47    311s] (I)      ============  Phase 1c Route ============
[11/28 05:47:47    311s] (I)      Usage: 5060 = (2094 H, 2966 V) = (0.11% H, 0.17% V) = (3.581e+03um H, 5.072e+03um V)
[11/28 05:47:47    311s] (I)      
[11/28 05:47:47    311s] (I)      ============  Phase 1d Route ============
[11/28 05:47:47    311s] (I)      Usage: 5060 = (2094 H, 2966 V) = (0.11% H, 0.17% V) = (3.581e+03um H, 5.072e+03um V)
[11/28 05:47:47    311s] (I)      
[11/28 05:47:47    311s] (I)      ============  Phase 1e Route ============
[11/28 05:47:47    311s] (I)      Usage: 5060 = (2094 H, 2966 V) = (0.11% H, 0.17% V) = (3.581e+03um H, 5.072e+03um V)
[11/28 05:47:47    311s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.652600e+03um
[11/28 05:47:47    311s] (I)      
[11/28 05:47:47    311s] (I)      ============  Phase 1l Route ============
[11/28 05:47:47    311s] (I)      total 2D Cap : 16787331 = (8668582 H, 8118749 V)
[11/28 05:47:47    311s] [NR-eGR] Layer group 2: route 510 net(s) in layer range [2, 11]
[11/28 05:47:47    311s] (I)      
[11/28 05:47:47    311s] (I)      ============  Phase 1a Route ============
[11/28 05:47:47    311s] (I)      Usage: 8506 = (3849 H, 4657 V) = (0.04% H, 0.06% V) = (6.582e+03um H, 7.963e+03um V)
[11/28 05:47:47    311s] (I)      
[11/28 05:47:47    311s] (I)      ============  Phase 1b Route ============
[11/28 05:47:47    311s] (I)      Usage: 8506 = (3849 H, 4657 V) = (0.04% H, 0.06% V) = (6.582e+03um H, 7.963e+03um V)
[11/28 05:47:47    311s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.454526e+04um
[11/28 05:47:47    311s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/28 05:47:47    311s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/28 05:47:47    311s] (I)      
[11/28 05:47:47    311s] (I)      ============  Phase 1c Route ============
[11/28 05:47:47    311s] (I)      Usage: 8506 = (3849 H, 4657 V) = (0.04% H, 0.06% V) = (6.582e+03um H, 7.963e+03um V)
[11/28 05:47:47    311s] (I)      
[11/28 05:47:47    311s] (I)      ============  Phase 1d Route ============
[11/28 05:47:47    311s] (I)      Usage: 8506 = (3849 H, 4657 V) = (0.04% H, 0.06% V) = (6.582e+03um H, 7.963e+03um V)
[11/28 05:47:47    311s] (I)      
[11/28 05:47:47    311s] (I)      ============  Phase 1e Route ============
[11/28 05:47:47    311s] (I)      Usage: 8506 = (3849 H, 4657 V) = (0.04% H, 0.06% V) = (6.582e+03um H, 7.963e+03um V)
[11/28 05:47:47    311s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.454526e+04um
[11/28 05:47:47    311s] (I)      
[11/28 05:47:47    311s] (I)      ============  Phase 1l Route ============
[11/28 05:47:47    311s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/28 05:47:47    311s] (I)      Layer  2:    1827055      4775         0       31302     1837352    ( 1.68%) 
[11/28 05:47:47    311s] (I)      Layer  3:    1964392      7762         0         864     1966140    ( 0.04%) 
[11/28 05:47:47    311s] (I)      Layer  4:    1793165      6753         0       50838     1817816    ( 2.72%) 
[11/28 05:47:47    311s] (I)      Layer  5:    1966537        42         0           0     1967004    ( 0.00%) 
[11/28 05:47:47    311s] (I)      Layer  6:    1868000         0         0           0     1868654    ( 0.00%) 
[11/28 05:47:47    311s] (I)      Layer  7:    1966537         0         0           0     1967004    ( 0.00%) 
[11/28 05:47:47    311s] (I)      Layer  8:    1868000         0         0           0     1868654    ( 0.00%) 
[11/28 05:47:47    311s] (I)      Layer  9:    1966537         0         0           0     1967004    ( 0.00%) 
[11/28 05:47:47    311s] (I)      Layer 10:     746733         0         0           0      747462    ( 0.00%) 
[11/28 05:47:47    311s] (I)      Layer 11:     786140         0         0         101      786701    ( 0.01%) 
[11/28 05:47:47    311s] (I)      Total:      16753096     19332         0       83103    16793786    ( 0.49%) 
[11/28 05:47:48    311s] (I)      
[11/28 05:47:48    311s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 05:47:48    311s] [NR-eGR]                        OverCon            
[11/28 05:47:48    311s] [NR-eGR]                         #Gcell     %Gcell
[11/28 05:47:48    311s] [NR-eGR]        Layer             (1-0)    OverCon
[11/28 05:47:48    311s] [NR-eGR] ----------------------------------------------
[11/28 05:47:48    311s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/28 05:47:48    311s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/28 05:47:48    311s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/28 05:47:48    311s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/28 05:47:48    311s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/28 05:47:48    311s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/28 05:47:48    311s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/28 05:47:48    311s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/28 05:47:48    311s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/28 05:47:48    311s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/28 05:47:48    311s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/28 05:47:48    311s] [NR-eGR] ----------------------------------------------
[11/28 05:47:48    311s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/28 05:47:48    311s] [NR-eGR] 
[11/28 05:47:48    311s] (I)      Finished Global Routing ( CPU: 0.87 sec, Real: 0.86 sec, Curr Mem: 1947.21 MB )
[11/28 05:47:48    311s] (I)      total 2D Cap : 16789549 = (8668662 H, 8120887 V)
[11/28 05:47:48    312s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/28 05:47:48    312s] (I)      ============= Track Assignment ============
[11/28 05:47:48    312s] (I)      Started Track Assignment (1T) ( Curr Mem: 1947.21 MB )
[11/28 05:47:48    312s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/28 05:47:48    312s] (I)      Run Multi-thread track assignment
[11/28 05:47:49    312s] (I)      Finished Track Assignment (1T) ( CPU: 0.68 sec, Real: 0.67 sec, Curr Mem: 1954.37 MB )
[11/28 05:47:49    312s] (I)      Started Export ( Curr Mem: 1954.37 MB )
[11/28 05:47:49    312s] [NR-eGR]                  Length (um)   Vias 
[11/28 05:47:49    312s] [NR-eGR] ------------------------------------
[11/28 05:47:49    312s] [NR-eGR]  Metal1   (1H)             0   5259 
[11/28 05:47:49    312s] [NR-eGR]  Metal2   (2V)          3483   6195 
[11/28 05:47:49    312s] [NR-eGR]  Metal3   (3H)          7382   4738 
[11/28 05:47:49    312s] [NR-eGR]  Metal4   (4V)          5549     38 
[11/28 05:47:49    312s] [NR-eGR]  Metal5   (5H)            44      0 
[11/28 05:47:49    312s] [NR-eGR]  Metal6   (6V)             0      0 
[11/28 05:47:49    312s] [NR-eGR]  Metal7   (7H)             0      0 
[11/28 05:47:49    312s] [NR-eGR]  Metal8   (8V)             0      0 
[11/28 05:47:49    312s] [NR-eGR]  Metal9   (9H)             0      0 
[11/28 05:47:49    312s] [NR-eGR]  Metal10  (10V)            0      0 
[11/28 05:47:49    312s] [NR-eGR]  Metal11  (11H)            0      0 
[11/28 05:47:49    312s] [NR-eGR] ------------------------------------
[11/28 05:47:49    312s] [NR-eGR]           Total        16458  16230 
[11/28 05:47:49    312s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:47:49    312s] [NR-eGR] Total half perimeter of net bounding box: 8201um
[11/28 05:47:49    312s] [NR-eGR] Total length: 16458um, number of vias: 16230
[11/28 05:47:49    312s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:47:49    312s] [NR-eGR] Total eGR-routed clock nets wire length: 9474um, number of vias: 11933
[11/28 05:47:49    312s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:47:49    313s] (I)      Finished Export ( CPU: 0.33 sec, Real: 0.32 sec, Curr Mem: 1936.36 MB )
[11/28 05:47:49    313s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.49 sec, Real: 3.48 sec, Curr Mem: 1896.36 MB )
[11/28 05:47:49    313s] (I)      ====================================== Runtime Summary ======================================
[11/28 05:47:49    313s] (I)       Step                                          %       Start      Finish      Real       CPU 
[11/28 05:47:49    313s] (I)      ---------------------------------------------------------------------------------------------
[11/28 05:47:49    313s] (I)       Early Global Route kernel               100.00%  303.21 sec  306.69 sec  3.48 sec  3.49 sec 
[11/28 05:47:49    313s] (I)       +-Import and model                       36.30%  303.23 sec  304.50 sec  1.26 sec  1.26 sec 
[11/28 05:47:49    313s] (I)       | +-Create place DB                       1.78%  303.25 sec  303.32 sec  0.06 sec  0.05 sec 
[11/28 05:47:49    313s] (I)       | | +-Import place data                   1.77%  303.25 sec  303.32 sec  0.06 sec  0.05 sec 
[11/28 05:47:49    313s] (I)       | | | +-Read instances and placement      0.61%  303.25 sec  303.28 sec  0.02 sec  0.01 sec 
[11/28 05:47:49    313s] (I)       | | | +-Read nets                         1.14%  303.28 sec  303.32 sec  0.04 sec  0.04 sec 
[11/28 05:47:49    313s] (I)       | +-Create route DB                      26.80%  303.32 sec  304.25 sec  0.93 sec  0.93 sec 
[11/28 05:47:49    313s] (I)       | | +-Import route data (1T)             26.79%  303.32 sec  304.25 sec  0.93 sec  0.93 sec 
[11/28 05:47:49    313s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.44%  303.34 sec  303.36 sec  0.02 sec  0.02 sec 
[11/28 05:47:49    313s] (I)       | | | | +-Read routing blockages          0.00%  303.34 sec  303.34 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | | | | +-Read instance blockages         0.03%  303.34 sec  303.34 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | | | | +-Read PG blockages               0.01%  303.34 sec  303.34 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | | | | +-Read clock blockages            0.00%  303.34 sec  303.34 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | | | | +-Read other blockages            0.00%  303.34 sec  303.34 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | | | | +-Read halo blockages             0.35%  303.34 sec  303.35 sec  0.01 sec  0.02 sec 
[11/28 05:47:49    313s] (I)       | | | | +-Read boundary cut boxes         0.00%  303.35 sec  303.35 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | | | +-Read blackboxes                   0.00%  303.36 sec  303.36 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | | | +-Read prerouted                    0.01%  303.36 sec  303.36 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | | | +-Read unlegalized nets             0.01%  303.36 sec  303.36 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | | | +-Read nets                         0.02%  303.36 sec  303.36 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | | | +-Set up via pillars                0.00%  303.36 sec  303.36 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | | | +-Initialize 3D grid graph          2.75%  303.36 sec  303.45 sec  0.10 sec  0.08 sec 
[11/28 05:47:49    313s] (I)       | | | +-Model blockage capacity          22.84%  303.45 sec  304.25 sec  0.79 sec  0.80 sec 
[11/28 05:47:49    313s] (I)       | | | | +-Initialize 3D capacity         20.24%  303.45 sec  304.16 sec  0.70 sec  0.71 sec 
[11/28 05:47:49    313s] (I)       | +-Read aux data                         0.00%  304.25 sec  304.25 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | +-Others data preparation               0.03%  304.25 sec  304.25 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | +-Create route kernel                   6.58%  304.25 sec  304.48 sec  0.23 sec  0.23 sec 
[11/28 05:47:49    313s] (I)       +-Global Routing                         24.85%  304.50 sec  305.36 sec  0.86 sec  0.87 sec 
[11/28 05:47:49    313s] (I)       | +-Initialization                        0.06%  304.50 sec  304.50 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | +-Net group 1                           6.49%  304.50 sec  304.73 sec  0.23 sec  0.23 sec 
[11/28 05:47:49    313s] (I)       | | +-Generate topology                   0.64%  304.50 sec  304.52 sec  0.02 sec  0.03 sec 
[11/28 05:47:49    313s] (I)       | | +-Phase 1a                            1.30%  304.59 sec  304.64 sec  0.05 sec  0.05 sec 
[11/28 05:47:49    313s] (I)       | | | +-Pattern routing (1T)              1.28%  304.59 sec  304.64 sec  0.04 sec  0.05 sec 
[11/28 05:47:49    313s] (I)       | | +-Phase 1b                            0.02%  304.64 sec  304.64 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | | +-Phase 1c                            0.00%  304.64 sec  304.64 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | | +-Phase 1d                            0.00%  304.64 sec  304.64 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | | +-Phase 1e                            0.04%  304.64 sec  304.64 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | | | +-Route legalization                0.01%  304.64 sec  304.64 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | | | | +-Legalize Blockage Violations    0.01%  304.64 sec  304.64 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | | +-Phase 1l                            1.84%  304.66 sec  304.72 sec  0.06 sec  0.07 sec 
[11/28 05:47:49    313s] (I)       | | | +-Layer assignment (1T)             1.37%  304.66 sec  304.71 sec  0.05 sec  0.05 sec 
[11/28 05:47:49    313s] (I)       | +-Net group 2                          11.43%  304.73 sec  305.12 sec  0.40 sec  0.39 sec 
[11/28 05:47:49    313s] (I)       | | +-Generate topology                   0.02%  304.73 sec  304.73 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | | +-Phase 1a                            0.98%  304.91 sec  304.94 sec  0.03 sec  0.03 sec 
[11/28 05:47:49    313s] (I)       | | | +-Pattern routing (1T)              0.44%  304.91 sec  304.92 sec  0.02 sec  0.01 sec 
[11/28 05:47:49    313s] (I)       | | | +-Add via demand to 2D              0.53%  304.92 sec  304.94 sec  0.02 sec  0.02 sec 
[11/28 05:47:49    313s] (I)       | | +-Phase 1b                            0.02%  304.94 sec  304.94 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | | +-Phase 1c                            0.00%  304.94 sec  304.94 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | | +-Phase 1d                            0.00%  304.94 sec  304.94 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | | +-Phase 1e                            0.61%  304.95 sec  304.97 sec  0.02 sec  0.02 sec 
[11/28 05:47:49    313s] (I)       | | | +-Route legalization                0.00%  304.95 sec  304.95 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | | +-Phase 1l                            4.48%  304.97 sec  305.12 sec  0.16 sec  0.15 sec 
[11/28 05:47:49    313s] (I)       | | | +-Layer assignment (1T)             0.56%  305.10 sec  305.12 sec  0.02 sec  0.02 sec 
[11/28 05:47:49    313s] (I)       | +-Clean cong LA                         0.00%  305.12 sec  305.12 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       +-Export 3D cong map                      7.77%  305.36 sec  305.63 sec  0.27 sec  0.26 sec 
[11/28 05:47:49    313s] (I)       | +-Export 2D cong map                    1.28%  305.59 sec  305.63 sec  0.04 sec  0.04 sec 
[11/28 05:47:49    313s] (I)       +-Extract Global 3D Wires                 0.01%  305.63 sec  305.63 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       +-Track Assignment (1T)                  19.29%  305.63 sec  306.30 sec  0.67 sec  0.68 sec 
[11/28 05:47:49    313s] (I)       | +-Initialization                        0.00%  305.63 sec  305.63 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       | +-Track Assignment Kernel              19.24%  305.63 sec  306.30 sec  0.67 sec  0.67 sec 
[11/28 05:47:49    313s] (I)       | +-Free Memory                           0.00%  306.30 sec  306.30 sec  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)       +-Export                                  9.28%  306.30 sec  306.63 sec  0.32 sec  0.33 sec 
[11/28 05:47:49    313s] (I)       | +-Export DB wires                       2.14%  306.30 sec  306.38 sec  0.07 sec  0.09 sec 
[11/28 05:47:49    313s] (I)       | | +-Export all nets                     1.59%  306.30 sec  306.36 sec  0.06 sec  0.07 sec 
[11/28 05:47:49    313s] (I)       | | +-Set wire vias                       0.53%  306.36 sec  306.38 sec  0.02 sec  0.02 sec 
[11/28 05:47:49    313s] (I)       | +-Report wirelength                     1.18%  306.38 sec  306.42 sec  0.04 sec  0.03 sec 
[11/28 05:47:49    313s] (I)       | +-Update net boxes                      0.61%  306.42 sec  306.44 sec  0.02 sec  0.02 sec 
[11/28 05:47:49    313s] (I)       | +-Update timing                         5.32%  306.44 sec  306.63 sec  0.18 sec  0.18 sec 
[11/28 05:47:49    313s] (I)       +-Postprocess design                      1.74%  306.63 sec  306.69 sec  0.06 sec  0.06 sec 
[11/28 05:47:49    313s] (I)      ===================== Summary by functions =====================
[11/28 05:47:49    313s] (I)       Lv  Step                                 %      Real       CPU 
[11/28 05:47:49    313s] (I)      ----------------------------------------------------------------
[11/28 05:47:49    313s] (I)        0  Early Global Route kernel      100.00%  3.48 sec  3.49 sec 
[11/28 05:47:49    313s] (I)        1  Import and model                36.30%  1.26 sec  1.26 sec 
[11/28 05:47:49    313s] (I)        1  Global Routing                  24.85%  0.86 sec  0.87 sec 
[11/28 05:47:49    313s] (I)        1  Track Assignment (1T)           19.29%  0.67 sec  0.68 sec 
[11/28 05:47:49    313s] (I)        1  Export                           9.28%  0.32 sec  0.33 sec 
[11/28 05:47:49    313s] (I)        1  Export 3D cong map               7.77%  0.27 sec  0.26 sec 
[11/28 05:47:49    313s] (I)        1  Postprocess design               1.74%  0.06 sec  0.06 sec 
[11/28 05:47:49    313s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)        2  Create route DB                 26.80%  0.93 sec  0.93 sec 
[11/28 05:47:49    313s] (I)        2  Track Assignment Kernel         19.24%  0.67 sec  0.67 sec 
[11/28 05:47:49    313s] (I)        2  Net group 2                     11.43%  0.40 sec  0.39 sec 
[11/28 05:47:49    313s] (I)        2  Create route kernel              6.58%  0.23 sec  0.23 sec 
[11/28 05:47:49    313s] (I)        2  Net group 1                      6.49%  0.23 sec  0.23 sec 
[11/28 05:47:49    313s] (I)        2  Update timing                    5.32%  0.18 sec  0.18 sec 
[11/28 05:47:49    313s] (I)        2  Export DB wires                  2.14%  0.07 sec  0.09 sec 
[11/28 05:47:49    313s] (I)        2  Create place DB                  1.78%  0.06 sec  0.05 sec 
[11/28 05:47:49    313s] (I)        2  Export 2D cong map               1.28%  0.04 sec  0.04 sec 
[11/28 05:47:49    313s] (I)        2  Report wirelength                1.18%  0.04 sec  0.03 sec 
[11/28 05:47:49    313s] (I)        2  Update net boxes                 0.61%  0.02 sec  0.02 sec 
[11/28 05:47:49    313s] (I)        2  Initialization                   0.07%  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)        2  Others data preparation          0.03%  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)        3  Import route data (1T)          26.79%  0.93 sec  0.93 sec 
[11/28 05:47:49    313s] (I)        3  Phase 1l                         6.32%  0.22 sec  0.22 sec 
[11/28 05:47:49    313s] (I)        3  Phase 1a                         2.28%  0.08 sec  0.08 sec 
[11/28 05:47:49    313s] (I)        3  Import place data                1.77%  0.06 sec  0.05 sec 
[11/28 05:47:49    313s] (I)        3  Export all nets                  1.59%  0.06 sec  0.07 sec 
[11/28 05:47:49    313s] (I)        3  Generate topology                0.67%  0.02 sec  0.03 sec 
[11/28 05:47:49    313s] (I)        3  Phase 1e                         0.65%  0.02 sec  0.02 sec 
[11/28 05:47:49    313s] (I)        3  Set wire vias                    0.53%  0.02 sec  0.02 sec 
[11/28 05:47:49    313s] (I)        3  Phase 1b                         0.05%  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)        4  Model blockage capacity         22.84%  0.79 sec  0.80 sec 
[11/28 05:47:49    313s] (I)        4  Initialize 3D grid graph         2.75%  0.10 sec  0.08 sec 
[11/28 05:47:49    313s] (I)        4  Layer assignment (1T)            1.93%  0.07 sec  0.07 sec 
[11/28 05:47:49    313s] (I)        4  Pattern routing (1T)             1.72%  0.06 sec  0.06 sec 
[11/28 05:47:49    313s] (I)        4  Read nets                        1.16%  0.04 sec  0.04 sec 
[11/28 05:47:49    313s] (I)        4  Read instances and placement     0.61%  0.02 sec  0.01 sec 
[11/28 05:47:49    313s] (I)        4  Add via demand to 2D             0.53%  0.02 sec  0.02 sec 
[11/28 05:47:49    313s] (I)        4  Read blockages ( Layer 2-11 )    0.44%  0.02 sec  0.02 sec 
[11/28 05:47:49    313s] (I)        4  Route legalization               0.01%  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)        4  Read unlegalized nets            0.01%  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)        4  Read prerouted                   0.01%  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)        5  Initialize 3D capacity          20.24%  0.70 sec  0.71 sec 
[11/28 05:47:49    313s] (I)        5  Read halo blockages              0.35%  0.01 sec  0.02 sec 
[11/28 05:47:49    313s] (I)        5  Read instance blockages          0.03%  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)        5  Read PG blockages                0.01%  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)        5  Legalize Blockage Violations     0.01%  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[11/28 05:47:49    313s] GigaOpt: Cleaning up extraction
[11/28 05:47:49    313s] Extraction called for design 'risc_v_Pad_Frame' of instances=3806 and nets=4697 using extraction engine 'preRoute' .
[11/28 05:47:49    313s] PreRoute RC Extraction called for design risc_v_Pad_Frame.
[11/28 05:47:49    313s] RC Extraction called in multi-corner(2) mode.
[11/28 05:47:49    313s] RCMode: PreRoute
[11/28 05:47:49    313s]       RC Corner Indexes            0       1   
[11/28 05:47:49    313s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/28 05:47:49    313s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/28 05:47:49    313s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/28 05:47:49    313s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/28 05:47:49    313s] Shrink Factor                : 1.00000
[11/28 05:47:49    313s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/28 05:47:49    313s] Using Quantus QRC technology file ...
[11/28 05:47:49    313s] 
[11/28 05:47:49    313s] Trim Metal Layers:
[11/28 05:47:49    313s] LayerId::1 widthSet size::1
[11/28 05:47:49    313s] LayerId::2 widthSet size::1
[11/28 05:47:49    313s] LayerId::3 widthSet size::1
[11/28 05:47:49    313s] LayerId::4 widthSet size::1
[11/28 05:47:49    313s] LayerId::5 widthSet size::1
[11/28 05:47:49    313s] LayerId::6 widthSet size::1
[11/28 05:47:49    313s] LayerId::7 widthSet size::1
[11/28 05:47:49    313s] LayerId::8 widthSet size::1
[11/28 05:47:49    313s] LayerId::9 widthSet size::1
[11/28 05:47:49    313s] LayerId::10 widthSet size::1
[11/28 05:47:49    313s] LayerId::11 widthSet size::1
[11/28 05:47:49    313s] Updating RC grid for preRoute extraction ...
[11/28 05:47:49    313s] eee: pegSigSF::1.070000
[11/28 05:47:49    313s] Initializing multi-corner resistance tables ...
[11/28 05:47:49    313s] eee: l::1 avDens::0.081845 usedTrk::2114.046782 availTrk::25830.000000 sigTrk::2114.046782
[11/28 05:47:49    313s] eee: l::2 avDens::0.023483 usedTrk::471.835380 availTrk::20092.500000 sigTrk::471.835380
[11/28 05:47:49    313s] eee: l::3 avDens::0.034487 usedTrk::437.638015 availTrk::12690.000000 sigTrk::437.638015
[11/28 05:47:49    313s] eee: l::4 avDens::0.020095 usedTrk::474.206434 availTrk::23598.000000 sigTrk::474.206434
[11/28 05:47:49    313s] eee: l::5 avDens::0.001795 usedTrk::2.584795 availTrk::1440.000000 sigTrk::2.584795
[11/28 05:47:49    313s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:47:49    313s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:47:49    313s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:47:49    313s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:47:49    313s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:47:49    313s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:47:49    313s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:47:49    313s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.023807 ; aWlH: 0.000000 ; Pmax: 0.804900 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[11/28 05:47:50    313s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1891.359M)
[11/28 05:47:50    313s] GigaOpt: Cleaning up delay & timing
[11/28 05:47:50    313s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/28 05:47:50    313s] #################################################################################
[11/28 05:47:50    313s] # Design Stage: PreRoute
[11/28 05:47:50    313s] # Design Name: risc_v_Pad_Frame
[11/28 05:47:50    313s] # Design Mode: 45nm
[11/28 05:47:50    313s] # Analysis Mode: MMMC OCV 
[11/28 05:47:50    313s] # Parasitics Mode: No SPEF/RCDB 
[11/28 05:47:50    313s] # Signoff Settings: SI Off 
[11/28 05:47:50    313s] #################################################################################
[11/28 05:47:50    314s] Calculate early delays in OCV mode...
[11/28 05:47:50    314s] Calculate late delays in OCV mode...
[11/28 05:47:50    314s] Calculate early delays in OCV mode...
[11/28 05:47:50    314s] Calculate late delays in OCV mode...
[11/28 05:47:50    314s] Topological Sorting (REAL = 0:00:00.0, MEM = 1897.4M, InitMEM = 1897.4M)
[11/28 05:47:50    314s] Start delay calculation (fullDC) (1 T). (MEM=1897.39)
[11/28 05:47:51    314s] End AAE Lib Interpolated Model. (MEM=1917.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:47:53    317s] Total number of fetched objects 4135
[11/28 05:47:55    319s] Total number of fetched objects 4135
[11/28 05:47:56    319s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[11/28 05:47:56    320s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[11/28 05:47:56    320s] End delay calculation. (MEM=1936.35 CPU=0:00:04.6 REAL=0:00:05.0)
[11/28 05:47:56    320s] End delay calculation (fullDC). (MEM=1936.35 CPU=0:00:05.5 REAL=0:00:06.0)
[11/28 05:47:56    320s] *** CDM Built up (cpu=0:00:06.2  real=0:00:06.0  mem= 1936.3M) ***
[11/28 05:47:56    320s] Begin: GigaOpt DRV Optimization (small scale fixing)
[11/28 05:47:56    320s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -numThreads 1 -max_fanout -postCTS -maxLocalDensity 0.98 -smallScaleFixing  -maxIter 3 -setupTNSCostFactor 3.0
[11/28 05:47:56    320s] *** DrvOpt #6 [begin] : totSession cpu/real = 0:05:20.6/0:06:58.3 (0.8), mem = 1936.3M
[11/28 05:47:56    320s] Info: 4 io nets excluded
[11/28 05:47:56    320s] Info: 4 nets with fixed/cover wires excluded.
[11/28 05:47:56    320s] Info: 41 clock nets excluded from IPO operation.
[11/28 05:47:56    320s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28290.10
[11/28 05:47:56    320s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 05:47:56    320s] ### Creating PhyDesignMc. totSessionCpu=0:05:21 mem=1936.3M
[11/28 05:47:56    320s] OPERPROF: Starting DPlace-Init at level 1, MEM:1936.3M, EPOCH TIME: 1701150476.930641
[11/28 05:47:56    320s] z: 2, totalTracks: 1
[11/28 05:47:56    320s] z: 4, totalTracks: 1
[11/28 05:47:56    320s] z: 6, totalTracks: 1
[11/28 05:47:56    320s] z: 8, totalTracks: 1
[11/28 05:47:56    320s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:47:56    320s] All LLGs are deleted
[11/28 05:47:56    320s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1936.3M, EPOCH TIME: 1701150476.945282
[11/28 05:47:56    320s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.021, MEM:1936.3M, EPOCH TIME: 1701150476.966118
[11/28 05:47:56    320s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1936.3M, EPOCH TIME: 1701150476.967364
[11/28 05:47:56    320s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1936.3M, EPOCH TIME: 1701150476.969025
[11/28 05:47:56    320s] Core basic site is CoreSite
[11/28 05:47:57    320s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1936.3M, EPOCH TIME: 1701150477.094229
[11/28 05:47:57    320s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.018, MEM:1936.3M, EPOCH TIME: 1701150477.112545
[11/28 05:47:57    320s] SiteArray: non-trimmed site array dimensions = 128 x 1100
[11/28 05:47:57    320s] SiteArray: use 655,360 bytes
[11/28 05:47:57    320s] SiteArray: current memory after site array memory allocation 1936.3M
[11/28 05:47:57    320s] SiteArray: FP blocked sites are writable
[11/28 05:47:57    320s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 05:47:57    320s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1936.3M, EPOCH TIME: 1701150477.133228
[11/28 05:47:57    320s] Process 34650 wires and vias for routing blockage and capacity analysis
[11/28 05:47:57    320s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.060, REAL:0.065, MEM:1936.3M, EPOCH TIME: 1701150477.198498
[11/28 05:47:57    320s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.230, REAL:0.231, MEM:1936.3M, EPOCH TIME: 1701150477.200382
[11/28 05:47:57    320s] 
[11/28 05:47:57    320s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:47:57    320s] 
[11/28 05:47:57    320s]  Skipping Bad Lib Cell Checking (CMU) !
[11/28 05:47:57    320s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.230, REAL:0.235, MEM:1936.3M, EPOCH TIME: 1701150477.202302
[11/28 05:47:57    320s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1936.3M, EPOCH TIME: 1701150477.218544
[11/28 05:47:57    320s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1936.3M, EPOCH TIME: 1701150477.218728
[11/28 05:47:57    320s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1936.3MB).
[11/28 05:47:57    320s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.289, MEM:1936.3M, EPOCH TIME: 1701150477.219888
[11/28 05:47:57    321s] TotalInstCnt at PhyDesignMc Initialization: 3,782
[11/28 05:47:57    321s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:21 mem=1936.3M
[11/28 05:47:57    321s] ### Creating RouteCongInterface, started
[11/28 05:47:57    321s] 
[11/28 05:47:57    321s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[11/28 05:47:57    321s] 
[11/28 05:47:57    321s] #optDebug: {0, 1.000}
[11/28 05:47:57    321s] ### Creating RouteCongInterface, finished
[11/28 05:47:57    321s] {MG  {8 0 1 0.0251399}  {10 0 5.8 0.14041} }
[11/28 05:47:58    322s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1970.7M, EPOCH TIME: 1701150478.390773
[11/28 05:47:58    322s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1970.7M, EPOCH TIME: 1701150478.391142
[11/28 05:47:58    322s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 05:47:58    322s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/28 05:47:58    322s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 05:47:58    322s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/28 05:47:58    322s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 05:47:58    322s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 05:47:58    322s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.57|     0.00|       0|       0|       0| 43.57%|          |         |
[11/28 05:47:58    322s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 05:47:58    322s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.57|     0.00|       0|       0|       0| 43.57%| 0:00:00.0|  1986.7M|
[11/28 05:47:58    322s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 05:47:58    322s] Bottom Preferred Layer:
[11/28 05:47:58    322s] +---------------+------------+----------+
[11/28 05:47:58    322s] |     Layer     |    CLK     |   Rule   |
[11/28 05:47:58    322s] +---------------+------------+----------+
[11/28 05:47:58    322s] | Metal3 (z=3)  |         41 | default  |
[11/28 05:47:58    322s] +---------------+------------+----------+
[11/28 05:47:58    322s] 
[11/28 05:47:58    322s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=1986.7M) ***
[11/28 05:47:58    322s] 
[11/28 05:47:58    322s] Total-nets :: 554, Stn-nets :: 4, ratio :: 0.722022 %, Total-len 16458.1, Stn-len 0
[11/28 05:47:59    322s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1967.6M, EPOCH TIME: 1701150479.061846
[11/28 05:47:59    323s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.069, MEM:1922.6M, EPOCH TIME: 1701150479.131082
[11/28 05:47:59    323s] TotalInstCnt at PhyDesignMc Destruction: 3,782
[11/28 05:47:59    323s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28290.10
[11/28 05:47:59    323s] *** DrvOpt #6 [finish] : cpu/real = 0:00:02.4/0:00:02.2 (1.1), totSession cpu/real = 0:05:23.0/0:07:00.6 (0.8), mem = 1922.6M
[11/28 05:47:59    323s] 
[11/28 05:47:59    323s] =============================================================================================
[11/28 05:47:59    323s]  Step TAT Report for DrvOpt #6                                                  21.12-s106_1
[11/28 05:47:59    323s] =============================================================================================
[11/28 05:47:59    323s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:47:59    323s] ---------------------------------------------------------------------------------------------
[11/28 05:47:59    323s] [ SlackTraversorInit     ]      1   0:00:00.4  (  16.3 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 05:47:59    323s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:47:59    323s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (  18.2 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 05:47:59    323s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   7.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:47:59    323s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:47:59    323s] [ DrvFindVioNets         ]      2   0:00:00.1  (   6.2 % )     0:00:00.1 /  0:00:00.3    1.8
[11/28 05:47:59    323s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:47:59    323s] [ MISC                   ]          0:00:01.1  (  51.2 % )     0:00:01.1 /  0:00:01.2    1.1
[11/28 05:47:59    323s] ---------------------------------------------------------------------------------------------
[11/28 05:47:59    323s]  DrvOpt #6 TOTAL                    0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.4    1.1
[11/28 05:47:59    323s] ---------------------------------------------------------------------------------------------
[11/28 05:47:59    323s] 
[11/28 05:47:59    323s] End: GigaOpt DRV Optimization (small scale fixing)
[11/28 05:47:59    323s] GigaOpt: Cleaning up delay & timing
[11/28 05:47:59    323s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/28 05:47:59    323s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1922.6M, EPOCH TIME: 1701150479.180123
[11/28 05:47:59    323s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.170, REAL:0.157, MEM:1922.6M, EPOCH TIME: 1701150479.337360
[11/28 05:47:59    323s] 
------------------------------------------------------------------
     Summary (cpu=0.45min real=0.45min mem=1922.6M)
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.571  |  3.809  |  2.571  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 05:47:59    323s] Density: 43.574%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:43, real = 0:00:42, mem = 1555.9M, totSessionCpu=0:05:24 **
[11/28 05:47:59    323s] Reported timing to dir ./timingReports
[11/28 05:47:59    323s] **optDesign ... cpu = 0:00:43, real = 0:00:42, mem = 1555.9M, totSessionCpu=0:05:24 **
[11/28 05:47:59    323s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1922.8M, EPOCH TIME: 1701150479.717432
[11/28 05:47:59    323s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.150, REAL:0.156, MEM:1922.8M, EPOCH TIME: 1701150479.873055
[11/28 05:48:05    325s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.571  |  3.809  |  2.571  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.574%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:45, real = 0:00:48, mem = 1556.1M, totSessionCpu=0:05:26 **
[11/28 05:48:05    325s] 
[11/28 05:48:05    325s] TimeStamp Deleting Cell Server Begin ...
[11/28 05:48:05    325s] Deleting Lib Analyzer.
[11/28 05:48:05    325s] 
[11/28 05:48:05    325s] TimeStamp Deleting Cell Server End ...
[11/28 05:48:05    325s] *** Finished optDesign ***
[11/28 05:48:05    325s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/28 05:48:05    326s] Info: Destroy the CCOpt slew target map.
[11/28 05:48:05    326s] clean pInstBBox. size 0
[11/28 05:48:05    326s] All LLGs are deleted
[11/28 05:48:05    326s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1922.9M, EPOCH TIME: 1701150485.834339
[11/28 05:48:05    326s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1922.9M, EPOCH TIME: 1701150485.834562
[11/28 05:48:05    326s] Info: pop threads available for lower-level modules during optimization.
[11/28 05:48:05    326s] *** optDesign #1 [finish] : cpu/real = 0:00:45.2/0:00:48.5 (0.9), totSession cpu/real = 0:05:26.2/0:07:07.3 (0.8), mem = 1922.9M
[11/28 05:48:05    326s] 
[11/28 05:48:05    326s] =============================================================================================
[11/28 05:48:05    326s]  Final TAT Report for optDesign #1                                              21.12-s106_1
[11/28 05:48:05    326s] =============================================================================================
[11/28 05:48:05    326s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:48:05    326s] ---------------------------------------------------------------------------------------------
[11/28 05:48:05    326s] [ InitOpt                ]      1   0:00:05.8  (  12.0 % )     0:00:13.9 /  0:00:14.0    1.0
[11/28 05:48:05    326s] [ DrvOpt                 ]      3   0:00:14.1  (  29.1 % )     0:00:15.6 /  0:00:15.7    1.0
[11/28 05:48:05    326s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:48:05    326s] [ OptSummaryReport       ]      3   0:00:00.6  (   1.2 % )     0:00:14.4 /  0:00:10.9    0.8
[11/28 05:48:05    326s] [ DrvReport              ]      3   0:00:05.4  (  11.0 % )     0:00:05.4 /  0:00:01.8    0.3
[11/28 05:48:05    326s] [ SlackTraversorInit     ]      1   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 05:48:05    326s] [ ReportFanoutViolation  ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 05:48:05    326s] [ RefinePlace            ]      1   0:00:01.5  (   3.1 % )     0:00:01.5 /  0:00:01.5    1.0
[11/28 05:48:05    326s] [ EarlyGlobalRoute       ]      1   0:00:03.5  (   7.3 % )     0:00:03.5 /  0:00:03.6    1.0
[11/28 05:48:05    326s] [ ExtractRC              ]      1   0:00:00.5  (   1.1 % )     0:00:00.5 /  0:00:00.5    1.0
[11/28 05:48:05    326s] [ TimingUpdate           ]      5   0:00:01.5  (   3.1 % )     0:00:07.7 /  0:00:07.9    1.0
[11/28 05:48:05    326s] [ FullDelayCalc          ]      2   0:00:11.7  (  24.1 % )     0:00:11.7 /  0:00:11.9    1.0
[11/28 05:48:05    326s] [ TimingReport           ]      3   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 05:48:05    326s] [ GenerateReports        ]      1   0:00:00.6  (   1.3 % )     0:00:00.6 /  0:00:00.6    1.0
[11/28 05:48:05    326s] [ MISC                   ]          0:00:02.3  (   4.7 % )     0:00:02.3 /  0:00:02.2    1.0
[11/28 05:48:05    326s] ---------------------------------------------------------------------------------------------
[11/28 05:48:05    326s]  optDesign #1 TOTAL                 0:00:48.5  ( 100.0 % )     0:00:48.5 /  0:00:45.2    0.9
[11/28 05:48:05    326s] ---------------------------------------------------------------------------------------------
[11/28 05:48:05    326s] 
[11/28 05:48:05    326s] Timing design after DRV fixes
[11/28 05:48:05    326s] <CMD> timeDesign -postCTS -prefix postCTS_setup_DRVfix
[11/28 05:48:05    326s] *** timeDesign #5 [begin] : totSession cpu/real = 0:05:26.2/0:07:07.3 (0.8), mem = 1922.9M
[11/28 05:48:05    326s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1824.9M, EPOCH TIME: 1701150485.987831
[11/28 05:48:05    326s] All LLGs are deleted
[11/28 05:48:05    326s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1824.9M, EPOCH TIME: 1701150485.987985
[11/28 05:48:05    326s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1824.9M, EPOCH TIME: 1701150485.988094
[11/28 05:48:05    326s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1824.9M, EPOCH TIME: 1701150485.988296
[11/28 05:48:05    326s] Start to check current routing status for nets...
[11/28 05:48:06    326s] All nets are already routed correctly.
[11/28 05:48:06    326s] End to check current routing status for nets (mem=1824.9M)
[11/28 05:48:06    326s] Effort level <high> specified for reg2reg path_group
[11/28 05:48:06    326s] All LLGs are deleted
[11/28 05:48:06    326s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1826.9M, EPOCH TIME: 1701150486.397519
[11/28 05:48:06    326s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1826.9M, EPOCH TIME: 1701150486.397998
[11/28 05:48:06    326s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1826.9M, EPOCH TIME: 1701150486.411360
[11/28 05:48:06    326s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1826.9M, EPOCH TIME: 1701150486.412977
[11/28 05:48:06    326s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1826.9M, EPOCH TIME: 1701150486.526054
[11/28 05:48:06    326s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.017, MEM:1826.9M, EPOCH TIME: 1701150486.543108
[11/28 05:48:06    326s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1826.9M, EPOCH TIME: 1701150486.555553
[11/28 05:48:06    326s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1826.9M, EPOCH TIME: 1701150486.557233
[11/28 05:48:06    326s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.160, REAL:0.158, MEM:1826.9M, EPOCH TIME: 1701150486.570966
[11/28 05:48:06    326s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.160, REAL:0.161, MEM:1826.9M, EPOCH TIME: 1701150486.572619
[11/28 05:48:06    326s] All LLGs are deleted
[11/28 05:48:06    326s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1826.9M, EPOCH TIME: 1701150486.584923
[11/28 05:48:06    326s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1826.9M, EPOCH TIME: 1701150486.585500
[11/28 05:48:11    328s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.571  |  3.809  |  2.571  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 05:48:11    328s] Density: 43.574%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[11/28 05:48:11    329s] Total CPU time: 2.81 sec
[11/28 05:48:11    329s] Total Real time: 6.0 sec
[11/28 05:48:11    329s] Total Memory Usage: 1825.109375 Mbytes
[11/28 05:48:11    329s] Info: pop threads available for lower-level modules during optimization.
[11/28 05:48:11    329s] *** timeDesign #5 [finish] : cpu/real = 0:00:02.8/0:00:06.0 (0.5), totSession cpu/real = 0:05:29.0/0:07:13.3 (0.8), mem = 1825.1M
[11/28 05:48:11    329s] 
[11/28 05:48:11    329s] =============================================================================================
[11/28 05:48:11    329s]  Final TAT Report for timeDesign #5                                             21.12-s106_1
[11/28 05:48:11    329s] =============================================================================================
[11/28 05:48:11    329s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:48:11    329s] ---------------------------------------------------------------------------------------------
[11/28 05:48:11    329s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:48:11    329s] [ OptSummaryReport       ]      1   0:00:00.2  (   3.9 % )     0:00:05.3 /  0:00:02.1    0.4
[11/28 05:48:11    329s] [ DrvReport              ]      1   0:00:04.0  (  67.2 % )     0:00:04.0 /  0:00:00.8    0.2
[11/28 05:48:11    329s] [ TimingUpdate           ]      1   0:00:00.4  (   6.0 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 05:48:11    329s] [ TimingReport           ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 05:48:11    329s] [ GenerateReports        ]      1   0:00:00.7  (  11.3 % )     0:00:00.7 /  0:00:00.7    1.0
[11/28 05:48:11    329s] [ MISC                   ]          0:00:00.6  (  10.6 % )     0:00:00.6 /  0:00:00.6    1.0
[11/28 05:48:11    329s] ---------------------------------------------------------------------------------------------
[11/28 05:48:11    329s]  timeDesign #5 TOTAL                0:00:06.0  ( 100.0 % )     0:00:06.0 /  0:00:02.8    0.5
[11/28 05:48:11    329s] ---------------------------------------------------------------------------------------------
[11/28 05:48:11    329s] 
[11/28 05:48:11    329s] <CMD> timeDesign -postCTS -prefix postCTS_hold_DRVfix -hold
[11/28 05:48:11    329s] *** timeDesign #6 [begin] : totSession cpu/real = 0:05:29.0/0:07:13.3 (0.8), mem = 1825.1M
[11/28 05:48:12    329s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1791.1M, EPOCH TIME: 1701150492.132027
[11/28 05:48:12    329s] All LLGs are deleted
[11/28 05:48:12    329s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1791.1M, EPOCH TIME: 1701150492.132182
[11/28 05:48:12    329s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1791.1M, EPOCH TIME: 1701150492.132315
[11/28 05:48:12    329s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1791.1M, EPOCH TIME: 1701150492.132468
[11/28 05:48:12    329s] Start to check current routing status for nets...
[11/28 05:48:12    329s] All nets are already routed correctly.
[11/28 05:48:12    329s] End to check current routing status for nets (mem=1791.1M)
[11/28 05:48:12    329s] Effort level <high> specified for reg2reg path_group
[11/28 05:48:12    330s] All LLGs are deleted
[11/28 05:48:12    330s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1801.1M, EPOCH TIME: 1701150492.940019
[11/28 05:48:12    330s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1801.1M, EPOCH TIME: 1701150492.940619
[11/28 05:48:12    330s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1801.1M, EPOCH TIME: 1701150492.941804
[11/28 05:48:12    330s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1801.1M, EPOCH TIME: 1701150492.959410
[11/28 05:48:13    330s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1801.1M, EPOCH TIME: 1701150493.015712
[11/28 05:48:13    330s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1801.1M, EPOCH TIME: 1701150493.016665
[11/28 05:48:13    330s] Fast DP-INIT is on for default
[11/28 05:48:13    330s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.062, MEM:1801.1M, EPOCH TIME: 1701150493.021242
[11/28 05:48:13    330s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.081, MEM:1801.1M, EPOCH TIME: 1701150493.022719
[11/28 05:48:13    330s] All LLGs are deleted
[11/28 05:48:13    330s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1801.1M, EPOCH TIME: 1701150493.042910
[11/28 05:48:13    330s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.009, MEM:1801.1M, EPOCH TIME: 1701150493.051547
[11/28 05:48:13    330s] Starting delay calculation for Hold views
[11/28 05:48:13    330s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/28 05:48:13    330s] #################################################################################
[11/28 05:48:13    330s] # Design Stage: PreRoute
[11/28 05:48:13    330s] # Design Name: risc_v_Pad_Frame
[11/28 05:48:13    330s] # Design Mode: 45nm
[11/28 05:48:13    330s] # Analysis Mode: MMMC OCV 
[11/28 05:48:13    330s] # Parasitics Mode: No SPEF/RCDB 
[11/28 05:48:13    330s] # Signoff Settings: SI Off 
[11/28 05:48:13    330s] #################################################################################
[11/28 05:48:13    330s] Calculate late delays in OCV mode...
[11/28 05:48:13    330s] Calculate early delays in OCV mode...
[11/28 05:48:13    330s] Calculate late delays in OCV mode...
[11/28 05:48:13    330s] Calculate early delays in OCV mode...
[11/28 05:48:13    330s] Topological Sorting (REAL = 0:00:00.0, MEM = 1799.1M, InitMEM = 1799.1M)
[11/28 05:48:13    330s] Start delay calculation (fullDC) (1 T). (MEM=1799.14)
[11/28 05:48:13    330s] End AAE Lib Interpolated Model. (MEM=1819.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:48:16    333s] Total number of fetched objects 4135
[11/28 05:48:17    335s] Total number of fetched objects 4135
[11/28 05:48:18    335s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[11/28 05:48:18    335s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[11/28 05:48:18    335s] End delay calculation. (MEM=1838.09 CPU=0:00:04.6 REAL=0:00:04.0)
[11/28 05:48:18    335s] End delay calculation (fullDC). (MEM=1838.09 CPU=0:00:05.3 REAL=0:00:05.0)
[11/28 05:48:18    335s] *** CDM Built up (cpu=0:00:05.5  real=0:00:05.0  mem= 1838.1M) ***
[11/28 05:48:19    336s] *** Done Building Timing Graph (cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:05:36 mem=1838.1M)
[11/28 05:48:19    337s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.011  | -0.011  |  0.019  |
|           TNS (ns):| -0.857  | -0.857  |  0.000  |
|    Violating Paths:|   149   |   149   |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 05:48:19    337s] Density: 43.574%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[11/28 05:48:20    337s] Total CPU time: 8.28 sec
[11/28 05:48:20    337s] Total Real time: 9.0 sec
[11/28 05:48:20    337s] Total Memory Usage: 1761.082031 Mbytes
[11/28 05:48:20    337s] *** timeDesign #6 [finish] : cpu/real = 0:00:08.3/0:00:08.3 (1.0), totSession cpu/real = 0:05:37.3/0:07:21.6 (0.8), mem = 1761.1M
[11/28 05:48:20    337s] 
[11/28 05:48:20    337s] =============================================================================================
[11/28 05:48:20    337s]  Final TAT Report for timeDesign #6                                             21.12-s106_1
[11/28 05:48:20    337s] =============================================================================================
[11/28 05:48:20    337s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:48:20    337s] ---------------------------------------------------------------------------------------------
[11/28 05:48:20    337s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:48:20    337s] [ OptSummaryReport       ]      1   0:00:00.2  (   2.1 % )     0:00:07.0 /  0:00:07.0    1.0
[11/28 05:48:20    337s] [ TimingUpdate           ]      1   0:00:00.4  (   4.4 % )     0:00:06.0 /  0:00:06.0    1.0
[11/28 05:48:20    337s] [ FullDelayCalc          ]      1   0:00:05.6  (  68.0 % )     0:00:05.6 /  0:00:05.6    1.0
[11/28 05:48:20    337s] [ TimingReport           ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.1    0.8
[11/28 05:48:20    337s] [ GenerateReports        ]      1   0:00:00.6  (   7.4 % )     0:00:00.6 /  0:00:00.6    1.0
[11/28 05:48:20    337s] [ MISC                   ]          0:00:01.3  (  15.8 % )     0:00:01.3 /  0:00:01.3    1.0
[11/28 05:48:20    337s] ---------------------------------------------------------------------------------------------
[11/28 05:48:20    337s]  timeDesign #6 TOTAL                0:00:08.3  ( 100.0 % )     0:00:08.3 /  0:00:08.3    1.0
[11/28 05:48:20    337s] ---------------------------------------------------------------------------------------------
[11/28 05:48:20    337s] 
[11/28 05:48:20    337s] Setting Optimization Mode Option for Setup fixing
[11/28 05:48:20    337s] <CMD> setOptMode -addInstancePrefix postCTSsetup
[11/28 05:48:20    337s] Optimizing for Setup
[11/28 05:48:20    337s] <CMD> optDesign -postCTS
[11/28 05:48:20    337s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1390.2M, totSessionCpu=0:05:37 **
[11/28 05:48:20    337s] Info: 1 threads available for lower-level modules during optimization.
[11/28 05:48:20    337s] GigaOpt running with 1 threads.
[11/28 05:48:20    337s] **INFO: User settings:
[11/28 05:48:20    337s] setDesignMode -process                              45
[11/28 05:48:20    337s] setExtractRCMode -coupling_c_th                     0.1
[11/28 05:48:20    337s] setExtractRCMode -engine                            preRoute
[11/28 05:48:20    337s] setExtractRCMode -relative_c_th                     1
[11/28 05:48:20    337s] setExtractRCMode -total_c_th                        0
[11/28 05:48:20    337s] setUsefulSkewMode -ecoRoute                         false
[11/28 05:48:20    337s] setDelayCalMode -enable_high_fanout                 true
[11/28 05:48:20    337s] setDelayCalMode -engine                             aae
[11/28 05:48:20    337s] setDelayCalMode -ignoreNetLoad                      false
[11/28 05:48:20    337s] setDelayCalMode -socv_accuracy_mode                 low
[11/28 05:48:20    337s] setOptMode -addInstancePrefix                       postCTSsetup
[11/28 05:48:20    337s] setOptMode -drcMargin                               0
[11/28 05:48:20    337s] setOptMode -fixDrc                                  true
[11/28 05:48:20    337s] setOptMode -fixFanoutLoad                           true
[11/28 05:48:20    337s] setOptMode -preserveAllSequential                   false
[11/28 05:48:20    337s] setOptMode -setupTargetSlack                        0
[11/28 05:48:20    337s] setPlaceMode -honorSoftBlockage                     true
[11/28 05:48:20    337s] setPlaceMode -place_design_floorplan_mode           false
[11/28 05:48:20    337s] setPlaceMode -place_detail_check_route              true
[11/28 05:48:20    337s] setPlaceMode -place_detail_preserve_routing         true
[11/28 05:48:20    337s] setPlaceMode -place_detail_remove_affected_routing  true
[11/28 05:48:20    337s] setPlaceMode -place_detail_swap_eeq_cells           false
[11/28 05:48:20    337s] setPlaceMode -place_global_clock_gate_aware         true
[11/28 05:48:20    337s] setPlaceMode -place_global_cong_effort              high
[11/28 05:48:20    337s] setPlaceMode -place_global_ignore_scan              true
[11/28 05:48:20    337s] setPlaceMode -place_global_ignore_spare             false
[11/28 05:48:20    337s] setPlaceMode -place_global_module_aware_spare       false
[11/28 05:48:20    337s] setPlaceMode -place_global_place_io_pins            true
[11/28 05:48:20    337s] setPlaceMode -place_global_reorder_scan             true
[11/28 05:48:20    337s] setPlaceMode -powerDriven                           false
[11/28 05:48:20    337s] setPlaceMode -timingDriven                          true
[11/28 05:48:20    337s] setAnalysisMode -analysisType                       onChipVariation
[11/28 05:48:20    337s] setAnalysisMode -checkType                          setup
[11/28 05:48:20    337s] setAnalysisMode -clkSrcPath                         true
[11/28 05:48:20    337s] setAnalysisMode -clockPropagation                   sdcControl
[11/28 05:48:20    337s] setAnalysisMode -skew                               true
[11/28 05:48:20    337s] setAnalysisMode -virtualIPO                         false
[11/28 05:48:20    337s] 
[11/28 05:48:20    337s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/28 05:48:20    338s] 
[11/28 05:48:20    338s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 05:48:20    338s] Summary for sequential cells identification: 
[11/28 05:48:20    338s]   Identified SBFF number: 104
[11/28 05:48:20    338s]   Identified MBFF number: 16
[11/28 05:48:20    338s]   Identified SB Latch number: 0
[11/28 05:48:20    338s]   Identified MB Latch number: 0
[11/28 05:48:20    338s]   Not identified SBFF number: 16
[11/28 05:48:20    338s]   Not identified MBFF number: 0
[11/28 05:48:20    338s]   Not identified SB Latch number: 0
[11/28 05:48:20    338s]   Not identified MB Latch number: 0
[11/28 05:48:20    338s]   Number of sequential cells which are not FFs: 32
[11/28 05:48:20    338s]  Visiting view : AnalysisView_WC
[11/28 05:48:20    338s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:48:20    338s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:48:20    338s]  Visiting view : AnalysisView_BC
[11/28 05:48:20    338s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/28 05:48:20    338s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:48:20    338s]  Visiting view : AnalysisView_WC
[11/28 05:48:20    338s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:48:20    338s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:48:20    338s]  Visiting view : AnalysisView_BC
[11/28 05:48:20    338s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/28 05:48:20    338s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:48:20    338s] TLC MultiMap info (StdDelay):
[11/28 05:48:20    338s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[11/28 05:48:20    338s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/28 05:48:20    338s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/28 05:48:20    338s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[11/28 05:48:20    338s]  Setting StdDelay to: 38ps
[11/28 05:48:20    338s] 
[11/28 05:48:20    338s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 05:48:20    338s] Need call spDPlaceInit before registerPrioInstLoc.
[11/28 05:48:20    338s] *** optDesign #2 [begin] : totSession cpu/real = 0:05:38.1/0:07:22.4 (0.8), mem = 1773.1M
[11/28 05:48:20    338s] *** InitOpt #3 [begin] : totSession cpu/real = 0:05:38.1/0:07:22.4 (0.8), mem = 1773.1M
[11/28 05:48:20    338s] OPERPROF: Starting DPlace-Init at level 1, MEM:1773.1M, EPOCH TIME: 1701150500.963311
[11/28 05:48:20    338s] z: 2, totalTracks: 1
[11/28 05:48:20    338s] z: 4, totalTracks: 1
[11/28 05:48:20    338s] z: 6, totalTracks: 1
[11/28 05:48:20    338s] z: 8, totalTracks: 1
[11/28 05:48:20    338s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:48:20    338s] All LLGs are deleted
[11/28 05:48:20    338s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1773.1M, EPOCH TIME: 1701150500.982038
[11/28 05:48:20    338s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1773.1M, EPOCH TIME: 1701150500.982531
[11/28 05:48:21    338s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1773.1M, EPOCH TIME: 1701150500.999966
[11/28 05:48:21    338s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1773.1M, EPOCH TIME: 1701150501.001816
[11/28 05:48:21    338s] Core basic site is CoreSite
[11/28 05:48:21    338s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1773.1M, EPOCH TIME: 1701150501.123248
[11/28 05:48:21    338s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.040, REAL:0.038, MEM:1773.1M, EPOCH TIME: 1701150501.161524
[11/28 05:48:21    338s] SiteArray: non-trimmed site array dimensions = 128 x 1100
[11/28 05:48:21    338s] SiteArray: use 655,360 bytes
[11/28 05:48:21    338s] SiteArray: current memory after site array memory allocation 1773.1M
[11/28 05:48:21    338s] SiteArray: FP blocked sites are writable
[11/28 05:48:21    338s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 05:48:21    338s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1773.1M, EPOCH TIME: 1701150501.166083
[11/28 05:48:21    338s] Process 34650 wires and vias for routing blockage and capacity analysis
[11/28 05:48:21    338s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.060, REAL:0.049, MEM:1773.1M, EPOCH TIME: 1701150501.215259
[11/28 05:48:21    338s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.230, REAL:0.228, MEM:1773.1M, EPOCH TIME: 1701150501.229319
[11/28 05:48:21    338s] 
[11/28 05:48:21    338s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:48:21    338s] OPERPROF:     Starting CMU at level 3, MEM:1773.1M, EPOCH TIME: 1701150501.230704
[11/28 05:48:21    338s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1773.1M, EPOCH TIME: 1701150501.231805
[11/28 05:48:21    338s] 
[11/28 05:48:21    338s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 05:48:21    338s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.250, REAL:0.249, MEM:1773.1M, EPOCH TIME: 1701150501.248707
[11/28 05:48:21    338s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1773.1M, EPOCH TIME: 1701150501.248843
[11/28 05:48:21    338s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1773.1M, EPOCH TIME: 1701150501.248957
[11/28 05:48:21    338s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1773.1MB).
[11/28 05:48:21    338s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.288, MEM:1773.1M, EPOCH TIME: 1701150501.251723
[11/28 05:48:21    338s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1773.1M, EPOCH TIME: 1701150501.251992
[11/28 05:48:21    338s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.033, MEM:1769.1M, EPOCH TIME: 1701150501.285304
[11/28 05:48:21    338s] 
[11/28 05:48:21    338s] Creating Lib Analyzer ...
[11/28 05:48:21    338s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/28 05:48:21    338s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/28 05:48:21    338s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/28 05:48:21    338s] 
[11/28 05:48:21    338s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:48:24    341s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:42 mem=1793.1M
[11/28 05:48:24    341s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:42 mem=1793.1M
[11/28 05:48:24    341s] Creating Lib Analyzer, finished. 
[11/28 05:48:24    341s] Effort level <high> specified for reg2reg path_group
[11/28 05:48:24    342s] **optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 1419.7M, totSessionCpu=0:05:42 **
[11/28 05:48:24    342s] *** optDesign -postCTS ***
[11/28 05:48:24    342s] DRC Margin: user margin 0.0; extra margin 0.2
[11/28 05:48:24    342s] Hold Target Slack: user slack 0
[11/28 05:48:24    342s] Setup Target Slack: user slack 0; extra slack 0.0
[11/28 05:48:24    342s] setUsefulSkewMode -ecoRoute false
[11/28 05:48:24    342s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1795.1M, EPOCH TIME: 1701150504.983023
[11/28 05:48:25    342s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.107, MEM:1795.1M, EPOCH TIME: 1701150505.090223
[11/28 05:48:25    342s] Multi-VT timing optimization disabled based on library information.
[11/28 05:48:25    342s] 
[11/28 05:48:25    342s] TimeStamp Deleting Cell Server Begin ...
[11/28 05:48:25    342s] Deleting Lib Analyzer.
[11/28 05:48:25    342s] 
[11/28 05:48:25    342s] TimeStamp Deleting Cell Server End ...
[11/28 05:48:25    342s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/28 05:48:25    342s] 
[11/28 05:48:25    342s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 05:48:25    342s] Summary for sequential cells identification: 
[11/28 05:48:25    342s]   Identified SBFF number: 104
[11/28 05:48:25    342s]   Identified MBFF number: 16
[11/28 05:48:25    342s]   Identified SB Latch number: 0
[11/28 05:48:25    342s]   Identified MB Latch number: 0
[11/28 05:48:25    342s]   Not identified SBFF number: 16
[11/28 05:48:25    342s]   Not identified MBFF number: 0
[11/28 05:48:25    342s]   Not identified SB Latch number: 0
[11/28 05:48:25    342s]   Not identified MB Latch number: 0
[11/28 05:48:25    342s]   Number of sequential cells which are not FFs: 32
[11/28 05:48:25    342s]  Visiting view : AnalysisView_WC
[11/28 05:48:25    342s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:48:25    342s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:48:25    342s]  Visiting view : AnalysisView_BC
[11/28 05:48:25    342s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/28 05:48:25    342s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:48:25    342s]  Visiting view : AnalysisView_WC
[11/28 05:48:25    342s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:48:25    342s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:48:25    342s]  Visiting view : AnalysisView_BC
[11/28 05:48:25    342s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/28 05:48:25    342s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:48:25    342s] TLC MultiMap info (StdDelay):
[11/28 05:48:25    342s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[11/28 05:48:25    342s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/28 05:48:25    342s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/28 05:48:25    342s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[11/28 05:48:25    342s]  Setting StdDelay to: 38ps
[11/28 05:48:25    342s] 
[11/28 05:48:25    342s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 05:48:25    342s] 
[11/28 05:48:25    342s] TimeStamp Deleting Cell Server Begin ...
[11/28 05:48:25    342s] 
[11/28 05:48:25    342s] TimeStamp Deleting Cell Server End ...
[11/28 05:48:25    342s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1795.1M, EPOCH TIME: 1701150505.444890
[11/28 05:48:25    342s] All LLGs are deleted
[11/28 05:48:25    342s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1795.1M, EPOCH TIME: 1701150505.445096
[11/28 05:48:25    342s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1795.1M, EPOCH TIME: 1701150505.445264
[11/28 05:48:25    342s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:1787.1M, EPOCH TIME: 1701150505.446476
[11/28 05:48:25    342s] Start to check current routing status for nets...
[11/28 05:48:25    342s] All nets are already routed correctly.
[11/28 05:48:25    342s] End to check current routing status for nets (mem=1787.1M)
[11/28 05:48:25    342s] 
[11/28 05:48:25    342s] Creating Lib Analyzer ...
[11/28 05:48:25    342s] 
[11/28 05:48:25    342s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 05:48:25    342s] Summary for sequential cells identification: 
[11/28 05:48:25    342s]   Identified SBFF number: 104
[11/28 05:48:25    342s]   Identified MBFF number: 16
[11/28 05:48:25    342s]   Identified SB Latch number: 0
[11/28 05:48:25    342s]   Identified MB Latch number: 0
[11/28 05:48:25    342s]   Not identified SBFF number: 16
[11/28 05:48:25    342s]   Not identified MBFF number: 0
[11/28 05:48:25    342s]   Not identified SB Latch number: 0
[11/28 05:48:25    342s]   Not identified MB Latch number: 0
[11/28 05:48:25    342s]   Number of sequential cells which are not FFs: 32
[11/28 05:48:25    342s]  Visiting view : AnalysisView_WC
[11/28 05:48:25    342s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[11/28 05:48:25    342s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:48:25    342s]  Visiting view : AnalysisView_BC
[11/28 05:48:25    342s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[11/28 05:48:25    342s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:48:25    342s]  Visiting view : AnalysisView_WC
[11/28 05:48:25    342s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[11/28 05:48:25    342s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:48:25    342s]  Visiting view : AnalysisView_BC
[11/28 05:48:25    342s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[11/28 05:48:25    342s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:48:25    342s] TLC MultiMap info (StdDelay):
[11/28 05:48:25    342s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 10ps
[11/28 05:48:25    342s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/28 05:48:25    342s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/28 05:48:25    342s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[11/28 05:48:25    342s]  Setting StdDelay to: 41.7ps
[11/28 05:48:25    342s] 
[11/28 05:48:25    342s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 05:48:25    342s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/28 05:48:25    342s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/28 05:48:25    342s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/28 05:48:25    342s] 
[11/28 05:48:25    342s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:48:28    345s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:45 mem=1797.2M
[11/28 05:48:28    345s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:45 mem=1797.2M
[11/28 05:48:28    345s] Creating Lib Analyzer, finished. 
[11/28 05:48:28    345s] #optDebug: Start CG creation (mem=1825.8M)
[11/28 05:48:28    345s]  ...initializing CG  maxDriveDist 1248.131000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 124.813000 
[11/28 05:48:28    346s] (cpu=0:00:00.6, mem=2011.3M)
[11/28 05:48:28    346s]  ...processing cgPrt (cpu=0:00:00.6, mem=2011.3M)
[11/28 05:48:28    346s]  ...processing cgEgp (cpu=0:00:00.6, mem=2011.3M)
[11/28 05:48:28    346s]  ...processing cgPbk (cpu=0:00:00.6, mem=2011.3M)
[11/28 05:48:28    346s]  ...processing cgNrb(cpu=0:00:00.6, mem=2011.3M)
[11/28 05:48:28    346s]  ...processing cgObs (cpu=0:00:00.6, mem=2011.3M)
[11/28 05:48:28    346s]  ...processing cgCon (cpu=0:00:00.6, mem=2011.3M)
[11/28 05:48:28    346s]  ...processing cgPdm (cpu=0:00:00.6, mem=2011.3M)
[11/28 05:48:28    346s] #optDebug: Finish CG creation (cpu=0:00:00.6, mem=2011.3M)
[11/28 05:48:28    346s] Compute RC Scale Done ...
[11/28 05:48:28    346s] All LLGs are deleted
[11/28 05:48:28    346s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2001.7M, EPOCH TIME: 1701150508.977709
[11/28 05:48:28    346s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.020, REAL:0.021, MEM:2001.7M, EPOCH TIME: 1701150508.998603
[11/28 05:48:28    346s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2001.7M, EPOCH TIME: 1701150508.999870
[11/28 05:48:29    346s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2001.7M, EPOCH TIME: 1701150509.001539
[11/28 05:48:29    346s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2001.7M, EPOCH TIME: 1701150509.159079
[11/28 05:48:29    346s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.016, MEM:2001.7M, EPOCH TIME: 1701150509.174870
[11/28 05:48:29    346s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2001.7M, EPOCH TIME: 1701150509.187308
[11/28 05:48:29    346s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:2001.7M, EPOCH TIME: 1701150509.189216
[11/28 05:48:29    346s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.290, REAL:0.189, MEM:2001.7M, EPOCH TIME: 1701150509.190838
[11/28 05:48:29    346s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.300, REAL:0.201, MEM:2001.7M, EPOCH TIME: 1701150509.200483
[11/28 05:48:29    346s] Starting delay calculation for Setup views
[11/28 05:48:29    346s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/28 05:48:29    346s] #################################################################################
[11/28 05:48:29    346s] # Design Stage: PreRoute
[11/28 05:48:29    346s] # Design Name: risc_v_Pad_Frame
[11/28 05:48:29    346s] # Design Mode: 45nm
[11/28 05:48:29    346s] # Analysis Mode: MMMC OCV 
[11/28 05:48:29    346s] # Parasitics Mode: No SPEF/RCDB 
[11/28 05:48:29    346s] # Signoff Settings: SI Off 
[11/28 05:48:29    346s] #################################################################################
[11/28 05:48:29    346s] Calculate early delays in OCV mode...
[11/28 05:48:29    346s] Calculate late delays in OCV mode...
[11/28 05:48:29    346s] Calculate early delays in OCV mode...
[11/28 05:48:29    346s] Calculate late delays in OCV mode...
[11/28 05:48:29    347s] Topological Sorting (REAL = 0:00:00.0, MEM = 1999.7M, InitMEM = 1999.7M)
[11/28 05:48:29    347s] Start delay calculation (fullDC) (1 T). (MEM=1999.74)
[11/28 05:48:29    347s] End AAE Lib Interpolated Model. (MEM=2019.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:48:32    349s] Total number of fetched objects 4135
[11/28 05:48:34    351s] Total number of fetched objects 4135
[11/28 05:48:34    352s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[11/28 05:48:35    352s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:01.0)
[11/28 05:48:35    352s] End delay calculation. (MEM=1993.75 CPU=0:00:04.9 REAL=0:00:05.0)
[11/28 05:48:35    352s] End delay calculation (fullDC). (MEM=1993.75 CPU=0:00:05.7 REAL=0:00:06.0)
[11/28 05:48:35    352s] *** CDM Built up (cpu=0:00:06.1  real=0:00:06.0  mem= 1993.7M) ***
[11/28 05:48:36    353s] *** Done Building Timing Graph (cpu=0:00:06.8 real=0:00:07.0 totSessionCpu=0:05:53 mem=1993.7M)
[11/28 05:48:36    353s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.571  |  3.809  |  2.571  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.574%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:16, mem = 1554.2M, totSessionCpu=0:05:54 **
[11/28 05:48:36    353s] *** InitOpt #3 [finish] : cpu/real = 0:00:15.8/0:00:15.7 (1.0), totSession cpu/real = 0:05:53.9/0:07:38.1 (0.8), mem = 1915.0M
[11/28 05:48:36    353s] 
[11/28 05:48:36    353s] =============================================================================================
[11/28 05:48:36    353s]  Step TAT Report for InitOpt #3                                                 21.12-s106_1
[11/28 05:48:36    353s] =============================================================================================
[11/28 05:48:36    353s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:48:36    353s] ---------------------------------------------------------------------------------------------
[11/28 05:48:36    353s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:48:36    353s] [ OptSummaryReport       ]      1   0:00:00.3  (   1.7 % )     0:00:07.7 /  0:00:07.8    1.0
[11/28 05:48:36    353s] [ DrvReport              ]      1   0:00:00.5  (   2.9 % )     0:00:00.5 /  0:00:00.4    1.0
[11/28 05:48:36    353s] [ CellServerInit         ]      2   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:48:36    353s] [ LibAnalyzerInit        ]      2   0:00:05.8  (  37.1 % )     0:00:05.8 /  0:00:05.9    1.0
[11/28 05:48:36    353s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:48:36    353s] [ SteinerInterfaceInit   ]      1   0:00:00.6  (   3.9 % )     0:00:00.6 /  0:00:00.6    1.0
[11/28 05:48:36    353s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:48:36    353s] [ TimingUpdate           ]      1   0:00:00.5  (   3.1 % )     0:00:06.9 /  0:00:06.9    1.0
[11/28 05:48:36    353s] [ FullDelayCalc          ]      1   0:00:06.4  (  40.5 % )     0:00:06.4 /  0:00:06.4    1.0
[11/28 05:48:36    353s] [ TimingReport           ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.2    1.1
[11/28 05:48:36    353s] [ MISC                   ]          0:00:01.4  (   8.6 % )     0:00:01.4 /  0:00:01.3    1.0
[11/28 05:48:36    353s] ---------------------------------------------------------------------------------------------
[11/28 05:48:36    353s]  InitOpt #3 TOTAL                   0:00:15.7  ( 100.0 % )     0:00:15.7 /  0:00:15.8    1.0
[11/28 05:48:36    353s] ---------------------------------------------------------------------------------------------
[11/28 05:48:36    353s] 
[11/28 05:48:36    353s] ** INFO : this run is activating low effort ccoptDesign flow
[11/28 05:48:36    353s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 05:48:36    353s] ### Creating PhyDesignMc. totSessionCpu=0:05:54 mem=1915.0M
[11/28 05:48:36    353s] OPERPROF: Starting DPlace-Init at level 1, MEM:1915.0M, EPOCH TIME: 1701150516.689072
[11/28 05:48:36    353s] z: 2, totalTracks: 1
[11/28 05:48:36    353s] z: 4, totalTracks: 1
[11/28 05:48:36    353s] z: 6, totalTracks: 1
[11/28 05:48:36    353s] z: 8, totalTracks: 1
[11/28 05:48:36    353s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:48:36    353s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1915.0M, EPOCH TIME: 1701150516.720568
[11/28 05:48:36    354s] 
[11/28 05:48:36    354s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:48:36    354s] 
[11/28 05:48:36    354s]  Skipping Bad Lib Cell Checking (CMU) !
[11/28 05:48:36    354s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.138, MEM:1915.0M, EPOCH TIME: 1701150516.859036
[11/28 05:48:36    354s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1915.0M, EPOCH TIME: 1701150516.859201
[11/28 05:48:36    354s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1915.0M, EPOCH TIME: 1701150516.859330
[11/28 05:48:36    354s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1915.0MB).
[11/28 05:48:36    354s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.171, MEM:1915.0M, EPOCH TIME: 1701150516.860087
[11/28 05:48:36    354s] TotalInstCnt at PhyDesignMc Initialization: 3,782
[11/28 05:48:36    354s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:54 mem=1915.0M
[11/28 05:48:36    354s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1915.0M, EPOCH TIME: 1701150516.902647
[11/28 05:48:36    354s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.033, MEM:1915.0M, EPOCH TIME: 1701150516.935691
[11/28 05:48:36    354s] TotalInstCnt at PhyDesignMc Destruction: 3,782
[11/28 05:48:36    354s] OPTC: m1 20.0 20.0
[11/28 05:48:37    354s] #optDebug: fT-E <X 2 0 0 1>
[11/28 05:48:37    354s] -congRepairInPostCTS false                 # bool, default=false, private
[11/28 05:48:37    354s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[11/28 05:48:37    354s] Begin: GigaOpt Route Type Constraints Refinement
[11/28 05:48:37    354s] *** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:05:54.8/0:07:39.0 (0.8), mem = 1915.0M
[11/28 05:48:37    354s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28290.11
[11/28 05:48:37    354s] ### Creating RouteCongInterface, started
[11/28 05:48:37    354s] ### Creating LA Mngr. totSessionCpu=0:05:55 mem=1915.0M
[11/28 05:48:37    354s] ### Creating LA Mngr, finished. totSessionCpu=0:05:55 mem=1915.0M
[11/28 05:48:37    355s] 
[11/28 05:48:37    355s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/28 05:48:37    355s] 
[11/28 05:48:37    355s] #optDebug: {0, 1.000}
[11/28 05:48:37    355s] ### Creating RouteCongInterface, finished
[11/28 05:48:37    355s] Updated routing constraints on 0 nets.
[11/28 05:48:37    355s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28290.11
[11/28 05:48:37    355s] Bottom Preferred Layer:
[11/28 05:48:37    355s] +---------------+------------+----------+
[11/28 05:48:37    355s] |     Layer     |    CLK     |   Rule   |
[11/28 05:48:37    355s] +---------------+------------+----------+
[11/28 05:48:37    355s] | Metal3 (z=3)  |         41 | default  |
[11/28 05:48:37    355s] +---------------+------------+----------+
[11/28 05:48:37    355s] *** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:05:55.1/0:07:39.3 (0.8), mem = 1915.0M
[11/28 05:48:37    355s] 
[11/28 05:48:37    355s] =============================================================================================
[11/28 05:48:37    355s]  Step TAT Report for CongRefineRouteType #3                                     21.12-s106_1
[11/28 05:48:37    355s] =============================================================================================
[11/28 05:48:37    355s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:48:37    355s] ---------------------------------------------------------------------------------------------
[11/28 05:48:37    355s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  65.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:48:37    355s] [ MISC                   ]          0:00:00.1  (  34.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 05:48:37    355s] ---------------------------------------------------------------------------------------------
[11/28 05:48:37    355s]  CongRefineRouteType #3 TOTAL       0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 05:48:37    355s] ---------------------------------------------------------------------------------------------
[11/28 05:48:37    355s] 
[11/28 05:48:37    355s] End: GigaOpt Route Type Constraints Refinement
[11/28 05:48:37    355s] *** Starting optimizing excluded clock nets MEM= 1915.0M) ***
[11/28 05:48:37    355s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1915.0M) ***
[11/28 05:48:37    355s] *** Starting optimizing excluded clock nets MEM= 1915.0M) ***
[11/28 05:48:37    355s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1915.0M) ***
[11/28 05:48:38    355s] Info: Done creating the CCOpt slew target map.
[11/28 05:48:38    355s] Begin: GigaOpt high fanout net optimization
[11/28 05:48:38    355s] GigaOpt HFN: use maxLocalDensity 1.2
[11/28 05:48:38    355s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/28 05:48:38    355s] *** DrvOpt #7 [begin] : totSession cpu/real = 0:05:55.4/0:07:39.6 (0.8), mem = 1915.0M
[11/28 05:48:38    355s] Info: 4 io nets excluded
[11/28 05:48:38    355s] Info: 4 nets with fixed/cover wires excluded.
[11/28 05:48:38    355s] Info: 41 clock nets excluded from IPO operation.
[11/28 05:48:38    355s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28290.12
[11/28 05:48:38    355s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 05:48:38    355s] ### Creating PhyDesignMc. totSessionCpu=0:05:55 mem=1915.0M
[11/28 05:48:38    355s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 05:48:38    355s] OPERPROF: Starting DPlace-Init at level 1, MEM:1915.0M, EPOCH TIME: 1701150518.152543
[11/28 05:48:38    355s] z: 2, totalTracks: 1
[11/28 05:48:38    355s] z: 4, totalTracks: 1
[11/28 05:48:38    355s] z: 6, totalTracks: 1
[11/28 05:48:38    355s] z: 8, totalTracks: 1
[11/28 05:48:38    355s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:48:38    355s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1915.0M, EPOCH TIME: 1701150518.204562
[11/28 05:48:38    355s] 
[11/28 05:48:38    355s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:48:38    355s] 
[11/28 05:48:38    355s]  Skipping Bad Lib Cell Checking (CMU) !
[11/28 05:48:38    355s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.160, MEM:1915.0M, EPOCH TIME: 1701150518.364178
[11/28 05:48:38    355s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1915.0M, EPOCH TIME: 1701150518.364343
[11/28 05:48:38    355s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1915.0M, EPOCH TIME: 1701150518.364450
[11/28 05:48:38    355s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1915.0MB).
[11/28 05:48:38    355s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.213, MEM:1915.0M, EPOCH TIME: 1701150518.365286
[11/28 05:48:38    355s] TotalInstCnt at PhyDesignMc Initialization: 3,782
[11/28 05:48:38    355s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:56 mem=1915.0M
[11/28 05:48:38    355s] ### Creating RouteCongInterface, started
[11/28 05:48:38    355s] 
[11/28 05:48:38    355s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[11/28 05:48:38    355s] 
[11/28 05:48:38    355s] #optDebug: {0, 1.000}
[11/28 05:48:38    355s] ### Creating RouteCongInterface, finished
[11/28 05:48:38    355s] {MG  {8 0 1 0.0251399}  {10 0 5.8 0.14041} }
[11/28 05:48:38    355s] ### Creating LA Mngr. totSessionCpu=0:05:56 mem=1915.0M
[11/28 05:48:38    355s] ### Creating LA Mngr, finished. totSessionCpu=0:05:56 mem=1915.0M
[11/28 05:48:39    356s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 05:48:39    356s] Total-nets :: 554, Stn-nets :: 4, ratio :: 0.722022 %, Total-len 16458.1, Stn-len 0
[11/28 05:48:39    356s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1953.2M, EPOCH TIME: 1701150519.666203
[11/28 05:48:39    356s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.038, MEM:1915.2M, EPOCH TIME: 1701150519.703746
[11/28 05:48:39    356s] TotalInstCnt at PhyDesignMc Destruction: 3,782
[11/28 05:48:39    356s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28290.12
[11/28 05:48:39    356s] *** DrvOpt #7 [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:05:56.9/0:07:41.2 (0.8), mem = 1915.2M
[11/28 05:48:39    356s] 
[11/28 05:48:39    356s] =============================================================================================
[11/28 05:48:39    356s]  Step TAT Report for DrvOpt #7                                                  21.12-s106_1
[11/28 05:48:39    356s] =============================================================================================
[11/28 05:48:39    356s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:48:39    356s] ---------------------------------------------------------------------------------------------
[11/28 05:48:39    356s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:48:39    356s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (  23.4 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 05:48:39    356s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  12.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:48:39    356s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:48:39    356s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[11/28 05:48:39    356s] [ MISC                   ]          0:00:01.0  (  63.3 % )     0:00:01.0 /  0:00:01.0    1.0
[11/28 05:48:39    356s] ---------------------------------------------------------------------------------------------
[11/28 05:48:39    356s]  DrvOpt #7 TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[11/28 05:48:39    356s] ---------------------------------------------------------------------------------------------
[11/28 05:48:39    356s] 
[11/28 05:48:39    356s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/28 05:48:39    356s] End: GigaOpt high fanout net optimization
[11/28 05:48:40    357s] Deleting Lib Analyzer.
[11/28 05:48:40    358s] 
[11/28 05:48:40    358s] Optimization is working on the following views:
[11/28 05:48:40    358s]   Setup views: AnalysisView_WC 
[11/28 05:48:40    358s]   Hold  views: AnalysisView_WC 
[11/28 05:48:40    358s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/28 05:48:40    358s] Begin: GigaOpt Global Optimization
[11/28 05:48:40    358s] *info: use new DP (enabled)
[11/28 05:48:40    358s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/28 05:48:40    358s] Info: 4 io nets excluded
[11/28 05:48:40    358s] Info: 4 nets with fixed/cover wires excluded.
[11/28 05:48:40    358s] Info: 41 clock nets excluded from IPO operation.
[11/28 05:48:40    358s] *** GlobalOpt #2 [begin] : totSession cpu/real = 0:05:58.1/0:07:42.3 (0.8), mem = 1969.3M
[11/28 05:48:40    358s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28290.13
[11/28 05:48:40    358s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 05:48:40    358s] ### Creating PhyDesignMc. totSessionCpu=0:05:58 mem=1969.3M
[11/28 05:48:40    358s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 05:48:40    358s] OPERPROF: Starting DPlace-Init at level 1, MEM:1969.3M, EPOCH TIME: 1701150520.847193
[11/28 05:48:40    358s] z: 2, totalTracks: 1
[11/28 05:48:40    358s] z: 4, totalTracks: 1
[11/28 05:48:40    358s] z: 6, totalTracks: 1
[11/28 05:48:40    358s] z: 8, totalTracks: 1
[11/28 05:48:40    358s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:48:40    358s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1969.3M, EPOCH TIME: 1701150520.891602
[11/28 05:48:41    358s] 
[11/28 05:48:41    358s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:48:41    358s] 
[11/28 05:48:41    358s]  Skipping Bad Lib Cell Checking (CMU) !
[11/28 05:48:41    358s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.144, MEM:1969.3M, EPOCH TIME: 1701150521.035279
[11/28 05:48:41    358s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1969.3M, EPOCH TIME: 1701150521.035450
[11/28 05:48:41    358s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1969.3M, EPOCH TIME: 1701150521.035561
[11/28 05:48:41    358s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1969.3MB).
[11/28 05:48:41    358s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.189, MEM:1969.3M, EPOCH TIME: 1701150521.036362
[11/28 05:48:41    358s] TotalInstCnt at PhyDesignMc Initialization: 3,782
[11/28 05:48:41    358s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:58 mem=1969.3M
[11/28 05:48:41    358s] ### Creating RouteCongInterface, started
[11/28 05:48:41    358s] 
[11/28 05:48:41    358s] Creating Lib Analyzer ...
[11/28 05:48:41    358s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/28 05:48:41    358s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/28 05:48:41    358s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/28 05:48:41    358s] 
[11/28 05:48:41    358s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:48:43    360s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:01 mem=1969.3M
[11/28 05:48:43    360s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:01 mem=1969.3M
[11/28 05:48:43    360s] Creating Lib Analyzer, finished. 
[11/28 05:48:43    361s] 
[11/28 05:48:43    361s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/28 05:48:43    361s] 
[11/28 05:48:43    361s] #optDebug: {0, 1.000}
[11/28 05:48:43    361s] ### Creating RouteCongInterface, finished
[11/28 05:48:43    361s] {MG  {8 0 1 0.0251399}  {10 0 5.8 0.14041} }
[11/28 05:48:43    361s] ### Creating LA Mngr. totSessionCpu=0:06:01 mem=1969.3M
[11/28 05:48:43    361s] ### Creating LA Mngr, finished. totSessionCpu=0:06:01 mem=1969.3M
[11/28 05:48:44    362s] *info: 4 io nets excluded
[11/28 05:48:44    362s] *info: 41 clock nets excluded
[11/28 05:48:44    362s] *info: 572 no-driver nets excluded.
[11/28 05:48:44    362s] *info: 4 nets with fixed/cover wires excluded.
[11/28 05:48:45    362s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1988.4M, EPOCH TIME: 1701150525.349972
[11/28 05:48:45    362s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1988.4M, EPOCH TIME: 1701150525.350393
[11/28 05:48:46    363s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/28 05:48:46    363s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/28 05:48:46    363s] |  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
[11/28 05:48:46    363s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/28 05:48:46    363s] |   0.000|   0.000|   43.57%|   0:00:00.0| 1988.4M|AnalysisView_WC|       NA| NA                                                 |
[11/28 05:48:46    363s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/28 05:48:46    363s] 
[11/28 05:48:46    363s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1988.4M) ***
[11/28 05:48:46    363s] 
[11/28 05:48:46    363s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1988.4M) ***
[11/28 05:48:46    363s] Bottom Preferred Layer:
[11/28 05:48:46    363s] +---------------+------------+----------+
[11/28 05:48:46    363s] |     Layer     |    CLK     |   Rule   |
[11/28 05:48:46    363s] +---------------+------------+----------+
[11/28 05:48:46    363s] | Metal3 (z=3)  |         41 | default  |
[11/28 05:48:46    363s] +---------------+------------+----------+
[11/28 05:48:46    363s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/28 05:48:46    363s] Total-nets :: 554, Stn-nets :: 4, ratio :: 0.722022 %, Total-len 16458.1, Stn-len 0
[11/28 05:48:46    363s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1969.3M, EPOCH TIME: 1701150526.206289
[11/28 05:48:46    363s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.067, MEM:1929.3M, EPOCH TIME: 1701150526.273329
[11/28 05:48:46    363s] TotalInstCnt at PhyDesignMc Destruction: 3,782
[11/28 05:48:46    363s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28290.13
[11/28 05:48:46    363s] *** GlobalOpt #2 [finish] : cpu/real = 0:00:05.4/0:00:05.4 (1.0), totSession cpu/real = 0:06:03.5/0:07:47.7 (0.8), mem = 1929.3M
[11/28 05:48:46    363s] 
[11/28 05:48:46    363s] =============================================================================================
[11/28 05:48:46    363s]  Step TAT Report for GlobalOpt #2                                               21.12-s106_1
[11/28 05:48:46    363s] =============================================================================================
[11/28 05:48:46    363s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:48:46    363s] ---------------------------------------------------------------------------------------------
[11/28 05:48:46    363s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:48:46    363s] [ LibAnalyzerInit        ]      1   0:00:02.4  (  44.8 % )     0:00:02.4 /  0:00:02.4    1.0
[11/28 05:48:46    363s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:48:46    363s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   6.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 05:48:46    363s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   3.6 % )     0:00:02.6 /  0:00:02.6    1.0
[11/28 05:48:46    363s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:48:46    363s] [ TransformInit          ]      1   0:00:01.4  (  25.4 % )     0:00:01.4 /  0:00:01.4    1.0
[11/28 05:48:46    363s] [ MISC                   ]          0:00:00.9  (  17.0 % )     0:00:00.9 /  0:00:00.9    1.0
[11/28 05:48:46    363s] ---------------------------------------------------------------------------------------------
[11/28 05:48:46    363s]  GlobalOpt #2 TOTAL                 0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:05.4    1.0
[11/28 05:48:46    363s] ---------------------------------------------------------------------------------------------
[11/28 05:48:46    363s] 
[11/28 05:48:46    363s] End: GigaOpt Global Optimization
[11/28 05:48:46    363s] *** Timing Is met
[11/28 05:48:46    363s] *** Check timing (0:00:00.0)
[11/28 05:48:46    363s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/28 05:48:46    363s] Deleting Lib Analyzer.
[11/28 05:48:46    363s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/28 05:48:46    363s] Info: 4 io nets excluded
[11/28 05:48:46    363s] Info: 4 nets with fixed/cover wires excluded.
[11/28 05:48:46    363s] Info: 41 clock nets excluded from IPO operation.
[11/28 05:48:46    363s] ### Creating LA Mngr. totSessionCpu=0:06:04 mem=1929.3M
[11/28 05:48:46    363s] ### Creating LA Mngr, finished. totSessionCpu=0:06:04 mem=1929.3M
[11/28 05:48:46    363s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/28 05:48:46    363s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1929.3M, EPOCH TIME: 1701150526.435417
[11/28 05:48:46    363s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.190, REAL:0.202, MEM:1929.3M, EPOCH TIME: 1701150526.636945
[11/28 05:48:47    364s] 
[11/28 05:48:47    364s] Active setup views:
[11/28 05:48:47    364s]  AnalysisView_WC
[11/28 05:48:47    364s]   Dominating endpoints: 0
[11/28 05:48:47    364s]   Dominating TNS: -0.000
[11/28 05:48:47    364s] 
[11/28 05:48:47    364s] **INFO: Flow update: Design timing is met.
[11/28 05:48:47    364s] **INFO: Flow update: Design timing is met.
[11/28 05:48:47    364s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/28 05:48:47    364s] Info: 4 io nets excluded
[11/28 05:48:47    364s] Info: 4 nets with fixed/cover wires excluded.
[11/28 05:48:47    364s] Info: 41 clock nets excluded from IPO operation.
[11/28 05:48:47    364s] ### Creating LA Mngr. totSessionCpu=0:06:05 mem=1925.5M
[11/28 05:48:47    364s] ### Creating LA Mngr, finished. totSessionCpu=0:06:05 mem=1925.5M
[11/28 05:48:47    364s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 05:48:47    364s] ### Creating PhyDesignMc. totSessionCpu=0:06:05 mem=1982.7M
[11/28 05:48:47    364s] OPERPROF: Starting DPlace-Init at level 1, MEM:1982.7M, EPOCH TIME: 1701150527.447559
[11/28 05:48:47    364s] z: 2, totalTracks: 1
[11/28 05:48:47    364s] z: 4, totalTracks: 1
[11/28 05:48:47    364s] z: 6, totalTracks: 1
[11/28 05:48:47    364s] z: 8, totalTracks: 1
[11/28 05:48:47    364s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:48:47    364s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1982.7M, EPOCH TIME: 1701150527.491706
[11/28 05:48:47    364s] 
[11/28 05:48:47    364s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:48:47    364s] 
[11/28 05:48:47    364s]  Skipping Bad Lib Cell Checking (CMU) !
[11/28 05:48:47    364s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.159, MEM:1982.7M, EPOCH TIME: 1701150527.651083
[11/28 05:48:47    364s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1982.7M, EPOCH TIME: 1701150527.651260
[11/28 05:48:47    364s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1982.7M, EPOCH TIME: 1701150527.651395
[11/28 05:48:47    364s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1982.7MB).
[11/28 05:48:47    364s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.205, MEM:1982.7M, EPOCH TIME: 1701150527.652408
[11/28 05:48:47    365s] TotalInstCnt at PhyDesignMc Initialization: 3,782
[11/28 05:48:47    365s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:05 mem=1982.7M
[11/28 05:48:47    365s] Begin: Area Reclaim Optimization
[11/28 05:48:47    365s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:06:05.0/0:07:49.2 (0.8), mem = 1982.7M
[11/28 05:48:47    365s] 
[11/28 05:48:47    365s] Creating Lib Analyzer ...
[11/28 05:48:47    365s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/28 05:48:47    365s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/28 05:48:47    365s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/28 05:48:47    365s] 
[11/28 05:48:48    365s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:48:50    367s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:07 mem=1988.7M
[11/28 05:48:50    367s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:07 mem=1988.7M
[11/28 05:48:50    367s] Creating Lib Analyzer, finished. 
[11/28 05:48:50    367s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28290.14
[11/28 05:48:50    367s] ### Creating RouteCongInterface, started
[11/28 05:48:50    367s] 
[11/28 05:48:50    367s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/28 05:48:50    367s] 
[11/28 05:48:50    367s] #optDebug: {0, 1.000}
[11/28 05:48:50    367s] ### Creating RouteCongInterface, finished
[11/28 05:48:50    367s] {MG  {8 0 1 0.0251399}  {10 0 5.8 0.14041} }
[11/28 05:48:50    367s] ### Creating LA Mngr. totSessionCpu=0:06:08 mem=1988.7M
[11/28 05:48:50    367s] ### Creating LA Mngr, finished. totSessionCpu=0:06:08 mem=1988.7M
[11/28 05:48:50    367s] Usable buffer cells for single buffer setup transform:
[11/28 05:48:50    367s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[11/28 05:48:50    367s] Number of usable buffer cells above: 10
[11/28 05:48:51    368s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1988.7M, EPOCH TIME: 1701150531.142386
[11/28 05:48:51    368s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1988.7M, EPOCH TIME: 1701150531.142753
[11/28 05:48:51    368s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 43.57
[11/28 05:48:51    368s] +---------+---------+--------+--------+------------+--------+
[11/28 05:48:51    368s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/28 05:48:51    368s] +---------+---------+--------+--------+------------+--------+
[11/28 05:48:51    368s] |   43.57%|        -|   0.083|   0.000|   0:00:00.0| 1988.7M|
[11/28 05:48:51    368s] |   43.57%|        0|   0.083|   0.000|   0:00:00.0| 1988.7M|
[11/28 05:48:51    368s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[11/28 05:48:51    368s] |   43.57%|        0|   0.083|   0.000|   0:00:00.0| 1988.7M|
[11/28 05:48:51    369s] |   43.57%|        4|   0.083|   0.000|   0:00:00.0| 2017.4M|
[11/28 05:48:52    369s] |   43.56%|        2|   0.083|   0.000|   0:00:01.0| 2017.4M|
[11/28 05:48:52    369s] |   43.56%|        0|   0.083|   0.000|   0:00:00.0| 2017.4M|
[11/28 05:48:52    369s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[11/28 05:48:52    369s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[11/28 05:48:52    369s] |   43.56%|        0|   0.083|   0.000|   0:00:00.0| 2017.4M|
[11/28 05:48:52    369s] +---------+---------+--------+--------+------------+--------+
[11/28 05:48:52    369s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 43.56
[11/28 05:48:52    369s] 
[11/28 05:48:52    369s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 3 Resize = 2 **
[11/28 05:48:52    369s] --------------------------------------------------------------
[11/28 05:48:52    369s] |                                   | Total     | Sequential |
[11/28 05:48:52    369s] --------------------------------------------------------------
[11/28 05:48:52    369s] | Num insts resized                 |       2  |       1    |
[11/28 05:48:52    369s] | Num insts undone                  |       0  |       0    |
[11/28 05:48:52    369s] | Num insts Downsized               |       2  |       1    |
[11/28 05:48:52    369s] | Num insts Samesized               |       0  |       0    |
[11/28 05:48:52    369s] | Num insts Upsized                 |       0  |       0    |
[11/28 05:48:52    369s] | Num multiple commits+uncommits    |       0  |       -    |
[11/28 05:48:52    369s] --------------------------------------------------------------
[11/28 05:48:52    369s] Bottom Preferred Layer:
[11/28 05:48:52    369s] +---------------+------------+----------+
[11/28 05:48:52    369s] |     Layer     |    CLK     |   Rule   |
[11/28 05:48:52    369s] +---------------+------------+----------+
[11/28 05:48:52    369s] | Metal3 (z=3)  |         41 | default  |
[11/28 05:48:52    369s] +---------------+------------+----------+
[11/28 05:48:52    369s] End: Core Area Reclaim Optimization (cpu = 0:00:04.6) (real = 0:00:05.0) **
[11/28 05:48:52    369s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2017.4M, EPOCH TIME: 1701150532.455305
[11/28 05:48:52    369s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.059, MEM:2017.4M, EPOCH TIME: 1701150532.514400
[11/28 05:48:52    369s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2017.4M, EPOCH TIME: 1701150532.516317
[11/28 05:48:52    369s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2017.4M, EPOCH TIME: 1701150532.516525
[11/28 05:48:52    369s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2017.4M, EPOCH TIME: 1701150532.564282
[11/28 05:48:52    369s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.129, MEM:2017.4M, EPOCH TIME: 1701150532.693366
[11/28 05:48:52    369s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2017.4M, EPOCH TIME: 1701150532.693558
[11/28 05:48:52    369s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2017.4M, EPOCH TIME: 1701150532.693668
[11/28 05:48:52    369s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2017.4M, EPOCH TIME: 1701150532.706497
[11/28 05:48:52    369s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2017.4M, EPOCH TIME: 1701150532.706703
[11/28 05:48:52    369s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.190, REAL:0.190, MEM:2017.4M, EPOCH TIME: 1701150532.706881
[11/28 05:48:52    369s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.190, REAL:0.191, MEM:2017.4M, EPOCH TIME: 1701150532.706967
[11/28 05:48:52    369s] TDRefine: refinePlace mode is spiral
[11/28 05:48:52    369s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28290.10
[11/28 05:48:52    369s] OPERPROF: Starting RefinePlace at level 1, MEM:2017.4M, EPOCH TIME: 1701150532.707089
[11/28 05:48:52    369s] *** Starting refinePlace (0:06:10 mem=2017.4M) ***
[11/28 05:48:52    369s] Total net bbox length = 8.200e+03 (4.150e+03 4.051e+03) (ext = 2.947e+02)
[11/28 05:48:52    369s] 
[11/28 05:48:52    369s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:48:52    369s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2017.4M, EPOCH TIME: 1701150532.722542
[11/28 05:48:52    369s]   Signal wire search tree: 271 elements. (cpu=0:00:00.0, mem=0.0M)
[11/28 05:48:52    369s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.002, MEM:2017.4M, EPOCH TIME: 1701150532.724749
[11/28 05:48:52    369s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 05:48:52    369s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:48:52    369s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:48:52    369s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2017.4M, EPOCH TIME: 1701150532.741556
[11/28 05:48:52    369s] Starting refinePlace ...
[11/28 05:48:52    369s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:48:52    369s] One DDP V2 for no tweak run.
[11/28 05:48:52    370s] 
[11/28 05:48:52    370s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[11/28 05:48:53    370s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/28 05:48:53    370s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/28 05:48:53    370s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/28 05:48:53    370s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2017.4MB) @(0:06:10 - 0:06:10).
[11/28 05:48:53    370s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 05:48:53    370s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2017.4MB
[11/28 05:48:53    370s] Statistics of distance of Instance movement in refine placement:
[11/28 05:48:53    370s]   maximum (X+Y) =         0.00 um
[11/28 05:48:53    370s]   mean    (X+Y) =         0.00 um
[11/28 05:48:53    370s] Summary Report:
[11/28 05:48:53    370s] Instances move: 0 (out of 3739 movable)
[11/28 05:48:53    370s] Instances flipped: 0
[11/28 05:48:53    370s] Mean displacement: 0.00 um
[11/28 05:48:53    370s] Max displacement: 0.00 um 
[11/28 05:48:53    370s] Total instances moved : 0
[11/28 05:48:53    370s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.430, REAL:0.440, MEM:2017.4M, EPOCH TIME: 1701150533.181508
[11/28 05:48:53    370s] Total net bbox length = 8.200e+03 (4.150e+03 4.051e+03) (ext = 2.947e+02)
[11/28 05:48:53    370s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2017.4MB
[11/28 05:48:53    370s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2017.4MB) @(0:06:10 - 0:06:10).
[11/28 05:48:53    370s] *** Finished refinePlace (0:06:10 mem=2017.4M) ***
[11/28 05:48:53    370s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28290.10
[11/28 05:48:53    370s] OPERPROF: Finished RefinePlace at level 1, CPU:0.470, REAL:0.476, MEM:2017.4M, EPOCH TIME: 1701150533.183305
[11/28 05:48:53    370s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2017.4M, EPOCH TIME: 1701150533.258689
[11/28 05:48:53    370s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.050, MEM:2017.4M, EPOCH TIME: 1701150533.308279
[11/28 05:48:53    370s] *** maximum move = 0.00 um ***
[11/28 05:48:53    370s] *** Finished re-routing un-routed nets (2017.4M) ***
[11/28 05:48:53    370s] OPERPROF: Starting DPlace-Init at level 1, MEM:2017.4M, EPOCH TIME: 1701150533.342798
[11/28 05:48:53    370s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2017.4M, EPOCH TIME: 1701150533.387113
[11/28 05:48:53    370s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.153, MEM:2017.4M, EPOCH TIME: 1701150533.540013
[11/28 05:48:53    370s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2017.4M, EPOCH TIME: 1701150533.540224
[11/28 05:48:53    370s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2017.4M, EPOCH TIME: 1701150533.540344
[11/28 05:48:53    370s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2017.4M, EPOCH TIME: 1701150533.541015
[11/28 05:48:53    370s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2017.4M, EPOCH TIME: 1701150533.541217
[11/28 05:48:53    370s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.199, MEM:2017.4M, EPOCH TIME: 1701150533.541399
[11/28 05:48:53    370s] 
[11/28 05:48:53    370s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2017.4M) ***
[11/28 05:48:53    370s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28290.14
[11/28 05:48:53    370s] *** AreaOpt #2 [finish] : cpu/real = 0:00:05.9/0:00:05.9 (1.0), totSession cpu/real = 0:06:10.9/0:07:55.1 (0.8), mem = 2017.4M
[11/28 05:48:53    370s] 
[11/28 05:48:53    370s] =============================================================================================
[11/28 05:48:53    370s]  Step TAT Report for AreaOpt #2                                                 21.12-s106_1
[11/28 05:48:53    370s] =============================================================================================
[11/28 05:48:53    370s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:48:53    370s] ---------------------------------------------------------------------------------------------
[11/28 05:48:53    370s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 05:48:53    370s] [ LibAnalyzerInit        ]      1   0:00:02.3  (  39.8 % )     0:00:02.3 /  0:00:02.3    1.0
[11/28 05:48:53    370s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:48:53    370s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:48:53    370s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:48:53    370s] [ OptSingleIteration     ]      6   0:00:00.2  (   3.4 % )     0:00:00.9 /  0:00:00.8    0.9
[11/28 05:48:53    370s] [ OptGetWeight           ]    120   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[11/28 05:48:53    370s] [ OptEval                ]    120   0:00:00.5  (   8.9 % )     0:00:00.5 /  0:00:00.5    1.0
[11/28 05:48:53    370s] [ OptCommit              ]    120   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:48:53    370s] [ PostCommitDelayUpdate  ]    120   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 05:48:53    370s] [ IncrDelayCalc          ]     16   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[11/28 05:48:53    370s] [ RefinePlace            ]      1   0:00:01.2  (  20.9 % )     0:00:01.2 /  0:00:01.2    1.0
[11/28 05:48:53    370s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[11/28 05:48:53    370s] [ MISC                   ]          0:00:01.2  (  20.2 % )     0:00:01.2 /  0:00:01.2    1.0
[11/28 05:48:53    370s] ---------------------------------------------------------------------------------------------
[11/28 05:48:53    370s]  AreaOpt #2 TOTAL                   0:00:05.9  ( 100.0 % )     0:00:05.9 /  0:00:05.9    1.0
[11/28 05:48:53    370s] ---------------------------------------------------------------------------------------------
[11/28 05:48:53    370s] 
[11/28 05:48:53    370s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1998.3M, EPOCH TIME: 1701150533.681432
[11/28 05:48:53    370s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.038, MEM:1937.3M, EPOCH TIME: 1701150533.719575
[11/28 05:48:53    370s] TotalInstCnt at PhyDesignMc Destruction: 3,778
[11/28 05:48:53    370s] End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1937.28M, totSessionCpu=0:06:11).
[11/28 05:48:53    370s] postCtsLateCongRepair #1 0
[11/28 05:48:53    371s] postCtsLateCongRepair #1 0
[11/28 05:48:53    371s] postCtsLateCongRepair #1 0
[11/28 05:48:53    371s] postCtsLateCongRepair #1 0
[11/28 05:48:54    371s] Starting local wire reclaim
[11/28 05:48:54    371s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1937.3M, EPOCH TIME: 1701150534.017341
[11/28 05:48:54    371s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1937.3M, EPOCH TIME: 1701150534.017576
[11/28 05:48:54    371s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1937.3M, EPOCH TIME: 1701150534.017747
[11/28 05:48:54    371s] z: 2, totalTracks: 1
[11/28 05:48:54    371s] z: 4, totalTracks: 1
[11/28 05:48:54    371s] z: 6, totalTracks: 1
[11/28 05:48:54    371s] z: 8, totalTracks: 1
[11/28 05:48:54    371s] #spOpts: N=45 hrOri=1 hrSnap=1 
[11/28 05:48:54    371s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1937.3M, EPOCH TIME: 1701150534.065963
[11/28 05:48:54    371s] 
[11/28 05:48:54    371s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:48:54    371s] 
[11/28 05:48:54    371s]  Skipping Bad Lib Cell Checking (CMU) !
[11/28 05:48:54    371s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.150, REAL:0.152, MEM:1937.3M, EPOCH TIME: 1701150534.217762
[11/28 05:48:54    371s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1937.3M, EPOCH TIME: 1701150534.217924
[11/28 05:48:54    371s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1937.3M, EPOCH TIME: 1701150534.218030
[11/28 05:48:54    371s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1937.3MB).
[11/28 05:48:54    371s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.200, REAL:0.201, MEM:1937.3M, EPOCH TIME: 1701150534.218839
[11/28 05:48:54    371s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.200, REAL:0.201, MEM:1937.3M, EPOCH TIME: 1701150534.218930
[11/28 05:48:54    371s] TDRefine: refinePlace mode is spiral
[11/28 05:48:54    371s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28290.11
[11/28 05:48:54    371s] OPERPROF:   Starting RefinePlace at level 2, MEM:1937.3M, EPOCH TIME: 1701150534.219047
[11/28 05:48:54    371s] *** Starting refinePlace (0:06:11 mem=1937.3M) ***
[11/28 05:48:54    371s] Total net bbox length = 8.200e+03 (4.150e+03 4.051e+03) (ext = 2.947e+02)
[11/28 05:48:54    371s] 
[11/28 05:48:54    371s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:48:54    371s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1937.3M, EPOCH TIME: 1701150534.246590
[11/28 05:48:54    371s]   Signal wire search tree: 271 elements. (cpu=0:00:00.0, mem=0.0M)
[11/28 05:48:54    371s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.010, REAL:0.002, MEM:1937.3M, EPOCH TIME: 1701150534.248875
[11/28 05:48:54    371s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:48:54    371s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:48:54    371s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1937.3M, EPOCH TIME: 1701150534.295039
[11/28 05:48:54    371s] Starting refinePlace ...
[11/28 05:48:54    371s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:48:54    371s] One DDP V2 for no tweak run.
[11/28 05:48:54    371s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:1937.3M, EPOCH TIME: 1701150534.314144
[11/28 05:48:54    371s] OPERPROF:         Starting spMPad at level 5, MEM:1938.4M, EPOCH TIME: 1701150534.340766
[11/28 05:48:54    371s] OPERPROF:           Starting spContextMPad at level 6, MEM:1938.4M, EPOCH TIME: 1701150534.341303
[11/28 05:48:54    371s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.020, REAL:0.016, MEM:1938.4M, EPOCH TIME: 1701150534.357593
[11/28 05:48:54    371s] MP Top (3739): mp=1.050. U=0.432.
[11/28 05:48:54    371s] OPERPROF:         Finished spMPad at level 5, CPU:0.020, REAL:0.018, MEM:1938.4M, EPOCH TIME: 1701150534.358972
[11/28 05:48:54    371s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:1938.4M, EPOCH TIME: 1701150534.359876
[11/28 05:48:54    371s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:1938.4M, EPOCH TIME: 1701150534.359981
[11/28 05:48:54    371s] OPERPROF:             Starting InitSKP at level 7, MEM:1938.4M, EPOCH TIME: 1701150534.360325
[11/28 05:48:54    371s] no activity file in design. spp won't run.
[11/28 05:48:54    371s] no activity file in design. spp won't run.
[11/28 05:48:55    372s] *** Finished SKP initialization (cpu=0:00:00.6, real=0:00:00.0)***
[11/28 05:48:55    372s] OPERPROF:             Finished InitSKP at level 7, CPU:0.630, REAL:0.641, MEM:1939.9M, EPOCH TIME: 1701150535.001091
[11/28 05:48:55    372s] Timing cost in AAE based: 94.3244391379266744
[11/28 05:48:55    372s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.730, REAL:0.721, MEM:1939.9M, EPOCH TIME: 1701150535.080570
[11/28 05:48:55    372s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.730, REAL:0.721, MEM:1939.9M, EPOCH TIME: 1701150535.081100
[11/28 05:48:55    372s] SKP cleared!
[11/28 05:48:55    372s] AAE Timing clean up.
[11/28 05:48:55    372s] Tweakage: fix icg 1, fix clk 0.
[11/28 05:48:55    372s] Tweakage: density cost 1, scale 0.4.
[11/28 05:48:55    372s] Tweakage: activity cost 0, scale 1.0.
[11/28 05:48:55    372s] Tweakage: timing cost on, scale 1.0.
[11/28 05:48:55    372s] OPERPROF:         Starting CoreOperation at level 5, MEM:1939.9M, EPOCH TIME: 1701150535.082651
[11/28 05:48:55    372s] Tweakage swap 56 pairs.
[11/28 05:48:55    372s] Tweakage swap 7 pairs.
[11/28 05:48:55    372s] Tweakage swap 1 pairs.
[11/28 05:48:55    372s] Tweakage swap 0 pairs.
[11/28 05:48:55    372s] Tweakage swap 8 pairs.
[11/28 05:48:55    372s] Tweakage swap 1 pairs.
[11/28 05:48:55    372s] Tweakage swap 0 pairs.
[11/28 05:48:55    372s] Tweakage swap 0 pairs.
[11/28 05:48:55    372s] Tweakage swap 1 pairs.
[11/28 05:48:55    372s] Tweakage swap 0 pairs.
[11/28 05:48:55    372s] Tweakage swap 0 pairs.
[11/28 05:48:55    372s] Tweakage swap 0 pairs.
[11/28 05:48:55    372s] Tweakage swap 1 pairs.
[11/28 05:48:55    372s] Tweakage swap 0 pairs.
[11/28 05:48:55    372s] Tweakage swap 0 pairs.
[11/28 05:48:55    372s] Tweakage swap 0 pairs.
[11/28 05:48:55    372s] Tweakage swap 0 pairs.
[11/28 05:48:55    372s] Tweakage swap 0 pairs.
[11/28 05:48:55    372s] Tweakage swap 0 pairs.
[11/28 05:48:55    372s] Tweakage swap 0 pairs.
[11/28 05:48:55    372s] Tweakage move 16 insts.
[11/28 05:48:55    372s] Tweakage move 5 insts.
[11/28 05:48:55    372s] Tweakage move 0 insts.
[11/28 05:48:55    372s] Tweakage move 0 insts.
[11/28 05:48:55    372s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.410, REAL:0.423, MEM:1939.9M, EPOCH TIME: 1701150535.505814
[11/28 05:48:55    372s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.190, REAL:1.201, MEM:1939.9M, EPOCH TIME: 1701150535.514998
[11/28 05:48:55    372s] Move report: Congestion aware Tweak moves 98 insts, mean move: 5.60 um, max move: 22.33 um 
[11/28 05:48:55    372s] 	Max move on inst (risc_v_top_i_g17576__1881): (388.00, 366.89) --> (405.20, 372.02)
[11/28 05:48:55    372s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.2, real=0:00:01.0, mem=1939.9mb) @(0:06:12 - 0:06:13).
[11/28 05:48:55    372s] 
[11/28 05:48:55    372s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[11/28 05:48:55    373s] Move report: legalization moves 19 insts, mean move: 2.69 um, max move: 8.53 um spiral
[11/28 05:48:55    373s] 	Max move on inst (postCTSdrvFE_OFC11_risc_v_top_i_id_ex_controlpath_out_0): (398.80, 372.02) --> (402.20, 366.89)
[11/28 05:48:55    373s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/28 05:48:55    373s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/28 05:48:55    373s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1943.0MB) @(0:06:13 - 0:06:13).
[11/28 05:48:55    373s] Move report: Detail placement moves 97 insts, mean move: 5.79 um, max move: 22.33 um 
[11/28 05:48:55    373s] 	Max move on inst (risc_v_top_i_g17576__1881): (388.00, 366.89) --> (405.20, 372.02)
[11/28 05:48:55    373s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 1943.0MB
[11/28 05:48:55    373s] Statistics of distance of Instance movement in refine placement:
[11/28 05:48:55    373s]   maximum (X+Y) =        22.33 um
[11/28 05:48:55    373s]   inst (risc_v_top_i_g17576__1881) with max move: (388, 366.89) -> (405.2, 372.02)
[11/28 05:48:55    373s]   mean    (X+Y) =         5.79 um
[11/28 05:48:55    373s] Summary Report:
[11/28 05:48:55    373s] Instances move: 97 (out of 3739 movable)
[11/28 05:48:55    373s] Instances flipped: 0
[11/28 05:48:55    373s] Mean displacement: 5.79 um
[11/28 05:48:55    373s] Max displacement: 22.33 um (Instance: risc_v_top_i_g17576__1881) (388, 366.89) -> (405.2, 372.02)
[11/28 05:48:55    373s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: AND2X1
[11/28 05:48:55    373s] Total instances moved : 97
[11/28 05:48:55    373s] Ripped up 228 affected routes.
[11/28 05:48:55    373s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.620, REAL:1.613, MEM:1943.0M, EPOCH TIME: 1701150535.907689
[11/28 05:48:55    373s] Total net bbox length = 7.919e+03 (4.023e+03 3.896e+03) (ext = 2.947e+02)
[11/28 05:48:55    373s] Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1943.0MB
[11/28 05:48:55    373s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:01.0, mem=1943.0MB) @(0:06:11 - 0:06:13).
[11/28 05:48:55    373s] *** Finished refinePlace (0:06:13 mem=1943.0M) ***
[11/28 05:48:55    373s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28290.11
[11/28 05:48:55    373s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.690, REAL:1.690, MEM:1943.0M, EPOCH TIME: 1701150535.909140
[11/28 05:48:55    373s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1943.0M, EPOCH TIME: 1701150535.909270
[11/28 05:48:55    373s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.017, MEM:1940.0M, EPOCH TIME: 1701150535.926022
[11/28 05:48:55    373s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.910, REAL:1.909, MEM:1940.0M, EPOCH TIME: 1701150535.926230
[11/28 05:48:56    373s] eGR doReRoute: optGuide
[11/28 05:48:56    373s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1940.0M, EPOCH TIME: 1701150536.071938
[11/28 05:48:56    373s] All LLGs are deleted
[11/28 05:48:56    373s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1940.0M, EPOCH TIME: 1701150536.072081
[11/28 05:48:56    373s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.010, MEM:1940.0M, EPOCH TIME: 1701150536.081971
[11/28 05:48:56    373s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.010, MEM:1940.0M, EPOCH TIME: 1701150536.082216
[11/28 05:48:56    373s] ### Creating LA Mngr. totSessionCpu=0:06:13 mem=1940.0M
[11/28 05:48:56    373s] ### Creating LA Mngr, finished. totSessionCpu=0:06:13 mem=1940.0M
[11/28 05:48:56    373s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1940.00 MB )
[11/28 05:48:56    373s] (I)      ==================== Layers =====================
[11/28 05:48:56    373s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:48:56    373s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/28 05:48:56    373s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:48:56    373s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/28 05:48:56    373s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/28 05:48:56    373s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/28 05:48:56    373s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/28 05:48:56    373s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/28 05:48:56    373s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/28 05:48:56    373s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/28 05:48:56    373s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/28 05:48:56    373s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/28 05:48:56    373s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/28 05:48:56    373s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/28 05:48:56    373s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/28 05:48:56    373s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/28 05:48:56    373s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/28 05:48:56    373s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/28 05:48:56    373s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/28 05:48:56    373s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/28 05:48:56    373s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/28 05:48:56    373s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/28 05:48:56    373s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/28 05:48:56    373s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/28 05:48:56    373s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/28 05:48:56    373s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:48:56    373s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/28 05:48:56    373s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/28 05:48:56    373s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/28 05:48:56    373s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/28 05:48:56    373s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/28 05:48:56    373s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/28 05:48:56    373s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/28 05:48:56    373s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/28 05:48:56    373s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/28 05:48:56    373s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/28 05:48:56    373s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/28 05:48:56    373s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/28 05:48:56    373s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/28 05:48:56    373s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/28 05:48:56    373s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:48:56    373s] (I)      Started Import and model ( Curr Mem: 1940.00 MB )
[11/28 05:48:56    373s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:48:56    373s] (I)      == Non-default Options ==
[11/28 05:48:56    373s] (I)      Maximum routing layer                              : 11
[11/28 05:48:56    373s] (I)      Number of threads                                  : 1
[11/28 05:48:56    373s] (I)      Method to set GCell size                           : row
[11/28 05:48:56    373s] (I)      Counted 1491 PG shapes. We will not process PG shapes layer by layer.
[11/28 05:48:56    373s] (I)      Use row-based GCell size
[11/28 05:48:56    373s] (I)      Use row-based GCell align
[11/28 05:48:56    373s] (I)      layer 0 area = 80000
[11/28 05:48:56    373s] (I)      layer 1 area = 80000
[11/28 05:48:56    373s] (I)      layer 2 area = 80000
[11/28 05:48:56    373s] (I)      layer 3 area = 80000
[11/28 05:48:56    373s] (I)      layer 4 area = 80000
[11/28 05:48:56    373s] (I)      layer 5 area = 80000
[11/28 05:48:56    373s] (I)      layer 6 area = 80000
[11/28 05:48:56    373s] (I)      layer 7 area = 80000
[11/28 05:48:56    373s] (I)      layer 8 area = 80000
[11/28 05:48:56    373s] (I)      layer 9 area = 400000
[11/28 05:48:56    373s] (I)      layer 10 area = 400000
[11/28 05:48:56    373s] (I)      GCell unit size   : 3420
[11/28 05:48:56    373s] (I)      GCell multiplier  : 1
[11/28 05:48:56    373s] (I)      GCell row height  : 3420
[11/28 05:48:56    373s] (I)      Actual row height : 3420
[11/28 05:48:56    373s] (I)      GCell align ref   : 580000 579880
[11/28 05:48:56    373s] [NR-eGR] Track table information for default rule: 
[11/28 05:48:56    373s] [NR-eGR] Metal1 has single uniform track structure
[11/28 05:48:56    373s] [NR-eGR] Metal2 has single uniform track structure
[11/28 05:48:56    373s] [NR-eGR] Metal3 has single uniform track structure
[11/28 05:48:56    373s] [NR-eGR] Metal4 has single uniform track structure
[11/28 05:48:56    373s] [NR-eGR] Metal5 has single uniform track structure
[11/28 05:48:56    373s] [NR-eGR] Metal6 has single uniform track structure
[11/28 05:48:56    373s] [NR-eGR] Metal7 has single uniform track structure
[11/28 05:48:56    373s] [NR-eGR] Metal8 has single uniform track structure
[11/28 05:48:56    373s] [NR-eGR] Metal9 has single uniform track structure
[11/28 05:48:56    373s] [NR-eGR] Metal10 has single uniform track structure
[11/28 05:48:56    373s] [NR-eGR] Metal11 has single uniform track structure
[11/28 05:48:56    373s] (I)      ================== Default via ===================
[11/28 05:48:56    373s] (I)      +----+------------------+------------------------+
[11/28 05:48:56    373s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[11/28 05:48:56    373s] (I)      +----+------------------+------------------------+
[11/28 05:48:56    373s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[11/28 05:48:56    373s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[11/28 05:48:56    373s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[11/28 05:48:56    373s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[11/28 05:48:56    373s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[11/28 05:48:56    373s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[11/28 05:48:56    373s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[11/28 05:48:56    373s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[11/28 05:48:56    373s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[11/28 05:48:56    373s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[11/28 05:48:56    373s] (I)      +----+------------------+------------------------+
[11/28 05:48:56    373s] [NR-eGR] Read 1101 PG shapes
[11/28 05:48:56    373s] [NR-eGR] Read 0 clock shapes
[11/28 05:48:56    373s] [NR-eGR] Read 0 other shapes
[11/28 05:48:56    373s] [NR-eGR] #Routing Blockages  : 0
[11/28 05:48:56    373s] [NR-eGR] #Instance Blockages : 508
[11/28 05:48:56    373s] [NR-eGR] #PG Blockages       : 1101
[11/28 05:48:56    373s] [NR-eGR] #Halo Blockages     : 0
[11/28 05:48:56    373s] [NR-eGR] #Boundary Blockages : 0
[11/28 05:48:56    373s] [NR-eGR] #Clock Blockages    : 0
[11/28 05:48:56    373s] [NR-eGR] #Other Blockages    : 0
[11/28 05:48:56    373s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/28 05:48:56    373s] [NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 160
[11/28 05:48:56    373s] [NR-eGR] Read 550 nets ( ignored 4 )
[11/28 05:48:56    373s] (I)      early_global_route_priority property id does not exist.
[11/28 05:48:56    373s] (I)      Read Num Blocks=1609  Num Prerouted Wires=160  Num CS=0
[11/28 05:48:56    373s] (I)      Layer 1 (V) : #blockages 1091 : #preroutes 57
[11/28 05:48:56    373s] (I)      Layer 2 (H) : #blockages 28 : #preroutes 83
[11/28 05:48:56    373s] (I)      Layer 3 (V) : #blockages 474 : #preroutes 19
[11/28 05:48:56    373s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 1
[11/28 05:48:56    373s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/28 05:48:56    373s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/28 05:48:56    373s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/28 05:48:56    374s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/28 05:48:56    374s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/28 05:48:56    374s] (I)      Layer 10 (H) : #blockages 16 : #preroutes 0
[11/28 05:48:56    374s] (I)      Number of ignored nets                =      4
[11/28 05:48:56    374s] (I)      Number of connected nets              =      0
[11/28 05:48:56    374s] (I)      Number of fixed nets                  =      4.  Ignored: Yes
[11/28 05:48:56    374s] (I)      Number of clock nets                  =     41.  Ignored: No
[11/28 05:48:56    374s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/28 05:48:56    374s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/28 05:48:56    374s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 05:48:56    374s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/28 05:48:56    374s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/28 05:48:56    374s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 05:48:56    374s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 05:48:56    374s] [NR-eGR] There are 36 clock nets ( 36 with NDR ).
[11/28 05:48:56    374s] (I)      Ndr track 0 does not exist
[11/28 05:48:56    374s] (I)      Ndr track 0 does not exist
[11/28 05:48:57    374s] (I)      ---------------------Grid Graph Info--------------------
[11/28 05:48:57    374s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/28 05:48:57    374s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/28 05:48:57    374s] (I)      Site width          :   400  (dbu)
[11/28 05:48:57    374s] (I)      Row height          :  3420  (dbu)
[11/28 05:48:57    374s] (I)      GCell row height    :  3420  (dbu)
[11/28 05:48:57    374s] (I)      GCell width         :  3420  (dbu)
[11/28 05:48:57    374s] (I)      GCell height        :  3420  (dbu)
[11/28 05:48:57    374s] (I)      Grid                :   468   468    11
[11/28 05:48:57    374s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/28 05:48:57    374s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/28 05:48:57    374s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/28 05:48:57    374s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/28 05:48:57    374s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/28 05:48:57    374s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/28 05:48:57    374s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/28 05:48:57    374s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/28 05:48:57    374s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/28 05:48:57    374s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/28 05:48:57    374s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/28 05:48:57    374s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/28 05:48:57    374s] (I)      --------------------------------------------------------
[11/28 05:48:57    374s] 
[11/28 05:48:57    374s] [NR-eGR] ============ Routing rule table ============
[11/28 05:48:57    374s] [NR-eGR] Rule id: 0  Nets: 506
[11/28 05:48:57    374s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/28 05:48:57    374s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/28 05:48:57    374s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/28 05:48:57    374s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:48:57    374s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:48:57    374s] [NR-eGR] Rule id: 1  Nets: 36
[11/28 05:48:57    374s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[11/28 05:48:57    374s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[11/28 05:48:57    374s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[11/28 05:48:57    374s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[11/28 05:48:57    374s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[11/28 05:48:57    374s] [NR-eGR] ========================================
[11/28 05:48:57    374s] [NR-eGR] 
[11/28 05:48:57    374s] (I)      =============== Blocked Tracks ===============
[11/28 05:48:57    374s] (I)      +-------+---------+----------+---------------+
[11/28 05:48:57    374s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/28 05:48:57    374s] (I)      +-------+---------+----------+---------------+
[11/28 05:48:57    374s] (I)      |     1 |       0 |        0 |         0.00% |
[11/28 05:48:57    374s] (I)      |     2 | 1872000 |    41232 |         2.20% |
[11/28 05:48:57    374s] (I)      |     3 | 1970748 |     2585 |         0.13% |
[11/28 05:48:57    374s] (I)      |     4 | 1872000 |    88206 |         4.71% |
[11/28 05:48:57    374s] (I)      |     5 | 1970748 |        0 |         0.00% |
[11/28 05:48:57    374s] (I)      |     6 | 1872000 |        0 |         0.00% |
[11/28 05:48:57    374s] (I)      |     7 | 1970748 |        0 |         0.00% |
[11/28 05:48:57    374s] (I)      |     8 | 1872000 |        0 |         0.00% |
[11/28 05:48:57    374s] (I)      |     9 | 1970748 |        0 |         0.00% |
[11/28 05:48:57    374s] (I)      |    10 |  748332 |        0 |         0.00% |
[11/28 05:48:57    374s] (I)      |    11 |  788112 |      395 |         0.05% |
[11/28 05:48:57    374s] (I)      +-------+---------+----------+---------------+
[11/28 05:48:57    374s] (I)      Finished Import and model ( CPU: 0.90 sec, Real: 0.90 sec, Curr Mem: 1968.84 MB )
[11/28 05:48:57    374s] (I)      Reset routing kernel
[11/28 05:48:57    374s] (I)      Started Global Routing ( Curr Mem: 1968.84 MB )
[11/28 05:48:57    374s] (I)      totalPins=5211  totalGlobalPin=5180 (99.41%)
[11/28 05:48:57    374s] (I)      total 2D Cap : 3763970 = (1968548 H, 1795422 V)
[11/28 05:48:57    374s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 4]
[11/28 05:48:57    374s] (I)      
[11/28 05:48:57    374s] (I)      ============  Phase 1a Route ============
[11/28 05:48:57    374s] (I)      Usage: 5062 = (2093 H, 2969 V) = (0.11% H, 0.17% V) = (3.579e+03um H, 5.077e+03um V)
[11/28 05:48:57    374s] (I)      
[11/28 05:48:57    374s] (I)      ============  Phase 1b Route ============
[11/28 05:48:57    374s] (I)      Usage: 5062 = (2093 H, 2969 V) = (0.11% H, 0.17% V) = (3.579e+03um H, 5.077e+03um V)
[11/28 05:48:57    374s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.656020e+03um
[11/28 05:48:57    374s] (I)      
[11/28 05:48:57    374s] (I)      ============  Phase 1c Route ============
[11/28 05:48:57    374s] (I)      Usage: 5062 = (2093 H, 2969 V) = (0.11% H, 0.17% V) = (3.579e+03um H, 5.077e+03um V)
[11/28 05:48:57    374s] (I)      
[11/28 05:48:57    374s] (I)      ============  Phase 1d Route ============
[11/28 05:48:57    374s] (I)      Usage: 5062 = (2093 H, 2969 V) = (0.11% H, 0.17% V) = (3.579e+03um H, 5.077e+03um V)
[11/28 05:48:57    374s] (I)      
[11/28 05:48:57    374s] (I)      ============  Phase 1e Route ============
[11/28 05:48:57    374s] (I)      Usage: 5062 = (2093 H, 2969 V) = (0.11% H, 0.17% V) = (3.579e+03um H, 5.077e+03um V)
[11/28 05:48:57    374s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.656020e+03um
[11/28 05:48:57    374s] (I)      
[11/28 05:48:57    374s] (I)      ============  Phase 1l Route ============
[11/28 05:48:57    374s] (I)      total 2D Cap : 16787331 = (8668582 H, 8118749 V)
[11/28 05:48:57    374s] [NR-eGR] Layer group 2: route 506 net(s) in layer range [2, 11]
[11/28 05:48:57    374s] (I)      
[11/28 05:48:57    374s] (I)      ============  Phase 1a Route ============
[11/28 05:48:57    374s] (I)      Usage: 8347 = (3789 H, 4558 V) = (0.04% H, 0.06% V) = (6.479e+03um H, 7.794e+03um V)
[11/28 05:48:57    374s] (I)      
[11/28 05:48:57    374s] (I)      ============  Phase 1b Route ============
[11/28 05:48:57    374s] (I)      Usage: 8347 = (3789 H, 4558 V) = (0.04% H, 0.06% V) = (6.479e+03um H, 7.794e+03um V)
[11/28 05:48:57    374s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.427337e+04um
[11/28 05:48:57    374s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/28 05:48:57    374s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/28 05:48:57    374s] (I)      
[11/28 05:48:57    374s] (I)      ============  Phase 1c Route ============
[11/28 05:48:57    374s] (I)      Usage: 8347 = (3789 H, 4558 V) = (0.04% H, 0.06% V) = (6.479e+03um H, 7.794e+03um V)
[11/28 05:48:57    374s] (I)      
[11/28 05:48:57    374s] (I)      ============  Phase 1d Route ============
[11/28 05:48:57    374s] (I)      Usage: 8347 = (3789 H, 4558 V) = (0.04% H, 0.06% V) = (6.479e+03um H, 7.794e+03um V)
[11/28 05:48:57    374s] (I)      
[11/28 05:48:57    374s] (I)      ============  Phase 1e Route ============
[11/28 05:48:57    374s] (I)      Usage: 8347 = (3789 H, 4558 V) = (0.04% H, 0.06% V) = (6.479e+03um H, 7.794e+03um V)
[11/28 05:48:57    374s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.427337e+04um
[11/28 05:48:57    374s] (I)      
[11/28 05:48:57    374s] (I)      ============  Phase 1l Route ============
[11/28 05:48:57    374s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/28 05:48:57    374s] (I)      Layer  2:    1827055      4689         0       31302     1837352    ( 1.68%) 
[11/28 05:48:57    374s] (I)      Layer  3:    1964392      7702         0         864     1966140    ( 0.04%) 
[11/28 05:48:57    374s] (I)      Layer  4:    1793165      6755         0       50838     1817816    ( 2.72%) 
[11/28 05:48:57    374s] (I)      Layer  5:    1966537        42         0           0     1967004    ( 0.00%) 
[11/28 05:48:57    374s] (I)      Layer  6:    1868000         0         0           0     1868654    ( 0.00%) 
[11/28 05:48:57    374s] (I)      Layer  7:    1966537         0         0           0     1967004    ( 0.00%) 
[11/28 05:48:57    374s] (I)      Layer  8:    1868000         0         0           0     1868654    ( 0.00%) 
[11/28 05:48:57    374s] (I)      Layer  9:    1966537         0         0           0     1967004    ( 0.00%) 
[11/28 05:48:57    374s] (I)      Layer 10:     746733         0         0           0      747462    ( 0.00%) 
[11/28 05:48:57    374s] (I)      Layer 11:     786140         0         0         101      786701    ( 0.01%) 
[11/28 05:48:57    374s] (I)      Total:      16753096     19188         0       83103    16793786    ( 0.49%) 
[11/28 05:48:57    374s] (I)      
[11/28 05:48:57    374s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 05:48:57    374s] [NR-eGR]                        OverCon            
[11/28 05:48:57    374s] [NR-eGR]                         #Gcell     %Gcell
[11/28 05:48:57    374s] [NR-eGR]        Layer             (1-0)    OverCon
[11/28 05:48:57    374s] [NR-eGR] ----------------------------------------------
[11/28 05:48:57    374s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/28 05:48:57    374s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/28 05:48:57    374s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/28 05:48:57    374s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/28 05:48:57    374s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/28 05:48:57    374s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/28 05:48:57    374s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/28 05:48:57    374s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/28 05:48:57    374s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/28 05:48:57    374s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/28 05:48:57    374s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/28 05:48:57    374s] [NR-eGR] ----------------------------------------------
[11/28 05:48:57    374s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/28 05:48:57    374s] [NR-eGR] 
[11/28 05:48:57    374s] (I)      Finished Global Routing ( CPU: 0.74 sec, Real: 0.74 sec, Curr Mem: 1968.84 MB )
[11/28 05:48:57    375s] (I)      total 2D Cap : 16789549 = (8668662 H, 8120887 V)
[11/28 05:48:58    375s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/28 05:48:58    375s] (I)      ============= Track Assignment ============
[11/28 05:48:58    375s] (I)      Started Track Assignment (1T) ( Curr Mem: 1968.84 MB )
[11/28 05:48:58    375s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/28 05:48:58    375s] (I)      Run Multi-thread track assignment
[11/28 05:48:58    375s] (I)      Finished Track Assignment (1T) ( CPU: 0.42 sec, Real: 0.42 sec, Curr Mem: 1972.41 MB )
[11/28 05:48:58    375s] (I)      Started Export ( Curr Mem: 1972.41 MB )
[11/28 05:48:58    375s] [NR-eGR]                  Length (um)   Vias 
[11/28 05:48:58    375s] [NR-eGR] ------------------------------------
[11/28 05:48:58    375s] [NR-eGR]  Metal1   (1H)             0   5251 
[11/28 05:48:58    375s] [NR-eGR]  Metal2   (2V)          3331   6190 
[11/28 05:48:58    375s] [NR-eGR]  Metal3   (3H)          7268   4726 
[11/28 05:48:58    375s] [NR-eGR]  Metal4   (4V)          5550     32 
[11/28 05:48:58    375s] [NR-eGR]  Metal5   (5H)            43      0 
[11/28 05:48:58    375s] [NR-eGR]  Metal6   (6V)             0      0 
[11/28 05:48:58    375s] [NR-eGR]  Metal7   (7H)             0      0 
[11/28 05:48:58    375s] [NR-eGR]  Metal8   (8V)             0      0 
[11/28 05:48:58    375s] [NR-eGR]  Metal9   (9H)             0      0 
[11/28 05:48:58    375s] [NR-eGR]  Metal10  (10V)            0      0 
[11/28 05:48:58    375s] [NR-eGR]  Metal11  (11H)            0      0 
[11/28 05:48:58    375s] [NR-eGR] ------------------------------------
[11/28 05:48:58    375s] [NR-eGR]           Total        16192  16199 
[11/28 05:48:58    375s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:48:58    375s] [NR-eGR] Total half perimeter of net bounding box: 7919um
[11/28 05:48:58    375s] [NR-eGR] Total length: 16192um, number of vias: 16199
[11/28 05:48:58    375s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:48:58    375s] [NR-eGR] Total eGR-routed clock nets wire length: 9476um, number of vias: 11937
[11/28 05:48:58    375s] [NR-eGR] --------------------------------------------------------------------------
[11/28 05:48:58    375s] (I)      Finished Export ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 1954.41 MB )
[11/28 05:48:58    376s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.73 sec, Real: 2.70 sec, Curr Mem: 1916.41 MB )
[11/28 05:48:58    376s] (I)      ====================================== Runtime Summary ======================================
[11/28 05:48:58    376s] (I)       Step                                          %       Start      Finish      Real       CPU 
[11/28 05:48:58    376s] (I)      ---------------------------------------------------------------------------------------------
[11/28 05:48:58    376s] (I)       Early Global Route kernel               100.00%  373.39 sec  376.09 sec  2.70 sec  2.73 sec 
[11/28 05:48:58    376s] (I)       +-Import and model                       33.24%  373.44 sec  374.33 sec  0.90 sec  0.90 sec 
[11/28 05:48:58    376s] (I)       | +-Create place DB                       2.41%  373.44 sec  373.50 sec  0.07 sec  0.07 sec 
[11/28 05:48:58    376s] (I)       | | +-Import place data                   2.41%  373.44 sec  373.50 sec  0.06 sec  0.07 sec 
[11/28 05:48:58    376s] (I)       | | | +-Read instances and placement      0.94%  373.44 sec  373.46 sec  0.03 sec  0.02 sec 
[11/28 05:48:58    376s] (I)       | | | +-Read nets                         1.44%  373.46 sec  373.50 sec  0.04 sec  0.05 sec 
[11/28 05:48:58    376s] (I)       | +-Create route DB                      24.46%  373.50 sec  374.16 sec  0.66 sec  0.66 sec 
[11/28 05:48:58    376s] (I)       | | +-Import route data (1T)             24.44%  373.50 sec  374.16 sec  0.66 sec  0.66 sec 
[11/28 05:48:58    376s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.56%  373.51 sec  373.52 sec  0.02 sec  0.02 sec 
[11/28 05:48:58    376s] (I)       | | | | +-Read routing blockages          0.00%  373.51 sec  373.51 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | | | +-Read instance blockages         0.04%  373.51 sec  373.51 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | | | +-Read PG blockages               0.01%  373.51 sec  373.51 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | | | +-Read clock blockages            0.00%  373.51 sec  373.51 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | | | +-Read other blockages            0.00%  373.51 sec  373.51 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | | | +-Read halo blockages             0.00%  373.51 sec  373.51 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | | | +-Read boundary cut boxes         0.00%  373.52 sec  373.52 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | | +-Read blackboxes                   0.00%  373.52 sec  373.52 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | | +-Read prerouted                    0.07%  373.52 sec  373.53 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | | +-Read unlegalized nets             0.01%  373.53 sec  373.53 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | | +-Read nets                         0.02%  373.53 sec  373.53 sec  0.00 sec  0.01 sec 
[11/28 05:48:58    376s] (I)       | | | +-Set up via pillars                0.00%  373.53 sec  373.53 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | | +-Initialize 3D grid graph          1.84%  373.53 sec  373.58 sec  0.05 sec  0.04 sec 
[11/28 05:48:58    376s] (I)       | | | +-Model blockage capacity          21.60%  373.58 sec  374.16 sec  0.58 sec  0.59 sec 
[11/28 05:48:58    376s] (I)       | | | | +-Initialize 3D capacity         20.59%  373.58 sec  374.13 sec  0.55 sec  0.56 sec 
[11/28 05:48:58    376s] (I)       | +-Read aux data                         0.00%  374.16 sec  374.16 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | +-Others data preparation               0.34%  374.16 sec  374.17 sec  0.01 sec  0.01 sec 
[11/28 05:48:58    376s] (I)       | +-Create route kernel                   5.95%  374.17 sec  374.33 sec  0.16 sec  0.16 sec 
[11/28 05:48:58    376s] (I)       +-Global Routing                         27.39%  374.33 sec  375.07 sec  0.74 sec  0.74 sec 
[11/28 05:48:58    376s] (I)       | +-Initialization                        0.08%  374.33 sec  374.33 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | +-Net group 1                           4.93%  374.33 sec  374.47 sec  0.13 sec  0.13 sec 
[11/28 05:48:58    376s] (I)       | | +-Generate topology                   0.08%  374.33 sec  374.34 sec  0.00 sec  0.01 sec 
[11/28 05:48:58    376s] (I)       | | +-Phase 1a                            0.16%  374.40 sec  374.40 sec  0.00 sec  0.01 sec 
[11/28 05:48:58    376s] (I)       | | | +-Pattern routing (1T)              0.15%  374.40 sec  374.40 sec  0.00 sec  0.01 sec 
[11/28 05:48:58    376s] (I)       | | +-Phase 1b                            0.03%  374.40 sec  374.40 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | +-Phase 1c                            0.00%  374.40 sec  374.40 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | +-Phase 1d                            0.00%  374.40 sec  374.40 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | +-Phase 1e                            0.05%  374.40 sec  374.40 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | | +-Route legalization                0.01%  374.40 sec  374.40 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | | | +-Legalize Blockage Violations    0.01%  374.40 sec  374.40 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | +-Phase 1l                            1.63%  374.42 sec  374.46 sec  0.04 sec  0.05 sec 
[11/28 05:48:58    376s] (I)       | | | +-Layer assignment (1T)             1.61%  374.42 sec  374.46 sec  0.04 sec  0.05 sec 
[11/28 05:48:58    376s] (I)       | +-Net group 2                          13.23%  374.47 sec  374.83 sec  0.36 sec  0.36 sec 
[11/28 05:48:58    376s] (I)       | | +-Generate topology                   0.04%  374.47 sec  374.47 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | +-Phase 1a                            0.21%  374.61 sec  374.61 sec  0.01 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | | +-Pattern routing (1T)              0.11%  374.61 sec  374.61 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | | +-Add via demand to 2D              0.08%  374.61 sec  374.61 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | +-Phase 1b                            0.03%  374.61 sec  374.61 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | +-Phase 1c                            0.00%  374.63 sec  374.63 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | +-Phase 1d                            0.00%  374.63 sec  374.63 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | +-Phase 1e                            0.04%  374.63 sec  374.63 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | | +-Route legalization                0.00%  374.63 sec  374.63 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | | +-Phase 1l                            7.06%  374.63 sec  374.82 sec  0.19 sec  0.19 sec 
[11/28 05:48:58    376s] (I)       | | | +-Layer assignment (1T)             1.48%  374.77 sec  374.81 sec  0.04 sec  0.05 sec 
[11/28 05:48:58    376s] (I)       | +-Clean cong LA                         0.00%  374.83 sec  374.83 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       +-Export 3D cong map                      9.84%  375.07 sec  375.34 sec  0.27 sec  0.30 sec 
[11/28 05:48:58    376s] (I)       | +-Export 2D cong map                    0.78%  375.31 sec  375.34 sec  0.02 sec  0.02 sec 
[11/28 05:48:58    376s] (I)       +-Extract Global 3D Wires                 0.01%  375.36 sec  375.36 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       +-Track Assignment (1T)                  15.62%  375.36 sec  375.78 sec  0.42 sec  0.42 sec 
[11/28 05:48:58    376s] (I)       | +-Initialization                        0.00%  375.36 sec  375.36 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | +-Track Assignment Kernel              15.57%  375.36 sec  375.78 sec  0.42 sec  0.42 sec 
[11/28 05:48:58    376s] (I)       | +-Free Memory                           0.00%  375.78 sec  375.78 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       +-Export                                 10.47%  375.78 sec  376.06 sec  0.28 sec  0.28 sec 
[11/28 05:48:58    376s] (I)       | +-Export DB wires                       1.22%  375.78 sec  375.81 sec  0.03 sec  0.03 sec 
[11/28 05:48:58    376s] (I)       | | +-Export all nets                     1.10%  375.78 sec  375.81 sec  0.03 sec  0.03 sec 
[11/28 05:48:58    376s] (I)       | | +-Set wire vias                       0.08%  375.81 sec  375.81 sec  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)       | +-Report wirelength                     1.04%  375.81 sec  375.84 sec  0.03 sec  0.03 sec 
[11/28 05:48:58    376s] (I)       | +-Update net boxes                      0.47%  375.84 sec  375.85 sec  0.01 sec  0.02 sec 
[11/28 05:48:58    376s] (I)       | +-Update timing                         7.71%  375.85 sec  376.06 sec  0.21 sec  0.20 sec 
[11/28 05:48:58    376s] (I)       +-Postprocess design                      0.96%  376.06 sec  376.09 sec  0.03 sec  0.03 sec 
[11/28 05:48:58    376s] (I)      ===================== Summary by functions =====================
[11/28 05:48:58    376s] (I)       Lv  Step                                 %      Real       CPU 
[11/28 05:48:58    376s] (I)      ----------------------------------------------------------------
[11/28 05:48:58    376s] (I)        0  Early Global Route kernel      100.00%  2.70 sec  2.73 sec 
[11/28 05:48:58    376s] (I)        1  Import and model                33.24%  0.90 sec  0.90 sec 
[11/28 05:48:58    376s] (I)        1  Global Routing                  27.39%  0.74 sec  0.74 sec 
[11/28 05:48:58    376s] (I)        1  Track Assignment (1T)           15.62%  0.42 sec  0.42 sec 
[11/28 05:48:58    376s] (I)        1  Export                          10.47%  0.28 sec  0.28 sec 
[11/28 05:48:58    376s] (I)        1  Export 3D cong map               9.84%  0.27 sec  0.30 sec 
[11/28 05:48:58    376s] (I)        1  Postprocess design               0.96%  0.03 sec  0.03 sec 
[11/28 05:48:58    376s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)        2  Create route DB                 24.46%  0.66 sec  0.66 sec 
[11/28 05:48:58    376s] (I)        2  Track Assignment Kernel         15.57%  0.42 sec  0.42 sec 
[11/28 05:48:58    376s] (I)        2  Net group 2                     13.23%  0.36 sec  0.36 sec 
[11/28 05:48:58    376s] (I)        2  Update timing                    7.71%  0.21 sec  0.20 sec 
[11/28 05:48:58    376s] (I)        2  Create route kernel              5.95%  0.16 sec  0.16 sec 
[11/28 05:48:58    376s] (I)        2  Net group 1                      4.93%  0.13 sec  0.13 sec 
[11/28 05:48:58    376s] (I)        2  Create place DB                  2.41%  0.07 sec  0.07 sec 
[11/28 05:48:58    376s] (I)        2  Export DB wires                  1.22%  0.03 sec  0.03 sec 
[11/28 05:48:58    376s] (I)        2  Report wirelength                1.04%  0.03 sec  0.03 sec 
[11/28 05:48:58    376s] (I)        2  Export 2D cong map               0.78%  0.02 sec  0.02 sec 
[11/28 05:48:58    376s] (I)        2  Update net boxes                 0.47%  0.01 sec  0.02 sec 
[11/28 05:48:58    376s] (I)        2  Others data preparation          0.34%  0.01 sec  0.01 sec 
[11/28 05:48:58    376s] (I)        2  Initialization                   0.09%  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)        3  Import route data (1T)          24.44%  0.66 sec  0.66 sec 
[11/28 05:48:58    376s] (I)        3  Phase 1l                         8.69%  0.23 sec  0.24 sec 
[11/28 05:48:58    376s] (I)        3  Import place data                2.41%  0.06 sec  0.07 sec 
[11/28 05:48:58    376s] (I)        3  Export all nets                  1.10%  0.03 sec  0.03 sec 
[11/28 05:48:58    376s] (I)        3  Phase 1a                         0.38%  0.01 sec  0.01 sec 
[11/28 05:48:58    376s] (I)        3  Generate topology                0.12%  0.00 sec  0.01 sec 
[11/28 05:48:58    376s] (I)        3  Phase 1e                         0.09%  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)        3  Set wire vias                    0.08%  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)        3  Phase 1b                         0.06%  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)        4  Model blockage capacity         21.60%  0.58 sec  0.59 sec 
[11/28 05:48:58    376s] (I)        4  Layer assignment (1T)            3.10%  0.08 sec  0.10 sec 
[11/28 05:48:58    376s] (I)        4  Initialize 3D grid graph         1.84%  0.05 sec  0.04 sec 
[11/28 05:48:58    376s] (I)        4  Read nets                        1.47%  0.04 sec  0.06 sec 
[11/28 05:48:58    376s] (I)        4  Read instances and placement     0.94%  0.03 sec  0.02 sec 
[11/28 05:48:58    376s] (I)        4  Read blockages ( Layer 2-11 )    0.56%  0.02 sec  0.02 sec 
[11/28 05:48:58    376s] (I)        4  Pattern routing (1T)             0.26%  0.01 sec  0.01 sec 
[11/28 05:48:58    376s] (I)        4  Add via demand to 2D             0.08%  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)        4  Read prerouted                   0.07%  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)        4  Route legalization               0.01%  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)        4  Read unlegalized nets            0.01%  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)        5  Initialize 3D capacity          20.59%  0.55 sec  0.56 sec 
[11/28 05:48:58    376s] (I)        5  Read instance blockages          0.04%  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)        5  Read PG blockages                0.01%  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)        5  Legalize Blockage Violations     0.01%  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[11/28 05:48:58    376s] Extraction called for design 'risc_v_Pad_Frame' of instances=3802 and nets=4693 using extraction engine 'preRoute' .
[11/28 05:48:58    376s] PreRoute RC Extraction called for design risc_v_Pad_Frame.
[11/28 05:48:58    376s] RC Extraction called in multi-corner(2) mode.
[11/28 05:48:58    376s] RCMode: PreRoute
[11/28 05:48:58    376s]       RC Corner Indexes            0       1   
[11/28 05:48:58    376s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/28 05:48:58    376s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/28 05:48:58    376s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/28 05:48:58    376s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/28 05:48:58    376s] Shrink Factor                : 1.00000
[11/28 05:48:58    376s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/28 05:48:58    376s] Using Quantus QRC technology file ...
[11/28 05:48:58    376s] 
[11/28 05:48:58    376s] Trim Metal Layers:
[11/28 05:48:58    376s] LayerId::1 widthSet size::1
[11/28 05:48:58    376s] LayerId::2 widthSet size::1
[11/28 05:48:58    376s] LayerId::3 widthSet size::1
[11/28 05:48:58    376s] LayerId::4 widthSet size::1
[11/28 05:48:58    376s] LayerId::5 widthSet size::1
[11/28 05:48:58    376s] LayerId::6 widthSet size::1
[11/28 05:48:58    376s] LayerId::7 widthSet size::1
[11/28 05:48:58    376s] LayerId::8 widthSet size::1
[11/28 05:48:58    376s] LayerId::9 widthSet size::1
[11/28 05:48:58    376s] LayerId::10 widthSet size::1
[11/28 05:48:58    376s] LayerId::11 widthSet size::1
[11/28 05:48:58    376s] Updating RC grid for preRoute extraction ...
[11/28 05:48:58    376s] eee: pegSigSF::1.070000
[11/28 05:48:58    376s] Initializing multi-corner resistance tables ...
[11/28 05:48:59    376s] eee: l::1 avDens::0.081845 usedTrk::2114.046782 availTrk::25830.000000 sigTrk::2114.046782
[11/28 05:48:59    376s] eee: l::2 avDens::0.023040 usedTrk::462.923098 availTrk::20092.500000 sigTrk::462.923098
[11/28 05:48:59    376s] eee: l::3 avDens::0.033961 usedTrk::430.971347 availTrk::12690.000000 sigTrk::430.971347
[11/28 05:48:59    376s] eee: l::4 avDens::0.020099 usedTrk::474.286551 availTrk::23598.000000 sigTrk::474.286551
[11/28 05:48:59    376s] eee: l::5 avDens::0.001754 usedTrk::2.526316 availTrk::1440.000000 sigTrk::2.526316
[11/28 05:48:59    376s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:48:59    376s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:48:59    376s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:48:59    376s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:48:59    376s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:48:59    376s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:48:59    376s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:48:59    376s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.024291 ; aWlH: 0.000000 ; Pmax: 0.804900 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[11/28 05:48:59    376s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1911.406M)
[11/28 05:48:59    377s] Compute RC Scale Done ...
[11/28 05:48:59    377s] OPERPROF: Starting HotSpotCal at level 1, MEM:1930.5M, EPOCH TIME: 1701150539.590041
[11/28 05:48:59    377s] [hotspot] +------------+---------------+---------------+
[11/28 05:48:59    377s] [hotspot] |            |   max hotspot | total hotspot |
[11/28 05:48:59    377s] [hotspot] +------------+---------------+---------------+
[11/28 05:48:59    377s] [hotspot] | normalized |          0.00 |          0.00 |
[11/28 05:48:59    377s] [hotspot] +------------+---------------+---------------+
[11/28 05:48:59    377s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/28 05:48:59    377s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/28 05:48:59    377s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.033, MEM:1930.5M, EPOCH TIME: 1701150539.622636
[11/28 05:48:59    377s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[11/28 05:48:59    377s] Begin: GigaOpt Route Type Constraints Refinement
[11/28 05:48:59    377s] *** CongRefineRouteType #4 [begin] : totSession cpu/real = 0:06:17.1/0:08:01.1 (0.8), mem = 1930.5M
[11/28 05:48:59    377s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28290.15
[11/28 05:48:59    377s] ### Creating RouteCongInterface, started
[11/28 05:48:59    377s] 
[11/28 05:48:59    377s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/28 05:48:59    377s] 
[11/28 05:48:59    377s] #optDebug: {0, 1.000}
[11/28 05:48:59    377s] ### Creating RouteCongInterface, finished
[11/28 05:49:00    377s] Updated routing constraints on 0 nets.
[11/28 05:49:00    377s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28290.15
[11/28 05:49:00    377s] Bottom Preferred Layer:
[11/28 05:49:00    377s] +---------------+------------+----------+
[11/28 05:49:00    377s] |     Layer     |    CLK     |   Rule   |
[11/28 05:49:00    377s] +---------------+------------+----------+
[11/28 05:49:00    377s] | Metal3 (z=3)  |         41 | default  |
[11/28 05:49:00    377s] +---------------+------------+----------+
[11/28 05:49:00    377s] *** CongRefineRouteType #4 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:06:17.5/0:08:01.5 (0.8), mem = 1930.5M
[11/28 05:49:00    377s] 
[11/28 05:49:00    377s] =============================================================================================
[11/28 05:49:00    377s]  Step TAT Report for CongRefineRouteType #4                                     21.12-s106_1
[11/28 05:49:00    377s] =============================================================================================
[11/28 05:49:00    377s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:49:00    377s] ---------------------------------------------------------------------------------------------
[11/28 05:49:00    377s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (  68.9 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 05:49:00    377s] [ MISC                   ]          0:00:00.1  (  31.1 % )     0:00:00.1 /  0:00:00.1    1.1
[11/28 05:49:00    377s] ---------------------------------------------------------------------------------------------
[11/28 05:49:00    377s]  CongRefineRouteType #4 TOTAL       0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 05:49:00    377s] ---------------------------------------------------------------------------------------------
[11/28 05:49:00    377s] 
[11/28 05:49:00    377s] End: GigaOpt Route Type Constraints Refinement
[11/28 05:49:00    377s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/28 05:49:00    377s] #################################################################################
[11/28 05:49:00    377s] # Design Stage: PreRoute
[11/28 05:49:00    377s] # Design Name: risc_v_Pad_Frame
[11/28 05:49:00    377s] # Design Mode: 45nm
[11/28 05:49:00    377s] # Analysis Mode: MMMC OCV 
[11/28 05:49:00    377s] # Parasitics Mode: No SPEF/RCDB 
[11/28 05:49:00    377s] # Signoff Settings: SI Off 
[11/28 05:49:00    377s] #################################################################################
[11/28 05:49:01    378s] Calculate early delays in OCV mode...
[11/28 05:49:01    378s] Calculate late delays in OCV mode...
[11/28 05:49:01    378s] Topological Sorting (REAL = 0:00:00.0, MEM = 1928.5M, InitMEM = 1928.5M)
[11/28 05:49:01    378s] Start delay calculation (fullDC) (1 T). (MEM=1928.48)
[11/28 05:49:01    378s] End AAE Lib Interpolated Model. (MEM=1948.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:49:03    381s] Total number of fetched objects 4131
[11/28 05:49:04    381s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[11/28 05:49:04    381s] End delay calculation. (MEM=1955.38 CPU=0:00:02.5 REAL=0:00:03.0)
[11/28 05:49:04    381s] End delay calculation (fullDC). (MEM=1955.38 CPU=0:00:03.0 REAL=0:00:03.0)
[11/28 05:49:04    381s] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1955.4M) ***
[11/28 05:49:04    382s] Begin: GigaOpt postEco DRV Optimization
[11/28 05:49:04    382s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[11/28 05:49:04    382s] *** DrvOpt #8 [begin] : totSession cpu/real = 0:06:22.1/0:08:06.1 (0.8), mem = 1955.4M
[11/28 05:49:04    382s] Info: 4 io nets excluded
[11/28 05:49:04    382s] Info: 4 nets with fixed/cover wires excluded.
[11/28 05:49:04    382s] Info: 41 clock nets excluded from IPO operation.
[11/28 05:49:04    382s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28290.16
[11/28 05:49:04    382s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 05:49:04    382s] ### Creating PhyDesignMc. totSessionCpu=0:06:22 mem=1955.4M
[11/28 05:49:04    382s] OPERPROF: Starting DPlace-Init at level 1, MEM:1955.4M, EPOCH TIME: 1701150544.746951
[11/28 05:49:04    382s] z: 2, totalTracks: 1
[11/28 05:49:04    382s] z: 4, totalTracks: 1
[11/28 05:49:04    382s] z: 6, totalTracks: 1
[11/28 05:49:04    382s] z: 8, totalTracks: 1
[11/28 05:49:04    382s] #spOpts: N=45 hrOri=1 hrSnap=1 
[11/28 05:49:04    382s] All LLGs are deleted
[11/28 05:49:04    382s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1955.4M, EPOCH TIME: 1701150544.790543
[11/28 05:49:04    382s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1955.4M, EPOCH TIME: 1701150544.791313
[11/28 05:49:04    382s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1955.4M, EPOCH TIME: 1701150544.792387
[11/28 05:49:04    382s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1955.4M, EPOCH TIME: 1701150544.814377
[11/28 05:49:04    382s] Core basic site is CoreSite
[11/28 05:49:04    382s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1955.4M, EPOCH TIME: 1701150544.931631
[11/28 05:49:04    382s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.030, REAL:0.026, MEM:1955.4M, EPOCH TIME: 1701150544.957579
[11/28 05:49:04    382s] SiteArray: non-trimmed site array dimensions = 128 x 1100
[11/28 05:49:04    382s] SiteArray: use 655,360 bytes
[11/28 05:49:04    382s] SiteArray: current memory after site array memory allocation 1955.4M
[11/28 05:49:04    382s] SiteArray: FP blocked sites are writable
[11/28 05:49:04    382s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 05:49:04    382s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1955.4M, EPOCH TIME: 1701150544.962017
[11/28 05:49:05    382s] Process 34596 wires and vias for routing blockage and capacity analysis
[11/28 05:49:05    382s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.060, REAL:0.061, MEM:1955.4M, EPOCH TIME: 1701150545.023076
[11/28 05:49:05    382s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.210, REAL:0.210, MEM:1955.4M, EPOCH TIME: 1701150545.024832
[11/28 05:49:05    382s] 
[11/28 05:49:05    382s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:49:05    382s] 
[11/28 05:49:05    382s]  Skipping Bad Lib Cell Checking (CMU) !
[11/28 05:49:05    382s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.240, REAL:0.234, MEM:1955.4M, EPOCH TIME: 1701150545.026723
[11/28 05:49:05    382s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1955.4M, EPOCH TIME: 1701150545.026840
[11/28 05:49:05    382s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1955.4M, EPOCH TIME: 1701150545.026944
[11/28 05:49:05    382s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1955.4MB).
[11/28 05:49:05    382s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.281, MEM:1955.4M, EPOCH TIME: 1701150545.027766
[11/28 05:49:05    382s] TotalInstCnt at PhyDesignMc Initialization: 3,778
[11/28 05:49:05    382s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:23 mem=1955.4M
[11/28 05:49:05    382s] ### Creating RouteCongInterface, started
[11/28 05:49:05    382s] 
[11/28 05:49:05    382s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[11/28 05:49:05    382s] 
[11/28 05:49:05    382s] #optDebug: {0, 1.000}
[11/28 05:49:05    382s] ### Creating RouteCongInterface, finished
[11/28 05:49:05    382s] {MG  {8 0 1 0.0251399}  {10 0 5.8 0.14041} }
[11/28 05:49:05    382s] ### Creating LA Mngr. totSessionCpu=0:06:23 mem=1955.4M
[11/28 05:49:05    382s] ### Creating LA Mngr, finished. totSessionCpu=0:06:23 mem=1955.4M
[11/28 05:49:06    383s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1989.7M, EPOCH TIME: 1701150546.122309
[11/28 05:49:06    383s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1989.7M, EPOCH TIME: 1701150546.122654
[11/28 05:49:06    383s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 05:49:06    383s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/28 05:49:06    383s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 05:49:06    383s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/28 05:49:06    383s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 05:49:06    383s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 05:49:06    383s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.57|     0.00|       0|       0|       0| 43.56%|          |         |
[11/28 05:49:06    383s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 05:49:06    383s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.57|     0.00|       0|       0|       0| 43.56%| 0:00:00.0|  2005.7M|
[11/28 05:49:06    383s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 05:49:06    383s] Bottom Preferred Layer:
[11/28 05:49:06    383s] +---------------+------------+----------+
[11/28 05:49:06    383s] |     Layer     |    CLK     |   Rule   |
[11/28 05:49:06    383s] +---------------+------------+----------+
[11/28 05:49:06    383s] | Metal3 (z=3)  |         41 | default  |
[11/28 05:49:06    383s] +---------------+------------+----------+
[11/28 05:49:06    383s] 
[11/28 05:49:06    383s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=2005.7M) ***
[11/28 05:49:06    383s] 
[11/28 05:49:06    383s] Total-nets :: 550, Stn-nets :: 4, ratio :: 0.727273 %, Total-len 16192.1, Stn-len 0
[11/28 05:49:06    383s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1986.6M, EPOCH TIME: 1701150546.560818
[11/28 05:49:06    384s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.051, MEM:1941.6M, EPOCH TIME: 1701150546.611373
[11/28 05:49:06    384s] TotalInstCnt at PhyDesignMc Destruction: 3,778
[11/28 05:49:06    384s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28290.16
[11/28 05:49:06    384s] *** DrvOpt #8 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:06:24.1/0:08:08.1 (0.8), mem = 1941.6M
[11/28 05:49:06    384s] 
[11/28 05:49:06    384s] =============================================================================================
[11/28 05:49:06    384s]  Step TAT Report for DrvOpt #8                                                  21.12-s106_1
[11/28 05:49:06    384s] =============================================================================================
[11/28 05:49:06    384s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:49:06    384s] ---------------------------------------------------------------------------------------------
[11/28 05:49:06    384s] [ SlackTraversorInit     ]      1   0:00:00.2  (  12.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:49:06    384s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:49:06    384s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (  20.2 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 05:49:06    384s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   9.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:49:06    384s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:49:06    384s] [ DrvFindVioNets         ]      2   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    1.1
[11/28 05:49:06    384s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:49:06    384s] [ MISC                   ]          0:00:01.0  (  52.2 % )     0:00:01.0 /  0:00:01.0    1.0
[11/28 05:49:06    384s] ---------------------------------------------------------------------------------------------
[11/28 05:49:06    384s]  DrvOpt #8 TOTAL                    0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[11/28 05:49:06    384s] ---------------------------------------------------------------------------------------------
[11/28 05:49:06    384s] 
[11/28 05:49:06    384s] End: GigaOpt postEco DRV Optimization
[11/28 05:49:06    384s] **INFO: Flow update: Design timing is met.
[11/28 05:49:06    384s] Running refinePlace -preserveRouting true -hardFence false
[11/28 05:49:06    384s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1941.6M, EPOCH TIME: 1701150546.631506
[11/28 05:49:06    384s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1941.6M, EPOCH TIME: 1701150546.631633
[11/28 05:49:06    384s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1941.6M, EPOCH TIME: 1701150546.631820
[11/28 05:49:06    384s] z: 2, totalTracks: 1
[11/28 05:49:06    384s] z: 4, totalTracks: 1
[11/28 05:49:06    384s] z: 6, totalTracks: 1
[11/28 05:49:06    384s] z: 8, totalTracks: 1
[11/28 05:49:06    384s] #spOpts: N=45 hrOri=1 hrSnap=1 
[11/28 05:49:06    384s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1941.6M, EPOCH TIME: 1701150546.679447
[11/28 05:49:06    384s] 
[11/28 05:49:06    384s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:49:06    384s] 
[11/28 05:49:06    384s]  Skipping Bad Lib Cell Checking (CMU) !
[11/28 05:49:06    384s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.150, REAL:0.152, MEM:1941.6M, EPOCH TIME: 1701150546.831926
[11/28 05:49:06    384s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1941.6M, EPOCH TIME: 1701150546.832089
[11/28 05:49:06    384s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1941.6M, EPOCH TIME: 1701150546.832224
[11/28 05:49:06    384s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1941.6MB).
[11/28 05:49:06    384s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.210, REAL:0.213, MEM:1941.6M, EPOCH TIME: 1701150546.845314
[11/28 05:49:06    384s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.210, REAL:0.214, MEM:1941.6M, EPOCH TIME: 1701150546.845405
[11/28 05:49:06    384s] TDRefine: refinePlace mode is spiral
[11/28 05:49:06    384s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28290.12
[11/28 05:49:06    384s] OPERPROF:   Starting RefinePlace at level 2, MEM:1941.6M, EPOCH TIME: 1701150546.845586
[11/28 05:49:06    384s] *** Starting refinePlace (0:06:24 mem=1941.6M) ***
[11/28 05:49:06    384s] Total net bbox length = 7.919e+03 (4.023e+03 3.896e+03) (ext = 2.947e+02)
[11/28 05:49:06    384s] 
[11/28 05:49:06    384s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:49:06    384s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1941.6M, EPOCH TIME: 1701150546.848857
[11/28 05:49:06    384s]   Signal wire search tree: 271 elements. (cpu=0:00:00.0, mem=0.0M)
[11/28 05:49:06    384s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.000, REAL:0.002, MEM:1941.6M, EPOCH TIME: 1701150546.851153
[11/28 05:49:06    384s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:49:06    384s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:49:06    384s] 
[11/28 05:49:06    384s] Starting Small incrNP...
[11/28 05:49:06    384s] User Input Parameters:
[11/28 05:49:06    384s] - Congestion Driven    : Off
[11/28 05:49:06    384s] - Timing Driven        : Off
[11/28 05:49:06    384s] - Area-Violation Based : Off
[11/28 05:49:06    384s] - Start Rollback Level : -5
[11/28 05:49:06    384s] - Legalized            : On
[11/28 05:49:06    384s] - Window Based         : Off
[11/28 05:49:06    384s] - eDen incr mode       : Off
[11/28 05:49:06    384s] - Small incr mode      : On
[11/28 05:49:06    384s] 
[11/28 05:49:06    384s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:1941.6M, EPOCH TIME: 1701150546.880620
[11/28 05:49:06    384s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1941.6M, EPOCH TIME: 1701150546.897655
[11/28 05:49:06    384s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.002, MEM:1941.6M, EPOCH TIME: 1701150546.899376
[11/28 05:49:06    384s] default core: bins with density > 0.750 = 26.04 % ( 44 / 169 )
[11/28 05:49:06    384s] Density distribution unevenness ratio = 39.082%
[11/28 05:49:06    384s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.020, REAL:0.019, MEM:1941.6M, EPOCH TIME: 1701150546.899587
[11/28 05:49:06    384s] cost 0.950000, thresh 1.000000
[11/28 05:49:06    384s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1941.6M)
[11/28 05:49:06    384s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/28 05:49:06    384s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1941.6M, EPOCH TIME: 1701150546.900000
[11/28 05:49:06    384s] Starting refinePlace ...
[11/28 05:49:06    384s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:49:06    384s] One DDP V2 for no tweak run.
[11/28 05:49:06    384s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:49:07    384s]   Spread Effort: high, pre-route mode, useDDP on.
[11/28 05:49:07    384s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=1941.6MB) @(0:06:24 - 0:06:24).
[11/28 05:49:07    384s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 05:49:07    384s] wireLenOptFixPriorityInst 3519 inst fixed
[11/28 05:49:07    384s] 
[11/28 05:49:07    384s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[11/28 05:49:07    384s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/28 05:49:07    384s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/28 05:49:07    384s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/28 05:49:07    384s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1941.6MB) @(0:06:24 - 0:06:25).
[11/28 05:49:07    384s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 05:49:07    384s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1941.6MB
[11/28 05:49:07    384s] Statistics of distance of Instance movement in refine placement:
[11/28 05:49:07    384s]   maximum (X+Y) =         0.00 um
[11/28 05:49:07    384s]   mean    (X+Y) =         0.00 um
[11/28 05:49:07    384s] Summary Report:
[11/28 05:49:07    384s] Instances move: 0 (out of 3739 movable)
[11/28 05:49:07    384s] Instances flipped: 0
[11/28 05:49:07    384s] Mean displacement: 0.00 um
[11/28 05:49:07    384s] Max displacement: 0.00 um 
[11/28 05:49:07    384s] Total instances moved : 0
[11/28 05:49:07    384s] Ripped up 0 affected routes.
[11/28 05:49:07    384s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.530, REAL:0.543, MEM:1941.6M, EPOCH TIME: 1701150547.442827
[11/28 05:49:07    384s] Total net bbox length = 7.919e+03 (4.023e+03 3.896e+03) (ext = 2.947e+02)
[11/28 05:49:07    384s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1941.6MB
[11/28 05:49:07    384s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1941.6MB) @(0:06:24 - 0:06:25).
[11/28 05:49:07    384s] *** Finished refinePlace (0:06:25 mem=1941.6M) ***
[11/28 05:49:07    384s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28290.12
[11/28 05:49:07    384s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.590, REAL:0.599, MEM:1941.6M, EPOCH TIME: 1701150547.444352
[11/28 05:49:07    384s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1941.6M, EPOCH TIME: 1701150547.444464
[11/28 05:49:07    384s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.034, MEM:1941.6M, EPOCH TIME: 1701150547.478609
[11/28 05:49:07    384s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.830, REAL:0.847, MEM:1941.6M, EPOCH TIME: 1701150547.478834
[11/28 05:49:07    384s] **INFO: Flow update: Design timing is met.
[11/28 05:49:07    384s] **INFO: Flow update: Design timing is met.
[11/28 05:49:07    384s] **INFO: Flow update: Design timing is met.
[11/28 05:49:07    385s] #optDebug: fT-D <X 1 0 0 0>
[11/28 05:49:07    385s] Register exp ratio and priority group on 0 nets on 4119 nets : 
[11/28 05:49:07    385s] 
[11/28 05:49:07    385s] Active setup views:
[11/28 05:49:07    385s]  AnalysisView_WC
[11/28 05:49:07    385s]   Dominating endpoints: 0
[11/28 05:49:07    385s]   Dominating TNS: -0.000
[11/28 05:49:07    385s] 
[11/28 05:49:07    385s] Extraction called for design 'risc_v_Pad_Frame' of instances=3802 and nets=4693 using extraction engine 'preRoute' .
[11/28 05:49:07    385s] PreRoute RC Extraction called for design risc_v_Pad_Frame.
[11/28 05:49:07    385s] RC Extraction called in multi-corner(2) mode.
[11/28 05:49:07    385s] RCMode: PreRoute
[11/28 05:49:07    385s]       RC Corner Indexes            0       1   
[11/28 05:49:07    385s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/28 05:49:07    385s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/28 05:49:07    385s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/28 05:49:07    385s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/28 05:49:07    385s] Shrink Factor                : 1.00000
[11/28 05:49:07    385s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/28 05:49:07    385s] Using Quantus QRC technology file ...
[11/28 05:49:07    385s] 
[11/28 05:49:07    385s] Trim Metal Layers:
[11/28 05:49:08    385s] LayerId::1 widthSet size::1
[11/28 05:49:08    385s] LayerId::2 widthSet size::1
[11/28 05:49:08    385s] LayerId::3 widthSet size::1
[11/28 05:49:08    385s] LayerId::4 widthSet size::1
[11/28 05:49:08    385s] LayerId::5 widthSet size::1
[11/28 05:49:08    385s] LayerId::6 widthSet size::1
[11/28 05:49:08    385s] LayerId::7 widthSet size::1
[11/28 05:49:08    385s] LayerId::8 widthSet size::1
[11/28 05:49:08    385s] LayerId::9 widthSet size::1
[11/28 05:49:08    385s] LayerId::10 widthSet size::1
[11/28 05:49:08    385s] LayerId::11 widthSet size::1
[11/28 05:49:08    385s] Updating RC grid for preRoute extraction ...
[11/28 05:49:08    385s] eee: pegSigSF::1.070000
[11/28 05:49:08    385s] Initializing multi-corner resistance tables ...
[11/28 05:49:08    385s] eee: l::1 avDens::0.081845 usedTrk::2114.046782 availTrk::25830.000000 sigTrk::2114.046782
[11/28 05:49:08    385s] eee: l::2 avDens::0.023040 usedTrk::462.923098 availTrk::20092.500000 sigTrk::462.923098
[11/28 05:49:08    385s] eee: l::3 avDens::0.033961 usedTrk::430.971347 availTrk::12690.000000 sigTrk::430.971347
[11/28 05:49:08    385s] eee: l::4 avDens::0.020099 usedTrk::474.286551 availTrk::23598.000000 sigTrk::474.286551
[11/28 05:49:08    385s] eee: l::5 avDens::0.001754 usedTrk::2.526316 availTrk::1440.000000 sigTrk::2.526316
[11/28 05:49:08    385s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:49:08    385s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:49:08    385s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:49:08    385s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:49:08    385s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:49:08    385s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 05:49:08    385s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:49:08    385s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.024291 ; aWlH: 0.000000 ; Pmax: 0.804900 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[11/28 05:49:08    385s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1909.797M)
[11/28 05:49:08    385s] Starting delay calculation for Setup views
[11/28 05:49:08    386s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/28 05:49:08    386s] #################################################################################
[11/28 05:49:08    386s] # Design Stage: PreRoute
[11/28 05:49:08    386s] # Design Name: risc_v_Pad_Frame
[11/28 05:49:08    386s] # Design Mode: 45nm
[11/28 05:49:08    386s] # Analysis Mode: MMMC OCV 
[11/28 05:49:08    386s] # Parasitics Mode: No SPEF/RCDB 
[11/28 05:49:08    386s] # Signoff Settings: SI Off 
[11/28 05:49:08    386s] #################################################################################
[11/28 05:49:09    386s] Calculate early delays in OCV mode...
[11/28 05:49:09    386s] Calculate late delays in OCV mode...
[11/28 05:49:09    386s] Topological Sorting (REAL = 0:00:00.0, MEM = 1915.8M, InitMEM = 1915.8M)
[11/28 05:49:09    386s] Start delay calculation (fullDC) (1 T). (MEM=1915.83)
[11/28 05:49:09    386s] End AAE Lib Interpolated Model. (MEM=1935.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:49:12    389s] Total number of fetched objects 4131
[11/28 05:49:12    389s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[11/28 05:49:12    389s] End delay calculation. (MEM=1956.79 CPU=0:00:02.6 REAL=0:00:03.0)
[11/28 05:49:12    389s] End delay calculation (fullDC). (MEM=1956.79 CPU=0:00:03.1 REAL=0:00:03.0)
[11/28 05:49:12    389s] *** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 1956.8M) ***
[11/28 05:49:12    390s] *** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:06:30 mem=1956.8M)
[11/28 05:49:12    390s] Reported timing to dir ./timingReports
[11/28 05:49:12    390s] **optDesign ... cpu = 0:00:53, real = 0:00:52, mem = 1565.8M, totSessionCpu=0:06:30 **
[11/28 05:49:12    390s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1912.8M, EPOCH TIME: 1701150552.924706
[11/28 05:49:13    390s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.200, REAL:0.162, MEM:1912.8M, EPOCH TIME: 1701150553.086381
[11/28 05:49:18    392s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.574  |  3.830  |  2.574  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.557%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:55, real = 0:00:58, mem = 1566.5M, totSessionCpu=0:06:32 **
[11/28 05:49:18    392s] 
[11/28 05:49:18    392s] TimeStamp Deleting Cell Server Begin ...
[11/28 05:49:18    392s] Deleting Lib Analyzer.
[11/28 05:49:18    392s] 
[11/28 05:49:18    392s] TimeStamp Deleting Cell Server End ...
[11/28 05:49:18    392s] *** Finished optDesign ***
[11/28 05:49:18    392s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/28 05:49:18    392s] Info: Destroy the CCOpt slew target map.
[11/28 05:49:18    392s] clean pInstBBox. size 0
[11/28 05:49:18    392s] All LLGs are deleted
[11/28 05:49:18    392s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1928.2M, EPOCH TIME: 1701150558.491032
[11/28 05:49:18    392s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1928.2M, EPOCH TIME: 1701150558.491279
[11/28 05:49:18    392s] Info: pop threads available for lower-level modules during optimization.
[11/28 05:49:18    392s] *** optDesign #2 [finish] : cpu/real = 0:00:54.5/0:00:57.5 (0.9), totSession cpu/real = 0:06:32.6/0:08:19.9 (0.8), mem = 1928.2M
[11/28 05:49:18    392s] 
[11/28 05:49:18    392s] =============================================================================================
[11/28 05:49:18    392s]  Final TAT Report for optDesign #2                                              21.12-s106_1
[11/28 05:49:18    392s] =============================================================================================
[11/28 05:49:18    392s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:49:18    392s] ---------------------------------------------------------------------------------------------
[11/28 05:49:18    392s] [ InitOpt                ]      1   0:00:08.0  (  13.9 % )     0:00:15.7 /  0:00:15.8    1.0
[11/28 05:49:18    392s] [ GlobalOpt              ]      1   0:00:05.4  (   9.4 % )     0:00:05.4 /  0:00:05.4    1.0
[11/28 05:49:18    392s] [ DrvOpt                 ]      2   0:00:03.5  (   6.1 % )     0:00:03.5 /  0:00:03.5    1.0
[11/28 05:49:18    392s] [ AreaOpt                ]      1   0:00:04.7  (   8.1 % )     0:00:05.9 /  0:00:05.9    1.0
[11/28 05:49:18    392s] [ ViewPruning            ]      8   0:00:00.7  (   1.2 % )     0:00:00.7 /  0:00:00.7    1.0
[11/28 05:49:18    392s] [ OptSummaryReport       ]      2   0:00:00.5  (   0.8 % )     0:00:12.9 /  0:00:09.7    0.8
[11/28 05:49:18    392s] [ DrvReport              ]      2   0:00:04.5  (   7.7 % )     0:00:04.5 /  0:00:01.1    0.2
[11/28 05:49:18    392s] [ CongRefineRouteType    ]      2   0:00:00.8  (   1.3 % )     0:00:00.8 /  0:00:00.8    1.0
[11/28 05:49:18    392s] [ SlackTraversorInit     ]      4   0:00:00.7  (   1.1 % )     0:00:00.7 /  0:00:00.7    1.0
[11/28 05:49:18    392s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:49:18    392s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 05:49:18    392s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:49:18    392s] [ ReportTranViolation    ]      2   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:49:18    392s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[11/28 05:49:18    392s] [ ReportFanoutViolation  ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 05:49:18    392s] [ RefinePlace            ]      2   0:00:02.1  (   3.7 % )     0:00:02.1 /  0:00:02.1    1.0
[11/28 05:49:18    392s] [ EarlyGlobalRoute       ]      1   0:00:02.8  (   4.8 % )     0:00:02.8 /  0:00:02.8    1.0
[11/28 05:49:18    392s] [ ExtractRC              ]      2   0:00:01.1  (   2.0 % )     0:00:01.1 /  0:00:01.3    1.2
[11/28 05:49:18    392s] [ TimingUpdate           ]      4   0:00:01.1  (   1.9 % )     0:00:11.5 /  0:00:11.5    1.0
[11/28 05:49:18    392s] [ FullDelayCalc          ]      3   0:00:13.4  (  23.3 % )     0:00:13.4 /  0:00:13.4    1.0
[11/28 05:49:18    392s] [ TimingReport           ]      2   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.1
[11/28 05:49:18    392s] [ GenerateReports        ]      1   0:00:00.6  (   1.1 % )     0:00:00.6 /  0:00:00.6    1.0
[11/28 05:49:18    392s] [ MISC                   ]          0:00:06.7  (  11.7 % )     0:00:06.7 /  0:00:06.7    1.0
[11/28 05:49:18    392s] ---------------------------------------------------------------------------------------------
[11/28 05:49:18    392s]  optDesign #2 TOTAL                 0:00:57.5  ( 100.0 % )     0:00:57.5 /  0:00:54.5    0.9
[11/28 05:49:18    392s] ---------------------------------------------------------------------------------------------
[11/28 05:49:18    392s] 
[11/28 05:49:18    392s] Timing design after Setup fixes
[11/28 05:49:18    392s] <CMD> timeDesign -postCTS -prefix postCTS_setup_Setupfix
[11/28 05:49:18    392s] *** timeDesign #7 [begin] : totSession cpu/real = 0:06:32.6/0:08:20.0 (0.8), mem = 1928.2M
[11/28 05:49:18    392s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1839.2M, EPOCH TIME: 1701150558.649584
[11/28 05:49:18    392s] All LLGs are deleted
[11/28 05:49:18    392s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1839.2M, EPOCH TIME: 1701150558.649796
[11/28 05:49:18    392s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1839.2M, EPOCH TIME: 1701150558.649908
[11/28 05:49:18    392s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1839.2M, EPOCH TIME: 1701150558.650142
[11/28 05:49:18    392s] Start to check current routing status for nets...
[11/28 05:49:18    392s] All nets are already routed correctly.
[11/28 05:49:18    392s] End to check current routing status for nets (mem=1839.2M)
[11/28 05:49:18    392s] Effort level <high> specified for reg2reg path_group
[11/28 05:49:19    393s] All LLGs are deleted
[11/28 05:49:19    393s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1841.2M, EPOCH TIME: 1701150559.093079
[11/28 05:49:19    393s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1841.2M, EPOCH TIME: 1701150559.093563
[11/28 05:49:19    393s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1841.2M, EPOCH TIME: 1701150559.094626
[11/28 05:49:19    393s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1841.2M, EPOCH TIME: 1701150559.096117
[11/28 05:49:19    393s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1841.2M, EPOCH TIME: 1701150559.180434
[11/28 05:49:19    393s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1841.2M, EPOCH TIME: 1701150559.181344
[11/28 05:49:19    393s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1841.2M, EPOCH TIME: 1701150559.209483
[11/28 05:49:19    393s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1841.2M, EPOCH TIME: 1701150559.211039
[11/28 05:49:19    393s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.120, REAL:0.116, MEM:1841.2M, EPOCH TIME: 1701150559.212510
[11/28 05:49:19    393s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.119, MEM:1841.2M, EPOCH TIME: 1701150559.213993
[11/28 05:49:19    393s] All LLGs are deleted
[11/28 05:49:19    393s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1841.2M, EPOCH TIME: 1701150559.242006
[11/28 05:49:19    393s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1841.2M, EPOCH TIME: 1701150559.242588
[11/28 05:49:24    394s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.574  |  3.830  |  2.574  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 05:49:24    394s] Density: 43.557%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[11/28 05:49:24    395s] Total CPU time: 2.53 sec
[11/28 05:49:24    395s] Total Real time: 6.0 sec
[11/28 05:49:24    395s] Total Memory Usage: 1839.378906 Mbytes
[11/28 05:49:24    395s] Info: pop threads available for lower-level modules during optimization.
[11/28 05:49:24    395s] *** timeDesign #7 [finish] : cpu/real = 0:00:02.5/0:00:05.8 (0.4), totSession cpu/real = 0:06:35.1/0:08:25.8 (0.8), mem = 1839.4M
[11/28 05:49:24    395s] 
[11/28 05:49:24    395s] =============================================================================================
[11/28 05:49:24    395s]  Final TAT Report for timeDesign #7                                             21.12-s106_1
[11/28 05:49:24    395s] =============================================================================================
[11/28 05:49:24    395s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:49:24    395s] ---------------------------------------------------------------------------------------------
[11/28 05:49:24    395s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:49:24    395s] [ OptSummaryReport       ]      1   0:00:00.2  (   2.9 % )     0:00:05.1 /  0:00:01.8    0.4
[11/28 05:49:24    395s] [ DrvReport              ]      1   0:00:03.8  (  65.4 % )     0:00:03.8 /  0:00:00.5    0.1
[11/28 05:49:24    395s] [ TimingUpdate           ]      1   0:00:00.3  (   5.3 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 05:49:24    395s] [ TimingReport           ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 05:49:24    395s] [ GenerateReports        ]      1   0:00:00.7  (  11.7 % )     0:00:00.7 /  0:00:00.7    1.0
[11/28 05:49:24    395s] [ MISC                   ]          0:00:00.7  (  12.4 % )     0:00:00.7 /  0:00:00.7    1.0
[11/28 05:49:24    395s] ---------------------------------------------------------------------------------------------
[11/28 05:49:24    395s]  timeDesign #7 TOTAL                0:00:05.9  ( 100.0 % )     0:00:05.9 /  0:00:02.5    0.4
[11/28 05:49:24    395s] ---------------------------------------------------------------------------------------------
[11/28 05:49:24    395s] 
[11/28 05:49:24    395s] <CMD> timeDesign -postCTS -prefix postCTS_hold_Setupfix -hold
[11/28 05:49:24    395s] *** timeDesign #8 [begin] : totSession cpu/real = 0:06:35.1/0:08:25.8 (0.8), mem = 1839.4M
[11/28 05:49:24    395s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1803.4M, EPOCH TIME: 1701150564.588046
[11/28 05:49:24    395s] All LLGs are deleted
[11/28 05:49:24    395s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1803.4M, EPOCH TIME: 1701150564.588235
[11/28 05:49:24    395s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1803.4M, EPOCH TIME: 1701150564.588352
[11/28 05:49:24    395s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.000, MEM:1803.4M, EPOCH TIME: 1701150564.588509
[11/28 05:49:24    395s] Start to check current routing status for nets...
[11/28 05:49:24    395s] All nets are already routed correctly.
[11/28 05:49:24    395s] End to check current routing status for nets (mem=1803.4M)
[11/28 05:49:24    395s] Effort level <high> specified for reg2reg path_group
[11/28 05:49:25    396s] *** Enable all active views. ***
[11/28 05:49:25    396s] All LLGs are deleted
[11/28 05:49:25    396s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1813.4M, EPOCH TIME: 1701150565.393123
[11/28 05:49:25    396s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1813.4M, EPOCH TIME: 1701150565.393824
[11/28 05:49:25    396s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1813.4M, EPOCH TIME: 1701150565.394966
[11/28 05:49:25    396s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1813.4M, EPOCH TIME: 1701150565.416716
[11/28 05:49:25    396s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1813.4M, EPOCH TIME: 1701150565.530542
[11/28 05:49:25    396s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.013, MEM:1813.4M, EPOCH TIME: 1701150565.543738
[11/28 05:49:25    396s] Fast DP-INIT is on for default
[11/28 05:49:25    396s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.140, REAL:0.144, MEM:1813.4M, EPOCH TIME: 1701150565.560765
[11/28 05:49:25    396s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.160, REAL:0.167, MEM:1813.4M, EPOCH TIME: 1701150565.562364
[11/28 05:49:25    396s] All LLGs are deleted
[11/28 05:49:25    396s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1813.4M, EPOCH TIME: 1701150565.574384
[11/28 05:49:25    396s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1813.4M, EPOCH TIME: 1701150565.574846
[11/28 05:49:25    396s] Starting delay calculation for Hold views
[11/28 05:49:25    396s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/28 05:49:25    396s] #################################################################################
[11/28 05:49:25    396s] # Design Stage: PreRoute
[11/28 05:49:25    396s] # Design Name: risc_v_Pad_Frame
[11/28 05:49:25    396s] # Design Mode: 45nm
[11/28 05:49:25    396s] # Analysis Mode: MMMC OCV 
[11/28 05:49:25    396s] # Parasitics Mode: No SPEF/RCDB 
[11/28 05:49:25    396s] # Signoff Settings: SI Off 
[11/28 05:49:25    396s] #################################################################################
[11/28 05:49:25    396s] Calculate late delays in OCV mode...
[11/28 05:49:25    396s] Calculate early delays in OCV mode...
[11/28 05:49:25    396s] Calculate late delays in OCV mode...
[11/28 05:49:25    396s] Calculate early delays in OCV mode...
[11/28 05:49:25    396s] Topological Sorting (REAL = 0:00:00.0, MEM = 1811.4M, InitMEM = 1811.4M)
[11/28 05:49:25    396s] Start delay calculation (fullDC) (1 T). (MEM=1811.41)
[11/28 05:49:26    396s] End AAE Lib Interpolated Model. (MEM=1831.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:49:28    399s] Total number of fetched objects 4131
[11/28 05:49:30    401s] Total number of fetched objects 4131
[11/28 05:49:30    401s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[11/28 05:49:31    402s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[11/28 05:49:31    402s] End delay calculation. (MEM=1868.37 CPU=0:00:04.7 REAL=0:00:05.0)
[11/28 05:49:31    402s] End delay calculation (fullDC). (MEM=1868.37 CPU=0:00:05.4 REAL=0:00:06.0)
[11/28 05:49:31    402s] *** CDM Built up (cpu=0:00:05.6  real=0:00:06.0  mem= 1868.4M) ***
[11/28 05:49:31    402s] *** Done Building Timing Graph (cpu=0:00:06.2 real=0:00:06.0 totSessionCpu=0:06:43 mem=1868.4M)
[11/28 05:49:32    403s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.011  | -0.011  |  0.019  |
|           TNS (ns):| -0.880  | -0.880  |  0.000  |
|    Violating Paths:|   148   |   148   |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 05:49:32    403s] Density: 43.557%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[11/28 05:49:32    403s] Total CPU time: 8.49 sec
[11/28 05:49:32    403s] Total Real time: 8.0 sec
[11/28 05:49:32    403s] Total Memory Usage: 1787.355469 Mbytes
[11/28 05:49:32    403s] *** timeDesign #8 [finish] : cpu/real = 0:00:08.5/0:00:08.4 (1.0), totSession cpu/real = 0:06:43.6/0:08:34.3 (0.8), mem = 1787.4M
[11/28 05:49:32    403s] 
[11/28 05:49:32    403s] =============================================================================================
[11/28 05:49:32    403s]  Final TAT Report for timeDesign #8                                             21.12-s106_1
[11/28 05:49:32    403s] =============================================================================================
[11/28 05:49:32    403s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:49:32    403s] ---------------------------------------------------------------------------------------------
[11/28 05:49:32    403s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:49:32    403s] [ OptSummaryReport       ]      1   0:00:00.2  (   2.6 % )     0:00:07.1 /  0:00:07.2    1.0
[11/28 05:49:32    403s] [ TimingUpdate           ]      1   0:00:00.4  (   4.7 % )     0:00:06.1 /  0:00:06.2    1.0
[11/28 05:49:32    403s] [ FullDelayCalc          ]      1   0:00:05.7  (  67.3 % )     0:00:05.7 /  0:00:05.8    1.0
[11/28 05:49:32    403s] [ TimingReport           ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:49:32    403s] [ GenerateReports        ]      1   0:00:00.7  (   7.9 % )     0:00:00.7 /  0:00:00.7    1.0
[11/28 05:49:32    403s] [ MISC                   ]          0:00:01.3  (  15.6 % )     0:00:01.3 /  0:00:01.3    1.0
[11/28 05:49:32    403s] ---------------------------------------------------------------------------------------------
[11/28 05:49:32    403s]  timeDesign #8 TOTAL                0:00:08.4  ( 100.0 % )     0:00:08.4 /  0:00:08.5    1.0
[11/28 05:49:32    403s] ---------------------------------------------------------------------------------------------
[11/28 05:49:32    403s] 
[11/28 05:49:32    403s] <CMD> setOptMode -addInstancePrefix postCTShold
[11/28 05:49:32    403s] <CMD> optDesign -postCTS -hold
[11/28 05:49:32    403s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1404.9M, totSessionCpu=0:06:44 **
[11/28 05:49:32    403s] Info: 1 threads available for lower-level modules during optimization.
[11/28 05:49:32    403s] GigaOpt running with 1 threads.
[11/28 05:49:32    403s] **INFO: User settings:
[11/28 05:49:32    403s] setDesignMode -process                              45
[11/28 05:49:32    403s] setExtractRCMode -coupling_c_th                     0.1
[11/28 05:49:32    403s] setExtractRCMode -engine                            preRoute
[11/28 05:49:32    403s] setExtractRCMode -relative_c_th                     1
[11/28 05:49:32    403s] setExtractRCMode -total_c_th                        0
[11/28 05:49:32    403s] setUsefulSkewMode -ecoRoute                         false
[11/28 05:49:32    403s] setDelayCalMode -enable_high_fanout                 true
[11/28 05:49:32    403s] setDelayCalMode -engine                             aae
[11/28 05:49:32    403s] setDelayCalMode -ignoreNetLoad                      false
[11/28 05:49:32    403s] setDelayCalMode -socv_accuracy_mode                 low
[11/28 05:49:32    403s] setOptMode -activeHoldViews                         { AnalysisView_WC AnalysisView_BC }
[11/28 05:49:32    403s] setOptMode -activeSetupViews                        { AnalysisView_WC AnalysisView_BC }
[11/28 05:49:32    403s] setOptMode -addInstancePrefix                       postCTShold
[11/28 05:49:32    403s] setOptMode -autoSetupViews                          { AnalysisView_WC}
[11/28 05:49:32    403s] setOptMode -autoTDGRSetupViews                      { AnalysisView_WC}
[11/28 05:49:32    403s] setOptMode -drcMargin                               0
[11/28 05:49:32    403s] setOptMode -fixDrc                                  true
[11/28 05:49:32    403s] setOptMode -fixFanoutLoad                           true
[11/28 05:49:32    403s] setOptMode -preserveAllSequential                   false
[11/28 05:49:32    403s] setOptMode -setupTargetSlack                        0
[11/28 05:49:32    403s] setPlaceMode -honorSoftBlockage                     true
[11/28 05:49:32    403s] setPlaceMode -place_design_floorplan_mode           false
[11/28 05:49:32    403s] setPlaceMode -place_detail_check_route              true
[11/28 05:49:32    403s] setPlaceMode -place_detail_preserve_routing         true
[11/28 05:49:32    403s] setPlaceMode -place_detail_remove_affected_routing  true
[11/28 05:49:32    403s] setPlaceMode -place_detail_swap_eeq_cells           false
[11/28 05:49:32    403s] setPlaceMode -place_global_clock_gate_aware         true
[11/28 05:49:32    403s] setPlaceMode -place_global_cong_effort              high
[11/28 05:49:32    403s] setPlaceMode -place_global_ignore_scan              true
[11/28 05:49:32    403s] setPlaceMode -place_global_ignore_spare             false
[11/28 05:49:32    403s] setPlaceMode -place_global_module_aware_spare       false
[11/28 05:49:32    403s] setPlaceMode -place_global_place_io_pins            true
[11/28 05:49:32    403s] setPlaceMode -place_global_reorder_scan             true
[11/28 05:49:32    403s] setPlaceMode -powerDriven                           false
[11/28 05:49:32    403s] setPlaceMode -timingDriven                          true
[11/28 05:49:32    403s] setAnalysisMode -analysisType                       onChipVariation
[11/28 05:49:32    403s] setAnalysisMode -checkType                          setup
[11/28 05:49:32    403s] setAnalysisMode -clkSrcPath                         true
[11/28 05:49:32    403s] setAnalysisMode -clockPropagation                   sdcControl
[11/28 05:49:32    403s] setAnalysisMode -skew                               true
[11/28 05:49:32    403s] setAnalysisMode -virtualIPO                         false
[11/28 05:49:32    403s] 
[11/28 05:49:32    403s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/28 05:49:33    404s] 
[11/28 05:49:33    404s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 05:49:33    404s] Summary for sequential cells identification: 
[11/28 05:49:33    404s]   Identified SBFF number: 104
[11/28 05:49:33    404s]   Identified MBFF number: 16
[11/28 05:49:33    404s]   Identified SB Latch number: 0
[11/28 05:49:33    404s]   Identified MB Latch number: 0
[11/28 05:49:33    404s]   Not identified SBFF number: 16
[11/28 05:49:33    404s]   Not identified MBFF number: 0
[11/28 05:49:33    404s]   Not identified SB Latch number: 0
[11/28 05:49:33    404s]   Not identified MB Latch number: 0
[11/28 05:49:33    404s]   Number of sequential cells which are not FFs: 32
[11/28 05:49:33    404s]  Visiting view : AnalysisView_WC
[11/28 05:49:33    404s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:49:33    404s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:49:33    404s]  Visiting view : AnalysisView_BC
[11/28 05:49:33    404s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/28 05:49:33    404s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:49:33    404s]  Visiting view : AnalysisView_WC
[11/28 05:49:33    404s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:49:33    404s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:49:33    404s]  Visiting view : AnalysisView_BC
[11/28 05:49:33    404s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/28 05:49:33    404s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:49:33    404s] TLC MultiMap info (StdDelay):
[11/28 05:49:33    404s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[11/28 05:49:33    404s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/28 05:49:33    404s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/28 05:49:33    404s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[11/28 05:49:33    404s]  Setting StdDelay to: 38ps
[11/28 05:49:33    404s] 
[11/28 05:49:33    404s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 05:49:33    404s] Need call spDPlaceInit before registerPrioInstLoc.
[11/28 05:49:33    404s] *** optDesign #3 [begin] : totSession cpu/real = 0:06:44.5/0:08:35.1 (0.8), mem = 1799.4M
[11/28 05:49:33    404s] *** InitOpt #4 [begin] : totSession cpu/real = 0:06:44.5/0:08:35.1 (0.8), mem = 1799.4M
[11/28 05:49:33    404s] OPERPROF: Starting DPlace-Init at level 1, MEM:1799.4M, EPOCH TIME: 1701150573.648437
[11/28 05:49:33    404s] z: 2, totalTracks: 1
[11/28 05:49:33    404s] z: 4, totalTracks: 1
[11/28 05:49:33    404s] z: 6, totalTracks: 1
[11/28 05:49:33    404s] z: 8, totalTracks: 1
[11/28 05:49:33    404s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:49:33    404s] All LLGs are deleted
[11/28 05:49:33    404s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1799.4M, EPOCH TIME: 1701150573.675268
[11/28 05:49:33    404s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1799.4M, EPOCH TIME: 1701150573.675890
[11/28 05:49:33    404s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1799.4M, EPOCH TIME: 1701150573.676915
[11/28 05:49:33    404s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1799.4M, EPOCH TIME: 1701150573.686752
[11/28 05:49:33    404s] Core basic site is CoreSite
[11/28 05:49:33    404s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1799.4M, EPOCH TIME: 1701150573.824941
[11/28 05:49:33    404s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.026, MEM:1799.4M, EPOCH TIME: 1701150573.850953
[11/28 05:49:33    404s] SiteArray: non-trimmed site array dimensions = 128 x 1100
[11/28 05:49:33    404s] SiteArray: use 655,360 bytes
[11/28 05:49:33    404s] SiteArray: current memory after site array memory allocation 1799.4M
[11/28 05:49:33    404s] SiteArray: FP blocked sites are writable
[11/28 05:49:33    404s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 05:49:33    404s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1799.4M, EPOCH TIME: 1701150573.871619
[11/28 05:49:33    404s] Process 34596 wires and vias for routing blockage and capacity analysis
[11/28 05:49:33    404s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.060, REAL:0.057, MEM:1799.4M, EPOCH TIME: 1701150573.928954
[11/28 05:49:33    404s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.260, REAL:0.252, MEM:1799.4M, EPOCH TIME: 1701150573.938771
[11/28 05:49:33    404s] 
[11/28 05:49:33    404s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:49:33    404s] OPERPROF:     Starting CMU at level 3, MEM:1799.4M, EPOCH TIME: 1701150573.940154
[11/28 05:49:33    404s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1799.4M, EPOCH TIME: 1701150573.941266
[11/28 05:49:33    404s] 
[11/28 05:49:33    404s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 05:49:33    404s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.270, REAL:0.265, MEM:1799.4M, EPOCH TIME: 1701150573.941957
[11/28 05:49:33    404s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1799.4M, EPOCH TIME: 1701150573.942066
[11/28 05:49:33    404s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1799.4M, EPOCH TIME: 1701150573.942195
[11/28 05:49:33    404s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1799.4MB).
[11/28 05:49:33    404s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.305, MEM:1799.4M, EPOCH TIME: 1701150573.952999
[11/28 05:49:33    404s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1799.4M, EPOCH TIME: 1701150573.953246
[11/28 05:49:33    404s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.029, MEM:1795.4M, EPOCH TIME: 1701150573.982527
[11/28 05:49:33    404s] 
[11/28 05:49:33    404s] Creating Lib Analyzer ...
[11/28 05:49:34    404s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/28 05:49:34    404s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/28 05:49:34    404s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/28 05:49:34    404s] 
[11/28 05:49:34    405s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:49:37    408s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:48 mem=1819.4M
[11/28 05:49:37    408s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:48 mem=1819.4M
[11/28 05:49:37    408s] Creating Lib Analyzer, finished. 
[11/28 05:49:37    408s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1434.8M, totSessionCpu=0:06:48 **
[11/28 05:49:37    408s] *** optDesign -postCTS ***
[11/28 05:49:37    408s] DRC Margin: user margin 0.0
[11/28 05:49:37    408s] Hold Target Slack: user slack 0
[11/28 05:49:37    408s] Setup Target Slack: user slack 0;
[11/28 05:49:37    408s] setUsefulSkewMode -ecoRoute false
[11/28 05:49:37    408s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1819.4M, EPOCH TIME: 1701150577.222851
[11/28 05:49:37    408s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.148, MEM:1819.4M, EPOCH TIME: 1701150577.370407
[11/28 05:49:37    408s] 
[11/28 05:49:37    408s] TimeStamp Deleting Cell Server Begin ...
[11/28 05:49:37    408s] Deleting Lib Analyzer.
[11/28 05:49:37    408s] 
[11/28 05:49:37    408s] TimeStamp Deleting Cell Server End ...
[11/28 05:49:37    408s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/28 05:49:37    408s] 
[11/28 05:49:37    408s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 05:49:37    408s] Summary for sequential cells identification: 
[11/28 05:49:37    408s]   Identified SBFF number: 104
[11/28 05:49:37    408s]   Identified MBFF number: 16
[11/28 05:49:37    408s]   Identified SB Latch number: 0
[11/28 05:49:37    408s]   Identified MB Latch number: 0
[11/28 05:49:37    408s]   Not identified SBFF number: 16
[11/28 05:49:37    408s]   Not identified MBFF number: 0
[11/28 05:49:37    408s]   Not identified SB Latch number: 0
[11/28 05:49:37    408s]   Not identified MB Latch number: 0
[11/28 05:49:37    408s]   Number of sequential cells which are not FFs: 32
[11/28 05:49:37    408s]  Visiting view : AnalysisView_WC
[11/28 05:49:37    408s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:49:37    408s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:49:37    408s]  Visiting view : AnalysisView_BC
[11/28 05:49:37    408s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/28 05:49:37    408s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:49:37    408s]  Visiting view : AnalysisView_WC
[11/28 05:49:37    408s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:49:37    408s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:49:37    408s]  Visiting view : AnalysisView_BC
[11/28 05:49:37    408s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/28 05:49:37    408s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:49:37    408s] TLC MultiMap info (StdDelay):
[11/28 05:49:37    408s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[11/28 05:49:37    408s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/28 05:49:37    408s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/28 05:49:37    408s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[11/28 05:49:37    408s]  Setting StdDelay to: 38ps
[11/28 05:49:37    408s] 
[11/28 05:49:37    408s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 05:49:37    408s] 
[11/28 05:49:37    408s] TimeStamp Deleting Cell Server Begin ...
[11/28 05:49:37    408s] 
[11/28 05:49:37    408s] TimeStamp Deleting Cell Server End ...
[11/28 05:49:37    408s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1819.4M, EPOCH TIME: 1701150577.481749
[11/28 05:49:37    408s] All LLGs are deleted
[11/28 05:49:37    408s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1819.4M, EPOCH TIME: 1701150577.481964
[11/28 05:49:37    408s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1819.4M, EPOCH TIME: 1701150577.482107
[11/28 05:49:37    408s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.018, MEM:1811.4M, EPOCH TIME: 1701150577.499613
[11/28 05:49:37    408s] Start to check current routing status for nets...
[11/28 05:49:37    408s] All nets are already routed correctly.
[11/28 05:49:37    408s] End to check current routing status for nets (mem=1811.4M)
[11/28 05:49:37    408s] 
[11/28 05:49:37    408s] Creating Lib Analyzer ...
[11/28 05:49:37    408s] 
[11/28 05:49:37    408s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 05:49:37    408s] Summary for sequential cells identification: 
[11/28 05:49:37    408s]   Identified SBFF number: 104
[11/28 05:49:37    408s]   Identified MBFF number: 16
[11/28 05:49:37    408s]   Identified SB Latch number: 0
[11/28 05:49:37    408s]   Identified MB Latch number: 0
[11/28 05:49:37    408s]   Not identified SBFF number: 16
[11/28 05:49:37    408s]   Not identified MBFF number: 0
[11/28 05:49:37    408s]   Not identified SB Latch number: 0
[11/28 05:49:37    408s]   Not identified MB Latch number: 0
[11/28 05:49:37    408s]   Number of sequential cells which are not FFs: 32
[11/28 05:49:37    408s]  Visiting view : AnalysisView_WC
[11/28 05:49:37    408s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:49:37    408s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:49:37    408s]  Visiting view : AnalysisView_BC
[11/28 05:49:37    408s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/28 05:49:37    408s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:49:37    408s]  Visiting view : AnalysisView_WC
[11/28 05:49:37    408s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:49:37    408s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:49:37    408s]  Visiting view : AnalysisView_BC
[11/28 05:49:37    408s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/28 05:49:37    408s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:49:37    408s] TLC MultiMap info (StdDelay):
[11/28 05:49:37    408s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[11/28 05:49:37    408s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/28 05:49:37    408s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/28 05:49:37    408s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[11/28 05:49:37    408s]  Setting StdDelay to: 38ps
[11/28 05:49:37    408s] 
[11/28 05:49:37    408s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 05:49:37    408s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/28 05:49:37    408s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/28 05:49:37    408s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/28 05:49:37    408s] 
[11/28 05:49:37    408s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:49:40    411s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:52 mem=1821.4M
[11/28 05:49:40    411s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:52 mem=1821.4M
[11/28 05:49:40    411s] Creating Lib Analyzer, finished. 
[11/28 05:49:40    411s] #optDebug: Start CG creation (mem=1850.1M)
[11/28 05:49:40    411s]  ...initializing CG  maxDriveDist 1351.515500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 135.151500 
[11/28 05:49:41    412s] (cpu=0:00:00.5, mem=2039.1M)
[11/28 05:49:41    412s]  ...processing cgPrt (cpu=0:00:00.5, mem=2039.1M)
[11/28 05:49:41    412s]  ...processing cgEgp (cpu=0:00:00.5, mem=2039.1M)
[11/28 05:49:41    412s]  ...processing cgPbk (cpu=0:00:00.5, mem=2039.1M)
[11/28 05:49:41    412s]  ...processing cgNrb(cpu=0:00:00.5, mem=2039.1M)
[11/28 05:49:41    412s]  ...processing cgObs (cpu=0:00:00.5, mem=2039.1M)
[11/28 05:49:41    412s]  ...processing cgCon (cpu=0:00:00.5, mem=2039.1M)
[11/28 05:49:41    412s]  ...processing cgPdm (cpu=0:00:00.5, mem=2039.1M)
[11/28 05:49:41    412s] #optDebug: Finish CG creation (cpu=0:00:00.5, mem=2039.1M)
[11/28 05:49:41    412s] Compute RC Scale Done ...
[11/28 05:49:41    412s] *** InitOpt #4 [finish] : cpu/real = 0:00:07.9/0:00:07.9 (1.0), totSession cpu/real = 0:06:52.4/0:08:43.0 (0.8), mem = 2029.6M
[11/28 05:49:41    412s] 
[11/28 05:49:41    412s] =============================================================================================
[11/28 05:49:41    412s]  Step TAT Report for InitOpt #4                                                 21.12-s106_1
[11/28 05:49:41    412s] =============================================================================================
[11/28 05:49:41    412s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:49:41    412s] ---------------------------------------------------------------------------------------------
[11/28 05:49:41    412s] [ CellServerInit         ]      2   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:49:41    412s] [ LibAnalyzerInit        ]      2   0:00:06.3  (  80.2 % )     0:00:06.3 /  0:00:06.3    1.0
[11/28 05:49:41    412s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:49:41    412s] [ SteinerInterfaceInit   ]      1   0:00:00.5  (   6.5 % )     0:00:00.5 /  0:00:00.5    1.0
[11/28 05:49:41    412s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:49:41    412s] [ MISC                   ]          0:00:00.9  (  10.8 % )     0:00:00.9 /  0:00:00.8    0.9
[11/28 05:49:41    412s] ---------------------------------------------------------------------------------------------
[11/28 05:49:41    412s]  InitOpt #4 TOTAL                   0:00:07.9  ( 100.0 % )     0:00:07.9 /  0:00:07.9    1.0
[11/28 05:49:41    412s] ---------------------------------------------------------------------------------------------
[11/28 05:49:41    412s] 
[11/28 05:49:41    412s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 05:49:41    412s] ### Creating PhyDesignMc. totSessionCpu=0:06:52 mem=2029.6M
[11/28 05:49:41    412s] OPERPROF: Starting DPlace-Init at level 1, MEM:2029.6M, EPOCH TIME: 1701150581.528623
[11/28 05:49:41    412s] z: 2, totalTracks: 1
[11/28 05:49:41    412s] z: 4, totalTracks: 1
[11/28 05:49:41    412s] z: 6, totalTracks: 1
[11/28 05:49:41    412s] z: 8, totalTracks: 1
[11/28 05:49:41    412s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:49:41    412s] All LLGs are deleted
[11/28 05:49:41    412s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2029.6M, EPOCH TIME: 1701150581.563595
[11/28 05:49:41    412s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2029.6M, EPOCH TIME: 1701150581.564330
[11/28 05:49:41    412s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2029.6M, EPOCH TIME: 1701150581.565338
[11/28 05:49:41    412s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2029.6M, EPOCH TIME: 1701150581.587261
[11/28 05:49:41    412s] Core basic site is CoreSite
[11/28 05:49:41    412s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2029.6M, EPOCH TIME: 1701150581.729667
[11/28 05:49:41    412s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.040, REAL:0.042, MEM:2029.6M, EPOCH TIME: 1701150581.771981
[11/28 05:49:41    412s] Fast DP-INIT is on for default
[11/28 05:49:41    412s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 05:49:41    412s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.200, REAL:0.206, MEM:2029.6M, EPOCH TIME: 1701150581.793543
[11/28 05:49:41    412s] 
[11/28 05:49:41    412s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:49:41    412s] 
[11/28 05:49:41    412s]  Skipping Bad Lib Cell Checking (CMU) !
[11/28 05:49:41    412s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.240, REAL:0.250, MEM:2029.6M, EPOCH TIME: 1701150581.815654
[11/28 05:49:41    412s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2029.6M, EPOCH TIME: 1701150581.815819
[11/28 05:49:41    412s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2029.6M, EPOCH TIME: 1701150581.815932
[11/28 05:49:41    412s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2029.6MB).
[11/28 05:49:41    412s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.288, MEM:2029.6M, EPOCH TIME: 1701150581.816924
[11/28 05:49:41    412s] TotalInstCnt at PhyDesignMc Initialization: 3,778
[11/28 05:49:41    412s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:53 mem=2029.6M
[11/28 05:49:41    412s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2029.6M, EPOCH TIME: 1701150581.872219
[11/28 05:49:41    412s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.022, MEM:1916.6M, EPOCH TIME: 1701150581.894410
[11/28 05:49:41    412s] TotalInstCnt at PhyDesignMc Destruction: 3,778
[11/28 05:49:41    412s] GigaOpt Hold Optimizer is used
[11/28 05:49:41    412s] Deleting Lib Analyzer.
[11/28 05:49:42    412s] End AAE Lib Interpolated Model. (MEM=1916.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:49:42    412s] 
[11/28 05:49:42    412s] Creating Lib Analyzer ...
[11/28 05:49:42    413s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/28 05:49:42    413s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/28 05:49:42    413s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/28 05:49:42    413s] 
[11/28 05:49:42    413s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:49:45    416s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:56 mem=1916.6M
[11/28 05:49:45    416s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:56 mem=1916.6M
[11/28 05:49:45    416s] Creating Lib Analyzer, finished. 
[11/28 05:49:45    416s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:06:56 mem=1916.6M ***
[11/28 05:49:45    416s] *** BuildHoldData #1 [begin] : totSession cpu/real = 0:06:56.1/0:08:46.7 (0.8), mem = 1916.6M
[11/28 05:49:45    416s] Effort level <high> specified for reg2reg path_group
[11/28 05:49:45    416s] 
[11/28 05:49:45    416s] TimeStamp Deleting Cell Server Begin ...
[11/28 05:49:45    416s] Deleting Lib Analyzer.
[11/28 05:49:45    416s] 
[11/28 05:49:45    416s] TimeStamp Deleting Cell Server End ...
[11/28 05:49:46    417s] Starting delay calculation for Hold views
[11/28 05:49:46    417s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/28 05:49:46    417s] #################################################################################
[11/28 05:49:46    417s] # Design Stage: PreRoute
[11/28 05:49:46    417s] # Design Name: risc_v_Pad_Frame
[11/28 05:49:46    417s] # Design Mode: 45nm
[11/28 05:49:46    417s] # Analysis Mode: MMMC OCV 
[11/28 05:49:46    417s] # Parasitics Mode: No SPEF/RCDB 
[11/28 05:49:46    417s] # Signoff Settings: SI Off 
[11/28 05:49:46    417s] #################################################################################
[11/28 05:49:46    417s] Calculate late delays in OCV mode...
[11/28 05:49:46    417s] Calculate early delays in OCV mode...
[11/28 05:49:46    417s] Calculate late delays in OCV mode...
[11/28 05:49:46    417s] Calculate early delays in OCV mode...
[11/28 05:49:46    417s] Topological Sorting (REAL = 0:00:00.0, MEM = 1916.6M, InitMEM = 1916.6M)
[11/28 05:49:46    417s] Start delay calculation (fullDC) (1 T). (MEM=1916.58)
[11/28 05:49:47    417s] End AAE Lib Interpolated Model. (MEM=1936.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:49:49    420s] Total number of fetched objects 4131
[11/28 05:49:51    422s] Total number of fetched objects 4131
[11/28 05:49:52    422s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[11/28 05:49:52    423s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[11/28 05:49:52    423s] End delay calculation. (MEM=1959.28 CPU=0:00:04.7 REAL=0:00:05.0)
[11/28 05:49:52    423s] End delay calculation (fullDC). (MEM=1959.28 CPU=0:00:05.4 REAL=0:00:06.0)
[11/28 05:49:52    423s] *** CDM Built up (cpu=0:00:05.6  real=0:00:06.0  mem= 1959.3M) ***
[11/28 05:49:52    423s] *** Done Building Timing Graph (cpu=0:00:06.1 real=0:00:06.0 totSessionCpu=0:07:04 mem=1959.3M)
[11/28 05:49:53    424s] 
[11/28 05:49:53    424s] Active hold views:
[11/28 05:49:53    424s]  AnalysisView_BC
[11/28 05:49:53    424s]   Dominating endpoints: 417
[11/28 05:49:53    424s]   Dominating TNS: -0.880
[11/28 05:49:53    424s] 
[11/28 05:49:53    424s]  AnalysisView_WC
[11/28 05:49:53    424s]   Dominating endpoints: 3
[11/28 05:49:53    424s]   Dominating TNS: -0.000
[11/28 05:49:53    424s] 
[11/28 05:49:53    424s] Done building cte hold timing graph (fixHold) cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:07:04 mem=1990.5M ***
[11/28 05:49:53    424s] Done building hold timer [2190 node(s), 2959 edge(s), 2 view(s)] (fixHold) cpu=0:00:08.7 real=0:00:08.0 totSessionCpu=0:07:05 mem=1990.5M ***
[11/28 05:49:54    425s] Starting delay calculation for Setup views
[11/28 05:49:54    425s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/28 05:49:54    425s] #################################################################################
[11/28 05:49:54    425s] # Design Stage: PreRoute
[11/28 05:49:54    425s] # Design Name: risc_v_Pad_Frame
[11/28 05:49:54    425s] # Design Mode: 45nm
[11/28 05:49:54    425s] # Analysis Mode: MMMC OCV 
[11/28 05:49:54    425s] # Parasitics Mode: No SPEF/RCDB 
[11/28 05:49:54    425s] # Signoff Settings: SI Off 
[11/28 05:49:54    425s] #################################################################################
[11/28 05:49:55    425s] Calculate early delays in OCV mode...
[11/28 05:49:55    426s] Calculate late delays in OCV mode...
[11/28 05:49:55    426s] Topological Sorting (REAL = 0:00:00.0, MEM = 1970.5M, InitMEM = 1970.5M)
[11/28 05:49:55    426s] Start delay calculation (fullDC) (1 T). (MEM=1970.54)
[11/28 05:49:55    426s] End AAE Lib Interpolated Model. (MEM=1990.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:49:57    428s] Total number of fetched objects 4131
[11/28 05:49:57    428s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[11/28 05:49:57    428s] End delay calculation. (MEM=1978.36 CPU=0:00:02.2 REAL=0:00:02.0)
[11/28 05:49:57    428s] End delay calculation (fullDC). (MEM=1978.36 CPU=0:00:02.7 REAL=0:00:02.0)
[11/28 05:49:57    428s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1978.4M) ***
[11/28 05:49:58    429s] *** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:04.0 totSessionCpu=0:07:09 mem=1978.4M)
[11/28 05:49:58    429s] Done building cte setup timing graph (fixHold) cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=0:07:09 mem=1978.4M ***
[11/28 05:49:58    429s] *info: category slack lower bound [L 0.0] default
[11/28 05:49:58    429s] *info: category slack lower bound [H 0.0] reg2reg 
[11/28 05:49:58    429s] --------------------------------------------------- 
[11/28 05:49:58    429s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/28 05:49:58    429s] --------------------------------------------------- 
[11/28 05:49:58    429s]          WNS    reg2regWNS
[11/28 05:49:58    429s]     2.574 ns      3.830 ns
[11/28 05:49:58    429s] --------------------------------------------------- 
[11/28 05:49:58    429s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/28 05:49:58    429s] 
[11/28 05:49:58    429s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 05:49:58    429s] Summary for sequential cells identification: 
[11/28 05:49:58    429s]   Identified SBFF number: 104
[11/28 05:49:58    429s]   Identified MBFF number: 16
[11/28 05:49:58    429s]   Identified SB Latch number: 0
[11/28 05:49:58    429s]   Identified MB Latch number: 0
[11/28 05:49:58    429s]   Not identified SBFF number: 16
[11/28 05:49:58    429s]   Not identified MBFF number: 0
[11/28 05:49:58    429s]   Not identified SB Latch number: 0
[11/28 05:49:58    429s]   Not identified MB Latch number: 0
[11/28 05:49:58    429s]   Number of sequential cells which are not FFs: 32
[11/28 05:49:58    429s]  Visiting view : AnalysisView_WC
[11/28 05:49:58    429s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:49:58    429s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:49:58    429s]  Visiting view : AnalysisView_WC
[11/28 05:49:58    429s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:49:58    429s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:49:58    429s] TLC MultiMap info (StdDelay):
[11/28 05:49:58    429s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/28 05:49:58    429s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[11/28 05:49:58    429s]  Setting StdDelay to: 38ps
[11/28 05:49:58    429s] 
[11/28 05:49:58    429s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 05:49:58    429s] 
[11/28 05:49:58    429s] TimeStamp Deleting Cell Server Begin ...
[11/28 05:49:58    429s] 
[11/28 05:49:58    429s] TimeStamp Deleting Cell Server End ...
[11/28 05:49:58    429s] 
[11/28 05:49:58    429s] Creating Lib Analyzer ...
[11/28 05:49:58    429s] 
[11/28 05:49:58    429s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 05:49:59    429s] Summary for sequential cells identification: 
[11/28 05:49:59    429s]   Identified SBFF number: 104
[11/28 05:49:59    429s]   Identified MBFF number: 16
[11/28 05:49:59    429s]   Identified SB Latch number: 0
[11/28 05:49:59    429s]   Identified MB Latch number: 0
[11/28 05:49:59    429s]   Not identified SBFF number: 16
[11/28 05:49:59    429s]   Not identified MBFF number: 0
[11/28 05:49:59    429s]   Not identified SB Latch number: 0
[11/28 05:49:59    429s]   Not identified MB Latch number: 0
[11/28 05:49:59    429s]   Number of sequential cells which are not FFs: 32
[11/28 05:49:59    429s]  Visiting view : AnalysisView_WC
[11/28 05:49:59    429s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:49:59    429s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:49:59    429s]  Visiting view : AnalysisView_WC
[11/28 05:49:59    429s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:49:59    429s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:49:59    429s] TLC MultiMap info (StdDelay):
[11/28 05:49:59    429s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/28 05:49:59    429s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[11/28 05:49:59    429s]  Setting StdDelay to: 38ps
[11/28 05:49:59    429s] 
[11/28 05:49:59    429s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 05:49:59    430s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/28 05:49:59    430s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/28 05:49:59    430s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/28 05:49:59    430s] 
[11/28 05:49:59    430s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:50:01    432s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:13 mem=1994.4M
[11/28 05:50:01    432s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:13 mem=1994.4M
[11/28 05:50:01    432s] Creating Lib Analyzer, finished. 
[11/28 05:50:01    432s] 
[11/28 05:50:01    432s] *Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
[11/28 05:50:01    432s] *Info: worst delay setup view: AnalysisView_WC
[11/28 05:50:01    432s] Footprint list for hold buffering (delay unit: ps)
[11/28 05:50:01    432s] =================================================================
[11/28 05:50:01    432s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[11/28 05:50:01    432s] ------------------------------------------------------------------
[11/28 05:50:01    432s] *Info:       66.8       1.00     62.33    5.0  62.29 CLKBUFX2 (A,Y)
[11/28 05:50:01    432s] *Info:       66.8       1.00     62.33    5.0  62.29 BUFX2 (A,Y)
[11/28 05:50:01    432s] *Info:       69.7       1.00     41.47    6.0  41.48 CLKBUFX3 (A,Y)
[11/28 05:50:01    432s] *Info:       69.7       1.00     41.47    6.0  41.48 BUFX3 (A,Y)
[11/28 05:50:01    432s] *Info:       79.0       1.00     31.16    7.0  31.18 CLKBUFX4 (A,Y)
[11/28 05:50:01    432s] *Info:       79.0       1.00     31.16    7.0  31.18 BUFX4 (A,Y)
[11/28 05:50:01    432s] *Info:       70.2       1.00     20.86    9.0  21.02 CLKBUFX6 (A,Y)
[11/28 05:50:01    432s] *Info:       70.2       1.00     20.86    9.0  21.02 BUFX6 (A,Y)
[11/28 05:50:01    432s] *Info:      147.7       1.00    124.41    9.0 124.22 DLY1X1 (A,Y)
[11/28 05:50:01    432s] *Info:       79.1       1.00     16.06   11.0  16.01 CLKBUFX8 (A,Y)
[11/28 05:50:01    432s] *Info:       79.1       1.00     16.06   11.0  16.01 BUFX8 (A,Y)
[11/28 05:50:01    432s] *Info:      190.9       1.00     31.16   11.0  31.18 DLY1X4 (A,Y)
[11/28 05:50:01    432s] *Info:       79.1       1.00     11.03   15.0  10.92 CLKBUFX12 (A,Y)
[11/28 05:50:01    432s] *Info:       79.1       1.00     11.03   15.0  10.92 BUFX12 (A,Y)
[11/28 05:50:01    432s] *Info:      298.4       1.00    124.17   17.0 124.22 DLY2X1 (A,Y)
[11/28 05:50:01    432s] *Info:       79.2       1.00      8.15   20.0   8.38 CLKBUFX16 (A,Y)
[11/28 05:50:01    432s] *Info:       79.2       1.00      8.15   20.0   8.38 BUFX16 (A,Y)
[11/28 05:50:01    432s] *Info:      341.7       1.00     31.16   20.0  31.18 DLY2X4 (A,Y)
[11/28 05:50:01    432s] *Info:       80.3       1.00      6.95   24.0   6.79 BUFX20 (A,Y)
[11/28 05:50:01    432s] *Info:       80.3       1.00      6.95   24.0   6.79 CLKBUFX20 (A,Y)
[11/28 05:50:01    432s] *Info:      449.0       1.00    124.41   24.0 124.22 DLY3X1 (A,Y)
[11/28 05:50:01    432s] *Info:      492.3       1.00     31.16   26.0  31.18 DLY3X4 (A,Y)
[11/28 05:50:01    432s] *Info:      599.6       1.00    124.17   29.0 124.22 DLY4X1 (A,Y)
[11/28 05:50:01    432s] *Info:      643.0       1.00     31.16   31.0  31.18 DLY4X4 (A,Y)
[11/28 05:50:01    432s] =================================================================
[11/28 05:50:01    432s] Hold Timer stdDelay = 38.0ps
[11/28 05:50:01    432s]  Visiting view : AnalysisView_BC
[11/28 05:50:01    432s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/28 05:50:01    432s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 05:50:01    432s] Hold Timer stdDelay =  9.9ps (AnalysisView_BC)
[11/28 05:50:01    432s]  Visiting view : AnalysisView_WC
[11/28 05:50:01    432s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:50:01    432s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:50:01    432s] Hold Timer stdDelay = 38.0ps (AnalysisView_WC)
[11/28 05:50:01    433s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1994.4M, EPOCH TIME: 1701150601.940952
[11/28 05:50:02    433s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.200, REAL:0.229, MEM:1994.4M, EPOCH TIME: 1701150602.169484
[11/28 05:50:02    433s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC
Hold views included:
 AnalysisView_WC AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.574  |  3.830  |  2.574  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.011  | -0.011  |  0.019  |
|           TNS (ns):| -0.880  | -0.880  |  0.000  |
|    Violating Paths:|   148   |   148   |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.557%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 1584.6M, totSessionCpu=0:07:14 **
[11/28 05:50:02    433s] *** BuildHoldData #1 [finish] : cpu/real = 0:00:17.4/0:00:17.3 (1.0), totSession cpu/real = 0:07:13.6/0:09:04.0 (0.8), mem = 1950.4M
[11/28 05:50:02    433s] 
[11/28 05:50:02    433s] =============================================================================================
[11/28 05:50:02    433s]  Step TAT Report for BuildHoldData #1                                           21.12-s106_1
[11/28 05:50:02    433s] =============================================================================================
[11/28 05:50:02    433s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:50:02    433s] ---------------------------------------------------------------------------------------------
[11/28 05:50:02    433s] [ ViewPruning            ]      5   0:00:00.6  (   3.7 % )     0:00:00.6 /  0:00:00.7    1.0
[11/28 05:50:02    433s] [ OptSummaryReport       ]      1   0:00:00.4  (   2.2 % )     0:00:00.7 /  0:00:00.6    0.8
[11/28 05:50:02    433s] [ DrvReport              ]      1   0:00:00.4  (   2.1 % )     0:00:00.4 /  0:00:00.3    0.8
[11/28 05:50:02    433s] [ SlackTraversorInit     ]      3   0:00:00.4  (   2.3 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 05:50:02    433s] [ CellServerInit         ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 05:50:02    433s] [ LibAnalyzerInit        ]      1   0:00:02.7  (  15.6 % )     0:00:02.7 /  0:00:02.9    1.1
[11/28 05:50:02    433s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:50:02    433s] [ HoldTimerInit          ]      1   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 05:50:02    433s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:50:02    433s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.2
[11/28 05:50:02    433s] [ ReportCapViolation     ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 05:50:02    433s] [ ReportFanoutViolation  ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 05:50:02    433s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.1
[11/28 05:50:02    433s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:50:02    433s] [ TimingUpdate           ]      4   0:00:00.7  (   4.2 % )     0:00:09.4 /  0:00:09.5    1.0
[11/28 05:50:02    433s] [ FullDelayCalc          ]      2   0:00:08.7  (  50.1 % )     0:00:08.7 /  0:00:08.7    1.0
[11/28 05:50:02    433s] [ TimingReport           ]      2   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 05:50:02    433s] [ MISC                   ]          0:00:02.5  (  14.5 % )     0:00:02.5 /  0:00:02.5    1.0
[11/28 05:50:02    433s] ---------------------------------------------------------------------------------------------
[11/28 05:50:02    433s]  BuildHoldData #1 TOTAL             0:00:17.3  ( 100.0 % )     0:00:17.3 /  0:00:17.4    1.0
[11/28 05:50:02    433s] ---------------------------------------------------------------------------------------------
[11/28 05:50:02    433s] 
[11/28 05:50:02    433s] *** HoldOpt #1 [begin] : totSession cpu/real = 0:07:13.6/0:09:04.1 (0.8), mem = 1950.4M
[11/28 05:50:02    433s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28290.17
[11/28 05:50:02    433s] ### Creating LA Mngr. totSessionCpu=0:07:14 mem=1950.4M
[11/28 05:50:02    433s] ### Creating LA Mngr, finished. totSessionCpu=0:07:14 mem=1950.4M
[11/28 05:50:02    433s] HoldSingleBuffer minRootGain=0.000
[11/28 05:50:02    433s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3420 dbu)
[11/28 05:50:02    433s] HoldSingleBuffer minRootGain=0.000
[11/28 05:50:02    433s] HoldSingleBuffer minRootGain=0.000
[11/28 05:50:02    433s] HoldSingleBuffer minRootGain=0.000
[11/28 05:50:02    433s] *info: Run optDesign holdfix with 1 thread.
[11/28 05:50:02    433s] Info: 4 io nets excluded
[11/28 05:50:02    433s] Info: 4 nets with fixed/cover wires excluded.
[11/28 05:50:02    433s] Info: 41 clock nets excluded from IPO operation.
[11/28 05:50:02    433s] --------------------------------------------------- 
[11/28 05:50:02    433s]    Hold Timing Summary  - Initial 
[11/28 05:50:02    433s] --------------------------------------------------- 
[11/28 05:50:02    433s]  Target slack:       0.0000 ns
[11/28 05:50:02    433s]  View: AnalysisView_BC 
[11/28 05:50:02    433s]    WNS:      -0.0112
[11/28 05:50:02    433s]    TNS:      -0.8798
[11/28 05:50:02    433s]    VP :          148
[11/28 05:50:02    433s]    Worst hold path end point: risc_v_top_i_id_ex_datapath_ffd_q_reg[13]/D 
[11/28 05:50:02    433s]  View: AnalysisView_WC 
[11/28 05:50:02    433s]    WNS:       0.0192
[11/28 05:50:02    433s]    TNS:       0.0000
[11/28 05:50:02    433s]    VP :            0
[11/28 05:50:02    433s]    Worst hold path end point: risc_v_top_i_ff_pc_q_reg[23]/RN 
[11/28 05:50:02    433s] --------------------------------------------------- 
[11/28 05:50:02    433s] Info: Done creating the CCOpt slew target map.
[11/28 05:50:02    433s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 05:50:02    433s] ### Creating PhyDesignMc. totSessionCpu=0:07:14 mem=2007.6M
[11/28 05:50:02    433s] OPERPROF: Starting DPlace-Init at level 1, MEM:2007.6M, EPOCH TIME: 1701150602.936567
[11/28 05:50:02    433s] z: 2, totalTracks: 1
[11/28 05:50:02    433s] z: 4, totalTracks: 1
[11/28 05:50:02    433s] z: 6, totalTracks: 1
[11/28 05:50:02    433s] z: 8, totalTracks: 1
[11/28 05:50:02    433s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[11/28 05:50:02    433s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2007.6M, EPOCH TIME: 1701150602.976735
[11/28 05:50:03    434s] 
[11/28 05:50:03    434s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:50:03    434s] 
[11/28 05:50:03    434s]  Skipping Bad Lib Cell Checking (CMU) !
[11/28 05:50:03    434s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.201, MEM:2007.6M, EPOCH TIME: 1701150603.177449
[11/28 05:50:03    434s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2007.6M, EPOCH TIME: 1701150603.193718
[11/28 05:50:03    434s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2007.6M, EPOCH TIME: 1701150603.193851
[11/28 05:50:03    434s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2007.6MB).
[11/28 05:50:03    434s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.259, MEM:2007.6M, EPOCH TIME: 1701150603.195079
[11/28 05:50:03    434s] TotalInstCnt at PhyDesignMc Initialization: 3,778
[11/28 05:50:03    434s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:14 mem=2007.6M
[11/28 05:50:03    434s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2007.6M, EPOCH TIME: 1701150603.392681
[11/28 05:50:03    434s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2007.6M, EPOCH TIME: 1701150603.392884
[11/28 05:50:03    434s] 
[11/28 05:50:03    434s] *** Starting Core Fixing (fixHold) cpu=0:00:18.3 real=0:00:18.0 totSessionCpu=0:07:14 mem=2007.6M density=43.557% ***
[11/28 05:50:03    434s] Optimizer Target Slack 0.000 StdDelay is 0.03800  
[11/28 05:50:03    434s] ### Creating RouteCongInterface, started
[11/28 05:50:04    434s] 
[11/28 05:50:04    434s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/28 05:50:04    434s] 
[11/28 05:50:04    434s] #optDebug: {0, 0.900}
[11/28 05:50:04    434s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.574  |  3.830  |  2.574  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

Density: 43.557%
------------------------------------------------------------------
[11/28 05:50:04    435s] *info: Hold Batch Commit is enabled
[11/28 05:50:04    435s] *info: Levelized Batch Commit is enabled
[11/28 05:50:04    435s] 
[11/28 05:50:04    435s] Phase I ......
[11/28 05:50:04    435s] Executing transform: ECO Safe Resize
[11/28 05:50:04    435s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/28 05:50:04    435s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[11/28 05:50:04    435s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/28 05:50:04    435s] Worst hold path end point:
[11/28 05:50:04    435s]   risc_v_top_i_id_ex_datapath_ffd_q_reg[13]/D
[11/28 05:50:04    435s]     net: risc_v_top_i_if_id_datapath_out[13] (nrTerm=2)
[11/28 05:50:04    435s] |   0|  -0.011|    -0.88|     148|          0|       0(     0)|   43.56%|   0:00:00.0|  2033.6M|
[11/28 05:50:04    435s] Worst hold path end point:
[11/28 05:50:04    435s]   risc_v_top_i_id_ex_datapath_ffd_q_reg[13]/D
[11/28 05:50:04    435s]     net: risc_v_top_i_if_id_datapath_out[13] (nrTerm=2)
[11/28 05:50:04    435s] |   1|  -0.011|    -0.88|     148|          0|       0(     0)|   43.56%|   0:00:00.0|  2033.6M|
[11/28 05:50:04    435s] 
[11/28 05:50:04    435s] Capturing REF for hold ...
[11/28 05:50:04    435s]    Hold Timing Snapshot: (REF)
[11/28 05:50:04    435s]              All PG WNS: -0.011
[11/28 05:50:04    435s]              All PG TNS: -0.880
[11/28 05:50:04    435s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/28 05:50:04    435s] Executing transform: AddBuffer + LegalResize
[11/28 05:50:04    435s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/28 05:50:04    435s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[11/28 05:50:04    435s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/28 05:50:04    435s] Worst hold path end point:
[11/28 05:50:04    435s]   risc_v_top_i_id_ex_datapath_ffd_q_reg[13]/D
[11/28 05:50:04    435s]     net: risc_v_top_i_if_id_datapath_out[13] (nrTerm=2)
[11/28 05:50:04    435s] |   0|  -0.011|    -0.88|     148|          0|       0(     0)|   43.56%|   0:00:00.0|  2033.6M|
[11/28 05:50:07    438s] Worst hold path end point:
[11/28 05:50:07    438s]   risc_v_top_i_ex_mem_datapath_ffd_q_reg[15]/D
[11/28 05:50:07    438s]     net: risc_v_top_i_id_ex_datapath_out[15] (nrTerm=5)
[11/28 05:50:07    438s] |   1|  -0.001|    -0.00|       1|        123|       1(     1)|   44.00%|   0:00:03.0|  2072.7M|
[11/28 05:50:07    438s] Worst hold path end point:
[11/28 05:50:07    438s]   risc_v_top_i_ex_mem_datapath_ffd_q_reg[28]/D
[11/28 05:50:07    438s]     net: risc_v_top_i_id_ex_datapath_out[28] (nrTerm=5)
[11/28 05:50:07    438s] |   2|   0.000|     0.00|       0|          0|       1(     1)|   44.00%|   0:00:00.0|  2072.7M|
[11/28 05:50:07    438s] 
[11/28 05:50:07    438s] Capturing REF for hold ...
[11/28 05:50:07    438s]    Hold Timing Snapshot: (REF)
[11/28 05:50:07    438s]              All PG WNS: 0.000
[11/28 05:50:07    438s]              All PG TNS: 0.000
[11/28 05:50:07    438s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/28 05:50:07    438s] 
[11/28 05:50:07    438s] *info:    Total 123 cells added for Phase I
[11/28 05:50:07    438s] *info:        in which 0 is ripple commits (0.000%)
[11/28 05:50:07    438s] *info:    Total 2 instances resized for Phase I
[11/28 05:50:07    438s] *info:        in which 2 FF resizing 
[11/28 05:50:07    438s] *info:        in which 0 ripple resizing (0.000%)
[11/28 05:50:07    438s] --------------------------------------------------- 
[11/28 05:50:07    438s]    Hold Timing Summary  - Phase I 
[11/28 05:50:07    438s] --------------------------------------------------- 
[11/28 05:50:07    438s]  Target slack:       0.0000 ns
[11/28 05:50:07    438s]  View: AnalysisView_BC 
[11/28 05:50:07    438s]    WNS:       0.0002
[11/28 05:50:07    438s]    TNS:       0.0000
[11/28 05:50:07    438s]    VP :            0
[11/28 05:50:07    438s]    Worst hold path end point: risc_v_top_i_ex_mem_datapath_ffd_q_reg[28]/D 
[11/28 05:50:07    438s]  View: AnalysisView_WC 
[11/28 05:50:07    438s]    WNS:       0.0192
[11/28 05:50:07    438s]    TNS:       0.0000
[11/28 05:50:07    438s]    VP :            0
[11/28 05:50:07    438s]    Worst hold path end point: risc_v_top_i_ff_pc_q_reg[23]/RN 
[11/28 05:50:07    438s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.574  |  3.830  |  2.574  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

Density: 44.001%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[11/28 05:50:07    438s] 
[11/28 05:50:07    438s] *** Finished Core Fixing (fixHold) cpu=0:00:22.4 real=0:00:22.0 totSessionCpu=0:07:18 mem=2082.8M density=44.001% ***
[11/28 05:50:07    438s] 
[11/28 05:50:07    438s] *info:
[11/28 05:50:07    438s] *info: Added a total of 123 cells to fix/reduce hold violation
[11/28 05:50:07    438s] *info:          in which 99 termBuffering
[11/28 05:50:07    438s] *info:          in which 0 dummyBuffering
[11/28 05:50:07    438s] *info:
[11/28 05:50:07    438s] *info: Summary: 
[11/28 05:50:07    438s] *info:          122 cells of type 'CLKBUFX2' (5.0, 	62.286) used
[11/28 05:50:07    438s] *info:            1 cell  of type 'CLKBUFX4' (7.0, 	31.178) used
[11/28 05:50:07    438s] *info:
[11/28 05:50:07    438s] *info: Total 2 instances resized
[11/28 05:50:07    438s] *info:       in which 2 FF resizing
[11/28 05:50:07    438s] *info:
[11/28 05:50:07    438s] 
[11/28 05:50:07    438s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2082.8M, EPOCH TIME: 1701150607.532810
[11/28 05:50:07    438s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:2069.8M, EPOCH TIME: 1701150607.543509
[11/28 05:50:07    438s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2069.8M, EPOCH TIME: 1701150607.544479
[11/28 05:50:07    438s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2069.8M, EPOCH TIME: 1701150607.544672
[11/28 05:50:07    438s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2069.8M, EPOCH TIME: 1701150607.552347
[11/28 05:50:07    438s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.035, MEM:2069.8M, EPOCH TIME: 1701150607.587135
[11/28 05:50:07    438s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2069.8M, EPOCH TIME: 1701150607.587354
[11/28 05:50:07    438s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2069.8M, EPOCH TIME: 1701150607.587467
[11/28 05:50:07    438s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2069.8M, EPOCH TIME: 1701150607.588228
[11/28 05:50:07    438s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2069.8M, EPOCH TIME: 1701150607.588430
[11/28 05:50:07    438s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.044, MEM:2069.8M, EPOCH TIME: 1701150607.588618
[11/28 05:50:07    438s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.044, MEM:2069.8M, EPOCH TIME: 1701150607.588703
[11/28 05:50:07    438s] TDRefine: refinePlace mode is spiral
[11/28 05:50:07    438s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28290.13
[11/28 05:50:07    438s] OPERPROF: Starting RefinePlace at level 1, MEM:2069.8M, EPOCH TIME: 1701150607.588827
[11/28 05:50:07    438s] *** Starting refinePlace (0:07:19 mem=2069.8M) ***
[11/28 05:50:07    438s] Total net bbox length = 8.698e+03 (4.396e+03 4.303e+03) (ext = 2.947e+02)
[11/28 05:50:07    438s] 
[11/28 05:50:07    438s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:50:07    438s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2069.8M, EPOCH TIME: 1701150607.592421
[11/28 05:50:07    438s]   Signal wire search tree: 271 elements. (cpu=0:00:00.0, mem=0.0M)
[11/28 05:50:07    438s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.002, MEM:2069.8M, EPOCH TIME: 1701150607.594820
[11/28 05:50:07    438s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 05:50:07    438s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:50:07    438s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:50:07    438s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2069.8M, EPOCH TIME: 1701150607.599609
[11/28 05:50:07    438s] Starting refinePlace ...
[11/28 05:50:07    438s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:50:07    438s] One DDP V2 for no tweak run.
[11/28 05:50:07    438s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:50:07    438s]   Spread Effort: high, pre-route mode, useDDP on.
[11/28 05:50:07    438s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2069.8MB) @(0:07:19 - 0:07:19).
[11/28 05:50:07    438s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 05:50:07    438s] wireLenOptFixPriorityInst 3519 inst fixed
[11/28 05:50:07    438s] 
[11/28 05:50:07    438s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[11/28 05:50:07    438s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/28 05:50:07    438s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/28 05:50:07    438s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/28 05:50:07    438s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2069.8MB) @(0:07:19 - 0:07:19).
[11/28 05:50:07    438s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 05:50:07    438s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2069.8MB
[11/28 05:50:07    438s] Statistics of distance of Instance movement in refine placement:
[11/28 05:50:07    438s]   maximum (X+Y) =         0.00 um
[11/28 05:50:07    438s]   mean    (X+Y) =         0.00 um
[11/28 05:50:07    438s] Summary Report:
[11/28 05:50:07    438s] Instances move: 0 (out of 3862 movable)
[11/28 05:50:07    438s] Instances flipped: 0
[11/28 05:50:07    438s] Mean displacement: 0.00 um
[11/28 05:50:07    438s] Max displacement: 0.00 um 
[11/28 05:50:07    438s] Total instances moved : 0
[11/28 05:50:07    438s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.210, REAL:0.199, MEM:2069.8M, EPOCH TIME: 1701150607.798597
[11/28 05:50:07    438s] Total net bbox length = 8.698e+03 (4.396e+03 4.303e+03) (ext = 2.947e+02)
[11/28 05:50:07    438s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2069.8MB
[11/28 05:50:07    438s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2069.8MB) @(0:07:19 - 0:07:19).
[11/28 05:50:07    438s] *** Finished refinePlace (0:07:19 mem=2069.8M) ***
[11/28 05:50:07    438s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28290.13
[11/28 05:50:07    438s] OPERPROF: Finished RefinePlace at level 1, CPU:0.220, REAL:0.211, MEM:2069.8M, EPOCH TIME: 1701150607.800263
[11/28 05:50:07    438s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2069.8M, EPOCH TIME: 1701150607.814823
[11/28 05:50:07    438s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2069.8M, EPOCH TIME: 1701150607.824612
[11/28 05:50:07    438s] *** maximum move = 0.00 um ***
[11/28 05:50:07    438s] *** Finished re-routing un-routed nets (2069.8M) ***
[11/28 05:50:07    438s] OPERPROF: Starting DPlace-Init at level 1, MEM:2069.8M, EPOCH TIME: 1701150607.830223
[11/28 05:50:07    438s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2069.8M, EPOCH TIME: 1701150607.838154
[11/28 05:50:07    438s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:2069.8M, EPOCH TIME: 1701150607.874570
[11/28 05:50:07    438s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2069.8M, EPOCH TIME: 1701150607.874772
[11/28 05:50:07    438s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2069.8M, EPOCH TIME: 1701150607.874886
[11/28 05:50:07    438s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2069.8M, EPOCH TIME: 1701150607.875693
[11/28 05:50:07    438s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2069.8M, EPOCH TIME: 1701150607.875897
[11/28 05:50:07    438s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.046, MEM:2069.8M, EPOCH TIME: 1701150607.876079
[11/28 05:50:07    438s] 
[11/28 05:50:07    438s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=2069.8M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.574  |  3.830  |  2.574  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

Density: 44.001%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[11/28 05:50:07    438s] *** Finish Post CTS Hold Fixing (cpu=0:00:22.8 real=0:00:22.0 totSessionCpu=0:07:19 mem=2079.8M density=44.001%) ***
[11/28 05:50:07    438s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28290.17
[11/28 05:50:07    438s] **INFO: total 615 insts, 569 nets marked don't touch
[11/28 05:50:07    438s] **INFO: total 615 insts, 569 nets marked don't touch DB property
[11/28 05:50:07    438s] **INFO: total 615 insts, 569 nets unmarked don't touch

[11/28 05:50:07    438s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2060.7M, EPOCH TIME: 1701150607.952428
[11/28 05:50:07    438s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1985.7M, EPOCH TIME: 1701150607.963128
[11/28 05:50:07    438s] TotalInstCnt at PhyDesignMc Destruction: 3,901
[11/28 05:50:07    438s] *** HoldOpt #1 [finish] : cpu/real = 0:00:05.3/0:00:05.4 (1.0), totSession cpu/real = 0:07:18.9/0:09:09.4 (0.8), mem = 1985.7M
[11/28 05:50:07    438s] 
[11/28 05:50:07    438s] =============================================================================================
[11/28 05:50:07    438s]  Step TAT Report for HoldOpt #1                                                 21.12-s106_1
[11/28 05:50:07    438s] =============================================================================================
[11/28 05:50:07    438s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:50:07    438s] ---------------------------------------------------------------------------------------------
[11/28 05:50:07    438s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:50:07    438s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 05:50:07    438s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:50:07    438s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   8.5 % )     0:00:00.5 /  0:00:00.5    1.0
[11/28 05:50:07    438s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   6.2 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 05:50:07    438s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:50:07    438s] [ OptimizationStep       ]      2   0:00:00.0  (   0.2 % )     0:00:03.3 /  0:00:03.3    1.0
[11/28 05:50:07    438s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.4 % )     0:00:03.3 /  0:00:03.3    1.0
[11/28 05:50:07    438s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:50:07    438s] [ OptEval                ]      3   0:00:02.7  (  50.6 % )     0:00:02.7 /  0:00:02.7    1.0
[11/28 05:50:07    438s] [ OptCommit              ]      3   0:00:00.0  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[11/28 05:50:07    438s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 05:50:07    438s] [ IncrDelayCalc          ]     10   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 05:50:07    438s] [ HoldReEval             ]      1   0:00:00.3  (   5.7 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 05:50:07    438s] [ HoldDelayCalc          ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:50:07    438s] [ HoldRefreshTiming      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:50:07    438s] [ HoldValidateSetup      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:50:07    438s] [ HoldValidateHold       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:50:07    438s] [ HoldCollectNode        ]      6   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.7
[11/28 05:50:07    438s] [ HoldSortNodeList       ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:50:07    438s] [ HoldBottleneckCount    ]      4   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 05:50:07    438s] [ HoldCacheNodeWeight    ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:50:07    438s] [ HoldBuildSlackGraph    ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.3
[11/28 05:50:07    438s] [ HoldDBCommit           ]      7   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[11/28 05:50:07    438s] [ HoldTimerCalcSummary   ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:50:07    438s] [ RefinePlace            ]      1   0:00:00.4  (   7.1 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 05:50:07    438s] [ TimingUpdate           ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:50:07    438s] [ TimingReport           ]      3   0:00:00.2  (   3.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:50:07    438s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[11/28 05:50:07    438s] [ MISC                   ]          0:00:00.4  (   8.0 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 05:50:07    438s] ---------------------------------------------------------------------------------------------
[11/28 05:50:07    438s]  HoldOpt #1 TOTAL                   0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:05.3    1.0
[11/28 05:50:07    438s] ---------------------------------------------------------------------------------------------
[11/28 05:50:07    438s] 
[11/28 05:50:07    438s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1985.7M, EPOCH TIME: 1701150607.972188
[11/28 05:50:08    438s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:1985.7M, EPOCH TIME: 1701150608.006524
[11/28 05:50:08    438s] *** Steiner Routed Nets: 37.147%; Threshold: 100; Threshold for Hold: 100
[11/28 05:50:08    438s] ### Creating LA Mngr. totSessionCpu=0:07:19 mem=1985.7M
[11/28 05:50:08    438s] ### Creating LA Mngr, finished. totSessionCpu=0:07:19 mem=1985.7M
[11/28 05:50:08    438s] Re-routed 0 nets
[11/28 05:50:08    438s] GigaOpt_HOLD: Recover setup timing after hold fixing
[11/28 05:50:08    438s] 
[11/28 05:50:08    438s] TimeStamp Deleting Cell Server Begin ...
[11/28 05:50:08    438s] Deleting Lib Analyzer.
[11/28 05:50:08    438s] 
[11/28 05:50:08    438s] TimeStamp Deleting Cell Server End ...
[11/28 05:50:08    438s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/28 05:50:08    438s] 
[11/28 05:50:08    438s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 05:50:08    438s] Summary for sequential cells identification: 
[11/28 05:50:08    438s]   Identified SBFF number: 104
[11/28 05:50:08    438s]   Identified MBFF number: 16
[11/28 05:50:08    438s]   Identified SB Latch number: 0
[11/28 05:50:08    438s]   Identified MB Latch number: 0
[11/28 05:50:08    438s]   Not identified SBFF number: 16
[11/28 05:50:08    438s]   Not identified MBFF number: 0
[11/28 05:50:08    438s]   Not identified SB Latch number: 0
[11/28 05:50:08    438s]   Not identified MB Latch number: 0
[11/28 05:50:08    438s]   Number of sequential cells which are not FFs: 32
[11/28 05:50:08    438s]  Visiting view : AnalysisView_WC
[11/28 05:50:08    438s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:50:08    438s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:50:08    438s]  Visiting view : AnalysisView_WC
[11/28 05:50:08    438s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 05:50:08    438s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:50:08    438s] TLC MultiMap info (StdDelay):
[11/28 05:50:08    438s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/28 05:50:08    438s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[11/28 05:50:08    438s]  Setting StdDelay to: 38ps
[11/28 05:50:08    438s] 
[11/28 05:50:08    438s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 05:50:08    439s] 
[11/28 05:50:08    439s] TimeStamp Deleting Cell Server Begin ...
[11/28 05:50:08    439s] 
[11/28 05:50:08    439s] TimeStamp Deleting Cell Server End ...
[11/28 05:50:08    439s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[11/28 05:50:08    439s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/28 05:50:08    439s] 
[11/28 05:50:08    439s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 05:50:08    439s] Summary for sequential cells identification: 
[11/28 05:50:08    439s]   Identified SBFF number: 104
[11/28 05:50:08    439s]   Identified MBFF number: 16
[11/28 05:50:08    439s]   Identified SB Latch number: 0
[11/28 05:50:08    439s]   Identified MB Latch number: 0
[11/28 05:50:08    439s]   Not identified SBFF number: 16
[11/28 05:50:08    439s]   Not identified MBFF number: 0
[11/28 05:50:08    439s]   Not identified SB Latch number: 0
[11/28 05:50:08    439s]   Not identified MB Latch number: 0
[11/28 05:50:08    439s]   Number of sequential cells which are not FFs: 32
[11/28 05:50:08    439s]  Visiting view : AnalysisView_WC
[11/28 05:50:08    439s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[11/28 05:50:08    439s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:50:08    439s]  Visiting view : AnalysisView_WC
[11/28 05:50:08    439s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[11/28 05:50:08    439s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 05:50:08    439s] TLC MultiMap info (StdDelay):
[11/28 05:50:08    439s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/28 05:50:08    439s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[11/28 05:50:08    439s]  Setting StdDelay to: 41.7ps
[11/28 05:50:08    439s] 
[11/28 05:50:08    439s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 05:50:08    439s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[11/28 05:50:08    439s] GigaOpt: WNS bump threshold: 0.02085
[11/28 05:50:08    439s] GigaOpt: Skipping postEco optimization
[11/28 05:50:08    439s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[11/28 05:50:08    439s] GigaOpt: Skipping nonLegal postEco optimization
[11/28 05:50:08    439s] 
[11/28 05:50:08    439s] Active setup views:
[11/28 05:50:08    439s]  AnalysisView_WC
[11/28 05:50:08    439s]   Dominating endpoints: 0
[11/28 05:50:08    439s]   Dominating TNS: -0.000
[11/28 05:50:08    439s] 
[11/28 05:50:08    439s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2019.84 MB )
[11/28 05:50:08    439s] (I)      ==================== Layers =====================
[11/28 05:50:08    439s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:50:08    439s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/28 05:50:08    439s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:50:08    439s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/28 05:50:08    439s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/28 05:50:08    439s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/28 05:50:08    439s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/28 05:50:08    439s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/28 05:50:08    439s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/28 05:50:08    439s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/28 05:50:08    439s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/28 05:50:08    439s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/28 05:50:08    439s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/28 05:50:08    439s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/28 05:50:08    439s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/28 05:50:08    439s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/28 05:50:08    439s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/28 05:50:08    439s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/28 05:50:08    439s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/28 05:50:08    439s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/28 05:50:08    439s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/28 05:50:08    439s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/28 05:50:08    439s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/28 05:50:08    439s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/28 05:50:08    439s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/28 05:50:08    439s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:50:08    439s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/28 05:50:08    439s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/28 05:50:08    439s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/28 05:50:08    439s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/28 05:50:08    439s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/28 05:50:08    439s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/28 05:50:08    439s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/28 05:50:08    439s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/28 05:50:08    439s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/28 05:50:08    439s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/28 05:50:08    439s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/28 05:50:08    439s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/28 05:50:08    439s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/28 05:50:08    439s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/28 05:50:08    439s] (I)      +-----+----+---------+---------+--------+-------+
[11/28 05:50:08    439s] (I)      Started Import and model ( Curr Mem: 2019.84 MB )
[11/28 05:50:08    439s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/28 05:50:08    439s] (I)      == Non-default Options ==
[11/28 05:50:08    439s] (I)      Build term to term wires                           : false
[11/28 05:50:08    439s] (I)      Maximum routing layer                              : 11
[11/28 05:50:08    439s] (I)      Number of threads                                  : 1
[11/28 05:50:08    439s] (I)      Method to set GCell size                           : row
[11/28 05:50:08    439s] (I)      Counted 1491 PG shapes. We will not process PG shapes layer by layer.
[11/28 05:50:08    439s] (I)      Use row-based GCell size
[11/28 05:50:08    439s] (I)      Use row-based GCell align
[11/28 05:50:08    439s] (I)      layer 0 area = 80000
[11/28 05:50:08    439s] (I)      layer 1 area = 80000
[11/28 05:50:08    439s] (I)      layer 2 area = 80000
[11/28 05:50:08    439s] (I)      layer 3 area = 80000
[11/28 05:50:08    439s] (I)      layer 4 area = 80000
[11/28 05:50:08    439s] (I)      layer 5 area = 80000
[11/28 05:50:08    439s] (I)      layer 6 area = 80000
[11/28 05:50:08    439s] (I)      layer 7 area = 80000
[11/28 05:50:08    439s] (I)      layer 8 area = 80000
[11/28 05:50:08    439s] (I)      layer 9 area = 400000
[11/28 05:50:08    439s] (I)      layer 10 area = 400000
[11/28 05:50:08    439s] (I)      GCell unit size   : 3420
[11/28 05:50:08    439s] (I)      GCell multiplier  : 1
[11/28 05:50:08    439s] (I)      GCell row height  : 3420
[11/28 05:50:08    439s] (I)      Actual row height : 3420
[11/28 05:50:08    439s] (I)      GCell align ref   : 580000 579880
[11/28 05:50:08    439s] [NR-eGR] Track table information for default rule: 
[11/28 05:50:08    439s] [NR-eGR] Metal1 has single uniform track structure
[11/28 05:50:08    439s] [NR-eGR] Metal2 has single uniform track structure
[11/28 05:50:08    439s] [NR-eGR] Metal3 has single uniform track structure
[11/28 05:50:08    439s] [NR-eGR] Metal4 has single uniform track structure
[11/28 05:50:08    439s] [NR-eGR] Metal5 has single uniform track structure
[11/28 05:50:08    439s] [NR-eGR] Metal6 has single uniform track structure
[11/28 05:50:08    439s] [NR-eGR] Metal7 has single uniform track structure
[11/28 05:50:08    439s] [NR-eGR] Metal8 has single uniform track structure
[11/28 05:50:08    439s] [NR-eGR] Metal9 has single uniform track structure
[11/28 05:50:08    439s] [NR-eGR] Metal10 has single uniform track structure
[11/28 05:50:08    439s] [NR-eGR] Metal11 has single uniform track structure
[11/28 05:50:08    439s] (I)      ================== Default via ===================
[11/28 05:50:08    439s] (I)      +----+------------------+------------------------+
[11/28 05:50:08    439s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[11/28 05:50:08    439s] (I)      +----+------------------+------------------------+
[11/28 05:50:08    439s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[11/28 05:50:08    439s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[11/28 05:50:08    439s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[11/28 05:50:08    439s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[11/28 05:50:08    439s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[11/28 05:50:08    439s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[11/28 05:50:08    439s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[11/28 05:50:08    439s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[11/28 05:50:08    439s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[11/28 05:50:08    439s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[11/28 05:50:08    439s] (I)      +----+------------------+------------------------+
[11/28 05:50:08    439s] [NR-eGR] Read 1101 PG shapes
[11/28 05:50:08    439s] [NR-eGR] Read 0 clock shapes
[11/28 05:50:08    439s] [NR-eGR] Read 0 other shapes
[11/28 05:50:08    439s] [NR-eGR] #Routing Blockages  : 0
[11/28 05:50:08    439s] [NR-eGR] #Instance Blockages : 508
[11/28 05:50:08    439s] [NR-eGR] #PG Blockages       : 1101
[11/28 05:50:08    439s] [NR-eGR] #Halo Blockages     : 0
[11/28 05:50:08    439s] [NR-eGR] #Boundary Blockages : 0
[11/28 05:50:08    439s] [NR-eGR] #Clock Blockages    : 0
[11/28 05:50:08    439s] [NR-eGR] #Other Blockages    : 0
[11/28 05:50:08    439s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/28 05:50:08    439s] [NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 160
[11/28 05:50:08    439s] [NR-eGR] Read 673 nets ( ignored 4 )
[11/28 05:50:08    439s] (I)      early_global_route_priority property id does not exist.
[11/28 05:50:08    439s] (I)      Read Num Blocks=1609  Num Prerouted Wires=160  Num CS=0
[11/28 05:50:08    439s] (I)      Layer 1 (V) : #blockages 1091 : #preroutes 57
[11/28 05:50:08    439s] (I)      Layer 2 (H) : #blockages 28 : #preroutes 83
[11/28 05:50:08    439s] (I)      Layer 3 (V) : #blockages 474 : #preroutes 19
[11/28 05:50:08    439s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 1
[11/28 05:50:08    439s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/28 05:50:08    439s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/28 05:50:08    439s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/28 05:50:08    439s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/28 05:50:08    439s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/28 05:50:08    439s] (I)      Layer 10 (H) : #blockages 16 : #preroutes 0
[11/28 05:50:08    439s] (I)      Number of ignored nets                =      4
[11/28 05:50:08    439s] (I)      Number of connected nets              =      0
[11/28 05:50:08    439s] (I)      Number of fixed nets                  =      4.  Ignored: Yes
[11/28 05:50:08    439s] (I)      Number of clock nets                  =     41.  Ignored: No
[11/28 05:50:08    439s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/28 05:50:08    439s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/28 05:50:08    439s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 05:50:08    439s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/28 05:50:08    439s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/28 05:50:08    439s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 05:50:08    439s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 05:50:08    439s] [NR-eGR] There are 36 clock nets ( 36 with NDR ).
[11/28 05:50:08    439s] (I)      Ndr track 0 does not exist
[11/28 05:50:08    439s] (I)      Ndr track 0 does not exist
[11/28 05:50:08    439s] (I)      ---------------------Grid Graph Info--------------------
[11/28 05:50:08    439s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/28 05:50:08    439s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/28 05:50:08    439s] (I)      Site width          :   400  (dbu)
[11/28 05:50:08    439s] (I)      Row height          :  3420  (dbu)
[11/28 05:50:08    439s] (I)      GCell row height    :  3420  (dbu)
[11/28 05:50:08    439s] (I)      GCell width         :  3420  (dbu)
[11/28 05:50:08    439s] (I)      GCell height        :  3420  (dbu)
[11/28 05:50:08    439s] (I)      Grid                :   468   468    11
[11/28 05:50:08    439s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/28 05:50:08    439s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/28 05:50:08    439s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/28 05:50:08    439s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/28 05:50:08    439s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/28 05:50:08    439s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/28 05:50:08    439s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/28 05:50:08    439s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/28 05:50:08    439s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/28 05:50:08    439s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/28 05:50:08    439s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/28 05:50:08    439s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/28 05:50:08    439s] (I)      --------------------------------------------------------
[11/28 05:50:08    439s] 
[11/28 05:50:08    439s] [NR-eGR] ============ Routing rule table ============
[11/28 05:50:08    439s] [NR-eGR] Rule id: 0  Nets: 629
[11/28 05:50:08    439s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/28 05:50:08    439s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/28 05:50:08    439s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/28 05:50:08    439s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:50:08    439s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/28 05:50:08    439s] [NR-eGR] Rule id: 1  Nets: 36
[11/28 05:50:08    439s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[11/28 05:50:08    439s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[11/28 05:50:08    439s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[11/28 05:50:08    439s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[11/28 05:50:08    439s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[11/28 05:50:08    439s] [NR-eGR] ========================================
[11/28 05:50:08    439s] [NR-eGR] 
[11/28 05:50:08    439s] (I)      =============== Blocked Tracks ===============
[11/28 05:50:08    439s] (I)      +-------+---------+----------+---------------+
[11/28 05:50:08    439s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/28 05:50:08    439s] (I)      +-------+---------+----------+---------------+
[11/28 05:50:08    439s] (I)      |     1 |       0 |        0 |         0.00% |
[11/28 05:50:08    439s] (I)      |     2 | 1872000 |    41232 |         2.20% |
[11/28 05:50:08    439s] (I)      |     3 | 1970748 |     2585 |         0.13% |
[11/28 05:50:08    439s] (I)      |     4 | 1872000 |    88206 |         4.71% |
[11/28 05:50:08    439s] (I)      |     5 | 1970748 |        0 |         0.00% |
[11/28 05:50:08    439s] (I)      |     6 | 1872000 |        0 |         0.00% |
[11/28 05:50:08    439s] (I)      |     7 | 1970748 |        0 |         0.00% |
[11/28 05:50:08    439s] (I)      |     8 | 1872000 |        0 |         0.00% |
[11/28 05:50:08    439s] (I)      |     9 | 1970748 |        0 |         0.00% |
[11/28 05:50:08    439s] (I)      |    10 |  748332 |        0 |         0.00% |
[11/28 05:50:08    439s] (I)      |    11 |  788112 |      395 |         0.05% |
[11/28 05:50:08    439s] (I)      +-------+---------+----------+---------------+
[11/28 05:50:08    439s] (I)      Finished Import and model ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2019.84 MB )
[11/28 05:50:08    439s] (I)      Reset routing kernel
[11/28 05:50:08    439s] (I)      Started Global Routing ( Curr Mem: 2019.84 MB )
[11/28 05:50:08    439s] (I)      totalPins=5457  totalGlobalPin=5395 (98.86%)
[11/28 05:50:08    439s] (I)      total 2D Cap : 3763970 = (1968548 H, 1795422 V)
[11/28 05:50:08    439s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 4]
[11/28 05:50:08    439s] (I)      
[11/28 05:50:08    439s] (I)      ============  Phase 1a Route ============
[11/28 05:50:08    439s] (I)      Usage: 5061 = (2090 H, 2971 V) = (0.11% H, 0.17% V) = (3.574e+03um H, 5.080e+03um V)
[11/28 05:50:08    439s] (I)      
[11/28 05:50:08    439s] (I)      ============  Phase 1b Route ============
[11/28 05:50:08    439s] (I)      Usage: 5061 = (2090 H, 2971 V) = (0.11% H, 0.17% V) = (3.574e+03um H, 5.080e+03um V)
[11/28 05:50:08    439s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.654310e+03um
[11/28 05:50:08    439s] (I)      
[11/28 05:50:08    439s] (I)      ============  Phase 1c Route ============
[11/28 05:50:08    439s] (I)      Usage: 5061 = (2090 H, 2971 V) = (0.11% H, 0.17% V) = (3.574e+03um H, 5.080e+03um V)
[11/28 05:50:08    439s] (I)      
[11/28 05:50:08    439s] (I)      ============  Phase 1d Route ============
[11/28 05:50:08    439s] (I)      Usage: 5061 = (2090 H, 2971 V) = (0.11% H, 0.17% V) = (3.574e+03um H, 5.080e+03um V)
[11/28 05:50:08    439s] (I)      
[11/28 05:50:08    439s] (I)      ============  Phase 1e Route ============
[11/28 05:50:08    439s] (I)      Usage: 5061 = (2090 H, 2971 V) = (0.11% H, 0.17% V) = (3.574e+03um H, 5.080e+03um V)
[11/28 05:50:08    439s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.654310e+03um
[11/28 05:50:08    439s] (I)      
[11/28 05:50:08    439s] (I)      ============  Phase 1l Route ============
[11/28 05:50:08    439s] (I)      total 2D Cap : 16787331 = (8668582 H, 8118749 V)
[11/28 05:50:08    439s] [NR-eGR] Layer group 2: route 629 net(s) in layer range [2, 11]
[11/28 05:50:08    439s] (I)      
[11/28 05:50:08    439s] (I)      ============  Phase 1a Route ============
[11/28 05:50:08    439s] (I)      Usage: 8782 = (3998 H, 4784 V) = (0.05% H, 0.06% V) = (6.837e+03um H, 8.181e+03um V)
[11/28 05:50:08    439s] (I)      
[11/28 05:50:08    439s] (I)      ============  Phase 1b Route ============
[11/28 05:50:08    439s] (I)      Usage: 8782 = (3998 H, 4784 V) = (0.05% H, 0.06% V) = (6.837e+03um H, 8.181e+03um V)
[11/28 05:50:08    439s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.501722e+04um
[11/28 05:50:08    439s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/28 05:50:08    439s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/28 05:50:08    439s] (I)      
[11/28 05:50:08    439s] (I)      ============  Phase 1c Route ============
[11/28 05:50:08    439s] (I)      Usage: 8782 = (3998 H, 4784 V) = (0.05% H, 0.06% V) = (6.837e+03um H, 8.181e+03um V)
[11/28 05:50:08    439s] (I)      
[11/28 05:50:08    439s] (I)      ============  Phase 1d Route ============
[11/28 05:50:08    439s] (I)      Usage: 8782 = (3998 H, 4784 V) = (0.05% H, 0.06% V) = (6.837e+03um H, 8.181e+03um V)
[11/28 05:50:08    439s] (I)      
[11/28 05:50:08    439s] (I)      ============  Phase 1e Route ============
[11/28 05:50:08    439s] (I)      Usage: 8782 = (3998 H, 4784 V) = (0.05% H, 0.06% V) = (6.837e+03um H, 8.181e+03um V)
[11/28 05:50:08    439s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.501722e+04um
[11/28 05:50:08    439s] (I)      
[11/28 05:50:08    439s] (I)      ============  Phase 1l Route ============
[11/28 05:50:08    439s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/28 05:50:08    439s] (I)      Layer  2:    1827055      5005         0       31302     1837352    ( 1.68%) 
[11/28 05:50:08    439s] (I)      Layer  3:    1964392      7908         0         864     1966140    ( 0.04%) 
[11/28 05:50:08    439s] (I)      Layer  4:    1793165      6779         0       50838     1817816    ( 2.72%) 
[11/28 05:50:08    439s] (I)      Layer  5:    1966537        51         0           0     1967004    ( 0.00%) 
[11/28 05:50:08    439s] (I)      Layer  6:    1868000         0         0           0     1868654    ( 0.00%) 
[11/28 05:50:08    439s] (I)      Layer  7:    1966537         0         0           0     1967004    ( 0.00%) 
[11/28 05:50:08    439s] (I)      Layer  8:    1868000         0         0           0     1868654    ( 0.00%) 
[11/28 05:50:08    439s] (I)      Layer  9:    1966537         0         0           0     1967004    ( 0.00%) 
[11/28 05:50:08    439s] (I)      Layer 10:     746733         0         0           0      747462    ( 0.00%) 
[11/28 05:50:08    439s] (I)      Layer 11:     786140         0         0         101      786701    ( 0.01%) 
[11/28 05:50:08    439s] (I)      Total:      16753096     19743         0       83103    16793786    ( 0.49%) 
[11/28 05:50:08    439s] (I)      
[11/28 05:50:08    439s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 05:50:08    439s] [NR-eGR]                        OverCon            
[11/28 05:50:08    439s] [NR-eGR]                         #Gcell     %Gcell
[11/28 05:50:08    439s] [NR-eGR]        Layer             (1-0)    OverCon
[11/28 05:50:08    439s] [NR-eGR] ----------------------------------------------
[11/28 05:50:08    439s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/28 05:50:08    439s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/28 05:50:08    439s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/28 05:50:08    439s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/28 05:50:08    439s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/28 05:50:08    439s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/28 05:50:08    439s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/28 05:50:08    439s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/28 05:50:08    439s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/28 05:50:08    439s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/28 05:50:08    439s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/28 05:50:08    439s] [NR-eGR] ----------------------------------------------
[11/28 05:50:08    439s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/28 05:50:08    439s] [NR-eGR] 
[11/28 05:50:08    439s] (I)      Finished Global Routing ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2019.84 MB )
[11/28 05:50:08    439s] (I)      total 2D Cap : 16789549 = (8668662 H, 8120887 V)
[11/28 05:50:08    439s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/28 05:50:08    439s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.54 sec, Real: 0.54 sec, Curr Mem: 2019.84 MB )
[11/28 05:50:08    439s] (I)      ====================================== Runtime Summary ======================================
[11/28 05:50:08    439s] (I)       Step                                          %       Start      Finish      Real       CPU 
[11/28 05:50:08    439s] (I)      ---------------------------------------------------------------------------------------------
[11/28 05:50:08    439s] (I)       Early Global Route kernel               100.00%  445.60 sec  446.14 sec  0.54 sec  0.54 sec 
[11/28 05:50:08    439s] (I)       +-Import and model                       49.19%  445.61 sec  445.88 sec  0.26 sec  0.26 sec 
[11/28 05:50:08    439s] (I)       | +-Create place DB                       2.35%  445.61 sec  445.62 sec  0.01 sec  0.01 sec 
[11/28 05:50:08    439s] (I)       | | +-Import place data                   2.31%  445.61 sec  445.62 sec  0.01 sec  0.01 sec 
[11/28 05:50:08    439s] (I)       | | | +-Read instances and placement      0.94%  445.61 sec  445.62 sec  0.01 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | | +-Read nets                         1.28%  445.62 sec  445.62 sec  0.01 sec  0.01 sec 
[11/28 05:50:08    439s] (I)       | +-Create route DB                      39.19%  445.62 sec  445.84 sec  0.21 sec  0.21 sec 
[11/28 05:50:08    439s] (I)       | | +-Import route data (1T)             39.08%  445.62 sec  445.84 sec  0.21 sec  0.21 sec 
[11/28 05:50:08    439s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.55%  445.63 sec  445.63 sec  0.00 sec  0.01 sec 
[11/28 05:50:08    439s] (I)       | | | | +-Read routing blockages          0.00%  445.63 sec  445.63 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | | | +-Read instance blockages         0.18%  445.63 sec  445.63 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | | | +-Read PG blockages               0.05%  445.63 sec  445.63 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | | | +-Read clock blockages            0.01%  445.63 sec  445.63 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | | | +-Read other blockages            0.01%  445.63 sec  445.63 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | | | +-Read halo blockages             0.01%  445.63 sec  445.63 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | | | +-Read boundary cut boxes         0.00%  445.63 sec  445.63 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | | +-Read blackboxes                   0.01%  445.63 sec  445.63 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | | +-Read prerouted                    0.45%  445.63 sec  445.63 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | | +-Read unlegalized nets             0.07%  445.63 sec  445.63 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | | +-Read nets                         0.16%  445.63 sec  445.64 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | | +-Set up via pillars                0.00%  445.64 sec  445.64 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | | +-Initialize 3D grid graph          2.25%  445.64 sec  445.65 sec  0.01 sec  0.02 sec 
[11/28 05:50:08    439s] (I)       | | | +-Model blockage capacity          34.63%  445.65 sec  445.83 sec  0.19 sec  0.18 sec 
[11/28 05:50:08    439s] (I)       | | | | +-Initialize 3D capacity         32.63%  445.65 sec  445.82 sec  0.18 sec  0.17 sec 
[11/28 05:50:08    439s] (I)       | +-Read aux data                         0.00%  445.84 sec  445.84 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | +-Others data preparation               0.21%  445.84 sec  445.84 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | +-Create route kernel                   7.09%  445.84 sec  445.88 sec  0.04 sec  0.04 sec 
[11/28 05:50:08    439s] (I)       +-Global Routing                         34.38%  445.88 sec  446.06 sec  0.19 sec  0.19 sec 
[11/28 05:50:08    439s] (I)       | +-Initialization                        0.42%  445.88 sec  445.88 sec  0.00 sec  0.01 sec 
[11/28 05:50:08    439s] (I)       | +-Net group 1                           6.59%  445.88 sec  445.91 sec  0.04 sec  0.03 sec 
[11/28 05:50:08    439s] (I)       | | +-Generate topology                   0.39%  445.88 sec  445.88 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | +-Phase 1a                            0.88%  445.90 sec  445.90 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | | +-Pattern routing (1T)              0.82%  445.90 sec  445.90 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | +-Phase 1b                            0.14%  445.90 sec  445.90 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | +-Phase 1c                            0.01%  445.90 sec  445.90 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | +-Phase 1d                            0.01%  445.90 sec  445.90 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | +-Phase 1e                            0.25%  445.90 sec  445.90 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | | +-Route legalization                0.07%  445.90 sec  445.90 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | | | +-Legalize Blockage Violations    0.03%  445.90 sec  445.90 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | +-Phase 1l                            2.06%  445.90 sec  445.91 sec  0.01 sec  0.01 sec 
[11/28 05:50:08    439s] (I)       | | | +-Layer assignment (1T)             2.00%  445.90 sec  445.91 sec  0.01 sec  0.01 sec 
[11/28 05:50:08    439s] (I)       | +-Net group 2                          14.65%  445.91 sec  445.99 sec  0.08 sec  0.08 sec 
[11/28 05:50:08    439s] (I)       | | +-Generate topology                   0.15%  445.92 sec  445.92 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | +-Phase 1a                            1.05%  445.95 sec  445.95 sec  0.01 sec  0.01 sec 
[11/28 05:50:08    439s] (I)       | | | +-Pattern routing (1T)              0.56%  445.95 sec  445.95 sec  0.00 sec  0.01 sec 
[11/28 05:50:08    439s] (I)       | | | +-Add via demand to 2D              0.39%  445.95 sec  445.95 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | +-Phase 1b                            0.15%  445.96 sec  445.96 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | +-Phase 1c                            0.01%  445.96 sec  445.96 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | +-Phase 1d                            0.01%  445.96 sec  445.96 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | +-Phase 1e                            0.18%  445.96 sec  445.96 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | | +-Route legalization                0.00%  445.96 sec  445.96 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       | | +-Phase 1l                            6.66%  445.96 sec  445.99 sec  0.04 sec  0.04 sec 
[11/28 05:50:08    439s] (I)       | | | +-Layer assignment (1T)             2.19%  445.98 sec  445.99 sec  0.01 sec  0.01 sec 
[11/28 05:50:08    439s] (I)       | +-Clean cong LA                         0.00%  445.99 sec  445.99 sec  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)       +-Export 3D cong map                     14.86%  446.06 sec  446.14 sec  0.08 sec  0.08 sec 
[11/28 05:50:08    439s] (I)       | +-Export 2D cong map                    1.30%  446.13 sec  446.14 sec  0.01 sec  0.01 sec 
[11/28 05:50:08    439s] (I)      ===================== Summary by functions =====================
[11/28 05:50:08    439s] (I)       Lv  Step                                 %      Real       CPU 
[11/28 05:50:08    439s] (I)      ----------------------------------------------------------------
[11/28 05:50:08    439s] (I)        0  Early Global Route kernel      100.00%  0.54 sec  0.54 sec 
[11/28 05:50:08    439s] (I)        1  Import and model                49.19%  0.26 sec  0.26 sec 
[11/28 05:50:08    439s] (I)        1  Global Routing                  34.38%  0.19 sec  0.19 sec 
[11/28 05:50:08    439s] (I)        1  Export 3D cong map              14.86%  0.08 sec  0.08 sec 
[11/28 05:50:08    439s] (I)        2  Create route DB                 39.19%  0.21 sec  0.21 sec 
[11/28 05:50:08    439s] (I)        2  Net group 2                     14.65%  0.08 sec  0.08 sec 
[11/28 05:50:08    439s] (I)        2  Create route kernel              7.09%  0.04 sec  0.04 sec 
[11/28 05:50:08    439s] (I)        2  Net group 1                      6.59%  0.04 sec  0.03 sec 
[11/28 05:50:08    439s] (I)        2  Create place DB                  2.35%  0.01 sec  0.01 sec 
[11/28 05:50:08    439s] (I)        2  Export 2D cong map               1.30%  0.01 sec  0.01 sec 
[11/28 05:50:08    439s] (I)        2  Initialization                   0.42%  0.00 sec  0.01 sec 
[11/28 05:50:08    439s] (I)        2  Others data preparation          0.21%  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)        3  Import route data (1T)          39.08%  0.21 sec  0.21 sec 
[11/28 05:50:08    439s] (I)        3  Phase 1l                         8.72%  0.05 sec  0.05 sec 
[11/28 05:50:08    439s] (I)        3  Import place data                2.31%  0.01 sec  0.01 sec 
[11/28 05:50:08    439s] (I)        3  Phase 1a                         1.93%  0.01 sec  0.01 sec 
[11/28 05:50:08    439s] (I)        3  Generate topology                0.54%  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)        3  Phase 1e                         0.44%  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)        3  Phase 1b                         0.29%  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)        4  Model blockage capacity         34.63%  0.19 sec  0.18 sec 
[11/28 05:50:08    439s] (I)        4  Layer assignment (1T)            4.19%  0.02 sec  0.02 sec 
[11/28 05:50:08    439s] (I)        4  Initialize 3D grid graph         2.25%  0.01 sec  0.02 sec 
[11/28 05:50:08    439s] (I)        4  Read nets                        1.44%  0.01 sec  0.01 sec 
[11/28 05:50:08    439s] (I)        4  Pattern routing (1T)             1.37%  0.01 sec  0.01 sec 
[11/28 05:50:08    439s] (I)        4  Read instances and placement     0.94%  0.01 sec  0.00 sec 
[11/28 05:50:08    439s] (I)        4  Read blockages ( Layer 2-11 )    0.55%  0.00 sec  0.01 sec 
[11/28 05:50:08    439s] (I)        4  Read prerouted                   0.45%  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)        4  Add via demand to 2D             0.39%  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)        4  Read unlegalized nets            0.07%  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)        4  Route legalization               0.07%  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)        5  Initialize 3D capacity          32.63%  0.18 sec  0.17 sec 
[11/28 05:50:08    439s] (I)        5  Read instance blockages          0.18%  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)        5  Read PG blockages                0.05%  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)        5  Legalize Blockage Violations     0.03%  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[11/28 05:50:08    439s] OPERPROF: Starting HotSpotCal at level 1, MEM:2019.8M, EPOCH TIME: 1701150608.856253
[11/28 05:50:08    439s] [hotspot] +------------+---------------+---------------+
[11/28 05:50:08    439s] [hotspot] |            |   max hotspot | total hotspot |
[11/28 05:50:08    439s] [hotspot] +------------+---------------+---------------+
[11/28 05:50:08    439s] [hotspot] | normalized |          0.00 |          0.00 |
[11/28 05:50:08    439s] [hotspot] +------------+---------------+---------------+
[11/28 05:50:08    439s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/28 05:50:08    439s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/28 05:50:08    439s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.008, MEM:2019.8M, EPOCH TIME: 1701150608.864260
[11/28 05:50:08    439s] [hotspot] Hotspot report including placement blocked areas
[11/28 05:50:08    439s] OPERPROF: Starting HotSpotCal at level 1, MEM:2019.8M, EPOCH TIME: 1701150608.864614
[11/28 05:50:08    439s] [hotspot] +------------+---------------+---------------+
[11/28 05:50:08    439s] [hotspot] |            |   max hotspot | total hotspot |
[11/28 05:50:08    439s] [hotspot] +------------+---------------+---------------+
[11/28 05:50:08    439s] [hotspot] | normalized |          0.00 |          0.00 |
[11/28 05:50:08    439s] [hotspot] +------------+---------------+---------------+
[11/28 05:50:08    439s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/28 05:50:08    439s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/28 05:50:08    439s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.008, MEM:2019.8M, EPOCH TIME: 1701150608.872328
[11/28 05:50:08    439s] Reported timing to dir ./timingReports
[11/28 05:50:08    439s] **optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 1530.6M, totSessionCpu=0:07:20 **
[11/28 05:50:08    439s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1941.8M, EPOCH TIME: 1701150608.939338
[11/28 05:50:08    439s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.034, MEM:1941.8M, EPOCH TIME: 1701150608.973486
[11/28 05:50:08    439s] 
[11/28 05:50:08    439s] TimeStamp Deleting Cell Server Begin ...
[11/28 05:50:08    439s] 
[11/28 05:50:08    439s] TimeStamp Deleting Cell Server End ...
[11/28 05:50:09    440s] Starting delay calculation for Hold views
[11/28 05:50:09    440s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/28 05:50:09    440s] #################################################################################
[11/28 05:50:09    440s] # Design Stage: PreRoute
[11/28 05:50:09    440s] # Design Name: risc_v_Pad_Frame
[11/28 05:50:09    440s] # Design Mode: 45nm
[11/28 05:50:09    440s] # Analysis Mode: MMMC OCV 
[11/28 05:50:09    440s] # Parasitics Mode: No SPEF/RCDB 
[11/28 05:50:09    440s] # Signoff Settings: SI Off 
[11/28 05:50:09    440s] #################################################################################
[11/28 05:50:09    440s] Calculate late delays in OCV mode...
[11/28 05:50:09    440s] Calculate early delays in OCV mode...
[11/28 05:50:09    440s] Calculate late delays in OCV mode...
[11/28 05:50:09    440s] Calculate early delays in OCV mode...
[11/28 05:50:09    440s] Topological Sorting (REAL = 0:00:00.0, MEM = 1939.9M, InitMEM = 1939.9M)
[11/28 05:50:09    440s] Start delay calculation (fullDC) (1 T). (MEM=1939.87)
[11/28 05:50:09    440s] End AAE Lib Interpolated Model. (MEM=1959.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:50:10    441s] Total number of fetched objects 4254
[11/28 05:50:10    441s] Total number of fetched objects 4254
[11/28 05:50:10    441s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 05:50:10    441s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 05:50:10    441s] End delay calculation. (MEM=1980.09 CPU=0:00:01.5 REAL=0:00:01.0)
[11/28 05:50:10    441s] End delay calculation (fullDC). (MEM=1980.09 CPU=0:00:01.7 REAL=0:00:01.0)
[11/28 05:50:10    441s] *** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 1980.1M) ***
[11/28 05:50:11    442s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:07:22 mem=1980.1M)
[11/28 05:50:11    442s] Starting delay calculation for Setup views
[11/28 05:50:11    442s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/28 05:50:11    442s] #################################################################################
[11/28 05:50:11    442s] # Design Stage: PreRoute
[11/28 05:50:11    442s] # Design Name: risc_v_Pad_Frame
[11/28 05:50:11    442s] # Design Mode: 45nm
[11/28 05:50:11    442s] # Analysis Mode: MMMC OCV 
[11/28 05:50:11    442s] # Parasitics Mode: No SPEF/RCDB 
[11/28 05:50:11    442s] # Signoff Settings: SI Off 
[11/28 05:50:11    442s] #################################################################################
[11/28 05:50:11    442s] Calculate early delays in OCV mode...
[11/28 05:50:11    442s] Calculate late delays in OCV mode...
[11/28 05:50:11    442s] Topological Sorting (REAL = 0:00:00.0, MEM = 1918.1M, InitMEM = 1918.1M)
[11/28 05:50:11    442s] Start delay calculation (fullDC) (1 T). (MEM=1918.08)
[11/28 05:50:11    442s] End AAE Lib Interpolated Model. (MEM=1938.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:50:12    443s] Total number of fetched objects 4254
[11/28 05:50:12    443s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 05:50:12    443s] End delay calculation. (MEM=1985.79 CPU=0:00:00.7 REAL=0:00:01.0)
[11/28 05:50:12    443s] End delay calculation (fullDC). (MEM=1985.79 CPU=0:00:00.8 REAL=0:00:01.0)
[11/28 05:50:12    443s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1985.8M) ***
[11/28 05:50:12    443s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:07:24 mem=1985.8M)
[11/28 05:50:14    443s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 
Hold views included:
 AnalysisView_BC AnalysisView_WC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.574  |  3.830  |  2.574  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 05:50:14    443s] Density: 44.001%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:04.1, REAL=0:00:06.0, MEM=1955.2M
[11/28 05:50:14    443s] **optDesign ... cpu = 0:00:40, real = 0:00:42, mem = 1590.1M, totSessionCpu=0:07:24 **
[11/28 05:50:14    443s] *** Finished optDesign ***
[11/28 05:50:14    443s] Info: Destroy the CCOpt slew target map.
[11/28 05:50:14    443s] clean pInstBBox. size 0
[11/28 05:50:14    444s] All LLGs are deleted
[11/28 05:50:14    444s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1955.2M, EPOCH TIME: 1701150614.490098
[11/28 05:50:14    444s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1955.2M, EPOCH TIME: 1701150614.490336
[11/28 05:50:14    444s] Info: pop threads available for lower-level modules during optimization.
[11/28 05:50:14    444s] *** optDesign #3 [finish] : cpu/real = 0:00:39.5/0:00:40.8 (1.0), totSession cpu/real = 0:07:24.0/0:09:15.9 (0.8), mem = 1955.2M
[11/28 05:50:14    444s] 
[11/28 05:50:14    444s] =============================================================================================
[11/28 05:50:14    444s]  Final TAT Report for optDesign #3                                              21.12-s106_1
[11/28 05:50:14    444s] =============================================================================================
[11/28 05:50:14    444s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:50:14    444s] ---------------------------------------------------------------------------------------------
[11/28 05:50:14    444s] [ InitOpt                ]      1   0:00:07.9  (  19.3 % )     0:00:07.9 /  0:00:07.9    1.0
[11/28 05:50:14    444s] [ HoldOpt                ]      1   0:00:04.8  (  11.6 % )     0:00:05.4 /  0:00:05.3    1.0
[11/28 05:50:14    444s] [ ViewPruning            ]      8   0:00:00.7  (   1.7 % )     0:00:00.7 /  0:00:00.7    1.0
[11/28 05:50:14    444s] [ BuildHoldData          ]      1   0:00:06.3  (  15.4 % )     0:00:17.3 /  0:00:17.5    1.0
[11/28 05:50:14    444s] [ OptSummaryReport       ]      5   0:00:01.0  (   2.4 % )     0:00:06.4 /  0:00:04.9    0.8
[11/28 05:50:14    444s] [ DrvReport              ]      2   0:00:02.0  (   4.8 % )     0:00:02.0 /  0:00:00.4    0.2
[11/28 05:50:14    444s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 05:50:14    444s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/28 05:50:14    444s] [ LibAnalyzerInit        ]      1   0:00:03.1  (   7.7 % )     0:00:03.1 /  0:00:03.1    1.0
[11/28 05:50:14    444s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.5
[11/28 05:50:14    444s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[11/28 05:50:14    444s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[11/28 05:50:14    444s] [ RefinePlace            ]      1   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 05:50:14    444s] [ EarlyGlobalRoute       ]      1   0:00:00.5  (   1.3 % )     0:00:00.5 /  0:00:00.6    1.0
[11/28 05:50:14    444s] [ TimingUpdate           ]     10   0:00:00.9  (   2.3 % )     0:00:12.2 /  0:00:12.3    1.0
[11/28 05:50:14    444s] [ FullDelayCalc          ]      4   0:00:11.3  (  27.7 % )     0:00:11.3 /  0:00:11.4    1.0
[11/28 05:50:14    444s] [ TimingReport           ]      7   0:00:00.6  (   1.4 % )     0:00:00.6 /  0:00:00.5    1.0
[11/28 05:50:14    444s] [ GenerateReports        ]      2   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 05:50:14    444s] [ MISC                   ]          0:00:00.9  (   2.2 % )     0:00:00.9 /  0:00:00.9    1.0
[11/28 05:50:14    444s] ---------------------------------------------------------------------------------------------
[11/28 05:50:14    444s]  optDesign #3 TOTAL                 0:00:40.8  ( 100.0 % )     0:00:40.8 /  0:00:39.5    1.0
[11/28 05:50:14    444s] ---------------------------------------------------------------------------------------------
[11/28 05:50:14    444s] 
[11/28 05:50:14    444s] Timing design after Hold fixes
[11/28 05:50:14    444s] <CMD> timeDesign -postCTS -prefix postCTS_setup_Holdfix
[11/28 05:50:14    444s] *** timeDesign #9 [begin] : totSession cpu/real = 0:07:24.0/0:09:15.9 (0.8), mem = 1955.2M
[11/28 05:50:14    444s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1864.2M, EPOCH TIME: 1701150614.514705
[11/28 05:50:14    444s] All LLGs are deleted
[11/28 05:50:14    444s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1864.2M, EPOCH TIME: 1701150614.514852
[11/28 05:50:14    444s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1864.2M, EPOCH TIME: 1701150614.514968
[11/28 05:50:14    444s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1864.2M, EPOCH TIME: 1701150614.515109
[11/28 05:50:14    444s] Start to check current routing status for nets...
[11/28 05:50:14    444s] All nets are already routed correctly.
[11/28 05:50:14    444s] End to check current routing status for nets (mem=1864.2M)
[11/28 05:50:14    444s] Effort level <high> specified for reg2reg path_group
[11/28 05:50:14    444s] All LLGs are deleted
[11/28 05:50:14    444s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1866.2M, EPOCH TIME: 1701150614.615231
[11/28 05:50:14    444s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1866.2M, EPOCH TIME: 1701150614.615767
[11/28 05:50:14    444s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1866.2M, EPOCH TIME: 1701150614.616946
[11/28 05:50:14    444s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1866.2M, EPOCH TIME: 1701150614.618480
[11/28 05:50:14    444s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1866.2M, EPOCH TIME: 1701150614.646152
[11/28 05:50:14    444s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1866.2M, EPOCH TIME: 1701150614.647087
[11/28 05:50:14    444s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1866.2M, EPOCH TIME: 1701150614.651276
[11/28 05:50:14    444s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1866.2M, EPOCH TIME: 1701150614.652886
[11/28 05:50:14    444s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:1866.2M, EPOCH TIME: 1701150614.654402
[11/28 05:50:14    444s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.039, MEM:1866.2M, EPOCH TIME: 1701150614.655919
[11/28 05:50:14    444s] All LLGs are deleted
[11/28 05:50:14    444s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1866.2M, EPOCH TIME: 1701150614.659857
[11/28 05:50:14    444s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1866.2M, EPOCH TIME: 1701150614.660344
[11/28 05:50:16    444s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.574  |  3.830  |  2.574  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 05:50:16    444s] Density: 44.001%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[11/28 05:50:16    444s] Total CPU time: 0.68 sec
[11/28 05:50:16    444s] Total Real time: 2.0 sec
[11/28 05:50:16    444s] Total Memory Usage: 1864.363281 Mbytes
[11/28 05:50:16    444s] Info: pop threads available for lower-level modules during optimization.
[11/28 05:50:16    444s] *** timeDesign #9 [finish] : cpu/real = 0:00:00.7/0:00:02.1 (0.3), totSession cpu/real = 0:07:24.7/0:09:18.1 (0.8), mem = 1864.4M
[11/28 05:50:16    444s] 
[11/28 05:50:16    444s] =============================================================================================
[11/28 05:50:16    444s]  Final TAT Report for timeDesign #9                                             21.12-s106_1
[11/28 05:50:16    444s] =============================================================================================
[11/28 05:50:16    444s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:50:16    444s] ---------------------------------------------------------------------------------------------
[11/28 05:50:16    444s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:50:16    444s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.8 % )     0:00:02.0 /  0:00:00.5    0.3
[11/28 05:50:16    444s] [ DrvReport              ]      1   0:00:01.6  (  75.5 % )     0:00:01.6 /  0:00:00.1    0.1
[11/28 05:50:16    444s] [ TimingUpdate           ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 05:50:16    444s] [ TimingReport           ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.0
[11/28 05:50:16    444s] [ GenerateReports        ]      1   0:00:00.2  (   9.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:50:16    444s] [ MISC                   ]          0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 05:50:16    444s] ---------------------------------------------------------------------------------------------
[11/28 05:50:16    444s]  timeDesign #9 TOTAL                0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:00.7    0.3
[11/28 05:50:16    444s] ---------------------------------------------------------------------------------------------
[11/28 05:50:16    444s] 
[11/28 05:50:16    444s] <CMD> timeDesign -postCTS -prefix postCTS_hold_Holdfix -hold
[11/28 05:50:16    444s] *** timeDesign #10 [begin] : totSession cpu/real = 0:07:24.7/0:09:18.1 (0.8), mem = 1864.4M
[11/28 05:50:16    444s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1831.4M, EPOCH TIME: 1701150616.693089
[11/28 05:50:16    444s] All LLGs are deleted
[11/28 05:50:16    444s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1831.4M, EPOCH TIME: 1701150616.693262
[11/28 05:50:16    444s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1831.4M, EPOCH TIME: 1701150616.693373
[11/28 05:50:16    444s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1831.4M, EPOCH TIME: 1701150616.693521
[11/28 05:50:16    444s] Start to check current routing status for nets...
[11/28 05:50:16    444s] All nets are already routed correctly.
[11/28 05:50:16    444s] End to check current routing status for nets (mem=1831.4M)
[11/28 05:50:16    444s] Effort level <high> specified for reg2reg path_group
[11/28 05:50:16    444s] *** Enable all active views. ***
[11/28 05:50:16    444s] All LLGs are deleted
[11/28 05:50:16    444s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1841.4M, EPOCH TIME: 1701150616.911562
[11/28 05:50:16    444s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1841.4M, EPOCH TIME: 1701150616.912033
[11/28 05:50:16    444s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1841.4M, EPOCH TIME: 1701150616.913238
[11/28 05:50:16    444s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1841.4M, EPOCH TIME: 1701150616.914763
[11/28 05:50:16    444s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1841.4M, EPOCH TIME: 1701150616.942779
[11/28 05:50:16    444s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1841.4M, EPOCH TIME: 1701150616.943736
[11/28 05:50:16    444s] Fast DP-INIT is on for default
[11/28 05:50:16    445s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:1841.4M, EPOCH TIME: 1701150616.948659
[11/28 05:50:16    445s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.037, MEM:1841.4M, EPOCH TIME: 1701150616.950289
[11/28 05:50:16    445s] All LLGs are deleted
[11/28 05:50:16    445s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1841.4M, EPOCH TIME: 1701150616.954239
[11/28 05:50:16    445s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1841.4M, EPOCH TIME: 1701150616.954699
[11/28 05:50:16    445s] Starting delay calculation for Hold views
[11/28 05:50:16    445s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/28 05:50:16    445s] #################################################################################
[11/28 05:50:16    445s] # Design Stage: PreRoute
[11/28 05:50:16    445s] # Design Name: risc_v_Pad_Frame
[11/28 05:50:16    445s] # Design Mode: 45nm
[11/28 05:50:16    445s] # Analysis Mode: MMMC OCV 
[11/28 05:50:16    445s] # Parasitics Mode: No SPEF/RCDB 
[11/28 05:50:16    445s] # Signoff Settings: SI Off 
[11/28 05:50:16    445s] #################################################################################
[11/28 05:50:17    445s] Calculate late delays in OCV mode...
[11/28 05:50:17    445s] Calculate early delays in OCV mode...
[11/28 05:50:17    445s] Calculate late delays in OCV mode...
[11/28 05:50:17    445s] Calculate early delays in OCV mode...
[11/28 05:50:17    445s] Topological Sorting (REAL = 0:00:00.0, MEM = 1839.4M, InitMEM = 1839.4M)
[11/28 05:50:17    445s] Start delay calculation (fullDC) (1 T). (MEM=1839.39)
[11/28 05:50:17    445s] End AAE Lib Interpolated Model. (MEM=1859.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 05:50:17    445s] Total number of fetched objects 4254
[11/28 05:50:18    446s] Total number of fetched objects 4254
[11/28 05:50:18    446s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 05:50:18    446s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 05:50:18    446s] End delay calculation. (MEM=1894.35 CPU=0:00:01.4 REAL=0:00:01.0)
[11/28 05:50:18    446s] End delay calculation (fullDC). (MEM=1894.35 CPU=0:00:01.6 REAL=0:00:01.0)
[11/28 05:50:18    446s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 1894.4M) ***
[11/28 05:50:18    446s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:07:27 mem=1894.4M)
[11/28 05:50:18    447s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 05:50:18    447s] Density: 44.001%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[11/28 05:50:19    447s] Total CPU time: 2.41 sec
[11/28 05:50:19    447s] Total Real time: 3.0 sec
[11/28 05:50:19    447s] Total Memory Usage: 1817.339844 Mbytes
[11/28 05:50:19    447s] *** timeDesign #10 [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:07:27.1/0:09:20.5 (0.8), mem = 1817.3M
[11/28 05:50:19    447s] 
[11/28 05:50:19    447s] =============================================================================================
[11/28 05:50:19    447s]  Final TAT Report for timeDesign #10                                            21.12-s106_1
[11/28 05:50:19    447s] =============================================================================================
[11/28 05:50:19    447s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 05:50:19    447s] ---------------------------------------------------------------------------------------------
[11/28 05:50:19    447s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 05:50:19    447s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.4 % )     0:00:02.1 /  0:00:02.1    1.0
[11/28 05:50:19    447s] [ TimingUpdate           ]      1   0:00:00.1  (   4.3 % )     0:00:01.8 /  0:00:01.8    1.0
[11/28 05:50:19    447s] [ FullDelayCalc          ]      1   0:00:01.7  (  70.2 % )     0:00:01.7 /  0:00:01.7    1.0
[11/28 05:50:19    447s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[11/28 05:50:19    447s] [ GenerateReports        ]      1   0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 05:50:19    447s] [ MISC                   ]          0:00:00.3  (  14.4 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 05:50:19    447s] ---------------------------------------------------------------------------------------------
[11/28 05:50:19    447s]  timeDesign #10 TOTAL               0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.4    1.0
[11/28 05:50:19    447s] ---------------------------------------------------------------------------------------------
[11/28 05:50:19    447s] 
[11/28 05:50:19    447s] Routing the Design
[11/28 05:50:19    447s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[11/28 05:50:19    447s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[11/28 05:50:19    447s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[11/28 05:50:19    447s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 2
[11/28 05:50:19    447s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[11/28 05:50:19    447s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[11/28 05:50:19    447s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[11/28 05:50:19    447s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[11/28 05:50:19    447s] <CMD> routeDesign -globalDetail
[11/28 05:50:19    447s] #% Begin routeDesign (date=11/28 05:50:19, mem=1437.6M)
[11/28 05:50:19    447s] ### Time Record (routeDesign) is installed.
[11/28 05:50:19    447s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1437.59 (MB), peak = 1619.89 (MB)
[11/28 05:50:19    447s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[11/28 05:50:19    447s] #**INFO: setDesignMode -flowEffort standard
[11/28 05:50:19    447s] #**INFO: setDesignMode -powerEffort none
[11/28 05:50:19    447s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/28 05:50:19    447s] **INFO: User settings:
[11/28 05:50:19    447s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[11/28 05:50:19    447s] setNanoRouteMode -extractThirdPartyCompatible       false
[11/28 05:50:19    447s] setNanoRouteMode -grouteExpTdStdDelay               41.7
[11/28 05:50:19    447s] setNanoRouteMode -routeBottomRoutingLayer           2
[11/28 05:50:19    447s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[11/28 05:50:19    447s] setNanoRouteMode -routeWithSiDriven                 true
[11/28 05:50:19    447s] setNanoRouteMode -routeWithSiPostRouteFix           false
[11/28 05:50:19    447s] setNanoRouteMode -routeWithTimingDriven             true
[11/28 05:50:19    447s] setNanoRouteMode -timingEngine                      {}
[11/28 05:50:19    447s] setDesignMode -process                              45
[11/28 05:50:19    447s] setExtractRCMode -coupling_c_th                     0.1
[11/28 05:50:19    447s] setExtractRCMode -engine                            preRoute
[11/28 05:50:19    447s] setExtractRCMode -relative_c_th                     1
[11/28 05:50:19    447s] setExtractRCMode -total_c_th                        0
[11/28 05:50:19    447s] setDelayCalMode -enable_high_fanout                 true
[11/28 05:50:19    447s] setDelayCalMode -engine                             aae
[11/28 05:50:19    447s] setDelayCalMode -ignoreNetLoad                      false
[11/28 05:50:19    447s] setDelayCalMode -socv_accuracy_mode                 low
[11/28 05:50:19    447s] setSIMode -separate_delta_delay_on_data             true
[11/28 05:50:19    447s] 
[11/28 05:50:19    447s] #**INFO: multi-cut via swapping will not be performed after routing.
[11/28 05:50:19    447s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/28 05:50:19    447s] OPERPROF: Starting checkPlace at level 1, MEM:1817.3M, EPOCH TIME: 1701150619.118271
[11/28 05:50:19    447s] z: 2, totalTracks: 1
[11/28 05:50:19    447s] z: 4, totalTracks: 1
[11/28 05:50:19    447s] z: 6, totalTracks: 1
[11/28 05:50:19    447s] z: 8, totalTracks: 1
[11/28 05:50:19    447s] #spOpts: N=45 hrOri=1 hrSnap=1 
[11/28 05:50:19    447s] All LLGs are deleted
[11/28 05:50:19    447s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1817.3M, EPOCH TIME: 1701150619.124683
[11/28 05:50:19    447s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1817.3M, EPOCH TIME: 1701150619.125365
[11/28 05:50:19    447s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1817.3M, EPOCH TIME: 1701150619.125639
[11/28 05:50:19    447s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1817.3M, EPOCH TIME: 1701150619.127285
[11/28 05:50:19    447s] Core basic site is CoreSite
[11/28 05:50:19    447s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1817.3M, EPOCH TIME: 1701150619.127674
[11/28 05:50:19    447s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.010, MEM:1817.3M, EPOCH TIME: 1701150619.137824
[11/28 05:50:19    447s] SiteArray: non-trimmed site array dimensions = 128 x 1100
[11/28 05:50:19    447s] SiteArray: use 655,360 bytes
[11/28 05:50:19    447s] SiteArray: current memory after site array memory allocation 1817.3M
[11/28 05:50:19    447s] SiteArray: FP blocked sites are writable
[11/28 05:50:19    447s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.015, MEM:1817.3M, EPOCH TIME: 1701150619.142336
[11/28 05:50:19    447s] 
[11/28 05:50:19    447s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/28 05:50:19    447s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1817.3M, EPOCH TIME: 1701150619.143307
[11/28 05:50:19    447s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1817.3M, EPOCH TIME: 1701150619.143521
[11/28 05:50:19    447s]   Signal wire search tree: 271 elements. (cpu=0:00:00.0, mem=0.0M)
[11/28 05:50:19    447s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.002, MEM:1817.3M, EPOCH TIME: 1701150619.145880
[11/28 05:50:19    447s] Begin checking placement ... (start mem=1817.3M, init mem=1817.3M)
[11/28 05:50:19    447s] Begin checking exclusive groups violation ...
[11/28 05:50:19    447s] There are 0 groups to check, max #box is 0, total #box is 0
[11/28 05:50:19    447s] Finished checking exclusive groups violations. Found 0 Vio.
[11/28 05:50:19    447s] 
[11/28 05:50:19    447s] Running CheckPlace using 1 thread in normal mode...
[11/28 05:50:19    447s] 
[11/28 05:50:19    447s] ...checkPlace normal is done!
[11/28 05:50:19    447s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1817.3M, EPOCH TIME: 1701150619.189828
[11/28 05:50:19    447s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1817.3M, EPOCH TIME: 1701150619.191893
[11/28 05:50:19    447s] *info: Placed = 3901           (Fixed = 39)
[11/28 05:50:19    447s] *info: Unplaced = 0           
[11/28 05:50:19    447s] Placement Density:44.00%(21188/48154)
[11/28 05:50:19    447s] Placement Density (including fixed std cells):44.00%(21188/48154)
[11/28 05:50:19    447s] All LLGs are deleted
[11/28 05:50:19    447s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1817.3M, EPOCH TIME: 1701150619.193893
[11/28 05:50:19    447s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1817.3M, EPOCH TIME: 1701150619.195748
[11/28 05:50:19    447s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1817.3M)
[11/28 05:50:19    447s] OPERPROF: Finished checkPlace at level 1, CPU:0.080, REAL:0.080, MEM:1817.3M, EPOCH TIME: 1701150619.197894
[11/28 05:50:19    447s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[11/28 05:50:19    447s] 
[11/28 05:50:19    447s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/28 05:50:19    447s] *** Changed status on (4) nets in Clock.
[11/28 05:50:19    447s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1817.3M) ***
[11/28 05:50:19    447s] % Begin globalDetailRoute (date=11/28 05:50:19, mem=1437.7M)
[11/28 05:50:19    447s] 
[11/28 05:50:19    447s] globalDetailRoute
[11/28 05:50:19    447s] 
[11/28 05:50:19    447s] #Start globalDetailRoute on Tue Nov 28 05:50:19 2023
[11/28 05:50:19    447s] #
[11/28 05:50:19    447s] ### Time Record (globalDetailRoute) is installed.
[11/28 05:50:19    447s] ### Time Record (Pre Callback) is installed.
[11/28 05:50:19    447s] RC Grid backup saved.
[11/28 05:50:19    447s] ### Time Record (Pre Callback) is uninstalled.
[11/28 05:50:19    447s] ### Time Record (DB Import) is installed.
[11/28 05:50:19    447s] ### Time Record (Timing Data Generation) is installed.
[11/28 05:50:19    447s] #Generating timing data, please wait...
[11/28 05:50:19    447s] #4242 total nets, 669 already routed, 669 will ignore in trialRoute
[11/28 05:50:19    447s] ### run_trial_route starts on Tue Nov 28 05:50:19 2023 with memory = 1437.52 (MB), peak = 1619.89 (MB)
[11/28 05:50:19    447s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/28 05:50:19    447s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/28 05:50:19    447s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[11/28 05:50:19    447s] ### dump_timing_file starts on Tue Nov 28 05:50:19 2023 with memory = 1441.65 (MB), peak = 1619.89 (MB)
[11/28 05:50:19    447s] ### extractRC starts on Tue Nov 28 05:50:19 2023 with memory = 1441.65 (MB), peak = 1619.89 (MB)
[11/28 05:50:19    447s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:50:19    447s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[11/28 05:50:19    447s] ### view AnalysisView_WC is active and enabled.
[11/28 05:50:19    447s] ### view AnalysisView_BC is active and enabled.
[11/28 05:50:19    447s] ###     It's not selected for tming-driven routing.
[11/28 05:50:19    447s] 1 out of 2 active views are pruned
[11/28 05:50:19    447s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1438.18 (MB), peak = 1619.89 (MB)
[11/28 05:50:19    447s] ### generate_timing_data starts on Tue Nov 28 05:50:19 2023 with memory = 1438.18 (MB), peak = 1619.89 (MB)
[11/28 05:50:19    447s] #Reporting timing...
[11/28 05:50:19    447s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[11/28 05:50:19    448s] ### report_timing starts on Tue Nov 28 05:50:19 2023 with memory = 1461.56 (MB), peak = 1619.89 (MB)
[11/28 05:50:21    449s] ### report_timing cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:1.6 GB
[11/28 05:50:21    449s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
[11/28 05:50:21    449s] #OPT Pruned View (First enabled view): AnalysisView_WC
[11/28 05:50:21    449s] #Default setup view is reset to AnalysisView_WC.
[11/28 05:50:21    449s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1492.55 (MB), peak = 1619.89 (MB)
[11/28 05:50:21    449s] #Library Standard Delay: 41.70ps
[11/28 05:50:21    449s] #Slack threshold: 83.40ps
[11/28 05:50:21    449s] ### generate_net_cdm_timing starts on Tue Nov 28 05:50:21 2023 with memory = 1492.55 (MB), peak = 1619.89 (MB)
[11/28 05:50:21    449s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[11/28 05:50:21    449s] #*** Analyzed 0 timing critical paths
[11/28 05:50:21    449s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1492.59 (MB), peak = 1619.89 (MB)
[11/28 05:50:21    449s] ### Use bna from skp: 0
[11/28 05:50:21    449s] 
[11/28 05:50:21    449s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 05:50:21    449s] TLC MultiMap info (StdDelay):
[11/28 05:50:21    449s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/28 05:50:21    449s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[11/28 05:50:21    449s]  Setting StdDelay to: 38ps
[11/28 05:50:21    449s] 
[11/28 05:50:21    449s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 05:50:21    449s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 05:50:22    450s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1500.39 (MB), peak = 1619.89 (MB)
[11/28 05:50:22    450s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1500.40 (MB), peak = 1619.89 (MB)
[11/28 05:50:22    450s] ### generate_timing_data cpu:00:00:02, real:00:00:02, mem:1.5 GB, peak:1.6 GB
[11/28 05:50:22    450s] #Current view: AnalysisView_WC AnalysisView_BC 
[11/28 05:50:22    450s] #Current enabled view: AnalysisView_WC 
[11/28 05:50:22    450s] #Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1500.41 (MB), peak = 1619.89 (MB)
[11/28 05:50:22    450s] ### dump_timing_file cpu:00:00:03, real:00:00:03, mem:1.5 GB, peak:1.6 GB
[11/28 05:50:22    450s] #Done generating timing data.
[11/28 05:50:22    450s] ### Time Record (Timing Data Generation) is uninstalled.
[11/28 05:50:22    450s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[11/28 05:50:22    450s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:50:22    450s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:50:22    450s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_nrst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:50:22    450s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_nrst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:50:22    450s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_rx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:50:22    450s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_rx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:50:22    450s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_tx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:50:22    450s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_tx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:50:22    450s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vdd_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:50:22    450s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vdd_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:50:22    450s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vdd_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:50:22    450s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vdd_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:50:22    450s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vss_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:50:22    450s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vss_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:50:22    450s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vss_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:50:22    450s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vss_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:50:22    450s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance NE is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:50:22    450s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance NE is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:50:22    450s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance NW is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:50:22    450s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance NW is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/28 05:50:22    450s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[11/28 05:50:22    450s] #To increase the message display limit, refer to the product command reference manual.
[11/28 05:50:22    450s] ### Net info: total nets: 4816
[11/28 05:50:22    450s] ### Net info: dirty nets: 247
[11/28 05:50:22    450s] ### Net info: marked as disconnected nets: 0
[11/28 05:50:22    450s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[11/28 05:50:22    450s] #num needed restored net=0
[11/28 05:50:22    450s] #need_extraction net=0 (total=4816)
[11/28 05:50:22    450s] ### Net info: fully routed nets: 4
[11/28 05:50:22    450s] ### Net info: trivial (< 2 pins) nets: 4143
[11/28 05:50:22    450s] ### Net info: unrouted nets: 669
[11/28 05:50:22    450s] ### Net info: re-extraction nets: 0
[11/28 05:50:22    450s] ### Net info: ignored nets: 0
[11/28 05:50:22    450s] ### Net info: skip routing nets: 0
[11/28 05:50:22    450s] ### import design signature (12): route=440891780 fixed_route=1929145742 flt_obj=0 vio=54734553 swire=282492057 shield_wire=1 net_attr=1964457793 dirty_area=0 del_dirty_area=0 cell=702927104 placement=1959574039 pin_access=1543361016 inst_pattern=1
[11/28 05:50:22    450s] ### Time Record (DB Import) is uninstalled.
[11/28 05:50:22    450s] #NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
[11/28 05:50:22    450s] #RTESIG:78da95d33d4fc330100660667ec5c9ed50a436f82efeca8ac40aa802d6ca10b78d943852
[11/28 05:50:22    450s] #       e20cfdf7583015b5b19bd58fce97d7778be5e7f316186181b41991ab1dc2cb961091cc86
[11/28 05:50:22    450s] #       a8948f84bb78f4f1c4ee17cbd7b777320af6b61d1dacbefabe5d437df2b66bbea1767b3b
[11/28 05:50:22    450s] #       b501461742e30f0f7f5c7305cc4ea167b00a6ef07638ad611addf0cf55ca9c97bd606277
[11/28 05:50:22    450s] #       046198e64d25cecc7c7b885cdfc4916ee1c40df0824b1e3f58eddbde86cb5d5389c08ecd
[11/28 05:50:22    450s] #       e118631ac3104fae399d5950896454a5c9c8bcac0c0858353eb8831b2e1bc11136c46363
[11/28 05:50:22    450s] #       3cd998200d320f568085cc804201655594553213a17986a10c53268d44ca30e977943129
[11/28 05:50:22    450s] #       81854e2720854c57932a3d15326e22eb5cdd4c5d62626546585a18a0c48c6959666d8811
[11/28 05:50:22    450s] #       7193c6607d6d873a5ae7a7ee9a8cffe07befe61471951c08e2ba02f69bd97c7384a50496
[11/28 05:50:22    450s] #       342a79615cdde41b453437ee773fd059cf56
[11/28 05:50:22    450s] #
[11/28 05:50:22    450s] ### Time Record (Data Preparation) is installed.
[11/28 05:50:22    450s] #RTESIG:78da9593cd4ec330108439f314abb48720b5c1bbf15fae485c0155c0b532c46d23258e94
[11/28 05:50:22    450s] #       3887be3d169c8ad2d8f5d59f66c7e39dd5faf37907196181b41d91c93dc2cb8e1091f496
[11/28 05:50:22    450s] #       a8148f84fb70f5f194ddafd6af6fefa4251c4c3b5ac8bffabedd407d76a66bbea1b60733
[11/28 05:50:22    450s] #       b51e46eb7de38e0f7fb862123233f93e83dcdbc199e1bc8169b4c33fae92fa52768609ee
[11/28 05:50:22    450s] #       08fc302d3315bf6096ed213275138e740b4e4c032b9860e1407e687be3e75d5389909d9a
[11/28 05:50:22    450s] #       e329c434fa21dc5ce354a2a0e4d1a84a9d90795969e09037cedba31de619ce10b6c48231
[11/28 05:50:22    450s] #       1635c6498148032bc04224805c0225298a2a9a09572c81a104a68c3202298189ffa30849
[11/28 05:50:22    450s] #       712c543c01c1455c4dc8f85688d0c4acb3753375918d15096129ae81223ba64499d410cd
[11/28 05:50:22    450s] #       4393466f5c6d863ab0d64ddd3532bcc1f5ce2e533accfdcd6379303119dd1c62aa4a13c3
[11/28 05:50:22    450s] #       52401665647460e878f43303b4d48bbb1f1b21dc0e
[11/28 05:50:22    450s] #
[11/28 05:50:22    450s] ### Time Record (Data Preparation) is uninstalled.
[11/28 05:50:22    450s] ### Time Record (Global Routing) is installed.
[11/28 05:50:22    450s] ### Time Record (Global Routing) is uninstalled.
[11/28 05:50:22    450s] ### Time Record (Data Preparation) is installed.
[11/28 05:50:22    450s] #Start routing data preparation on Tue Nov 28 05:50:22 2023
[11/28 05:50:22    450s] #
[11/28 05:50:22    450s] #Minimum voltage of a net in the design = 0.000.
[11/28 05:50:22    450s] #Maximum voltage of a net in the design = 1.320.
[11/28 05:50:22    450s] #Voltage range [0.000 - 1.320] has 4814 nets.
[11/28 05:50:22    450s] #Voltage range [0.900 - 1.320] has 1 net.
[11/28 05:50:22    450s] #Voltage range [0.000 - 0.000] has 1 net.
[11/28 05:50:22    450s] #Build and mark too close pins for the same net.
[11/28 05:50:22    450s] ### Time Record (Cell Pin Access) is installed.
[11/28 05:50:22    450s] #Rebuild pin access data for design.
[11/28 05:50:22    450s] #Initial pin access analysis.
[11/28 05:50:24    452s] #Detail pin access analysis.
[11/28 05:50:24    452s] ### Time Record (Cell Pin Access) is uninstalled.
[11/28 05:50:24    452s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[11/28 05:50:24    452s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/28 05:50:24    452s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/28 05:50:24    452s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/28 05:50:24    452s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/28 05:50:24    452s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/28 05:50:24    452s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/28 05:50:24    452s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/28 05:50:24    452s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/28 05:50:24    452s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[11/28 05:50:24    452s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[11/28 05:50:24    452s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1506.38 (MB), peak = 1619.89 (MB)
[11/28 05:50:24    452s] #ERROR (NRDB-955) Invalid option value -routeBottomRoutingLayer 2. It is in conflict with already existing routed wires on layer 1. The option must specify a layer equal to or below the bottom-most layer for existing routes.
[11/28 05:50:24    452s] ### Time Record (Data Preparation) is uninstalled.
[11/28 05:50:24    452s] #	no debugging net set
[11/28 05:50:24    453s] #Cpu time = 00:00:06
[11/28 05:50:24    453s] #Elapsed time = 00:00:06
[11/28 05:50:24    453s] #Increased memory = 4.11 (MB)
[11/28 05:50:24    453s] #Total memory = 1441.83 (MB)
[11/28 05:50:24    453s] #Peak memory = 1619.89 (MB)
[11/28 05:50:24    453s] #WARNING (NRIF-19) Check ERROR messages in log file and correct them if possible.
[11/28 05:50:24    453s] ### Time Record (globalDetailRoute) is uninstalled.
[11/28 05:50:25    453s] % End globalDetailRoute (date=11/28 05:50:24, total cpu=0:00:05.8, real=0:00:06.0, peak res=1441.9M, current mem=1441.9M)
[11/28 05:50:25    453s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/28 05:50:25    453s] #***Restoring views
[11/28 05:50:25    453s] #Default setup view is reset to AnalysisView_WC.
[11/28 05:50:25    453s] #routeDesign: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1424.54 (MB), peak = 1619.89 (MB)
[11/28 05:50:25    453s] 
[11/28 05:50:25    453s] *** Summary of all messages that are not suppressed in this session:
[11/28 05:50:25    453s] Severity  ID               Count  Summary                                  
[11/28 05:50:25    453s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[11/28 05:50:25    453s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[11/28 05:50:25    453s] WARNING   GLOBAL-100           1  Global '%s' has become obsolete. It will...
[11/28 05:50:25    453s] *** Message Summary: 4 warning(s), 0 error(s)
[11/28 05:50:25    453s] 
[11/28 05:50:25    453s] ### Time Record (routeDesign) is uninstalled.
[11/28 05:50:25    453s] ### 
[11/28 05:50:25    453s] ###   Scalability Statistics
[11/28 05:50:25    453s] ### 
[11/28 05:50:25    453s] ### --------------------------------+----------------+----------------+----------------+
[11/28 05:50:25    453s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/28 05:50:25    453s] ### --------------------------------+----------------+----------------+----------------+
[11/28 05:50:25    453s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/28 05:50:25    453s] ###   Timing Data Generation        |        00:00:03|        00:00:03|             1.0|
[11/28 05:50:25    453s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/28 05:50:25    453s] ###   Cell Pin Access               |        00:00:02|        00:00:02|             1.0|
[11/28 05:50:25    453s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/28 05:50:25    453s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[11/28 05:50:25    453s] ###   Entire Command                |        00:00:06|        00:00:06|             1.0|
[11/28 05:50:25    453s] ### --------------------------------+----------------+----------------+----------------+
[11/28 05:50:25    453s] ### 
[11/28 05:50:25    453s] #% End routeDesign (date=11/28 05:50:25, total cpu=0:00:06.1, real=0:00:06.0, peak res=1441.9M, current mem=1424.5M)
[11/28 05:50:25    453s] 0
[11/28 05:50:38    455s] <CMD> get_verify_drc_mode -disable_rules -quiet
[11/28 05:50:38    455s] <CMD> get_verify_drc_mode -quiet -area
[11/28 05:50:38    455s] <CMD> get_verify_drc_mode -quiet -layer_range
[11/28 05:50:38    455s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[11/28 05:50:38    455s] <CMD> get_verify_drc_mode -check_only -quiet
[11/28 05:50:38    455s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[11/28 05:50:38    455s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[11/28 05:50:38    455s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[11/28 05:50:38    455s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[11/28 05:50:38    455s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[11/28 05:50:38    455s] <CMD> get_verify_drc_mode -limit -quiet
[11/28 05:50:40    455s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report risc_v_Pad_Frame.drc.rpt -limit 1000
[11/28 05:50:40    455s] <CMD> verify_drc
[11/28 05:50:40    455s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[11/28 05:50:40    455s] #-check_same_via_cell true               # bool, default=false, user setting
[11/28 05:50:40    455s] #-report risc_v_Pad_Frame.drc.rpt        # string, default="", user setting
[11/28 05:50:40    455s]  *** Starting Verify DRC (MEM: 1867.9) ***
[11/28 05:50:40    455s] 
[11/28 05:50:40    455s] #create default rule from bind_ndr_rule rule=0x7f8631972c10 0x7f8634bda568
[11/28 05:50:40    455s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:50:40    455s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:50:40    455s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:50:40    455s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:50:40    455s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:50:40    455s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:50:40    455s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:50:40    455s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:50:40    455s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:50:40    455s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:50:40    455s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:50:40    455s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:50:40    455s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:50:40    455s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:50:40    455s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:50:40    455s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 05:50:40    455s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/28 05:50:40    455s]   VERIFY DRC ...... Starting Verification
[11/28 05:50:40    455s]   VERIFY DRC ...... Initializing
[11/28 05:50:40    455s]   VERIFY DRC ...... Deleting Existing Violations
[11/28 05:50:40    455s]   VERIFY DRC ...... Creating Sub-Areas
[11/28 05:50:40    455s]   VERIFY DRC ...... Using new threading
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 80.640 80.640} 1 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {80.640 0.000 161.280 80.640} 2 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {161.280 0.000 241.920 80.640} 3 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {241.920 0.000 322.560 80.640} 4 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {322.560 0.000 403.200 80.640} 5 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {403.200 0.000 483.840 80.640} 6 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {483.840 0.000 564.480 80.640} 7 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {564.480 0.000 645.120 80.640} 8 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {645.120 0.000 725.760 80.640} 9 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {725.760 0.000 800.000 80.640} 10 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {0.000 80.640 80.640 161.280} 11 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {80.640 80.640 161.280 161.280} 12 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {161.280 80.640 241.920 161.280} 13 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {241.920 80.640 322.560 161.280} 14 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {322.560 80.640 403.200 161.280} 15 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {403.200 80.640 483.840 161.280} 16 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {483.840 80.640 564.480 161.280} 17 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {564.480 80.640 645.120 161.280} 18 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {645.120 80.640 725.760 161.280} 19 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {725.760 80.640 800.000 161.280} 20 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {0.000 161.280 80.640 241.920} 21 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {80.640 161.280 161.280 241.920} 22 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {161.280 161.280 241.920 241.920} 23 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {241.920 161.280 322.560 241.920} 24 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {322.560 161.280 403.200 241.920} 25 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {403.200 161.280 483.840 241.920} 26 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {483.840 161.280 564.480 241.920} 27 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {564.480 161.280 645.120 241.920} 28 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {645.120 161.280 725.760 241.920} 29 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {725.760 161.280 800.000 241.920} 30 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {0.000 241.920 80.640 322.560} 31 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {80.640 241.920 161.280 322.560} 32 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {161.280 241.920 241.920 322.560} 33 of 100
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[11/28 05:50:40    455s]   VERIFY DRC ...... Sub-Area: {241.920 241.920 322.560 322.560} 34 of 100
[11/28 05:50:43    458s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[11/28 05:50:43    458s]   VERIFY DRC ...... Sub-Area: {322.560 241.920 403.200 322.560} 35 of 100
[11/28 05:50:43    458s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[11/28 05:50:43    458s]   VERIFY DRC ...... Sub-Area: {403.200 241.920 483.840 322.560} 36 of 100
[11/28 05:50:43    458s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[11/28 05:50:43    458s]   VERIFY DRC ...... Sub-Area: {483.840 241.920 564.480 322.560} 37 of 100
[11/28 05:50:47    462s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[11/28 05:50:47    462s]   VERIFY DRC ...... Sub-Area: {564.480 241.920 645.120 322.560} 38 of 100
[11/28 05:50:47    462s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[11/28 05:50:47    462s]   VERIFY DRC ...... Sub-Area: {645.120 241.920 725.760 322.560} 39 of 100
[11/28 05:50:47    462s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[11/28 05:50:47    462s]   VERIFY DRC ...... Sub-Area: {725.760 241.920 800.000 322.560} 40 of 100
[11/28 05:50:47    462s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[11/28 05:50:47    462s]   VERIFY DRC ...... Sub-Area: {0.000 322.560 80.640 403.200} 41 of 100
[11/28 05:50:47    462s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[11/28 05:50:47    462s]   VERIFY DRC ...... Sub-Area: {80.640 322.560 161.280 403.200} 42 of 100
[11/28 05:50:47    462s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[11/28 05:50:47    462s]   VERIFY DRC ...... Sub-Area: {161.280 322.560 241.920 403.200} 43 of 100
[11/28 05:50:47    462s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[11/28 05:50:47    462s]   VERIFY DRC ...... Sub-Area: {241.920 322.560 322.560 403.200} 44 of 100
[11/28 05:50:47    462s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[11/28 05:50:47    462s]   VERIFY DRC ...... Sub-Area: {322.560 322.560 403.200 403.200} 45 of 100
[11/28 05:50:47    462s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[11/28 05:50:47    462s]   VERIFY DRC ...... Sub-Area: {403.200 322.560 483.840 403.200} 46 of 100
[11/28 05:50:48    463s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[11/28 05:50:48    463s]   VERIFY DRC ...... Sub-Area: {483.840 322.560 564.480 403.200} 47 of 100
[11/28 05:50:48    463s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[11/28 05:50:48    463s]   VERIFY DRC ...... Sub-Area: {564.480 322.560 645.120 403.200} 48 of 100
[11/28 05:50:48    463s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[11/28 05:50:48    463s]   VERIFY DRC ...... Sub-Area: {645.120 322.560 725.760 403.200} 49 of 100
[11/28 05:50:48    463s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[11/28 05:50:48    463s]   VERIFY DRC ...... Sub-Area: {725.760 322.560 800.000 403.200} 50 of 100
[11/28 05:50:48    463s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[11/28 05:50:48    463s]   VERIFY DRC ...... Sub-Area: {0.000 403.200 80.640 483.840} 51 of 100
[11/28 05:50:48    463s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[11/28 05:50:48    463s]   VERIFY DRC ...... Sub-Area: {80.640 403.200 161.280 483.840} 52 of 100
[11/28 05:50:48    463s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[11/28 05:50:48    463s]   VERIFY DRC ...... Sub-Area: {161.280 403.200 241.920 483.840} 53 of 100
[11/28 05:50:48    463s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[11/28 05:50:48    463s]   VERIFY DRC ...... Sub-Area: {241.920 403.200 322.560 483.840} 54 of 100
[11/28 05:50:48    463s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[11/28 05:50:48    463s]   VERIFY DRC ...... Sub-Area: {322.560 403.200 403.200 483.840} 55 of 100
[11/28 05:50:48    463s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[11/28 05:50:48    463s]   VERIFY DRC ...... Sub-Area: {403.200 403.200 483.840 483.840} 56 of 100
[11/28 05:50:48    463s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[11/28 05:50:48    463s]   VERIFY DRC ...... Sub-Area: {483.840 403.200 564.480 483.840} 57 of 100
[11/28 05:50:49    464s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[11/28 05:50:49    464s]   VERIFY DRC ...... Sub-Area: {564.480 403.200 645.120 483.840} 58 of 100
[11/28 05:50:49    464s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[11/28 05:50:49    464s]   VERIFY DRC ...... Sub-Area: {645.120 403.200 725.760 483.840} 59 of 100
[11/28 05:50:49    464s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[11/28 05:50:49    464s]   VERIFY DRC ...... Sub-Area: {725.760 403.200 800.000 483.840} 60 of 100
[11/28 05:50:49    464s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[11/28 05:50:49    464s]   VERIFY DRC ...... Sub-Area: {0.000 483.840 80.640 564.480} 61 of 100
[11/28 05:50:49    464s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[11/28 05:50:49    464s]   VERIFY DRC ...... Sub-Area: {80.640 483.840 161.280 564.480} 62 of 100
[11/28 05:50:49    464s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[11/28 05:50:49    464s]   VERIFY DRC ...... Sub-Area: {161.280 483.840 241.920 564.480} 63 of 100
[11/28 05:50:49    464s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[11/28 05:50:49    464s]   VERIFY DRC ...... Sub-Area: {241.920 483.840 322.560 564.480} 64 of 100
[11/28 05:50:52    467s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[11/28 05:50:52    467s]   VERIFY DRC ...... Sub-Area: {322.560 483.840 403.200 564.480} 65 of 100
[11/28 05:50:52    467s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[11/28 05:50:52    467s]   VERIFY DRC ...... Sub-Area: {403.200 483.840 483.840 564.480} 66 of 100
[11/28 05:50:52    467s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[11/28 05:50:52    467s]   VERIFY DRC ...... Sub-Area: {483.840 483.840 564.480 564.480} 67 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {564.480 483.840 645.120 564.480} 68 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {645.120 483.840 725.760 564.480} 69 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {725.760 483.840 800.000 564.480} 70 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {0.000 564.480 80.640 645.120} 71 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {80.640 564.480 161.280 645.120} 72 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {161.280 564.480 241.920 645.120} 73 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {241.920 564.480 322.560 645.120} 74 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {322.560 564.480 403.200 645.120} 75 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {403.200 564.480 483.840 645.120} 76 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {483.840 564.480 564.480 645.120} 77 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {564.480 564.480 645.120 645.120} 78 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {645.120 564.480 725.760 645.120} 79 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {725.760 564.480 800.000 645.120} 80 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {0.000 645.120 80.640 725.760} 81 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {80.640 645.120 161.280 725.760} 82 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {161.280 645.120 241.920 725.760} 83 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {241.920 645.120 322.560 725.760} 84 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {322.560 645.120 403.200 725.760} 85 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {403.200 645.120 483.840 725.760} 86 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {483.840 645.120 564.480 725.760} 87 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {564.480 645.120 645.120 725.760} 88 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {645.120 645.120 725.760 725.760} 89 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {725.760 645.120 800.000 725.760} 90 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {0.000 725.760 80.640 800.090} 91 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {80.640 725.760 161.280 800.090} 92 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {161.280 725.760 241.920 800.090} 93 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {241.920 725.760 322.560 800.090} 94 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {322.560 725.760 403.200 800.090} 95 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {403.200 725.760 483.840 800.090} 96 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {483.840 725.760 564.480 800.090} 97 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {564.480 725.760 645.120 800.090} 98 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {645.120 725.760 725.760 800.090} 99 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area: {725.760 725.760 800.000 800.090} 100 of 100
[11/28 05:50:54    469s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[11/28 05:50:54    469s] 
[11/28 05:50:54    469s]   Verification Complete : 0 Viols.
[11/28 05:50:54    469s] 
[11/28 05:50:54    469s]  *** End Verify DRC (CPU: 0:00:14.1  ELAPSED TIME: 14.00  MEM: 4.0M) ***
[11/28 05:50:54    469s] 
[11/28 05:50:54    469s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[11/28 05:51:09    472s] <CMD> zoomIn
[11/28 05:51:13    472s] <CMD> setDrawView place
[11/28 05:51:16    473s] <CMD> fit
[11/28 05:51:17    473s] <CMD> zoomBox -563.04750 13.44900 1345.02650 761.53350
[11/28 05:51:19    474s] <CMD> zoomBox -301.32800 96.55000 1077.25700 637.04150
[11/28 05:51:20    474s] <CMD> zoomBox -112.23550 156.59000 883.79300 547.09550
[11/28 05:51:20    474s] <CMD> zoomBox 24.38450 199.96950 744.01500 482.10950
[11/28 05:51:21    474s] <CMD> zoomBox 125.61400 234.67300 645.54700 438.51950
[11/28 05:51:22    474s] <CMD> zoomBox 199.18600 260.26700 574.83800 407.54600
[11/28 05:51:22    474s] <CMD> zoomBox 227.98650 270.33000 547.29100 395.51750
[11/28 05:51:23    475s] <CMD> zoomBox 253.87750 281.67750 525.28700 388.08700
[11/28 05:51:23    475s] <CMD> zoomBox 275.95900 291.88600 506.65700 382.33400
[11/28 05:51:23    475s] <CMD> zoomBox 295.58150 301.64500 491.67500 378.52600
[11/28 05:51:24    475s] <CMD> zoomBox 312.26050 309.94000 478.94000 375.28900
[11/28 05:51:24    475s] <CMD> zoomBox 325.82050 317.44200 467.49950 372.98900
[11/28 05:51:25    475s] <CMD> zoomBox 337.84600 323.75500 458.27300 370.97000
[11/28 05:51:25    475s] <CMD> zoomBox 348.05600 329.12100 450.42000 369.25400
[11/28 05:51:26    475s] <CMD> zoomBox 356.69800 333.63600 443.70750 367.74900
[11/28 05:51:26    476s] <CMD> zoomBox 364.04400 337.47350 438.00200 366.46950
[11/28 05:51:29    476s] <CMD> zoomBox 380.96400 343.89100 434.39850 364.84050
[11/28 05:51:30    476s] <CMD> zoomBox 393.11700 348.61650 431.72350 363.75250
[11/28 05:51:30    476s] <CMD> zoomBox 401.86800 352.03050 429.76150 362.96650
[11/28 05:51:31    477s] <CMD> zoomBox 408.08200 354.51150 428.23500 362.41250
[11/28 05:51:32    477s] <CMD> zoomBox 412.48650 356.27650 427.04800 361.98550
[11/28 05:51:32    477s] <CMD> zoomBox 415.94750 357.12300 426.46900 361.24800
[11/28 05:51:32    477s] <CMD> zoomBox 417.24650 357.42950 426.19000 360.93600
[11/28 05:51:33    477s] <CMD> zoomBox 419.34600 357.81900 425.80800 360.35250
[11/28 05:51:33    477s] <CMD> zoomBox 420.84250 358.10600 425.51200 359.93650
[11/28 05:51:34    477s] <CMD> zoomBox 421.91650 358.31600 425.29100 359.63900
[11/28 05:51:34    478s] <CMD> zoomBox 422.33550 358.39800 425.20500 359.52300
[11/28 05:51:34    478s] <CMD> zoomBox 422.69250 358.46800 425.13150 359.42400
[11/28 05:51:35    478s] <CMD> zoomBox 421.92000 358.31050 425.29600 359.63400
[11/28 05:51:36    478s] <CMD> zoomBox 420.85100 358.08250 425.52350 359.91450
[11/28 05:51:36    478s] <CMD> zoomBox 419.37100 357.76300 425.83850 360.29850
[11/28 05:51:36    478s] <CMD> zoomBox 418.43150 357.55100 426.04050 360.53400
[11/28 05:51:37    478s] <CMD> zoomBox 417.32550 357.30800 426.27700 360.81750
[11/28 05:51:37    478s] <CMD> zoomBox 416.07400 356.99650 426.60550 361.12550
[11/28 05:51:37    478s] <CMD> zoomBox 414.60200 356.63000 426.99200 361.48750
[11/28 05:51:38    479s] <CMD> zoomBox 411.21650 355.61950 428.36550 362.34300
[11/28 05:51:39    479s] <CMD> zoomBox 409.05800 354.97000 429.23350 362.88000
[11/28 05:51:39    479s] <CMD> zoomBox 406.51900 354.20750 430.25450 363.51350
[11/28 05:51:39    479s] <CMD> zoomBox 395.87300 351.01450 434.52350 366.16800
[11/28 05:51:40    479s] <CMD> zoomBox 390.99950 349.54600 436.47200 367.37400
[11/28 05:51:40    479s] <CMD> zoomBox 385.26700 347.81850 438.76400 368.79250
[11/28 05:51:40    479s] <CMD> zoomBox 378.52300 345.78600 441.46050 370.46150
[11/28 05:51:59    483s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[11/28 05:51:59    483s] VERIFY_CONNECTIVITY use new engine.
[11/28 05:51:59    483s] 
[11/28 05:51:59    483s] ******** Start: VERIFY CONNECTIVITY ********
[11/28 05:51:59    483s] Start Time: Tue Nov 28 05:51:59 2023
[11/28 05:51:59    483s] 
[11/28 05:51:59    483s] Design Name: risc_v_Pad_Frame
[11/28 05:51:59    483s] Database Units: 2000
[11/28 05:51:59    483s] Design Boundary: (0.0000, 0.0000) (800.0000, 800.0900)
[11/28 05:51:59    483s] Error Limit = 1000; Warning Limit = 50
[11/28 05:51:59    483s] Check all nets
[11/28 05:51:59    483s] Net FE_PHN158_risc_v_top_i_ex_mem_datapath_out_77: no routing.
[11/28 05:51:59    483s] Net FE_PHN157_risc_v_top_i_ex_mem_datapath_out_69: no routing.
[11/28 05:51:59    483s] Net FE_PHN156_risc_v_top_i_id_ex_datapath_out_16: no routing.
[11/28 05:51:59    483s] Net FE_PHN155_risc_v_top_i_id_ex_datapath_out_17: no routing.
[11/28 05:51:59    483s] Net FE_PHN154_risc_v_top_i_id_ex_datapath_out_27: no routing.
[11/28 05:51:59    483s] Net FE_PHN153_risc_v_top_i_ex_mem_datapath_out_95: no routing.
[11/28 05:51:59    483s] Net FE_PHN152_risc_v_top_i_id_ex_datapath_out_5: no routing.
[11/28 05:51:59    483s] Net FE_PHN151_risc_v_top_i_id_ex_datapath_out_14: no routing.
[11/28 05:51:59    483s] Net FE_PHN150_risc_v_top_i_id_ex_datapath_out_18: no routing.
[11/28 05:51:59    483s] Net FE_PHN149_risc_v_top_i_id_ex_datapath_out_9: no routing.
[11/28 05:51:59    483s] Net FE_PHN148_risc_v_top_i_id_ex_datapath_out_30: no routing.
[11/28 05:51:59    483s] Net FE_PHN147_risc_v_top_i_id_ex_datapath_out_23: no routing.
[11/28 05:51:59    483s] Net FE_PHN146_risc_v_top_i_id_ex_datapath_out_21: no routing.
[11/28 05:51:59    483s] Net FE_PHN145_risc_v_top_i_id_ex_datapath_out_8: no routing.
[11/28 05:51:59    483s] Net FE_PHN144_risc_v_top_i_id_ex_datapath_out_31: no routing.
[11/28 05:51:59    483s] Net FE_PHN143_risc_v_top_i_ex_mem_datapath_out_23: no routing.
[11/28 05:51:59    483s] Net FE_PHN142_risc_v_top_i_id_ex_datapath_out_22: no routing.
[11/28 05:51:59    483s] Net FE_PHN141_risc_v_top_i_id_ex_datapath_out_19: no routing.
[11/28 05:51:59    483s] Net FE_PHN140_risc_v_top_i_id_ex_datapath_out_24: no routing.
[11/28 05:51:59    483s] Net FE_PHN139_risc_v_top_i_ex_mem_datapath_out_73: no routing.
[11/28 05:51:59    483s] Net FE_PHN138_risc_v_top_i_ex_mem_datapath_out_68: no routing.
[11/28 05:51:59    483s] Net FE_PHN137_risc_v_top_i_id_ex_datapath_out_20: no routing.
[11/28 05:51:59    483s] Net FE_PHN136_risc_v_top_i_id_ex_datapath_out_29: no routing.
[11/28 05:51:59    483s] Net FE_PHN135_risc_v_top_i_id_ex_datapath_out_2: no routing.
[11/28 05:51:59    483s] Net FE_PHN134_risc_v_top_i_id_ex_datapath_out_11: no routing.
[11/28 05:51:59    483s] Net FE_PHN133_risc_v_top_i_ex_mem_datapath_out_96: no routing.
[11/28 05:51:59    483s] Net FE_PHN132_risc_v_top_i_id_ex_datapath_out_7: no routing.
[11/28 05:51:59    483s] Net FE_PHN131_risc_v_top_i_ex_mem_datapath_out_75: no routing.
[11/28 05:51:59    483s] Net FE_PHN130_risc_v_top_i_ex_mem_datapath_out_94: no routing.
[11/28 05:51:59    483s] Net FE_PHN129_risc_v_top_i_ex_mem_datapath_out_79: no routing.
[11/28 05:51:59    483s] Net FE_PHN128_risc_v_top_i_id_ex_datapath_out_3: no routing.
[11/28 05:51:59    483s] Net FE_PHN127_risc_v_top_i_ex_mem_datapath_out_89: no routing.
[11/28 05:51:59    483s] Net FE_PHN126_risc_v_top_i_ex_mem_datapath_out_76: no routing.
[11/28 05:51:59    483s] Net FE_PHN125_risc_v_top_i_if_id_datapath_out_9: no routing.
[11/28 05:51:59    483s] Net FE_PHN124_risc_v_top_i_ex_mem_datapath_out_90: no routing.
[11/28 05:51:59    483s] Net FE_PHN123_risc_v_top_i_id_ex_datapath_out_10: no routing.
[11/28 05:51:59    483s] Net FE_PHN122_risc_v_top_i_ex_mem_datapath_out_80: no routing.
[11/28 05:51:59    483s] Net FE_PHN121_risc_v_top_i_ex_mem_datapath_out_72: no routing.
[11/28 05:51:59    483s] Net FE_PHN120_risc_v_top_i_ex_mem_datapath_out_70: no routing.
[11/28 05:51:59    483s] Net FE_PHN119_risc_v_top_i_ex_mem_datapath_out_82: no routing.
[11/28 05:51:59    483s] Net FE_PHN118_risc_v_top_i_ex_mem_datapath_out_84: no routing.
[11/28 05:51:59    483s] Net FE_PHN117_risc_v_top_i_ex_mem_datapath_out_12: no routing.
[11/28 05:51:59    483s] Net FE_PHN116_risc_v_top_i_n_36402: no routing.
[11/28 05:51:59    483s] Net FE_PHN115_risc_v_top_i_ex_mem_datapath_out_74: no routing.
[11/28 05:51:59    483s] Net FE_PHN114_risc_v_top_i_ex_mem_datapath_out_92: no routing.
[11/28 05:51:59    483s] Net FE_PHN113_risc_v_top_i_ex_mem_datapath_out_78: no routing.
[11/28 05:51:59    483s] Net FE_PHN112_risc_v_top_i_ex_mem_datapath_out_81: no routing.
[11/28 05:51:59    483s] Net FE_PHN111_risc_v_top_i_ex_mem_datapath_out_85: no routing.
[11/28 05:51:59    483s] Net FE_PHN110_risc_v_top_i_if_id_datapath_out_14: no routing.
[11/28 05:51:59    483s] Net FE_PHN109_risc_v_top_i_ex_mem_datapath_out_83: no routing.
[11/28 05:51:59    483s] Net FE_PHN108_risc_v_top_i_if_id_datapath_out_29: no routing.
[11/28 05:51:59    483s] Net FE_PHN107_risc_v_top_i_ex_mem_datapath_out_91: no routing.
[11/28 05:51:59    483s] Net FE_PHN106_risc_v_top_i_ex_mem_datapath_out_67: no routing.
[11/28 05:51:59    483s] Net FE_PHN105_risc_v_top_i_uart_IP_module_uart_tx_finish: no routing.
[11/28 05:51:59    483s] Net FE_PHN104_risc_v_top_i_ex_mem_datapath_out_3: no routing.
[11/28 05:51:59    483s] Net FE_PHN103_risc_v_top_i_ex_mem_datapath_out_15: no routing.
[11/28 05:51:59    483s] Net FE_PHN102_risc_v_top_i_if_id_datapath_out_19: no routing.
[11/28 05:51:59    483s] Net FE_PHN101_risc_v_top_i_ex_mem_datapath_out_88: no routing.
[11/28 05:51:59    483s] Net FE_PHN100_risc_v_top_i_if_id_datapath_out_24: no routing.
[11/28 05:51:59    483s] Net FE_PHN99_risc_v_top_i_ex_mem_datapath_out_93: no routing.
[11/28 05:51:59    483s] Net FE_PHN98_risc_v_top_i_ex_mem_datapath_out_21: no routing.
[11/28 05:51:59    483s] Net FE_PHN97_risc_v_top_i_if_id_datapath_out_7: no routing.
[11/28 05:51:59    483s] Net FE_PHN96_risc_v_top_i_if_id_datapath_out_11: no routing.
[11/28 05:51:59    483s] Net FE_PHN95_risc_v_top_i_if_id_datapath_out_27: no routing.
[11/28 05:51:59    483s] Net FE_PHN94_risc_v_top_i_if_id_datapath_out_22: no routing.
[11/28 05:51:59    483s] Net FE_PHN93_risc_v_top_i_ex_mem_datapath_out_20: no routing.
[11/28 05:51:59    483s] Net FE_PHN92_risc_v_top_i_ex_mem_datapath_out_87: no routing.
[11/28 05:51:59    483s] Net FE_PHN91_risc_v_top_i_if_id_datapath_out_31: no routing.
[11/28 05:51:59    483s] Net FE_PHN90_risc_v_top_i_ex_mem_datapath_out_25: no routing.
[11/28 05:51:59    483s] Net FE_PHN89_risc_v_top_i_ex_mem_datapath_out_10: no routing.
[11/28 05:51:59    483s] Net FE_PHN88_risc_v_top_i_if_id_datapath_out_30: no routing.
[11/28 05:51:59    483s] Net FE_PHN87_risc_v_top_i_ex_mem_datapath_out_31: no routing.
[11/28 05:51:59    483s] Net FE_PHN86_risc_v_top_i_ex_mem_datapath_out_8: no routing.
[11/28 05:51:59    483s] Net FE_PHN85_risc_v_top_i_if_id_datapath_out_20: no routing.
[11/28 05:51:59    483s] Net FE_PHN84_risc_v_top_i_ex_mem_datapath_out_13: no routing.
[11/28 05:51:59    483s] Net FE_PHN83_risc_v_top_i_ex_mem_datapath_out_6: no routing.
[11/28 05:51:59    483s] Net FE_PHN82_risc_v_top_i_if_id_datapath_out_4: no routing.
[11/28 05:51:59    483s] Net FE_PHN81_risc_v_top_i_if_id_datapath_out_17: no routing.
[11/28 05:51:59    483s] Net FE_PHN80_risc_v_top_i_ex_mem_datapath_out_11: no routing.
[11/28 05:51:59    483s] Net FE_PHN79_risc_v_top_i_if_id_datapath_out_3: no routing.
[11/28 05:51:59    483s] Net FE_PHN78_risc_v_top_i_if_id_datapath_out_2: no routing.
[11/28 05:51:59    483s] Net FE_PHN77_risc_v_top_i_ex_mem_datapath_out_5: no routing.
[11/28 05:51:59    483s] Net FE_PHN76_risc_v_top_i_ex_mem_datapath_out_24: no routing.
[11/28 05:51:59    483s] Net FE_PHN75_risc_v_top_i_ex_mem_datapath_out_29: no routing.
[11/28 05:51:59    483s] Net FE_PHN74_risc_v_top_i_uart_IP_module_rx_data_3: no routing.
[11/28 05:51:59    483s] Net FE_PHN73_risc_v_top_i_if_id_datapath_out_28: no routing.
[11/28 05:51:59    483s] Net FE_PHN72_risc_v_top_i_if_id_datapath_out_16: no routing.
[11/28 05:51:59    483s] Net FE_PHN71_risc_v_top_i_ex_mem_datapath_out_9: no routing.
[11/28 05:51:59    483s] Net FE_PHN70_risc_v_top_i_uart_IP_module_rx_flag: no routing.
[11/28 05:51:59    483s] Net FE_PHN69_risc_v_top_i_if_id_datapath_out_5: no routing.
[11/28 05:51:59    483s] Net FE_PHN68_risc_v_top_i_ex_mem_datapath_out_7: no routing.
[11/28 05:51:59    483s] Net FE_PHN67_risc_v_top_i_if_id_datapath_out_6: no routing.
[11/28 05:51:59    483s] Net FE_PHN66_risc_v_top_i_ex_mem_datapath_out_19: no routing.
[11/28 05:51:59    483s] Net FE_PHN65_risc_v_top_i_if_id_datapath_out_21: no routing.
[11/28 05:51:59    483s] Net FE_PHN64_risc_v_top_i_uart_IP_module_rx_data_5: no routing.
[11/28 05:51:59    483s] Net FE_PHN63_risc_v_top_i_if_id_datapath_out_15: no routing.
[11/28 05:51:59    483s] Net FE_PHN62_risc_v_top_i_ex_mem_datapath_out_2: no routing.
[11/28 05:51:59    483s] Net FE_PHN61_risc_v_top_i_if_id_datapath_out_23: no routing.
[11/28 05:51:59    483s] Net FE_PHN60_risc_v_top_i_ex_mem_datapath_out_17: no routing.
[11/28 05:51:59    483s] Net FE_PHN59_risc_v_top_i_uart_IP_module_rx_data_2: no routing.
[11/28 05:51:59    483s] Net FE_PHN58_risc_v_top_i_ex_mem_datapath_out_4: no routing.
[11/28 05:51:59    483s] Net FE_PHN57_risc_v_top_i_ex_mem_datapath_out_22: no routing.
[11/28 05:51:59    483s] Net FE_PHN56_risc_v_top_i_ex_mem_datapath_out_30: no routing.
[11/28 05:51:59    483s] Net FE_PHN55_risc_v_top_i_ex_mem_datapath_out_16: no routing.
[11/28 05:51:59    483s] Net FE_PHN54_risc_v_top_i_if_id_datapath_out_26: no routing.
[11/28 05:51:59    483s] Net FE_PHN53_risc_v_top_i_ex_mem_datapath_out_18: no routing.
[11/28 05:51:59    483s] Net FE_PHN52_risc_v_top_i_if_id_datapath_out_12: no routing.
[11/28 05:51:59    483s] Net FE_PHN51_risc_v_top_i_ex_mem_datapath_out_86: no routing.
[11/28 05:51:59    483s] Net FE_PHN50_risc_v_top_i_uart_IP_module_rx_data_4: no routing.
[11/28 05:51:59    483s] Net FE_PHN49_risc_v_top_i_if_id_datapath_out_10: no routing.
[11/28 05:51:59    483s] Net FE_PHN48_risc_v_top_i_n_34786: no routing.
[11/28 05:51:59    483s] Net FE_PHN47_risc_v_top_i_uart_IP_module_rx_data_0: no routing.
[11/28 05:51:59    483s] Net FE_PHN46_risc_v_top_i_if_id_datapath_out_25: no routing.
[11/28 05:51:59    483s] Net FE_PHN45_risc_v_top_i_ex_mem_datapath_out_14: no routing.
[11/28 05:51:59    483s] Net FE_PHN44_risc_v_top_i_ex_mem_datapath_out_28: no routing.
[11/28 05:51:59    483s] Net FE_PHN43_risc_v_top_i_uart_IP_module_rx_data_6: no routing.
[11/28 05:51:59    483s] Net FE_PHN42_risc_v_top_i_uart_IP_module_rx_data_7: no routing.
[11/28 05:51:59    483s] Net FE_PHN41_risc_v_top_i_if_id_datapath_out_8: no routing.
[11/28 05:51:59    483s] Net FE_PHN40_risc_v_top_i_uart_IP_module_rx_data_1: no routing.
[11/28 05:51:59    483s] Net FE_PHN39_risc_v_top_i_ex_mem_datapath_out_26: no routing.
[11/28 05:51:59    483s] Net FE_PHN38_risc_v_top_i_ex_mem_datapath_out_27: no routing.
[11/28 05:51:59    483s] Net FE_PHN37_risc_v_top_i_if_id_datapath_out_18: no routing.
[11/28 05:51:59    483s] Net FE_PHN36_risc_v_top_i_if_id_datapath_out_13: no routing.
[11/28 05:51:59    483s] Net FE_OFN35_n: no routing.
[11/28 05:51:59    483s] Net FE_OFN34_n: no routing.
[11/28 05:51:59    483s] Net FE_OFN33_n: no routing.
[11/28 05:51:59    483s] Net FE_OFN32_n: no routing.
[11/28 05:51:59    483s] Net FE_OFN31_n: no routing.
[11/28 05:51:59    483s] Net FE_OFN30_n: no routing.
[11/28 05:51:59    483s] Net FE_OFN28_n: no routing.
[11/28 05:51:59    483s] Net FE_OFN27_n: no routing.
[11/28 05:51:59    483s] Net FE_OFN26_n: no routing.
[11/28 05:51:59    483s] Net FE_OFN25_n: no routing.
[11/28 05:51:59    483s] Net FE_OFN24_n: no routing.
[11/28 05:51:59    483s] Net FE_OFN23_n: no routing.
[11/28 05:51:59    483s] Net FE_OFN22_n: no routing.
[11/28 05:51:59    483s] Net FE_OFN21_n: no routing.
[11/28 05:51:59    483s] Net FE_OFN20_rst_n_w: no routing.
[11/28 05:51:59    483s] Net FE_OFN19_rst_n_w: no routing.
[11/28 05:51:59    483s] Net FE_OFN18_rst_n_w: no routing.
[11/28 05:51:59    483s] Net FE_OFN17_rst_n_w: no routing.
[11/28 05:51:59    483s] Net FE_OFN15_rst_n_w: no routing.
[11/28 05:51:59    483s] Net FE_OFN14_rst_n_w: no routing.
[11/28 05:51:59    483s] Net FE_OFN13_risc_v_top_i_n_33251: no routing.
[11/28 05:51:59    483s] Net FE_OFN12_risc_v_top_i_n_32928: no routing.
[11/28 05:51:59    483s] Net FE_OFN11_risc_v_top_i_id_ex_controlpath_out_0: no routing.
[11/28 05:51:59    483s] Net FE_OFN9_risc_v_top_i_id_ex_controlpath_out_0: no routing.
[11/28 05:51:59    483s] Net FE_OFN8_rst_n_w: no routing.
[11/28 05:51:59    483s] Net FE_OFN7_rst_n_w: no routing.
[11/28 05:51:59    483s] Net FE_OFN6_rst_n_w: no routing.
[11/28 05:51:59    483s] Net FE_OFN5_rst_n_w: no routing.
[11/28 05:51:59    483s] Net FE_OFN3_rst_n_w: no routing.
[11/28 05:51:59    483s] Net FE_OFN2_rst_n_w: no routing.
[11/28 05:51:59    483s] Net FE_OFN1_rst_n_w: no routing.
[11/28 05:51:59    483s] Net FE_OFN0_rst_n_w: no routing.
[11/28 05:51:59    483s] Net CTS_36: no routing.
[11/28 05:51:59    483s] Net CTS_35: no routing.
[11/28 05:51:59    483s] Net CTS_34: no routing.
[11/28 05:51:59    483s] Net CTS_33: no routing.
[11/28 05:51:59    483s] Net CTS_32: no routing.
[11/28 05:51:59    483s] Net CTS_31: no routing.
[11/28 05:51:59    483s] Net CTS_30: no routing.
[11/28 05:51:59    483s] Net CTS_29: no routing.
[11/28 05:51:59    483s] Net CTS_28: no routing.
[11/28 05:51:59    483s] Net CTS_39: no routing.
[11/28 05:51:59    483s] Net CTS_38: no routing.
[11/28 05:51:59    483s] Net CTS_24: no routing.
[11/28 05:51:59    483s] Net CTS_23: no routing.
[11/28 05:51:59    483s] Net CTS_22: no routing.
[11/28 05:51:59    483s] Net CTS_21: no routing.
[11/28 05:51:59    483s] Net CTS_20: no routing.
[11/28 05:51:59    483s] Net CTS_19: no routing.
[11/28 05:51:59    483s] Net CTS_18: no routing.
[11/28 05:51:59    483s] Net CTS_17: no routing.
[11/28 05:51:59    483s] Net CTS_16: no routing.
[11/28 05:51:59    483s] Net CTS_15: no routing.
[11/28 05:51:59    483s] Net CTS_14: no routing.
[11/28 05:51:59    483s] Net CTS_27: no routing.
[11/28 05:51:59    483s] Net CTS_26: no routing.
[11/28 05:51:59    483s] Net CTS_10: no routing.
[11/28 05:51:59    483s] Net CTS_9: no routing.
[11/28 05:51:59    483s] Net CTS_8: no routing.
[11/28 05:51:59    483s] Net CTS_7: no routing.
[11/28 05:51:59    483s] Net CTS_6: no routing.
[11/28 05:51:59    483s] Net CTS_5: no routing.
[11/28 05:51:59    483s] Net CTS_4: no routing.
[11/28 05:51:59    483s] Net CTS_3: no routing.
[11/28 05:51:59    483s] Net CTS_2: no routing.
[11/28 05:51:59    483s] Net CTS_1: no routing.
[11/28 05:51:59    483s] Net CTS_13: no routing.
[11/28 05:51:59    483s] Net CTS_12: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[31]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[30]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[29]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[28]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[27]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[26]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[25]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[24]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[23]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[22]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[21]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[20]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[19]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[18]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[17]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[16]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[15]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[14]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[13]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[12]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[11]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[10]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[9]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[8]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[7]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[6]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[5]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[4]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[3]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_datapath_out[2]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[96]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[95]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[94]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[93]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[92]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[91]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[90]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[89]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[88]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[87]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[86]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[85]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[84]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[83]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[82]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[81]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[80]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[79]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[78]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[77]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[76]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[75]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[74]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[73]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[72]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[71]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[70]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[69]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[68]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[67]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[31]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[30]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[29]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[28]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[27]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[26]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[25]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[24]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[23]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[22]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[21]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[20]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[19]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[18]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[17]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[16]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[15]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[14]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[13]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[12]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[11]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[10]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[9]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[8]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[7]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[6]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[5]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[4]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[3]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_ex_mem_datapath_out[2]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_id_ex_controlpath_out[0]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[31]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[30]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[29]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[28]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[27]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[26]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[25]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[24]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[23]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[22]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[21]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[20]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[19]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[18]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[17]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[16]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[15]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[14]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[13]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[12]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[11]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[10]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[9]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[8]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[7]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[6]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[5]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[4]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[3]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_if_id_datapath_out[2]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[31]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[30]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[29]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[28]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[27]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[26]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[25]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[24]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[23]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[22]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[21]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[20]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[19]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[18]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[17]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[16]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[15]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[14]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[13]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[12]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[11]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[10]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[9]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[8]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[7]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[6]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[5]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[4]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[3]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_pc_out[2]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_uart_val[3][0]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_rx_data[7]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_rx_data[6]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_rx_data[5]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_rx_data[4]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_rx_data[3]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_rx_data[2]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_rx_data[1]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_rx_data[0]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_uart_val[4][7]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_uart_val[4][6]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_uart_val[4][5]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_uart_val[4][4]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_uart_val[4][3]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_uart_val[4][2]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_uart_val[4][1]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_uart_val[4][0]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_uart_val[5][0]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_uart_val[7][0]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[12]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[11]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[10]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[9]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[8]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[7]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[6]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[5]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[4]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[3]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[2]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[1]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[0]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_count_bits_w[3]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_count_bits_w[2]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_count_bits_w[1]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_count_bits_w[0]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_FSM_Rx_Rx_state[2]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_FSM_Rx_Rx_state[1]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_FSM_Rx_Rx_state[0]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_Q_SR_w[8]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_Q_SR_w[7]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_Q_SR_w[6]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_Q_SR_w[5]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_Q_SR_w[4]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_Q_SR_w[3]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_Q_SR_w[2]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_Q_SR_w[1]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_Q_SR_w[0]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[17]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[16]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[15]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[14]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[13]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[12]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[11]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[10]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[9]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[8]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[7]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[6]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[5]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[4]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[3]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[2]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[1]: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[0]: no routing.
[11/28 05:51:59    483s] Net n_8: no routing.
[11/28 05:51:59    483s] Net n_9: no routing.
[11/28 05:51:59    483s] Net n_10: no routing.
[11/28 05:51:59    483s] Net n_11: no routing.
[11/28 05:51:59    483s] Net n_12: no routing.
[11/28 05:51:59    483s] Net n_13: no routing.
[11/28 05:51:59    483s] Net n_14: no routing.
[11/28 05:51:59    483s] Net n_15: no routing.
[11/28 05:51:59    483s] Net n_16: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_169: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_171: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_173: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_175: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_177: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_179: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_181: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_183: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_185: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_187: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_189: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_191: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_193: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_195: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_197: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_199: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_201: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_203: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_205: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_207: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_209: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_211: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_213: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_215: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_217: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_219: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_221: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_223: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_45: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_69: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_71: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13281: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13282: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13283: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13284: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13285: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13286: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13287: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13288: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13289: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13290: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13291: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13292: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13293: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13294: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13295: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13296: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13297: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13298: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13299: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13300: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13301: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13302: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13303: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13304: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13305: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13306: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13307: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13308: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_13309: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32875: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32876: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32878: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32879: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32880: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32881: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32882: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32883: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32884: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32886: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32890: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32895: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32896: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32897: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32898: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32899: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32902: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32907: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32909: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32910: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32915: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32920: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32928: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32933: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32941: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32942: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32943: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32944: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32945: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32979: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32980: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_32981: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33005: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33009: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33013: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33015: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33017: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33019: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33021: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33023: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33025: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33027: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33031: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33035: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33036: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33042: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33044: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33045: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33046: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33047: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33048: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33049: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33050: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33051: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33052: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33053: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33054: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33055: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33056: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33057: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33058: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33059: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33060: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33061: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33062: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33063: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33064: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33065: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33066: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33067: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33068: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33069: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33070: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33071: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33072: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33086: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33088: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33090: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33099: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33103: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33105: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33106: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33107: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33108: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33111: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33118: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33121: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33123: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33125: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33131: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33132: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33133: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33136: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33138: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33143: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33148: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33152: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33154: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33155: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33237: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33238: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33239: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33240: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33241: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33242: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33243: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33244: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33245: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33246: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33247: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33248: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33249: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33251: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33253: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33254: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33255: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33257: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33258: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33259: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33260: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33261: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33263: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33264: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33266: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33267: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33268: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33269: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_33270: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_34783: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_34784: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_34785: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_34786: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_36398: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_36399: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_36400: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_36401: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_36402: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_36414: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_36416: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_36418: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_36448: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_36458: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_36462: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_36466: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_36467: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_n_36470: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_parity_received: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_229: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_231: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_235: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_238: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_240: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_242: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_244: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_246: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_249: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_250: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_252: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_256: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_257: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_261: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_265: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_269: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_271: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_272: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_275: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_278: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_181: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_182: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_183: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_184: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_185: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_186: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_187: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_188: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_189: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_190: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_191: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_192: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_193: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_194: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_195: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_196: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_197: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_rx_flag: no routing.
[11/28 05:51:59    483s] Net risc_v_top_i_uart_IP_module_uart_tx_finish: no routing.
[11/28 05:51:59    483s] Net rst_n_w: no routing.
[11/28 05:51:59    483s] Net rx_w: no routing.
[11/28 05:52:00    484s] Net VDD: has special routes with opens.
[11/28 05:52:00    484s] Net VSS: has special routes with opens.
[11/28 05:52:00    484s] 
[11/28 05:52:00    484s] Begin Summary 
[11/28 05:52:00    484s]     665 Problem(s) (IMPVFC-98): Net has no global routing and no special routing.
[11/28 05:52:00    484s]     5 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[11/28 05:52:00    484s]     670 total info(s) created.
[11/28 05:52:00    484s] End Summary
[11/28 05:52:00    484s] 
[11/28 05:52:00    484s] End Time: Tue Nov 28 05:52:00 2023
[11/28 05:52:00    484s] Time Elapsed: 0:00:01.0
[11/28 05:52:00    484s] 
[11/28 05:52:00    484s] ******** End: VERIFY CONNECTIVITY ********
[11/28 05:52:00    484s]   Verification Complete : 670 Viols.  0 Wrngs.
[11/28 05:52:00    484s]   (CPU Time: 0:00:00.9  MEM: 0.000M)
[11/28 05:52:00    484s] 
[11/28 05:52:03    485s] <CMD> zoomBox 373.01250 343.50200 447.05700 372.53200
[11/28 05:52:04    485s] <CMD> zoomBox 358.90350 337.65250 461.38800 377.83300
[11/28 05:52:05    485s] <CMD> zoomBox 346.64200 330.17300 488.48950 385.78600
[11/28 05:52:37    491s] <CMD> verifyProcessAntenna -report risc_v_Pad_Frame.antenna.rpt -error 1000
[11/28 05:52:37    491s] 
[11/28 05:52:37    491s] ******* START VERIFY ANTENNA ********
[11/28 05:52:37    491s] Report File: risc_v_Pad_Frame.antenna.rpt
[11/28 05:52:37    491s] LEF Macro File: risc_v_Pad_Frame.antenna.lef
[11/28 05:52:37    491s] Verification Complete: 0 Violations
[11/28 05:52:37    491s] ******* DONE VERIFY ANTENNA ********
[11/28 05:52:37    491s] (CPU Time: 0:00:00.4  MEM: 0.000M)
[11/28 05:52:37    491s] 
[11/28 05:53:03    496s] <CMD> verifyACLimit -report risc_v_Pad_Frame.aclimit.rpt -toggle 1.0 -error 1000
[11/28 05:53:03    496s] 
[11/28 05:53:03    496s] ******** Start: verifyACLimit ********
[11/28 05:53:03    496s] Start Time: Tue Nov 28 05:53:03 2023
[11/28 05:53:03    496s] 
[11/28 05:53:07    500s] 
[11/28 05:53:07    500s] QRCTech file: /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[11/28 05:53:07    500s] 
[11/28 05:53:07    500s] LayerMapping file: VAC_LayerMap_28290.txt
[11/28 05:53:09    502s] **ERROR: (IMPVAC-114):	No EM rule defined in QRC tech or ICT EM file for signal EM check.
<CMD> verifyEndCap
[11/28 05:53:32    506s] 
[11/28 05:53:32    506s] ******Begin verifyEndCap******
[11/28 05:53:32    506s] **ERROR: (IMPVFW-405):	There is no specified end cap cell type for verifyEndCap. Use setEndCapMode to specify the end cap cell types.
******End verifyEndCap******
[11/28 05:53:32    506s] **WARN: (IMPVFW-5):	verifyEndCap is not completed.
[11/28 05:53:52    510s] <CMD> setMetalFill -layer Metal1 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[11/28 05:53:52    510s] <CMD> setMetalFill -layer Metal2 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[11/28 05:53:52    510s] <CMD> setMetalFill -layer Metal3 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[11/28 05:53:52    510s] <CMD> setMetalFill -layer Metal4 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[11/28 05:53:52    510s] <CMD> setMetalFill -layer Metal5 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[11/28 05:53:52    510s] <CMD> setMetalFill -layer Metal6 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[11/28 05:53:52    510s] <CMD> setMetalFill -layer Metal7 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[11/28 05:53:52    510s] <CMD> setMetalFill -layer Metal8 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[11/28 05:53:52    510s] <CMD> setMetalFill -layer Metal9 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[11/28 05:53:52    510s] <CMD> setMetalFill -layer Metal10 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[11/28 05:53:52    510s] <CMD> setMetalFill -layer Metal11 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[11/28 05:53:52    510s] <CMD> verifyMetalDensity -report risc_v_Pad_Frame.density.rpt
[11/28 05:53:52    510s] 
[11/28 05:53:52    510s] ******** Start: VERIFY DENSITY ********
[11/28 05:53:52    510s] Density calculation ...... Slot :   1 of   1
[11/28 05:53:54    512s] 
[11/28 05:53:54    512s] Densities of non-overlapping windows have been saved in FE DB.
[11/28 05:53:54    512s] 
[11/28 05:53:54    512s] A total of 1845 density violation(s).
[11/28 05:53:54    512s] Windows < Min. Density = 1845
[11/28 05:53:54    512s] Windows > Max. Density = 0
[11/28 05:53:54    512s] Windows < Min. Union. Density = 0
[11/28 05:53:54    512s] Windows > Max. Union. Density = 0
[11/28 05:53:54    512s] 
[11/28 05:53:54    512s] ******** End: VERIFY DENSITY ********
[11/28 05:53:54    512s] VMD: elapsed time: 2.00
[11/28 05:53:54    512s]      (CPU Time: 0:00:02.2  MEM: 10.445M)
[11/28 05:53:54    512s] 
[11/28 05:54:32    519s] <CMD> setViaFill -layer Via1 -windowSize 10.000 10.000 -windowStep 5.000 5.000 -minDensity 0.00 -maxDensity 30.00
[11/28 05:54:32    519s] <CMD> setViaFill -layer Via2 -windowSize 10.000 10.000 -windowStep 5.000 5.000 -minDensity 0.00 -maxDensity 30.00
[11/28 05:54:32    519s] <CMD> setViaFill -layer Via3 -windowSize 10.000 10.000 -windowStep 5.000 5.000 -minDensity 0.00 -maxDensity 30.00
[11/28 05:54:32    519s] <CMD> setViaFill -layer Via4 -windowSize 10.000 10.000 -windowStep 5.000 5.000 -minDensity 0.00 -maxDensity 30.00
[11/28 05:54:32    519s] <CMD> setViaFill -layer Via5 -windowSize 10.000 10.000 -windowStep 5.000 5.000 -minDensity 0.00 -maxDensity 30.00
[11/28 05:54:32    519s] <CMD> setViaFill -layer Via6 -windowSize 10.000 10.000 -windowStep 5.000 5.000 -minDensity 0.00 -maxDensity 30.00
[11/28 05:54:32    519s] <CMD> setViaFill -layer Via7 -windowSize 10.000 10.000 -windowStep 5.000 5.000 -minDensity 0.00 -maxDensity 30.00
[11/28 05:54:32    519s] <CMD> setViaFill -layer Via8 -windowSize 10.000 10.000 -windowStep 5.000 5.000 -minDensity 0.00 -maxDensity 30.00
[11/28 05:54:32    519s] <CMD> setViaFill -layer Via9 -windowSize 10.000 10.000 -windowStep 5.000 5.000 -minDensity 0.00 -maxDensity 30.00
[11/28 05:54:32    519s] <CMD> setViaFill -layer Via10 -windowSize 10.000 10.000 -windowStep 5.000 5.000 -minDensity 0.00 -maxDensity 30.00
[11/28 05:54:32    519s] <CMD> verifyCutDensity
[11/28 05:54:32    519s] 
[11/28 05:54:32    519s] ******** Start: VERIFY CUT DENSITY ********
[11/28 05:54:32    519s] **WARN: (IMPVMD-84):	Maximum window density for layer "Cont" is missing. Using default value 30.0.
[11/28 05:54:32    519s] **WARN: (IMPVMD-83):	Minimum window density for layer "Cont" is missing. Using default value 0.000000.
[11/28 05:54:32    519s] **WARN: (IMPVMD-85):	Window size (width) for layer "Cont" is missing. Using default value 10.
[11/28 05:54:32    519s] **WARN: (IMPVMD-86):	Window size (height) for layer "Cont" is missing. Using default value 10.
[11/28 05:54:32    519s] **WARN: (IMPVMD-87):	Window step (horizontal) for layer "Cont" is missing. Using default value 5.
[11/28 05:54:32    519s] **WARN: (IMPVMD-88):	Window step (vertical) for layer "Cont" is missing. Using default value 5.
[11/28 05:54:32    519s] ***
[11/28 05:54:32    519s] 
[11/28 05:54:32    519s] No density violations were found.
[11/28 05:54:32    519s] 
[11/28 05:54:32    519s] ******** End: VERIFY CUT DENSITY ********
[11/28 05:54:32    519s] VCD: elapsed time: 0.00
[11/28 05:54:32    519s]      (CPU Time: 0:00:00.1  MEM: 0.000M)
[11/28 05:54:32    519s] 
[11/28 05:54:59    524s] <CMD> verifyPowerVia
[11/28 05:54:59    524s] 
[11/28 05:54:59    524s] ******** Start: VERIFY POWER VIA ********
[11/28 05:54:59    524s] Start Time: Tue Nov 28 05:54:59 2023
[11/28 05:54:59    524s] 
[11/28 05:54:59    524s] Check all 2 Power/Ground nets
[11/28 05:54:59    524s] *** Checking Net VDD
[11/28 05:54:59    524s] *** Checking Net VSS
[11/28 05:54:59    524s] Found missing via(s) on net VSS.
[11/28 05:54:59    524s] Actually Checked 2 Power/Ground nets with physical connectivity
[11/28 05:54:59    524s] 
[11/28 05:54:59    524s] Begin Summary 
[11/28 05:54:59    524s]     1 Problem(s) Found between Layers: Metal2 and Metal3.
[11/28 05:54:59    524s]     1 total info(s) created.
[11/28 05:54:59    524s] End Summary
[11/28 05:54:59    524s] 
[11/28 05:54:59    524s] End Time: Tue Nov 28 05:54:59 2023
[11/28 05:54:59    524s] ******** End: VERIFY POWER VIA ********
[11/28 05:54:59    524s]   Verification Complete : 1 Viols.  0 Wrngs.
[11/28 05:54:59    524s]   (CPU Time: 0:00:00.3  MEM: 0.004M)
[11/28 05:54:59    524s] 
[11/28 05:57:04    543s] <CMD> setLayerPreference violation -isVisible 1
[11/28 05:57:05    543s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[11/28 05:57:23    547s] <CMD> zoomBox 482.13 246.645 488.83 251.675
[11/28 05:57:23    548s] **ERROR: (IMPSYT-6000):	No Object Selected.
[11/28 05:57:29    549s] <CMD> zoomBox 476.73150 245.76500 494.48900 252.72700
[11/28 05:57:30    549s] <CMD> zoomBox 473.50400 244.55100 498.08150 254.18700
[11/28 05:57:30    549s] <CMD> zoomBox 469.03600 242.87100 503.05400 256.20800
[11/28 05:57:31    550s] <CMD> zoomBox 471.46000 243.74550 500.37550 255.08200
[11/28 05:57:32    550s] <CMD> zoomBox 476.76050 245.65800 494.51800 252.62000
[11/28 05:57:32    550s] <CMD> zoomBox 479.10150 246.50250 491.93100 251.53250
[11/28 05:57:39    551s] <CMD> uiSetTool addVia
[11/28 05:57:45    554s] <CMD> editAddVia 483.869 249.928
[11/28 05:57:51    556s] <CMD> editAddVia 484.0235 249.758
[11/28 05:57:52    557s] <CMD> zoomBox 480.09650 246.90050 491.00200 251.17600
[11/28 05:57:53    557s] <CMD> zoomBox 480.94250 247.23900 490.21200 250.87300
[11/28 05:57:55    558s] <CMD> editAddVia 484.51 249.563
[11/28 05:57:56    559s] <CMD> editAddVia 485.396 249.251
[11/28 05:58:02    561s] <CMD> editAddVia 484.1585 249.836
[11/28 05:58:07    563s] <CMD> uiSetTool addVia
[11/28 05:58:13    564s] <CMD> editAddVia 483.551 250.193
[11/28 05:58:18    566s] <CMD> uiSetTool select
[11/28 05:58:20    566s] <CMD> selectMarker 483.8050 248.3200 487.1550 250.0000 3 3 101
[11/28 05:58:20    567s] <CMD> deselectAll
[11/28 05:58:20    567s] <CMD> selectWire 483.8050 248.3200 487.1550 267.4700 2 VSS
[11/28 05:58:22    567s] <CMD> deselectAll
[11/28 05:58:22    567s] <CMD> selectWire 432.8450 246.6400 487.1550 250.0000 3 VSS
[11/28 05:58:24    567s] <CMD> deselectAll
[11/28 05:58:24    567s] <CMD> selectMarker 483.8050 248.3200 487.1550 250.0000 3 3 101
[11/28 05:58:26    568s] <CMD> deselectAll
[11/28 05:58:26    568s] <CMD> selectMarker 483.8050 248.3200 487.1550 250.0000 3 3 101
[11/28 05:58:28    568s] <CMD_INTERNAL> violationBrowserClose
[11/28 05:58:45    572s] <CMD> deselectAll
[11/28 05:58:45    572s] <CMD> selectWire 483.8050 248.3200 487.1550 267.4700 2 VSS
[11/28 05:58:46    572s] <CMD> deselectAll
[11/28 05:58:46    572s] <CMD> selectWire 432.8450 246.6400 487.1550 250.0000 3 VSS
[11/28 05:58:48    573s] <CMD> deselectAll
[11/28 05:58:48    573s] <CMD> selectWire 483.8050 248.3200 487.1550 267.4700 2 VSS
[11/28 05:58:58    574s] <CMD> setLayerPreference Metal2 -isVisible 0
[11/28 05:58:59    575s] <CMD> setLayerPreference Metal2 -isVisible 1
[11/28 05:59:01    575s] <CMD> setLayerPreference Metal2 -isSelectable 0
[11/28 05:59:02    575s] <CMD> setLayerPreference Metal2 -isSelectable 1
[11/28 05:59:02    575s] <CMD> setLayerPreference Metal2 -isVisible 0
[11/28 05:59:03    576s] <CMD> setLayerPreference Metal2 -isVisible 1
[11/28 05:59:06    576s] <CMD> setLayerPreference Metal3 -isVisible 0
[11/28 05:59:07    576s] <CMD> setLayerPreference Metal3 -isVisible 1
[11/28 05:59:09    577s] <CMD> setLayerPreference Via2 -isVisible 0
[11/28 05:59:10    577s] <CMD> setLayerPreference Via2 -isVisible 1
[11/28 05:59:12    577s] <CMD> setLayerPreference Metal2 -isVisible 0
[11/28 05:59:13    577s] <CMD> setLayerPreference Metal3 -isVisible 0
[11/28 05:59:16    578s] <CMD> uiSetTool addVia
[11/28 05:59:17    578s] <CMD> editAddVia 485.5745 249.2455
[11/28 05:59:19    579s] <CMD> editAddVia 485.53 250.0815
[11/28 05:59:22    580s] <CMD> uiSetTool select
[11/28 05:59:34    583s] <CMD> setLayerPreference Metal3 -isVisible 1
[11/28 05:59:36    583s] <CMD> setLayerPreference Metal2 -isVisible 1
[11/28 06:00:02    588s] <CMD> deselectAll
[11/28 06:00:02    588s] <CMD> selectMarker 169.2650 169.2650 630.7350 630.8250 -1 3 7
[11/28 06:00:08    589s] <CMD> deselectAll
[11/28 06:00:08    589s] <CMD> selectMarker 483.8050 248.3200 487.1550 250.0000 3 3 101
[11/28 06:00:18    591s] <CMD> deselectAll
[11/28 06:00:18    591s] <CMD> selectWire 483.8050 248.3200 487.1550 267.4700 2 VSS
[11/28 06:00:19    591s] <CMD> selectWire 432.8450 246.6400 487.1550 250.0000 3 VSS
[11/28 06:00:20    592s] <CMD> uiSetTool addVia
[11/28 06:00:23    593s] <CMD> editAddVia 483.9245 249.8755
[11/28 06:00:25    594s] <CMD> editAddVia 486.851 248.348
[11/28 06:00:26    594s] <CMD> editAddVia 486.8065 248.3035
[11/28 06:00:26    594s] <CMD> editAddVia 486.7785 248.437
[11/28 06:00:27    594s] <CMD> editAddVia 486.104 250.065
[11/28 06:00:27    595s] <CMD> editAddVia 485.9425 250.36
[11/28 06:00:27    595s] <CMD> editAddVia 484.9835 250.36
[11/28 06:00:28    595s] <CMD> editAddVia 484.142 250.483
[11/28 06:00:28    595s] <CMD> editAddVia 483.5845 250.4495
[11/28 06:00:28    595s] <CMD> editAddVia 483.2725 250.0705
[11/28 06:00:29    595s] <CMD> editAddVia 483.2445 249.719
[11/28 06:00:29    596s] <CMD> editAddVia 483.4395 249.58
[11/28 06:00:29    596s] <CMD> editAddVia 484.348 249.853
[11/28 06:00:29    596s] <CMD> editAddVia 484.3985 250.338
[11/28 06:00:36    598s] <CMD> uiSetTool select
[11/28 06:00:39    598s] <CMD> uiSetTool addPoly
[11/28 06:00:41    599s] <CMD> editAddPoly 483.919 250.0035
[11/28 06:00:44    600s] <CMD> editAddPoly 487.1465 249.9475
[11/28 06:00:46    601s] <CMD> editAddPoly 486.89 248.3815
[11/28 06:00:49    602s] <CMD> editAddPoly 483.841 248.5875
[11/28 06:00:52    603s] <CMD> editAddPoly 483.93 249.9865
[11/28 06:00:58    605s] <CMD> editAddPoly 483.9355 249.97
[11/28 06:01:01    606s] <CMD> editAddPoly 487.0405 249.8475
[11/28 06:01:04    607s] <CMD> editAddPoly 486.851 248.4315
[11/28 06:01:07    608s] <CMD> editAddPoly 483.88 248.7605
[11/28 06:01:07    608s] <CMD> editCommitPoly 483.88 248.7605
[11/28 06:01:11    609s] <CMD> uiSetTool addVia
[11/28 06:01:13    609s] <CMD> editAddVia 484.7775 249.485
[11/28 06:01:22    613s] <CMD> undo
[11/28 06:01:36    616s] <CMD> editAddVia 486.472 249.9255
[11/28 06:01:41    618s] <CMD> uiSetTool select
[11/28 06:01:52    620s] <CMD> setLayerPreference violation -isVisible 1
[11/28 06:01:52    620s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[11/28 06:01:56    621s] <CMD> zoomBox 482.13 246.645 488.83 251.675
[11/28 06:02:04    623s] <CMD> dbSetStripBoxState [uiGetRecordObjByInfo -objType sWire -rect {432.845 246.64 487.155 250.0} -layer 3 -name VSS] ROUTED
[11/28 06:02:13    625s] <CMD> zoomBox 482.13 246.645 488.83 251.675
[11/28 06:02:25    632s] <CMD> zoomBox 482.13 246.645 488.83 251.675
[11/28 06:02:26    633s] <CMD> deselectAll
[11/28 06:02:26    633s] <CMD> selectWire 432.8450 246.6400 487.1550 250.0000 3 VSS
[11/28 06:02:38    635s] <CMD> zoomBox 482.13 246.645 488.83 251.675
[11/28 06:02:38    635s] <CMD> zoomBox 482.13 246.645 488.83 251.675
[11/28 06:02:49    638s] <CMD> setLayerPreference Metal2 -isVisible 1
[11/28 06:02:51    638s] <CMD> setLayerPreference Via1 -isVisible 1
[11/28 06:02:52    638s] <CMD> setLayerPreference Metal1 -isVisible 1
[11/28 06:02:52    638s] <CMD> setLayerPreference Cont -isVisible 1
[11/28 06:02:53    638s] <CMD> setLayerPreference Poly -isVisible 1
[11/28 06:03:21    645s] <CMD> saveDesign risc_v_Pad_Frame_issues.enc
[11/28 06:03:22    645s] #% Begin save design ... (date=11/28 06:03:21, mem=1483.8M)
[11/28 06:03:22    645s] % Begin Save ccopt configuration ... (date=11/28 06:03:22, mem=1483.8M)
[11/28 06:03:22    645s] % End Save ccopt configuration ... (date=11/28 06:03:22, total cpu=0:00:00.4, real=0:00:00.0, peak res=1485.0M, current mem=1485.0M)
[11/28 06:03:22    646s] % Begin Save netlist data ... (date=11/28 06:03:22, mem=1485.0M)
[11/28 06:03:22    646s] Writing Binary DB to risc_v_Pad_Frame_issues.enc.dat/risc_v_Pad_Frame.v.bin in single-threaded mode...
[11/28 06:03:22    646s] % End Save netlist data ... (date=11/28 06:03:22, total cpu=0:00:00.2, real=0:00:00.0, peak res=1485.1M, current mem=1485.1M)
[11/28 06:03:22    646s] Saving symbol-table file ...
[11/28 06:03:23    646s] Saving congestion map file risc_v_Pad_Frame_issues.enc.dat/risc_v_Pad_Frame.route.congmap.gz ...
[11/28 06:03:24    646s] % Begin Save AAE data ... (date=11/28 06:03:24, mem=1485.7M)
[11/28 06:03:24    646s] Saving AAE Data ...
[11/28 06:03:24    646s] AAE DB initialization (MEM=1911.54 CPU=0:00:00.1 REAL=0:00:00.0) 
[11/28 06:03:24    646s] % End Save AAE data ... (date=11/28 06:03:24, total cpu=0:00:00.3, real=0:00:00.0, peak res=1486.8M, current mem=1486.8M)
[11/28 06:03:24    646s] Saving preference file risc_v_Pad_Frame_issues.enc.dat/gui.pref.tcl ...
[11/28 06:03:24    646s] Saving mode setting ...
[11/28 06:03:24    646s] Saving global file ...
[11/28 06:03:25    647s] % Begin Save floorplan data ... (date=11/28 06:03:25, mem=1488.0M)
[11/28 06:03:25    647s] Saving floorplan file ...
[11/28 06:03:26    647s] % End Save floorplan data ... (date=11/28 06:03:26, total cpu=0:00:00.1, real=0:00:01.0, peak res=1488.1M, current mem=1488.1M)
[11/28 06:03:26    647s] Saving PG file risc_v_Pad_Frame_issues.enc.dat/risc_v_Pad_Frame.pg.gz, version#2, (Created by Innovus v21.12-s106_1 on Tue Nov 28 06:03:26 2023)
[11/28 06:03:26    647s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1912.1M) ***
[11/28 06:03:26    647s] Saving Drc markers ...
[11/28 06:03:27    647s] ... 671 markers are saved ...
[11/28 06:03:27    647s] ... 0 geometry drc markers are saved ...
[11/28 06:03:27    647s] ... 0 antenna drc markers are saved ...
[11/28 06:03:27    647s] % Begin Save placement data ... (date=11/28 06:03:27, mem=1488.1M)
[11/28 06:03:27    647s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/28 06:03:27    647s] Save Adaptive View Pruning View Names to Binary file
[11/28 06:03:27    647s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1915.1M) ***
[11/28 06:03:27    647s] % End Save placement data ... (date=11/28 06:03:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1488.2M, current mem=1488.2M)
[11/28 06:03:27    647s] % Begin Save routing data ... (date=11/28 06:03:27, mem=1488.2M)
[11/28 06:03:27    647s] Saving route file ...
[11/28 06:03:28    647s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1912.1M) ***
[11/28 06:03:28    648s] % End Save routing data ... (date=11/28 06:03:28, total cpu=0:00:00.2, real=0:00:01.0, peak res=1488.4M, current mem=1488.4M)
[11/28 06:03:28    648s] Saving property file risc_v_Pad_Frame_issues.enc.dat/risc_v_Pad_Frame.prop
[11/28 06:03:28    648s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1915.1M) ***
[11/28 06:03:29    648s] Saving preRoute extracted patterns in file 'risc_v_Pad_Frame_issues.enc.dat/risc_v_Pad_Frame.techData.gz' ...
[11/28 06:03:29    648s] Saving preRoute extraction data in directory 'risc_v_Pad_Frame_issues.enc.dat/extraction/' ...
[11/28 06:03:29    648s] Checksum of RCGrid density data::132
[11/28 06:03:29    648s] % Begin Save power constraints data ... (date=11/28 06:03:29, mem=1490.0M)
[11/28 06:03:29    648s] % End Save power constraints data ... (date=11/28 06:03:29, total cpu=0:00:00.2, real=0:00:00.0, peak res=1490.1M, current mem=1490.1M)
[11/28 06:03:31    649s] Generated self-contained design risc_v_Pad_Frame_issues.enc.dat
[11/28 06:03:31    650s] #% End save design ... (date=11/28 06:03:31, total cpu=0:00:04.9, real=0:00:09.0, peak res=1493.0M, current mem=1493.0M)
[11/28 06:03:31    650s] *** Message Summary: 0 warning(s), 0 error(s)
[11/28 06:03:31    650s] 
[11/28 06:04:13    658s] <CMD> deselectAll
[11/28 06:04:13    658s] <CMD> selectMarker 483.8050 248.3200 487.1550 250.0000 3 3 101
[11/28 06:04:14    658s] <CMD> zoomBox 482.13 246.645 488.83 251.675
[11/28 06:04:19    659s] <CMD_INTERNAL> violationBrowserClose
[11/28 06:04:21    659s] <CMD> setLayerPreference Poly -isVisible 1
[11/28 06:04:21    660s] <CMD> setLayerPreference Cont -isVisible 1
[11/28 06:04:22    660s] <CMD> setLayerPreference Metal1 -isVisible 1
[11/28 06:04:23    660s] <CMD> setLayerPreference Via1 -isVisible 1
[11/28 06:04:23    660s] <CMD> setLayerPreference Metal2 -isVisible 1
[11/28 06:04:24    660s] <CMD> deselectAll
[11/28 06:04:24    660s] <CMD> selectMarker 483.8050 248.3200 487.1550 250.0000 3 3 101
[11/28 06:04:24    660s] <CMD> setLayerPreference violation -isVisible 1
[11/28 06:04:24    661s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[11/28 06:04:31    662s] <CMD_INTERNAL> violationBrowserHide -tool Verify -type Connectivity -subtype MissingVia -violation {  Metal3(3)  VSS    (483.805, 248.32) (487.155, 250)  0x7f860d7098e0}
[11/28 06:04:31    662s] <CMD> zoomBox 482.13 246.645 488.83 251.675
[11/28 06:04:50    666s] <CMD> setLayerPreference violation -isVisible 0
[11/28 06:04:56    667s] <CMD> uiSetTool addVia
[11/28 06:04:57    668s] <CMD> editAddVia 485.661 249.299
[11/28 06:04:58    668s] <CMD> editAddVia 485.5915 250.2325
[11/28 06:04:59    669s] <CMD> editAddVia 481.7805 251.135
[11/28 06:05:00    669s] <CMD> zoomBox 477.25400 245.26400 495.01150 252.22600
[11/28 06:05:00    669s] <CMD> zoomBox 474.71850 243.32400 499.29750 252.96050
[11/28 06:05:02    670s] <CMD> editAddVia 488.508 248.9255
[11/28 06:05:03    670s] <CMD> editAddVia 487.252 249.2805
[11/28 06:05:04    671s] <CMD> editAddVia 486.6755 249.502
[11/28 06:05:10    673s] <CMD> setLayerPreference node_misc -isVisible 1
[11/28 06:05:21    675s] <CMD> zoomBox 476.26350 244.12200 497.15600 252.31300
[11/28 06:05:21    675s] <CMD> zoomBox 477.57700 244.80000 495.33550 251.76250
[11/28 06:05:21    675s] <CMD> zoomBox 478.69250 245.37650 493.78850 251.29500
[11/28 06:05:30    678s] <CMD> setLayerPreference Metal2 -isVisible 0
[11/28 06:05:31    678s] <CMD> setLayerPreference Metal2 -isVisible 1
[11/28 06:05:38    679s] <CMD> uiSetTool addPoly
[11/28 06:05:39    679s] <CMD> zoomBox 480.37450 246.01100 491.28200 250.28750
[11/28 06:05:40    679s] <CMD> zoomBox 481.03150 246.26100 490.30300 249.89600
[11/28 06:05:42    680s] <CMD> editAddPoly 483.875 248.3905
[11/28 06:05:48    682s] <CMD> editAddPoly 483.8525 248.469
[11/28 06:05:52    684s] <CMD> editAddPoly 484.0865 246.601
[11/28 06:05:54    685s] <CMD> editAddPoly 487.27 246.601
[11/28 06:05:56    685s] <CMD> editAddPoly 487.376 248.5245
[11/28 06:05:56    686s] <CMD> editCommitPoly 487.376 248.5245
[11/28 06:05:56    686s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[11/28 06:06:07    688s] <CMD> uiSetTool moveWire
[11/28 06:06:08    688s] <CMD> deselectAll
[11/28 06:06:08    688s] <CMD> selectWire 483.8500 246.6000 487.2700 248.4700 1 _NULL
[11/28 06:06:13    689s] <CMD> undo
[11/28 06:06:13    689s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[11/28 06:06:45    694s] <CMD> uiSetTool addVia
[11/28 06:06:49    695s] <CMD> report_via -name_only -special
[11/28 06:06:49    695s] <CMD> setEditMode -via_cut_layer Via1
[11/28 06:06:49    695s] <CMD> setEditMode -cut_class {}
[11/28 06:06:49    695s] <CMD> setEditMode -via_cell_name 0x0
[11/28 06:07:39    705s] <CMD> setEditMode -via_create_by viacell
[11/28 06:07:50    708s] <CMD> setEditMode -via_cell_name M2_M1_HV
[11/28 06:08:00    710s] <CMD> setEditMode -via_cell_name M2_M1_VV
[11/28 06:08:03    711s] <CMD> setEditMode -via_cell_name M2_M1_VH
[11/28 06:08:06    712s] <CMD> setEditMode -via_cell_name M2_M1_HH
[11/28 06:08:08    713s] <CMD> setEditMode -via_cell_name M2_M1_2x1_HV_W
[11/28 06:08:19    715s] <CMD> setEditMode -via_create_by parameters
[11/28 06:08:23    717s] <CMD> editAddVia 484.215 249.545
[11/28 06:08:25    718s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[11/28 06:08:28    719s] <CMD> undo
[11/28 06:08:28    719s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[11/28 06:08:31    720s] <CMD> zoomBox 481.72400 246.64500 489.60450 249.73450
[11/28 06:08:32    720s] <CMD> zoomBox 482.31200 246.97100 489.01100 249.59750
[11/28 06:08:33    721s] <CMD> zoomBox 481.72300 246.64450 489.60450 249.73450
[11/28 06:08:33    721s] <CMD> zoomBox 481.03000 246.26050 490.30300 249.89600
[11/28 06:08:33    721s] <CMD> zoomBox 480.21500 245.80900 491.12450 250.08600
[11/28 06:08:33    721s] <CMD> zoomBox 479.25650 245.27750 492.09100 250.30950
[11/28 06:08:34    721s] <CMD> zoomBox 476.80150 243.91700 494.56650 250.88200
[11/28 06:08:35    722s] <CMD> zoomBox 478.08800 244.87650 493.18850 250.79700
[11/28 06:08:35    722s] <CMD> zoomBox 479.18100 245.69250 492.01700 250.72500
[11/28 06:08:35    722s] <CMD> zoomBox 480.90000 246.97500 490.17550 250.61150
[11/28 06:08:36    722s] <CMD> zoomBox 481.57200 247.47600 489.45600 250.56700
[11/28 06:08:39    723s] <CMD> report_via -name_only -special
[11/28 06:08:39    723s] <CMD> setEditMode -via_cut_layer Via1
[11/28 06:08:39    723s] <CMD> setEditMode -via_type auto
[11/28 06:08:39    723s] <CMD> setEditMode -via_type auto
[11/28 06:08:49    725s] <CMD> setEditMode -via_cut_layer Via2
[11/28 06:08:49    725s] <CMD> setEditMode -via_cut_layer Via2
[11/28 06:08:49    725s] <CMD> setEditMode -cut_class {}
[11/28 06:08:49    725s] <CMD> setEditMode -cut_class {}
[11/28 06:09:04    728s] <CMD> editAddVia 485.085 249.2915
[11/28 06:09:04    728s] WARNING (IMPSPR-154): Via at (485.085, 249.290) is too small against wire/pin's intersection area resulting in a narrow connection. Create bigger size via or multi-cut via relative to the intersection area to make a wider connection.
[11/28 06:09:04    728s] WARNING (IMPSPR-154): Via at (485.085, 249.290) is too small against wire/pin's intersection area resulting in a narrow connection. Create bigger size via or multi-cut via relative to the intersection area to make a wider connection.
[11/28 06:09:04    728s] WARNING (IMPSPR-154): Via at (485.085, 249.290) is too small against wire/pin's intersection area resulting in a narrow connection. Create bigger size via or multi-cut via relative to the intersection area to make a wider connection.
[11/28 06:09:04    728s] WARNING (IMPSPR-154): Via at (485.085, 249.290) is too small against wire/pin's intersection area resulting in a narrow connection. Create bigger size via or multi-cut via relative to the intersection area to make a wider connection.
[11/28 06:09:05    728s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[11/28 06:09:12    731s] <CMD> undo
[11/28 06:09:12    731s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[11/28 06:09:14    732s] <CMD> editAddVia 484.682 249.377
[11/28 06:09:14    732s] WARNING (IMPSPR-154): Via at (484.680, 249.375) is too small against wire/pin's intersection area resulting in a narrow connection. Create bigger size via or multi-cut via relative to the intersection area to make a wider connection.
[11/28 06:09:14    732s] WARNING (IMPSPR-154): Via at (484.680, 249.375) is too small against wire/pin's intersection area resulting in a narrow connection. Create bigger size via or multi-cut via relative to the intersection area to make a wider connection.
[11/28 06:09:14    732s] WARNING (IMPSPR-154): Via at (484.680, 249.375) is too small against wire/pin's intersection area resulting in a narrow connection. Create bigger size via or multi-cut via relative to the intersection area to make a wider connection.
[11/28 06:09:14    732s] WARNING (IMPSPR-154): Via at (484.680, 249.375) is too small against wire/pin's intersection area resulting in a narrow connection. Create bigger size via or multi-cut via relative to the intersection area to make a wider connection.
[11/28 06:09:14    732s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[11/28 06:09:21    734s] <CMD> uiSetTool select
[11/28 06:09:46    739s] <CMD> undo
[11/28 06:09:47    739s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[11/28 06:09:52    741s] <CMD> redo
[11/28 06:09:52    741s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[11/28 06:10:10    745s] <CMD> verifyPowerVia
[11/28 06:10:10    745s] 
[11/28 06:10:10    745s] ******** Start: VERIFY POWER VIA ********
[11/28 06:10:10    745s] Start Time: Tue Nov 28 06:10:10 2023
[11/28 06:10:10    745s] 
[11/28 06:10:10    746s] Check all 2 Power/Ground nets
[11/28 06:10:10    746s] *** Checking Net VDD
[11/28 06:10:10    746s] *** Checking Net VSS
[11/28 06:10:10    746s] Actually Checked 2 Power/Ground nets with physical connectivity
[11/28 06:10:10    746s] 
[11/28 06:10:10    746s] Begin Summary 
[11/28 06:10:10    746s]   Found no problems or warnings.
[11/28 06:10:10    746s] End Summary
[11/28 06:10:10    746s] 
[11/28 06:10:10    746s] End Time: Tue Nov 28 06:10:10 2023
[11/28 06:10:10    746s] ******** End: VERIFY POWER VIA ********
[11/28 06:10:10    746s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/28 06:10:10    746s]   (CPU Time: 0:00:00.1  MEM: 0.004M)
[11/28 06:10:10    746s] 
[11/28 06:10:10    746s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[11/28 06:11:06    754s] <CMD> zoomBox 482.16050 247.72550 488.86200 250.35300
[11/28 06:11:06    754s] <CMD> zoomBox 483.08600 248.11800 487.92850 250.01650
[11/28 06:11:06    754s] <CMD> zoomBox 483.75450 248.40150 487.25400 249.77350
[11/28 06:11:07    754s] <CMD> zoomBox 484.23800 248.60600 486.76650 249.59750
[11/28 06:11:08    754s] <CMD> zoomBox 484.01550 248.51150 486.99050 249.67800
[11/28 06:11:08    754s] <CMD> zoomBox 483.44550 248.27000 487.56450 249.88500
[11/28 06:11:09    755s] <CMD> zoomBox 482.15600 247.72350 488.86400 250.35350
[11/28 06:11:14    756s] <CMD> uiSetTool addVia
[11/28 06:11:18    757s] <CMD> report_via -name_only -special
[11/28 06:11:18    757s] <CMD> setEditMode -via_cut_layer Via2
[11/28 06:11:18    757s] <CMD> setEditMode -via_cut_layer Via2
[11/28 06:11:18    757s] <CMD> setEditMode -via_type auto
[11/28 06:11:18    757s] <CMD> setEditMode -via_type auto
[11/28 06:11:18    757s] <CMD> setEditMode -via_type auto
[11/28 06:11:18    757s] <CMD> setEditMode -via_type auto
[11/28 06:11:37    760s] <CMD> uiSetTool select
[11/28 06:12:50    772s] <CMD> saveDesign risc_v_Pad_Frame_issues_power_via_good.enc
[11/28 06:12:50    772s] #% Begin save design ... (date=11/28 06:12:50, mem=1494.6M)
[11/28 06:12:50    772s] % Begin Save ccopt configuration ... (date=11/28 06:12:50, mem=1494.6M)
[11/28 06:12:50    773s] % End Save ccopt configuration ... (date=11/28 06:12:50, total cpu=0:00:00.4, real=0:00:00.0, peak res=1494.8M, current mem=1494.8M)
[11/28 06:12:50    773s] % Begin Save netlist data ... (date=11/28 06:12:50, mem=1494.8M)
[11/28 06:12:50    773s] Writing Binary DB to risc_v_Pad_Frame_issues_power_via_good.enc.dat/risc_v_Pad_Frame.v.bin in single-threaded mode...
[11/28 06:12:50    773s] % End Save netlist data ... (date=11/28 06:12:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=1494.8M, current mem=1494.8M)
[11/28 06:12:50    773s] Saving symbol-table file ...
[11/28 06:12:51    773s] Saving congestion map file risc_v_Pad_Frame_issues_power_via_good.enc.dat/risc_v_Pad_Frame.route.congmap.gz ...
[11/28 06:12:51    773s] % Begin Save AAE data ... (date=11/28 06:12:51, mem=1495.3M)
[11/28 06:12:51    773s] Saving AAE Data ...
[11/28 06:12:52    773s] % End Save AAE data ... (date=11/28 06:12:51, total cpu=0:00:00.1, real=0:00:01.0, peak res=1495.3M, current mem=1495.3M)
[11/28 06:12:52    773s] Saving preference file risc_v_Pad_Frame_issues_power_via_good.enc.dat/gui.pref.tcl ...
[11/28 06:12:52    773s] Saving mode setting ...
[11/28 06:12:52    773s] Saving global file ...
[11/28 06:12:52    773s] % Begin Save floorplan data ... (date=11/28 06:12:52, mem=1495.4M)
[11/28 06:12:52    773s] Saving floorplan file ...
[11/28 06:12:53    774s] % End Save floorplan data ... (date=11/28 06:12:53, total cpu=0:00:00.2, real=0:00:01.0, peak res=1495.4M, current mem=1495.4M)
[11/28 06:12:53    774s] Saving PG file risc_v_Pad_Frame_issues_power_via_good.enc.dat/risc_v_Pad_Frame.pg.gz, version#2, (Created by Innovus v21.12-s106_1 on Tue Nov 28 06:12:53 2023)
[11/28 06:12:53    774s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1943.5M) ***
[11/28 06:12:53    774s] Saving Drc markers ...
[11/28 06:12:54    774s] ... 671 markers are saved ...
[11/28 06:12:54    774s] ... 1 geometry drc markers are saved ...
[11/28 06:12:54    774s] ... 0 antenna drc markers are saved ...
[11/28 06:12:54    774s] % Begin Save placement data ... (date=11/28 06:12:54, mem=1495.4M)
[11/28 06:12:54    774s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/28 06:12:54    774s] Save Adaptive View Pruning View Names to Binary file
[11/28 06:12:54    774s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1946.5M) ***
[11/28 06:12:54    774s] % End Save placement data ... (date=11/28 06:12:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=1495.4M, current mem=1495.4M)
[11/28 06:12:54    774s] % Begin Save routing data ... (date=11/28 06:12:54, mem=1495.4M)
[11/28 06:12:54    774s] Saving route file ...
[11/28 06:12:55    774s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1943.5M) ***
[11/28 06:12:55    774s] % End Save routing data ... (date=11/28 06:12:55, total cpu=0:00:00.1, real=0:00:01.0, peak res=1495.6M, current mem=1495.6M)
[11/28 06:12:55    774s] Saving property file risc_v_Pad_Frame_issues_power_via_good.enc.dat/risc_v_Pad_Frame.prop
[11/28 06:12:55    774s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1946.5M) ***
[11/28 06:12:55    774s] Saving preRoute extracted patterns in file 'risc_v_Pad_Frame_issues_power_via_good.enc.dat/risc_v_Pad_Frame.techData.gz' ...
[11/28 06:12:55    774s] Saving preRoute extraction data in directory 'risc_v_Pad_Frame_issues_power_via_good.enc.dat/extraction/' ...
[11/28 06:12:55    774s] Checksum of RCGrid density data::132
[11/28 06:12:56    774s] % Begin Save power constraints data ... (date=11/28 06:12:55, mem=1495.7M)
[11/28 06:12:56    775s] % End Save power constraints data ... (date=11/28 06:12:56, total cpu=0:00:00.1, real=0:00:01.0, peak res=1495.7M, current mem=1495.7M)
[11/28 06:12:57    776s] Generated self-contained design risc_v_Pad_Frame_issues_power_via_good.enc.dat
[11/28 06:12:57    776s] #% End save design ... (date=11/28 06:12:57, total cpu=0:00:03.6, real=0:00:07.0, peak res=1496.5M, current mem=1496.5M)
[11/28 06:12:57    776s] *** Message Summary: 0 warning(s), 0 error(s)
[11/28 06:12:57    776s] 
[11/28 06:13:20    780s] <CMD> zoomBox -89.0 305.59 889.0 889.21
[11/28 06:13:21    781s] <CMD> selectInst pad_vss_ior_dummy3
[11/28 06:13:24    781s] <CMD> zoomBox -473.03450 264.67750 1278.24750 951.28950
[11/28 06:13:24    781s] <CMD> zoomBox -803.48950 159.51400 1620.43100 1109.84250
[11/28 06:13:25    782s] <CMD> zoomBox -1013.89300 91.60900 1837.77850 1209.64250
[11/28 06:13:25    782s] <CMD> zoomBox -1261.42600 11.72050 2093.48150 1327.05400
[11/28 06:13:25    782s] <CMD> zoomBox -1546.94500 -37.40850 2400.00500 1510.04250
[11/28 06:13:26    782s] <CMD> zoomBox -1882.84950 -95.20800 2760.62100 1725.32300
[11/28 06:13:26    782s] <CMD> zoomBox -2279.51100 -166.16350 3183.39700 1975.63800
[11/28 06:13:27    782s] <CMD> zoomBox -1828.64850 -156.30850 2814.82300 1664.22250
[11/28 06:13:27    783s] <CMD> zoomBox -1119.66750 -140.81200 2235.24100 1174.52200
[11/28 06:13:28    783s] <CMD> zoomBox -607.42950 -127.93600 1816.49250 822.39300
[11/28 06:13:28    783s] <CMD> zoomBox -407.37950 -122.47050 1652.95450 685.30950
[11/28 06:13:32    784s] <CMD> zoomBox -275.06350 -69.69250 1476.22200 616.92100
[11/28 06:13:32    784s] <CMD> zoomBox -161.64600 -24.83100 1326.94700 558.79050
[11/28 06:13:33    784s] <CMD> zoomBox -62.28750 16.65800 1203.01700 512.73650
[11/28 06:13:33    784s] <CMD> zoomBox 93.32050 74.08700 1007.50350 432.50400
[11/28 06:13:33    785s] <CMD> zoomBox 205.28900 117.25750 865.78700 376.21400
[11/28 06:13:34    785s] <CMD> zoomBox 248.06450 134.47500 809.48800 354.58800
[11/28 06:13:34    785s] <CMD> zoomBox 314.36400 161.54900 719.99300 320.58100
[11/28 06:13:34    785s] <CMD> zoomBox 362.01450 181.11000 655.08250 296.01100
[11/28 06:13:35    785s] <CMD> zoomBox 396.44250 197.10150 608.18400 280.11750
[11/28 06:13:35    785s] <CMD> zoomBox 421.30000 208.79650 574.28450 268.77600
[11/28 06:13:36    786s] <CMD> zoomBox 430.87650 215.36500 560.91350 266.34750
[11/28 06:13:36    786s] <CMD> zoomBox 439.01650 220.94750 549.54800 264.28300
[11/28 06:13:37    786s] <CMD> deselectAll
[11/28 06:13:37    786s] <CMD> selectWire 483.8050 248.3200 487.1550 267.4700 2 VSS
[11/28 06:13:38    786s] <CMD> deselectAll
[11/28 06:13:38    786s] <CMD> selectWire 483.8050 248.3200 487.1550 267.4700 2 VSS
[11/28 06:13:46    788s] <CMD> zoomBox 446.01500 224.91550 539.96700 261.75050
[11/28 06:13:46    788s] <CMD> zoomBox 451.93000 228.32200 531.78950 259.63200
[11/28 06:13:46    788s] <CMD> zoomBox 461.23100 233.69700 518.93000 256.31850
[11/28 06:13:47    789s] <CMD> zoomBox 467.95100 237.67250 509.63900 254.01700
[11/28 06:13:47    789s] <CMD> zoomBox 472.80600 240.54550 502.92600 252.35450
[11/28 06:13:47    789s] <CMD> zoomBox 476.30800 242.64850 498.07100 251.18100
[11/28 06:13:49    789s] <CMD> deselectAll
[11/28 06:13:49    789s] <CMD> selectMarker 485.4450 249.1250 485.5150 249.1950 35 1 35
[11/28 06:13:56    791s] <CMD> zoomBox 470.03000 240.80400 500.15200 252.61350
[11/28 06:13:56    791s] <CMD> zoomBox 455.81350 236.55800 504.86450 255.78900
[11/28 06:13:56    791s] <CMD> zoomBox 432.68400 229.64450 512.55600 260.95950
[11/28 06:13:57    791s] <CMD> zoomBox 395.02100 218.38750 525.08000 269.37900
[11/28 06:13:57    791s] <CMD> zoomBox 333.69300 200.05800 545.47350 283.08900
[11/28 06:13:57    791s] <CMD> zoomBox 233.83050 170.21100 578.68100 305.41400
[11/28 06:13:57    791s] <CMD> zoomBox 188.16050 156.56150 593.86750 315.62400
[11/28 06:13:58    791s] <CMD> zoomBox 71.22100 121.61050 632.75350 341.76650
[11/28 06:13:58    791s] <CMD> zoomBox -90.63350 73.23600 686.57550 377.95050
[11/28 06:13:59    792s] <CMD> zoomBox -314.65350 6.28150 761.06950 428.03200
[11/28 06:13:59    792s] <CMD> zoomBox -457.11400 -36.29700 808.44200 459.88000
[11/28 06:13:59    792s] <CMD> zoomBox -624.71500 -86.38950 864.17450 497.34850
[11/28 06:14:13    795s] <CMD> zoomBox -307.10700 7.90600 768.61700 429.65700
[11/28 06:14:16    796s] <CMD> zoomBox -77.52300 75.39850 699.68800 380.11400
[11/28 06:14:16    796s] <CMD> zoomBox 88.35050 124.16200 649.88700 344.31950
[11/28 06:14:18    797s] <CMD> zoomBox 147.45850 140.92700 624.76500 328.06100
[11/28 06:14:19    797s] <CMD> zoomBox 198.60400 156.72700 604.31500 315.79100
[11/28 06:14:19    797s] <CMD> zoomBox 241.71250 170.01050 586.56650 305.21500
[11/28 06:14:24    798s] <CMD> zoomBox 309.90200 191.70450 559.06000 289.39000
[11/28 06:14:25    798s] <CMD> zoomBox 241.71050 170.00950 586.56700 305.21500
[11/28 06:14:25    798s] <CMD> zoomBox 147.32700 139.98200 624.63850 327.11800
[11/28 06:14:25    798s] <CMD> zoomBox 16.69350 98.42200 677.33300 357.43400
[11/28 06:14:26    798s] <CMD> zoomBox -164.11400 40.89900 750.26700 399.39350
[11/28 06:14:26    798s] <CMD> zoomBox -414.36700 -38.71750 851.21300 457.46900
[11/28 06:14:38    801s] <CMD> zoomBox -607.48800 -87.60200 881.43000 496.14700
[11/28 06:14:38    802s] <CMD> zoomBox -834.68900 -145.11300 916.97950 541.65050
[11/28 06:14:41    802s] <CMD> zoomBox -494.74900 40.20250 770.83150 536.38900
[11/28 06:15:08    807s] <CMD> zoomBox -815.39750 -13.87250 936.27100 672.89100
[11/28 06:15:42    813s] 
--------------------------------------------------------------------------------
Exiting Innovus on Tue Nov 28 06:15:42 2023
  Total CPU time:     0:14:08
  Total real time:    0:34:46
  Peak memory (main): 1601.50MB

[11/28 06:15:42    813s] 
[11/28 06:15:42    813s] *** Memory Usage v#1 (Current mem = 1960.199M, initial mem = 311.355M) ***
[11/28 06:15:42    813s] 
[11/28 06:15:42    813s] *** Summary of all messages that are not suppressed in this session:
[11/28 06:15:42    813s] Severity  ID               Count  Summary                                  
[11/28 06:15:42    813s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[11/28 06:15:42    813s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/28 06:15:42    813s] WARNING   IMPLF-200           25  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/28 06:15:42    813s] WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/28 06:15:42    813s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[11/28 06:15:42    813s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[11/28 06:15:42    813s] WARNING   IMPFP-4008           1  The ring number '%d' is specified at sid...
[11/28 06:15:42    813s] WARNING   IMPFP-4031           3  Adjusting '%s'(according to %s) from %s ...
[11/28 06:15:42    813s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[11/28 06:15:42    813s] ERROR     IMPSYT-6000          2  No Object Selected.                      
[11/28 06:15:42    813s] WARNING   IMPSYC-2             5  Timing information is not defined for ce...
[11/28 06:15:42    813s] WARNING   IMPVL-159           16  Pin '%s' of cell '%s' is defined in LEF ...
[11/28 06:15:42    813s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/28 06:15:42    813s] WARNING   IMPVFG-1103          1  VERIFY DRC did not complete:             
[11/28 06:15:42    813s] WARNING   IMPVMD-83            1  Minimum window density for layer "%s" is...
[11/28 06:15:42    813s] WARNING   IMPVMD-84            1  Maximum window density for layer "%s" is...
[11/28 06:15:42    813s] WARNING   IMPVMD-85            1  Window size (width) for layer "%s" is mi...
[11/28 06:15:42    813s] WARNING   IMPVMD-86            1  Window size (height) for layer "%s" is m...
[11/28 06:15:42    813s] WARNING   IMPVMD-87            1  Window step (horizontal) for layer "%s" ...
[11/28 06:15:42    813s] WARNING   IMPVMD-88            1  Window step (vertical) for layer "%s" is...
[11/28 06:15:42    813s] ERROR     IMPVAC-114           1  No EM rule defined in QRC tech or ICT EM...
[11/28 06:15:42    813s] ERROR     IMPVFW-405           1  There is no specified end cap cell type ...
[11/28 06:15:42    813s] WARNING   IMPVFW-5             1  %s is not completed.                     
[11/28 06:15:42    813s] WARNING   IMPPP-193            1  The currently specified %s spacing %f %s...
[11/28 06:15:42    813s] WARNING   IMPSR-554            1  The specified top target layer is beyond...
[11/28 06:15:42    813s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[11/28 06:15:42    813s] WARNING   IMPSR-1255           2  Cannot find any non 'CLASS CORE' pad pin...
[11/28 06:15:42    813s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[11/28 06:15:42    813s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[11/28 06:15:42    813s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/28 06:15:42    813s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[11/28 06:15:42    813s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[11/28 06:15:42    813s] WARNING   IMPCCOPT-2406       14  Clock halo disabled on instance '%s'. Cl...
[11/28 06:15:42    813s] WARNING   IMPCCOPT-2171       10  Unable to get/extract RC parasitics for ...
[11/28 06:15:42    813s] WARNING   IMPCCOPT-2169       10  Cannot extract parasitics for %s net '%s...
[11/28 06:15:42    813s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[11/28 06:15:42    813s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[11/28 06:15:42    813s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[11/28 06:15:42    813s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[11/28 06:15:42    813s] WARNING   GLOBAL-100           1  Global '%s' has become obsolete. It will...
[11/28 06:15:42    813s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[11/28 06:15:42    813s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[11/28 06:15:42    813s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[11/28 06:15:42    813s] *** Message Summary: 193 warning(s), 4 error(s)
[11/28 06:15:42    813s] 
[11/28 06:15:42    813s] --- Ending "Innovus" (totcpu=0:13:34, real=0:34:45, mem=1960.2M) ---
