INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/sources_1/imports/Tutorial/tutorial.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tutorial
WARNING: [VRFC 10-280] actual for formal port x is neither a static name nor a globally static expression [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/sources_1/imports/Tutorial/tutorial.vhd:128]
