#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xcbadb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xcbaf40 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0xcb34c0 .functor NOT 1, L_0xceca90, C4<0>, C4<0>, C4<0>;
L_0xcec820 .functor XOR 1, L_0xcec6c0, L_0xcec780, C4<0>, C4<0>;
L_0xcec980 .functor XOR 1, L_0xcec820, L_0xcec8e0, C4<0>, C4<0>;
v0xce9960_0 .net *"_ivl_10", 0 0, L_0xcec8e0;  1 drivers
v0xce9a60_0 .net *"_ivl_12", 0 0, L_0xcec980;  1 drivers
v0xce9b40_0 .net *"_ivl_2", 0 0, L_0xcec620;  1 drivers
v0xce9c00_0 .net *"_ivl_4", 0 0, L_0xcec6c0;  1 drivers
v0xce9ce0_0 .net *"_ivl_6", 0 0, L_0xcec780;  1 drivers
v0xce9e10_0 .net *"_ivl_8", 0 0, L_0xcec820;  1 drivers
v0xce9ef0_0 .net "a", 0 0, v0xce7b50_0;  1 drivers
v0xce9f90_0 .net "b", 0 0, v0xce7bf0_0;  1 drivers
v0xcea030_0 .net "c", 0 0, v0xce7c90_0;  1 drivers
v0xcea0d0_0 .var "clk", 0 0;
v0xcea170_0 .net "d", 0 0, v0xce7e00_0;  1 drivers
v0xcea210_0 .net "out_dut", 0 0, L_0xcec430;  1 drivers
v0xcea2b0_0 .net "out_ref", 0 0, L_0xceb280;  1 drivers
v0xcea350_0 .var/2u "stats1", 159 0;
v0xcea3f0_0 .var/2u "strobe", 0 0;
v0xcea490_0 .net "tb_match", 0 0, L_0xceca90;  1 drivers
v0xcea550_0 .net "tb_mismatch", 0 0, L_0xcb34c0;  1 drivers
v0xcea720_0 .net "wavedrom_enable", 0 0, v0xce7ef0_0;  1 drivers
v0xcea7c0_0 .net "wavedrom_title", 511 0, v0xce7f90_0;  1 drivers
L_0xcec620 .concat [ 1 0 0 0], L_0xceb280;
L_0xcec6c0 .concat [ 1 0 0 0], L_0xceb280;
L_0xcec780 .concat [ 1 0 0 0], L_0xcec430;
L_0xcec8e0 .concat [ 1 0 0 0], L_0xceb280;
L_0xceca90 .cmp/eeq 1, L_0xcec620, L_0xcec980;
S_0xcbb0d0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0xcbaf40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xcbb850 .functor NOT 1, v0xce7c90_0, C4<0>, C4<0>, C4<0>;
L_0xcb3d80 .functor NOT 1, v0xce7bf0_0, C4<0>, C4<0>, C4<0>;
L_0xcea9d0 .functor AND 1, L_0xcbb850, L_0xcb3d80, C4<1>, C4<1>;
L_0xceaa70 .functor NOT 1, v0xce7e00_0, C4<0>, C4<0>, C4<0>;
L_0xceaba0 .functor NOT 1, v0xce7b50_0, C4<0>, C4<0>, C4<0>;
L_0xceaca0 .functor AND 1, L_0xceaa70, L_0xceaba0, C4<1>, C4<1>;
L_0xcead80 .functor OR 1, L_0xcea9d0, L_0xceaca0, C4<0>, C4<0>;
L_0xceae40 .functor AND 1, v0xce7b50_0, v0xce7c90_0, C4<1>, C4<1>;
L_0xceaf00 .functor AND 1, L_0xceae40, v0xce7e00_0, C4<1>, C4<1>;
L_0xceafc0 .functor OR 1, L_0xcead80, L_0xceaf00, C4<0>, C4<0>;
L_0xceb130 .functor AND 1, v0xce7bf0_0, v0xce7c90_0, C4<1>, C4<1>;
L_0xceb1a0 .functor AND 1, L_0xceb130, v0xce7e00_0, C4<1>, C4<1>;
L_0xceb280 .functor OR 1, L_0xceafc0, L_0xceb1a0, C4<0>, C4<0>;
v0xcb3730_0 .net *"_ivl_0", 0 0, L_0xcbb850;  1 drivers
v0xcb37d0_0 .net *"_ivl_10", 0 0, L_0xceaca0;  1 drivers
v0xce6340_0 .net *"_ivl_12", 0 0, L_0xcead80;  1 drivers
v0xce6400_0 .net *"_ivl_14", 0 0, L_0xceae40;  1 drivers
v0xce64e0_0 .net *"_ivl_16", 0 0, L_0xceaf00;  1 drivers
v0xce6610_0 .net *"_ivl_18", 0 0, L_0xceafc0;  1 drivers
v0xce66f0_0 .net *"_ivl_2", 0 0, L_0xcb3d80;  1 drivers
v0xce67d0_0 .net *"_ivl_20", 0 0, L_0xceb130;  1 drivers
v0xce68b0_0 .net *"_ivl_22", 0 0, L_0xceb1a0;  1 drivers
v0xce6990_0 .net *"_ivl_4", 0 0, L_0xcea9d0;  1 drivers
v0xce6a70_0 .net *"_ivl_6", 0 0, L_0xceaa70;  1 drivers
v0xce6b50_0 .net *"_ivl_8", 0 0, L_0xceaba0;  1 drivers
v0xce6c30_0 .net "a", 0 0, v0xce7b50_0;  alias, 1 drivers
v0xce6cf0_0 .net "b", 0 0, v0xce7bf0_0;  alias, 1 drivers
v0xce6db0_0 .net "c", 0 0, v0xce7c90_0;  alias, 1 drivers
v0xce6e70_0 .net "d", 0 0, v0xce7e00_0;  alias, 1 drivers
v0xce6f30_0 .net "out", 0 0, L_0xceb280;  alias, 1 drivers
S_0xce7090 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0xcbaf40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xce7b50_0 .var "a", 0 0;
v0xce7bf0_0 .var "b", 0 0;
v0xce7c90_0 .var "c", 0 0;
v0xce7d60_0 .net "clk", 0 0, v0xcea0d0_0;  1 drivers
v0xce7e00_0 .var "d", 0 0;
v0xce7ef0_0 .var "wavedrom_enable", 0 0;
v0xce7f90_0 .var "wavedrom_title", 511 0;
S_0xce7330 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0xce7090;
 .timescale -12 -12;
v0xce7590_0 .var/2s "count", 31 0;
E_0xcb5d00/0 .event negedge, v0xce7d60_0;
E_0xcb5d00/1 .event posedge, v0xce7d60_0;
E_0xcb5d00 .event/or E_0xcb5d00/0, E_0xcb5d00/1;
E_0xcb5f50 .event negedge, v0xce7d60_0;
E_0xca09f0 .event posedge, v0xce7d60_0;
S_0xce7690 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xce7090;
 .timescale -12 -12;
v0xce7890_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xce7970 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xce7090;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xce80f0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0xcbaf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xceb3e0 .functor NOT 1, v0xce7b50_0, C4<0>, C4<0>, C4<0>;
L_0xceb450 .functor AND 1, L_0xceb3e0, v0xce7bf0_0, C4<1>, C4<1>;
L_0xceb530 .functor NOT 1, v0xce7c90_0, C4<0>, C4<0>, C4<0>;
L_0xceb5a0 .functor AND 1, L_0xceb450, L_0xceb530, C4<1>, C4<1>;
L_0xceb6e0 .functor NOT 1, v0xce7b50_0, C4<0>, C4<0>, C4<0>;
L_0xceb750 .functor NOT 1, v0xce7bf0_0, C4<0>, C4<0>, C4<0>;
L_0xceb800 .functor AND 1, L_0xceb6e0, L_0xceb750, C4<1>, C4<1>;
L_0xceb910 .functor AND 1, L_0xceb800, v0xce7e00_0, C4<1>, C4<1>;
L_0xceba20 .functor OR 1, L_0xceb5a0, L_0xceb910, C4<0>, C4<0>;
L_0xcebb30 .functor AND 1, v0xce7b50_0, v0xce7bf0_0, C4<1>, C4<1>;
L_0xcebe20 .functor AND 1, L_0xcebb30, v0xce7c90_0, C4<1>, C4<1>;
L_0xcebfa0 .functor OR 1, L_0xceba20, L_0xcebe20, C4<0>, C4<0>;
L_0xcec120 .functor AND 1, v0xce7b50_0, v0xce7c90_0, C4<1>, C4<1>;
L_0xcec190 .functor NOT 1, v0xce7e00_0, C4<0>, C4<0>, C4<0>;
L_0xcec0b0 .functor AND 1, L_0xcec120, L_0xcec190, C4<1>, C4<1>;
L_0xcec430 .functor OR 1, L_0xcebfa0, L_0xcec0b0, C4<0>, C4<0>;
v0xce83e0_0 .net *"_ivl_0", 0 0, L_0xceb3e0;  1 drivers
v0xce84c0_0 .net *"_ivl_10", 0 0, L_0xceb750;  1 drivers
v0xce85a0_0 .net *"_ivl_12", 0 0, L_0xceb800;  1 drivers
v0xce8690_0 .net *"_ivl_14", 0 0, L_0xceb910;  1 drivers
v0xce8770_0 .net *"_ivl_16", 0 0, L_0xceba20;  1 drivers
v0xce88a0_0 .net *"_ivl_18", 0 0, L_0xcebb30;  1 drivers
v0xce8980_0 .net *"_ivl_2", 0 0, L_0xceb450;  1 drivers
v0xce8a60_0 .net *"_ivl_20", 0 0, L_0xcebe20;  1 drivers
v0xce8b40_0 .net *"_ivl_22", 0 0, L_0xcebfa0;  1 drivers
v0xce8c20_0 .net *"_ivl_24", 0 0, L_0xcec120;  1 drivers
v0xce8d00_0 .net *"_ivl_26", 0 0, L_0xcec190;  1 drivers
v0xce8de0_0 .net *"_ivl_28", 0 0, L_0xcec0b0;  1 drivers
v0xce8ec0_0 .net *"_ivl_4", 0 0, L_0xceb530;  1 drivers
v0xce8fa0_0 .net *"_ivl_6", 0 0, L_0xceb5a0;  1 drivers
v0xce9080_0 .net *"_ivl_8", 0 0, L_0xceb6e0;  1 drivers
v0xce9160_0 .net "a", 0 0, v0xce7b50_0;  alias, 1 drivers
v0xce9200_0 .net "b", 0 0, v0xce7bf0_0;  alias, 1 drivers
v0xce9400_0 .net "c", 0 0, v0xce7c90_0;  alias, 1 drivers
v0xce94f0_0 .net "d", 0 0, v0xce7e00_0;  alias, 1 drivers
v0xce95e0_0 .net "out", 0 0, L_0xcec430;  alias, 1 drivers
S_0xce9740 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0xcbaf40;
 .timescale -12 -12;
E_0xcb5aa0 .event anyedge, v0xcea3f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xcea3f0_0;
    %nor/r;
    %assign/vec4 v0xcea3f0_0, 0;
    %wait E_0xcb5aa0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xce7090;
T_3 ;
    %fork t_1, S_0xce7330;
    %jmp t_0;
    .scope S_0xce7330;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xce7590_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xce7e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce7c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce7bf0_0, 0;
    %assign/vec4 v0xce7b50_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xca09f0;
    %load/vec4 v0xce7590_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xce7590_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xce7e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce7c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce7bf0_0, 0;
    %assign/vec4 v0xce7b50_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xcb5f50;
    %fork TD_tb.stim1.wavedrom_stop, S_0xce7970;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcb5d00;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xce7b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce7bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce7c90_0, 0;
    %assign/vec4 v0xce7e00_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0xce7090;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0xcbaf40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcea0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcea3f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xcbaf40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xcea0d0_0;
    %inv;
    %store/vec4 v0xcea0d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xcbaf40;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0xce7d60_0, v0xcea550_0, v0xce9ef0_0, v0xce9f90_0, v0xcea030_0, v0xcea170_0, v0xcea2b0_0, v0xcea210_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xcbaf40;
T_7 ;
    %load/vec4 v0xcea350_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xcea350_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xcea350_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0xcea350_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xcea350_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xcea350_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xcea350_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xcbaf40;
T_8 ;
    %wait E_0xcb5d00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xcea350_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcea350_0, 4, 32;
    %load/vec4 v0xcea490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xcea350_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcea350_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xcea350_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcea350_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xcea2b0_0;
    %load/vec4 v0xcea2b0_0;
    %load/vec4 v0xcea210_0;
    %xor;
    %load/vec4 v0xcea2b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xcea350_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcea350_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xcea350_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcea350_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/kmap2/iter0/response19/top_module.sv";
