strict digraph "" {
	node [label="\N"];
	"3786:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5568610>",
		fillcolor=cadetblue,
		label="3786:BS
adrw_next1 = adrw_next;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5568610>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_3784:AL"	 [def_var="['adrw_next1']",
		label="Leaf_3784:AL"];
	"3786:BS" -> "Leaf_3784:AL"	 [cond="[]",
		lineno=None];
	"3785:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b55687d0>",
		fillcolor=springgreen,
		label="3785:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3785:IF" -> "3786:BS"	 [cond="['adrw_next', 'last_buf_adr', 'dma_en']",
		label="!(((adrw_next == last_buf_adr) && dma_en))",
		lineno=3785];
	"3785:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5568990>",
		fillcolor=cadetblue,
		label="3785:BS
adrw_next1 = { SSRAM_HADR + 1{ 1'b0 } };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5568990>]",
		style=filled,
		typ=BlockingSubstitution];
	"3785:IF" -> "3785:BS"	 [cond="['adrw_next', 'last_buf_adr', 'dma_en']",
		label="((adrw_next == last_buf_adr) && dma_en)",
		lineno=3785];
	"3784:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5568f50>",
		clk_sens=False,
		fillcolor=gold,
		label="3784:AL",
		sens="['dma_en', 'adrw_next', 'last_buf_adr']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['dma_en', 'last_buf_adr', 'adrw_next']"];
	"3784:AL" -> "3785:IF"	 [cond="[]",
		lineno=None];
	"3785:BS" -> "Leaf_3784:AL"	 [cond="[]",
		lineno=None];
}
