

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s'
================================================================
* Date:           Thu Apr  4 19:57:42 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2LV-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.920 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       13|       13| 65.000 ns | 65.000 ns |   14|   14| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                           |                                                          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                  Instance                                 |                          Module                          |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_392               |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1         |       11|       11| 55.000 ns | 55.000 ns |   12|   12| function |
        |call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_423  |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s  |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +---------------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     354|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|      2|    2206|    7256|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     248|    -|
|Register         |        -|      -|    1250|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      2|    3456|    7858|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |       1|       6|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+-------+------+------+-----+
    |                                  Instance                                 |                          Module                          | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+-------+------+------+-----+
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_392               |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1         |        0|      2|  1821|  7064|    0|
    |call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_423  |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s  |        0|      0|   385|   192|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                      |                                                          |        0|      2|  2206|  7256|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_962_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln323_fu_973_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln326_fu_916_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln328_fu_927_p2        |     +    |      0|  0|  39|          32|           1|
    |and_ln289_1_fu_835_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln289_2_fu_841_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_829_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_445           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_513           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op140  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln289_1_fu_783_p2     |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln289_7_fu_803_p2     |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln289_8_fu_823_p2     |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln289_fu_773_p2       |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln313_fu_911_p2       |   icmp   |      0|  0|  20|          32|           5|
    |icmp_ln317_fu_957_p2       |   icmp   |      0|  0|  20|          32|           5|
    |select_ln323_fu_978_p3     |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_932_p3     |  select  |      0|  0|  32|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 354|         327|          31|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  62|         15|    1|         15|
    |ap_phi_mux_storemerge_phi_fu_385_p4  |  15|          3|   32|         96|
    |pX_3                                 |   9|          2|   32|         64|
    |pY_3                                 |   9|          2|   32|         64|
    |res_stream_V_data_0_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_10_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_11_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_12_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_13_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_14_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_15_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_8_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_9_V_blk_n          |   9|          2|    1|          2|
    |sX_3                                 |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 248|         56|  145|        335|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln289_2_reg_1165                                                       |   1|   0|    1|          0|
    |ap_CS_fsm                                                                  |  14|   0|   14|          0|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_392_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln289_1_reg_1148                                                      |   1|   0|    1|          0|
    |icmp_ln289_reg_1138                                                        |   1|   0|    1|          0|
    |kernel_data_V_2_0_ret_reg_1038                                             |  16|   0|   16|          0|
    |kernel_data_V_2_10_ret_reg_1018                                            |  16|   0|   16|          0|
    |kernel_data_V_2_11_ret_reg_1013                                            |  16|   0|   16|          0|
    |kernel_data_V_2_12                                                         |  16|   0|   16|          0|
    |kernel_data_V_2_12_ret_reg_1073                                            |  16|   0|   16|          0|
    |kernel_data_V_2_13                                                         |  16|   0|   16|          0|
    |kernel_data_V_2_13_ret_reg_1078                                            |  16|   0|   16|          0|
    |kernel_data_V_2_14                                                         |  16|   0|   16|          0|
    |kernel_data_V_2_14_ret_reg_1083                                            |  16|   0|   16|          0|
    |kernel_data_V_2_15                                                         |  16|   0|   16|          0|
    |kernel_data_V_2_15_ret_reg_1088                                            |  16|   0|   16|          0|
    |kernel_data_V_2_16                                                         |  16|   0|   16|          0|
    |kernel_data_V_2_16_ret_reg_1093                                            |  16|   0|   16|          0|
    |kernel_data_V_2_17                                                         |  16|   0|   16|          0|
    |kernel_data_V_2_17_ret_reg_1098                                            |  16|   0|   16|          0|
    |kernel_data_V_2_18_ret_reg_1008                                            |  16|   0|   16|          0|
    |kernel_data_V_2_19_ret_reg_1003                                            |  16|   0|   16|          0|
    |kernel_data_V_2_1_ret_reg_1033                                             |  16|   0|   16|          0|
    |kernel_data_V_2_20_ret_reg_998                                             |  16|   0|   16|          0|
    |kernel_data_V_2_21                                                         |  16|   0|   16|          0|
    |kernel_data_V_2_21_ret_reg_1103                                            |  16|   0|   16|          0|
    |kernel_data_V_2_22                                                         |  16|   0|   16|          0|
    |kernel_data_V_2_22_ret_reg_1108                                            |  16|   0|   16|          0|
    |kernel_data_V_2_23                                                         |  16|   0|   16|          0|
    |kernel_data_V_2_23_ret_reg_1113                                            |  16|   0|   16|          0|
    |kernel_data_V_2_24                                                         |  16|   0|   16|          0|
    |kernel_data_V_2_24_ret_reg_1118                                            |  16|   0|   16|          0|
    |kernel_data_V_2_25                                                         |  16|   0|   16|          0|
    |kernel_data_V_2_25_ret_reg_1123                                            |  16|   0|   16|          0|
    |kernel_data_V_2_26                                                         |  16|   0|   16|          0|
    |kernel_data_V_2_26_ret_reg_1128                                            |  16|   0|   16|          0|
    |kernel_data_V_2_2_ret_reg_1028                                             |  16|   0|   16|          0|
    |kernel_data_V_2_3                                                          |  16|   0|   16|          0|
    |kernel_data_V_2_3_ret_reg_1043                                             |  16|   0|   16|          0|
    |kernel_data_V_2_4                                                          |  16|   0|   16|          0|
    |kernel_data_V_2_4_ret_reg_1048                                             |  16|   0|   16|          0|
    |kernel_data_V_2_5                                                          |  16|   0|   16|          0|
    |kernel_data_V_2_5_ret_reg_1053                                             |  16|   0|   16|          0|
    |kernel_data_V_2_6                                                          |  16|   0|   16|          0|
    |kernel_data_V_2_6_ret_reg_1058                                             |  16|   0|   16|          0|
    |kernel_data_V_2_7                                                          |  16|   0|   16|          0|
    |kernel_data_V_2_7_ret_reg_1063                                             |  16|   0|   16|          0|
    |kernel_data_V_2_8                                                          |  16|   0|   16|          0|
    |kernel_data_V_2_8_ret_reg_1068                                             |  16|   0|   16|          0|
    |kernel_data_V_2_9_ret_reg_1023                                             |  16|   0|   16|          0|
    |pX_3                                                                       |  32|   0|   32|          0|
    |pX_3_load_reg_1159                                                         |  32|   0|   32|          0|
    |pY_3                                                                       |  32|   0|   32|          0|
    |pY_3_load_reg_1153                                                         |  32|   0|   32|          0|
    |sX_3                                                                       |  32|   0|   32|          0|
    |sX_3_load_reg_1133                                                         |  32|   0|   32|          0|
    |sY_3                                                                       |  32|   0|   32|          0|
    |sY_3_load_reg_1143                                                         |  32|   0|   32|          0|
    |tmp_data_0_V_reg_1169                                                      |  16|   0|   16|          0|
    |tmp_data_10_V_reg_1219                                                     |  16|   0|   16|          0|
    |tmp_data_11_V_reg_1224                                                     |  16|   0|   16|          0|
    |tmp_data_12_V_reg_1229                                                     |  16|   0|   16|          0|
    |tmp_data_13_V_reg_1234                                                     |  16|   0|   16|          0|
    |tmp_data_14_V_reg_1239                                                     |  16|   0|   16|          0|
    |tmp_data_15_V_reg_1244                                                     |  16|   0|   16|          0|
    |tmp_data_1_V_reg_1174                                                      |  16|   0|   16|          0|
    |tmp_data_2_V_reg_1179                                                      |  16|   0|   16|          0|
    |tmp_data_3_V_reg_1184                                                      |  16|   0|   16|          0|
    |tmp_data_4_V_reg_1189                                                      |  16|   0|   16|          0|
    |tmp_data_5_V_reg_1194                                                      |  16|   0|   16|          0|
    |tmp_data_6_V_reg_1199                                                      |  16|   0|   16|          0|
    |tmp_data_7_V_reg_1204                                                      |  16|   0|   16|          0|
    |tmp_data_8_V_reg_1209                                                      |  16|   0|   16|          0|
    |tmp_data_9_V_reg_1214                                                      |  16|   0|   16|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      |1250|   0| 1250|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_done                        | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_0_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_1_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_2_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_3_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_4_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_5_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_6_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_7_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_8_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_9_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_10_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_11_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_12_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_13_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_14_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_15_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_ce                          |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|in_elem_data_0_V_read          |  in |   16|   ap_none  |                          in_elem_data_0_V_read                          |    scalar    |
|in_elem_data_1_V_read          |  in |   16|   ap_none  |                          in_elem_data_1_V_read                          |    scalar    |
|in_elem_data_2_V_read          |  in |   16|   ap_none  |                          in_elem_data_2_V_read                          |    scalar    |
|res_stream_V_data_0_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_0_V                          |    pointer   |
|res_stream_V_data_0_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_0_V                          |    pointer   |
|res_stream_V_data_0_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_0_V                          |    pointer   |
|res_stream_V_data_1_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_1_V                          |    pointer   |
|res_stream_V_data_1_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_1_V                          |    pointer   |
|res_stream_V_data_1_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_1_V                          |    pointer   |
|res_stream_V_data_2_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_2_V                          |    pointer   |
|res_stream_V_data_2_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_2_V                          |    pointer   |
|res_stream_V_data_2_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_2_V                          |    pointer   |
|res_stream_V_data_3_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_3_V                          |    pointer   |
|res_stream_V_data_3_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_3_V                          |    pointer   |
|res_stream_V_data_3_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_3_V                          |    pointer   |
|res_stream_V_data_4_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_4_V                          |    pointer   |
|res_stream_V_data_4_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_4_V                          |    pointer   |
|res_stream_V_data_4_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_4_V                          |    pointer   |
|res_stream_V_data_5_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_5_V                          |    pointer   |
|res_stream_V_data_5_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_5_V                          |    pointer   |
|res_stream_V_data_5_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_5_V                          |    pointer   |
|res_stream_V_data_6_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_6_V                          |    pointer   |
|res_stream_V_data_6_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_6_V                          |    pointer   |
|res_stream_V_data_6_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_6_V                          |    pointer   |
|res_stream_V_data_7_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_7_V                          |    pointer   |
|res_stream_V_data_7_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_7_V                          |    pointer   |
|res_stream_V_data_7_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_7_V                          |    pointer   |
|res_stream_V_data_8_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_8_V                          |    pointer   |
|res_stream_V_data_8_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_8_V                          |    pointer   |
|res_stream_V_data_8_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_8_V                          |    pointer   |
|res_stream_V_data_9_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_9_V                          |    pointer   |
|res_stream_V_data_9_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_9_V                          |    pointer   |
|res_stream_V_data_9_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_9_V                          |    pointer   |
|res_stream_V_data_10_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_10_V                         |    pointer   |
|res_stream_V_data_10_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_10_V                         |    pointer   |
|res_stream_V_data_10_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_10_V                         |    pointer   |
|res_stream_V_data_11_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_11_V                         |    pointer   |
|res_stream_V_data_11_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_11_V                         |    pointer   |
|res_stream_V_data_11_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_11_V                         |    pointer   |
|res_stream_V_data_12_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_12_V                         |    pointer   |
|res_stream_V_data_12_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_12_V                         |    pointer   |
|res_stream_V_data_12_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_12_V                         |    pointer   |
|res_stream_V_data_13_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_13_V                         |    pointer   |
|res_stream_V_data_13_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_13_V                         |    pointer   |
|res_stream_V_data_13_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_13_V                         |    pointer   |
|res_stream_V_data_14_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_14_V                         |    pointer   |
|res_stream_V_data_14_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_14_V                         |    pointer   |
|res_stream_V_data_14_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_14_V                         |    pointer   |
|res_stream_V_data_15_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_15_V                         |    pointer   |
|res_stream_V_data_15_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_15_V                         |    pointer   |
|res_stream_V_data_15_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_15_V                         |    pointer   |
+-------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

