{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685384728295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685384728311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 15:25:28 2023 " "Processing started: Mon May 29 15:25:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685384728311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384728311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384728311 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685384728687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737470 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384737470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737470 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384737470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaentradas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaentradas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaEntradas-comportamento " "Found design unit 1: somaEntradas-comportamento" {  } { { "somaEntradas.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/somaEntradas.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737470 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaEntradas " "Found entity 1: somaEntradas" {  } { { "somaEntradas.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/somaEntradas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384737470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737470 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384737470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737470 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384737470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737485 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384737485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737485 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384737485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737485 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384737485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-arquitetura " "Found design unit 1: mips-arquitetura" {  } { { "mips.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737485 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384737485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737485 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384737485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737498 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737498 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384737498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/decoderInstru.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737498 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384737498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737501 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384737501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-comportamento " "Found design unit 1: subtrator-comportamento" {  } { { "subtrator.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/subtrator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737501 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/subtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384737501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1bit-comportamento " "Found design unit 1: mux1bit-comportamento" {  } { { "mux1bit.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737501 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1bit " "Found entity 1: mux1bit" {  } { { "mux1bit.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384737501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1bit4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1bit4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1bit4x1-comportamento " "Found design unit 1: mux1bit4x1-comportamento" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737501 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1bit4x1 " "Found entity 1: mux1bit4x1" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384737501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorcompleto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorcompleto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorCompleto-comportamento " "Found design unit 1: somadorCompleto-comportamento" {  } { { "somadorCompleto.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/somadorCompleto.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737501 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorCompleto " "Found entity 1: somadorCompleto" {  } { { "somadorCompleto.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/somadorCompleto.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384737501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-arquitetura " "Found design unit 1: ULA-arquitetura" {  } { { "ULA.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/ULA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737501 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384737501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator31-comportamento " "Found design unit 1: subtrator31-comportamento" {  } { { "subtrator31.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/subtrator31.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737517 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator31 " "Found entity 1: subtrator31" {  } { { "subtrator31.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/subtrator31.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384737517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderfunct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderfunct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderFunct-comportamento " "Found design unit 1: decoderFunct-comportamento" {  } { { "decoderFunct.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/decoderFunct.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737517 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderFunct " "Found entity 1: decoderFunct" {  } { { "decoderFunct.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/decoderFunct.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384737517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderopcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderopcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderOpcode-comportamento " "Found design unit 1: decoderOpcode-comportamento" {  } { { "decoderOpcode.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/decoderOpcode.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737517 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderOpcode " "Found entity 1: decoderOpcode" {  } { { "decoderOpcode.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/decoderOpcode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384737517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ucula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ucULA-comportamento " "Found design unit 1: ucULA-comportamento" {  } { { "ucULA.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/ucULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737517 ""} { "Info" "ISGN_ENTITY_NAME" "1 ucULA " "Found entity 1: ucULA" {  } { { "ucULA.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/ucULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685384737517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384737517 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685384737564 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt mips.vhd(37) " "Verilog HDL or VHDL warning at mips.vhd(37): object \"shamt\" assigned a value but never read" {  } { { "mips.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685384737564 "|mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "mips.vhd" "PC" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685384737598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:incrementaPC\"" {  } { { "mips.vhd" "incrementaPC" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685384737598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaEntradas somaEntradas:soma2 " "Elaborating entity \"somaEntradas\" for hierarchy \"somaEntradas:soma2\"" {  } { { "mips.vhd" "soma2" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685384737598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "mips.vhd" "ROM" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685384737598 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685384737598 "|mips|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:REGS " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:REGS\"" {  } { { "mips.vhd" "REGS" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685384737598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru decoderInstru:DEC " "Elaborating entity \"decoderInstru\" for hierarchy \"decoderInstru:DEC\"" {  } { { "mips.vhd" "DEC" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685384737598 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "saida\[14..12\] decoderInstru.vhd(7) " "Using initial value X (don't care) for net \"saida\[14..12\]\" at decoderInstru.vhd(7)" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/decoderInstru.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384737598 "|mips|decoderInstru:DEC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA1 " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA1\"" {  } { { "mips.vhd" "ULA1" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685384737611 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carryOut31 ULA.vhd(53) " "Verilog HDL or VHDL warning at ULA.vhd(53): object \"carryOut31\" assigned a value but never read" {  } { { "ULA.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/ULA.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685384737611 "|mips|ULA:ULA1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator ULA:ULA1\|subtrator:BIT0 " "Elaborating entity \"subtrator\" for hierarchy \"ULA:ULA1\|subtrator:BIT0\"" {  } { { "ULA.vhd" "BIT0" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/ULA.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685384737611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1bit ULA:ULA1\|subtrator:BIT0\|mux1bit:muxB " "Elaborating entity \"mux1bit\" for hierarchy \"ULA:ULA1\|subtrator:BIT0\|mux1bit:muxB\"" {  } { { "subtrator.vhd" "muxB" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/subtrator.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685384737611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorCompleto ULA:ULA1\|subtrator:BIT0\|somadorCompleto:somador " "Elaborating entity \"somadorCompleto\" for hierarchy \"ULA:ULA1\|subtrator:BIT0\|somadorCompleto:somador\"" {  } { { "subtrator.vhd" "somador" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/subtrator.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685384737611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1bit4x1 ULA:ULA1\|subtrator:BIT0\|mux1bit4x1:muxResult " "Elaborating entity \"mux1bit4x1\" for hierarchy \"ULA:ULA1\|subtrator:BIT0\|mux1bit4x1:muxResult\"" {  } { { "subtrator.vhd" "muxResult" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/subtrator.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685384737611 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX mux1bit4x1.vhd(15) " "Inferred latch for \"saida_MUX\" at mux1bit4x1.vhd(15)" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384737611 "|mips|ULA:ULA1|subtrator:BIT0|mux1bit4x1:muxResult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator31 ULA:ULA1\|subtrator31:BIT31 " "Elaborating entity \"subtrator31\" for hierarchy \"ULA:ULA1\|subtrator31:BIT31\"" {  } { { "ULA.vhd" "BIT31" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/ULA.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685384737645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUXREG " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUXREG\"" {  } { { "mips.vhd" "MUXREG" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685384737645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUXIM " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUXIM\"" {  } { { "mips.vhd" "MUXIM" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685384737645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM\"" {  } { { "mips.vhd" "RAM" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685384737645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:ExtSig " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:ExtSig\"" {  } { { "mips.vhd" "ExtSig" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685384737645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ucULA ucULA:ULA_UC " "Elaborating entity \"ucULA\" for hierarchy \"ucULA:ULA_UC\"" {  } { { "mips.vhd" "ULA_UC" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685384737645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderOpcode ucULA:ULA_UC\|decoderOpcode:DEC_OP " "Elaborating entity \"decoderOpcode\" for hierarchy \"ucULA:ULA_UC\|decoderOpcode:DEC_OP\"" {  } { { "ucULA.vhd" "DEC_OP" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/ucULA.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685384737645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderFunct ucULA:ULA_UC\|decoderFunct:DEC_FUNCT " "Elaborating entity \"decoderFunct\" for hierarchy \"ucULA:ULA_UC\|decoderFunct:DEC_FUNCT\"" {  } { { "ucULA.vhd" "DEC_FUNCT" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/ucULA.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685384737658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 ucULA:ULA_UC\|muxGenerico2x1:MUX " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"ucULA:ULA_UC\|muxGenerico2x1:MUX\"" {  } { { "ucULA.vhd" "MUX" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/ucULA.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685384737658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:H0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:H0\"" {  } { { "mips.vhd" "H0" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685384737658 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAM\|memRAM " "RAM logic \"RAMMIPS:RAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bancoRegistradores:REGS\|registrador " "RAM logic \"bancoRegistradores:REGS\|registrador\" is uninferred due to inappropriate RAM size" {  } { { "bancoRegistradores.vhd" "registrador" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/bancoRegistradores.vhd" 50 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1685384737972 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1685384737972 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[12\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[11\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[10\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[9\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[8\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[7\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[6\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[5\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[4\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[3\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[2\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[1\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[0\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[0\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[13\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[14\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[15\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[16\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[17\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[18\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[19\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[20\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[21\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[22\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[23\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[24\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[25\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[26\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[27\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[28\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[29\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[30\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[31\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685384737972 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1685384737972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator31:BIT31\|mux1bit4x1:muxResultado\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator31:BIT31\|mux1bit4x1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT30\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT30\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT29\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT29\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT28\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT28\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT27\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT27\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT26\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT26\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT25\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT25\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT24\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT24\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT23\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT23\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT22\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT22\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT21\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT21\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT20\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT20\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT19\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT19\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT18\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT18\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT17\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT17\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT16\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT16\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT15\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT15\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT14\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT14\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT13\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT13\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT12\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT12\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT11\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT11\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT10\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT10\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT9\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT9\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT8\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT8\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT7\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT7\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT6\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT6\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT5\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT5\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT4\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT4\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT3\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT3\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT2\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT2\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT1\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT1\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:ULA1\|subtrator:BIT0\|mux1bit4x1:muxResult\|saida_MUX " "LATCH primitive \"ULA:ULA1\|subtrator:BIT0\|mux1bit4x1:muxResult\|saida_MUX\" is permanently enabled" {  } { { "mux1bit4x1.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mux1bit4x1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685384737999 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685384738740 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2816 " "2816 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685384742657 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685384742826 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685384742826 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "mips.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685384742904 "|mips|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "mips.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685384742904 "|mips|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "mips.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685384742904 "|mips|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "mips.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685384742904 "|mips|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "mips.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685384742904 "|mips|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "mips.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685384742904 "|mips|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "mips.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685384742904 "|mips|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "mips.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685384742904 "|mips|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "mips.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685384742904 "|mips|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "mips.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685384742904 "|mips|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "mips.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685384742904 "|mips|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "mips.vhd" "" { Text "C:/Users/felem/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/2023.1/descomp/mips/mips.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685384742904 "|mips|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685384742904 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "227 " "Implemented 227 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685384742904 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685384742904 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685384742904 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685384742904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685384742951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 15:25:42 2023 " "Processing ended: Mon May 29 15:25:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685384742951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685384742951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685384742951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685384742951 ""}
