FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 57;
0"NC";
%"XC7A200TFFG1156"
"8","(-5950,3950)","0","ic","I2";
;
VALUE"XC7A200TFFG1156"
CDS_LIB"ic"
CDS_LMAN_SYM_OUTLINE"-125,1250,900,-100";
"AL8"0;
"AM10"0;
"AL10"0;
"AK11"0;
"AJ11"0;
"AN11"0;
"AM11"0;
"AM9"0;
"AL9"0;
"AP10"0;
"AP11"0;
"AK10"0;
"AJ10"0;
"AP9"0;
"AN9"0;
"AN6"0;
"AN7"0;
"AP8"0;
"AN8"0;
"AK8"0;
"AJ8"0;
"AM6"0;
"AM7"0;
"AL7"0;
"AK7"0;
"AK6"0;
"AJ6"0;
"AM5"0;
"AL5"0;
"AM4"0;
"AL4"0;
"AP5"0;
"AP6"0;
"AK5"0;
"AJ5"0;
"AP4"0;
"AN4"0;
"AL3"0;
"AK3"0;
"AP3"0;
"AN3"0;
"AM1"0;
"AL2"0;
"AN2"0;
"AM2"0;
"AK1"0;
"AK2"0;
"AP1"0;
"AN1"0;
"AJ9"0;
END.
