

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_loop_2'
================================================================
* Date:           Wed Oct  8 15:53:20 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1047|     1047|  10.470 us|  10.470 us|  1047|  1047|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_2  |     1045|     1045|        23|          1|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 1, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_16 = alloca i32 1"   --->   Operation 26 'alloca' 'i_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i_16"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i81"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = load i11 %i_16" [activation_accelerator.cpp:160]   --->   Operation 29 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.94ns)   --->   "%icmp_ln156 = icmp_eq  i11 %i, i11 1024" [activation_accelerator.cpp:156]   --->   Operation 30 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln156 = add i11 %i, i11 1" [activation_accelerator.cpp:156]   --->   Operation 32 'add' 'add_ln156' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %icmp_ln156, void %for.inc.i81.split, void %if.end71.loopexit.exitStub" [activation_accelerator.cpp:156]   --->   Operation 33 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i, i32 2, i32 9" [activation_accelerator.cpp:158]   --->   Operation 34 'partselect' 'lshr_ln6' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i8 %lshr_ln6" [activation_accelerator.cpp:158]   --->   Operation 35 'zext' 'zext_ln158' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln158" [activation_accelerator.cpp:158]   --->   Operation 36 'getelementptr' 'x_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln158" [activation_accelerator.cpp:158]   --->   Operation 37 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln158" [activation_accelerator.cpp:158]   --->   Operation 38 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln158" [activation_accelerator.cpp:158]   --->   Operation 39 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln158 = trunc i11 %i" [activation_accelerator.cpp:158]   --->   Operation 40 'trunc' 'trunc_ln158' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%x_load = load i8 %x_addr" [activation_accelerator.cpp:158]   --->   Operation 41 'load' 'x_load' <Predicate = (!icmp_ln156)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:158]   --->   Operation 42 'load' 'x_2_load' <Predicate = (!icmp_ln156)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%x_4_load = load i8 %x_4_addr" [activation_accelerator.cpp:158]   --->   Operation 43 'load' 'x_4_load' <Predicate = (!icmp_ln156)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%x_6_load = load i8 %x_6_addr" [activation_accelerator.cpp:158]   --->   Operation 44 'load' 'x_6_load' <Predicate = (!icmp_ln156)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%lshr_ln160_1 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %i, i32 3, i32 9" [activation_accelerator.cpp:160]   --->   Operation 45 'partselect' 'lshr_ln160_1' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i11 %i" [activation_accelerator.cpp:160]   --->   Operation 46 'trunc' 'trunc_ln160' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.44ns)   --->   "%switch_ln160 = switch i3 %trunc_ln160, void %arrayidx21.i.case.7, i3 0, void %arrayidx21.i.case.0, i3 1, void %arrayidx21.i.case.1, i3 2, void %arrayidx21.i.case.2, i3 3, void %arrayidx21.i.case.3, i3 4, void %arrayidx21.i.case.4, i3 5, void %arrayidx21.i.case.5, i3 6, void %arrayidx21.i.case.6" [activation_accelerator.cpp:160]   --->   Operation 47 'switch' 'switch_ln160' <Predicate = (!icmp_ln156)> <Delay = 0.44>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln156 = store i11 %add_ln156, i11 %i_16" [activation_accelerator.cpp:156]   --->   Operation 48 'store' 'store_ln156' <Predicate = (!icmp_ln156)> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln156 = br void %for.inc.i81" [activation_accelerator.cpp:156]   --->   Operation 49 'br' 'br_ln156' <Predicate = (!icmp_ln156)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.02>
ST_2 : Operation 50 [1/2] (1.23ns)   --->   "%x_load = load i8 %x_addr" [activation_accelerator.cpp:158]   --->   Operation 50 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 51 [1/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:158]   --->   Operation 51 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 52 [1/2] (1.23ns)   --->   "%x_4_load = load i8 %x_4_addr" [activation_accelerator.cpp:158]   --->   Operation 52 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 53 [1/2] (1.23ns)   --->   "%x_6_load = load i8 %x_6_addr" [activation_accelerator.cpp:158]   --->   Operation 53 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 54 [1/1] (0.52ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln158" [activation_accelerator.cpp:158]   --->   Operation 54 'mux' 'tmp_9' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln158 = bitcast i32 %tmp_9" [activation_accelerator.cpp:158]   --->   Operation 55 'bitcast' 'bitcast_ln158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.35ns)   --->   "%xor_ln158 = xor i32 %bitcast_ln158, i32 2147483648" [activation_accelerator.cpp:158]   --->   Operation 56 'xor' 'xor_ln158' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln158_1 = bitcast i32 %xor_ln158" [activation_accelerator.cpp:158]   --->   Operation 57 'bitcast' 'bitcast_ln158_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [8/8] (4.91ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %bitcast_ln158_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 58 'fexp' 'tmp_s' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.91>
ST_3 : Operation 59 [7/8] (4.91ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %bitcast_ln158_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 59 'fexp' 'tmp_s' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.91>
ST_4 : Operation 60 [6/8] (4.91ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %bitcast_ln158_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 60 'fexp' 'tmp_s' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.91>
ST_5 : Operation 61 [5/8] (4.91ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %bitcast_ln158_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 61 'fexp' 'tmp_s' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.91>
ST_6 : Operation 62 [4/8] (4.91ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %bitcast_ln158_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 62 'fexp' 'tmp_s' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 63 [3/8] (4.91ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %bitcast_ln158_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 63 'fexp' 'tmp_s' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.91>
ST_8 : Operation 64 [2/8] (4.91ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %bitcast_ln158_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 64 'fexp' 'tmp_s' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.91>
ST_9 : Operation 65 [1/8] (4.91ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %bitcast_ln158_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 65 'fexp' 'tmp_s' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 66 [4/4] (6.43ns)   --->   "%add_i1 = fadd i32 %tmp_s, i32 1" [activation_accelerator.cpp:158]   --->   Operation 66 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 67 [3/4] (6.43ns)   --->   "%add_i1 = fadd i32 %tmp_s, i32 1" [activation_accelerator.cpp:158]   --->   Operation 67 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 68 [2/4] (6.43ns)   --->   "%add_i1 = fadd i32 %tmp_s, i32 1" [activation_accelerator.cpp:158]   --->   Operation 68 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 69 [1/4] (6.43ns)   --->   "%add_i1 = fadd i32 %tmp_s, i32 1" [activation_accelerator.cpp:158]   --->   Operation 69 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.05>
ST_14 : Operation 70 [9/9] (7.05ns)   --->   "%val = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:158]   --->   Operation 70 'fdiv' 'val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.05>
ST_15 : Operation 71 [8/9] (7.05ns)   --->   "%val = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:158]   --->   Operation 71 'fdiv' 'val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.05>
ST_16 : Operation 72 [7/9] (7.05ns)   --->   "%val = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:158]   --->   Operation 72 'fdiv' 'val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.05>
ST_17 : Operation 73 [6/9] (7.05ns)   --->   "%val = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:158]   --->   Operation 73 'fdiv' 'val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.05>
ST_18 : Operation 74 [5/9] (7.05ns)   --->   "%val = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:158]   --->   Operation 74 'fdiv' 'val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.05>
ST_19 : Operation 75 [4/9] (7.05ns)   --->   "%val = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:158]   --->   Operation 75 'fdiv' 'val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.05>
ST_20 : Operation 76 [3/9] (7.05ns)   --->   "%val = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:158]   --->   Operation 76 'fdiv' 'val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.05>
ST_21 : Operation 77 [2/9] (7.05ns)   --->   "%val = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:158]   --->   Operation 77 'fdiv' 'val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.05>
ST_22 : Operation 78 [1/9] (7.05ns)   --->   "%val = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:158]   --->   Operation 78 'fdiv' 'val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln160 = bitcast i32 %val" [activation_accelerator.cpp:160]   --->   Operation 79 'bitcast' 'bitcast_ln160' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln160, i32 16, i32 31" [activation_accelerator.cpp:160]   --->   Operation 80 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 108 'ret' 'ret_ln0' <Predicate = (icmp_ln156)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 1.23>
ST_23 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln157 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [activation_accelerator.cpp:157]   --->   Operation 81 'specpipeline' 'specpipeline_ln157' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln156 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [activation_accelerator.cpp:156]   --->   Operation 82 'specloopname' 'specloopname_ln156' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i7 %lshr_ln160_1" [activation_accelerator.cpp:160]   --->   Operation 83 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 84 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_96 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i64 0, i64 %zext_ln160" [activation_accelerator.cpp:160]   --->   Operation 84 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_96' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 85 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_97 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i64 0, i64 %zext_ln160" [activation_accelerator.cpp:160]   --->   Operation 85 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_97' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 86 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_98 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i64 0, i64 %zext_ln160" [activation_accelerator.cpp:160]   --->   Operation 86 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_98' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 87 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_99 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i64 0, i64 %zext_ln160" [activation_accelerator.cpp:160]   --->   Operation 87 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_99' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 88 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_100 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln160" [activation_accelerator.cpp:160]   --->   Operation 88 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_100' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 89 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_101 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln160" [activation_accelerator.cpp:160]   --->   Operation 89 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_101' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 90 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_102 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln160" [activation_accelerator.cpp:160]   --->   Operation 90 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_102' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 91 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_103 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln160" [activation_accelerator.cpp:160]   --->   Operation 91 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_103' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 92 [1/1] (1.23ns)   --->   "%store_ln160 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_102" [activation_accelerator.cpp:160]   --->   Operation 92 'store' 'store_ln160' <Predicate = (trunc_ln160 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_23 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln160 = br void %arrayidx21.i.exit" [activation_accelerator.cpp:160]   --->   Operation 93 'br' 'br_ln160' <Predicate = (trunc_ln160 == 6)> <Delay = 0.00>
ST_23 : Operation 94 [1/1] (1.23ns)   --->   "%store_ln160 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_101" [activation_accelerator.cpp:160]   --->   Operation 94 'store' 'store_ln160' <Predicate = (trunc_ln160 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_23 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln160 = br void %arrayidx21.i.exit" [activation_accelerator.cpp:160]   --->   Operation 95 'br' 'br_ln160' <Predicate = (trunc_ln160 == 5)> <Delay = 0.00>
ST_23 : Operation 96 [1/1] (1.23ns)   --->   "%store_ln160 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_100" [activation_accelerator.cpp:160]   --->   Operation 96 'store' 'store_ln160' <Predicate = (trunc_ln160 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_23 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln160 = br void %arrayidx21.i.exit" [activation_accelerator.cpp:160]   --->   Operation 97 'br' 'br_ln160' <Predicate = (trunc_ln160 == 4)> <Delay = 0.00>
ST_23 : Operation 98 [1/1] (1.23ns)   --->   "%store_ln160 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_99" [activation_accelerator.cpp:160]   --->   Operation 98 'store' 'store_ln160' <Predicate = (trunc_ln160 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_23 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln160 = br void %arrayidx21.i.exit" [activation_accelerator.cpp:160]   --->   Operation 99 'br' 'br_ln160' <Predicate = (trunc_ln160 == 3)> <Delay = 0.00>
ST_23 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln160 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_98" [activation_accelerator.cpp:160]   --->   Operation 100 'store' 'store_ln160' <Predicate = (trunc_ln160 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_23 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln160 = br void %arrayidx21.i.exit" [activation_accelerator.cpp:160]   --->   Operation 101 'br' 'br_ln160' <Predicate = (trunc_ln160 == 2)> <Delay = 0.00>
ST_23 : Operation 102 [1/1] (1.23ns)   --->   "%store_ln160 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_97" [activation_accelerator.cpp:160]   --->   Operation 102 'store' 'store_ln160' <Predicate = (trunc_ln160 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_23 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln160 = br void %arrayidx21.i.exit" [activation_accelerator.cpp:160]   --->   Operation 103 'br' 'br_ln160' <Predicate = (trunc_ln160 == 1)> <Delay = 0.00>
ST_23 : Operation 104 [1/1] (1.23ns)   --->   "%store_ln160 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_96" [activation_accelerator.cpp:160]   --->   Operation 104 'store' 'store_ln160' <Predicate = (trunc_ln160 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_23 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln160 = br void %arrayidx21.i.exit" [activation_accelerator.cpp:160]   --->   Operation 105 'br' 'br_ln160' <Predicate = (trunc_ln160 == 0)> <Delay = 0.00>
ST_23 : Operation 106 [1/1] (1.23ns)   --->   "%store_ln160 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_103" [activation_accelerator.cpp:160]   --->   Operation 106 'store' 'store_ln160' <Predicate = (trunc_ln160 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_23 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln160 = br void %arrayidx21.i.exit" [activation_accelerator.cpp:160]   --->   Operation 107 'br' 'br_ln160' <Predicate = (trunc_ln160 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_16                                                                          (alloca           ) [ 010000000000000000000000]
store_ln0                                                                     (store            ) [ 000000000000000000000000]
br_ln0                                                                        (br               ) [ 000000000000000000000000]
i                                                                             (load             ) [ 000000000000000000000000]
icmp_ln156                                                                    (icmp             ) [ 011111111111111111111110]
empty                                                                         (speclooptripcount) [ 000000000000000000000000]
add_ln156                                                                     (add              ) [ 000000000000000000000000]
br_ln156                                                                      (br               ) [ 000000000000000000000000]
lshr_ln6                                                                      (partselect       ) [ 000000000000000000000000]
zext_ln158                                                                    (zext             ) [ 000000000000000000000000]
x_addr                                                                        (getelementptr    ) [ 011000000000000000000000]
x_2_addr                                                                      (getelementptr    ) [ 011000000000000000000000]
x_4_addr                                                                      (getelementptr    ) [ 011000000000000000000000]
x_6_addr                                                                      (getelementptr    ) [ 011000000000000000000000]
trunc_ln158                                                                   (trunc            ) [ 011000000000000000000000]
lshr_ln160_1                                                                  (partselect       ) [ 011111111111111111111111]
trunc_ln160                                                                   (trunc            ) [ 011111111111111111111111]
switch_ln160                                                                  (switch           ) [ 000000000000000000000000]
store_ln156                                                                   (store            ) [ 000000000000000000000000]
br_ln156                                                                      (br               ) [ 000000000000000000000000]
x_load                                                                        (load             ) [ 000000000000000000000000]
x_2_load                                                                      (load             ) [ 000000000000000000000000]
x_4_load                                                                      (load             ) [ 000000000000000000000000]
x_6_load                                                                      (load             ) [ 000000000000000000000000]
tmp_9                                                                         (mux              ) [ 000000000000000000000000]
bitcast_ln158                                                                 (bitcast          ) [ 000000000000000000000000]
xor_ln158                                                                     (xor              ) [ 000000000000000000000000]
bitcast_ln158_1                                                               (bitcast          ) [ 010111111100000000000000]
tmp_s                                                                         (fexp             ) [ 010000000011110000000000]
add_i1                                                                        (fadd             ) [ 010000000000001111111110]
val                                                                           (fdiv             ) [ 000000000000000000000000]
bitcast_ln160                                                                 (bitcast          ) [ 000000000000000000000000]
trunc_ln                                                                      (partselect       ) [ 010000000000000000000001]
specpipeline_ln157                                                            (specpipeline     ) [ 000000000000000000000000]
specloopname_ln156                                                            (specloopname     ) [ 000000000000000000000000]
zext_ln160                                                                    (zext             ) [ 000000000000000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_96  (getelementptr    ) [ 000000000000000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_97  (getelementptr    ) [ 000000000000000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_98  (getelementptr    ) [ 000000000000000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_99  (getelementptr    ) [ 000000000000000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_100 (getelementptr    ) [ 000000000000000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_101 (getelementptr    ) [ 000000000000000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_102 (getelementptr    ) [ 000000000000000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_103 (getelementptr    ) [ 000000000000000000000000]
store_ln160                                                                   (store            ) [ 000000000000000000000000]
br_ln160                                                                      (br               ) [ 000000000000000000000000]
store_ln160                                                                   (store            ) [ 000000000000000000000000]
br_ln160                                                                      (br               ) [ 000000000000000000000000]
store_ln160                                                                   (store            ) [ 000000000000000000000000]
br_ln160                                                                      (br               ) [ 000000000000000000000000]
store_ln160                                                                   (store            ) [ 000000000000000000000000]
br_ln160                                                                      (br               ) [ 000000000000000000000000]
store_ln160                                                                   (store            ) [ 000000000000000000000000]
br_ln160                                                                      (br               ) [ 000000000000000000000000]
store_ln160                                                                   (store            ) [ 000000000000000000000000]
br_ln160                                                                      (br               ) [ 000000000000000000000000]
store_ln160                                                                   (store            ) [ 000000000000000000000000]
br_ln160                                                                      (br               ) [ 000000000000000000000000]
store_ln160                                                                   (store            ) [ 000000000000000000000000]
br_ln160                                                                      (br               ) [ 000000000000000000000000]
ret_ln0                                                                       (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4f32.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="i_16_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_16/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="x_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="0"/>
<pin id="94" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="x_2_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="8" slack="0"/>
<pin id="101" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_2_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="x_4_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_4_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="x_6_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="8" slack="0"/>
<pin id="115" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_6_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_load/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_4_load/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_6_load/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_96_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="7" slack="0"/>
<pin id="146" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_96/23 "/>
</bind>
</comp>

<comp id="149" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_97_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="7" slack="0"/>
<pin id="153" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_97/23 "/>
</bind>
</comp>

<comp id="156" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_98_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="7" slack="0"/>
<pin id="160" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_98/23 "/>
</bind>
</comp>

<comp id="163" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_99_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="7" slack="0"/>
<pin id="167" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_99/23 "/>
</bind>
</comp>

<comp id="170" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_100_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="7" slack="0"/>
<pin id="174" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_100/23 "/>
</bind>
</comp>

<comp id="177" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_101_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="7" slack="0"/>
<pin id="181" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_101/23 "/>
</bind>
</comp>

<comp id="184" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_102_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="7" slack="0"/>
<pin id="188" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_102/23 "/>
</bind>
</comp>

<comp id="191" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_103_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="7" slack="0"/>
<pin id="195" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_103/23 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln160_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="1"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/23 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln160_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="1"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/23 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln160_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="1"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/23 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln160_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="1"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/23 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln160_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="1"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/23 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln160_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="1"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/23 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln160_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="1"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/23 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln160_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="1"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/23 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i1/10 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="1"/>
<pin id="254" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="val/14 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln0_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="11" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="i_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="11" slack="0"/>
<pin id="268" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln156_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="0"/>
<pin id="271" dir="0" index="1" bw="11" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="21"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln156/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln156_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="lshr_ln6_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="11" slack="0"/>
<pin id="284" dir="0" index="2" bw="3" slack="0"/>
<pin id="285" dir="0" index="3" bw="5" slack="0"/>
<pin id="286" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln158_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="trunc_ln158_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="0"/>
<pin id="301" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln158/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="lshr_ln160_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="7" slack="0"/>
<pin id="305" dir="0" index="1" bw="11" slack="0"/>
<pin id="306" dir="0" index="2" bw="3" slack="0"/>
<pin id="307" dir="0" index="3" bw="5" slack="0"/>
<pin id="308" dir="1" index="4" bw="7" slack="22"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln160_1/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln160_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="0"/>
<pin id="315" dir="1" index="1" bw="3" slack="22"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln156_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="0"/>
<pin id="319" dir="0" index="1" bw="11" slack="0"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_9_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="32" slack="0"/>
<pin id="326" dir="0" index="3" bw="32" slack="0"/>
<pin id="327" dir="0" index="4" bw="32" slack="0"/>
<pin id="328" dir="0" index="5" bw="2" slack="1"/>
<pin id="329" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="bitcast_ln158_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln158/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="xor_ln158_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln158/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="bitcast_ln158_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln158_1/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="bitcast_ln160_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln160/22 "/>
</bind>
</comp>

<comp id="354" class="1004" name="trunc_ln_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="0" index="2" bw="6" slack="0"/>
<pin id="358" dir="0" index="3" bw="6" slack="0"/>
<pin id="359" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/22 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln160_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="7" slack="22"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160/23 "/>
</bind>
</comp>

<comp id="375" class="1005" name="i_16_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="11" slack="0"/>
<pin id="377" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_16 "/>
</bind>
</comp>

<comp id="382" class="1005" name="icmp_ln156_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="21"/>
<pin id="384" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln156 "/>
</bind>
</comp>

<comp id="386" class="1005" name="x_addr_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="1"/>
<pin id="388" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="391" class="1005" name="x_2_addr_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="1"/>
<pin id="393" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_2_addr "/>
</bind>
</comp>

<comp id="396" class="1005" name="x_4_addr_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="1"/>
<pin id="398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_4_addr "/>
</bind>
</comp>

<comp id="401" class="1005" name="x_6_addr_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="1"/>
<pin id="403" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_6_addr "/>
</bind>
</comp>

<comp id="406" class="1005" name="trunc_ln158_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="1"/>
<pin id="408" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln158 "/>
</bind>
</comp>

<comp id="411" class="1005" name="lshr_ln160_1_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="22"/>
<pin id="413" dir="1" index="1" bw="7" slack="22"/>
</pin_list>
<bind>
<opset="lshr_ln160_1 "/>
</bind>
</comp>

<comp id="416" class="1005" name="trunc_ln160_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="3" slack="22"/>
<pin id="418" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln160 "/>
</bind>
</comp>

<comp id="420" class="1005" name="bitcast_ln158_1_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln158_1 "/>
</bind>
</comp>

<comp id="425" class="1005" name="tmp_s_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="430" class="1005" name="add_i1_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i1 "/>
</bind>
</comp>

<comp id="435" class="1005" name="trunc_ln_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="1"/>
<pin id="437" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="42" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="42" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="42" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="90" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="97" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="104" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="111" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="18" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="42" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="184" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="177" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="170" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="163" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="156" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="149" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="142" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="191" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="68" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="68" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="66" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="28" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="266" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="34" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="36" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="266" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="38" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="40" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="294"><net_src comp="281" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="297"><net_src comp="291" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="298"><net_src comp="291" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="302"><net_src comp="266" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="44" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="266" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="46" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="312"><net_src comp="40" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="316"><net_src comp="266" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="275" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="330"><net_src comp="62" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="118" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="124" pin="3"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="130" pin="3"/><net_sink comp="322" pin=3"/></net>

<net id="334"><net_src comp="136" pin="3"/><net_sink comp="322" pin=4"/></net>

<net id="338"><net_src comp="322" pin="6"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="64" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="353"><net_src comp="251" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="70" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="350" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="72" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="74" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="367"><net_src comp="364" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="371"><net_src comp="364" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="373"><net_src comp="364" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="378"><net_src comp="86" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="381"><net_src comp="375" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="385"><net_src comp="269" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="90" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="394"><net_src comp="97" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="399"><net_src comp="104" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="404"><net_src comp="111" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="409"><net_src comp="299" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="322" pin=5"/></net>

<net id="414"><net_src comp="303" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="419"><net_src comp="313" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="345" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="428"><net_src comp="256" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="433"><net_src comp="246" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="438"><net_src comp="354" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="441"><net_src comp="435" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="442"><net_src comp="435" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="443"><net_src comp="435" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="444"><net_src comp="435" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="445"><net_src comp="435" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="446"><net_src comp="435" pin="1"/><net_sink comp="240" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {23 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {23 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {23 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {23 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {23 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {23 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {23 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {23 }
 - Input state : 
	Port: activation_accelerator_Pipeline_loop_2 : x | {1 2 }
	Port: activation_accelerator_Pipeline_loop_2 : x_2 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_2 : x_4 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_2 : x_6 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln156 : 2
		add_ln156 : 2
		br_ln156 : 3
		lshr_ln6 : 2
		zext_ln158 : 3
		x_addr : 4
		x_2_addr : 4
		x_4_addr : 4
		x_6_addr : 4
		trunc_ln158 : 2
		x_load : 5
		x_2_load : 5
		x_4_load : 5
		x_6_load : 5
		lshr_ln160_1 : 2
		trunc_ln160 : 2
		switch_ln160 : 3
		store_ln156 : 3
	State 2
		tmp_9 : 1
		bitcast_ln158 : 2
		xor_ln158 : 3
		bitcast_ln158_1 : 3
		tmp_s : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		bitcast_ln160 : 1
		trunc_ln : 2
	State 23
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_96 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_97 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_98 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_99 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_100 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_101 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_102 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_103 : 1
		store_ln160 : 2
		store_ln160 : 2
		store_ln160 : 2
		store_ln160 : 2
		store_ln160 : 2
		store_ln160 : 2
		store_ln160 : 2
		store_ln160 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fexp   |      grp_fu_256     |    7    |   324   |   905   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_246     |    2    |   227   |   214   |
|----------|---------------------|---------|---------|---------|
|    xor   |   xor_ln158_fu_339  |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    mux   |     tmp_9_fu_322    |    0    |    0    |    20   |
|----------|---------------------|---------|---------|---------|
|    add   |   add_ln156_fu_275  |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|   icmp   |  icmp_ln156_fu_269  |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|   fdiv   |      grp_fu_251     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   lshr_ln6_fu_281   |    0    |    0    |    0    |
|partselect| lshr_ln160_1_fu_303 |    0    |    0    |    0    |
|          |   trunc_ln_fu_354   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   zext   |  zext_ln158_fu_291  |    0    |    0    |    0    |
|          |  zext_ln160_fu_364  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln158_fu_299 |    0    |    0    |    0    |
|          |  trunc_ln160_fu_313 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    9    |   551   |   1200  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     add_i1_reg_430    |   32   |
|bitcast_ln158_1_reg_420|   32   |
|      i_16_reg_375     |   11   |
|   icmp_ln156_reg_382  |    1   |
|  lshr_ln160_1_reg_411 |    7   |
|     tmp_s_reg_425     |   32   |
|  trunc_ln158_reg_406  |    2   |
|  trunc_ln160_reg_416  |    3   |
|    trunc_ln_reg_435   |   16   |
|    x_2_addr_reg_391   |    8   |
|    x_4_addr_reg_396   |    8   |
|    x_6_addr_reg_401   |    8   |
|     x_addr_reg_386    |    8   |
+-----------------------+--------+
|         Total         |   168  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_118 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_124 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_130 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_136 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_256    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  2.135  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   551  |  1200  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   168  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    2   |   719  |  1245  |
+-----------+--------+--------+--------+--------+
