{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601784059504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601784059516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 03 22:00:59 2020 " "Processing started: Sat Oct 03 22:00:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601784059516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601784059516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW5P1 -c HW5P1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW5P1 -c HW5P1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601784059516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601784060025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601784060025 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HW5P1_top.v(31) " "Verilog HDL information at HW5P1_top.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1601784074665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw5p1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file hw5p1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW5P1_top " "Found entity 1: HW5P1_top" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601784074665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601784074665 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HW5P1_top " "Elaborating entity \"HW5P1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601784074714 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 HW5P1_top.v(43) " "Verilog HDL assignment warning at HW5P1_top.v(43): truncated value with size 9 to match size of target (8)" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601784074715 "|HW5P1_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 HW5P1_top.v(59) " "Verilog HDL assignment warning at HW5P1_top.v(59): truncated value with size 32 to match size of target (3)" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601784074716 "|HW5P1_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 HW5P1_top.v(63) " "Verilog HDL assignment warning at HW5P1_top.v(63): truncated value with size 32 to match size of target (3)" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601784074716 "|HW5P1_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rden 0 HW5P1_top.v(22) " "Net \"rden\" at HW5P1_top.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601784074716 "|HW5P1_top"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DataOut\[0\] GND " "Pin \"DataOut\[0\]\" is stuck at GND" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601784075183 "|HW5P1_top|DataOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataOut\[1\] GND " "Pin \"DataOut\[1\]\" is stuck at GND" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601784075183 "|HW5P1_top|DataOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataOut\[2\] GND " "Pin \"DataOut\[2\]\" is stuck at GND" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601784075183 "|HW5P1_top|DataOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataOut\[3\] GND " "Pin \"DataOut\[3\]\" is stuck at GND" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601784075183 "|HW5P1_top|DataOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataOut\[4\] GND " "Pin \"DataOut\[4\]\" is stuck at GND" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601784075183 "|HW5P1_top|DataOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataOut\[5\] GND " "Pin \"DataOut\[5\]\" is stuck at GND" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601784075183 "|HW5P1_top|DataOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataOut\[6\] GND " "Pin \"DataOut\[6\]\" is stuck at GND" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601784075183 "|HW5P1_top|DataOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataOut\[7\] GND " "Pin \"DataOut\[7\]\" is stuck at GND" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601784075183 "|HW5P1_top|DataOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rden GND " "Pin \"rden\" is stuck at GND" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601784075183 "|HW5P1_top|rden"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1601784075183 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/repos/ECEN5863_HW/HW5/HW5P1/output_files/HW5P1_top.map.smsg " "Generated suppressed messages file E:/repos/ECEN5863_HW/HW5/HW5P1/output_files/HW5P1_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601784075210 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1601784075328 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601784075328 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601784075366 "|HW5P1_top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RdPtrClr " "No output dependent on input pin \"RdPtrClr\"" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601784075366 "|HW5P1_top|RdPtrClr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WrPtrClr " "No output dependent on input pin \"WrPtrClr\"" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601784075366 "|HW5P1_top|WrPtrClr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rdinc " "No output dependent on input pin \"rdinc\"" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601784075366 "|HW5P1_top|rdinc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wrinc " "No output dependent on input pin \"wrinc\"" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601784075366 "|HW5P1_top|wrinc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[0\] " "No output dependent on input pin \"DataIn\[0\]\"" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601784075366 "|HW5P1_top|DataIn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[1\] " "No output dependent on input pin \"DataIn\[1\]\"" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601784075366 "|HW5P1_top|DataIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[2\] " "No output dependent on input pin \"DataIn\[2\]\"" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601784075366 "|HW5P1_top|DataIn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[3\] " "No output dependent on input pin \"DataIn\[3\]\"" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601784075366 "|HW5P1_top|DataIn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[4\] " "No output dependent on input pin \"DataIn\[4\]\"" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601784075366 "|HW5P1_top|DataIn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[5\] " "No output dependent on input pin \"DataIn\[5\]\"" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601784075366 "|HW5P1_top|DataIn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[6\] " "No output dependent on input pin \"DataIn\[6\]\"" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601784075366 "|HW5P1_top|DataIn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[7\] " "No output dependent on input pin \"DataIn\[7\]\"" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601784075366 "|HW5P1_top|DataIn[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wden " "No output dependent on input pin \"wden\"" {  } { { "HW5P1_top.v" "" { Text "E:/repos/ECEN5863_HW/HW5/HW5P1/HW5P1_top.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601784075366 "|HW5P1_top|wden"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1601784075366 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1601784075366 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1601784075366 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1601784075366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601784075395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 03 22:01:15 2020 " "Processing ended: Sat Oct 03 22:01:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601784075395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601784075395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601784075395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601784075395 ""}
