
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 6.24

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: wr_rst_n (input port clocked by core_clock)
Endpoint: wr_ptr_bin[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     5    0.04    0.00    0.00    0.20 ^ wr_rst_n (in)
                                         wr_rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    19    0.22    1.66    1.72    1.92 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.66    0.00    1.92 ^ wr_ptr_bin[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.92   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ wr_ptr_bin[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.48    0.48   library removal time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  1.45   slack (MET)


Startpoint: rd_ptr_gray_sync1[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr_gray_sync2[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr_gray_sync1[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.01    0.05    0.35    0.35 v rd_ptr_gray_sync1[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr_gray_sync1[1] (net)
                  0.05    0.00    0.35 v rd_ptr_gray_sync2[1]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.35   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rd_ptr_gray_sync2[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: wr_rst_n (input port clocked by core_clock)
Endpoint: rd_ptr_gray_sync1[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     5    0.04    0.00    0.00    0.20 ^ wr_rst_n (in)
                                         wr_rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    19    0.22    1.66    1.72    1.92 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.66    0.00    1.92 ^ rd_ptr_gray_sync1[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.92   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_ptr_gray_sync1[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.55    9.45   library recovery time
                                  9.45   data required time
-----------------------------------------------------------------------------
                                  9.45   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  7.53   slack (MET)


Startpoint: rd_ptr_gray_sync2[3]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[14][27]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr_gray_sync2[3]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.01    0.09    0.42    0.42 ^ rd_ptr_gray_sync2[3]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr_gray_sync2[3] (net)
                  0.09    0.00    0.42 ^ _1525_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.11    0.31    0.74 v _1525_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1492_ (net)
                  0.11    0.00    0.74 v _1526_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.02    0.10    0.29    1.02 ^ _1526_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _1489_ (net)
                  0.10    0.00    1.02 ^ _1527_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     3    0.03    0.12    0.29    1.32 v _1527_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _1482_ (net)
                  0.12    0.00    1.32 v _1582_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.32    1.64 ^ _1582_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1523_ (net)
                  0.07    0.00    1.64 ^ _3045_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.14    0.36    2.00 v _3045_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1524_ (net)
                  0.14    0.00    2.00 v _1530_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.02    0.10    0.25    2.25 v _1530_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0567_ (net)
                  0.10    0.00    2.25 v _1531_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     8    0.08    0.40    0.26    2.51 ^ _1531_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0568_ (net)
                  0.40    0.00    2.51 ^ _1807_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.01    0.09    0.19    2.70 ^ _1807_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0662_ (net)
                  0.09    0.00    2.70 ^ _1808_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     5    0.11    0.42    0.35    3.05 ^ _1808_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0663_ (net)
                  0.42    0.00    3.05 ^ _1820_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.25    0.48    0.38    3.43 ^ _1820_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0665_ (net)
                  0.48    0.00    3.43 ^ _1830_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.23    3.66 v _1830_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0183_ (net)
                  0.07    0.00    3.66 v mem[14][27]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.66   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ mem[14][27]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.09    9.91   library setup time
                                  9.91   data required time
-----------------------------------------------------------------------------
                                  9.91   data required time
                                 -3.66   data arrival time
-----------------------------------------------------------------------------
                                  6.24   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: wr_rst_n (input port clocked by core_clock)
Endpoint: rd_ptr_gray_sync1[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     5    0.04    0.00    0.00    0.20 ^ wr_rst_n (in)
                                         wr_rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    19    0.22    1.66    1.72    1.92 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.66    0.00    1.92 ^ rd_ptr_gray_sync1[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.92   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_ptr_gray_sync1[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.55    9.45   library recovery time
                                  9.45   data required time
-----------------------------------------------------------------------------
                                  9.45   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  7.53   slack (MET)


Startpoint: rd_ptr_gray_sync2[3]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[14][27]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr_gray_sync2[3]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.01    0.09    0.42    0.42 ^ rd_ptr_gray_sync2[3]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr_gray_sync2[3] (net)
                  0.09    0.00    0.42 ^ _1525_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.11    0.31    0.74 v _1525_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1492_ (net)
                  0.11    0.00    0.74 v _1526_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.02    0.10    0.29    1.02 ^ _1526_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _1489_ (net)
                  0.10    0.00    1.02 ^ _1527_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     3    0.03    0.12    0.29    1.32 v _1527_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _1482_ (net)
                  0.12    0.00    1.32 v _1582_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.32    1.64 ^ _1582_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1523_ (net)
                  0.07    0.00    1.64 ^ _3045_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.14    0.36    2.00 v _3045_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1524_ (net)
                  0.14    0.00    2.00 v _1530_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.02    0.10    0.25    2.25 v _1530_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0567_ (net)
                  0.10    0.00    2.25 v _1531_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     8    0.08    0.40    0.26    2.51 ^ _1531_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0568_ (net)
                  0.40    0.00    2.51 ^ _1807_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.01    0.09    0.19    2.70 ^ _1807_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0662_ (net)
                  0.09    0.00    2.70 ^ _1808_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     5    0.11    0.42    0.35    3.05 ^ _1808_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0663_ (net)
                  0.42    0.00    3.05 ^ _1820_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.25    0.48    0.38    3.43 ^ _1820_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0665_ (net)
                  0.48    0.00    3.43 ^ _1830_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.23    3.66 v _1830_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0183_ (net)
                  0.07    0.00    3.66 v mem[14][27]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.66   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ mem[14][27]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.09    9.91   library setup time
                                  9.91   data required time
-----------------------------------------------------------------------------
                                  9.91   data required time
                                 -3.66   data arrival time
-----------------------------------------------------------------------------
                                  6.24   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.80e-02   1.83e-02   3.43e-07   1.16e-01  47.1%
Combinational          1.00e-01   3.03e-02   3.66e-07   1.31e-01  52.9%
Clock                  0.00e+00   0.00e+00   2.83e-08   2.83e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.98e-01   4.86e-02   7.37e-07   2.47e-01 100.0%
                          80.3%      19.7%       0.0%
