
autoradio_L476RG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bbf8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000037c  0800bd88  0800bd88  0000cd88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c104  0800c104  0000e088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c104  0800c104  0000d104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c10c  0800c10c  0000e088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c10c  0800c10c  0000d10c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c110  0800c110  0000d110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  0800c114  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002464  20000088  0800c19c  0000e088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200024ec  0800c19c  0000e4ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f44a  00000000  00000000  0000e0b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004ded  00000000  00000000  0002d502  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018b0  00000000  00000000  000322f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012f5  00000000  00000000  00033ba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ba02  00000000  00000000  00034e95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000210a9  00000000  00000000  00060897  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fae62  00000000  00000000  00081940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017c7a2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006dec  00000000  00000000  0017c7e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  001835d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bd70 	.word	0x0800bd70

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	0800bd70 	.word	0x0800bd70

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <Lire_CHIP_ID>:
#include "chip_id.h"
#include <stdio.h>
#include "i2c.h"

uint8_t Lire_CHIP_ID(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b086      	sub	sp, #24
 80005a0:	af04      	add	r7, sp, #16
    uint8_t valeur_CHIP_ID = 0;
 80005a2:	2300      	movs	r3, #0
 80005a4:	71bb      	strb	r3, [r7, #6]
    HAL_StatusTypeDef ret;

    ret = HAL_I2C_Mem_Read(&hi2c2,
 80005a6:	f04f 33ff 	mov.w	r3, #4294967295
 80005aa:	9302      	str	r3, [sp, #8]
 80005ac:	2301      	movs	r3, #1
 80005ae:	9301      	str	r3, [sp, #4]
 80005b0:	1dbb      	adds	r3, r7, #6
 80005b2:	9300      	str	r3, [sp, #0]
 80005b4:	2302      	movs	r3, #2
 80005b6:	2200      	movs	r2, #0
 80005b8:	2114      	movs	r1, #20
 80005ba:	480b      	ldr	r0, [pc, #44]	@ (80005e8 <Lire_CHIP_ID+0x4c>)
 80005bc:	f001 ffea 	bl	8002594 <HAL_I2C_Mem_Read>
 80005c0:	4603      	mov	r3, r0
 80005c2:	71fb      	strb	r3, [r7, #7]
                           I2C_MEMADD_SIZE_16BIT,
                           &valeur_CHIP_ID,
                           1,
                           HAL_MAX_DELAY);

    if (ret == HAL_OK) {
 80005c4:	79fb      	ldrb	r3, [r7, #7]
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d105      	bne.n	80005d6 <Lire_CHIP_ID+0x3a>
        printf("Valeur du registre CHIP ID : 0x%02X\r\n", valeur_CHIP_ID);
 80005ca:	79bb      	ldrb	r3, [r7, #6]
 80005cc:	4619      	mov	r1, r3
 80005ce:	4807      	ldr	r0, [pc, #28]	@ (80005ec <Lire_CHIP_ID+0x50>)
 80005d0:	f00a fb68 	bl	800aca4 <iprintf>
 80005d4:	e002      	b.n	80005dc <Lire_CHIP_ID+0x40>
    } else {
        printf("Erreur de lecture I2C\r\n");
 80005d6:	4806      	ldr	r0, [pc, #24]	@ (80005f0 <Lire_CHIP_ID+0x54>)
 80005d8:	f00a fbcc 	bl	800ad74 <puts>
    }

    return valeur_CHIP_ID;
 80005dc:	79bb      	ldrb	r3, [r7, #6]
}
 80005de:	4618      	mov	r0, r3
 80005e0:	3708      	adds	r7, #8
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	20000348 	.word	0x20000348
 80005ec:	0800bd88 	.word	0x0800bd88
 80005f0:	0800bdb0 	.word	0x0800bdb0

080005f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005fa:	4b10      	ldr	r3, [pc, #64]	@ (800063c <MX_DMA_Init+0x48>)
 80005fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80005fe:	4a0f      	ldr	r2, [pc, #60]	@ (800063c <MX_DMA_Init+0x48>)
 8000600:	f043 0301 	orr.w	r3, r3, #1
 8000604:	6493      	str	r3, [r2, #72]	@ 0x48
 8000606:	4b0d      	ldr	r3, [pc, #52]	@ (800063c <MX_DMA_Init+0x48>)
 8000608:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800060a:	f003 0301 	and.w	r3, r3, #1
 800060e:	607b      	str	r3, [r7, #4]
 8000610:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8000612:	2200      	movs	r2, #0
 8000614:	2105      	movs	r1, #5
 8000616:	2010      	movs	r0, #16
 8000618:	f001 fab1 	bl	8001b7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800061c:	2010      	movs	r0, #16
 800061e:	f001 faca 	bl	8001bb6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8000622:	2200      	movs	r2, #0
 8000624:	2105      	movs	r1, #5
 8000626:	2011      	movs	r0, #17
 8000628:	f001 faa9 	bl	8001b7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800062c:	2011      	movs	r0, #17
 800062e:	f001 fac2 	bl	8001bb6 <HAL_NVIC_EnableIRQ>

}
 8000632:	bf00      	nop
 8000634:	3708      	adds	r7, #8
 8000636:	46bd      	mov	sp, r7
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	40021000 	.word	0x40021000

08000640 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000640:	b480      	push	{r7}
 8000642:	b085      	sub	sp, #20
 8000644:	af00      	add	r7, sp, #0
 8000646:	60f8      	str	r0, [r7, #12]
 8000648:	60b9      	str	r1, [r7, #8]
 800064a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	4a07      	ldr	r2, [pc, #28]	@ (800066c <vApplicationGetIdleTaskMemory+0x2c>)
 8000650:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000652:	68bb      	ldr	r3, [r7, #8]
 8000654:	4a06      	ldr	r2, [pc, #24]	@ (8000670 <vApplicationGetIdleTaskMemory+0x30>)
 8000656:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	2280      	movs	r2, #128	@ 0x80
 800065c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800065e:	bf00      	nop
 8000660:	3714      	adds	r7, #20
 8000662:	46bd      	mov	sp, r7
 8000664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop
 800066c:	200000a8 	.word	0x200000a8
 8000670:	20000148 	.word	0x20000148

08000674 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000674:	b5b0      	push	{r4, r5, r7, lr}
 8000676:	b088      	sub	sp, #32
 8000678:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800067a:	4b0a      	ldr	r3, [pc, #40]	@ (80006a4 <MX_FREERTOS_Init+0x30>)
 800067c:	1d3c      	adds	r4, r7, #4
 800067e:	461d      	mov	r5, r3
 8000680:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000682:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000684:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000688:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800068c:	1d3b      	adds	r3, r7, #4
 800068e:	2100      	movs	r1, #0
 8000690:	4618      	mov	r0, r3
 8000692:	f007 fe7a 	bl	800838a <osThreadCreate>
 8000696:	4603      	mov	r3, r0
 8000698:	4a03      	ldr	r2, [pc, #12]	@ (80006a8 <MX_FREERTOS_Init+0x34>)
 800069a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800069c:	bf00      	nop
 800069e:	3720      	adds	r7, #32
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bdb0      	pop	{r4, r5, r7, pc}
 80006a4:	0800bdd4 	.word	0x0800bdd4
 80006a8:	200000a4 	.word	0x200000a4

080006ac <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80006b4:	2001      	movs	r0, #1
 80006b6:	f007 feb4 	bl	8008422 <osDelay>
 80006ba:	e7fb      	b.n	80006b4 <StartDefaultTask+0x8>

080006bc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b08a      	sub	sp, #40	@ 0x28
 80006c0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c2:	f107 0314 	add.w	r3, r7, #20
 80006c6:	2200      	movs	r2, #0
 80006c8:	601a      	str	r2, [r3, #0]
 80006ca:	605a      	str	r2, [r3, #4]
 80006cc:	609a      	str	r2, [r3, #8]
 80006ce:	60da      	str	r2, [r3, #12]
 80006d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006d2:	4b35      	ldr	r3, [pc, #212]	@ (80007a8 <MX_GPIO_Init+0xec>)
 80006d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006d6:	4a34      	ldr	r2, [pc, #208]	@ (80007a8 <MX_GPIO_Init+0xec>)
 80006d8:	f043 0304 	orr.w	r3, r3, #4
 80006dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006de:	4b32      	ldr	r3, [pc, #200]	@ (80007a8 <MX_GPIO_Init+0xec>)
 80006e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006e2:	f003 0304 	and.w	r3, r3, #4
 80006e6:	613b      	str	r3, [r7, #16]
 80006e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006ea:	4b2f      	ldr	r3, [pc, #188]	@ (80007a8 <MX_GPIO_Init+0xec>)
 80006ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ee:	4a2e      	ldr	r2, [pc, #184]	@ (80007a8 <MX_GPIO_Init+0xec>)
 80006f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006f6:	4b2c      	ldr	r3, [pc, #176]	@ (80007a8 <MX_GPIO_Init+0xec>)
 80006f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006fe:	60fb      	str	r3, [r7, #12]
 8000700:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000702:	4b29      	ldr	r3, [pc, #164]	@ (80007a8 <MX_GPIO_Init+0xec>)
 8000704:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000706:	4a28      	ldr	r2, [pc, #160]	@ (80007a8 <MX_GPIO_Init+0xec>)
 8000708:	f043 0301 	orr.w	r3, r3, #1
 800070c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800070e:	4b26      	ldr	r3, [pc, #152]	@ (80007a8 <MX_GPIO_Init+0xec>)
 8000710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000712:	f003 0301 	and.w	r3, r3, #1
 8000716:	60bb      	str	r3, [r7, #8]
 8000718:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800071a:	4b23      	ldr	r3, [pc, #140]	@ (80007a8 <MX_GPIO_Init+0xec>)
 800071c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800071e:	4a22      	ldr	r2, [pc, #136]	@ (80007a8 <MX_GPIO_Init+0xec>)
 8000720:	f043 0302 	orr.w	r3, r3, #2
 8000724:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000726:	4b20      	ldr	r3, [pc, #128]	@ (80007a8 <MX_GPIO_Init+0xec>)
 8000728:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800072a:	f003 0302 	and.w	r3, r3, #2
 800072e:	607b      	str	r3, [r7, #4]
 8000730:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|LD2_Pin, GPIO_PIN_RESET);
 8000732:	2200      	movs	r2, #0
 8000734:	2121      	movs	r1, #33	@ 0x21
 8000736:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800073a:	f001 fe77 	bl	800242c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_RESET);
 800073e:	2200      	movs	r2, #0
 8000740:	2180      	movs	r1, #128	@ 0x80
 8000742:	481a      	ldr	r0, [pc, #104]	@ (80007ac <MX_GPIO_Init+0xf0>)
 8000744:	f001 fe72 	bl	800242c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000748:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800074c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800074e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000752:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000754:	2300      	movs	r3, #0
 8000756:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000758:	f107 0314 	add.w	r3, r7, #20
 800075c:	4619      	mov	r1, r3
 800075e:	4814      	ldr	r0, [pc, #80]	@ (80007b0 <MX_GPIO_Init+0xf4>)
 8000760:	f001 fcba 	bl	80020d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LD2_Pin;
 8000764:	2321      	movs	r3, #33	@ 0x21
 8000766:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000768:	2301      	movs	r3, #1
 800076a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076c:	2300      	movs	r3, #0
 800076e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000770:	2300      	movs	r3, #0
 8000772:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000774:	f107 0314 	add.w	r3, r7, #20
 8000778:	4619      	mov	r1, r3
 800077a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800077e:	f001 fcab 	bl	80020d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : VU_nCS_Pin */
  GPIO_InitStruct.Pin = VU_nCS_Pin;
 8000782:	2380      	movs	r3, #128	@ 0x80
 8000784:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000786:	2301      	movs	r3, #1
 8000788:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078a:	2300      	movs	r3, #0
 800078c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800078e:	2300      	movs	r3, #0
 8000790:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_nCS_GPIO_Port, &GPIO_InitStruct);
 8000792:	f107 0314 	add.w	r3, r7, #20
 8000796:	4619      	mov	r1, r3
 8000798:	4804      	ldr	r0, [pc, #16]	@ (80007ac <MX_GPIO_Init+0xf0>)
 800079a:	f001 fc9d 	bl	80020d8 <HAL_GPIO_Init>

}
 800079e:	bf00      	nop
 80007a0:	3728      	adds	r7, #40	@ 0x28
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	40021000 	.word	0x40021000
 80007ac:	48000400 	.word	0x48000400
 80007b0:	48000800 	.word	0x48000800

080007b4 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80007b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000828 <MX_I2C2_Init+0x74>)
 80007ba:	4a1c      	ldr	r2, [pc, #112]	@ (800082c <MX_I2C2_Init+0x78>)
 80007bc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 80007be:	4b1a      	ldr	r3, [pc, #104]	@ (8000828 <MX_I2C2_Init+0x74>)
 80007c0:	4a1b      	ldr	r2, [pc, #108]	@ (8000830 <MX_I2C2_Init+0x7c>)
 80007c2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80007c4:	4b18      	ldr	r3, [pc, #96]	@ (8000828 <MX_I2C2_Init+0x74>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007ca:	4b17      	ldr	r3, [pc, #92]	@ (8000828 <MX_I2C2_Init+0x74>)
 80007cc:	2201      	movs	r2, #1
 80007ce:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007d0:	4b15      	ldr	r3, [pc, #84]	@ (8000828 <MX_I2C2_Init+0x74>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80007d6:	4b14      	ldr	r3, [pc, #80]	@ (8000828 <MX_I2C2_Init+0x74>)
 80007d8:	2200      	movs	r2, #0
 80007da:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80007dc:	4b12      	ldr	r3, [pc, #72]	@ (8000828 <MX_I2C2_Init+0x74>)
 80007de:	2200      	movs	r2, #0
 80007e0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007e2:	4b11      	ldr	r3, [pc, #68]	@ (8000828 <MX_I2C2_Init+0x74>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000828 <MX_I2C2_Init+0x74>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80007ee:	480e      	ldr	r0, [pc, #56]	@ (8000828 <MX_I2C2_Init+0x74>)
 80007f0:	f001 fe34 	bl	800245c <HAL_I2C_Init>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80007fa:	f000 fc60 	bl	80010be <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80007fe:	2100      	movs	r1, #0
 8000800:	4809      	ldr	r0, [pc, #36]	@ (8000828 <MX_I2C2_Init+0x74>)
 8000802:	f002 fa69 	bl	8002cd8 <HAL_I2CEx_ConfigAnalogFilter>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d001      	beq.n	8000810 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800080c:	f000 fc57 	bl	80010be <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000810:	2100      	movs	r1, #0
 8000812:	4805      	ldr	r0, [pc, #20]	@ (8000828 <MX_I2C2_Init+0x74>)
 8000814:	f002 faab 	bl	8002d6e <HAL_I2CEx_ConfigDigitalFilter>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800081e:	f000 fc4e 	bl	80010be <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000822:	bf00      	nop
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	20000348 	.word	0x20000348
 800082c:	40005800 	.word	0x40005800
 8000830:	10d19ce4 	.word	0x10d19ce4

08000834 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b0ac      	sub	sp, #176	@ 0xb0
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800083c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000840:	2200      	movs	r2, #0
 8000842:	601a      	str	r2, [r3, #0]
 8000844:	605a      	str	r2, [r3, #4]
 8000846:	609a      	str	r2, [r3, #8]
 8000848:	60da      	str	r2, [r3, #12]
 800084a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800084c:	f107 0314 	add.w	r3, r7, #20
 8000850:	2288      	movs	r2, #136	@ 0x88
 8000852:	2100      	movs	r1, #0
 8000854:	4618      	mov	r0, r3
 8000856:	f00a fba3 	bl	800afa0 <memset>
  if(i2cHandle->Instance==I2C2)
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	4a25      	ldr	r2, [pc, #148]	@ (80008f4 <HAL_I2C_MspInit+0xc0>)
 8000860:	4293      	cmp	r3, r2
 8000862:	d143      	bne.n	80008ec <HAL_I2C_MspInit+0xb8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000864:	2380      	movs	r3, #128	@ 0x80
 8000866:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000868:	2300      	movs	r3, #0
 800086a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800086c:	f107 0314 	add.w	r3, r7, #20
 8000870:	4618      	mov	r0, r3
 8000872:	f003 f92d 	bl	8003ad0 <HAL_RCCEx_PeriphCLKConfig>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800087c:	f000 fc1f 	bl	80010be <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000880:	4b1d      	ldr	r3, [pc, #116]	@ (80008f8 <HAL_I2C_MspInit+0xc4>)
 8000882:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000884:	4a1c      	ldr	r2, [pc, #112]	@ (80008f8 <HAL_I2C_MspInit+0xc4>)
 8000886:	f043 0302 	orr.w	r3, r3, #2
 800088a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800088c:	4b1a      	ldr	r3, [pc, #104]	@ (80008f8 <HAL_I2C_MspInit+0xc4>)
 800088e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000890:	f003 0302 	and.w	r3, r3, #2
 8000894:	613b      	str	r3, [r7, #16]
 8000896:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000898:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800089c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008a0:	2312      	movs	r3, #18
 80008a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a6:	2300      	movs	r3, #0
 80008a8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008ac:	2303      	movs	r3, #3
 80008ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80008b2:	2304      	movs	r3, #4
 80008b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008b8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80008bc:	4619      	mov	r1, r3
 80008be:	480f      	ldr	r0, [pc, #60]	@ (80008fc <HAL_I2C_MspInit+0xc8>)
 80008c0:	f001 fc0a 	bl	80020d8 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80008c4:	4b0c      	ldr	r3, [pc, #48]	@ (80008f8 <HAL_I2C_MspInit+0xc4>)
 80008c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008c8:	4a0b      	ldr	r2, [pc, #44]	@ (80008f8 <HAL_I2C_MspInit+0xc4>)
 80008ca:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80008ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80008d0:	4b09      	ldr	r3, [pc, #36]	@ (80008f8 <HAL_I2C_MspInit+0xc4>)
 80008d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80008d8:	60fb      	str	r3, [r7, #12]
 80008da:	68fb      	ldr	r3, [r7, #12]

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 80008dc:	2200      	movs	r2, #0
 80008de:	2105      	movs	r1, #5
 80008e0:	2021      	movs	r0, #33	@ 0x21
 80008e2:	f001 f94c 	bl	8001b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 80008e6:	2021      	movs	r0, #33	@ 0x21
 80008e8:	f001 f965 	bl	8001bb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80008ec:	bf00      	nop
 80008ee:	37b0      	adds	r7, #176	@ 0xb0
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	40005800 	.word	0x40005800
 80008f8:	40021000 	.word	0x40021000
 80008fc:	48000400 	.word	0x48000400

08000900 <MCP23S17_Init>:

// ===================================================================
// Fonctions
// ===================================================================

void MCP23S17_Init(void) {
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
    // CS high
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 8000904:	4b19      	ldr	r3, [pc, #100]	@ (800096c <MCP23S17_Init+0x6c>)
 8000906:	685b      	ldr	r3, [r3, #4]
 8000908:	4a18      	ldr	r2, [pc, #96]	@ (800096c <MCP23S17_Init+0x6c>)
 800090a:	8911      	ldrh	r1, [r2, #8]
 800090c:	2201      	movs	r2, #1
 800090e:	4618      	mov	r0, r3
 8000910:	f001 fd8c 	bl	800242c <HAL_GPIO_WritePin>

    // Reset pulse
    HAL_GPIO_WritePin(hmcp23s17.reset_port, hmcp23s17.reset_pin, GPIO_PIN_RESET);
 8000914:	4b15      	ldr	r3, [pc, #84]	@ (800096c <MCP23S17_Init+0x6c>)
 8000916:	68db      	ldr	r3, [r3, #12]
 8000918:	4a14      	ldr	r2, [pc, #80]	@ (800096c <MCP23S17_Init+0x6c>)
 800091a:	8a11      	ldrh	r1, [r2, #16]
 800091c:	2200      	movs	r2, #0
 800091e:	4618      	mov	r0, r3
 8000920:	f001 fd84 	bl	800242c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8000924:	2001      	movs	r0, #1
 8000926:	f001 f82b 	bl	8001980 <HAL_Delay>
    HAL_GPIO_WritePin(hmcp23s17.reset_port, hmcp23s17.reset_pin, GPIO_PIN_SET);
 800092a:	4b10      	ldr	r3, [pc, #64]	@ (800096c <MCP23S17_Init+0x6c>)
 800092c:	68db      	ldr	r3, [r3, #12]
 800092e:	4a0f      	ldr	r2, [pc, #60]	@ (800096c <MCP23S17_Init+0x6c>)
 8000930:	8a11      	ldrh	r1, [r2, #16]
 8000932:	2201      	movs	r2, #1
 8000934:	4618      	mov	r0, r3
 8000936:	f001 fd79 	bl	800242c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800093a:	2001      	movs	r0, #1
 800093c:	f001 f820 	bl	8001980 <HAL_Delay>

    // Config IOCON : BANK=0, SEQOP=0
    MCP23S17_WriteRegister(MCP23S17_IOCON, 0x20);
 8000940:	2120      	movs	r1, #32
 8000942:	200a      	movs	r0, #10
 8000944:	f000 f814 	bl	8000970 <MCP23S17_WriteRegister>

    // Tous les pins en sortie (0 = output)
    MCP23S17_WriteRegister(MCP23S17_IODIRA, 0x00);
 8000948:	2100      	movs	r1, #0
 800094a:	2000      	movs	r0, #0
 800094c:	f000 f810 	bl	8000970 <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_IODIRB, 0x00);
 8000950:	2100      	movs	r1, #0
 8000952:	2001      	movs	r0, #1
 8000954:	f000 f80c 	bl	8000970 <MCP23S17_WriteRegister>

    // Éteindre toutes les LEDs au démarrage
    MCP23S17_WriteRegister(MCP23S17_GPIOA, 0x00);
 8000958:	2100      	movs	r1, #0
 800095a:	2012      	movs	r0, #18
 800095c:	f000 f808 	bl	8000970 <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0x00);
 8000960:	2100      	movs	r1, #0
 8000962:	2013      	movs	r0, #19
 8000964:	f000 f804 	bl	8000970 <MCP23S17_WriteRegister>
}
 8000968:	bf00      	nop
 800096a:	bd80      	pop	{r7, pc}
 800096c:	20000000 	.word	0x20000000

08000970 <MCP23S17_WriteRegister>:

void MCP23S17_WriteRegister(uint8_t reg, uint8_t value) {
 8000970:	b580      	push	{r7, lr}
 8000972:	b084      	sub	sp, #16
 8000974:	af00      	add	r7, sp, #0
 8000976:	4603      	mov	r3, r0
 8000978:	460a      	mov	r2, r1
 800097a:	71fb      	strb	r3, [r7, #7]
 800097c:	4613      	mov	r3, r2
 800097e:	71bb      	strb	r3, [r7, #6]
    uint8_t txData[3] = {
        (uint8_t)(0x40 | (hmcp23s17.address << 1)),  // Write opcode
 8000980:	4b15      	ldr	r3, [pc, #84]	@ (80009d8 <MCP23S17_WriteRegister+0x68>)
 8000982:	7c9b      	ldrb	r3, [r3, #18]
 8000984:	b25b      	sxtb	r3, r3
 8000986:	005b      	lsls	r3, r3, #1
 8000988:	b25b      	sxtb	r3, r3
 800098a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800098e:	b25b      	sxtb	r3, r3
 8000990:	b2db      	uxtb	r3, r3
    uint8_t txData[3] = {
 8000992:	733b      	strb	r3, [r7, #12]
 8000994:	79fb      	ldrb	r3, [r7, #7]
 8000996:	737b      	strb	r3, [r7, #13]
 8000998:	79bb      	ldrb	r3, [r7, #6]
 800099a:	73bb      	strb	r3, [r7, #14]
        reg,
        value
    };

    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_RESET);
 800099c:	4b0e      	ldr	r3, [pc, #56]	@ (80009d8 <MCP23S17_WriteRegister+0x68>)
 800099e:	685b      	ldr	r3, [r3, #4]
 80009a0:	4a0d      	ldr	r2, [pc, #52]	@ (80009d8 <MCP23S17_WriteRegister+0x68>)
 80009a2:	8911      	ldrh	r1, [r2, #8]
 80009a4:	2200      	movs	r2, #0
 80009a6:	4618      	mov	r0, r3
 80009a8:	f001 fd40 	bl	800242c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(hmcp23s17.hspi, txData, 3, HAL_MAX_DELAY);
 80009ac:	4b0a      	ldr	r3, [pc, #40]	@ (80009d8 <MCP23S17_WriteRegister+0x68>)
 80009ae:	6818      	ldr	r0, [r3, #0]
 80009b0:	f107 010c 	add.w	r1, r7, #12
 80009b4:	f04f 33ff 	mov.w	r3, #4294967295
 80009b8:	2203      	movs	r2, #3
 80009ba:	f005 fbe4 	bl	8006186 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 80009be:	4b06      	ldr	r3, [pc, #24]	@ (80009d8 <MCP23S17_WriteRegister+0x68>)
 80009c0:	685b      	ldr	r3, [r3, #4]
 80009c2:	4a05      	ldr	r2, [pc, #20]	@ (80009d8 <MCP23S17_WriteRegister+0x68>)
 80009c4:	8911      	ldrh	r1, [r2, #8]
 80009c6:	2201      	movs	r2, #1
 80009c8:	4618      	mov	r0, r3
 80009ca:	f001 fd2f 	bl	800242c <HAL_GPIO_WritePin>
}
 80009ce:	bf00      	nop
 80009d0:	3710      	adds	r7, #16
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	20000000 	.word	0x20000000

080009dc <MCP23S17_ReadRegister>:

uint8_t MCP23S17_ReadRegister(uint8_t reg) {
 80009dc:	b580      	push	{r7, lr}
 80009de:	b086      	sub	sp, #24
 80009e0:	af02      	add	r7, sp, #8
 80009e2:	4603      	mov	r3, r0
 80009e4:	71fb      	strb	r3, [r7, #7]
    uint8_t txData[3] = {
        (uint8_t)(0x41 | (hmcp23s17.address << 1)),  // Read opcode
 80009e6:	4b1b      	ldr	r3, [pc, #108]	@ (8000a54 <MCP23S17_ReadRegister+0x78>)
 80009e8:	7c9b      	ldrb	r3, [r3, #18]
 80009ea:	b25b      	sxtb	r3, r3
 80009ec:	005b      	lsls	r3, r3, #1
 80009ee:	b25b      	sxtb	r3, r3
 80009f0:	f043 0341 	orr.w	r3, r3, #65	@ 0x41
 80009f4:	b25b      	sxtb	r3, r3
 80009f6:	b2db      	uxtb	r3, r3
    uint8_t txData[3] = {
 80009f8:	733b      	strb	r3, [r7, #12]
 80009fa:	79fb      	ldrb	r3, [r7, #7]
 80009fc:	737b      	strb	r3, [r7, #13]
 80009fe:	2300      	movs	r3, #0
 8000a00:	73bb      	strb	r3, [r7, #14]
        reg,
        0x00
    };
    uint8_t rxData[3] = {0};
 8000a02:	f107 0308 	add.w	r3, r7, #8
 8000a06:	2100      	movs	r1, #0
 8000a08:	460a      	mov	r2, r1
 8000a0a:	801a      	strh	r2, [r3, #0]
 8000a0c:	460a      	mov	r2, r1
 8000a0e:	709a      	strb	r2, [r3, #2]

    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_RESET);
 8000a10:	4b10      	ldr	r3, [pc, #64]	@ (8000a54 <MCP23S17_ReadRegister+0x78>)
 8000a12:	685b      	ldr	r3, [r3, #4]
 8000a14:	4a0f      	ldr	r2, [pc, #60]	@ (8000a54 <MCP23S17_ReadRegister+0x78>)
 8000a16:	8911      	ldrh	r1, [r2, #8]
 8000a18:	2200      	movs	r2, #0
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f001 fd06 	bl	800242c <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(hmcp23s17.hspi, txData, rxData, 3, HAL_MAX_DELAY);
 8000a20:	4b0c      	ldr	r3, [pc, #48]	@ (8000a54 <MCP23S17_ReadRegister+0x78>)
 8000a22:	6818      	ldr	r0, [r3, #0]
 8000a24:	f107 0208 	add.w	r2, r7, #8
 8000a28:	f107 010c 	add.w	r1, r7, #12
 8000a2c:	f04f 33ff 	mov.w	r3, #4294967295
 8000a30:	9300      	str	r3, [sp, #0]
 8000a32:	2303      	movs	r3, #3
 8000a34:	f005 fd1d 	bl	8006472 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 8000a38:	4b06      	ldr	r3, [pc, #24]	@ (8000a54 <MCP23S17_ReadRegister+0x78>)
 8000a3a:	685b      	ldr	r3, [r3, #4]
 8000a3c:	4a05      	ldr	r2, [pc, #20]	@ (8000a54 <MCP23S17_ReadRegister+0x78>)
 8000a3e:	8911      	ldrh	r1, [r2, #8]
 8000a40:	2201      	movs	r2, #1
 8000a42:	4618      	mov	r0, r3
 8000a44:	f001 fcf2 	bl	800242c <HAL_GPIO_WritePin>

    return rxData[2];
 8000a48:	7abb      	ldrb	r3, [r7, #10]
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	3710      	adds	r7, #16
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	20000000 	.word	0x20000000

08000a58 <MCP23S17_SetAllPinsHigh>:

// Allume TOUTES les LEDs
void MCP23S17_SetAllPinsHigh(void) {
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
    MCP23S17_WriteRegister(MCP23S17_GPIOA, 0xFF);
 8000a5c:	21ff      	movs	r1, #255	@ 0xff
 8000a5e:	2012      	movs	r0, #18
 8000a60:	f7ff ff86 	bl	8000970 <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0xFF);
 8000a64:	21ff      	movs	r1, #255	@ 0xff
 8000a66:	2013      	movs	r0, #19
 8000a68:	f7ff ff82 	bl	8000970 <MCP23S17_WriteRegister>
}
 8000a6c:	bf00      	nop
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <Select_LED>:
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0x00);
}

// Allume une LED spécifique (0 à 15)
void Select_LED(char port, uint8_t led,uint8_t state)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b084      	sub	sp, #16
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	4603      	mov	r3, r0
 8000a78:	71fb      	strb	r3, [r7, #7]
 8000a7a:	460b      	mov	r3, r1
 8000a7c:	71bb      	strb	r3, [r7, #6]
 8000a7e:	4613      	mov	r3, r2
 8000a80:	717b      	strb	r3, [r7, #5]
    if (led > 7) return;
 8000a82:	79bb      	ldrb	r3, [r7, #6]
 8000a84:	2b07      	cmp	r3, #7
 8000a86:	d836      	bhi.n	8000af6 <Select_LED+0x86>

    uint8_t reg = (port == 'A' || port == 'a') ? MCP23S17_GPIOA : MCP23S17_GPIOB;
 8000a88:	79fb      	ldrb	r3, [r7, #7]
 8000a8a:	2b41      	cmp	r3, #65	@ 0x41
 8000a8c:	d002      	beq.n	8000a94 <Select_LED+0x24>
 8000a8e:	79fb      	ldrb	r3, [r7, #7]
 8000a90:	2b61      	cmp	r3, #97	@ 0x61
 8000a92:	d101      	bne.n	8000a98 <Select_LED+0x28>
 8000a94:	2312      	movs	r3, #18
 8000a96:	e000      	b.n	8000a9a <Select_LED+0x2a>
 8000a98:	2313      	movs	r3, #19
 8000a9a:	73bb      	strb	r3, [r7, #14]
    uint8_t current = MCP23S17_ReadRegister(reg);
 8000a9c:	7bbb      	ldrb	r3, [r7, #14]
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f7ff ff9c 	bl	80009dc <MCP23S17_ReadRegister>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	73fb      	strb	r3, [r7, #15]
    // On part du principe que tout est allumé (0xFF)
    // On force un seul bit à 0 → éteint la LED
    if (state == 1)
 8000aa8:	797b      	ldrb	r3, [r7, #5]
 8000aaa:	2b01      	cmp	r3, #1
 8000aac:	d10d      	bne.n	8000aca <Select_LED+0x5a>
    {
        uint8_t pattern = 0xFF;           // 11111111
 8000aae:	23ff      	movs	r3, #255	@ 0xff
 8000ab0:	737b      	strb	r3, [r7, #13]
        current &= ~(1 << led);           // Met le bit `led` à 0
 8000ab2:	79bb      	ldrb	r3, [r7, #6]
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8000aba:	b25b      	sxtb	r3, r3
 8000abc:	43db      	mvns	r3, r3
 8000abe:	b25a      	sxtb	r2, r3
 8000ac0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ac4:	4013      	ands	r3, r2
 8000ac6:	b25b      	sxtb	r3, r3
 8000ac8:	73fb      	strb	r3, [r7, #15]
    }

    if (state == 0)
 8000aca:	797b      	ldrb	r3, [r7, #5]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d10b      	bne.n	8000ae8 <Select_LED+0x78>
	{
		uint8_t pattern = 0xFF;           // 11111111
 8000ad0:	23ff      	movs	r3, #255	@ 0xff
 8000ad2:	733b      	strb	r3, [r7, #12]
		current |= (1 << led);           // Met le bit `led` à 0
 8000ad4:	79bb      	ldrb	r3, [r7, #6]
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8000adc:	b25a      	sxtb	r2, r3
 8000ade:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ae2:	4313      	orrs	r3, r2
 8000ae4:	b25b      	sxtb	r3, r3
 8000ae6:	73fb      	strb	r3, [r7, #15]
	}


    MCP23S17_WriteRegister(reg, current);
 8000ae8:	7bfa      	ldrb	r2, [r7, #15]
 8000aea:	7bbb      	ldrb	r3, [r7, #14]
 8000aec:	4611      	mov	r1, r2
 8000aee:	4618      	mov	r0, r3
 8000af0:	f7ff ff3e 	bl	8000970 <MCP23S17_WriteRegister>
 8000af4:	e000      	b.n	8000af8 <Select_LED+0x88>
    if (led > 7) return;
 8000af6:	bf00      	nop
}
 8000af8:	3710      	adds	r7, #16
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
	...

08000b00 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 8000b08:	1d39      	adds	r1, r7, #4
 8000b0a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b0e:	2201      	movs	r2, #1
 8000b10:	4803      	ldr	r0, [pc, #12]	@ (8000b20 <__io_putchar+0x20>)
 8000b12:	f006 f87f 	bl	8006c14 <HAL_UART_Transmit>
	return chr;
 8000b16:	687b      	ldr	r3, [r7, #4]
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	3708      	adds	r7, #8
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	20001604 	.word	0x20001604

08000b24 <fonction>:

static int fonction(h_shell_t *shell, int argc, char **argv)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b088      	sub	sp, #32
 8000b28:	af02      	add	r7, sp, #8
 8000b2a:	60f8      	str	r0, [r7, #12]
 8000b2c:	60b9      	str	r1, [r7, #8]
 8000b2e:	607a      	str	r2, [r7, #4]
	int size;
	size = snprintf(shell->print_buffer, BUFFER_SIZE, "Je suis une fonction bidon\r\n");
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	3308      	adds	r3, #8
 8000b34:	4a22      	ldr	r2, [pc, #136]	@ (8000bc0 <fonction+0x9c>)
 8000b36:	2128      	movs	r1, #40	@ 0x28
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f00a f923 	bl	800ad84 <sniprintf>
 8000b3e:	6138      	str	r0, [r7, #16]
	shell_uart_write(shell->print_buffer, size);
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	3308      	adds	r3, #8
 8000b44:	693a      	ldr	r2, [r7, #16]
 8000b46:	b292      	uxth	r2, r2
 8000b48:	4611      	mov	r1, r2
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f009 fcb2 	bl	800a4b4 <shell_uart_write>
	size = snprintf(shell->print_buffer, BUFFER_SIZE, "argc=%d\r\n", argc);
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	f103 0008 	add.w	r0, r3, #8
 8000b56:	68bb      	ldr	r3, [r7, #8]
 8000b58:	4a1a      	ldr	r2, [pc, #104]	@ (8000bc4 <fonction+0xa0>)
 8000b5a:	2128      	movs	r1, #40	@ 0x28
 8000b5c:	f00a f912 	bl	800ad84 <sniprintf>
 8000b60:	6138      	str	r0, [r7, #16]
	shell_uart_write(shell->print_buffer, size);
 8000b62:	68fb      	ldr	r3, [r7, #12]
 8000b64:	3308      	adds	r3, #8
 8000b66:	693a      	ldr	r2, [r7, #16]
 8000b68:	b292      	uxth	r2, r2
 8000b6a:	4611      	mov	r1, r2
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f009 fca1 	bl	800a4b4 <shell_uart_write>
	for (int i = 0; i < argc; i++)
 8000b72:	2300      	movs	r3, #0
 8000b74:	617b      	str	r3, [r7, #20]
 8000b76:	e019      	b.n	8000bac <fonction+0x88>
	{
		size = snprintf(shell->print_buffer, BUFFER_SIZE, "argv[%d]=%s\r\n", i, argv[i]);
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	f103 0008 	add.w	r0, r3, #8
 8000b7e:	697b      	ldr	r3, [r7, #20]
 8000b80:	009b      	lsls	r3, r3, #2
 8000b82:	687a      	ldr	r2, [r7, #4]
 8000b84:	4413      	add	r3, r2
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	9300      	str	r3, [sp, #0]
 8000b8a:	697b      	ldr	r3, [r7, #20]
 8000b8c:	4a0e      	ldr	r2, [pc, #56]	@ (8000bc8 <fonction+0xa4>)
 8000b8e:	2128      	movs	r1, #40	@ 0x28
 8000b90:	f00a f8f8 	bl	800ad84 <sniprintf>
 8000b94:	6138      	str	r0, [r7, #16]
		shell_uart_write(shell->print_buffer, size);
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	3308      	adds	r3, #8
 8000b9a:	693a      	ldr	r2, [r7, #16]
 8000b9c:	b292      	uxth	r2, r2
 8000b9e:	4611      	mov	r1, r2
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f009 fc87 	bl	800a4b4 <shell_uart_write>
	for (int i = 0; i < argc; i++)
 8000ba6:	697b      	ldr	r3, [r7, #20]
 8000ba8:	3301      	adds	r3, #1
 8000baa:	617b      	str	r3, [r7, #20]
 8000bac:	697a      	ldr	r2, [r7, #20]
 8000bae:	68bb      	ldr	r3, [r7, #8]
 8000bb0:	429a      	cmp	r2, r3
 8000bb2:	dbe1      	blt.n	8000b78 <fonction+0x54>
	}
	return 0;
 8000bb4:	2300      	movs	r3, #0
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	3718      	adds	r7, #24
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	0800bdf0 	.word	0x0800bdf0
 8000bc4:	0800be10 	.word	0x0800be10
 8000bc8:	0800be1c 	.word	0x0800be1c

08000bcc <addition>:

static int addition(h_shell_t *shell, int argc, char **argv)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b088      	sub	sp, #32
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	60f8      	str	r0, [r7, #12]
 8000bd4:	60b9      	str	r1, [r7, #8]
 8000bd6:	607a      	str	r2, [r7, #4]
	int sum = 0;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	61fb      	str	r3, [r7, #28]
	for (int i = 1; i < argc; i++)
 8000bdc:	2301      	movs	r3, #1
 8000bde:	61bb      	str	r3, [r7, #24]
 8000be0:	e00e      	b.n	8000c00 <addition+0x34>
	{
		sum += atoi(argv[i]); // atoi conversion chaine de caractère en entier
 8000be2:	69bb      	ldr	r3, [r7, #24]
 8000be4:	009b      	lsls	r3, r3, #2
 8000be6:	687a      	ldr	r2, [r7, #4]
 8000be8:	4413      	add	r3, r2
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4618      	mov	r0, r3
 8000bee:	f009 fe59 	bl	800a8a4 <atoi>
 8000bf2:	4602      	mov	r2, r0
 8000bf4:	69fb      	ldr	r3, [r7, #28]
 8000bf6:	4413      	add	r3, r2
 8000bf8:	61fb      	str	r3, [r7, #28]
	for (int i = 1; i < argc; i++)
 8000bfa:	69bb      	ldr	r3, [r7, #24]
 8000bfc:	3301      	adds	r3, #1
 8000bfe:	61bb      	str	r3, [r7, #24]
 8000c00:	69ba      	ldr	r2, [r7, #24]
 8000c02:	68bb      	ldr	r3, [r7, #8]
 8000c04:	429a      	cmp	r2, r3
 8000c06:	dbec      	blt.n	8000be2 <addition+0x16>
	}
	int size = snprintf(shell->print_buffer, BUFFER_SIZE, "sum=%d\r\n", sum);
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	f103 0008 	add.w	r0, r3, #8
 8000c0e:	69fb      	ldr	r3, [r7, #28]
 8000c10:	4a08      	ldr	r2, [pc, #32]	@ (8000c34 <addition+0x68>)
 8000c12:	2128      	movs	r1, #40	@ 0x28
 8000c14:	f00a f8b6 	bl	800ad84 <sniprintf>
 8000c18:	6178      	str	r0, [r7, #20]
	shell_uart_write(shell->print_buffer, size);
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	3308      	adds	r3, #8
 8000c1e:	697a      	ldr	r2, [r7, #20]
 8000c20:	b292      	uxth	r2, r2
 8000c22:	4611      	mov	r1, r2
 8000c24:	4618      	mov	r0, r3
 8000c26:	f009 fc45 	bl	800a4b4 <shell_uart_write>
	return 0;
 8000c2a:	2300      	movs	r3, #0
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	3720      	adds	r7, #32
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	0800be2c 	.word	0x0800be2c

08000c38 <task_shell>:

void task_shell(void *unused)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
	static h_shell_t shell_instance; // Instance statique de la structure


	shell_init(&shell_instance);
 8000c40:	480f      	ldr	r0, [pc, #60]	@ (8000c80 <task_shell+0x48>)
 8000c42:	f009 fcad 	bl	800a5a0 <shell_init>
	shell_add(&shell_instance, 'f', fonction, "Une fonction inutile");
 8000c46:	4b0f      	ldr	r3, [pc, #60]	@ (8000c84 <task_shell+0x4c>)
 8000c48:	4a0f      	ldr	r2, [pc, #60]	@ (8000c88 <task_shell+0x50>)
 8000c4a:	2166      	movs	r1, #102	@ 0x66
 8000c4c:	480c      	ldr	r0, [pc, #48]	@ (8000c80 <task_shell+0x48>)
 8000c4e:	f009 fcf9 	bl	800a644 <shell_add>
	shell_add(&shell_instance, 'a', addition, "Ma super addition");
 8000c52:	4b0e      	ldr	r3, [pc, #56]	@ (8000c8c <task_shell+0x54>)
 8000c54:	4a0e      	ldr	r2, [pc, #56]	@ (8000c90 <task_shell+0x58>)
 8000c56:	2161      	movs	r1, #97	@ 0x61
 8000c58:	4809      	ldr	r0, [pc, #36]	@ (8000c80 <task_shell+0x48>)
 8000c5a:	f009 fcf3 	bl	800a644 <shell_add>
	shell_add(&shell_instance, 'l', led_control, "LED control: l <id> <0|1>");
 8000c5e:	4b0d      	ldr	r3, [pc, #52]	@ (8000c94 <task_shell+0x5c>)
 8000c60:	4a0d      	ldr	r2, [pc, #52]	@ (8000c98 <task_shell+0x60>)
 8000c62:	216c      	movs	r1, #108	@ 0x6c
 8000c64:	4806      	ldr	r0, [pc, #24]	@ (8000c80 <task_shell+0x48>)
 8000c66:	f009 fced 	bl	800a644 <shell_add>


	shell_run(&shell_instance); // Contient une boucle infinie
 8000c6a:	4805      	ldr	r0, [pc, #20]	@ (8000c80 <task_shell+0x48>)
 8000c6c:	f009 fd98 	bl	800a7a0 <shell_run>

	// Ne sera jamais atteint, mais pour la forme
	vTaskDelete(NULL);
 8000c70:	2000      	movs	r0, #0
 8000c72:	f008 f933 	bl	8008edc <vTaskDelete>
}
 8000c76:	bf00      	nop
 8000c78:	3708      	adds	r7, #8
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	200013a0 	.word	0x200013a0
 8000c84:	0800be38 	.word	0x0800be38
 8000c88:	08000b25 	.word	0x08000b25
 8000c8c:	0800be50 	.word	0x0800be50
 8000c90:	08000bcd 	.word	0x08000bcd
 8000c94:	0800be64 	.word	0x0800be64
 8000c98:	08000cbd 	.word	0x08000cbd

08000c9c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
	if (huart == &huart2)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	4a04      	ldr	r2, [pc, #16]	@ (8000cb8 <HAL_UART_RxCpltCallback+0x1c>)
 8000ca8:	4293      	cmp	r3, r2
 8000caa:	d101      	bne.n	8000cb0 <HAL_UART_RxCpltCallback+0x14>
	{
		shell_uart_rx_callback();
 8000cac:	f009 fc54 	bl	800a558 <shell_uart_rx_callback>
	}
}
 8000cb0:	bf00      	nop
 8000cb2:	3708      	adds	r7, #8
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	20001604 	.word	0x20001604

08000cbc <led_control>:

static int led_control(h_shell_t *shell, int argc, char **argv)
{
 8000cbc:	b590      	push	{r4, r7, lr}
 8000cbe:	b089      	sub	sp, #36	@ 0x24
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	60f8      	str	r0, [r7, #12]
 8000cc4:	60b9      	str	r1, [r7, #8]
 8000cc6:	607a      	str	r2, [r7, #4]
	int numero;
	int size;
	numero = atoi(argv[1]);
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	3304      	adds	r3, #4
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f009 fde8 	bl	800a8a4 <atoi>
 8000cd4:	61b8      	str	r0, [r7, #24]
	if (argc==3)
 8000cd6:	68bb      	ldr	r3, [r7, #8]
 8000cd8:	2b03      	cmp	r3, #3
 8000cda:	d12e      	bne.n	8000d3a <led_control+0x7e>
	{
		if (numero > 8)
 8000cdc:	69bb      	ldr	r3, [r7, #24]
 8000cde:	2b08      	cmp	r3, #8
 8000ce0:	dd0f      	ble.n	8000d02 <led_control+0x46>
		{
			Select_LED('B', 16-numero,atoi(argv[2]));
 8000ce2:	69bb      	ldr	r3, [r7, #24]
 8000ce4:	f1c3 0410 	rsb	r4, r3, #16
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	3308      	adds	r3, #8
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f009 fdd8 	bl	800a8a4 <atoi>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	461a      	mov	r2, r3
 8000cf8:	4621      	mov	r1, r4
 8000cfa:	2042      	movs	r0, #66	@ 0x42
 8000cfc:	f7ff feb8 	bl	8000a70 <Select_LED>
 8000d00:	e012      	b.n	8000d28 <led_control+0x6c>
		}
		else
		{
			int state = atoi(argv[2]);
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	3308      	adds	r3, #8
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f009 fdcb 	bl	800a8a4 <atoi>
 8000d0e:	6178      	str	r0, [r7, #20]
			Select_LED('A', numero,atoi(argv[2]));
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	3308      	adds	r3, #8
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	4618      	mov	r0, r3
 8000d18:	f009 fdc4 	bl	800a8a4 <atoi>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	461a      	mov	r2, r3
 8000d20:	69b9      	ldr	r1, [r7, #24]
 8000d22:	2041      	movs	r0, #65	@ 0x41
 8000d24:	f7ff fea4 	bl	8000a70 <Select_LED>
		}
		size = snprintf(shell->print_buffer,BUFFER_SIZE,"c'est fait chef");
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	3308      	adds	r3, #8
 8000d2c:	4a24      	ldr	r2, [pc, #144]	@ (8000dc0 <led_control+0x104>)
 8000d2e:	2128      	movs	r1, #40	@ 0x28
 8000d30:	4618      	mov	r0, r3
 8000d32:	f00a f827 	bl	800ad84 <sniprintf>
 8000d36:	61f8      	str	r0, [r7, #28]
 8000d38:	e037      	b.n	8000daa <led_control+0xee>
	}
	else if (argc==4)
 8000d3a:	68bb      	ldr	r3, [r7, #8]
 8000d3c:	2b04      	cmp	r3, #4
 8000d3e:	d12c      	bne.n	8000d9a <led_control+0xde>
	{
		numero = atoi(argv[1]) * 10 + atoi(argv[2]);
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	3304      	adds	r3, #4
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	4618      	mov	r0, r3
 8000d48:	f009 fdac 	bl	800a8a4 <atoi>
 8000d4c:	4602      	mov	r2, r0
 8000d4e:	4613      	mov	r3, r2
 8000d50:	009b      	lsls	r3, r3, #2
 8000d52:	4413      	add	r3, r2
 8000d54:	005b      	lsls	r3, r3, #1
 8000d56:	461c      	mov	r4, r3
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	3308      	adds	r3, #8
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f009 fda0 	bl	800a8a4 <atoi>
 8000d64:	4603      	mov	r3, r0
 8000d66:	4423      	add	r3, r4
 8000d68:	61bb      	str	r3, [r7, #24]
		Select_LED('B', 16-numero,atoi(argv[3]));
 8000d6a:	69bb      	ldr	r3, [r7, #24]
 8000d6c:	f1c3 0410 	rsb	r4, r3, #16
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	330c      	adds	r3, #12
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4618      	mov	r0, r3
 8000d78:	f009 fd94 	bl	800a8a4 <atoi>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	461a      	mov	r2, r3
 8000d80:	4621      	mov	r1, r4
 8000d82:	2042      	movs	r0, #66	@ 0x42
 8000d84:	f7ff fe74 	bl	8000a70 <Select_LED>
		size = snprintf(shell->print_buffer,BUFFER_SIZE,"c'est fait chef");
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	3308      	adds	r3, #8
 8000d8c:	4a0c      	ldr	r2, [pc, #48]	@ (8000dc0 <led_control+0x104>)
 8000d8e:	2128      	movs	r1, #40	@ 0x28
 8000d90:	4618      	mov	r0, r3
 8000d92:	f009 fff7 	bl	800ad84 <sniprintf>
 8000d96:	61f8      	str	r0, [r7, #28]
 8000d98:	e007      	b.n	8000daa <led_control+0xee>
	}
	else
	{
		size = snprintf(shell->print_buffer,BUFFER_SIZE,"Il y a pas assez de led");
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	3308      	adds	r3, #8
 8000d9e:	4a09      	ldr	r2, [pc, #36]	@ (8000dc4 <led_control+0x108>)
 8000da0:	2128      	movs	r1, #40	@ 0x28
 8000da2:	4618      	mov	r0, r3
 8000da4:	f009 ffee 	bl	800ad84 <sniprintf>
 8000da8:	61f8      	str	r0, [r7, #28]
	}
	drv_uart1_transmit(shell->print_buffer,size);
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	3308      	adds	r3, #8
 8000dae:	69f9      	ldr	r1, [r7, #28]
 8000db0:	4618      	mov	r0, r3
 8000db2:	f009 fb59 	bl	800a468 <drv_uart1_transmit>
	return 0;
 8000db6:	2300      	movs	r3, #0
}
 8000db8:	4618      	mov	r0, r3
 8000dba:	3724      	adds	r7, #36	@ 0x24
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd90      	pop	{r4, r7, pc}
 8000dc0:	0800be80 	.word	0x0800be80
 8000dc4:	0800be90 	.word	0x0800be90

08000dc8 <Generate_Triangle_Wave>:

void Generate_Triangle_Wave(uint8_t *buffer, uint32_t sizeInBytes) {
 8000dc8:	b480      	push	{r7}
 8000dca:	b08d      	sub	sp, #52	@ 0x34
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
 8000dd0:	6039      	str	r1, [r7, #0]
    int16_t *pSample = (int16_t *)buffer;
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	623b      	str	r3, [r7, #32]

    // 16 bits = 2 octets. Stereo = 2 canaux.
    // Donc 1 "Frame" audio (Gauche + Droite) = 4 octets.
    uint32_t totalFrames = sizeInBytes / 4;
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	089b      	lsrs	r3, r3, #2
 8000dda:	61fb      	str	r3, [r7, #28]

    // On divise le buffer en deux phases : Montée et Descente
    uint32_t halfPeriod = totalFrames / 2;
 8000ddc:	69fb      	ldr	r3, [r7, #28]
 8000dde:	085b      	lsrs	r3, r3, #1
 8000de0:	61bb      	str	r3, [r7, #24]

    int16_t amplitude = 15000;
 8000de2:	f643 2398 	movw	r3, #15000	@ 0x3a98
 8000de6:	82fb      	strh	r3, [r7, #22]
    float step = (float)(amplitude * 2) / (float)halfPeriod;
 8000de8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000dec:	005b      	lsls	r3, r3, #1
 8000dee:	ee07 3a90 	vmov	s15, r3
 8000df2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000df6:	69bb      	ldr	r3, [r7, #24]
 8000df8:	ee07 3a90 	vmov	s15, r3
 8000dfc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000e00:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e04:	edc7 7a04 	vstr	s15, [r7, #16]
    float currentVal = -15000.0f;
 8000e08:	4b2b      	ldr	r3, [pc, #172]	@ (8000eb8 <Generate_Triangle_Wave+0xf0>)
 8000e0a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // Phase 1 : Montée
    for (uint32_t i = 0; i < halfPeriod; i++) {
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e10:	e01e      	b.n	8000e50 <Generate_Triangle_Wave+0x88>
        int16_t val = (int16_t)currentVal;
 8000e12:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000e16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000e1a:	ee17 3a90 	vmov	r3, s15
 8000e1e:	81bb      	strh	r3, [r7, #12]

        pSample[i * 2]     = val; // Canal Gauche
 8000e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e22:	009b      	lsls	r3, r3, #2
 8000e24:	6a3a      	ldr	r2, [r7, #32]
 8000e26:	4413      	add	r3, r2
 8000e28:	89ba      	ldrh	r2, [r7, #12]
 8000e2a:	801a      	strh	r2, [r3, #0]
        pSample[i * 2 + 1] = val; // Canal Droit (identique pour du mono centré)
 8000e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e2e:	009b      	lsls	r3, r3, #2
 8000e30:	3302      	adds	r3, #2
 8000e32:	6a3a      	ldr	r2, [r7, #32]
 8000e34:	4413      	add	r3, r2
 8000e36:	89ba      	ldrh	r2, [r7, #12]
 8000e38:	801a      	strh	r2, [r3, #0]

        currentVal += step;
 8000e3a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000e3e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000e42:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e46:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    for (uint32_t i = 0; i < halfPeriod; i++) {
 8000e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e4c:	3301      	adds	r3, #1
 8000e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e50:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000e52:	69bb      	ldr	r3, [r7, #24]
 8000e54:	429a      	cmp	r2, r3
 8000e56:	d3dc      	bcc.n	8000e12 <Generate_Triangle_Wave+0x4a>
    }

    // Phase 2 : Descente
    currentVal = 15000.0f;
 8000e58:	4b18      	ldr	r3, [pc, #96]	@ (8000ebc <Generate_Triangle_Wave+0xf4>)
 8000e5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (uint32_t i = halfPeriod; i < totalFrames; i++) {
 8000e5c:	69bb      	ldr	r3, [r7, #24]
 8000e5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000e60:	e01e      	b.n	8000ea0 <Generate_Triangle_Wave+0xd8>
        int16_t val = (int16_t)currentVal;
 8000e62:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000e66:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000e6a:	ee17 3a90 	vmov	r3, s15
 8000e6e:	81fb      	strh	r3, [r7, #14]

        pSample[i * 2]     = val;
 8000e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e72:	009b      	lsls	r3, r3, #2
 8000e74:	6a3a      	ldr	r2, [r7, #32]
 8000e76:	4413      	add	r3, r2
 8000e78:	89fa      	ldrh	r2, [r7, #14]
 8000e7a:	801a      	strh	r2, [r3, #0]
        pSample[i * 2 + 1] = val;
 8000e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e7e:	009b      	lsls	r3, r3, #2
 8000e80:	3302      	adds	r3, #2
 8000e82:	6a3a      	ldr	r2, [r7, #32]
 8000e84:	4413      	add	r3, r2
 8000e86:	89fa      	ldrh	r2, [r7, #14]
 8000e88:	801a      	strh	r2, [r3, #0]

        currentVal -= step;
 8000e8a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000e8e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000e92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e96:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    for (uint32_t i = halfPeriod; i < totalFrames; i++) {
 8000e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e9c:	3301      	adds	r3, #1
 8000e9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ea0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ea2:	69fb      	ldr	r3, [r7, #28]
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	d3dc      	bcc.n	8000e62 <Generate_Triangle_Wave+0x9a>
    }
}
 8000ea8:	bf00      	nop
 8000eaa:	bf00      	nop
 8000eac:	3734      	adds	r7, #52	@ 0x34
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	c66a6000 	.word	0xc66a6000
 8000ebc:	466a6000 	.word	0x466a6000

08000ec0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ec6:	f000 fcdf 	bl	8001888 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eca:	f000 f87d 	bl	8000fc8 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000ece:	f000 f8cc 	bl	800106a <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ed2:	f7ff fbf3 	bl	80006bc <MX_GPIO_Init>
  MX_DMA_Init();
 8000ed6:	f7ff fb8d 	bl	80005f4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000eda:	f000 fc17 	bl	800170c <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8000ede:	f000 fa39 	bl	8001354 <MX_SPI3_Init>
  MX_I2C2_Init();
 8000ee2:	f7ff fc67 	bl	80007b4 <MX_I2C2_Init>
  MX_SAI2_Init();
 8000ee6:	f000 f8f1 	bl	80010cc <MX_SAI2_Init>
  /* USER CODE BEGIN 2 */
	MCP23S17_Init();
 8000eea:	f7ff fd09 	bl	8000900 <MCP23S17_Init>
	MCP23S17_SetAllPinsHigh();
 8000eee:	f7ff fdb3 	bl	8000a58 <MCP23S17_SetAllPinsHigh>

	__HAL_SAI_ENABLE(&hsai_BlockA2); // pour horloge pour codec
 8000ef2:	4b2a      	ldr	r3, [pc, #168]	@ (8000f9c <main+0xdc>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	681a      	ldr	r2, [r3, #0]
 8000ef8:	4b28      	ldr	r3, [pc, #160]	@ (8000f9c <main+0xdc>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000f00:	601a      	str	r2, [r3, #0]

	printf("Bonjour Antonio y Louis\r\n");
 8000f02:	4827      	ldr	r0, [pc, #156]	@ (8000fa0 <main+0xe0>)
 8000f04:	f009 ff36 	bl	800ad74 <puts>

	Lire_CHIP_ID(); // le printf est dans la fonction
 8000f08:	f7ff fb48 	bl	800059c <Lire_CHIP_ID>


	Generate_Triangle_Wave(tx_buffer, AUDIO_BUFFER_SIZE);
 8000f0c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000f10:	4824      	ldr	r0, [pc, #144]	@ (8000fa4 <main+0xe4>)
 8000f12:	f7ff ff59 	bl	8000dc8 <Generate_Triangle_Wave>

	if (HAL_SAI_Transmit_DMA(&hsai_BlockA2, tx_buffer, AUDIO_BUFFER_SIZE/ 2) != HAL_OK)
 8000f16:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f1a:	4922      	ldr	r1, [pc, #136]	@ (8000fa4 <main+0xe4>)
 8000f1c:	481f      	ldr	r0, [pc, #124]	@ (8000f9c <main+0xdc>)
 8000f1e:	f004 fafb 	bl	8005518 <HAL_SAI_Transmit_DMA>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d004      	beq.n	8000f32 <main+0x72>
	{
		printf("Erreur demarrage SAI TX DMA\r\n");
 8000f28:	481f      	ldr	r0, [pc, #124]	@ (8000fa8 <main+0xe8>)
 8000f2a:	f009 ff23 	bl	800ad74 <puts>
		Error_Handler();
 8000f2e:	f000 f8c6 	bl	80010be <Error_Handler>
	}

	if (HAL_SAI_Receive_DMA(&hsai_BlockB2, rx_buffer, AUDIO_BUFFER_SIZE/ 2) != HAL_OK)
 8000f32:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f36:	491d      	ldr	r1, [pc, #116]	@ (8000fac <main+0xec>)
 8000f38:	481d      	ldr	r0, [pc, #116]	@ (8000fb0 <main+0xf0>)
 8000f3a:	f004 fb9d 	bl	8005678 <HAL_SAI_Receive_DMA>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d004      	beq.n	8000f4e <main+0x8e>
	{
		printf("Erreur demarrage SAI RX DMA\r\n");
 8000f44:	481b      	ldr	r0, [pc, #108]	@ (8000fb4 <main+0xf4>)
 8000f46:	f009 ff15 	bl	800ad74 <puts>
		Error_Handler();
 8000f4a:	f000 f8b8 	bl	80010be <Error_Handler>
	}

	// Création de la queue
	counterQueue = xQueueCreate(QUEUE_LENGTH, QUEUE_ITEM_SIZE);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	2104      	movs	r1, #4
 8000f52:	2005      	movs	r0, #5
 8000f54:	f007 fb98 	bl	8008688 <xQueueGenericCreate>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	4a17      	ldr	r2, [pc, #92]	@ (8000fb8 <main+0xf8>)
 8000f5c:	6013      	str	r3, [r2, #0]
	if (counterQueue == NULL) {
 8000f5e:	4b16      	ldr	r3, [pc, #88]	@ (8000fb8 <main+0xf8>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d101      	bne.n	8000f6a <main+0xaa>
		Error_Handler();
 8000f66:	f000 f8aa 	bl	80010be <Error_Handler>
	}

	// Création de la tâche shell
	if (xTaskCreate(task_shell, "Shell", 512, NULL, 1, NULL) != pdPASS)
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	9301      	str	r3, [sp, #4]
 8000f6e:	2301      	movs	r3, #1
 8000f70:	9300      	str	r3, [sp, #0]
 8000f72:	2300      	movs	r3, #0
 8000f74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f78:	4910      	ldr	r1, [pc, #64]	@ (8000fbc <main+0xfc>)
 8000f7a:	4811      	ldr	r0, [pc, #68]	@ (8000fc0 <main+0x100>)
 8000f7c:	f007 fe5e 	bl	8008c3c <xTaskCreate>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b01      	cmp	r3, #1
 8000f84:	d004      	beq.n	8000f90 <main+0xd0>
	{
		printf("Error creating task Shell\r\n");
 8000f86:	480f      	ldr	r0, [pc, #60]	@ (8000fc4 <main+0x104>)
 8000f88:	f009 fef4 	bl	800ad74 <puts>
		Error_Handler();
 8000f8c:	f000 f897 	bl	80010be <Error_Handler>
	}

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000f90:	f7ff fb70 	bl	8000674 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000f94:	f007 f9f2 	bl	800837c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000f98:	bf00      	nop
 8000f9a:	e7fd      	b.n	8000f98 <main+0xd8>
 8000f9c:	20001400 	.word	0x20001400
 8000fa0:	0800bea8 	.word	0x0800bea8
 8000fa4:	200003a0 	.word	0x200003a0
 8000fa8:	0800bec4 	.word	0x0800bec4
 8000fac:	20000ba0 	.word	0x20000ba0
 8000fb0:	20001484 	.word	0x20001484
 8000fb4:	0800bee4 	.word	0x0800bee4
 8000fb8:	2000039c 	.word	0x2000039c
 8000fbc:	0800bf04 	.word	0x0800bf04
 8000fc0:	08000c39 	.word	0x08000c39
 8000fc4:	0800bf0c 	.word	0x0800bf0c

08000fc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b096      	sub	sp, #88	@ 0x58
 8000fcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fce:	f107 0314 	add.w	r3, r7, #20
 8000fd2:	2244      	movs	r2, #68	@ 0x44
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f009 ffe2 	bl	800afa0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fdc:	463b      	mov	r3, r7
 8000fde:	2200      	movs	r2, #0
 8000fe0:	601a      	str	r2, [r3, #0]
 8000fe2:	605a      	str	r2, [r3, #4]
 8000fe4:	609a      	str	r2, [r3, #8]
 8000fe6:	60da      	str	r2, [r3, #12]
 8000fe8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000fea:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000fee:	f001 ff19 	bl	8002e24 <HAL_PWREx_ControlVoltageScaling>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000ff8:	f000 f861 	bl	80010be <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001000:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001004:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001006:	2310      	movs	r3, #16
 8001008:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800100a:	2302      	movs	r3, #2
 800100c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800100e:	2302      	movs	r3, #2
 8001010:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001012:	2301      	movs	r3, #1
 8001014:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001016:	230a      	movs	r3, #10
 8001018:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800101a:	2307      	movs	r3, #7
 800101c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800101e:	2302      	movs	r3, #2
 8001020:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001022:	2302      	movs	r3, #2
 8001024:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001026:	f107 0314 	add.w	r3, r7, #20
 800102a:	4618      	mov	r0, r3
 800102c:	f001 ff50 	bl	8002ed0 <HAL_RCC_OscConfig>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001036:	f000 f842 	bl	80010be <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800103a:	230f      	movs	r3, #15
 800103c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800103e:	2303      	movs	r3, #3
 8001040:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001042:	2300      	movs	r3, #0
 8001044:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001046:	2300      	movs	r3, #0
 8001048:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800104a:	2300      	movs	r3, #0
 800104c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800104e:	463b      	mov	r3, r7
 8001050:	2104      	movs	r1, #4
 8001052:	4618      	mov	r0, r3
 8001054:	f002 fb18 	bl	8003688 <HAL_RCC_ClockConfig>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800105e:	f000 f82e 	bl	80010be <Error_Handler>
  }
}
 8001062:	bf00      	nop
 8001064:	3758      	adds	r7, #88	@ 0x58
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}

0800106a <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800106a:	b580      	push	{r7, lr}
 800106c:	b0a2      	sub	sp, #136	@ 0x88
 800106e:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001070:	463b      	mov	r3, r7
 8001072:	2288      	movs	r2, #136	@ 0x88
 8001074:	2100      	movs	r1, #0
 8001076:	4618      	mov	r0, r3
 8001078:	f009 ff92 	bl	800afa0 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 800107c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001080:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8001082:	2300      	movs	r3, #0
 8001084:	66bb      	str	r3, [r7, #104]	@ 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8001086:	2302      	movs	r3, #2
 8001088:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800108a:	2301      	movs	r3, #1
 800108c:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 13;
 800108e:	230d      	movs	r3, #13
 8001090:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 8001092:	2311      	movs	r3, #17
 8001094:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001096:	2302      	movs	r3, #2
 8001098:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800109a:	2302      	movs	r3, #2
 800109c:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 800109e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010a2:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010a4:	463b      	mov	r3, r7
 80010a6:	4618      	mov	r0, r3
 80010a8:	f002 fd12 	bl	8003ad0 <HAL_RCCEx_PeriphCLKConfig>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <PeriphCommonClock_Config+0x4c>
  {
    Error_Handler();
 80010b2:	f000 f804 	bl	80010be <Error_Handler>
  }
}
 80010b6:	bf00      	nop
 80010b8:	3788      	adds	r7, #136	@ 0x88
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}

080010be <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010be:	b480      	push	{r7}
 80010c0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010c2:	b672      	cpsid	i
}
 80010c4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80010c6:	bf00      	nop
 80010c8:	e7fd      	b.n	80010c6 <Error_Handler+0x8>
	...

080010cc <MX_SAI2_Init>:
DMA_HandleTypeDef hdma_sai2_a;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 80010d0:	4b2a      	ldr	r3, [pc, #168]	@ (800117c <MX_SAI2_Init+0xb0>)
 80010d2:	4a2b      	ldr	r2, [pc, #172]	@ (8001180 <MX_SAI2_Init+0xb4>)
 80010d4:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 80010d6:	4b29      	ldr	r3, [pc, #164]	@ (800117c <MX_SAI2_Init+0xb0>)
 80010d8:	2200      	movs	r2, #0
 80010da:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 80010dc:	4b27      	ldr	r3, [pc, #156]	@ (800117c <MX_SAI2_Init+0xb0>)
 80010de:	2200      	movs	r2, #0
 80010e0:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80010e2:	4b26      	ldr	r3, [pc, #152]	@ (800117c <MX_SAI2_Init+0xb0>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80010e8:	4b24      	ldr	r3, [pc, #144]	@ (800117c <MX_SAI2_Init+0xb0>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80010ee:	4b23      	ldr	r3, [pc, #140]	@ (800117c <MX_SAI2_Init+0xb0>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 80010f4:	4b21      	ldr	r3, [pc, #132]	@ (800117c <MX_SAI2_Init+0xb0>)
 80010f6:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80010fa:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80010fc:	4b1f      	ldr	r3, [pc, #124]	@ (800117c <MX_SAI2_Init+0xb0>)
 80010fe:	2200      	movs	r2, #0
 8001100:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8001102:	4b1e      	ldr	r3, [pc, #120]	@ (800117c <MX_SAI2_Init+0xb0>)
 8001104:	2200      	movs	r2, #0
 8001106:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001108:	4b1c      	ldr	r3, [pc, #112]	@ (800117c <MX_SAI2_Init+0xb0>)
 800110a:	2200      	movs	r2, #0
 800110c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800110e:	4b1b      	ldr	r3, [pc, #108]	@ (800117c <MX_SAI2_Init+0xb0>)
 8001110:	2200      	movs	r2, #0
 8001112:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001114:	2302      	movs	r3, #2
 8001116:	2200      	movs	r2, #0
 8001118:	2100      	movs	r1, #0
 800111a:	4818      	ldr	r0, [pc, #96]	@ (800117c <MX_SAI2_Init+0xb0>)
 800111c:	f003 fff2 	bl	8005104 <HAL_SAI_InitProtocol>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8001126:	f7ff ffca 	bl	80010be <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 800112a:	4b16      	ldr	r3, [pc, #88]	@ (8001184 <MX_SAI2_Init+0xb8>)
 800112c:	4a16      	ldr	r2, [pc, #88]	@ (8001188 <MX_SAI2_Init+0xbc>)
 800112e:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8001130:	4b14      	ldr	r3, [pc, #80]	@ (8001184 <MX_SAI2_Init+0xb8>)
 8001132:	2203      	movs	r2, #3
 8001134:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8001136:	4b13      	ldr	r3, [pc, #76]	@ (8001184 <MX_SAI2_Init+0xb8>)
 8001138:	2201      	movs	r2, #1
 800113a:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800113c:	4b11      	ldr	r3, [pc, #68]	@ (8001184 <MX_SAI2_Init+0xb8>)
 800113e:	2200      	movs	r2, #0
 8001140:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001142:	4b10      	ldr	r3, [pc, #64]	@ (8001184 <MX_SAI2_Init+0xb8>)
 8001144:	2200      	movs	r2, #0
 8001146:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001148:	4b0e      	ldr	r3, [pc, #56]	@ (8001184 <MX_SAI2_Init+0xb8>)
 800114a:	2200      	movs	r2, #0
 800114c:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 800114e:	4b0d      	ldr	r3, [pc, #52]	@ (8001184 <MX_SAI2_Init+0xb8>)
 8001150:	2200      	movs	r2, #0
 8001152:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001154:	4b0b      	ldr	r3, [pc, #44]	@ (8001184 <MX_SAI2_Init+0xb8>)
 8001156:	2200      	movs	r2, #0
 8001158:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800115a:	4b0a      	ldr	r3, [pc, #40]	@ (8001184 <MX_SAI2_Init+0xb8>)
 800115c:	2200      	movs	r2, #0
 800115e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001160:	2302      	movs	r3, #2
 8001162:	2200      	movs	r2, #0
 8001164:	2100      	movs	r1, #0
 8001166:	4807      	ldr	r0, [pc, #28]	@ (8001184 <MX_SAI2_Init+0xb8>)
 8001168:	f003 ffcc 	bl	8005104 <HAL_SAI_InitProtocol>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8001172:	f7ff ffa4 	bl	80010be <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8001176:	bf00      	nop
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	20001400 	.word	0x20001400
 8001180:	40015804 	.word	0x40015804
 8001184:	20001484 	.word	0x20001484
 8001188:	40015824 	.word	0x40015824

0800118c <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b08a      	sub	sp, #40	@ 0x28
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a64      	ldr	r2, [pc, #400]	@ (800132c <HAL_SAI_MspInit+0x1a0>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d15e      	bne.n	800125c <HAL_SAI_MspInit+0xd0>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 800119e:	4b64      	ldr	r3, [pc, #400]	@ (8001330 <HAL_SAI_MspInit+0x1a4>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d113      	bne.n	80011ce <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 80011a6:	4b63      	ldr	r3, [pc, #396]	@ (8001334 <HAL_SAI_MspInit+0x1a8>)
 80011a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011aa:	4a62      	ldr	r2, [pc, #392]	@ (8001334 <HAL_SAI_MspInit+0x1a8>)
 80011ac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80011b0:	6613      	str	r3, [r2, #96]	@ 0x60
 80011b2:	4b60      	ldr	r3, [pc, #384]	@ (8001334 <HAL_SAI_MspInit+0x1a8>)
 80011b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011ba:	613b      	str	r3, [r7, #16]
 80011bc:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 80011be:	2200      	movs	r2, #0
 80011c0:	2105      	movs	r1, #5
 80011c2:	204b      	movs	r0, #75	@ 0x4b
 80011c4:	f000 fcdb 	bl	8001b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI2_IRQn);
 80011c8:	204b      	movs	r0, #75	@ 0x4b
 80011ca:	f000 fcf4 	bl	8001bb6 <HAL_NVIC_EnableIRQ>
    }
    SAI2_client ++;
 80011ce:	4b58      	ldr	r3, [pc, #352]	@ (8001330 <HAL_SAI_MspInit+0x1a4>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	3301      	adds	r3, #1
 80011d4:	4a56      	ldr	r2, [pc, #344]	@ (8001330 <HAL_SAI_MspInit+0x1a4>)
 80011d6:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80011d8:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80011dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011de:	2302      	movs	r3, #2
 80011e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e2:	2300      	movs	r3, #0
 80011e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e6:	2300      	movs	r3, #0
 80011e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80011ea:	230d      	movs	r3, #13
 80011ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ee:	f107 0314 	add.w	r3, r7, #20
 80011f2:	4619      	mov	r1, r3
 80011f4:	4850      	ldr	r0, [pc, #320]	@ (8001338 <HAL_SAI_MspInit+0x1ac>)
 80011f6:	f000 ff6f 	bl	80020d8 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 80011fa:	4b50      	ldr	r3, [pc, #320]	@ (800133c <HAL_SAI_MspInit+0x1b0>)
 80011fc:	4a50      	ldr	r2, [pc, #320]	@ (8001340 <HAL_SAI_MspInit+0x1b4>)
 80011fe:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 8001200:	4b4e      	ldr	r3, [pc, #312]	@ (800133c <HAL_SAI_MspInit+0x1b0>)
 8001202:	2201      	movs	r2, #1
 8001204:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001206:	4b4d      	ldr	r3, [pc, #308]	@ (800133c <HAL_SAI_MspInit+0x1b0>)
 8001208:	2210      	movs	r2, #16
 800120a:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 800120c:	4b4b      	ldr	r3, [pc, #300]	@ (800133c <HAL_SAI_MspInit+0x1b0>)
 800120e:	2200      	movs	r2, #0
 8001210:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8001212:	4b4a      	ldr	r3, [pc, #296]	@ (800133c <HAL_SAI_MspInit+0x1b0>)
 8001214:	2280      	movs	r2, #128	@ 0x80
 8001216:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001218:	4b48      	ldr	r3, [pc, #288]	@ (800133c <HAL_SAI_MspInit+0x1b0>)
 800121a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800121e:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001220:	4b46      	ldr	r3, [pc, #280]	@ (800133c <HAL_SAI_MspInit+0x1b0>)
 8001222:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001226:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8001228:	4b44      	ldr	r3, [pc, #272]	@ (800133c <HAL_SAI_MspInit+0x1b0>)
 800122a:	2220      	movs	r2, #32
 800122c:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_LOW;
 800122e:	4b43      	ldr	r3, [pc, #268]	@ (800133c <HAL_SAI_MspInit+0x1b0>)
 8001230:	2200      	movs	r2, #0
 8001232:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8001234:	4841      	ldr	r0, [pc, #260]	@ (800133c <HAL_SAI_MspInit+0x1b0>)
 8001236:	f000 fcd9 	bl	8001bec <HAL_DMA_Init>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <HAL_SAI_MspInit+0xb8>
    {
      Error_Handler();
 8001240:	f7ff ff3d 	bl	80010be <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_a);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	4a3d      	ldr	r2, [pc, #244]	@ (800133c <HAL_SAI_MspInit+0x1b0>)
 8001248:	671a      	str	r2, [r3, #112]	@ 0x70
 800124a:	4a3c      	ldr	r2, [pc, #240]	@ (800133c <HAL_SAI_MspInit+0x1b0>)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_a);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	4a3a      	ldr	r2, [pc, #232]	@ (800133c <HAL_SAI_MspInit+0x1b0>)
 8001254:	66da      	str	r2, [r3, #108]	@ 0x6c
 8001256:	4a39      	ldr	r2, [pc, #228]	@ (800133c <HAL_SAI_MspInit+0x1b0>)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if(saiHandle->Instance==SAI2_Block_B)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a38      	ldr	r2, [pc, #224]	@ (8001344 <HAL_SAI_MspInit+0x1b8>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d15e      	bne.n	8001324 <HAL_SAI_MspInit+0x198>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 8001266:	4b32      	ldr	r3, [pc, #200]	@ (8001330 <HAL_SAI_MspInit+0x1a4>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d113      	bne.n	8001296 <HAL_SAI_MspInit+0x10a>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 800126e:	4b31      	ldr	r3, [pc, #196]	@ (8001334 <HAL_SAI_MspInit+0x1a8>)
 8001270:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001272:	4a30      	ldr	r2, [pc, #192]	@ (8001334 <HAL_SAI_MspInit+0x1a8>)
 8001274:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001278:	6613      	str	r3, [r2, #96]	@ 0x60
 800127a:	4b2e      	ldr	r3, [pc, #184]	@ (8001334 <HAL_SAI_MspInit+0x1a8>)
 800127c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800127e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001282:	60fb      	str	r3, [r7, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 8001286:	2200      	movs	r2, #0
 8001288:	2105      	movs	r1, #5
 800128a:	204b      	movs	r0, #75	@ 0x4b
 800128c:	f000 fc77 	bl	8001b7e <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI2_IRQn);
 8001290:	204b      	movs	r0, #75	@ 0x4b
 8001292:	f000 fc90 	bl	8001bb6 <HAL_NVIC_EnableIRQ>
      }
    SAI2_client ++;
 8001296:	4b26      	ldr	r3, [pc, #152]	@ (8001330 <HAL_SAI_MspInit+0x1a4>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	3301      	adds	r3, #1
 800129c:	4a24      	ldr	r2, [pc, #144]	@ (8001330 <HAL_SAI_MspInit+0x1a4>)
 800129e:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80012a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a6:	2302      	movs	r3, #2
 80012a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012aa:	2300      	movs	r3, #0
 80012ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ae:	2300      	movs	r3, #0
 80012b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80012b2:	230d      	movs	r3, #13
 80012b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012b6:	f107 0314 	add.w	r3, r7, #20
 80012ba:	4619      	mov	r1, r3
 80012bc:	4822      	ldr	r0, [pc, #136]	@ (8001348 <HAL_SAI_MspInit+0x1bc>)
 80012be:	f000 ff0b 	bl	80020d8 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA1_Channel7;
 80012c2:	4b22      	ldr	r3, [pc, #136]	@ (800134c <HAL_SAI_MspInit+0x1c0>)
 80012c4:	4a22      	ldr	r2, [pc, #136]	@ (8001350 <HAL_SAI_MspInit+0x1c4>)
 80012c6:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Request = DMA_REQUEST_1;
 80012c8:	4b20      	ldr	r3, [pc, #128]	@ (800134c <HAL_SAI_MspInit+0x1c0>)
 80012ca:	2201      	movs	r2, #1
 80012cc:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012ce:	4b1f      	ldr	r3, [pc, #124]	@ (800134c <HAL_SAI_MspInit+0x1c0>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 80012d4:	4b1d      	ldr	r3, [pc, #116]	@ (800134c <HAL_SAI_MspInit+0x1c0>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 80012da:	4b1c      	ldr	r3, [pc, #112]	@ (800134c <HAL_SAI_MspInit+0x1c0>)
 80012dc:	2280      	movs	r2, #128	@ 0x80
 80012de:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80012e0:	4b1a      	ldr	r3, [pc, #104]	@ (800134c <HAL_SAI_MspInit+0x1c0>)
 80012e2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80012e6:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80012e8:	4b18      	ldr	r3, [pc, #96]	@ (800134c <HAL_SAI_MspInit+0x1c0>)
 80012ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012ee:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 80012f0:	4b16      	ldr	r3, [pc, #88]	@ (800134c <HAL_SAI_MspInit+0x1c0>)
 80012f2:	2220      	movs	r2, #32
 80012f4:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 80012f6:	4b15      	ldr	r3, [pc, #84]	@ (800134c <HAL_SAI_MspInit+0x1c0>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 80012fc:	4813      	ldr	r0, [pc, #76]	@ (800134c <HAL_SAI_MspInit+0x1c0>)
 80012fe:	f000 fc75 	bl	8001bec <HAL_DMA_Init>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <HAL_SAI_MspInit+0x180>
    {
      Error_Handler();
 8001308:	f7ff fed9 	bl	80010be <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_b);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	4a0f      	ldr	r2, [pc, #60]	@ (800134c <HAL_SAI_MspInit+0x1c0>)
 8001310:	671a      	str	r2, [r3, #112]	@ 0x70
 8001312:	4a0e      	ldr	r2, [pc, #56]	@ (800134c <HAL_SAI_MspInit+0x1c0>)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_b);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	4a0c      	ldr	r2, [pc, #48]	@ (800134c <HAL_SAI_MspInit+0x1c0>)
 800131c:	66da      	str	r2, [r3, #108]	@ 0x6c
 800131e:	4a0b      	ldr	r2, [pc, #44]	@ (800134c <HAL_SAI_MspInit+0x1c0>)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 8001324:	bf00      	nop
 8001326:	3728      	adds	r7, #40	@ 0x28
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	40015804 	.word	0x40015804
 8001330:	20001598 	.word	0x20001598
 8001334:	40021000 	.word	0x40021000
 8001338:	48000400 	.word	0x48000400
 800133c:	20001508 	.word	0x20001508
 8001340:	4002006c 	.word	0x4002006c
 8001344:	40015824 	.word	0x40015824
 8001348:	48000800 	.word	0x48000800
 800134c:	20001550 	.word	0x20001550
 8001350:	40020080 	.word	0x40020080

08001354 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001358:	4b1b      	ldr	r3, [pc, #108]	@ (80013c8 <MX_SPI3_Init+0x74>)
 800135a:	4a1c      	ldr	r2, [pc, #112]	@ (80013cc <MX_SPI3_Init+0x78>)
 800135c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800135e:	4b1a      	ldr	r3, [pc, #104]	@ (80013c8 <MX_SPI3_Init+0x74>)
 8001360:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001364:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001366:	4b18      	ldr	r3, [pc, #96]	@ (80013c8 <MX_SPI3_Init+0x74>)
 8001368:	2200      	movs	r2, #0
 800136a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800136c:	4b16      	ldr	r3, [pc, #88]	@ (80013c8 <MX_SPI3_Init+0x74>)
 800136e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001372:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001374:	4b14      	ldr	r3, [pc, #80]	@ (80013c8 <MX_SPI3_Init+0x74>)
 8001376:	2200      	movs	r2, #0
 8001378:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800137a:	4b13      	ldr	r3, [pc, #76]	@ (80013c8 <MX_SPI3_Init+0x74>)
 800137c:	2200      	movs	r2, #0
 800137e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001380:	4b11      	ldr	r3, [pc, #68]	@ (80013c8 <MX_SPI3_Init+0x74>)
 8001382:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001386:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001388:	4b0f      	ldr	r3, [pc, #60]	@ (80013c8 <MX_SPI3_Init+0x74>)
 800138a:	2220      	movs	r2, #32
 800138c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800138e:	4b0e      	ldr	r3, [pc, #56]	@ (80013c8 <MX_SPI3_Init+0x74>)
 8001390:	2200      	movs	r2, #0
 8001392:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001394:	4b0c      	ldr	r3, [pc, #48]	@ (80013c8 <MX_SPI3_Init+0x74>)
 8001396:	2200      	movs	r2, #0
 8001398:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800139a:	4b0b      	ldr	r3, [pc, #44]	@ (80013c8 <MX_SPI3_Init+0x74>)
 800139c:	2200      	movs	r2, #0
 800139e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80013a0:	4b09      	ldr	r3, [pc, #36]	@ (80013c8 <MX_SPI3_Init+0x74>)
 80013a2:	2207      	movs	r2, #7
 80013a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80013a6:	4b08      	ldr	r3, [pc, #32]	@ (80013c8 <MX_SPI3_Init+0x74>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80013ac:	4b06      	ldr	r3, [pc, #24]	@ (80013c8 <MX_SPI3_Init+0x74>)
 80013ae:	2208      	movs	r2, #8
 80013b0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80013b2:	4805      	ldr	r0, [pc, #20]	@ (80013c8 <MX_SPI3_Init+0x74>)
 80013b4:	f004 fe44 	bl	8006040 <HAL_SPI_Init>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80013be:	f7ff fe7e 	bl	80010be <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80013c2:	bf00      	nop
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	2000159c 	.word	0x2000159c
 80013cc:	40003c00 	.word	0x40003c00

080013d0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b08a      	sub	sp, #40	@ 0x28
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d8:	f107 0314 	add.w	r3, r7, #20
 80013dc:	2200      	movs	r2, #0
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	605a      	str	r2, [r3, #4]
 80013e2:	609a      	str	r2, [r3, #8]
 80013e4:	60da      	str	r2, [r3, #12]
 80013e6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a25      	ldr	r2, [pc, #148]	@ (8001484 <HAL_SPI_MspInit+0xb4>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d144      	bne.n	800147c <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80013f2:	4b25      	ldr	r3, [pc, #148]	@ (8001488 <HAL_SPI_MspInit+0xb8>)
 80013f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013f6:	4a24      	ldr	r2, [pc, #144]	@ (8001488 <HAL_SPI_MspInit+0xb8>)
 80013f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80013fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80013fe:	4b22      	ldr	r3, [pc, #136]	@ (8001488 <HAL_SPI_MspInit+0xb8>)
 8001400:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001402:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001406:	613b      	str	r3, [r7, #16]
 8001408:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800140a:	4b1f      	ldr	r3, [pc, #124]	@ (8001488 <HAL_SPI_MspInit+0xb8>)
 800140c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800140e:	4a1e      	ldr	r2, [pc, #120]	@ (8001488 <HAL_SPI_MspInit+0xb8>)
 8001410:	f043 0304 	orr.w	r3, r3, #4
 8001414:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001416:	4b1c      	ldr	r3, [pc, #112]	@ (8001488 <HAL_SPI_MspInit+0xb8>)
 8001418:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800141a:	f003 0304 	and.w	r3, r3, #4
 800141e:	60fb      	str	r3, [r7, #12]
 8001420:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001422:	4b19      	ldr	r3, [pc, #100]	@ (8001488 <HAL_SPI_MspInit+0xb8>)
 8001424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001426:	4a18      	ldr	r2, [pc, #96]	@ (8001488 <HAL_SPI_MspInit+0xb8>)
 8001428:	f043 0302 	orr.w	r3, r3, #2
 800142c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800142e:	4b16      	ldr	r3, [pc, #88]	@ (8001488 <HAL_SPI_MspInit+0xb8>)
 8001430:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001432:	f003 0302 	and.w	r3, r3, #2
 8001436:	60bb      	str	r3, [r7, #8]
 8001438:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800143a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800143e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001440:	2302      	movs	r3, #2
 8001442:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001444:	2300      	movs	r3, #0
 8001446:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001448:	2303      	movs	r3, #3
 800144a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800144c:	2306      	movs	r3, #6
 800144e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001450:	f107 0314 	add.w	r3, r7, #20
 8001454:	4619      	mov	r1, r3
 8001456:	480d      	ldr	r0, [pc, #52]	@ (800148c <HAL_SPI_MspInit+0xbc>)
 8001458:	f000 fe3e 	bl	80020d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800145c:	2320      	movs	r3, #32
 800145e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001460:	2302      	movs	r3, #2
 8001462:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001464:	2300      	movs	r3, #0
 8001466:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001468:	2303      	movs	r3, #3
 800146a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800146c:	2306      	movs	r3, #6
 800146e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001470:	f107 0314 	add.w	r3, r7, #20
 8001474:	4619      	mov	r1, r3
 8001476:	4806      	ldr	r0, [pc, #24]	@ (8001490 <HAL_SPI_MspInit+0xc0>)
 8001478:	f000 fe2e 	bl	80020d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800147c:	bf00      	nop
 800147e:	3728      	adds	r7, #40	@ 0x28
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}
 8001484:	40003c00 	.word	0x40003c00
 8001488:	40021000 	.word	0x40021000
 800148c:	48000800 	.word	0x48000800
 8001490:	48000400 	.word	0x48000400

08001494 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800149a:	4b11      	ldr	r3, [pc, #68]	@ (80014e0 <HAL_MspInit+0x4c>)
 800149c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800149e:	4a10      	ldr	r2, [pc, #64]	@ (80014e0 <HAL_MspInit+0x4c>)
 80014a0:	f043 0301 	orr.w	r3, r3, #1
 80014a4:	6613      	str	r3, [r2, #96]	@ 0x60
 80014a6:	4b0e      	ldr	r3, [pc, #56]	@ (80014e0 <HAL_MspInit+0x4c>)
 80014a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014aa:	f003 0301 	and.w	r3, r3, #1
 80014ae:	607b      	str	r3, [r7, #4]
 80014b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014b2:	4b0b      	ldr	r3, [pc, #44]	@ (80014e0 <HAL_MspInit+0x4c>)
 80014b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014b6:	4a0a      	ldr	r2, [pc, #40]	@ (80014e0 <HAL_MspInit+0x4c>)
 80014b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80014be:	4b08      	ldr	r3, [pc, #32]	@ (80014e0 <HAL_MspInit+0x4c>)
 80014c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014c6:	603b      	str	r3, [r7, #0]
 80014c8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80014ca:	2200      	movs	r2, #0
 80014cc:	210f      	movs	r1, #15
 80014ce:	f06f 0001 	mvn.w	r0, #1
 80014d2:	f000 fb54 	bl	8001b7e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014d6:	bf00      	nop
 80014d8:	3708      	adds	r7, #8
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	40021000 	.word	0x40021000

080014e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014e8:	bf00      	nop
 80014ea:	e7fd      	b.n	80014e8 <NMI_Handler+0x4>

080014ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014f0:	bf00      	nop
 80014f2:	e7fd      	b.n	80014f0 <HardFault_Handler+0x4>

080014f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014f8:	bf00      	nop
 80014fa:	e7fd      	b.n	80014f8 <MemManage_Handler+0x4>

080014fc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001500:	bf00      	nop
 8001502:	e7fd      	b.n	8001500 <BusFault_Handler+0x4>

08001504 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001508:	bf00      	nop
 800150a:	e7fd      	b.n	8001508 <UsageFault_Handler+0x4>

0800150c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001510:	bf00      	nop
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr

0800151a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800151a:	b580      	push	{r7, lr}
 800151c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800151e:	f000 fa0f 	bl	8001940 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001522:	f008 f9c1 	bl	80098a8 <xTaskGetSchedulerState>
 8001526:	4603      	mov	r3, r0
 8001528:	2b01      	cmp	r3, #1
 800152a:	d001      	beq.n	8001530 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800152c:	f008 fd1c 	bl	8009f68 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001530:	bf00      	nop
 8001532:	bd80      	pop	{r7, pc}

08001534 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8001538:	4802      	ldr	r0, [pc, #8]	@ (8001544 <DMA1_Channel6_IRQHandler+0x10>)
 800153a:	f000 fcee 	bl	8001f1a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800153e:	bf00      	nop
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	20001508 	.word	0x20001508

08001548 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 800154c:	4802      	ldr	r0, [pc, #8]	@ (8001558 <DMA1_Channel7_IRQHandler+0x10>)
 800154e:	f000 fce4 	bl	8001f1a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001552:	bf00      	nop
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	20001550 	.word	0x20001550

0800155c <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001560:	4802      	ldr	r0, [pc, #8]	@ (800156c <I2C2_EV_IRQHandler+0x10>)
 8001562:	f001 f931 	bl	80027c8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8001566:	bf00      	nop
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	20000348 	.word	0x20000348

08001570 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001574:	4802      	ldr	r0, [pc, #8]	@ (8001580 <USART2_IRQHandler+0x10>)
 8001576:	f005 fc23 	bl	8006dc0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800157a:	bf00      	nop
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	20001604 	.word	0x20001604

08001584 <SAI2_IRQHandler>:

/**
  * @brief This function handles SAI2 global interrupt.
  */
void SAI2_IRQHandler(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI2_IRQn 0 */

  /* USER CODE END SAI2_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA2);
 8001588:	4803      	ldr	r0, [pc, #12]	@ (8001598 <SAI2_IRQHandler+0x14>)
 800158a:	f004 f903 	bl	8005794 <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB2);
 800158e:	4803      	ldr	r0, [pc, #12]	@ (800159c <SAI2_IRQHandler+0x18>)
 8001590:	f004 f900 	bl	8005794 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI2_IRQn 1 */

  /* USER CODE END SAI2_IRQn 1 */
}
 8001594:	bf00      	nop
 8001596:	bd80      	pop	{r7, pc}
 8001598:	20001400 	.word	0x20001400
 800159c:	20001484 	.word	0x20001484

080015a0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b086      	sub	sp, #24
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	60f8      	str	r0, [r7, #12]
 80015a8:	60b9      	str	r1, [r7, #8]
 80015aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ac:	2300      	movs	r3, #0
 80015ae:	617b      	str	r3, [r7, #20]
 80015b0:	e00a      	b.n	80015c8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015b2:	f3af 8000 	nop.w
 80015b6:	4601      	mov	r1, r0
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	1c5a      	adds	r2, r3, #1
 80015bc:	60ba      	str	r2, [r7, #8]
 80015be:	b2ca      	uxtb	r2, r1
 80015c0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	3301      	adds	r3, #1
 80015c6:	617b      	str	r3, [r7, #20]
 80015c8:	697a      	ldr	r2, [r7, #20]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	429a      	cmp	r2, r3
 80015ce:	dbf0      	blt.n	80015b2 <_read+0x12>
  }

  return len;
 80015d0:	687b      	ldr	r3, [r7, #4]
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3718      	adds	r7, #24
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}

080015da <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015da:	b580      	push	{r7, lr}
 80015dc:	b086      	sub	sp, #24
 80015de:	af00      	add	r7, sp, #0
 80015e0:	60f8      	str	r0, [r7, #12]
 80015e2:	60b9      	str	r1, [r7, #8]
 80015e4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015e6:	2300      	movs	r3, #0
 80015e8:	617b      	str	r3, [r7, #20]
 80015ea:	e009      	b.n	8001600 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	1c5a      	adds	r2, r3, #1
 80015f0:	60ba      	str	r2, [r7, #8]
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7ff fa83 	bl	8000b00 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	3301      	adds	r3, #1
 80015fe:	617b      	str	r3, [r7, #20]
 8001600:	697a      	ldr	r2, [r7, #20]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	429a      	cmp	r2, r3
 8001606:	dbf1      	blt.n	80015ec <_write+0x12>
  }
  return len;
 8001608:	687b      	ldr	r3, [r7, #4]
}
 800160a:	4618      	mov	r0, r3
 800160c:	3718      	adds	r7, #24
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}

08001612 <_close>:

int _close(int file)
{
 8001612:	b480      	push	{r7}
 8001614:	b083      	sub	sp, #12
 8001616:	af00      	add	r7, sp, #0
 8001618:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800161a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800161e:	4618      	mov	r0, r3
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr

0800162a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800162a:	b480      	push	{r7}
 800162c:	b083      	sub	sp, #12
 800162e:	af00      	add	r7, sp, #0
 8001630:	6078      	str	r0, [r7, #4]
 8001632:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800163a:	605a      	str	r2, [r3, #4]
  return 0;
 800163c:	2300      	movs	r3, #0
}
 800163e:	4618      	mov	r0, r3
 8001640:	370c      	adds	r7, #12
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr

0800164a <_isatty>:

int _isatty(int file)
{
 800164a:	b480      	push	{r7}
 800164c:	b083      	sub	sp, #12
 800164e:	af00      	add	r7, sp, #0
 8001650:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001652:	2301      	movs	r3, #1
}
 8001654:	4618      	mov	r0, r3
 8001656:	370c      	adds	r7, #12
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr

08001660 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001660:	b480      	push	{r7}
 8001662:	b085      	sub	sp, #20
 8001664:	af00      	add	r7, sp, #0
 8001666:	60f8      	str	r0, [r7, #12]
 8001668:	60b9      	str	r1, [r7, #8]
 800166a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800166c:	2300      	movs	r3, #0
}
 800166e:	4618      	mov	r0, r3
 8001670:	3714      	adds	r7, #20
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
	...

0800167c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b086      	sub	sp, #24
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001684:	4a14      	ldr	r2, [pc, #80]	@ (80016d8 <_sbrk+0x5c>)
 8001686:	4b15      	ldr	r3, [pc, #84]	@ (80016dc <_sbrk+0x60>)
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001690:	4b13      	ldr	r3, [pc, #76]	@ (80016e0 <_sbrk+0x64>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d102      	bne.n	800169e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001698:	4b11      	ldr	r3, [pc, #68]	@ (80016e0 <_sbrk+0x64>)
 800169a:	4a12      	ldr	r2, [pc, #72]	@ (80016e4 <_sbrk+0x68>)
 800169c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800169e:	4b10      	ldr	r3, [pc, #64]	@ (80016e0 <_sbrk+0x64>)
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4413      	add	r3, r2
 80016a6:	693a      	ldr	r2, [r7, #16]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	d207      	bcs.n	80016bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016ac:	f009 fd34 	bl	800b118 <__errno>
 80016b0:	4603      	mov	r3, r0
 80016b2:	220c      	movs	r2, #12
 80016b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016b6:	f04f 33ff 	mov.w	r3, #4294967295
 80016ba:	e009      	b.n	80016d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016bc:	4b08      	ldr	r3, [pc, #32]	@ (80016e0 <_sbrk+0x64>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016c2:	4b07      	ldr	r3, [pc, #28]	@ (80016e0 <_sbrk+0x64>)
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4413      	add	r3, r2
 80016ca:	4a05      	ldr	r2, [pc, #20]	@ (80016e0 <_sbrk+0x64>)
 80016cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016ce:	68fb      	ldr	r3, [r7, #12]
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3718      	adds	r7, #24
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	20018000 	.word	0x20018000
 80016dc:	00000400 	.word	0x00000400
 80016e0:	20001600 	.word	0x20001600
 80016e4:	200024f0 	.word	0x200024f0

080016e8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80016ec:	4b06      	ldr	r3, [pc, #24]	@ (8001708 <SystemInit+0x20>)
 80016ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016f2:	4a05      	ldr	r2, [pc, #20]	@ (8001708 <SystemInit+0x20>)
 80016f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80016f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80016fc:	bf00      	nop
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	e000ed00 	.word	0xe000ed00

0800170c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001710:	4b14      	ldr	r3, [pc, #80]	@ (8001764 <MX_USART2_UART_Init+0x58>)
 8001712:	4a15      	ldr	r2, [pc, #84]	@ (8001768 <MX_USART2_UART_Init+0x5c>)
 8001714:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001716:	4b13      	ldr	r3, [pc, #76]	@ (8001764 <MX_USART2_UART_Init+0x58>)
 8001718:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800171c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800171e:	4b11      	ldr	r3, [pc, #68]	@ (8001764 <MX_USART2_UART_Init+0x58>)
 8001720:	2200      	movs	r2, #0
 8001722:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001724:	4b0f      	ldr	r3, [pc, #60]	@ (8001764 <MX_USART2_UART_Init+0x58>)
 8001726:	2200      	movs	r2, #0
 8001728:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800172a:	4b0e      	ldr	r3, [pc, #56]	@ (8001764 <MX_USART2_UART_Init+0x58>)
 800172c:	2200      	movs	r2, #0
 800172e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001730:	4b0c      	ldr	r3, [pc, #48]	@ (8001764 <MX_USART2_UART_Init+0x58>)
 8001732:	220c      	movs	r2, #12
 8001734:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001736:	4b0b      	ldr	r3, [pc, #44]	@ (8001764 <MX_USART2_UART_Init+0x58>)
 8001738:	2200      	movs	r2, #0
 800173a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800173c:	4b09      	ldr	r3, [pc, #36]	@ (8001764 <MX_USART2_UART_Init+0x58>)
 800173e:	2200      	movs	r2, #0
 8001740:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001742:	4b08      	ldr	r3, [pc, #32]	@ (8001764 <MX_USART2_UART_Init+0x58>)
 8001744:	2200      	movs	r2, #0
 8001746:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001748:	4b06      	ldr	r3, [pc, #24]	@ (8001764 <MX_USART2_UART_Init+0x58>)
 800174a:	2200      	movs	r2, #0
 800174c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800174e:	4805      	ldr	r0, [pc, #20]	@ (8001764 <MX_USART2_UART_Init+0x58>)
 8001750:	f005 fa12 	bl	8006b78 <HAL_UART_Init>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800175a:	f7ff fcb0 	bl	80010be <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800175e:	bf00      	nop
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	20001604 	.word	0x20001604
 8001768:	40004400 	.word	0x40004400

0800176c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b0ac      	sub	sp, #176	@ 0xb0
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001774:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001778:	2200      	movs	r2, #0
 800177a:	601a      	str	r2, [r3, #0]
 800177c:	605a      	str	r2, [r3, #4]
 800177e:	609a      	str	r2, [r3, #8]
 8001780:	60da      	str	r2, [r3, #12]
 8001782:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001784:	f107 0314 	add.w	r3, r7, #20
 8001788:	2288      	movs	r2, #136	@ 0x88
 800178a:	2100      	movs	r1, #0
 800178c:	4618      	mov	r0, r3
 800178e:	f009 fc07 	bl	800afa0 <memset>
  if(uartHandle->Instance==USART2)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a25      	ldr	r2, [pc, #148]	@ (800182c <HAL_UART_MspInit+0xc0>)
 8001798:	4293      	cmp	r3, r2
 800179a:	d143      	bne.n	8001824 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800179c:	2302      	movs	r3, #2
 800179e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80017a0:	2300      	movs	r3, #0
 80017a2:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017a4:	f107 0314 	add.w	r3, r7, #20
 80017a8:	4618      	mov	r0, r3
 80017aa:	f002 f991 	bl	8003ad0 <HAL_RCCEx_PeriphCLKConfig>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80017b4:	f7ff fc83 	bl	80010be <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80017b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001830 <HAL_UART_MspInit+0xc4>)
 80017ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017bc:	4a1c      	ldr	r2, [pc, #112]	@ (8001830 <HAL_UART_MspInit+0xc4>)
 80017be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80017c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001830 <HAL_UART_MspInit+0xc4>)
 80017c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017cc:	613b      	str	r3, [r7, #16]
 80017ce:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d0:	4b17      	ldr	r3, [pc, #92]	@ (8001830 <HAL_UART_MspInit+0xc4>)
 80017d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017d4:	4a16      	ldr	r2, [pc, #88]	@ (8001830 <HAL_UART_MspInit+0xc4>)
 80017d6:	f043 0301 	orr.w	r3, r3, #1
 80017da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017dc:	4b14      	ldr	r3, [pc, #80]	@ (8001830 <HAL_UART_MspInit+0xc4>)
 80017de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017e0:	f003 0301 	and.w	r3, r3, #1
 80017e4:	60fb      	str	r3, [r7, #12]
 80017e6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80017e8:	230c      	movs	r3, #12
 80017ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ee:	2302      	movs	r3, #2
 80017f0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f4:	2300      	movs	r3, #0
 80017f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017fa:	2303      	movs	r3, #3
 80017fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001800:	2307      	movs	r3, #7
 8001802:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001806:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800180a:	4619      	mov	r1, r3
 800180c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001810:	f000 fc62 	bl	80020d8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001814:	2200      	movs	r2, #0
 8001816:	2105      	movs	r1, #5
 8001818:	2026      	movs	r0, #38	@ 0x26
 800181a:	f000 f9b0 	bl	8001b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800181e:	2026      	movs	r0, #38	@ 0x26
 8001820:	f000 f9c9 	bl	8001bb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001824:	bf00      	nop
 8001826:	37b0      	adds	r7, #176	@ 0xb0
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	40004400 	.word	0x40004400
 8001830:	40021000 	.word	0x40021000

08001834 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001834:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800186c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001838:	f7ff ff56 	bl	80016e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800183c:	480c      	ldr	r0, [pc, #48]	@ (8001870 <LoopForever+0x6>)
  ldr r1, =_edata
 800183e:	490d      	ldr	r1, [pc, #52]	@ (8001874 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001840:	4a0d      	ldr	r2, [pc, #52]	@ (8001878 <LoopForever+0xe>)
  movs r3, #0
 8001842:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001844:	e002      	b.n	800184c <LoopCopyDataInit>

08001846 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001846:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001848:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800184a:	3304      	adds	r3, #4

0800184c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800184c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800184e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001850:	d3f9      	bcc.n	8001846 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001852:	4a0a      	ldr	r2, [pc, #40]	@ (800187c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001854:	4c0a      	ldr	r4, [pc, #40]	@ (8001880 <LoopForever+0x16>)
  movs r3, #0
 8001856:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001858:	e001      	b.n	800185e <LoopFillZerobss>

0800185a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800185a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800185c:	3204      	adds	r2, #4

0800185e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800185e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001860:	d3fb      	bcc.n	800185a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001862:	f009 fc5f 	bl	800b124 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001866:	f7ff fb2b 	bl	8000ec0 <main>

0800186a <LoopForever>:

LoopForever:
    b LoopForever
 800186a:	e7fe      	b.n	800186a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800186c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001870:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001874:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001878:	0800c114 	.word	0x0800c114
  ldr r2, =_sbss
 800187c:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8001880:	200024ec 	.word	0x200024ec

08001884 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001884:	e7fe      	b.n	8001884 <ADC1_2_IRQHandler>
	...

08001888 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800188e:	2300      	movs	r3, #0
 8001890:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001892:	4b0c      	ldr	r3, [pc, #48]	@ (80018c4 <HAL_Init+0x3c>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4a0b      	ldr	r2, [pc, #44]	@ (80018c4 <HAL_Init+0x3c>)
 8001898:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800189c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800189e:	2003      	movs	r0, #3
 80018a0:	f000 f962 	bl	8001b68 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80018a4:	200f      	movs	r0, #15
 80018a6:	f000 f80f 	bl	80018c8 <HAL_InitTick>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d002      	beq.n	80018b6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	71fb      	strb	r3, [r7, #7]
 80018b4:	e001      	b.n	80018ba <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80018b6:	f7ff fded 	bl	8001494 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80018ba:	79fb      	ldrb	r3, [r7, #7]
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3708      	adds	r7, #8
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	40022000 	.word	0x40022000

080018c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80018d0:	2300      	movs	r3, #0
 80018d2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80018d4:	4b17      	ldr	r3, [pc, #92]	@ (8001934 <HAL_InitTick+0x6c>)
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d023      	beq.n	8001924 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80018dc:	4b16      	ldr	r3, [pc, #88]	@ (8001938 <HAL_InitTick+0x70>)
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	4b14      	ldr	r3, [pc, #80]	@ (8001934 <HAL_InitTick+0x6c>)
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	4619      	mov	r1, r3
 80018e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80018ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80018f2:	4618      	mov	r0, r3
 80018f4:	f000 f96d 	bl	8001bd2 <HAL_SYSTICK_Config>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d10f      	bne.n	800191e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2b0f      	cmp	r3, #15
 8001902:	d809      	bhi.n	8001918 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001904:	2200      	movs	r2, #0
 8001906:	6879      	ldr	r1, [r7, #4]
 8001908:	f04f 30ff 	mov.w	r0, #4294967295
 800190c:	f000 f937 	bl	8001b7e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001910:	4a0a      	ldr	r2, [pc, #40]	@ (800193c <HAL_InitTick+0x74>)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6013      	str	r3, [r2, #0]
 8001916:	e007      	b.n	8001928 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001918:	2301      	movs	r3, #1
 800191a:	73fb      	strb	r3, [r7, #15]
 800191c:	e004      	b.n	8001928 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	73fb      	strb	r3, [r7, #15]
 8001922:	e001      	b.n	8001928 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001924:	2301      	movs	r3, #1
 8001926:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001928:	7bfb      	ldrb	r3, [r7, #15]
}
 800192a:	4618      	mov	r0, r3
 800192c:	3710      	adds	r7, #16
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	2000001c 	.word	0x2000001c
 8001938:	20000014 	.word	0x20000014
 800193c:	20000018 	.word	0x20000018

08001940 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001944:	4b06      	ldr	r3, [pc, #24]	@ (8001960 <HAL_IncTick+0x20>)
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	461a      	mov	r2, r3
 800194a:	4b06      	ldr	r3, [pc, #24]	@ (8001964 <HAL_IncTick+0x24>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4413      	add	r3, r2
 8001950:	4a04      	ldr	r2, [pc, #16]	@ (8001964 <HAL_IncTick+0x24>)
 8001952:	6013      	str	r3, [r2, #0]
}
 8001954:	bf00      	nop
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	2000001c 	.word	0x2000001c
 8001964:	2000168c 	.word	0x2000168c

08001968 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  return uwTick;
 800196c:	4b03      	ldr	r3, [pc, #12]	@ (800197c <HAL_GetTick+0x14>)
 800196e:	681b      	ldr	r3, [r3, #0]
}
 8001970:	4618      	mov	r0, r3
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	2000168c 	.word	0x2000168c

08001980 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001988:	f7ff ffee 	bl	8001968 <HAL_GetTick>
 800198c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001998:	d005      	beq.n	80019a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800199a:	4b0a      	ldr	r3, [pc, #40]	@ (80019c4 <HAL_Delay+0x44>)
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	461a      	mov	r2, r3
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	4413      	add	r3, r2
 80019a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80019a6:	bf00      	nop
 80019a8:	f7ff ffde 	bl	8001968 <HAL_GetTick>
 80019ac:	4602      	mov	r2, r0
 80019ae:	68bb      	ldr	r3, [r7, #8]
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	68fa      	ldr	r2, [r7, #12]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d8f7      	bhi.n	80019a8 <HAL_Delay+0x28>
  {
  }
}
 80019b8:	bf00      	nop
 80019ba:	bf00      	nop
 80019bc:	3710      	adds	r7, #16
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	2000001c 	.word	0x2000001c

080019c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b085      	sub	sp, #20
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f003 0307 	and.w	r3, r3, #7
 80019d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019d8:	4b0c      	ldr	r3, [pc, #48]	@ (8001a0c <__NVIC_SetPriorityGrouping+0x44>)
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019de:	68ba      	ldr	r2, [r7, #8]
 80019e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019e4:	4013      	ands	r3, r2
 80019e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019fa:	4a04      	ldr	r2, [pc, #16]	@ (8001a0c <__NVIC_SetPriorityGrouping+0x44>)
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	60d3      	str	r3, [r2, #12]
}
 8001a00:	bf00      	nop
 8001a02:	3714      	adds	r7, #20
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	e000ed00 	.word	0xe000ed00

08001a10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a14:	4b04      	ldr	r3, [pc, #16]	@ (8001a28 <__NVIC_GetPriorityGrouping+0x18>)
 8001a16:	68db      	ldr	r3, [r3, #12]
 8001a18:	0a1b      	lsrs	r3, r3, #8
 8001a1a:	f003 0307 	and.w	r3, r3, #7
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr
 8001a28:	e000ed00 	.word	0xe000ed00

08001a2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	4603      	mov	r3, r0
 8001a34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	db0b      	blt.n	8001a56 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a3e:	79fb      	ldrb	r3, [r7, #7]
 8001a40:	f003 021f 	and.w	r2, r3, #31
 8001a44:	4907      	ldr	r1, [pc, #28]	@ (8001a64 <__NVIC_EnableIRQ+0x38>)
 8001a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4a:	095b      	lsrs	r3, r3, #5
 8001a4c:	2001      	movs	r0, #1
 8001a4e:	fa00 f202 	lsl.w	r2, r0, r2
 8001a52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a56:	bf00      	nop
 8001a58:	370c      	adds	r7, #12
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	e000e100 	.word	0xe000e100

08001a68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	6039      	str	r1, [r7, #0]
 8001a72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	db0a      	blt.n	8001a92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	b2da      	uxtb	r2, r3
 8001a80:	490c      	ldr	r1, [pc, #48]	@ (8001ab4 <__NVIC_SetPriority+0x4c>)
 8001a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a86:	0112      	lsls	r2, r2, #4
 8001a88:	b2d2      	uxtb	r2, r2
 8001a8a:	440b      	add	r3, r1
 8001a8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a90:	e00a      	b.n	8001aa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	b2da      	uxtb	r2, r3
 8001a96:	4908      	ldr	r1, [pc, #32]	@ (8001ab8 <__NVIC_SetPriority+0x50>)
 8001a98:	79fb      	ldrb	r3, [r7, #7]
 8001a9a:	f003 030f 	and.w	r3, r3, #15
 8001a9e:	3b04      	subs	r3, #4
 8001aa0:	0112      	lsls	r2, r2, #4
 8001aa2:	b2d2      	uxtb	r2, r2
 8001aa4:	440b      	add	r3, r1
 8001aa6:	761a      	strb	r2, [r3, #24]
}
 8001aa8:	bf00      	nop
 8001aaa:	370c      	adds	r7, #12
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr
 8001ab4:	e000e100 	.word	0xe000e100
 8001ab8:	e000ed00 	.word	0xe000ed00

08001abc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b089      	sub	sp, #36	@ 0x24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	60b9      	str	r1, [r7, #8]
 8001ac6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	f003 0307 	and.w	r3, r3, #7
 8001ace:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ad0:	69fb      	ldr	r3, [r7, #28]
 8001ad2:	f1c3 0307 	rsb	r3, r3, #7
 8001ad6:	2b04      	cmp	r3, #4
 8001ad8:	bf28      	it	cs
 8001ada:	2304      	movcs	r3, #4
 8001adc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	3304      	adds	r3, #4
 8001ae2:	2b06      	cmp	r3, #6
 8001ae4:	d902      	bls.n	8001aec <NVIC_EncodePriority+0x30>
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	3b03      	subs	r3, #3
 8001aea:	e000      	b.n	8001aee <NVIC_EncodePriority+0x32>
 8001aec:	2300      	movs	r3, #0
 8001aee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001af0:	f04f 32ff 	mov.w	r2, #4294967295
 8001af4:	69bb      	ldr	r3, [r7, #24]
 8001af6:	fa02 f303 	lsl.w	r3, r2, r3
 8001afa:	43da      	mvns	r2, r3
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	401a      	ands	r2, r3
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b04:	f04f 31ff 	mov.w	r1, #4294967295
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b0e:	43d9      	mvns	r1, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b14:	4313      	orrs	r3, r2
         );
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3724      	adds	r7, #36	@ 0x24
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr
	...

08001b24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	3b01      	subs	r3, #1
 8001b30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b34:	d301      	bcc.n	8001b3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b36:	2301      	movs	r3, #1
 8001b38:	e00f      	b.n	8001b5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b64 <SysTick_Config+0x40>)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	3b01      	subs	r3, #1
 8001b40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b42:	210f      	movs	r1, #15
 8001b44:	f04f 30ff 	mov.w	r0, #4294967295
 8001b48:	f7ff ff8e 	bl	8001a68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b4c:	4b05      	ldr	r3, [pc, #20]	@ (8001b64 <SysTick_Config+0x40>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b52:	4b04      	ldr	r3, [pc, #16]	@ (8001b64 <SysTick_Config+0x40>)
 8001b54:	2207      	movs	r2, #7
 8001b56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b58:	2300      	movs	r3, #0
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	e000e010 	.word	0xe000e010

08001b68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	f7ff ff29 	bl	80019c8 <__NVIC_SetPriorityGrouping>
}
 8001b76:	bf00      	nop
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b7e:	b580      	push	{r7, lr}
 8001b80:	b086      	sub	sp, #24
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	4603      	mov	r3, r0
 8001b86:	60b9      	str	r1, [r7, #8]
 8001b88:	607a      	str	r2, [r7, #4]
 8001b8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b90:	f7ff ff3e 	bl	8001a10 <__NVIC_GetPriorityGrouping>
 8001b94:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b96:	687a      	ldr	r2, [r7, #4]
 8001b98:	68b9      	ldr	r1, [r7, #8]
 8001b9a:	6978      	ldr	r0, [r7, #20]
 8001b9c:	f7ff ff8e 	bl	8001abc <NVIC_EncodePriority>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ba6:	4611      	mov	r1, r2
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7ff ff5d 	bl	8001a68 <__NVIC_SetPriority>
}
 8001bae:	bf00      	nop
 8001bb0:	3718      	adds	r7, #24
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b082      	sub	sp, #8
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7ff ff31 	bl	8001a2c <__NVIC_EnableIRQ>
}
 8001bca:	bf00      	nop
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}

08001bd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b082      	sub	sp, #8
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	f7ff ffa2 	bl	8001b24 <SysTick_Config>
 8001be0:	4603      	mov	r3, r0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3708      	adds	r7, #8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
	...

08001bec <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b085      	sub	sp, #20
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d101      	bne.n	8001bfe <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e098      	b.n	8001d30 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	461a      	mov	r2, r3
 8001c04:	4b4d      	ldr	r3, [pc, #308]	@ (8001d3c <HAL_DMA_Init+0x150>)
 8001c06:	429a      	cmp	r2, r3
 8001c08:	d80f      	bhi.n	8001c2a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	461a      	mov	r2, r3
 8001c10:	4b4b      	ldr	r3, [pc, #300]	@ (8001d40 <HAL_DMA_Init+0x154>)
 8001c12:	4413      	add	r3, r2
 8001c14:	4a4b      	ldr	r2, [pc, #300]	@ (8001d44 <HAL_DMA_Init+0x158>)
 8001c16:	fba2 2303 	umull	r2, r3, r2, r3
 8001c1a:	091b      	lsrs	r3, r3, #4
 8001c1c:	009a      	lsls	r2, r3, #2
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	4a48      	ldr	r2, [pc, #288]	@ (8001d48 <HAL_DMA_Init+0x15c>)
 8001c26:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c28:	e00e      	b.n	8001c48 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	461a      	mov	r2, r3
 8001c30:	4b46      	ldr	r3, [pc, #280]	@ (8001d4c <HAL_DMA_Init+0x160>)
 8001c32:	4413      	add	r3, r2
 8001c34:	4a43      	ldr	r2, [pc, #268]	@ (8001d44 <HAL_DMA_Init+0x158>)
 8001c36:	fba2 2303 	umull	r2, r3, r2, r3
 8001c3a:	091b      	lsrs	r3, r3, #4
 8001c3c:	009a      	lsls	r2, r3, #2
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	4a42      	ldr	r2, [pc, #264]	@ (8001d50 <HAL_DMA_Init+0x164>)
 8001c46:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2202      	movs	r2, #2
 8001c4c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001c5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001c62:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001c6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	691b      	ldr	r3, [r3, #16]
 8001c72:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c78:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	699b      	ldr	r3, [r3, #24]
 8001c7e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c84:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6a1b      	ldr	r3, [r3, #32]
 8001c8a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001c8c:	68fa      	ldr	r2, [r7, #12]
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	68fa      	ldr	r2, [r7, #12]
 8001c98:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001ca2:	d039      	beq.n	8001d18 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca8:	4a27      	ldr	r2, [pc, #156]	@ (8001d48 <HAL_DMA_Init+0x15c>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d11a      	bne.n	8001ce4 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001cae:	4b29      	ldr	r3, [pc, #164]	@ (8001d54 <HAL_DMA_Init+0x168>)
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cb6:	f003 031c 	and.w	r3, r3, #28
 8001cba:	210f      	movs	r1, #15
 8001cbc:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc0:	43db      	mvns	r3, r3
 8001cc2:	4924      	ldr	r1, [pc, #144]	@ (8001d54 <HAL_DMA_Init+0x168>)
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001cc8:	4b22      	ldr	r3, [pc, #136]	@ (8001d54 <HAL_DMA_Init+0x168>)
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6859      	ldr	r1, [r3, #4]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cd4:	f003 031c 	and.w	r3, r3, #28
 8001cd8:	fa01 f303 	lsl.w	r3, r1, r3
 8001cdc:	491d      	ldr	r1, [pc, #116]	@ (8001d54 <HAL_DMA_Init+0x168>)
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	600b      	str	r3, [r1, #0]
 8001ce2:	e019      	b.n	8001d18 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001ce4:	4b1c      	ldr	r3, [pc, #112]	@ (8001d58 <HAL_DMA_Init+0x16c>)
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cec:	f003 031c 	and.w	r3, r3, #28
 8001cf0:	210f      	movs	r1, #15
 8001cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf6:	43db      	mvns	r3, r3
 8001cf8:	4917      	ldr	r1, [pc, #92]	@ (8001d58 <HAL_DMA_Init+0x16c>)
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001cfe:	4b16      	ldr	r3, [pc, #88]	@ (8001d58 <HAL_DMA_Init+0x16c>)
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6859      	ldr	r1, [r3, #4]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d0a:	f003 031c 	and.w	r3, r3, #28
 8001d0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d12:	4911      	ldr	r1, [pc, #68]	@ (8001d58 <HAL_DMA_Init+0x16c>)
 8001d14:	4313      	orrs	r3, r2
 8001d16:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2201      	movs	r2, #1
 8001d22:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001d2e:	2300      	movs	r3, #0
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	3714      	adds	r7, #20
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr
 8001d3c:	40020407 	.word	0x40020407
 8001d40:	bffdfff8 	.word	0xbffdfff8
 8001d44:	cccccccd 	.word	0xcccccccd
 8001d48:	40020000 	.word	0x40020000
 8001d4c:	bffdfbf8 	.word	0xbffdfbf8
 8001d50:	40020400 	.word	0x40020400
 8001d54:	400200a8 	.word	0x400200a8
 8001d58:	400204a8 	.word	0x400204a8

08001d5c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b086      	sub	sp, #24
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	60f8      	str	r0, [r7, #12]
 8001d64:	60b9      	str	r1, [r7, #8]
 8001d66:	607a      	str	r2, [r7, #4]
 8001d68:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	d101      	bne.n	8001d7c <HAL_DMA_Start_IT+0x20>
 8001d78:	2302      	movs	r3, #2
 8001d7a:	e04b      	b.n	8001e14 <HAL_DMA_Start_IT+0xb8>
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	2201      	movs	r2, #1
 8001d80:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d13a      	bne.n	8001e06 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	2202      	movs	r2, #2
 8001d94:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f022 0201 	bic.w	r2, r2, #1
 8001dac:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	687a      	ldr	r2, [r7, #4]
 8001db2:	68b9      	ldr	r1, [r7, #8]
 8001db4:	68f8      	ldr	r0, [r7, #12]
 8001db6:	f000 f95f 	bl	8002078 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d008      	beq.n	8001dd4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f042 020e 	orr.w	r2, r2, #14
 8001dd0:	601a      	str	r2, [r3, #0]
 8001dd2:	e00f      	b.n	8001df4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f022 0204 	bic.w	r2, r2, #4
 8001de2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f042 020a 	orr.w	r2, r2, #10
 8001df2:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f042 0201 	orr.w	r2, r2, #1
 8001e02:	601a      	str	r2, [r3, #0]
 8001e04:	e005      	b.n	8001e12 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001e0e:	2302      	movs	r3, #2
 8001e10:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001e12:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3718      	adds	r7, #24
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}

08001e1c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b085      	sub	sp, #20
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e24:	2300      	movs	r3, #0
 8001e26:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	2b02      	cmp	r3, #2
 8001e32:	d008      	beq.n	8001e46 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2204      	movs	r2, #4
 8001e38:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
 8001e44:	e022      	b.n	8001e8c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f022 020e 	bic.w	r2, r2, #14
 8001e54:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f022 0201 	bic.w	r2, r2, #1
 8001e64:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e6a:	f003 021c 	and.w	r2, r3, #28
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e72:	2101      	movs	r1, #1
 8001e74:	fa01 f202 	lsl.w	r2, r1, r2
 8001e78:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2200      	movs	r2, #0
 8001e86:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001e8a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3714      	adds	r7, #20
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b084      	sub	sp, #16
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	2b02      	cmp	r3, #2
 8001eae:	d005      	beq.n	8001ebc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2204      	movs	r2, #4
 8001eb4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	73fb      	strb	r3, [r7, #15]
 8001eba:	e029      	b.n	8001f10 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f022 020e 	bic.w	r2, r2, #14
 8001eca:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f022 0201 	bic.w	r2, r2, #1
 8001eda:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ee0:	f003 021c 	and.w	r2, r3, #28
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee8:	2101      	movs	r1, #1
 8001eea:	fa01 f202 	lsl.w	r2, r1, r2
 8001eee:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2200      	movs	r2, #0
 8001efc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d003      	beq.n	8001f10 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f0c:	6878      	ldr	r0, [r7, #4]
 8001f0e:	4798      	blx	r3
    }
  }
  return status;
 8001f10:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3710      	adds	r7, #16
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f1a:	b580      	push	{r7, lr}
 8001f1c:	b084      	sub	sp, #16
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f36:	f003 031c 	and.w	r3, r3, #28
 8001f3a:	2204      	movs	r2, #4
 8001f3c:	409a      	lsls	r2, r3
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	4013      	ands	r3, r2
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d026      	beq.n	8001f94 <HAL_DMA_IRQHandler+0x7a>
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	f003 0304 	and.w	r3, r3, #4
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d021      	beq.n	8001f94 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f003 0320 	and.w	r3, r3, #32
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d107      	bne.n	8001f6e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f022 0204 	bic.w	r2, r2, #4
 8001f6c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f72:	f003 021c 	and.w	r2, r3, #28
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f7a:	2104      	movs	r1, #4
 8001f7c:	fa01 f202 	lsl.w	r2, r1, r2
 8001f80:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d071      	beq.n	800206e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001f92:	e06c      	b.n	800206e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f98:	f003 031c 	and.w	r3, r3, #28
 8001f9c:	2202      	movs	r2, #2
 8001f9e:	409a      	lsls	r2, r3
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d02e      	beq.n	8002006 <HAL_DMA_IRQHandler+0xec>
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	f003 0302 	and.w	r3, r3, #2
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d029      	beq.n	8002006 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f003 0320 	and.w	r3, r3, #32
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d10b      	bne.n	8001fd8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f022 020a 	bic.w	r2, r2, #10
 8001fce:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fdc:	f003 021c 	and.w	r2, r3, #28
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe4:	2102      	movs	r1, #2
 8001fe6:	fa01 f202 	lsl.w	r2, r1, r2
 8001fea:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d038      	beq.n	800206e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002000:	6878      	ldr	r0, [r7, #4]
 8002002:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002004:	e033      	b.n	800206e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800200a:	f003 031c 	and.w	r3, r3, #28
 800200e:	2208      	movs	r2, #8
 8002010:	409a      	lsls	r2, r3
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	4013      	ands	r3, r2
 8002016:	2b00      	cmp	r3, #0
 8002018:	d02a      	beq.n	8002070 <HAL_DMA_IRQHandler+0x156>
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	f003 0308 	and.w	r3, r3, #8
 8002020:	2b00      	cmp	r3, #0
 8002022:	d025      	beq.n	8002070 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f022 020e 	bic.w	r2, r2, #14
 8002032:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002038:	f003 021c 	and.w	r2, r3, #28
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002040:	2101      	movs	r1, #1
 8002042:	fa01 f202 	lsl.w	r2, r1, r2
 8002046:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2201      	movs	r2, #1
 800204c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2201      	movs	r2, #1
 8002052:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2200      	movs	r2, #0
 800205a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002062:	2b00      	cmp	r3, #0
 8002064:	d004      	beq.n	8002070 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800206e:	bf00      	nop
 8002070:	bf00      	nop
}
 8002072:	3710      	adds	r7, #16
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}

08002078 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002078:	b480      	push	{r7}
 800207a:	b085      	sub	sp, #20
 800207c:	af00      	add	r7, sp, #0
 800207e:	60f8      	str	r0, [r7, #12]
 8002080:	60b9      	str	r1, [r7, #8]
 8002082:	607a      	str	r2, [r7, #4]
 8002084:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800208a:	f003 021c 	and.w	r2, r3, #28
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002092:	2101      	movs	r1, #1
 8002094:	fa01 f202 	lsl.w	r2, r1, r2
 8002098:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	683a      	ldr	r2, [r7, #0]
 80020a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	2b10      	cmp	r3, #16
 80020a8:	d108      	bne.n	80020bc <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	687a      	ldr	r2, [r7, #4]
 80020b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	68ba      	ldr	r2, [r7, #8]
 80020b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80020ba:	e007      	b.n	80020cc <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	68ba      	ldr	r2, [r7, #8]
 80020c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	60da      	str	r2, [r3, #12]
}
 80020cc:	bf00      	nop
 80020ce:	3714      	adds	r7, #20
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr

080020d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020d8:	b480      	push	{r7}
 80020da:	b087      	sub	sp, #28
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
 80020e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020e2:	2300      	movs	r3, #0
 80020e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020e6:	e17f      	b.n	80023e8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	2101      	movs	r1, #1
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	fa01 f303 	lsl.w	r3, r1, r3
 80020f4:	4013      	ands	r3, r2
 80020f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	f000 8171 	beq.w	80023e2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f003 0303 	and.w	r3, r3, #3
 8002108:	2b01      	cmp	r3, #1
 800210a:	d005      	beq.n	8002118 <HAL_GPIO_Init+0x40>
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	f003 0303 	and.w	r3, r3, #3
 8002114:	2b02      	cmp	r3, #2
 8002116:	d130      	bne.n	800217a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	005b      	lsls	r3, r3, #1
 8002122:	2203      	movs	r2, #3
 8002124:	fa02 f303 	lsl.w	r3, r2, r3
 8002128:	43db      	mvns	r3, r3
 800212a:	693a      	ldr	r2, [r7, #16]
 800212c:	4013      	ands	r3, r2
 800212e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	68da      	ldr	r2, [r3, #12]
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	005b      	lsls	r3, r3, #1
 8002138:	fa02 f303 	lsl.w	r3, r2, r3
 800213c:	693a      	ldr	r2, [r7, #16]
 800213e:	4313      	orrs	r3, r2
 8002140:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	693a      	ldr	r2, [r7, #16]
 8002146:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800214e:	2201      	movs	r2, #1
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	fa02 f303 	lsl.w	r3, r2, r3
 8002156:	43db      	mvns	r3, r3
 8002158:	693a      	ldr	r2, [r7, #16]
 800215a:	4013      	ands	r3, r2
 800215c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	091b      	lsrs	r3, r3, #4
 8002164:	f003 0201 	and.w	r2, r3, #1
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	fa02 f303 	lsl.w	r3, r2, r3
 800216e:	693a      	ldr	r2, [r7, #16]
 8002170:	4313      	orrs	r3, r2
 8002172:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	693a      	ldr	r2, [r7, #16]
 8002178:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	f003 0303 	and.w	r3, r3, #3
 8002182:	2b03      	cmp	r3, #3
 8002184:	d118      	bne.n	80021b8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800218a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800218c:	2201      	movs	r2, #1
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	fa02 f303 	lsl.w	r3, r2, r3
 8002194:	43db      	mvns	r3, r3
 8002196:	693a      	ldr	r2, [r7, #16]
 8002198:	4013      	ands	r3, r2
 800219a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	08db      	lsrs	r3, r3, #3
 80021a2:	f003 0201 	and.w	r2, r3, #1
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ac:	693a      	ldr	r2, [r7, #16]
 80021ae:	4313      	orrs	r3, r2
 80021b0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	693a      	ldr	r2, [r7, #16]
 80021b6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f003 0303 	and.w	r3, r3, #3
 80021c0:	2b03      	cmp	r3, #3
 80021c2:	d017      	beq.n	80021f4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	2203      	movs	r2, #3
 80021d0:	fa02 f303 	lsl.w	r3, r2, r3
 80021d4:	43db      	mvns	r3, r3
 80021d6:	693a      	ldr	r2, [r7, #16]
 80021d8:	4013      	ands	r3, r2
 80021da:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	689a      	ldr	r2, [r3, #8]
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	005b      	lsls	r3, r3, #1
 80021e4:	fa02 f303 	lsl.w	r3, r2, r3
 80021e8:	693a      	ldr	r2, [r7, #16]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	693a      	ldr	r2, [r7, #16]
 80021f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f003 0303 	and.w	r3, r3, #3
 80021fc:	2b02      	cmp	r3, #2
 80021fe:	d123      	bne.n	8002248 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	08da      	lsrs	r2, r3, #3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	3208      	adds	r2, #8
 8002208:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800220c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	f003 0307 	and.w	r3, r3, #7
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	220f      	movs	r2, #15
 8002218:	fa02 f303 	lsl.w	r3, r2, r3
 800221c:	43db      	mvns	r3, r3
 800221e:	693a      	ldr	r2, [r7, #16]
 8002220:	4013      	ands	r3, r2
 8002222:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	691a      	ldr	r2, [r3, #16]
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	f003 0307 	and.w	r3, r3, #7
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	fa02 f303 	lsl.w	r3, r2, r3
 8002234:	693a      	ldr	r2, [r7, #16]
 8002236:	4313      	orrs	r3, r2
 8002238:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	08da      	lsrs	r2, r3, #3
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	3208      	adds	r2, #8
 8002242:	6939      	ldr	r1, [r7, #16]
 8002244:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	005b      	lsls	r3, r3, #1
 8002252:	2203      	movs	r2, #3
 8002254:	fa02 f303 	lsl.w	r3, r2, r3
 8002258:	43db      	mvns	r3, r3
 800225a:	693a      	ldr	r2, [r7, #16]
 800225c:	4013      	ands	r3, r2
 800225e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f003 0203 	and.w	r2, r3, #3
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	005b      	lsls	r3, r3, #1
 800226c:	fa02 f303 	lsl.w	r3, r2, r3
 8002270:	693a      	ldr	r2, [r7, #16]
 8002272:	4313      	orrs	r3, r2
 8002274:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	693a      	ldr	r2, [r7, #16]
 800227a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002284:	2b00      	cmp	r3, #0
 8002286:	f000 80ac 	beq.w	80023e2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800228a:	4b5f      	ldr	r3, [pc, #380]	@ (8002408 <HAL_GPIO_Init+0x330>)
 800228c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800228e:	4a5e      	ldr	r2, [pc, #376]	@ (8002408 <HAL_GPIO_Init+0x330>)
 8002290:	f043 0301 	orr.w	r3, r3, #1
 8002294:	6613      	str	r3, [r2, #96]	@ 0x60
 8002296:	4b5c      	ldr	r3, [pc, #368]	@ (8002408 <HAL_GPIO_Init+0x330>)
 8002298:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800229a:	f003 0301 	and.w	r3, r3, #1
 800229e:	60bb      	str	r3, [r7, #8]
 80022a0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80022a2:	4a5a      	ldr	r2, [pc, #360]	@ (800240c <HAL_GPIO_Init+0x334>)
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	089b      	lsrs	r3, r3, #2
 80022a8:	3302      	adds	r3, #2
 80022aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	f003 0303 	and.w	r3, r3, #3
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	220f      	movs	r2, #15
 80022ba:	fa02 f303 	lsl.w	r3, r2, r3
 80022be:	43db      	mvns	r3, r3
 80022c0:	693a      	ldr	r2, [r7, #16]
 80022c2:	4013      	ands	r3, r2
 80022c4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80022cc:	d025      	beq.n	800231a <HAL_GPIO_Init+0x242>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4a4f      	ldr	r2, [pc, #316]	@ (8002410 <HAL_GPIO_Init+0x338>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d01f      	beq.n	8002316 <HAL_GPIO_Init+0x23e>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a4e      	ldr	r2, [pc, #312]	@ (8002414 <HAL_GPIO_Init+0x33c>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d019      	beq.n	8002312 <HAL_GPIO_Init+0x23a>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4a4d      	ldr	r2, [pc, #308]	@ (8002418 <HAL_GPIO_Init+0x340>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d013      	beq.n	800230e <HAL_GPIO_Init+0x236>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a4c      	ldr	r2, [pc, #304]	@ (800241c <HAL_GPIO_Init+0x344>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d00d      	beq.n	800230a <HAL_GPIO_Init+0x232>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4a4b      	ldr	r2, [pc, #300]	@ (8002420 <HAL_GPIO_Init+0x348>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d007      	beq.n	8002306 <HAL_GPIO_Init+0x22e>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4a4a      	ldr	r2, [pc, #296]	@ (8002424 <HAL_GPIO_Init+0x34c>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d101      	bne.n	8002302 <HAL_GPIO_Init+0x22a>
 80022fe:	2306      	movs	r3, #6
 8002300:	e00c      	b.n	800231c <HAL_GPIO_Init+0x244>
 8002302:	2307      	movs	r3, #7
 8002304:	e00a      	b.n	800231c <HAL_GPIO_Init+0x244>
 8002306:	2305      	movs	r3, #5
 8002308:	e008      	b.n	800231c <HAL_GPIO_Init+0x244>
 800230a:	2304      	movs	r3, #4
 800230c:	e006      	b.n	800231c <HAL_GPIO_Init+0x244>
 800230e:	2303      	movs	r3, #3
 8002310:	e004      	b.n	800231c <HAL_GPIO_Init+0x244>
 8002312:	2302      	movs	r3, #2
 8002314:	e002      	b.n	800231c <HAL_GPIO_Init+0x244>
 8002316:	2301      	movs	r3, #1
 8002318:	e000      	b.n	800231c <HAL_GPIO_Init+0x244>
 800231a:	2300      	movs	r3, #0
 800231c:	697a      	ldr	r2, [r7, #20]
 800231e:	f002 0203 	and.w	r2, r2, #3
 8002322:	0092      	lsls	r2, r2, #2
 8002324:	4093      	lsls	r3, r2
 8002326:	693a      	ldr	r2, [r7, #16]
 8002328:	4313      	orrs	r3, r2
 800232a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800232c:	4937      	ldr	r1, [pc, #220]	@ (800240c <HAL_GPIO_Init+0x334>)
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	089b      	lsrs	r3, r3, #2
 8002332:	3302      	adds	r3, #2
 8002334:	693a      	ldr	r2, [r7, #16]
 8002336:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800233a:	4b3b      	ldr	r3, [pc, #236]	@ (8002428 <HAL_GPIO_Init+0x350>)
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	43db      	mvns	r3, r3
 8002344:	693a      	ldr	r2, [r7, #16]
 8002346:	4013      	ands	r3, r2
 8002348:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002352:	2b00      	cmp	r3, #0
 8002354:	d003      	beq.n	800235e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002356:	693a      	ldr	r2, [r7, #16]
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	4313      	orrs	r3, r2
 800235c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800235e:	4a32      	ldr	r2, [pc, #200]	@ (8002428 <HAL_GPIO_Init+0x350>)
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002364:	4b30      	ldr	r3, [pc, #192]	@ (8002428 <HAL_GPIO_Init+0x350>)
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	43db      	mvns	r3, r3
 800236e:	693a      	ldr	r2, [r7, #16]
 8002370:	4013      	ands	r3, r2
 8002372:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800237c:	2b00      	cmp	r3, #0
 800237e:	d003      	beq.n	8002388 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002380:	693a      	ldr	r2, [r7, #16]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	4313      	orrs	r3, r2
 8002386:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002388:	4a27      	ldr	r2, [pc, #156]	@ (8002428 <HAL_GPIO_Init+0x350>)
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800238e:	4b26      	ldr	r3, [pc, #152]	@ (8002428 <HAL_GPIO_Init+0x350>)
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	43db      	mvns	r3, r3
 8002398:	693a      	ldr	r2, [r7, #16]
 800239a:	4013      	ands	r3, r2
 800239c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d003      	beq.n	80023b2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80023aa:	693a      	ldr	r2, [r7, #16]
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	4313      	orrs	r3, r2
 80023b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80023b2:	4a1d      	ldr	r2, [pc, #116]	@ (8002428 <HAL_GPIO_Init+0x350>)
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80023b8:	4b1b      	ldr	r3, [pc, #108]	@ (8002428 <HAL_GPIO_Init+0x350>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	43db      	mvns	r3, r3
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	4013      	ands	r3, r2
 80023c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d003      	beq.n	80023dc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80023d4:	693a      	ldr	r2, [r7, #16]
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	4313      	orrs	r3, r2
 80023da:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80023dc:	4a12      	ldr	r2, [pc, #72]	@ (8002428 <HAL_GPIO_Init+0x350>)
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	3301      	adds	r3, #1
 80023e6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	fa22 f303 	lsr.w	r3, r2, r3
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	f47f ae78 	bne.w	80020e8 <HAL_GPIO_Init+0x10>
  }
}
 80023f8:	bf00      	nop
 80023fa:	bf00      	nop
 80023fc:	371c      	adds	r7, #28
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop
 8002408:	40021000 	.word	0x40021000
 800240c:	40010000 	.word	0x40010000
 8002410:	48000400 	.word	0x48000400
 8002414:	48000800 	.word	0x48000800
 8002418:	48000c00 	.word	0x48000c00
 800241c:	48001000 	.word	0x48001000
 8002420:	48001400 	.word	0x48001400
 8002424:	48001800 	.word	0x48001800
 8002428:	40010400 	.word	0x40010400

0800242c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
 8002434:	460b      	mov	r3, r1
 8002436:	807b      	strh	r3, [r7, #2]
 8002438:	4613      	mov	r3, r2
 800243a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800243c:	787b      	ldrb	r3, [r7, #1]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d003      	beq.n	800244a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002442:	887a      	ldrh	r2, [r7, #2]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002448:	e002      	b.n	8002450 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800244a:	887a      	ldrh	r2, [r7, #2]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002450:	bf00      	nop
 8002452:	370c      	adds	r7, #12
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr

0800245c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d101      	bne.n	800246e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e08d      	b.n	800258a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002474:	b2db      	uxtb	r3, r3
 8002476:	2b00      	cmp	r3, #0
 8002478:	d106      	bne.n	8002488 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2200      	movs	r2, #0
 800247e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	f7fe f9d6 	bl	8000834 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2224      	movs	r2, #36	@ 0x24
 800248c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f022 0201 	bic.w	r2, r2, #1
 800249e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	685a      	ldr	r2, [r3, #4]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80024ac:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	689a      	ldr	r2, [r3, #8]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80024bc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	68db      	ldr	r3, [r3, #12]
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d107      	bne.n	80024d6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	689a      	ldr	r2, [r3, #8]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80024d2:	609a      	str	r2, [r3, #8]
 80024d4:	e006      	b.n	80024e4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	689a      	ldr	r2, [r3, #8]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80024e2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	d108      	bne.n	80024fe <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	685a      	ldr	r2, [r3, #4]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80024fa:	605a      	str	r2, [r3, #4]
 80024fc:	e007      	b.n	800250e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	685a      	ldr	r2, [r3, #4]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800250c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	6812      	ldr	r2, [r2, #0]
 8002518:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800251c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002520:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	68da      	ldr	r2, [r3, #12]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002530:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	691a      	ldr	r2, [r3, #16]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	695b      	ldr	r3, [r3, #20]
 800253a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	699b      	ldr	r3, [r3, #24]
 8002542:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	430a      	orrs	r2, r1
 800254a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	69d9      	ldr	r1, [r3, #28]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6a1a      	ldr	r2, [r3, #32]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	430a      	orrs	r2, r1
 800255a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f042 0201 	orr.w	r2, r2, #1
 800256a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2200      	movs	r2, #0
 8002570:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2220      	movs	r2, #32
 8002576:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2200      	movs	r2, #0
 800257e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2200      	movs	r2, #0
 8002584:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002588:	2300      	movs	r3, #0
}
 800258a:	4618      	mov	r0, r3
 800258c:	3708      	adds	r7, #8
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
	...

08002594 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b088      	sub	sp, #32
 8002598:	af02      	add	r7, sp, #8
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	4608      	mov	r0, r1
 800259e:	4611      	mov	r1, r2
 80025a0:	461a      	mov	r2, r3
 80025a2:	4603      	mov	r3, r0
 80025a4:	817b      	strh	r3, [r7, #10]
 80025a6:	460b      	mov	r3, r1
 80025a8:	813b      	strh	r3, [r7, #8]
 80025aa:	4613      	mov	r3, r2
 80025ac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	2b20      	cmp	r3, #32
 80025b8:	f040 80fd 	bne.w	80027b6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80025bc:	6a3b      	ldr	r3, [r7, #32]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d002      	beq.n	80025c8 <HAL_I2C_Mem_Read+0x34>
 80025c2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d105      	bne.n	80025d4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025ce:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e0f1      	b.n	80027b8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d101      	bne.n	80025e2 <HAL_I2C_Mem_Read+0x4e>
 80025de:	2302      	movs	r3, #2
 80025e0:	e0ea      	b.n	80027b8 <HAL_I2C_Mem_Read+0x224>
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	2201      	movs	r2, #1
 80025e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80025ea:	f7ff f9bd 	bl	8001968 <HAL_GetTick>
 80025ee:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	9300      	str	r3, [sp, #0]
 80025f4:	2319      	movs	r3, #25
 80025f6:	2201      	movs	r2, #1
 80025f8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80025fc:	68f8      	ldr	r0, [r7, #12]
 80025fe:	f000 f975 	bl	80028ec <I2C_WaitOnFlagUntilTimeout>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d001      	beq.n	800260c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002608:	2301      	movs	r3, #1
 800260a:	e0d5      	b.n	80027b8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	2222      	movs	r2, #34	@ 0x22
 8002610:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	2240      	movs	r2, #64	@ 0x40
 8002618:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	2200      	movs	r2, #0
 8002620:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	6a3a      	ldr	r2, [r7, #32]
 8002626:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800262c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2200      	movs	r2, #0
 8002632:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002634:	88f8      	ldrh	r0, [r7, #6]
 8002636:	893a      	ldrh	r2, [r7, #8]
 8002638:	8979      	ldrh	r1, [r7, #10]
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	9301      	str	r3, [sp, #4]
 800263e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002640:	9300      	str	r3, [sp, #0]
 8002642:	4603      	mov	r3, r0
 8002644:	68f8      	ldr	r0, [r7, #12]
 8002646:	f000 f8d9 	bl	80027fc <I2C_RequestMemoryRead>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	d005      	beq.n	800265c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2200      	movs	r2, #0
 8002654:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	e0ad      	b.n	80027b8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002660:	b29b      	uxth	r3, r3
 8002662:	2bff      	cmp	r3, #255	@ 0xff
 8002664:	d90e      	bls.n	8002684 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2201      	movs	r2, #1
 800266a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002670:	b2da      	uxtb	r2, r3
 8002672:	8979      	ldrh	r1, [r7, #10]
 8002674:	4b52      	ldr	r3, [pc, #328]	@ (80027c0 <HAL_I2C_Mem_Read+0x22c>)
 8002676:	9300      	str	r3, [sp, #0]
 8002678:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800267c:	68f8      	ldr	r0, [r7, #12]
 800267e:	f000 faf9 	bl	8002c74 <I2C_TransferConfig>
 8002682:	e00f      	b.n	80026a4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002688:	b29a      	uxth	r2, r3
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002692:	b2da      	uxtb	r2, r3
 8002694:	8979      	ldrh	r1, [r7, #10]
 8002696:	4b4a      	ldr	r3, [pc, #296]	@ (80027c0 <HAL_I2C_Mem_Read+0x22c>)
 8002698:	9300      	str	r3, [sp, #0]
 800269a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800269e:	68f8      	ldr	r0, [r7, #12]
 80026a0:	f000 fae8 	bl	8002c74 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	9300      	str	r3, [sp, #0]
 80026a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026aa:	2200      	movs	r2, #0
 80026ac:	2104      	movs	r1, #4
 80026ae:	68f8      	ldr	r0, [r7, #12]
 80026b0:	f000 f91c 	bl	80028ec <I2C_WaitOnFlagUntilTimeout>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d001      	beq.n	80026be <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	e07c      	b.n	80027b8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026c8:	b2d2      	uxtb	r2, r2
 80026ca:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026d0:	1c5a      	adds	r2, r3, #1
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026da:	3b01      	subs	r3, #1
 80026dc:	b29a      	uxth	r2, r3
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	3b01      	subs	r3, #1
 80026ea:	b29a      	uxth	r2, r3
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d034      	beq.n	8002764 <HAL_I2C_Mem_Read+0x1d0>
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d130      	bne.n	8002764 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	9300      	str	r3, [sp, #0]
 8002706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002708:	2200      	movs	r2, #0
 800270a:	2180      	movs	r1, #128	@ 0x80
 800270c:	68f8      	ldr	r0, [r7, #12]
 800270e:	f000 f8ed 	bl	80028ec <I2C_WaitOnFlagUntilTimeout>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d001      	beq.n	800271c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	e04d      	b.n	80027b8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002720:	b29b      	uxth	r3, r3
 8002722:	2bff      	cmp	r3, #255	@ 0xff
 8002724:	d90e      	bls.n	8002744 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	2201      	movs	r2, #1
 800272a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002730:	b2da      	uxtb	r2, r3
 8002732:	8979      	ldrh	r1, [r7, #10]
 8002734:	2300      	movs	r3, #0
 8002736:	9300      	str	r3, [sp, #0]
 8002738:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800273c:	68f8      	ldr	r0, [r7, #12]
 800273e:	f000 fa99 	bl	8002c74 <I2C_TransferConfig>
 8002742:	e00f      	b.n	8002764 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002748:	b29a      	uxth	r2, r3
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002752:	b2da      	uxtb	r2, r3
 8002754:	8979      	ldrh	r1, [r7, #10]
 8002756:	2300      	movs	r3, #0
 8002758:	9300      	str	r3, [sp, #0]
 800275a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800275e:	68f8      	ldr	r0, [r7, #12]
 8002760:	f000 fa88 	bl	8002c74 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002768:	b29b      	uxth	r3, r3
 800276a:	2b00      	cmp	r3, #0
 800276c:	d19a      	bne.n	80026a4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800276e:	697a      	ldr	r2, [r7, #20]
 8002770:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002772:	68f8      	ldr	r0, [r7, #12]
 8002774:	f000 f95a 	bl	8002a2c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	d001      	beq.n	8002782 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800277e:	2301      	movs	r3, #1
 8002780:	e01a      	b.n	80027b8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	2220      	movs	r2, #32
 8002788:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	6859      	ldr	r1, [r3, #4]
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	4b0b      	ldr	r3, [pc, #44]	@ (80027c4 <HAL_I2C_Mem_Read+0x230>)
 8002796:	400b      	ands	r3, r1
 8002798:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	2220      	movs	r2, #32
 800279e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	2200      	movs	r2, #0
 80027a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80027b2:	2300      	movs	r3, #0
 80027b4:	e000      	b.n	80027b8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80027b6:	2302      	movs	r3, #2
  }
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3718      	adds	r7, #24
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	80002400 	.word	0x80002400
 80027c4:	fe00e800 	.word	0xfe00e800

080027c8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	699b      	ldr	r3, [r3, #24]
 80027d6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d005      	beq.n	80027f4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027ec:	68ba      	ldr	r2, [r7, #8]
 80027ee:	68f9      	ldr	r1, [r7, #12]
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	4798      	blx	r3
  }
}
 80027f4:	bf00      	nop
 80027f6:	3710      	adds	r7, #16
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}

080027fc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b086      	sub	sp, #24
 8002800:	af02      	add	r7, sp, #8
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	4608      	mov	r0, r1
 8002806:	4611      	mov	r1, r2
 8002808:	461a      	mov	r2, r3
 800280a:	4603      	mov	r3, r0
 800280c:	817b      	strh	r3, [r7, #10]
 800280e:	460b      	mov	r3, r1
 8002810:	813b      	strh	r3, [r7, #8]
 8002812:	4613      	mov	r3, r2
 8002814:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002816:	88fb      	ldrh	r3, [r7, #6]
 8002818:	b2da      	uxtb	r2, r3
 800281a:	8979      	ldrh	r1, [r7, #10]
 800281c:	4b20      	ldr	r3, [pc, #128]	@ (80028a0 <I2C_RequestMemoryRead+0xa4>)
 800281e:	9300      	str	r3, [sp, #0]
 8002820:	2300      	movs	r3, #0
 8002822:	68f8      	ldr	r0, [r7, #12]
 8002824:	f000 fa26 	bl	8002c74 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002828:	69fa      	ldr	r2, [r7, #28]
 800282a:	69b9      	ldr	r1, [r7, #24]
 800282c:	68f8      	ldr	r0, [r7, #12]
 800282e:	f000 f8b6 	bl	800299e <I2C_WaitOnTXISFlagUntilTimeout>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d001      	beq.n	800283c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	e02c      	b.n	8002896 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800283c:	88fb      	ldrh	r3, [r7, #6]
 800283e:	2b01      	cmp	r3, #1
 8002840:	d105      	bne.n	800284e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002842:	893b      	ldrh	r3, [r7, #8]
 8002844:	b2da      	uxtb	r2, r3
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	629a      	str	r2, [r3, #40]	@ 0x28
 800284c:	e015      	b.n	800287a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800284e:	893b      	ldrh	r3, [r7, #8]
 8002850:	0a1b      	lsrs	r3, r3, #8
 8002852:	b29b      	uxth	r3, r3
 8002854:	b2da      	uxtb	r2, r3
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800285c:	69fa      	ldr	r2, [r7, #28]
 800285e:	69b9      	ldr	r1, [r7, #24]
 8002860:	68f8      	ldr	r0, [r7, #12]
 8002862:	f000 f89c 	bl	800299e <I2C_WaitOnTXISFlagUntilTimeout>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d001      	beq.n	8002870 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800286c:	2301      	movs	r3, #1
 800286e:	e012      	b.n	8002896 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002870:	893b      	ldrh	r3, [r7, #8]
 8002872:	b2da      	uxtb	r2, r3
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	9300      	str	r3, [sp, #0]
 800287e:	69bb      	ldr	r3, [r7, #24]
 8002880:	2200      	movs	r2, #0
 8002882:	2140      	movs	r1, #64	@ 0x40
 8002884:	68f8      	ldr	r0, [r7, #12]
 8002886:	f000 f831 	bl	80028ec <I2C_WaitOnFlagUntilTimeout>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d001      	beq.n	8002894 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	e000      	b.n	8002896 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002894:	2300      	movs	r3, #0
}
 8002896:	4618      	mov	r0, r3
 8002898:	3710      	adds	r7, #16
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
 800289e:	bf00      	nop
 80028a0:	80002000 	.word	0x80002000

080028a4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b083      	sub	sp, #12
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	699b      	ldr	r3, [r3, #24]
 80028b2:	f003 0302 	and.w	r3, r3, #2
 80028b6:	2b02      	cmp	r3, #2
 80028b8:	d103      	bne.n	80028c2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	2200      	movs	r2, #0
 80028c0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	699b      	ldr	r3, [r3, #24]
 80028c8:	f003 0301 	and.w	r3, r3, #1
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d007      	beq.n	80028e0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	699a      	ldr	r2, [r3, #24]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f042 0201 	orr.w	r2, r2, #1
 80028de:	619a      	str	r2, [r3, #24]
  }
}
 80028e0:	bf00      	nop
 80028e2:	370c      	adds	r7, #12
 80028e4:	46bd      	mov	sp, r7
 80028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ea:	4770      	bx	lr

080028ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b084      	sub	sp, #16
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	60f8      	str	r0, [r7, #12]
 80028f4:	60b9      	str	r1, [r7, #8]
 80028f6:	603b      	str	r3, [r7, #0]
 80028f8:	4613      	mov	r3, r2
 80028fa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80028fc:	e03b      	b.n	8002976 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80028fe:	69ba      	ldr	r2, [r7, #24]
 8002900:	6839      	ldr	r1, [r7, #0]
 8002902:	68f8      	ldr	r0, [r7, #12]
 8002904:	f000 f8d6 	bl	8002ab4 <I2C_IsErrorOccurred>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d001      	beq.n	8002912 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e041      	b.n	8002996 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002918:	d02d      	beq.n	8002976 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800291a:	f7ff f825 	bl	8001968 <HAL_GetTick>
 800291e:	4602      	mov	r2, r0
 8002920:	69bb      	ldr	r3, [r7, #24]
 8002922:	1ad3      	subs	r3, r2, r3
 8002924:	683a      	ldr	r2, [r7, #0]
 8002926:	429a      	cmp	r2, r3
 8002928:	d302      	bcc.n	8002930 <I2C_WaitOnFlagUntilTimeout+0x44>
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d122      	bne.n	8002976 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	699a      	ldr	r2, [r3, #24]
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	4013      	ands	r3, r2
 800293a:	68ba      	ldr	r2, [r7, #8]
 800293c:	429a      	cmp	r2, r3
 800293e:	bf0c      	ite	eq
 8002940:	2301      	moveq	r3, #1
 8002942:	2300      	movne	r3, #0
 8002944:	b2db      	uxtb	r3, r3
 8002946:	461a      	mov	r2, r3
 8002948:	79fb      	ldrb	r3, [r7, #7]
 800294a:	429a      	cmp	r2, r3
 800294c:	d113      	bne.n	8002976 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002952:	f043 0220 	orr.w	r2, r3, #32
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2220      	movs	r2, #32
 800295e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2200      	movs	r2, #0
 8002966:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2200      	movs	r2, #0
 800296e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e00f      	b.n	8002996 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	699a      	ldr	r2, [r3, #24]
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	4013      	ands	r3, r2
 8002980:	68ba      	ldr	r2, [r7, #8]
 8002982:	429a      	cmp	r2, r3
 8002984:	bf0c      	ite	eq
 8002986:	2301      	moveq	r3, #1
 8002988:	2300      	movne	r3, #0
 800298a:	b2db      	uxtb	r3, r3
 800298c:	461a      	mov	r2, r3
 800298e:	79fb      	ldrb	r3, [r7, #7]
 8002990:	429a      	cmp	r2, r3
 8002992:	d0b4      	beq.n	80028fe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002994:	2300      	movs	r3, #0
}
 8002996:	4618      	mov	r0, r3
 8002998:	3710      	adds	r7, #16
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}

0800299e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800299e:	b580      	push	{r7, lr}
 80029a0:	b084      	sub	sp, #16
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	60f8      	str	r0, [r7, #12]
 80029a6:	60b9      	str	r1, [r7, #8]
 80029a8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80029aa:	e033      	b.n	8002a14 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	68b9      	ldr	r1, [r7, #8]
 80029b0:	68f8      	ldr	r0, [r7, #12]
 80029b2:	f000 f87f 	bl	8002ab4 <I2C_IsErrorOccurred>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d001      	beq.n	80029c0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	e031      	b.n	8002a24 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029c6:	d025      	beq.n	8002a14 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029c8:	f7fe ffce 	bl	8001968 <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	68ba      	ldr	r2, [r7, #8]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d302      	bcc.n	80029de <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d11a      	bne.n	8002a14 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	699b      	ldr	r3, [r3, #24]
 80029e4:	f003 0302 	and.w	r3, r3, #2
 80029e8:	2b02      	cmp	r3, #2
 80029ea:	d013      	beq.n	8002a14 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029f0:	f043 0220 	orr.w	r2, r3, #32
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2220      	movs	r2, #32
 80029fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2200      	movs	r2, #0
 8002a04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e007      	b.n	8002a24 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	699b      	ldr	r3, [r3, #24]
 8002a1a:	f003 0302 	and.w	r3, r3, #2
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d1c4      	bne.n	80029ac <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002a22:	2300      	movs	r3, #0
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3710      	adds	r7, #16
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	60f8      	str	r0, [r7, #12]
 8002a34:	60b9      	str	r1, [r7, #8]
 8002a36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a38:	e02f      	b.n	8002a9a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	68b9      	ldr	r1, [r7, #8]
 8002a3e:	68f8      	ldr	r0, [r7, #12]
 8002a40:	f000 f838 	bl	8002ab4 <I2C_IsErrorOccurred>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d001      	beq.n	8002a4e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e02d      	b.n	8002aaa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a4e:	f7fe ff8b 	bl	8001968 <HAL_GetTick>
 8002a52:	4602      	mov	r2, r0
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	1ad3      	subs	r3, r2, r3
 8002a58:	68ba      	ldr	r2, [r7, #8]
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d302      	bcc.n	8002a64 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002a5e:	68bb      	ldr	r3, [r7, #8]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d11a      	bne.n	8002a9a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	699b      	ldr	r3, [r3, #24]
 8002a6a:	f003 0320 	and.w	r3, r3, #32
 8002a6e:	2b20      	cmp	r3, #32
 8002a70:	d013      	beq.n	8002a9a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a76:	f043 0220 	orr.w	r2, r3, #32
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2220      	movs	r2, #32
 8002a82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2200      	movs	r2, #0
 8002a92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e007      	b.n	8002aaa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	699b      	ldr	r3, [r3, #24]
 8002aa0:	f003 0320 	and.w	r3, r3, #32
 8002aa4:	2b20      	cmp	r3, #32
 8002aa6:	d1c8      	bne.n	8002a3a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002aa8:	2300      	movs	r3, #0
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3710      	adds	r7, #16
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
	...

08002ab4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b08a      	sub	sp, #40	@ 0x28
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	60b9      	str	r1, [r7, #8]
 8002abe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	699b      	ldr	r3, [r3, #24]
 8002acc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002ad6:	69bb      	ldr	r3, [r7, #24]
 8002ad8:	f003 0310 	and.w	r3, r3, #16
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d068      	beq.n	8002bb2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2210      	movs	r2, #16
 8002ae6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002ae8:	e049      	b.n	8002b7e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002af0:	d045      	beq.n	8002b7e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002af2:	f7fe ff39 	bl	8001968 <HAL_GetTick>
 8002af6:	4602      	mov	r2, r0
 8002af8:	69fb      	ldr	r3, [r7, #28]
 8002afa:	1ad3      	subs	r3, r2, r3
 8002afc:	68ba      	ldr	r2, [r7, #8]
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d302      	bcc.n	8002b08 <I2C_IsErrorOccurred+0x54>
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d13a      	bne.n	8002b7e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b12:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002b1a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	699b      	ldr	r3, [r3, #24]
 8002b22:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b2a:	d121      	bne.n	8002b70 <I2C_IsErrorOccurred+0xbc>
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b32:	d01d      	beq.n	8002b70 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002b34:	7cfb      	ldrb	r3, [r7, #19]
 8002b36:	2b20      	cmp	r3, #32
 8002b38:	d01a      	beq.n	8002b70 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	685a      	ldr	r2, [r3, #4]
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002b48:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002b4a:	f7fe ff0d 	bl	8001968 <HAL_GetTick>
 8002b4e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b50:	e00e      	b.n	8002b70 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002b52:	f7fe ff09 	bl	8001968 <HAL_GetTick>
 8002b56:	4602      	mov	r2, r0
 8002b58:	69fb      	ldr	r3, [r7, #28]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	2b19      	cmp	r3, #25
 8002b5e:	d907      	bls.n	8002b70 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002b60:	6a3b      	ldr	r3, [r7, #32]
 8002b62:	f043 0320 	orr.w	r3, r3, #32
 8002b66:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002b6e:	e006      	b.n	8002b7e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	699b      	ldr	r3, [r3, #24]
 8002b76:	f003 0320 	and.w	r3, r3, #32
 8002b7a:	2b20      	cmp	r3, #32
 8002b7c:	d1e9      	bne.n	8002b52 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	f003 0320 	and.w	r3, r3, #32
 8002b88:	2b20      	cmp	r3, #32
 8002b8a:	d003      	beq.n	8002b94 <I2C_IsErrorOccurred+0xe0>
 8002b8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d0aa      	beq.n	8002aea <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002b94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d103      	bne.n	8002ba4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	2220      	movs	r2, #32
 8002ba2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002ba4:	6a3b      	ldr	r3, [r7, #32]
 8002ba6:	f043 0304 	orr.w	r3, r3, #4
 8002baa:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002bac:	2301      	movs	r3, #1
 8002bae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	699b      	ldr	r3, [r3, #24]
 8002bb8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002bba:	69bb      	ldr	r3, [r7, #24]
 8002bbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d00b      	beq.n	8002bdc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002bc4:	6a3b      	ldr	r3, [r7, #32]
 8002bc6:	f043 0301 	orr.w	r3, r3, #1
 8002bca:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002bd4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002bdc:	69bb      	ldr	r3, [r7, #24]
 8002bde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d00b      	beq.n	8002bfe <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002be6:	6a3b      	ldr	r3, [r7, #32]
 8002be8:	f043 0308 	orr.w	r3, r3, #8
 8002bec:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002bf6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002bfe:	69bb      	ldr	r3, [r7, #24]
 8002c00:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d00b      	beq.n	8002c20 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002c08:	6a3b      	ldr	r3, [r7, #32]
 8002c0a:	f043 0302 	orr.w	r3, r3, #2
 8002c0e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c18:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002c20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d01c      	beq.n	8002c62 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002c28:	68f8      	ldr	r0, [r7, #12]
 8002c2a:	f7ff fe3b 	bl	80028a4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	6859      	ldr	r1, [r3, #4]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	4b0d      	ldr	r3, [pc, #52]	@ (8002c70 <I2C_IsErrorOccurred+0x1bc>)
 8002c3a:	400b      	ands	r3, r1
 8002c3c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002c42:	6a3b      	ldr	r3, [r7, #32]
 8002c44:	431a      	orrs	r2, r3
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	2220      	movs	r2, #32
 8002c4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2200      	movs	r2, #0
 8002c56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002c62:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3728      	adds	r7, #40	@ 0x28
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	fe00e800 	.word	0xfe00e800

08002c74 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b087      	sub	sp, #28
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	60f8      	str	r0, [r7, #12]
 8002c7c:	607b      	str	r3, [r7, #4]
 8002c7e:	460b      	mov	r3, r1
 8002c80:	817b      	strh	r3, [r7, #10]
 8002c82:	4613      	mov	r3, r2
 8002c84:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c86:	897b      	ldrh	r3, [r7, #10]
 8002c88:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002c8c:	7a7b      	ldrb	r3, [r7, #9]
 8002c8e:	041b      	lsls	r3, r3, #16
 8002c90:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c94:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c9a:	6a3b      	ldr	r3, [r7, #32]
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002ca2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	685a      	ldr	r2, [r3, #4]
 8002caa:	6a3b      	ldr	r3, [r7, #32]
 8002cac:	0d5b      	lsrs	r3, r3, #21
 8002cae:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002cb2:	4b08      	ldr	r3, [pc, #32]	@ (8002cd4 <I2C_TransferConfig+0x60>)
 8002cb4:	430b      	orrs	r3, r1
 8002cb6:	43db      	mvns	r3, r3
 8002cb8:	ea02 0103 	and.w	r1, r2, r3
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	697a      	ldr	r2, [r7, #20]
 8002cc2:	430a      	orrs	r2, r1
 8002cc4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002cc6:	bf00      	nop
 8002cc8:	371c      	adds	r7, #28
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr
 8002cd2:	bf00      	nop
 8002cd4:	03ff63ff 	.word	0x03ff63ff

08002cd8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
 8002ce0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	2b20      	cmp	r3, #32
 8002cec:	d138      	bne.n	8002d60 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d101      	bne.n	8002cfc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002cf8:	2302      	movs	r3, #2
 8002cfa:	e032      	b.n	8002d62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2201      	movs	r2, #1
 8002d00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2224      	movs	r2, #36	@ 0x24
 8002d08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f022 0201 	bic.w	r2, r2, #1
 8002d1a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002d2a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	6819      	ldr	r1, [r3, #0]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	683a      	ldr	r2, [r7, #0]
 8002d38:	430a      	orrs	r2, r1
 8002d3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f042 0201 	orr.w	r2, r2, #1
 8002d4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2220      	movs	r2, #32
 8002d50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2200      	movs	r2, #0
 8002d58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	e000      	b.n	8002d62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002d60:	2302      	movs	r3, #2
  }
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	370c      	adds	r7, #12
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr

08002d6e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002d6e:	b480      	push	{r7}
 8002d70:	b085      	sub	sp, #20
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	6078      	str	r0, [r7, #4]
 8002d76:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	2b20      	cmp	r3, #32
 8002d82:	d139      	bne.n	8002df8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	d101      	bne.n	8002d92 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002d8e:	2302      	movs	r3, #2
 8002d90:	e033      	b.n	8002dfa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2201      	movs	r2, #1
 8002d96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2224      	movs	r2, #36	@ 0x24
 8002d9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f022 0201 	bic.w	r2, r2, #1
 8002db0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002dc0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	021b      	lsls	r3, r3, #8
 8002dc6:	68fa      	ldr	r2, [r7, #12]
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	68fa      	ldr	r2, [r7, #12]
 8002dd2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f042 0201 	orr.w	r2, r2, #1
 8002de2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2220      	movs	r2, #32
 8002de8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2200      	movs	r2, #0
 8002df0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002df4:	2300      	movs	r3, #0
 8002df6:	e000      	b.n	8002dfa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002df8:	2302      	movs	r3, #2
  }
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3714      	adds	r7, #20
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
	...

08002e08 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002e0c:	4b04      	ldr	r3, [pc, #16]	@ (8002e20 <HAL_PWREx_GetVoltageRange+0x18>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	40007000 	.word	0x40007000

08002e24 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b085      	sub	sp, #20
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e32:	d130      	bne.n	8002e96 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e34:	4b23      	ldr	r3, [pc, #140]	@ (8002ec4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002e3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e40:	d038      	beq.n	8002eb4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e42:	4b20      	ldr	r3, [pc, #128]	@ (8002ec4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002e4a:	4a1e      	ldr	r2, [pc, #120]	@ (8002ec4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e4c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e50:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002e52:	4b1d      	ldr	r3, [pc, #116]	@ (8002ec8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	2232      	movs	r2, #50	@ 0x32
 8002e58:	fb02 f303 	mul.w	r3, r2, r3
 8002e5c:	4a1b      	ldr	r2, [pc, #108]	@ (8002ecc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e62:	0c9b      	lsrs	r3, r3, #18
 8002e64:	3301      	adds	r3, #1
 8002e66:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e68:	e002      	b.n	8002e70 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	3b01      	subs	r3, #1
 8002e6e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e70:	4b14      	ldr	r3, [pc, #80]	@ (8002ec4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e72:	695b      	ldr	r3, [r3, #20]
 8002e74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e7c:	d102      	bne.n	8002e84 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d1f2      	bne.n	8002e6a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e84:	4b0f      	ldr	r3, [pc, #60]	@ (8002ec4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e86:	695b      	ldr	r3, [r3, #20]
 8002e88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e90:	d110      	bne.n	8002eb4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002e92:	2303      	movs	r3, #3
 8002e94:	e00f      	b.n	8002eb6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002e96:	4b0b      	ldr	r3, [pc, #44]	@ (8002ec4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002e9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ea2:	d007      	beq.n	8002eb4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002ea4:	4b07      	ldr	r3, [pc, #28]	@ (8002ec4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002eac:	4a05      	ldr	r2, [pc, #20]	@ (8002ec4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002eae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002eb2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002eb4:	2300      	movs	r3, #0
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	3714      	adds	r7, #20
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr
 8002ec2:	bf00      	nop
 8002ec4:	40007000 	.word	0x40007000
 8002ec8:	20000014 	.word	0x20000014
 8002ecc:	431bde83 	.word	0x431bde83

08002ed0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b088      	sub	sp, #32
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d101      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e3ca      	b.n	8003678 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ee2:	4b97      	ldr	r3, [pc, #604]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	f003 030c 	and.w	r3, r3, #12
 8002eea:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002eec:	4b94      	ldr	r3, [pc, #592]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	f003 0303 	and.w	r3, r3, #3
 8002ef4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 0310 	and.w	r3, r3, #16
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	f000 80e4 	beq.w	80030cc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002f04:	69bb      	ldr	r3, [r7, #24]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d007      	beq.n	8002f1a <HAL_RCC_OscConfig+0x4a>
 8002f0a:	69bb      	ldr	r3, [r7, #24]
 8002f0c:	2b0c      	cmp	r3, #12
 8002f0e:	f040 808b 	bne.w	8003028 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	f040 8087 	bne.w	8003028 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002f1a:	4b89      	ldr	r3, [pc, #548]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0302 	and.w	r3, r3, #2
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d005      	beq.n	8002f32 <HAL_RCC_OscConfig+0x62>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	699b      	ldr	r3, [r3, #24]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d101      	bne.n	8002f32 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e3a2      	b.n	8003678 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6a1a      	ldr	r2, [r3, #32]
 8002f36:	4b82      	ldr	r3, [pc, #520]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0308 	and.w	r3, r3, #8
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d004      	beq.n	8002f4c <HAL_RCC_OscConfig+0x7c>
 8002f42:	4b7f      	ldr	r3, [pc, #508]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f4a:	e005      	b.n	8002f58 <HAL_RCC_OscConfig+0x88>
 8002f4c:	4b7c      	ldr	r3, [pc, #496]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8002f4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f52:	091b      	lsrs	r3, r3, #4
 8002f54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d223      	bcs.n	8002fa4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6a1b      	ldr	r3, [r3, #32]
 8002f60:	4618      	mov	r0, r3
 8002f62:	f000 fd55 	bl	8003a10 <RCC_SetFlashLatencyFromMSIRange>
 8002f66:	4603      	mov	r3, r0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d001      	beq.n	8002f70 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e383      	b.n	8003678 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f70:	4b73      	ldr	r3, [pc, #460]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a72      	ldr	r2, [pc, #456]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8002f76:	f043 0308 	orr.w	r3, r3, #8
 8002f7a:	6013      	str	r3, [r2, #0]
 8002f7c:	4b70      	ldr	r3, [pc, #448]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6a1b      	ldr	r3, [r3, #32]
 8002f88:	496d      	ldr	r1, [pc, #436]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f8e:	4b6c      	ldr	r3, [pc, #432]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	69db      	ldr	r3, [r3, #28]
 8002f9a:	021b      	lsls	r3, r3, #8
 8002f9c:	4968      	ldr	r1, [pc, #416]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	604b      	str	r3, [r1, #4]
 8002fa2:	e025      	b.n	8002ff0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002fa4:	4b66      	ldr	r3, [pc, #408]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a65      	ldr	r2, [pc, #404]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8002faa:	f043 0308 	orr.w	r3, r3, #8
 8002fae:	6013      	str	r3, [r2, #0]
 8002fb0:	4b63      	ldr	r3, [pc, #396]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6a1b      	ldr	r3, [r3, #32]
 8002fbc:	4960      	ldr	r1, [pc, #384]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002fc2:	4b5f      	ldr	r3, [pc, #380]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	69db      	ldr	r3, [r3, #28]
 8002fce:	021b      	lsls	r3, r3, #8
 8002fd0:	495b      	ldr	r1, [pc, #364]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002fd6:	69bb      	ldr	r3, [r7, #24]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d109      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6a1b      	ldr	r3, [r3, #32]
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f000 fd15 	bl	8003a10 <RCC_SetFlashLatencyFromMSIRange>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d001      	beq.n	8002ff0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e343      	b.n	8003678 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ff0:	f000 fc4a 	bl	8003888 <HAL_RCC_GetSysClockFreq>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	4b52      	ldr	r3, [pc, #328]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	091b      	lsrs	r3, r3, #4
 8002ffc:	f003 030f 	and.w	r3, r3, #15
 8003000:	4950      	ldr	r1, [pc, #320]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8003002:	5ccb      	ldrb	r3, [r1, r3]
 8003004:	f003 031f 	and.w	r3, r3, #31
 8003008:	fa22 f303 	lsr.w	r3, r2, r3
 800300c:	4a4e      	ldr	r2, [pc, #312]	@ (8003148 <HAL_RCC_OscConfig+0x278>)
 800300e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003010:	4b4e      	ldr	r3, [pc, #312]	@ (800314c <HAL_RCC_OscConfig+0x27c>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4618      	mov	r0, r3
 8003016:	f7fe fc57 	bl	80018c8 <HAL_InitTick>
 800301a:	4603      	mov	r3, r0
 800301c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800301e:	7bfb      	ldrb	r3, [r7, #15]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d052      	beq.n	80030ca <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003024:	7bfb      	ldrb	r3, [r7, #15]
 8003026:	e327      	b.n	8003678 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	699b      	ldr	r3, [r3, #24]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d032      	beq.n	8003096 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003030:	4b43      	ldr	r3, [pc, #268]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a42      	ldr	r2, [pc, #264]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8003036:	f043 0301 	orr.w	r3, r3, #1
 800303a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800303c:	f7fe fc94 	bl	8001968 <HAL_GetTick>
 8003040:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003042:	e008      	b.n	8003056 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003044:	f7fe fc90 	bl	8001968 <HAL_GetTick>
 8003048:	4602      	mov	r2, r0
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	2b02      	cmp	r3, #2
 8003050:	d901      	bls.n	8003056 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	e310      	b.n	8003678 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003056:	4b3a      	ldr	r3, [pc, #232]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0302 	and.w	r3, r3, #2
 800305e:	2b00      	cmp	r3, #0
 8003060:	d0f0      	beq.n	8003044 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003062:	4b37      	ldr	r3, [pc, #220]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a36      	ldr	r2, [pc, #216]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8003068:	f043 0308 	orr.w	r3, r3, #8
 800306c:	6013      	str	r3, [r2, #0]
 800306e:	4b34      	ldr	r3, [pc, #208]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6a1b      	ldr	r3, [r3, #32]
 800307a:	4931      	ldr	r1, [pc, #196]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 800307c:	4313      	orrs	r3, r2
 800307e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003080:	4b2f      	ldr	r3, [pc, #188]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	69db      	ldr	r3, [r3, #28]
 800308c:	021b      	lsls	r3, r3, #8
 800308e:	492c      	ldr	r1, [pc, #176]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8003090:	4313      	orrs	r3, r2
 8003092:	604b      	str	r3, [r1, #4]
 8003094:	e01a      	b.n	80030cc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003096:	4b2a      	ldr	r3, [pc, #168]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a29      	ldr	r2, [pc, #164]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 800309c:	f023 0301 	bic.w	r3, r3, #1
 80030a0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80030a2:	f7fe fc61 	bl	8001968 <HAL_GetTick>
 80030a6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80030a8:	e008      	b.n	80030bc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80030aa:	f7fe fc5d 	bl	8001968 <HAL_GetTick>
 80030ae:	4602      	mov	r2, r0
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	2b02      	cmp	r3, #2
 80030b6:	d901      	bls.n	80030bc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80030b8:	2303      	movs	r3, #3
 80030ba:	e2dd      	b.n	8003678 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80030bc:	4b20      	ldr	r3, [pc, #128]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0302 	and.w	r3, r3, #2
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d1f0      	bne.n	80030aa <HAL_RCC_OscConfig+0x1da>
 80030c8:	e000      	b.n	80030cc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80030ca:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 0301 	and.w	r3, r3, #1
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d074      	beq.n	80031c2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80030d8:	69bb      	ldr	r3, [r7, #24]
 80030da:	2b08      	cmp	r3, #8
 80030dc:	d005      	beq.n	80030ea <HAL_RCC_OscConfig+0x21a>
 80030de:	69bb      	ldr	r3, [r7, #24]
 80030e0:	2b0c      	cmp	r3, #12
 80030e2:	d10e      	bne.n	8003102 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	2b03      	cmp	r3, #3
 80030e8:	d10b      	bne.n	8003102 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030ea:	4b15      	ldr	r3, [pc, #84]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d064      	beq.n	80031c0 <HAL_RCC_OscConfig+0x2f0>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d160      	bne.n	80031c0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e2ba      	b.n	8003678 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800310a:	d106      	bne.n	800311a <HAL_RCC_OscConfig+0x24a>
 800310c:	4b0c      	ldr	r3, [pc, #48]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a0b      	ldr	r2, [pc, #44]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8003112:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003116:	6013      	str	r3, [r2, #0]
 8003118:	e026      	b.n	8003168 <HAL_RCC_OscConfig+0x298>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003122:	d115      	bne.n	8003150 <HAL_RCC_OscConfig+0x280>
 8003124:	4b06      	ldr	r3, [pc, #24]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a05      	ldr	r2, [pc, #20]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 800312a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800312e:	6013      	str	r3, [r2, #0]
 8003130:	4b03      	ldr	r3, [pc, #12]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a02      	ldr	r2, [pc, #8]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8003136:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800313a:	6013      	str	r3, [r2, #0]
 800313c:	e014      	b.n	8003168 <HAL_RCC_OscConfig+0x298>
 800313e:	bf00      	nop
 8003140:	40021000 	.word	0x40021000
 8003144:	0800bf88 	.word	0x0800bf88
 8003148:	20000014 	.word	0x20000014
 800314c:	20000018 	.word	0x20000018
 8003150:	4ba0      	ldr	r3, [pc, #640]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a9f      	ldr	r2, [pc, #636]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 8003156:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800315a:	6013      	str	r3, [r2, #0]
 800315c:	4b9d      	ldr	r3, [pc, #628]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a9c      	ldr	r2, [pc, #624]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 8003162:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003166:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d013      	beq.n	8003198 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003170:	f7fe fbfa 	bl	8001968 <HAL_GetTick>
 8003174:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003176:	e008      	b.n	800318a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003178:	f7fe fbf6 	bl	8001968 <HAL_GetTick>
 800317c:	4602      	mov	r2, r0
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	1ad3      	subs	r3, r2, r3
 8003182:	2b64      	cmp	r3, #100	@ 0x64
 8003184:	d901      	bls.n	800318a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	e276      	b.n	8003678 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800318a:	4b92      	ldr	r3, [pc, #584]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003192:	2b00      	cmp	r3, #0
 8003194:	d0f0      	beq.n	8003178 <HAL_RCC_OscConfig+0x2a8>
 8003196:	e014      	b.n	80031c2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003198:	f7fe fbe6 	bl	8001968 <HAL_GetTick>
 800319c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800319e:	e008      	b.n	80031b2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031a0:	f7fe fbe2 	bl	8001968 <HAL_GetTick>
 80031a4:	4602      	mov	r2, r0
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	2b64      	cmp	r3, #100	@ 0x64
 80031ac:	d901      	bls.n	80031b2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e262      	b.n	8003678 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031b2:	4b88      	ldr	r3, [pc, #544]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d1f0      	bne.n	80031a0 <HAL_RCC_OscConfig+0x2d0>
 80031be:	e000      	b.n	80031c2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 0302 	and.w	r3, r3, #2
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d060      	beq.n	8003290 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80031ce:	69bb      	ldr	r3, [r7, #24]
 80031d0:	2b04      	cmp	r3, #4
 80031d2:	d005      	beq.n	80031e0 <HAL_RCC_OscConfig+0x310>
 80031d4:	69bb      	ldr	r3, [r7, #24]
 80031d6:	2b0c      	cmp	r3, #12
 80031d8:	d119      	bne.n	800320e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	2b02      	cmp	r3, #2
 80031de:	d116      	bne.n	800320e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80031e0:	4b7c      	ldr	r3, [pc, #496]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d005      	beq.n	80031f8 <HAL_RCC_OscConfig+0x328>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d101      	bne.n	80031f8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	e23f      	b.n	8003678 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031f8:	4b76      	ldr	r3, [pc, #472]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	691b      	ldr	r3, [r3, #16]
 8003204:	061b      	lsls	r3, r3, #24
 8003206:	4973      	ldr	r1, [pc, #460]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 8003208:	4313      	orrs	r3, r2
 800320a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800320c:	e040      	b.n	8003290 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d023      	beq.n	800325e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003216:	4b6f      	ldr	r3, [pc, #444]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a6e      	ldr	r2, [pc, #440]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 800321c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003220:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003222:	f7fe fba1 	bl	8001968 <HAL_GetTick>
 8003226:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003228:	e008      	b.n	800323c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800322a:	f7fe fb9d 	bl	8001968 <HAL_GetTick>
 800322e:	4602      	mov	r2, r0
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	2b02      	cmp	r3, #2
 8003236:	d901      	bls.n	800323c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003238:	2303      	movs	r3, #3
 800323a:	e21d      	b.n	8003678 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800323c:	4b65      	ldr	r3, [pc, #404]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003244:	2b00      	cmp	r3, #0
 8003246:	d0f0      	beq.n	800322a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003248:	4b62      	ldr	r3, [pc, #392]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	691b      	ldr	r3, [r3, #16]
 8003254:	061b      	lsls	r3, r3, #24
 8003256:	495f      	ldr	r1, [pc, #380]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 8003258:	4313      	orrs	r3, r2
 800325a:	604b      	str	r3, [r1, #4]
 800325c:	e018      	b.n	8003290 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800325e:	4b5d      	ldr	r3, [pc, #372]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a5c      	ldr	r2, [pc, #368]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 8003264:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003268:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800326a:	f7fe fb7d 	bl	8001968 <HAL_GetTick>
 800326e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003270:	e008      	b.n	8003284 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003272:	f7fe fb79 	bl	8001968 <HAL_GetTick>
 8003276:	4602      	mov	r2, r0
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	1ad3      	subs	r3, r2, r3
 800327c:	2b02      	cmp	r3, #2
 800327e:	d901      	bls.n	8003284 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003280:	2303      	movs	r3, #3
 8003282:	e1f9      	b.n	8003678 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003284:	4b53      	ldr	r3, [pc, #332]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800328c:	2b00      	cmp	r3, #0
 800328e:	d1f0      	bne.n	8003272 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 0308 	and.w	r3, r3, #8
 8003298:	2b00      	cmp	r3, #0
 800329a:	d03c      	beq.n	8003316 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	695b      	ldr	r3, [r3, #20]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d01c      	beq.n	80032de <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032a4:	4b4b      	ldr	r3, [pc, #300]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 80032a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032aa:	4a4a      	ldr	r2, [pc, #296]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 80032ac:	f043 0301 	orr.w	r3, r3, #1
 80032b0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032b4:	f7fe fb58 	bl	8001968 <HAL_GetTick>
 80032b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80032ba:	e008      	b.n	80032ce <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032bc:	f7fe fb54 	bl	8001968 <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	2b02      	cmp	r3, #2
 80032c8:	d901      	bls.n	80032ce <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	e1d4      	b.n	8003678 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80032ce:	4b41      	ldr	r3, [pc, #260]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 80032d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032d4:	f003 0302 	and.w	r3, r3, #2
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d0ef      	beq.n	80032bc <HAL_RCC_OscConfig+0x3ec>
 80032dc:	e01b      	b.n	8003316 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032de:	4b3d      	ldr	r3, [pc, #244]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 80032e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032e4:	4a3b      	ldr	r2, [pc, #236]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 80032e6:	f023 0301 	bic.w	r3, r3, #1
 80032ea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032ee:	f7fe fb3b 	bl	8001968 <HAL_GetTick>
 80032f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80032f4:	e008      	b.n	8003308 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032f6:	f7fe fb37 	bl	8001968 <HAL_GetTick>
 80032fa:	4602      	mov	r2, r0
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	1ad3      	subs	r3, r2, r3
 8003300:	2b02      	cmp	r3, #2
 8003302:	d901      	bls.n	8003308 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003304:	2303      	movs	r3, #3
 8003306:	e1b7      	b.n	8003678 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003308:	4b32      	ldr	r3, [pc, #200]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 800330a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800330e:	f003 0302 	and.w	r3, r3, #2
 8003312:	2b00      	cmp	r3, #0
 8003314:	d1ef      	bne.n	80032f6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0304 	and.w	r3, r3, #4
 800331e:	2b00      	cmp	r3, #0
 8003320:	f000 80a6 	beq.w	8003470 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003324:	2300      	movs	r3, #0
 8003326:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003328:	4b2a      	ldr	r3, [pc, #168]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 800332a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800332c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003330:	2b00      	cmp	r3, #0
 8003332:	d10d      	bne.n	8003350 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003334:	4b27      	ldr	r3, [pc, #156]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 8003336:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003338:	4a26      	ldr	r2, [pc, #152]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 800333a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800333e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003340:	4b24      	ldr	r3, [pc, #144]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 8003342:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003344:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003348:	60bb      	str	r3, [r7, #8]
 800334a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800334c:	2301      	movs	r3, #1
 800334e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003350:	4b21      	ldr	r3, [pc, #132]	@ (80033d8 <HAL_RCC_OscConfig+0x508>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003358:	2b00      	cmp	r3, #0
 800335a:	d118      	bne.n	800338e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800335c:	4b1e      	ldr	r3, [pc, #120]	@ (80033d8 <HAL_RCC_OscConfig+0x508>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a1d      	ldr	r2, [pc, #116]	@ (80033d8 <HAL_RCC_OscConfig+0x508>)
 8003362:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003366:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003368:	f7fe fafe 	bl	8001968 <HAL_GetTick>
 800336c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800336e:	e008      	b.n	8003382 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003370:	f7fe fafa 	bl	8001968 <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	2b02      	cmp	r3, #2
 800337c:	d901      	bls.n	8003382 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800337e:	2303      	movs	r3, #3
 8003380:	e17a      	b.n	8003678 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003382:	4b15      	ldr	r3, [pc, #84]	@ (80033d8 <HAL_RCC_OscConfig+0x508>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800338a:	2b00      	cmp	r3, #0
 800338c:	d0f0      	beq.n	8003370 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	2b01      	cmp	r3, #1
 8003394:	d108      	bne.n	80033a8 <HAL_RCC_OscConfig+0x4d8>
 8003396:	4b0f      	ldr	r3, [pc, #60]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 8003398:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800339c:	4a0d      	ldr	r2, [pc, #52]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 800339e:	f043 0301 	orr.w	r3, r3, #1
 80033a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80033a6:	e029      	b.n	80033fc <HAL_RCC_OscConfig+0x52c>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	2b05      	cmp	r3, #5
 80033ae:	d115      	bne.n	80033dc <HAL_RCC_OscConfig+0x50c>
 80033b0:	4b08      	ldr	r3, [pc, #32]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 80033b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033b6:	4a07      	ldr	r2, [pc, #28]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 80033b8:	f043 0304 	orr.w	r3, r3, #4
 80033bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80033c0:	4b04      	ldr	r3, [pc, #16]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 80033c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033c6:	4a03      	ldr	r2, [pc, #12]	@ (80033d4 <HAL_RCC_OscConfig+0x504>)
 80033c8:	f043 0301 	orr.w	r3, r3, #1
 80033cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80033d0:	e014      	b.n	80033fc <HAL_RCC_OscConfig+0x52c>
 80033d2:	bf00      	nop
 80033d4:	40021000 	.word	0x40021000
 80033d8:	40007000 	.word	0x40007000
 80033dc:	4b9c      	ldr	r3, [pc, #624]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 80033de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033e2:	4a9b      	ldr	r2, [pc, #620]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 80033e4:	f023 0301 	bic.w	r3, r3, #1
 80033e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80033ec:	4b98      	ldr	r3, [pc, #608]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 80033ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033f2:	4a97      	ldr	r2, [pc, #604]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 80033f4:	f023 0304 	bic.w	r3, r3, #4
 80033f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	689b      	ldr	r3, [r3, #8]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d016      	beq.n	8003432 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003404:	f7fe fab0 	bl	8001968 <HAL_GetTick>
 8003408:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800340a:	e00a      	b.n	8003422 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800340c:	f7fe faac 	bl	8001968 <HAL_GetTick>
 8003410:	4602      	mov	r2, r0
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	f241 3288 	movw	r2, #5000	@ 0x1388
 800341a:	4293      	cmp	r3, r2
 800341c:	d901      	bls.n	8003422 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800341e:	2303      	movs	r3, #3
 8003420:	e12a      	b.n	8003678 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003422:	4b8b      	ldr	r3, [pc, #556]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 8003424:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003428:	f003 0302 	and.w	r3, r3, #2
 800342c:	2b00      	cmp	r3, #0
 800342e:	d0ed      	beq.n	800340c <HAL_RCC_OscConfig+0x53c>
 8003430:	e015      	b.n	800345e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003432:	f7fe fa99 	bl	8001968 <HAL_GetTick>
 8003436:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003438:	e00a      	b.n	8003450 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800343a:	f7fe fa95 	bl	8001968 <HAL_GetTick>
 800343e:	4602      	mov	r2, r0
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003448:	4293      	cmp	r3, r2
 800344a:	d901      	bls.n	8003450 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800344c:	2303      	movs	r3, #3
 800344e:	e113      	b.n	8003678 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003450:	4b7f      	ldr	r3, [pc, #508]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 8003452:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003456:	f003 0302 	and.w	r3, r3, #2
 800345a:	2b00      	cmp	r3, #0
 800345c:	d1ed      	bne.n	800343a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800345e:	7ffb      	ldrb	r3, [r7, #31]
 8003460:	2b01      	cmp	r3, #1
 8003462:	d105      	bne.n	8003470 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003464:	4b7a      	ldr	r3, [pc, #488]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 8003466:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003468:	4a79      	ldr	r2, [pc, #484]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 800346a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800346e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003474:	2b00      	cmp	r3, #0
 8003476:	f000 80fe 	beq.w	8003676 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800347e:	2b02      	cmp	r3, #2
 8003480:	f040 80d0 	bne.w	8003624 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003484:	4b72      	ldr	r3, [pc, #456]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	f003 0203 	and.w	r2, r3, #3
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003494:	429a      	cmp	r2, r3
 8003496:	d130      	bne.n	80034fa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034a2:	3b01      	subs	r3, #1
 80034a4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80034a6:	429a      	cmp	r2, r3
 80034a8:	d127      	bne.n	80034fa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034b4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80034b6:	429a      	cmp	r2, r3
 80034b8:	d11f      	bne.n	80034fa <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80034c4:	2a07      	cmp	r2, #7
 80034c6:	bf14      	ite	ne
 80034c8:	2201      	movne	r2, #1
 80034ca:	2200      	moveq	r2, #0
 80034cc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d113      	bne.n	80034fa <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034dc:	085b      	lsrs	r3, r3, #1
 80034de:	3b01      	subs	r3, #1
 80034e0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d109      	bne.n	80034fa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f0:	085b      	lsrs	r3, r3, #1
 80034f2:	3b01      	subs	r3, #1
 80034f4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d06e      	beq.n	80035d8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80034fa:	69bb      	ldr	r3, [r7, #24]
 80034fc:	2b0c      	cmp	r3, #12
 80034fe:	d069      	beq.n	80035d4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003500:	4b53      	ldr	r3, [pc, #332]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003508:	2b00      	cmp	r3, #0
 800350a:	d105      	bne.n	8003518 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800350c:	4b50      	ldr	r3, [pc, #320]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003514:	2b00      	cmp	r3, #0
 8003516:	d001      	beq.n	800351c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	e0ad      	b.n	8003678 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800351c:	4b4c      	ldr	r3, [pc, #304]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a4b      	ldr	r2, [pc, #300]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 8003522:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003526:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003528:	f7fe fa1e 	bl	8001968 <HAL_GetTick>
 800352c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800352e:	e008      	b.n	8003542 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003530:	f7fe fa1a 	bl	8001968 <HAL_GetTick>
 8003534:	4602      	mov	r2, r0
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	2b02      	cmp	r3, #2
 800353c:	d901      	bls.n	8003542 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	e09a      	b.n	8003678 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003542:	4b43      	ldr	r3, [pc, #268]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800354a:	2b00      	cmp	r3, #0
 800354c:	d1f0      	bne.n	8003530 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800354e:	4b40      	ldr	r3, [pc, #256]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 8003550:	68da      	ldr	r2, [r3, #12]
 8003552:	4b40      	ldr	r3, [pc, #256]	@ (8003654 <HAL_RCC_OscConfig+0x784>)
 8003554:	4013      	ands	r3, r2
 8003556:	687a      	ldr	r2, [r7, #4]
 8003558:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800355e:	3a01      	subs	r2, #1
 8003560:	0112      	lsls	r2, r2, #4
 8003562:	4311      	orrs	r1, r2
 8003564:	687a      	ldr	r2, [r7, #4]
 8003566:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003568:	0212      	lsls	r2, r2, #8
 800356a:	4311      	orrs	r1, r2
 800356c:	687a      	ldr	r2, [r7, #4]
 800356e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003570:	0852      	lsrs	r2, r2, #1
 8003572:	3a01      	subs	r2, #1
 8003574:	0552      	lsls	r2, r2, #21
 8003576:	4311      	orrs	r1, r2
 8003578:	687a      	ldr	r2, [r7, #4]
 800357a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800357c:	0852      	lsrs	r2, r2, #1
 800357e:	3a01      	subs	r2, #1
 8003580:	0652      	lsls	r2, r2, #25
 8003582:	4311      	orrs	r1, r2
 8003584:	687a      	ldr	r2, [r7, #4]
 8003586:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003588:	0912      	lsrs	r2, r2, #4
 800358a:	0452      	lsls	r2, r2, #17
 800358c:	430a      	orrs	r2, r1
 800358e:	4930      	ldr	r1, [pc, #192]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 8003590:	4313      	orrs	r3, r2
 8003592:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003594:	4b2e      	ldr	r3, [pc, #184]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a2d      	ldr	r2, [pc, #180]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 800359a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800359e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80035a0:	4b2b      	ldr	r3, [pc, #172]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	4a2a      	ldr	r2, [pc, #168]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 80035a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035aa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80035ac:	f7fe f9dc 	bl	8001968 <HAL_GetTick>
 80035b0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035b2:	e008      	b.n	80035c6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035b4:	f7fe f9d8 	bl	8001968 <HAL_GetTick>
 80035b8:	4602      	mov	r2, r0
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	2b02      	cmp	r3, #2
 80035c0:	d901      	bls.n	80035c6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80035c2:	2303      	movs	r3, #3
 80035c4:	e058      	b.n	8003678 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035c6:	4b22      	ldr	r3, [pc, #136]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d0f0      	beq.n	80035b4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80035d2:	e050      	b.n	8003676 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	e04f      	b.n	8003678 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035d8:	4b1d      	ldr	r3, [pc, #116]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d148      	bne.n	8003676 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80035e4:	4b1a      	ldr	r3, [pc, #104]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a19      	ldr	r2, [pc, #100]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 80035ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035ee:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80035f0:	4b17      	ldr	r3, [pc, #92]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	4a16      	ldr	r2, [pc, #88]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 80035f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035fa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80035fc:	f7fe f9b4 	bl	8001968 <HAL_GetTick>
 8003600:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003602:	e008      	b.n	8003616 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003604:	f7fe f9b0 	bl	8001968 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	2b02      	cmp	r3, #2
 8003610:	d901      	bls.n	8003616 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e030      	b.n	8003678 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003616:	4b0e      	ldr	r3, [pc, #56]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d0f0      	beq.n	8003604 <HAL_RCC_OscConfig+0x734>
 8003622:	e028      	b.n	8003676 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	2b0c      	cmp	r3, #12
 8003628:	d023      	beq.n	8003672 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800362a:	4b09      	ldr	r3, [pc, #36]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a08      	ldr	r2, [pc, #32]	@ (8003650 <HAL_RCC_OscConfig+0x780>)
 8003630:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003634:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003636:	f7fe f997 	bl	8001968 <HAL_GetTick>
 800363a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800363c:	e00c      	b.n	8003658 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800363e:	f7fe f993 	bl	8001968 <HAL_GetTick>
 8003642:	4602      	mov	r2, r0
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	1ad3      	subs	r3, r2, r3
 8003648:	2b02      	cmp	r3, #2
 800364a:	d905      	bls.n	8003658 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800364c:	2303      	movs	r3, #3
 800364e:	e013      	b.n	8003678 <HAL_RCC_OscConfig+0x7a8>
 8003650:	40021000 	.word	0x40021000
 8003654:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003658:	4b09      	ldr	r3, [pc, #36]	@ (8003680 <HAL_RCC_OscConfig+0x7b0>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003660:	2b00      	cmp	r3, #0
 8003662:	d1ec      	bne.n	800363e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003664:	4b06      	ldr	r3, [pc, #24]	@ (8003680 <HAL_RCC_OscConfig+0x7b0>)
 8003666:	68da      	ldr	r2, [r3, #12]
 8003668:	4905      	ldr	r1, [pc, #20]	@ (8003680 <HAL_RCC_OscConfig+0x7b0>)
 800366a:	4b06      	ldr	r3, [pc, #24]	@ (8003684 <HAL_RCC_OscConfig+0x7b4>)
 800366c:	4013      	ands	r3, r2
 800366e:	60cb      	str	r3, [r1, #12]
 8003670:	e001      	b.n	8003676 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e000      	b.n	8003678 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003676:	2300      	movs	r3, #0
}
 8003678:	4618      	mov	r0, r3
 800367a:	3720      	adds	r7, #32
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}
 8003680:	40021000 	.word	0x40021000
 8003684:	feeefffc 	.word	0xfeeefffc

08003688 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b084      	sub	sp, #16
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d101      	bne.n	800369c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	e0e7      	b.n	800386c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800369c:	4b75      	ldr	r3, [pc, #468]	@ (8003874 <HAL_RCC_ClockConfig+0x1ec>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f003 0307 	and.w	r3, r3, #7
 80036a4:	683a      	ldr	r2, [r7, #0]
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d910      	bls.n	80036cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036aa:	4b72      	ldr	r3, [pc, #456]	@ (8003874 <HAL_RCC_ClockConfig+0x1ec>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f023 0207 	bic.w	r2, r3, #7
 80036b2:	4970      	ldr	r1, [pc, #448]	@ (8003874 <HAL_RCC_ClockConfig+0x1ec>)
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	4313      	orrs	r3, r2
 80036b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036ba:	4b6e      	ldr	r3, [pc, #440]	@ (8003874 <HAL_RCC_ClockConfig+0x1ec>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0307 	and.w	r3, r3, #7
 80036c2:	683a      	ldr	r2, [r7, #0]
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d001      	beq.n	80036cc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	e0cf      	b.n	800386c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f003 0302 	and.w	r3, r3, #2
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d010      	beq.n	80036fa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	689a      	ldr	r2, [r3, #8]
 80036dc:	4b66      	ldr	r3, [pc, #408]	@ (8003878 <HAL_RCC_ClockConfig+0x1f0>)
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d908      	bls.n	80036fa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036e8:	4b63      	ldr	r3, [pc, #396]	@ (8003878 <HAL_RCC_ClockConfig+0x1f0>)
 80036ea:	689b      	ldr	r3, [r3, #8]
 80036ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	4960      	ldr	r1, [pc, #384]	@ (8003878 <HAL_RCC_ClockConfig+0x1f0>)
 80036f6:	4313      	orrs	r3, r2
 80036f8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 0301 	and.w	r3, r3, #1
 8003702:	2b00      	cmp	r3, #0
 8003704:	d04c      	beq.n	80037a0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	2b03      	cmp	r3, #3
 800370c:	d107      	bne.n	800371e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800370e:	4b5a      	ldr	r3, [pc, #360]	@ (8003878 <HAL_RCC_ClockConfig+0x1f0>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d121      	bne.n	800375e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e0a6      	b.n	800386c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	2b02      	cmp	r3, #2
 8003724:	d107      	bne.n	8003736 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003726:	4b54      	ldr	r3, [pc, #336]	@ (8003878 <HAL_RCC_ClockConfig+0x1f0>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d115      	bne.n	800375e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e09a      	b.n	800386c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d107      	bne.n	800374e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800373e:	4b4e      	ldr	r3, [pc, #312]	@ (8003878 <HAL_RCC_ClockConfig+0x1f0>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 0302 	and.w	r3, r3, #2
 8003746:	2b00      	cmp	r3, #0
 8003748:	d109      	bne.n	800375e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e08e      	b.n	800386c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800374e:	4b4a      	ldr	r3, [pc, #296]	@ (8003878 <HAL_RCC_ClockConfig+0x1f0>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003756:	2b00      	cmp	r3, #0
 8003758:	d101      	bne.n	800375e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e086      	b.n	800386c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800375e:	4b46      	ldr	r3, [pc, #280]	@ (8003878 <HAL_RCC_ClockConfig+0x1f0>)
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	f023 0203 	bic.w	r2, r3, #3
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	4943      	ldr	r1, [pc, #268]	@ (8003878 <HAL_RCC_ClockConfig+0x1f0>)
 800376c:	4313      	orrs	r3, r2
 800376e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003770:	f7fe f8fa 	bl	8001968 <HAL_GetTick>
 8003774:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003776:	e00a      	b.n	800378e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003778:	f7fe f8f6 	bl	8001968 <HAL_GetTick>
 800377c:	4602      	mov	r2, r0
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	1ad3      	subs	r3, r2, r3
 8003782:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003786:	4293      	cmp	r3, r2
 8003788:	d901      	bls.n	800378e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800378a:	2303      	movs	r3, #3
 800378c:	e06e      	b.n	800386c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800378e:	4b3a      	ldr	r3, [pc, #232]	@ (8003878 <HAL_RCC_ClockConfig+0x1f0>)
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	f003 020c 	and.w	r2, r3, #12
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	009b      	lsls	r3, r3, #2
 800379c:	429a      	cmp	r2, r3
 800379e:	d1eb      	bne.n	8003778 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0302 	and.w	r3, r3, #2
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d010      	beq.n	80037ce <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	689a      	ldr	r2, [r3, #8]
 80037b0:	4b31      	ldr	r3, [pc, #196]	@ (8003878 <HAL_RCC_ClockConfig+0x1f0>)
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d208      	bcs.n	80037ce <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037bc:	4b2e      	ldr	r3, [pc, #184]	@ (8003878 <HAL_RCC_ClockConfig+0x1f0>)
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	492b      	ldr	r1, [pc, #172]	@ (8003878 <HAL_RCC_ClockConfig+0x1f0>)
 80037ca:	4313      	orrs	r3, r2
 80037cc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80037ce:	4b29      	ldr	r3, [pc, #164]	@ (8003874 <HAL_RCC_ClockConfig+0x1ec>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0307 	and.w	r3, r3, #7
 80037d6:	683a      	ldr	r2, [r7, #0]
 80037d8:	429a      	cmp	r2, r3
 80037da:	d210      	bcs.n	80037fe <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037dc:	4b25      	ldr	r3, [pc, #148]	@ (8003874 <HAL_RCC_ClockConfig+0x1ec>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f023 0207 	bic.w	r2, r3, #7
 80037e4:	4923      	ldr	r1, [pc, #140]	@ (8003874 <HAL_RCC_ClockConfig+0x1ec>)
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	4313      	orrs	r3, r2
 80037ea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037ec:	4b21      	ldr	r3, [pc, #132]	@ (8003874 <HAL_RCC_ClockConfig+0x1ec>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f003 0307 	and.w	r3, r3, #7
 80037f4:	683a      	ldr	r2, [r7, #0]
 80037f6:	429a      	cmp	r2, r3
 80037f8:	d001      	beq.n	80037fe <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e036      	b.n	800386c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0304 	and.w	r3, r3, #4
 8003806:	2b00      	cmp	r3, #0
 8003808:	d008      	beq.n	800381c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800380a:	4b1b      	ldr	r3, [pc, #108]	@ (8003878 <HAL_RCC_ClockConfig+0x1f0>)
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	4918      	ldr	r1, [pc, #96]	@ (8003878 <HAL_RCC_ClockConfig+0x1f0>)
 8003818:	4313      	orrs	r3, r2
 800381a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f003 0308 	and.w	r3, r3, #8
 8003824:	2b00      	cmp	r3, #0
 8003826:	d009      	beq.n	800383c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003828:	4b13      	ldr	r3, [pc, #76]	@ (8003878 <HAL_RCC_ClockConfig+0x1f0>)
 800382a:	689b      	ldr	r3, [r3, #8]
 800382c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	691b      	ldr	r3, [r3, #16]
 8003834:	00db      	lsls	r3, r3, #3
 8003836:	4910      	ldr	r1, [pc, #64]	@ (8003878 <HAL_RCC_ClockConfig+0x1f0>)
 8003838:	4313      	orrs	r3, r2
 800383a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800383c:	f000 f824 	bl	8003888 <HAL_RCC_GetSysClockFreq>
 8003840:	4602      	mov	r2, r0
 8003842:	4b0d      	ldr	r3, [pc, #52]	@ (8003878 <HAL_RCC_ClockConfig+0x1f0>)
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	091b      	lsrs	r3, r3, #4
 8003848:	f003 030f 	and.w	r3, r3, #15
 800384c:	490b      	ldr	r1, [pc, #44]	@ (800387c <HAL_RCC_ClockConfig+0x1f4>)
 800384e:	5ccb      	ldrb	r3, [r1, r3]
 8003850:	f003 031f 	and.w	r3, r3, #31
 8003854:	fa22 f303 	lsr.w	r3, r2, r3
 8003858:	4a09      	ldr	r2, [pc, #36]	@ (8003880 <HAL_RCC_ClockConfig+0x1f8>)
 800385a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800385c:	4b09      	ldr	r3, [pc, #36]	@ (8003884 <HAL_RCC_ClockConfig+0x1fc>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4618      	mov	r0, r3
 8003862:	f7fe f831 	bl	80018c8 <HAL_InitTick>
 8003866:	4603      	mov	r3, r0
 8003868:	72fb      	strb	r3, [r7, #11]

  return status;
 800386a:	7afb      	ldrb	r3, [r7, #11]
}
 800386c:	4618      	mov	r0, r3
 800386e:	3710      	adds	r7, #16
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}
 8003874:	40022000 	.word	0x40022000
 8003878:	40021000 	.word	0x40021000
 800387c:	0800bf88 	.word	0x0800bf88
 8003880:	20000014 	.word	0x20000014
 8003884:	20000018 	.word	0x20000018

08003888 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003888:	b480      	push	{r7}
 800388a:	b089      	sub	sp, #36	@ 0x24
 800388c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800388e:	2300      	movs	r3, #0
 8003890:	61fb      	str	r3, [r7, #28]
 8003892:	2300      	movs	r3, #0
 8003894:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003896:	4b3e      	ldr	r3, [pc, #248]	@ (8003990 <HAL_RCC_GetSysClockFreq+0x108>)
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	f003 030c 	and.w	r3, r3, #12
 800389e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038a0:	4b3b      	ldr	r3, [pc, #236]	@ (8003990 <HAL_RCC_GetSysClockFreq+0x108>)
 80038a2:	68db      	ldr	r3, [r3, #12]
 80038a4:	f003 0303 	and.w	r3, r3, #3
 80038a8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d005      	beq.n	80038bc <HAL_RCC_GetSysClockFreq+0x34>
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	2b0c      	cmp	r3, #12
 80038b4:	d121      	bne.n	80038fa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d11e      	bne.n	80038fa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80038bc:	4b34      	ldr	r3, [pc, #208]	@ (8003990 <HAL_RCC_GetSysClockFreq+0x108>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f003 0308 	and.w	r3, r3, #8
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d107      	bne.n	80038d8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80038c8:	4b31      	ldr	r3, [pc, #196]	@ (8003990 <HAL_RCC_GetSysClockFreq+0x108>)
 80038ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038ce:	0a1b      	lsrs	r3, r3, #8
 80038d0:	f003 030f 	and.w	r3, r3, #15
 80038d4:	61fb      	str	r3, [r7, #28]
 80038d6:	e005      	b.n	80038e4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80038d8:	4b2d      	ldr	r3, [pc, #180]	@ (8003990 <HAL_RCC_GetSysClockFreq+0x108>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	091b      	lsrs	r3, r3, #4
 80038de:	f003 030f 	and.w	r3, r3, #15
 80038e2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80038e4:	4a2b      	ldr	r2, [pc, #172]	@ (8003994 <HAL_RCC_GetSysClockFreq+0x10c>)
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038ec:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d10d      	bne.n	8003910 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80038f8:	e00a      	b.n	8003910 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	2b04      	cmp	r3, #4
 80038fe:	d102      	bne.n	8003906 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003900:	4b25      	ldr	r3, [pc, #148]	@ (8003998 <HAL_RCC_GetSysClockFreq+0x110>)
 8003902:	61bb      	str	r3, [r7, #24]
 8003904:	e004      	b.n	8003910 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	2b08      	cmp	r3, #8
 800390a:	d101      	bne.n	8003910 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800390c:	4b23      	ldr	r3, [pc, #140]	@ (800399c <HAL_RCC_GetSysClockFreq+0x114>)
 800390e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	2b0c      	cmp	r3, #12
 8003914:	d134      	bne.n	8003980 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003916:	4b1e      	ldr	r3, [pc, #120]	@ (8003990 <HAL_RCC_GetSysClockFreq+0x108>)
 8003918:	68db      	ldr	r3, [r3, #12]
 800391a:	f003 0303 	and.w	r3, r3, #3
 800391e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	2b02      	cmp	r3, #2
 8003924:	d003      	beq.n	800392e <HAL_RCC_GetSysClockFreq+0xa6>
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	2b03      	cmp	r3, #3
 800392a:	d003      	beq.n	8003934 <HAL_RCC_GetSysClockFreq+0xac>
 800392c:	e005      	b.n	800393a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800392e:	4b1a      	ldr	r3, [pc, #104]	@ (8003998 <HAL_RCC_GetSysClockFreq+0x110>)
 8003930:	617b      	str	r3, [r7, #20]
      break;
 8003932:	e005      	b.n	8003940 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003934:	4b19      	ldr	r3, [pc, #100]	@ (800399c <HAL_RCC_GetSysClockFreq+0x114>)
 8003936:	617b      	str	r3, [r7, #20]
      break;
 8003938:	e002      	b.n	8003940 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	617b      	str	r3, [r7, #20]
      break;
 800393e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003940:	4b13      	ldr	r3, [pc, #76]	@ (8003990 <HAL_RCC_GetSysClockFreq+0x108>)
 8003942:	68db      	ldr	r3, [r3, #12]
 8003944:	091b      	lsrs	r3, r3, #4
 8003946:	f003 0307 	and.w	r3, r3, #7
 800394a:	3301      	adds	r3, #1
 800394c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800394e:	4b10      	ldr	r3, [pc, #64]	@ (8003990 <HAL_RCC_GetSysClockFreq+0x108>)
 8003950:	68db      	ldr	r3, [r3, #12]
 8003952:	0a1b      	lsrs	r3, r3, #8
 8003954:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003958:	697a      	ldr	r2, [r7, #20]
 800395a:	fb03 f202 	mul.w	r2, r3, r2
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	fbb2 f3f3 	udiv	r3, r2, r3
 8003964:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003966:	4b0a      	ldr	r3, [pc, #40]	@ (8003990 <HAL_RCC_GetSysClockFreq+0x108>)
 8003968:	68db      	ldr	r3, [r3, #12]
 800396a:	0e5b      	lsrs	r3, r3, #25
 800396c:	f003 0303 	and.w	r3, r3, #3
 8003970:	3301      	adds	r3, #1
 8003972:	005b      	lsls	r3, r3, #1
 8003974:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003976:	697a      	ldr	r2, [r7, #20]
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	fbb2 f3f3 	udiv	r3, r2, r3
 800397e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003980:	69bb      	ldr	r3, [r7, #24]
}
 8003982:	4618      	mov	r0, r3
 8003984:	3724      	adds	r7, #36	@ 0x24
 8003986:	46bd      	mov	sp, r7
 8003988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398c:	4770      	bx	lr
 800398e:	bf00      	nop
 8003990:	40021000 	.word	0x40021000
 8003994:	0800bfa0 	.word	0x0800bfa0
 8003998:	00f42400 	.word	0x00f42400
 800399c:	007a1200 	.word	0x007a1200

080039a0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039a0:	b480      	push	{r7}
 80039a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039a4:	4b03      	ldr	r3, [pc, #12]	@ (80039b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80039a6:	681b      	ldr	r3, [r3, #0]
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
 80039b2:	bf00      	nop
 80039b4:	20000014 	.word	0x20000014

080039b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80039bc:	f7ff fff0 	bl	80039a0 <HAL_RCC_GetHCLKFreq>
 80039c0:	4602      	mov	r2, r0
 80039c2:	4b06      	ldr	r3, [pc, #24]	@ (80039dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	0a1b      	lsrs	r3, r3, #8
 80039c8:	f003 0307 	and.w	r3, r3, #7
 80039cc:	4904      	ldr	r1, [pc, #16]	@ (80039e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80039ce:	5ccb      	ldrb	r3, [r1, r3]
 80039d0:	f003 031f 	and.w	r3, r3, #31
 80039d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039d8:	4618      	mov	r0, r3
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	40021000 	.word	0x40021000
 80039e0:	0800bf98 	.word	0x0800bf98

080039e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80039e8:	f7ff ffda 	bl	80039a0 <HAL_RCC_GetHCLKFreq>
 80039ec:	4602      	mov	r2, r0
 80039ee:	4b06      	ldr	r3, [pc, #24]	@ (8003a08 <HAL_RCC_GetPCLK2Freq+0x24>)
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	0adb      	lsrs	r3, r3, #11
 80039f4:	f003 0307 	and.w	r3, r3, #7
 80039f8:	4904      	ldr	r1, [pc, #16]	@ (8003a0c <HAL_RCC_GetPCLK2Freq+0x28>)
 80039fa:	5ccb      	ldrb	r3, [r1, r3]
 80039fc:	f003 031f 	and.w	r3, r3, #31
 8003a00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	40021000 	.word	0x40021000
 8003a0c:	0800bf98 	.word	0x0800bf98

08003a10 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b086      	sub	sp, #24
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003a18:	2300      	movs	r3, #0
 8003a1a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003a1c:	4b2a      	ldr	r3, [pc, #168]	@ (8003ac8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d003      	beq.n	8003a30 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003a28:	f7ff f9ee 	bl	8002e08 <HAL_PWREx_GetVoltageRange>
 8003a2c:	6178      	str	r0, [r7, #20]
 8003a2e:	e014      	b.n	8003a5a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003a30:	4b25      	ldr	r3, [pc, #148]	@ (8003ac8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a34:	4a24      	ldr	r2, [pc, #144]	@ (8003ac8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a3c:	4b22      	ldr	r3, [pc, #136]	@ (8003ac8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a44:	60fb      	str	r3, [r7, #12]
 8003a46:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003a48:	f7ff f9de 	bl	8002e08 <HAL_PWREx_GetVoltageRange>
 8003a4c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003a4e:	4b1e      	ldr	r3, [pc, #120]	@ (8003ac8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a52:	4a1d      	ldr	r2, [pc, #116]	@ (8003ac8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a58:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a60:	d10b      	bne.n	8003a7a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2b80      	cmp	r3, #128	@ 0x80
 8003a66:	d919      	bls.n	8003a9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2ba0      	cmp	r3, #160	@ 0xa0
 8003a6c:	d902      	bls.n	8003a74 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003a6e:	2302      	movs	r3, #2
 8003a70:	613b      	str	r3, [r7, #16]
 8003a72:	e013      	b.n	8003a9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003a74:	2301      	movs	r3, #1
 8003a76:	613b      	str	r3, [r7, #16]
 8003a78:	e010      	b.n	8003a9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2b80      	cmp	r3, #128	@ 0x80
 8003a7e:	d902      	bls.n	8003a86 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003a80:	2303      	movs	r3, #3
 8003a82:	613b      	str	r3, [r7, #16]
 8003a84:	e00a      	b.n	8003a9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2b80      	cmp	r3, #128	@ 0x80
 8003a8a:	d102      	bne.n	8003a92 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003a8c:	2302      	movs	r3, #2
 8003a8e:	613b      	str	r3, [r7, #16]
 8003a90:	e004      	b.n	8003a9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2b70      	cmp	r3, #112	@ 0x70
 8003a96:	d101      	bne.n	8003a9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003a98:	2301      	movs	r3, #1
 8003a9a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003a9c:	4b0b      	ldr	r3, [pc, #44]	@ (8003acc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f023 0207 	bic.w	r2, r3, #7
 8003aa4:	4909      	ldr	r1, [pc, #36]	@ (8003acc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003aac:	4b07      	ldr	r3, [pc, #28]	@ (8003acc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f003 0307 	and.w	r3, r3, #7
 8003ab4:	693a      	ldr	r2, [r7, #16]
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	d001      	beq.n	8003abe <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e000      	b.n	8003ac0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003abe:	2300      	movs	r3, #0
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3718      	adds	r7, #24
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}
 8003ac8:	40021000 	.word	0x40021000
 8003acc:	40022000 	.word	0x40022000

08003ad0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b086      	sub	sp, #24
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003ad8:	2300      	movs	r3, #0
 8003ada:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003adc:	2300      	movs	r3, #0
 8003ade:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d041      	beq.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003af0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003af4:	d02a      	beq.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003af6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003afa:	d824      	bhi.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003afc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b00:	d008      	beq.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003b02:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b06:	d81e      	bhi.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d00a      	beq.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003b0c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b10:	d010      	beq.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003b12:	e018      	b.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003b14:	4b86      	ldr	r3, [pc, #536]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	4a85      	ldr	r2, [pc, #532]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b1e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003b20:	e015      	b.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	3304      	adds	r3, #4
 8003b26:	2100      	movs	r1, #0
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f001 f829 	bl	8004b80 <RCCEx_PLLSAI1_Config>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003b32:	e00c      	b.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	3320      	adds	r3, #32
 8003b38:	2100      	movs	r1, #0
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f001 f914 	bl	8004d68 <RCCEx_PLLSAI2_Config>
 8003b40:	4603      	mov	r3, r0
 8003b42:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003b44:	e003      	b.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	74fb      	strb	r3, [r7, #19]
      break;
 8003b4a:	e000      	b.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003b4c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b4e:	7cfb      	ldrb	r3, [r7, #19]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d10b      	bne.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003b54:	4b76      	ldr	r3, [pc, #472]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b5a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b62:	4973      	ldr	r1, [pc, #460]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b64:	4313      	orrs	r3, r2
 8003b66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003b6a:	e001      	b.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b6c:	7cfb      	ldrb	r3, [r7, #19]
 8003b6e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d041      	beq.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b80:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003b84:	d02a      	beq.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003b86:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003b8a:	d824      	bhi.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003b8c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003b90:	d008      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003b92:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003b96:	d81e      	bhi.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d00a      	beq.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003b9c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ba0:	d010      	beq.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003ba2:	e018      	b.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003ba4:	4b62      	ldr	r3, [pc, #392]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	4a61      	ldr	r2, [pc, #388]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003baa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bae:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003bb0:	e015      	b.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	3304      	adds	r3, #4
 8003bb6:	2100      	movs	r1, #0
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f000 ffe1 	bl	8004b80 <RCCEx_PLLSAI1_Config>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003bc2:	e00c      	b.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	3320      	adds	r3, #32
 8003bc8:	2100      	movs	r1, #0
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f001 f8cc 	bl	8004d68 <RCCEx_PLLSAI2_Config>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003bd4:	e003      	b.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	74fb      	strb	r3, [r7, #19]
      break;
 8003bda:	e000      	b.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003bdc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003bde:	7cfb      	ldrb	r3, [r7, #19]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d10b      	bne.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003be4:	4b52      	ldr	r3, [pc, #328]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bea:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003bf2:	494f      	ldr	r1, [pc, #316]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003bfa:	e001      	b.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bfc:	7cfb      	ldrb	r3, [r7, #19]
 8003bfe:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	f000 80a0 	beq.w	8003d4e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003c12:	4b47      	ldr	r3, [pc, #284]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d101      	bne.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e000      	b.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003c22:	2300      	movs	r3, #0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d00d      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c28:	4b41      	ldr	r3, [pc, #260]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c2c:	4a40      	ldr	r2, [pc, #256]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c32:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c34:	4b3e      	ldr	r3, [pc, #248]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c3c:	60bb      	str	r3, [r7, #8]
 8003c3e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c40:	2301      	movs	r3, #1
 8003c42:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c44:	4b3b      	ldr	r3, [pc, #236]	@ (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a3a      	ldr	r2, [pc, #232]	@ (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003c4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c4e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003c50:	f7fd fe8a 	bl	8001968 <HAL_GetTick>
 8003c54:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003c56:	e009      	b.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c58:	f7fd fe86 	bl	8001968 <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	1ad3      	subs	r3, r2, r3
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	d902      	bls.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003c66:	2303      	movs	r3, #3
 8003c68:	74fb      	strb	r3, [r7, #19]
        break;
 8003c6a:	e005      	b.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003c6c:	4b31      	ldr	r3, [pc, #196]	@ (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d0ef      	beq.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003c78:	7cfb      	ldrb	r3, [r7, #19]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d15c      	bne.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003c7e:	4b2c      	ldr	r3, [pc, #176]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c84:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c88:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d01f      	beq.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c96:	697a      	ldr	r2, [r7, #20]
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d019      	beq.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003c9c:	4b24      	ldr	r3, [pc, #144]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ca2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ca6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003ca8:	4b21      	ldr	r3, [pc, #132]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003caa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cae:	4a20      	ldr	r2, [pc, #128]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003cb8:	4b1d      	ldr	r3, [pc, #116]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cbe:	4a1c      	ldr	r2, [pc, #112]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003cc8:	4a19      	ldr	r2, [pc, #100]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	f003 0301 	and.w	r3, r3, #1
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d016      	beq.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cda:	f7fd fe45 	bl	8001968 <HAL_GetTick>
 8003cde:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ce0:	e00b      	b.n	8003cfa <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ce2:	f7fd fe41 	bl	8001968 <HAL_GetTick>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d902      	bls.n	8003cfa <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003cf4:	2303      	movs	r3, #3
 8003cf6:	74fb      	strb	r3, [r7, #19]
            break;
 8003cf8:	e006      	b.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003cfa:	4b0d      	ldr	r3, [pc, #52]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d00:	f003 0302 	and.w	r3, r3, #2
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d0ec      	beq.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003d08:	7cfb      	ldrb	r3, [r7, #19]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d10c      	bne.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d0e:	4b08      	ldr	r3, [pc, #32]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d14:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d1e:	4904      	ldr	r1, [pc, #16]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d20:	4313      	orrs	r3, r2
 8003d22:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003d26:	e009      	b.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003d28:	7cfb      	ldrb	r3, [r7, #19]
 8003d2a:	74bb      	strb	r3, [r7, #18]
 8003d2c:	e006      	b.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003d2e:	bf00      	nop
 8003d30:	40021000 	.word	0x40021000
 8003d34:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d38:	7cfb      	ldrb	r3, [r7, #19]
 8003d3a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d3c:	7c7b      	ldrb	r3, [r7, #17]
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d105      	bne.n	8003d4e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d42:	4b9e      	ldr	r3, [pc, #632]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d46:	4a9d      	ldr	r2, [pc, #628]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d48:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d4c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f003 0301 	and.w	r3, r3, #1
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d00a      	beq.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003d5a:	4b98      	ldr	r3, [pc, #608]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d60:	f023 0203 	bic.w	r2, r3, #3
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d68:	4994      	ldr	r1, [pc, #592]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 0302 	and.w	r3, r3, #2
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d00a      	beq.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003d7c:	4b8f      	ldr	r3, [pc, #572]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d82:	f023 020c 	bic.w	r2, r3, #12
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d8a:	498c      	ldr	r1, [pc, #560]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0304 	and.w	r3, r3, #4
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d00a      	beq.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003d9e:	4b87      	ldr	r3, [pc, #540]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003da4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dac:	4983      	ldr	r1, [pc, #524]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dae:	4313      	orrs	r3, r2
 8003db0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f003 0308 	and.w	r3, r3, #8
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d00a      	beq.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003dc0:	4b7e      	ldr	r3, [pc, #504]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dc6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dce:	497b      	ldr	r1, [pc, #492]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0310 	and.w	r3, r3, #16
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d00a      	beq.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003de2:	4b76      	ldr	r3, [pc, #472]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003de4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003de8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003df0:	4972      	ldr	r1, [pc, #456]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003df2:	4313      	orrs	r3, r2
 8003df4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 0320 	and.w	r3, r3, #32
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d00a      	beq.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003e04:	4b6d      	ldr	r3, [pc, #436]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e0a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e12:	496a      	ldr	r1, [pc, #424]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e14:	4313      	orrs	r3, r2
 8003e16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d00a      	beq.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e26:	4b65      	ldr	r3, [pc, #404]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e2c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e34:	4961      	ldr	r1, [pc, #388]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e36:	4313      	orrs	r3, r2
 8003e38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d00a      	beq.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003e48:	4b5c      	ldr	r3, [pc, #368]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e4e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e56:	4959      	ldr	r1, [pc, #356]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d00a      	beq.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003e6a:	4b54      	ldr	r3, [pc, #336]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e70:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e78:	4950      	ldr	r1, [pc, #320]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d00a      	beq.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003e8c:	4b4b      	ldr	r3, [pc, #300]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e92:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e9a:	4948      	ldr	r1, [pc, #288]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d00a      	beq.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003eae:	4b43      	ldr	r3, [pc, #268]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eb4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ebc:	493f      	ldr	r1, [pc, #252]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d028      	beq.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ed0:	4b3a      	ldr	r3, [pc, #232]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ed6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ede:	4937      	ldr	r1, [pc, #220]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003eea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003eee:	d106      	bne.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ef0:	4b32      	ldr	r3, [pc, #200]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	4a31      	ldr	r2, [pc, #196]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ef6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003efa:	60d3      	str	r3, [r2, #12]
 8003efc:	e011      	b.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f02:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003f06:	d10c      	bne.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	3304      	adds	r3, #4
 8003f0c:	2101      	movs	r1, #1
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f000 fe36 	bl	8004b80 <RCCEx_PLLSAI1_Config>
 8003f14:	4603      	mov	r3, r0
 8003f16:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003f18:	7cfb      	ldrb	r3, [r7, #19]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d001      	beq.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003f1e:	7cfb      	ldrb	r3, [r7, #19]
 8003f20:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d028      	beq.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003f2e:	4b23      	ldr	r3, [pc, #140]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f34:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f3c:	491f      	ldr	r1, [pc, #124]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f48:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f4c:	d106      	bne.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f4e:	4b1b      	ldr	r3, [pc, #108]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f50:	68db      	ldr	r3, [r3, #12]
 8003f52:	4a1a      	ldr	r2, [pc, #104]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f54:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f58:	60d3      	str	r3, [r2, #12]
 8003f5a:	e011      	b.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f60:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003f64:	d10c      	bne.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	3304      	adds	r3, #4
 8003f6a:	2101      	movs	r1, #1
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f000 fe07 	bl	8004b80 <RCCEx_PLLSAI1_Config>
 8003f72:	4603      	mov	r3, r0
 8003f74:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f76:	7cfb      	ldrb	r3, [r7, #19]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d001      	beq.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003f7c:	7cfb      	ldrb	r3, [r7, #19]
 8003f7e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d02b      	beq.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f92:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f9a:	4908      	ldr	r1, [pc, #32]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fa6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003faa:	d109      	bne.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fac:	4b03      	ldr	r3, [pc, #12]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	4a02      	ldr	r2, [pc, #8]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fb2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003fb6:	60d3      	str	r3, [r2, #12]
 8003fb8:	e014      	b.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003fba:	bf00      	nop
 8003fbc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fc4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003fc8:	d10c      	bne.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	3304      	adds	r3, #4
 8003fce:	2101      	movs	r1, #1
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f000 fdd5 	bl	8004b80 <RCCEx_PLLSAI1_Config>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003fda:	7cfb      	ldrb	r3, [r7, #19]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d001      	beq.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003fe0:	7cfb      	ldrb	r3, [r7, #19]
 8003fe2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d02f      	beq.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003ff0:	4b2b      	ldr	r3, [pc, #172]	@ (80040a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ff6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ffe:	4928      	ldr	r1, [pc, #160]	@ (80040a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004000:	4313      	orrs	r3, r2
 8004002:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800400a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800400e:	d10d      	bne.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	3304      	adds	r3, #4
 8004014:	2102      	movs	r1, #2
 8004016:	4618      	mov	r0, r3
 8004018:	f000 fdb2 	bl	8004b80 <RCCEx_PLLSAI1_Config>
 800401c:	4603      	mov	r3, r0
 800401e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004020:	7cfb      	ldrb	r3, [r7, #19]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d014      	beq.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004026:	7cfb      	ldrb	r3, [r7, #19]
 8004028:	74bb      	strb	r3, [r7, #18]
 800402a:	e011      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004030:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004034:	d10c      	bne.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	3320      	adds	r3, #32
 800403a:	2102      	movs	r1, #2
 800403c:	4618      	mov	r0, r3
 800403e:	f000 fe93 	bl	8004d68 <RCCEx_PLLSAI2_Config>
 8004042:	4603      	mov	r3, r0
 8004044:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004046:	7cfb      	ldrb	r3, [r7, #19]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d001      	beq.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800404c:	7cfb      	ldrb	r3, [r7, #19]
 800404e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004058:	2b00      	cmp	r3, #0
 800405a:	d00a      	beq.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800405c:	4b10      	ldr	r3, [pc, #64]	@ (80040a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800405e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004062:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800406a:	490d      	ldr	r1, [pc, #52]	@ (80040a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800406c:	4313      	orrs	r3, r2
 800406e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800407a:	2b00      	cmp	r3, #0
 800407c:	d00b      	beq.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800407e:	4b08      	ldr	r3, [pc, #32]	@ (80040a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004080:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004084:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800408e:	4904      	ldr	r1, [pc, #16]	@ (80040a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004090:	4313      	orrs	r3, r2
 8004092:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004096:	7cbb      	ldrb	r3, [r7, #18]
}
 8004098:	4618      	mov	r0, r3
 800409a:	3718      	adds	r7, #24
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}
 80040a0:	40021000 	.word	0x40021000

080040a4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b088      	sub	sp, #32
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80040ac:	2300      	movs	r3, #0
 80040ae:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80040b6:	d13e      	bne.n	8004136 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80040b8:	4bb2      	ldr	r3, [pc, #712]	@ (8004384 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80040ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040c2:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80040c4:	693b      	ldr	r3, [r7, #16]
 80040c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80040ca:	d028      	beq.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80040d2:	f200 8542 	bhi.w	8004b5a <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040dc:	d005      	beq.n	80040ea <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040e4:	d00e      	beq.n	8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80040e6:	f000 bd38 	b.w	8004b5a <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80040ea:	4ba6      	ldr	r3, [pc, #664]	@ (8004384 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80040ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040f0:	f003 0302 	and.w	r3, r3, #2
 80040f4:	2b02      	cmp	r3, #2
 80040f6:	f040 8532 	bne.w	8004b5e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 80040fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040fe:	61fb      	str	r3, [r7, #28]
      break;
 8004100:	f000 bd2d 	b.w	8004b5e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004104:	4b9f      	ldr	r3, [pc, #636]	@ (8004384 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004106:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800410a:	f003 0302 	and.w	r3, r3, #2
 800410e:	2b02      	cmp	r3, #2
 8004110:	f040 8527 	bne.w	8004b62 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 8004114:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004118:	61fb      	str	r3, [r7, #28]
      break;
 800411a:	f000 bd22 	b.w	8004b62 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800411e:	4b99      	ldr	r3, [pc, #612]	@ (8004384 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004126:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800412a:	f040 851c 	bne.w	8004b66 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 800412e:	4b96      	ldr	r3, [pc, #600]	@ (8004388 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8004130:	61fb      	str	r3, [r7, #28]
      break;
 8004132:	f000 bd18 	b.w	8004b66 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004136:	4b93      	ldr	r3, [pc, #588]	@ (8004384 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004138:	68db      	ldr	r3, [r3, #12]
 800413a:	f003 0303 	and.w	r3, r3, #3
 800413e:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	2b03      	cmp	r3, #3
 8004144:	d036      	beq.n	80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	2b03      	cmp	r3, #3
 800414a:	d840      	bhi.n	80041ce <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	2b01      	cmp	r3, #1
 8004150:	d003      	beq.n	800415a <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	2b02      	cmp	r3, #2
 8004156:	d020      	beq.n	800419a <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8004158:	e039      	b.n	80041ce <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800415a:	4b8a      	ldr	r3, [pc, #552]	@ (8004384 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0302 	and.w	r3, r3, #2
 8004162:	2b02      	cmp	r3, #2
 8004164:	d116      	bne.n	8004194 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004166:	4b87      	ldr	r3, [pc, #540]	@ (8004384 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0308 	and.w	r3, r3, #8
 800416e:	2b00      	cmp	r3, #0
 8004170:	d005      	beq.n	800417e <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8004172:	4b84      	ldr	r3, [pc, #528]	@ (8004384 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	091b      	lsrs	r3, r3, #4
 8004178:	f003 030f 	and.w	r3, r3, #15
 800417c:	e005      	b.n	800418a <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800417e:	4b81      	ldr	r3, [pc, #516]	@ (8004384 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004180:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004184:	0a1b      	lsrs	r3, r3, #8
 8004186:	f003 030f 	and.w	r3, r3, #15
 800418a:	4a80      	ldr	r2, [pc, #512]	@ (800438c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 800418c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004190:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8004192:	e01f      	b.n	80041d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8004194:	2300      	movs	r3, #0
 8004196:	61bb      	str	r3, [r7, #24]
      break;
 8004198:	e01c      	b.n	80041d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800419a:	4b7a      	ldr	r3, [pc, #488]	@ (8004384 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041a6:	d102      	bne.n	80041ae <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80041a8:	4b79      	ldr	r3, [pc, #484]	@ (8004390 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80041aa:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80041ac:	e012      	b.n	80041d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80041ae:	2300      	movs	r3, #0
 80041b0:	61bb      	str	r3, [r7, #24]
      break;
 80041b2:	e00f      	b.n	80041d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80041b4:	4b73      	ldr	r3, [pc, #460]	@ (8004384 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80041c0:	d102      	bne.n	80041c8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80041c2:	4b74      	ldr	r3, [pc, #464]	@ (8004394 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80041c4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80041c6:	e005      	b.n	80041d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80041c8:	2300      	movs	r3, #0
 80041ca:	61bb      	str	r3, [r7, #24]
      break;
 80041cc:	e002      	b.n	80041d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 80041ce:	2300      	movs	r3, #0
 80041d0:	61bb      	str	r3, [r7, #24]
      break;
 80041d2:	bf00      	nop
    }

    switch(PeriphClk)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80041da:	f000 80dd 	beq.w	8004398 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80041e4:	f200 84c1 	bhi.w	8004b6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80041ee:	f000 80d3 	beq.w	8004398 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80041f8:	f200 84b7 	bhi.w	8004b6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004202:	f000 835f 	beq.w	80048c4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800420c:	f200 84ad 	bhi.w	8004b6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004216:	f000 847e 	beq.w	8004b16 <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004220:	f200 84a3 	bhi.w	8004b6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800422a:	f000 82cd 	beq.w	80047c8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004234:	f200 8499 	bhi.w	8004b6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800423e:	f000 80ab 	beq.w	8004398 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004248:	f200 848f 	bhi.w	8004b6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004252:	f000 8090 	beq.w	8004376 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800425c:	f200 8485 	bhi.w	8004b6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004266:	d07f      	beq.n	8004368 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800426e:	f200 847c 	bhi.w	8004b6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004278:	f000 8403 	beq.w	8004a82 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004282:	f200 8472 	bhi.w	8004b6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800428c:	f000 83af 	beq.w	80049ee <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004296:	f200 8468 	bhi.w	8004b6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042a0:	f000 8379 	beq.w	8004996 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042aa:	f200 845e 	bhi.w	8004b6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2b80      	cmp	r3, #128	@ 0x80
 80042b2:	f000 8344 	beq.w	800493e <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2b80      	cmp	r3, #128	@ 0x80
 80042ba:	f200 8456 	bhi.w	8004b6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2b20      	cmp	r3, #32
 80042c2:	d84b      	bhi.n	800435c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	f000 844f 	beq.w	8004b6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	3b01      	subs	r3, #1
 80042d0:	2b1f      	cmp	r3, #31
 80042d2:	f200 844a 	bhi.w	8004b6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80042d6:	a201      	add	r2, pc, #4	@ (adr r2, 80042dc <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 80042d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042dc:	080044c5 	.word	0x080044c5
 80042e0:	08004533 	.word	0x08004533
 80042e4:	08004b6b 	.word	0x08004b6b
 80042e8:	080045c7 	.word	0x080045c7
 80042ec:	08004b6b 	.word	0x08004b6b
 80042f0:	08004b6b 	.word	0x08004b6b
 80042f4:	08004b6b 	.word	0x08004b6b
 80042f8:	0800464d 	.word	0x0800464d
 80042fc:	08004b6b 	.word	0x08004b6b
 8004300:	08004b6b 	.word	0x08004b6b
 8004304:	08004b6b 	.word	0x08004b6b
 8004308:	08004b6b 	.word	0x08004b6b
 800430c:	08004b6b 	.word	0x08004b6b
 8004310:	08004b6b 	.word	0x08004b6b
 8004314:	08004b6b 	.word	0x08004b6b
 8004318:	080046c5 	.word	0x080046c5
 800431c:	08004b6b 	.word	0x08004b6b
 8004320:	08004b6b 	.word	0x08004b6b
 8004324:	08004b6b 	.word	0x08004b6b
 8004328:	08004b6b 	.word	0x08004b6b
 800432c:	08004b6b 	.word	0x08004b6b
 8004330:	08004b6b 	.word	0x08004b6b
 8004334:	08004b6b 	.word	0x08004b6b
 8004338:	08004b6b 	.word	0x08004b6b
 800433c:	08004b6b 	.word	0x08004b6b
 8004340:	08004b6b 	.word	0x08004b6b
 8004344:	08004b6b 	.word	0x08004b6b
 8004348:	08004b6b 	.word	0x08004b6b
 800434c:	08004b6b 	.word	0x08004b6b
 8004350:	08004b6b 	.word	0x08004b6b
 8004354:	08004b6b 	.word	0x08004b6b
 8004358:	08004747 	.word	0x08004747
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2b40      	cmp	r3, #64	@ 0x40
 8004360:	f000 82c1 	beq.w	80048e6 <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8004364:	f000 bc01 	b.w	8004b6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8004368:	69b9      	ldr	r1, [r7, #24]
 800436a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800436e:	f000 fdd9 	bl	8004f24 <RCCEx_GetSAIxPeriphCLKFreq>
 8004372:	61f8      	str	r0, [r7, #28]
      break;
 8004374:	e3fa      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8004376:	69b9      	ldr	r1, [r7, #24]
 8004378:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800437c:	f000 fdd2 	bl	8004f24 <RCCEx_GetSAIxPeriphCLKFreq>
 8004380:	61f8      	str	r0, [r7, #28]
      break;
 8004382:	e3f3      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004384:	40021000 	.word	0x40021000
 8004388:	0003d090 	.word	0x0003d090
 800438c:	0800bfa0 	.word	0x0800bfa0
 8004390:	00f42400 	.word	0x00f42400
 8004394:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8004398:	4ba9      	ldr	r3, [pc, #676]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800439a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800439e:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80043a2:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80043aa:	d00c      	beq.n	80043c6 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80043b2:	d87f      	bhi.n	80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 80043b4:	693b      	ldr	r3, [r7, #16]
 80043b6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80043ba:	d04e      	beq.n	800445a <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043c2:	d01d      	beq.n	8004400 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 80043c4:	e076      	b.n	80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80043c6:	4b9e      	ldr	r3, [pc, #632]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f003 0302 	and.w	r3, r3, #2
 80043ce:	2b02      	cmp	r3, #2
 80043d0:	d172      	bne.n	80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80043d2:	4b9b      	ldr	r3, [pc, #620]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f003 0308 	and.w	r3, r3, #8
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d005      	beq.n	80043ea <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 80043de:	4b98      	ldr	r3, [pc, #608]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	091b      	lsrs	r3, r3, #4
 80043e4:	f003 030f 	and.w	r3, r3, #15
 80043e8:	e005      	b.n	80043f6 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 80043ea:	4b95      	ldr	r3, [pc, #596]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80043ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80043f0:	0a1b      	lsrs	r3, r3, #8
 80043f2:	f003 030f 	and.w	r3, r3, #15
 80043f6:	4a93      	ldr	r2, [pc, #588]	@ (8004644 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 80043f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043fc:	61fb      	str	r3, [r7, #28]
          break;
 80043fe:	e05b      	b.n	80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8004400:	4b8f      	ldr	r3, [pc, #572]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004408:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800440c:	d156      	bne.n	80044bc <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800440e:	4b8c      	ldr	r3, [pc, #560]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004410:	68db      	ldr	r3, [r3, #12]
 8004412:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004416:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800441a:	d14f      	bne.n	80044bc <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800441c:	4b88      	ldr	r3, [pc, #544]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800441e:	68db      	ldr	r3, [r3, #12]
 8004420:	0a1b      	lsrs	r3, r3, #8
 8004422:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004426:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	68fa      	ldr	r2, [r7, #12]
 800442c:	fb03 f202 	mul.w	r2, r3, r2
 8004430:	4b83      	ldr	r3, [pc, #524]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	091b      	lsrs	r3, r3, #4
 8004436:	f003 0307 	and.w	r3, r3, #7
 800443a:	3301      	adds	r3, #1
 800443c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004440:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8004442:	4b7f      	ldr	r3, [pc, #508]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004444:	68db      	ldr	r3, [r3, #12]
 8004446:	0d5b      	lsrs	r3, r3, #21
 8004448:	f003 0303 	and.w	r3, r3, #3
 800444c:	3301      	adds	r3, #1
 800444e:	005b      	lsls	r3, r3, #1
 8004450:	69ba      	ldr	r2, [r7, #24]
 8004452:	fbb2 f3f3 	udiv	r3, r2, r3
 8004456:	61fb      	str	r3, [r7, #28]
          break;
 8004458:	e030      	b.n	80044bc <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800445a:	4b79      	ldr	r3, [pc, #484]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004462:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004466:	d12b      	bne.n	80044c0 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8004468:	4b75      	ldr	r3, [pc, #468]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800446a:	691b      	ldr	r3, [r3, #16]
 800446c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004470:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004474:	d124      	bne.n	80044c0 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004476:	4b72      	ldr	r3, [pc, #456]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004478:	691b      	ldr	r3, [r3, #16]
 800447a:	0a1b      	lsrs	r3, r3, #8
 800447c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004480:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004482:	69bb      	ldr	r3, [r7, #24]
 8004484:	68fa      	ldr	r2, [r7, #12]
 8004486:	fb03 f202 	mul.w	r2, r3, r2
 800448a:	4b6d      	ldr	r3, [pc, #436]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800448c:	68db      	ldr	r3, [r3, #12]
 800448e:	091b      	lsrs	r3, r3, #4
 8004490:	f003 0307 	and.w	r3, r3, #7
 8004494:	3301      	adds	r3, #1
 8004496:	fbb2 f3f3 	udiv	r3, r2, r3
 800449a:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800449c:	4b68      	ldr	r3, [pc, #416]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800449e:	691b      	ldr	r3, [r3, #16]
 80044a0:	0d5b      	lsrs	r3, r3, #21
 80044a2:	f003 0303 	and.w	r3, r3, #3
 80044a6:	3301      	adds	r3, #1
 80044a8:	005b      	lsls	r3, r3, #1
 80044aa:	69ba      	ldr	r2, [r7, #24]
 80044ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80044b0:	61fb      	str	r3, [r7, #28]
          break;
 80044b2:	e005      	b.n	80044c0 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 80044b4:	bf00      	nop
 80044b6:	e359      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80044b8:	bf00      	nop
 80044ba:	e357      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80044bc:	bf00      	nop
 80044be:	e355      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80044c0:	bf00      	nop
        break;
 80044c2:	e353      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80044c4:	4b5e      	ldr	r3, [pc, #376]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80044c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044ca:	f003 0303 	and.w	r3, r3, #3
 80044ce:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	2b03      	cmp	r3, #3
 80044d4:	d827      	bhi.n	8004526 <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 80044d6:	a201      	add	r2, pc, #4	@ (adr r2, 80044dc <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 80044d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044dc:	080044ed 	.word	0x080044ed
 80044e0:	080044f5 	.word	0x080044f5
 80044e4:	080044fd 	.word	0x080044fd
 80044e8:	08004511 	.word	0x08004511
          frequency = HAL_RCC_GetPCLK2Freq();
 80044ec:	f7ff fa7a 	bl	80039e4 <HAL_RCC_GetPCLK2Freq>
 80044f0:	61f8      	str	r0, [r7, #28]
          break;
 80044f2:	e01d      	b.n	8004530 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 80044f4:	f7ff f9c8 	bl	8003888 <HAL_RCC_GetSysClockFreq>
 80044f8:	61f8      	str	r0, [r7, #28]
          break;
 80044fa:	e019      	b.n	8004530 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80044fc:	4b50      	ldr	r3, [pc, #320]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004504:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004508:	d10f      	bne.n	800452a <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 800450a:	4b4f      	ldr	r3, [pc, #316]	@ (8004648 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800450c:	61fb      	str	r3, [r7, #28]
          break;
 800450e:	e00c      	b.n	800452a <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004510:	4b4b      	ldr	r3, [pc, #300]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004512:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	2b02      	cmp	r3, #2
 800451c:	d107      	bne.n	800452e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 800451e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004522:	61fb      	str	r3, [r7, #28]
          break;
 8004524:	e003      	b.n	800452e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 8004526:	bf00      	nop
 8004528:	e320      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800452a:	bf00      	nop
 800452c:	e31e      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800452e:	bf00      	nop
        break;
 8004530:	e31c      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8004532:	4b43      	ldr	r3, [pc, #268]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004534:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004538:	f003 030c 	and.w	r3, r3, #12
 800453c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	2b0c      	cmp	r3, #12
 8004542:	d83a      	bhi.n	80045ba <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8004544:	a201      	add	r2, pc, #4	@ (adr r2, 800454c <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 8004546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800454a:	bf00      	nop
 800454c:	08004581 	.word	0x08004581
 8004550:	080045bb 	.word	0x080045bb
 8004554:	080045bb 	.word	0x080045bb
 8004558:	080045bb 	.word	0x080045bb
 800455c:	08004589 	.word	0x08004589
 8004560:	080045bb 	.word	0x080045bb
 8004564:	080045bb 	.word	0x080045bb
 8004568:	080045bb 	.word	0x080045bb
 800456c:	08004591 	.word	0x08004591
 8004570:	080045bb 	.word	0x080045bb
 8004574:	080045bb 	.word	0x080045bb
 8004578:	080045bb 	.word	0x080045bb
 800457c:	080045a5 	.word	0x080045a5
          frequency = HAL_RCC_GetPCLK1Freq();
 8004580:	f7ff fa1a 	bl	80039b8 <HAL_RCC_GetPCLK1Freq>
 8004584:	61f8      	str	r0, [r7, #28]
          break;
 8004586:	e01d      	b.n	80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 8004588:	f7ff f97e 	bl	8003888 <HAL_RCC_GetSysClockFreq>
 800458c:	61f8      	str	r0, [r7, #28]
          break;
 800458e:	e019      	b.n	80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004590:	4b2b      	ldr	r3, [pc, #172]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004598:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800459c:	d10f      	bne.n	80045be <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 800459e:	4b2a      	ldr	r3, [pc, #168]	@ (8004648 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80045a0:	61fb      	str	r3, [r7, #28]
          break;
 80045a2:	e00c      	b.n	80045be <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80045a4:	4b26      	ldr	r3, [pc, #152]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80045a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045aa:	f003 0302 	and.w	r3, r3, #2
 80045ae:	2b02      	cmp	r3, #2
 80045b0:	d107      	bne.n	80045c2 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 80045b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045b6:	61fb      	str	r3, [r7, #28]
          break;
 80045b8:	e003      	b.n	80045c2 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 80045ba:	bf00      	nop
 80045bc:	e2d6      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80045be:	bf00      	nop
 80045c0:	e2d4      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80045c2:	bf00      	nop
        break;
 80045c4:	e2d2      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80045c6:	4b1e      	ldr	r3, [pc, #120]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80045c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045cc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80045d0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	2b30      	cmp	r3, #48	@ 0x30
 80045d6:	d021      	beq.n	800461c <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	2b30      	cmp	r3, #48	@ 0x30
 80045dc:	d829      	bhi.n	8004632 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	2b20      	cmp	r3, #32
 80045e2:	d011      	beq.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	2b20      	cmp	r3, #32
 80045e8:	d823      	bhi.n	8004632 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d003      	beq.n	80045f8 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 80045f0:	693b      	ldr	r3, [r7, #16]
 80045f2:	2b10      	cmp	r3, #16
 80045f4:	d004      	beq.n	8004600 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 80045f6:	e01c      	b.n	8004632 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 80045f8:	f7ff f9de 	bl	80039b8 <HAL_RCC_GetPCLK1Freq>
 80045fc:	61f8      	str	r0, [r7, #28]
          break;
 80045fe:	e01d      	b.n	800463c <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8004600:	f7ff f942 	bl	8003888 <HAL_RCC_GetSysClockFreq>
 8004604:	61f8      	str	r0, [r7, #28]
          break;
 8004606:	e019      	b.n	800463c <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004608:	4b0d      	ldr	r3, [pc, #52]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004610:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004614:	d10f      	bne.n	8004636 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 8004616:	4b0c      	ldr	r3, [pc, #48]	@ (8004648 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004618:	61fb      	str	r3, [r7, #28]
          break;
 800461a:	e00c      	b.n	8004636 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800461c:	4b08      	ldr	r3, [pc, #32]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800461e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004622:	f003 0302 	and.w	r3, r3, #2
 8004626:	2b02      	cmp	r3, #2
 8004628:	d107      	bne.n	800463a <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 800462a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800462e:	61fb      	str	r3, [r7, #28]
          break;
 8004630:	e003      	b.n	800463a <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8004632:	bf00      	nop
 8004634:	e29a      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004636:	bf00      	nop
 8004638:	e298      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800463a:	bf00      	nop
        break;
 800463c:	e296      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 800463e:	bf00      	nop
 8004640:	40021000 	.word	0x40021000
 8004644:	0800bfa0 	.word	0x0800bfa0
 8004648:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800464c:	4b9b      	ldr	r3, [pc, #620]	@ (80048bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800464e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004652:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004656:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	2bc0      	cmp	r3, #192	@ 0xc0
 800465c:	d021      	beq.n	80046a2 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	2bc0      	cmp	r3, #192	@ 0xc0
 8004662:	d829      	bhi.n	80046b8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	2b80      	cmp	r3, #128	@ 0x80
 8004668:	d011      	beq.n	800468e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	2b80      	cmp	r3, #128	@ 0x80
 800466e:	d823      	bhi.n	80046b8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d003      	beq.n	800467e <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	2b40      	cmp	r3, #64	@ 0x40
 800467a:	d004      	beq.n	8004686 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 800467c:	e01c      	b.n	80046b8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 800467e:	f7ff f99b 	bl	80039b8 <HAL_RCC_GetPCLK1Freq>
 8004682:	61f8      	str	r0, [r7, #28]
          break;
 8004684:	e01d      	b.n	80046c2 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 8004686:	f7ff f8ff 	bl	8003888 <HAL_RCC_GetSysClockFreq>
 800468a:	61f8      	str	r0, [r7, #28]
          break;
 800468c:	e019      	b.n	80046c2 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800468e:	4b8b      	ldr	r3, [pc, #556]	@ (80048bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004696:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800469a:	d10f      	bne.n	80046bc <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 800469c:	4b88      	ldr	r3, [pc, #544]	@ (80048c0 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800469e:	61fb      	str	r3, [r7, #28]
          break;
 80046a0:	e00c      	b.n	80046bc <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80046a2:	4b86      	ldr	r3, [pc, #536]	@ (80048bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80046a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046a8:	f003 0302 	and.w	r3, r3, #2
 80046ac:	2b02      	cmp	r3, #2
 80046ae:	d107      	bne.n	80046c0 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 80046b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046b4:	61fb      	str	r3, [r7, #28]
          break;
 80046b6:	e003      	b.n	80046c0 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 80046b8:	bf00      	nop
 80046ba:	e257      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80046bc:	bf00      	nop
 80046be:	e255      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80046c0:	bf00      	nop
        break;
 80046c2:	e253      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80046c4:	4b7d      	ldr	r3, [pc, #500]	@ (80048bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80046c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046ce:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046d6:	d025      	beq.n	8004724 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046de:	d82c      	bhi.n	800473a <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046e6:	d013      	beq.n	8004710 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046ee:	d824      	bhi.n	800473a <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d004      	beq.n	8004700 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046fc:	d004      	beq.n	8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 80046fe:	e01c      	b.n	800473a <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004700:	f7ff f95a 	bl	80039b8 <HAL_RCC_GetPCLK1Freq>
 8004704:	61f8      	str	r0, [r7, #28]
          break;
 8004706:	e01d      	b.n	8004744 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004708:	f7ff f8be 	bl	8003888 <HAL_RCC_GetSysClockFreq>
 800470c:	61f8      	str	r0, [r7, #28]
          break;
 800470e:	e019      	b.n	8004744 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004710:	4b6a      	ldr	r3, [pc, #424]	@ (80048bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004718:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800471c:	d10f      	bne.n	800473e <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 800471e:	4b68      	ldr	r3, [pc, #416]	@ (80048c0 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004720:	61fb      	str	r3, [r7, #28]
          break;
 8004722:	e00c      	b.n	800473e <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004724:	4b65      	ldr	r3, [pc, #404]	@ (80048bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004726:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800472a:	f003 0302 	and.w	r3, r3, #2
 800472e:	2b02      	cmp	r3, #2
 8004730:	d107      	bne.n	8004742 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8004732:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004736:	61fb      	str	r3, [r7, #28]
          break;
 8004738:	e003      	b.n	8004742 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 800473a:	bf00      	nop
 800473c:	e216      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800473e:	bf00      	nop
 8004740:	e214      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004742:	bf00      	nop
        break;
 8004744:	e212      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004746:	4b5d      	ldr	r3, [pc, #372]	@ (80048bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004748:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800474c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004750:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004758:	d025      	beq.n	80047a6 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004760:	d82c      	bhi.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004768:	d013      	beq.n	8004792 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004770:	d824      	bhi.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d004      	beq.n	8004782 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800477e:	d004      	beq.n	800478a <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8004780:	e01c      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004782:	f7ff f919 	bl	80039b8 <HAL_RCC_GetPCLK1Freq>
 8004786:	61f8      	str	r0, [r7, #28]
          break;
 8004788:	e01d      	b.n	80047c6 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 800478a:	f7ff f87d 	bl	8003888 <HAL_RCC_GetSysClockFreq>
 800478e:	61f8      	str	r0, [r7, #28]
          break;
 8004790:	e019      	b.n	80047c6 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004792:	4b4a      	ldr	r3, [pc, #296]	@ (80048bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800479a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800479e:	d10f      	bne.n	80047c0 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 80047a0:	4b47      	ldr	r3, [pc, #284]	@ (80048c0 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80047a2:	61fb      	str	r3, [r7, #28]
          break;
 80047a4:	e00c      	b.n	80047c0 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80047a6:	4b45      	ldr	r3, [pc, #276]	@ (80048bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80047a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047ac:	f003 0302 	and.w	r3, r3, #2
 80047b0:	2b02      	cmp	r3, #2
 80047b2:	d107      	bne.n	80047c4 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 80047b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047b8:	61fb      	str	r3, [r7, #28]
          break;
 80047ba:	e003      	b.n	80047c4 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 80047bc:	bf00      	nop
 80047be:	e1d5      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80047c0:	bf00      	nop
 80047c2:	e1d3      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80047c4:	bf00      	nop
        break;
 80047c6:	e1d1      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80047c8:	4b3c      	ldr	r3, [pc, #240]	@ (80048bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80047ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047ce:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80047d2:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80047da:	d00c      	beq.n	80047f6 <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80047e2:	d864      	bhi.n	80048ae <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80047ea:	d008      	beq.n	80047fe <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047f2:	d030      	beq.n	8004856 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 80047f4:	e05b      	b.n	80048ae <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 80047f6:	f7ff f847 	bl	8003888 <HAL_RCC_GetSysClockFreq>
 80047fa:	61f8      	str	r0, [r7, #28]
          break;
 80047fc:	e05c      	b.n	80048b8 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 80047fe:	4b2f      	ldr	r3, [pc, #188]	@ (80048bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004806:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800480a:	d152      	bne.n	80048b2 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 800480c:	4b2b      	ldr	r3, [pc, #172]	@ (80048bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800480e:	691b      	ldr	r3, [r3, #16]
 8004810:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004814:	2b00      	cmp	r3, #0
 8004816:	d04c      	beq.n	80048b2 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004818:	4b28      	ldr	r3, [pc, #160]	@ (80048bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800481a:	691b      	ldr	r3, [r3, #16]
 800481c:	0a1b      	lsrs	r3, r3, #8
 800481e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004822:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004824:	69bb      	ldr	r3, [r7, #24]
 8004826:	68fa      	ldr	r2, [r7, #12]
 8004828:	fb03 f202 	mul.w	r2, r3, r2
 800482c:	4b23      	ldr	r3, [pc, #140]	@ (80048bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800482e:	68db      	ldr	r3, [r3, #12]
 8004830:	091b      	lsrs	r3, r3, #4
 8004832:	f003 0307 	and.w	r3, r3, #7
 8004836:	3301      	adds	r3, #1
 8004838:	fbb2 f3f3 	udiv	r3, r2, r3
 800483c:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800483e:	4b1f      	ldr	r3, [pc, #124]	@ (80048bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004840:	691b      	ldr	r3, [r3, #16]
 8004842:	0e5b      	lsrs	r3, r3, #25
 8004844:	f003 0303 	and.w	r3, r3, #3
 8004848:	3301      	adds	r3, #1
 800484a:	005b      	lsls	r3, r3, #1
 800484c:	69ba      	ldr	r2, [r7, #24]
 800484e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004852:	61fb      	str	r3, [r7, #28]
          break;
 8004854:	e02d      	b.n	80048b2 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8004856:	4b19      	ldr	r3, [pc, #100]	@ (80048bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800485e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004862:	d128      	bne.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8004864:	4b15      	ldr	r3, [pc, #84]	@ (80048bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004866:	695b      	ldr	r3, [r3, #20]
 8004868:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800486c:	2b00      	cmp	r3, #0
 800486e:	d022      	beq.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004870:	4b12      	ldr	r3, [pc, #72]	@ (80048bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004872:	695b      	ldr	r3, [r3, #20]
 8004874:	0a1b      	lsrs	r3, r3, #8
 8004876:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800487a:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800487c:	69bb      	ldr	r3, [r7, #24]
 800487e:	68fa      	ldr	r2, [r7, #12]
 8004880:	fb03 f202 	mul.w	r2, r3, r2
 8004884:	4b0d      	ldr	r3, [pc, #52]	@ (80048bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004886:	68db      	ldr	r3, [r3, #12]
 8004888:	091b      	lsrs	r3, r3, #4
 800488a:	f003 0307 	and.w	r3, r3, #7
 800488e:	3301      	adds	r3, #1
 8004890:	fbb2 f3f3 	udiv	r3, r2, r3
 8004894:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8004896:	4b09      	ldr	r3, [pc, #36]	@ (80048bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004898:	695b      	ldr	r3, [r3, #20]
 800489a:	0e5b      	lsrs	r3, r3, #25
 800489c:	f003 0303 	and.w	r3, r3, #3
 80048a0:	3301      	adds	r3, #1
 80048a2:	005b      	lsls	r3, r3, #1
 80048a4:	69ba      	ldr	r2, [r7, #24]
 80048a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80048aa:	61fb      	str	r3, [r7, #28]
          break;
 80048ac:	e003      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 80048ae:	bf00      	nop
 80048b0:	e15c      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80048b2:	bf00      	nop
 80048b4:	e15a      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80048b6:	bf00      	nop
        break;
 80048b8:	e158      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80048ba:	bf00      	nop
 80048bc:	40021000 	.word	0x40021000
 80048c0:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80048c4:	4b9d      	ldr	r3, [pc, #628]	@ (8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80048c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048ca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80048ce:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 80048d0:	693b      	ldr	r3, [r7, #16]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d103      	bne.n	80048de <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 80048d6:	f7ff f885 	bl	80039e4 <HAL_RCC_GetPCLK2Freq>
 80048da:	61f8      	str	r0, [r7, #28]
        break;
 80048dc:	e146      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 80048de:	f7fe ffd3 	bl	8003888 <HAL_RCC_GetSysClockFreq>
 80048e2:	61f8      	str	r0, [r7, #28]
        break;
 80048e4:	e142      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80048e6:	4b95      	ldr	r3, [pc, #596]	@ (8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80048e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048ec:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80048f0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048f8:	d013      	beq.n	8004922 <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004900:	d819      	bhi.n	8004936 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d004      	beq.n	8004912 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800490e:	d004      	beq.n	800491a <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8004910:	e011      	b.n	8004936 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004912:	f7ff f851 	bl	80039b8 <HAL_RCC_GetPCLK1Freq>
 8004916:	61f8      	str	r0, [r7, #28]
          break;
 8004918:	e010      	b.n	800493c <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 800491a:	f7fe ffb5 	bl	8003888 <HAL_RCC_GetSysClockFreq>
 800491e:	61f8      	str	r0, [r7, #28]
          break;
 8004920:	e00c      	b.n	800493c <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004922:	4b86      	ldr	r3, [pc, #536]	@ (8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800492a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800492e:	d104      	bne.n	800493a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8004930:	4b83      	ldr	r3, [pc, #524]	@ (8004b40 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004932:	61fb      	str	r3, [r7, #28]
          break;
 8004934:	e001      	b.n	800493a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 8004936:	bf00      	nop
 8004938:	e118      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800493a:	bf00      	nop
        break;
 800493c:	e116      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800493e:	4b7f      	ldr	r3, [pc, #508]	@ (8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004940:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004944:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004948:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004950:	d013      	beq.n	800497a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004958:	d819      	bhi.n	800498e <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d004      	beq.n	800496a <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004966:	d004      	beq.n	8004972 <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8004968:	e011      	b.n	800498e <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 800496a:	f7ff f825 	bl	80039b8 <HAL_RCC_GetPCLK1Freq>
 800496e:	61f8      	str	r0, [r7, #28]
          break;
 8004970:	e010      	b.n	8004994 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004972:	f7fe ff89 	bl	8003888 <HAL_RCC_GetSysClockFreq>
 8004976:	61f8      	str	r0, [r7, #28]
          break;
 8004978:	e00c      	b.n	8004994 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800497a:	4b70      	ldr	r3, [pc, #448]	@ (8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004982:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004986:	d104      	bne.n	8004992 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8004988:	4b6d      	ldr	r3, [pc, #436]	@ (8004b40 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800498a:	61fb      	str	r3, [r7, #28]
          break;
 800498c:	e001      	b.n	8004992 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 800498e:	bf00      	nop
 8004990:	e0ec      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004992:	bf00      	nop
        break;
 8004994:	e0ea      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004996:	4b69      	ldr	r3, [pc, #420]	@ (8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004998:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800499c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80049a0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80049a8:	d013      	beq.n	80049d2 <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80049b0:	d819      	bhi.n	80049e6 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d004      	beq.n	80049c2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049be:	d004      	beq.n	80049ca <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 80049c0:	e011      	b.n	80049e6 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 80049c2:	f7fe fff9 	bl	80039b8 <HAL_RCC_GetPCLK1Freq>
 80049c6:	61f8      	str	r0, [r7, #28]
          break;
 80049c8:	e010      	b.n	80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 80049ca:	f7fe ff5d 	bl	8003888 <HAL_RCC_GetSysClockFreq>
 80049ce:	61f8      	str	r0, [r7, #28]
          break;
 80049d0:	e00c      	b.n	80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80049d2:	4b5a      	ldr	r3, [pc, #360]	@ (8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049de:	d104      	bne.n	80049ea <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 80049e0:	4b57      	ldr	r3, [pc, #348]	@ (8004b40 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80049e2:	61fb      	str	r3, [r7, #28]
          break;
 80049e4:	e001      	b.n	80049ea <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 80049e6:	bf00      	nop
 80049e8:	e0c0      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80049ea:	bf00      	nop
        break;
 80049ec:	e0be      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80049ee:	4b53      	ldr	r3, [pc, #332]	@ (8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80049f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049f4:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80049f8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004a00:	d02c      	beq.n	8004a5c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004a08:	d833      	bhi.n	8004a72 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004a10:	d01a      	beq.n	8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004a18:	d82b      	bhi.n	8004a72 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d004      	beq.n	8004a2a <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004a26:	d004      	beq.n	8004a32 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8004a28:	e023      	b.n	8004a72 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004a2a:	f7fe ffc5 	bl	80039b8 <HAL_RCC_GetPCLK1Freq>
 8004a2e:	61f8      	str	r0, [r7, #28]
          break;
 8004a30:	e026      	b.n	8004a80 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004a32:	4b42      	ldr	r3, [pc, #264]	@ (8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004a34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a38:	f003 0302 	and.w	r3, r3, #2
 8004a3c:	2b02      	cmp	r3, #2
 8004a3e:	d11a      	bne.n	8004a76 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8004a40:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004a44:	61fb      	str	r3, [r7, #28]
          break;
 8004a46:	e016      	b.n	8004a76 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004a48:	4b3c      	ldr	r3, [pc, #240]	@ (8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a54:	d111      	bne.n	8004a7a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 8004a56:	4b3a      	ldr	r3, [pc, #232]	@ (8004b40 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004a58:	61fb      	str	r3, [r7, #28]
          break;
 8004a5a:	e00e      	b.n	8004a7a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004a5c:	4b37      	ldr	r3, [pc, #220]	@ (8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004a5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a62:	f003 0302 	and.w	r3, r3, #2
 8004a66:	2b02      	cmp	r3, #2
 8004a68:	d109      	bne.n	8004a7e <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 8004a6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a6e:	61fb      	str	r3, [r7, #28]
          break;
 8004a70:	e005      	b.n	8004a7e <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 8004a72:	bf00      	nop
 8004a74:	e07a      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004a76:	bf00      	nop
 8004a78:	e078      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004a7a:	bf00      	nop
 8004a7c:	e076      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004a7e:	bf00      	nop
        break;
 8004a80:	e074      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8004a82:	4b2e      	ldr	r3, [pc, #184]	@ (8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004a84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a88:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004a8c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004a94:	d02c      	beq.n	8004af0 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004a9c:	d833      	bhi.n	8004b06 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004aa4:	d01a      	beq.n	8004adc <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004aac:	d82b      	bhi.n	8004b06 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d004      	beq.n	8004abe <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004aba:	d004      	beq.n	8004ac6 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8004abc:	e023      	b.n	8004b06 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004abe:	f7fe ff7b 	bl	80039b8 <HAL_RCC_GetPCLK1Freq>
 8004ac2:	61f8      	str	r0, [r7, #28]
          break;
 8004ac4:	e026      	b.n	8004b14 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004ac6:	4b1d      	ldr	r3, [pc, #116]	@ (8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004ac8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004acc:	f003 0302 	and.w	r3, r3, #2
 8004ad0:	2b02      	cmp	r3, #2
 8004ad2:	d11a      	bne.n	8004b0a <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8004ad4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004ad8:	61fb      	str	r3, [r7, #28]
          break;
 8004ada:	e016      	b.n	8004b0a <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004adc:	4b17      	ldr	r3, [pc, #92]	@ (8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ae4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ae8:	d111      	bne.n	8004b0e <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 8004aea:	4b15      	ldr	r3, [pc, #84]	@ (8004b40 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004aec:	61fb      	str	r3, [r7, #28]
          break;
 8004aee:	e00e      	b.n	8004b0e <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004af0:	4b12      	ldr	r3, [pc, #72]	@ (8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004af2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004af6:	f003 0302 	and.w	r3, r3, #2
 8004afa:	2b02      	cmp	r3, #2
 8004afc:	d109      	bne.n	8004b12 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8004afe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b02:	61fb      	str	r3, [r7, #28]
          break;
 8004b04:	e005      	b.n	8004b12 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 8004b06:	bf00      	nop
 8004b08:	e030      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004b0a:	bf00      	nop
 8004b0c:	e02e      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004b0e:	bf00      	nop
 8004b10:	e02c      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004b12:	bf00      	nop
        break;
 8004b14:	e02a      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8004b16:	4b09      	ldr	r3, [pc, #36]	@ (8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004b18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b1c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004b20:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d004      	beq.n	8004b32 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b2e:	d009      	beq.n	8004b44 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8004b30:	e012      	b.n	8004b58 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004b32:	f7fe ff41 	bl	80039b8 <HAL_RCC_GetPCLK1Freq>
 8004b36:	61f8      	str	r0, [r7, #28]
          break;
 8004b38:	e00e      	b.n	8004b58 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8004b3a:	bf00      	nop
 8004b3c:	40021000 	.word	0x40021000
 8004b40:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004b44:	4b0c      	ldr	r3, [pc, #48]	@ (8004b78 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b50:	d101      	bne.n	8004b56 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8004b52:	4b0a      	ldr	r3, [pc, #40]	@ (8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8004b54:	61fb      	str	r3, [r7, #28]
          break;
 8004b56:	bf00      	nop
        break;
 8004b58:	e008      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004b5a:	bf00      	nop
 8004b5c:	e006      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004b5e:	bf00      	nop
 8004b60:	e004      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004b62:	bf00      	nop
 8004b64:	e002      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004b66:	bf00      	nop
 8004b68:	e000      	b.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004b6a:	bf00      	nop
    }
  }

  return(frequency);
 8004b6c:	69fb      	ldr	r3, [r7, #28]
}
 8004b6e:	4618      	mov	r0, r3
 8004b70:	3720      	adds	r7, #32
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}
 8004b76:	bf00      	nop
 8004b78:	40021000 	.word	0x40021000
 8004b7c:	00f42400 	.word	0x00f42400

08004b80 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b084      	sub	sp, #16
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
 8004b88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004b8e:	4b75      	ldr	r3, [pc, #468]	@ (8004d64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	f003 0303 	and.w	r3, r3, #3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d018      	beq.n	8004bcc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004b9a:	4b72      	ldr	r3, [pc, #456]	@ (8004d64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b9c:	68db      	ldr	r3, [r3, #12]
 8004b9e:	f003 0203 	and.w	r2, r3, #3
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	429a      	cmp	r2, r3
 8004ba8:	d10d      	bne.n	8004bc6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
       ||
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d009      	beq.n	8004bc6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004bb2:	4b6c      	ldr	r3, [pc, #432]	@ (8004d64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bb4:	68db      	ldr	r3, [r3, #12]
 8004bb6:	091b      	lsrs	r3, r3, #4
 8004bb8:	f003 0307 	and.w	r3, r3, #7
 8004bbc:	1c5a      	adds	r2, r3, #1
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	685b      	ldr	r3, [r3, #4]
       ||
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	d047      	beq.n	8004c56 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	73fb      	strb	r3, [r7, #15]
 8004bca:	e044      	b.n	8004c56 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	2b03      	cmp	r3, #3
 8004bd2:	d018      	beq.n	8004c06 <RCCEx_PLLSAI1_Config+0x86>
 8004bd4:	2b03      	cmp	r3, #3
 8004bd6:	d825      	bhi.n	8004c24 <RCCEx_PLLSAI1_Config+0xa4>
 8004bd8:	2b01      	cmp	r3, #1
 8004bda:	d002      	beq.n	8004be2 <RCCEx_PLLSAI1_Config+0x62>
 8004bdc:	2b02      	cmp	r3, #2
 8004bde:	d009      	beq.n	8004bf4 <RCCEx_PLLSAI1_Config+0x74>
 8004be0:	e020      	b.n	8004c24 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004be2:	4b60      	ldr	r3, [pc, #384]	@ (8004d64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0302 	and.w	r3, r3, #2
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d11d      	bne.n	8004c2a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004bf2:	e01a      	b.n	8004c2a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004bf4:	4b5b      	ldr	r3, [pc, #364]	@ (8004d64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d116      	bne.n	8004c2e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c04:	e013      	b.n	8004c2e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004c06:	4b57      	ldr	r3, [pc, #348]	@ (8004d64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d10f      	bne.n	8004c32 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004c12:	4b54      	ldr	r3, [pc, #336]	@ (8004d64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d109      	bne.n	8004c32 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004c22:	e006      	b.n	8004c32 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	73fb      	strb	r3, [r7, #15]
      break;
 8004c28:	e004      	b.n	8004c34 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004c2a:	bf00      	nop
 8004c2c:	e002      	b.n	8004c34 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004c2e:	bf00      	nop
 8004c30:	e000      	b.n	8004c34 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004c32:	bf00      	nop
    }

    if(status == HAL_OK)
 8004c34:	7bfb      	ldrb	r3, [r7, #15]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d10d      	bne.n	8004c56 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004c3a:	4b4a      	ldr	r3, [pc, #296]	@ (8004d64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c3c:	68db      	ldr	r3, [r3, #12]
 8004c3e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6819      	ldr	r1, [r3, #0]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	3b01      	subs	r3, #1
 8004c4c:	011b      	lsls	r3, r3, #4
 8004c4e:	430b      	orrs	r3, r1
 8004c50:	4944      	ldr	r1, [pc, #272]	@ (8004d64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c52:	4313      	orrs	r3, r2
 8004c54:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004c56:	7bfb      	ldrb	r3, [r7, #15]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d17d      	bne.n	8004d58 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004c5c:	4b41      	ldr	r3, [pc, #260]	@ (8004d64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a40      	ldr	r2, [pc, #256]	@ (8004d64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c62:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004c66:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c68:	f7fc fe7e 	bl	8001968 <HAL_GetTick>
 8004c6c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004c6e:	e009      	b.n	8004c84 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004c70:	f7fc fe7a 	bl	8001968 <HAL_GetTick>
 8004c74:	4602      	mov	r2, r0
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	1ad3      	subs	r3, r2, r3
 8004c7a:	2b02      	cmp	r3, #2
 8004c7c:	d902      	bls.n	8004c84 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004c7e:	2303      	movs	r3, #3
 8004c80:	73fb      	strb	r3, [r7, #15]
        break;
 8004c82:	e005      	b.n	8004c90 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004c84:	4b37      	ldr	r3, [pc, #220]	@ (8004d64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d1ef      	bne.n	8004c70 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004c90:	7bfb      	ldrb	r3, [r7, #15]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d160      	bne.n	8004d58 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d111      	bne.n	8004cc0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004c9c:	4b31      	ldr	r3, [pc, #196]	@ (8004d64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c9e:	691b      	ldr	r3, [r3, #16]
 8004ca0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004ca4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ca8:	687a      	ldr	r2, [r7, #4]
 8004caa:	6892      	ldr	r2, [r2, #8]
 8004cac:	0211      	lsls	r1, r2, #8
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	68d2      	ldr	r2, [r2, #12]
 8004cb2:	0912      	lsrs	r2, r2, #4
 8004cb4:	0452      	lsls	r2, r2, #17
 8004cb6:	430a      	orrs	r2, r1
 8004cb8:	492a      	ldr	r1, [pc, #168]	@ (8004d64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	610b      	str	r3, [r1, #16]
 8004cbe:	e027      	b.n	8004d10 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	d112      	bne.n	8004cec <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004cc6:	4b27      	ldr	r3, [pc, #156]	@ (8004d64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cc8:	691b      	ldr	r3, [r3, #16]
 8004cca:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004cce:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	6892      	ldr	r2, [r2, #8]
 8004cd6:	0211      	lsls	r1, r2, #8
 8004cd8:	687a      	ldr	r2, [r7, #4]
 8004cda:	6912      	ldr	r2, [r2, #16]
 8004cdc:	0852      	lsrs	r2, r2, #1
 8004cde:	3a01      	subs	r2, #1
 8004ce0:	0552      	lsls	r2, r2, #21
 8004ce2:	430a      	orrs	r2, r1
 8004ce4:	491f      	ldr	r1, [pc, #124]	@ (8004d64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	610b      	str	r3, [r1, #16]
 8004cea:	e011      	b.n	8004d10 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004cec:	4b1d      	ldr	r3, [pc, #116]	@ (8004d64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cee:	691b      	ldr	r3, [r3, #16]
 8004cf0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004cf4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004cf8:	687a      	ldr	r2, [r7, #4]
 8004cfa:	6892      	ldr	r2, [r2, #8]
 8004cfc:	0211      	lsls	r1, r2, #8
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	6952      	ldr	r2, [r2, #20]
 8004d02:	0852      	lsrs	r2, r2, #1
 8004d04:	3a01      	subs	r2, #1
 8004d06:	0652      	lsls	r2, r2, #25
 8004d08:	430a      	orrs	r2, r1
 8004d0a:	4916      	ldr	r1, [pc, #88]	@ (8004d64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004d10:	4b14      	ldr	r3, [pc, #80]	@ (8004d64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a13      	ldr	r2, [pc, #76]	@ (8004d64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d16:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004d1a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d1c:	f7fc fe24 	bl	8001968 <HAL_GetTick>
 8004d20:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004d22:	e009      	b.n	8004d38 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004d24:	f7fc fe20 	bl	8001968 <HAL_GetTick>
 8004d28:	4602      	mov	r2, r0
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	1ad3      	subs	r3, r2, r3
 8004d2e:	2b02      	cmp	r3, #2
 8004d30:	d902      	bls.n	8004d38 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004d32:	2303      	movs	r3, #3
 8004d34:	73fb      	strb	r3, [r7, #15]
          break;
 8004d36:	e005      	b.n	8004d44 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004d38:	4b0a      	ldr	r3, [pc, #40]	@ (8004d64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d0ef      	beq.n	8004d24 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004d44:	7bfb      	ldrb	r3, [r7, #15]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d106      	bne.n	8004d58 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004d4a:	4b06      	ldr	r3, [pc, #24]	@ (8004d64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d4c:	691a      	ldr	r2, [r3, #16]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	699b      	ldr	r3, [r3, #24]
 8004d52:	4904      	ldr	r1, [pc, #16]	@ (8004d64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d54:	4313      	orrs	r3, r2
 8004d56:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004d58:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	3710      	adds	r7, #16
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}
 8004d62:	bf00      	nop
 8004d64:	40021000 	.word	0x40021000

08004d68 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b084      	sub	sp, #16
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
 8004d70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d72:	2300      	movs	r3, #0
 8004d74:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004d76:	4b6a      	ldr	r3, [pc, #424]	@ (8004f20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d78:	68db      	ldr	r3, [r3, #12]
 8004d7a:	f003 0303 	and.w	r3, r3, #3
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d018      	beq.n	8004db4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004d82:	4b67      	ldr	r3, [pc, #412]	@ (8004f20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d84:	68db      	ldr	r3, [r3, #12]
 8004d86:	f003 0203 	and.w	r2, r3, #3
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	429a      	cmp	r2, r3
 8004d90:	d10d      	bne.n	8004dae <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
       ||
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d009      	beq.n	8004dae <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004d9a:	4b61      	ldr	r3, [pc, #388]	@ (8004f20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d9c:	68db      	ldr	r3, [r3, #12]
 8004d9e:	091b      	lsrs	r3, r3, #4
 8004da0:	f003 0307 	and.w	r3, r3, #7
 8004da4:	1c5a      	adds	r2, r3, #1
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	685b      	ldr	r3, [r3, #4]
       ||
 8004daa:	429a      	cmp	r2, r3
 8004dac:	d047      	beq.n	8004e3e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	73fb      	strb	r3, [r7, #15]
 8004db2:	e044      	b.n	8004e3e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	2b03      	cmp	r3, #3
 8004dba:	d018      	beq.n	8004dee <RCCEx_PLLSAI2_Config+0x86>
 8004dbc:	2b03      	cmp	r3, #3
 8004dbe:	d825      	bhi.n	8004e0c <RCCEx_PLLSAI2_Config+0xa4>
 8004dc0:	2b01      	cmp	r3, #1
 8004dc2:	d002      	beq.n	8004dca <RCCEx_PLLSAI2_Config+0x62>
 8004dc4:	2b02      	cmp	r3, #2
 8004dc6:	d009      	beq.n	8004ddc <RCCEx_PLLSAI2_Config+0x74>
 8004dc8:	e020      	b.n	8004e0c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004dca:	4b55      	ldr	r3, [pc, #340]	@ (8004f20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f003 0302 	and.w	r3, r3, #2
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d11d      	bne.n	8004e12 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004dda:	e01a      	b.n	8004e12 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004ddc:	4b50      	ldr	r3, [pc, #320]	@ (8004f20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d116      	bne.n	8004e16 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004dec:	e013      	b.n	8004e16 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004dee:	4b4c      	ldr	r3, [pc, #304]	@ (8004f20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d10f      	bne.n	8004e1a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004dfa:	4b49      	ldr	r3, [pc, #292]	@ (8004f20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d109      	bne.n	8004e1a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004e06:	2301      	movs	r3, #1
 8004e08:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004e0a:	e006      	b.n	8004e1a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	73fb      	strb	r3, [r7, #15]
      break;
 8004e10:	e004      	b.n	8004e1c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004e12:	bf00      	nop
 8004e14:	e002      	b.n	8004e1c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004e16:	bf00      	nop
 8004e18:	e000      	b.n	8004e1c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004e1a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004e1c:	7bfb      	ldrb	r3, [r7, #15]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d10d      	bne.n	8004e3e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004e22:	4b3f      	ldr	r3, [pc, #252]	@ (8004f20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e24:	68db      	ldr	r3, [r3, #12]
 8004e26:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6819      	ldr	r1, [r3, #0]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	3b01      	subs	r3, #1
 8004e34:	011b      	lsls	r3, r3, #4
 8004e36:	430b      	orrs	r3, r1
 8004e38:	4939      	ldr	r1, [pc, #228]	@ (8004f20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004e3e:	7bfb      	ldrb	r3, [r7, #15]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d167      	bne.n	8004f14 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004e44:	4b36      	ldr	r3, [pc, #216]	@ (8004f20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a35      	ldr	r2, [pc, #212]	@ (8004f20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e4e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e50:	f7fc fd8a 	bl	8001968 <HAL_GetTick>
 8004e54:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004e56:	e009      	b.n	8004e6c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004e58:	f7fc fd86 	bl	8001968 <HAL_GetTick>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	1ad3      	subs	r3, r2, r3
 8004e62:	2b02      	cmp	r3, #2
 8004e64:	d902      	bls.n	8004e6c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004e66:	2303      	movs	r3, #3
 8004e68:	73fb      	strb	r3, [r7, #15]
        break;
 8004e6a:	e005      	b.n	8004e78 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004e6c:	4b2c      	ldr	r3, [pc, #176]	@ (8004f20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d1ef      	bne.n	8004e58 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004e78:	7bfb      	ldrb	r3, [r7, #15]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d14a      	bne.n	8004f14 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d111      	bne.n	8004ea8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004e84:	4b26      	ldr	r3, [pc, #152]	@ (8004f20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e86:	695b      	ldr	r3, [r3, #20]
 8004e88:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004e8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e90:	687a      	ldr	r2, [r7, #4]
 8004e92:	6892      	ldr	r2, [r2, #8]
 8004e94:	0211      	lsls	r1, r2, #8
 8004e96:	687a      	ldr	r2, [r7, #4]
 8004e98:	68d2      	ldr	r2, [r2, #12]
 8004e9a:	0912      	lsrs	r2, r2, #4
 8004e9c:	0452      	lsls	r2, r2, #17
 8004e9e:	430a      	orrs	r2, r1
 8004ea0:	491f      	ldr	r1, [pc, #124]	@ (8004f20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	614b      	str	r3, [r1, #20]
 8004ea6:	e011      	b.n	8004ecc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004ea8:	4b1d      	ldr	r3, [pc, #116]	@ (8004f20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004eaa:	695b      	ldr	r3, [r3, #20]
 8004eac:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004eb0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004eb4:	687a      	ldr	r2, [r7, #4]
 8004eb6:	6892      	ldr	r2, [r2, #8]
 8004eb8:	0211      	lsls	r1, r2, #8
 8004eba:	687a      	ldr	r2, [r7, #4]
 8004ebc:	6912      	ldr	r2, [r2, #16]
 8004ebe:	0852      	lsrs	r2, r2, #1
 8004ec0:	3a01      	subs	r2, #1
 8004ec2:	0652      	lsls	r2, r2, #25
 8004ec4:	430a      	orrs	r2, r1
 8004ec6:	4916      	ldr	r1, [pc, #88]	@ (8004f20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004ecc:	4b14      	ldr	r3, [pc, #80]	@ (8004f20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a13      	ldr	r2, [pc, #76]	@ (8004f20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ed2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ed6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ed8:	f7fc fd46 	bl	8001968 <HAL_GetTick>
 8004edc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004ede:	e009      	b.n	8004ef4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004ee0:	f7fc fd42 	bl	8001968 <HAL_GetTick>
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	1ad3      	subs	r3, r2, r3
 8004eea:	2b02      	cmp	r3, #2
 8004eec:	d902      	bls.n	8004ef4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004eee:	2303      	movs	r3, #3
 8004ef0:	73fb      	strb	r3, [r7, #15]
          break;
 8004ef2:	e005      	b.n	8004f00 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004ef4:	4b0a      	ldr	r3, [pc, #40]	@ (8004f20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d0ef      	beq.n	8004ee0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004f00:	7bfb      	ldrb	r3, [r7, #15]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d106      	bne.n	8004f14 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004f06:	4b06      	ldr	r3, [pc, #24]	@ (8004f20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f08:	695a      	ldr	r2, [r3, #20]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	695b      	ldr	r3, [r3, #20]
 8004f0e:	4904      	ldr	r1, [pc, #16]	@ (8004f20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f10:	4313      	orrs	r3, r2
 8004f12:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	3710      	adds	r7, #16
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	bf00      	nop
 8004f20:	40021000 	.word	0x40021000

08004f24 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b089      	sub	sp, #36	@ 0x24
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
 8004f2c:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8004f32:	2300      	movs	r3, #0
 8004f34:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8004f36:	2300      	movs	r3, #0
 8004f38:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f40:	d10c      	bne.n	8004f5c <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8004f42:	4b6e      	ldr	r3, [pc, #440]	@ (80050fc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004f44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f48:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8004f4c:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8004f4e:	69bb      	ldr	r3, [r7, #24]
 8004f50:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004f54:	d112      	bne.n	8004f7c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004f56:	4b6a      	ldr	r3, [pc, #424]	@ (8005100 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8004f58:	61fb      	str	r3, [r7, #28]
 8004f5a:	e00f      	b.n	8004f7c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f62:	d10b      	bne.n	8004f7c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8004f64:	4b65      	ldr	r3, [pc, #404]	@ (80050fc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f6a:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8004f6e:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8004f70:	69bb      	ldr	r3, [r7, #24]
 8004f72:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004f76:	d101      	bne.n	8004f7c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8004f78:	4b61      	ldr	r3, [pc, #388]	@ (8005100 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8004f7a:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8004f7c:	69fb      	ldr	r3, [r7, #28]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	f040 80b4 	bne.w	80050ec <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8004f88:	69bb      	ldr	r3, [r7, #24]
 8004f8a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004f8e:	d003      	beq.n	8004f98 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8004f90:	69bb      	ldr	r3, [r7, #24]
 8004f92:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004f96:	d135      	bne.n	8005004 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004f98:	4b58      	ldr	r3, [pc, #352]	@ (80050fc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fa0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004fa4:	f040 80a1 	bne.w	80050ea <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 8004fa8:	4b54      	ldr	r3, [pc, #336]	@ (80050fc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	f000 809a 	beq.w	80050ea <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004fb6:	4b51      	ldr	r3, [pc, #324]	@ (80050fc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004fb8:	68db      	ldr	r3, [r3, #12]
 8004fba:	091b      	lsrs	r3, r3, #4
 8004fbc:	f003 0307 	and.w	r3, r3, #7
 8004fc0:	3301      	adds	r3, #1
 8004fc2:	693a      	ldr	r2, [r7, #16]
 8004fc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fc8:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004fca:	4b4c      	ldr	r3, [pc, #304]	@ (80050fc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004fcc:	68db      	ldr	r3, [r3, #12]
 8004fce:	0a1b      	lsrs	r3, r3, #8
 8004fd0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004fd4:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d10a      	bne.n	8004ff2 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8004fdc:	4b47      	ldr	r3, [pc, #284]	@ (80050fc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d002      	beq.n	8004fee <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8004fe8:	2311      	movs	r3, #17
 8004fea:	617b      	str	r3, [r7, #20]
 8004fec:	e001      	b.n	8004ff2 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 8004fee:	2307      	movs	r3, #7
 8004ff0:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	68fa      	ldr	r2, [r7, #12]
 8004ff6:	fb03 f202 	mul.w	r2, r3, r2
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005000:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005002:	e072      	b.n	80050ea <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8005004:	69bb      	ldr	r3, [r7, #24]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d133      	bne.n	8005072 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800500a:	4b3c      	ldr	r3, [pc, #240]	@ (80050fc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005012:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005016:	d169      	bne.n	80050ec <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005018:	4b38      	ldr	r3, [pc, #224]	@ (80050fc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800501a:	691b      	ldr	r3, [r3, #16]
 800501c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005020:	2b00      	cmp	r3, #0
 8005022:	d063      	beq.n	80050ec <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005024:	4b35      	ldr	r3, [pc, #212]	@ (80050fc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005026:	68db      	ldr	r3, [r3, #12]
 8005028:	091b      	lsrs	r3, r3, #4
 800502a:	f003 0307 	and.w	r3, r3, #7
 800502e:	3301      	adds	r3, #1
 8005030:	693a      	ldr	r2, [r7, #16]
 8005032:	fbb2 f3f3 	udiv	r3, r2, r3
 8005036:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005038:	4b30      	ldr	r3, [pc, #192]	@ (80050fc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800503a:	691b      	ldr	r3, [r3, #16]
 800503c:	0a1b      	lsrs	r3, r3, #8
 800503e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005042:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d10a      	bne.n	8005060 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800504a:	4b2c      	ldr	r3, [pc, #176]	@ (80050fc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800504c:	691b      	ldr	r3, [r3, #16]
 800504e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005052:	2b00      	cmp	r3, #0
 8005054:	d002      	beq.n	800505c <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 8005056:	2311      	movs	r3, #17
 8005058:	617b      	str	r3, [r7, #20]
 800505a:	e001      	b.n	8005060 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 800505c:	2307      	movs	r3, #7
 800505e:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	68fa      	ldr	r2, [r7, #12]
 8005064:	fb03 f202 	mul.w	r2, r3, r2
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	fbb2 f3f3 	udiv	r3, r2, r3
 800506e:	61fb      	str	r3, [r7, #28]
 8005070:	e03c      	b.n	80050ec <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8005072:	69bb      	ldr	r3, [r7, #24]
 8005074:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005078:	d003      	beq.n	8005082 <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 800507a:	69bb      	ldr	r3, [r7, #24]
 800507c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005080:	d134      	bne.n	80050ec <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8005082:	4b1e      	ldr	r3, [pc, #120]	@ (80050fc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800508a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800508e:	d12d      	bne.n	80050ec <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005090:	4b1a      	ldr	r3, [pc, #104]	@ (80050fc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005092:	695b      	ldr	r3, [r3, #20]
 8005094:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005098:	2b00      	cmp	r3, #0
 800509a:	d027      	beq.n	80050ec <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800509c:	4b17      	ldr	r3, [pc, #92]	@ (80050fc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800509e:	68db      	ldr	r3, [r3, #12]
 80050a0:	091b      	lsrs	r3, r3, #4
 80050a2:	f003 0307 	and.w	r3, r3, #7
 80050a6:	3301      	adds	r3, #1
 80050a8:	693a      	ldr	r2, [r7, #16]
 80050aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ae:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80050b0:	4b12      	ldr	r3, [pc, #72]	@ (80050fc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80050b2:	695b      	ldr	r3, [r3, #20]
 80050b4:	0a1b      	lsrs	r3, r3, #8
 80050b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80050ba:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d10a      	bne.n	80050d8 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80050c2:	4b0e      	ldr	r3, [pc, #56]	@ (80050fc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80050c4:	695b      	ldr	r3, [r3, #20]
 80050c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d002      	beq.n	80050d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 80050ce:	2311      	movs	r3, #17
 80050d0:	617b      	str	r3, [r7, #20]
 80050d2:	e001      	b.n	80050d8 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 80050d4:	2307      	movs	r3, #7
 80050d6:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	68fa      	ldr	r2, [r7, #12]
 80050dc:	fb03 f202 	mul.w	r2, r3, r2
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80050e6:	61fb      	str	r3, [r7, #28]
 80050e8:	e000      	b.n	80050ec <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80050ea:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80050ec:	69fb      	ldr	r3, [r7, #28]
}
 80050ee:	4618      	mov	r0, r3
 80050f0:	3724      	adds	r7, #36	@ 0x24
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr
 80050fa:	bf00      	nop
 80050fc:	40021000 	.word	0x40021000
 8005100:	001fff68 	.word	0x001fff68

08005104 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b086      	sub	sp, #24
 8005108:	af00      	add	r7, sp, #0
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	60b9      	str	r1, [r7, #8]
 800510e:	607a      	str	r2, [r7, #4]
 8005110:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	2b02      	cmp	r3, #2
 8005116:	d904      	bls.n	8005122 <HAL_SAI_InitProtocol+0x1e>
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	3b03      	subs	r3, #3
 800511c:	2b01      	cmp	r3, #1
 800511e:	d812      	bhi.n	8005146 <HAL_SAI_InitProtocol+0x42>
 8005120:	e008      	b.n	8005134 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	687a      	ldr	r2, [r7, #4]
 8005126:	68b9      	ldr	r1, [r7, #8]
 8005128:	68f8      	ldr	r0, [r7, #12]
 800512a:	f000 fd09 	bl	8005b40 <SAI_InitI2S>
 800512e:	4603      	mov	r3, r0
 8005130:	75fb      	strb	r3, [r7, #23]
      break;
 8005132:	e00b      	b.n	800514c <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	687a      	ldr	r2, [r7, #4]
 8005138:	68b9      	ldr	r1, [r7, #8]
 800513a:	68f8      	ldr	r0, [r7, #12]
 800513c:	f000 fdb2 	bl	8005ca4 <SAI_InitPCM>
 8005140:	4603      	mov	r3, r0
 8005142:	75fb      	strb	r3, [r7, #23]
      break;
 8005144:	e002      	b.n	800514c <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	75fb      	strb	r3, [r7, #23]
      break;
 800514a:	bf00      	nop
  }

  if (status == HAL_OK)
 800514c:	7dfb      	ldrb	r3, [r7, #23]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d104      	bne.n	800515c <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 8005152:	68f8      	ldr	r0, [r7, #12]
 8005154:	f000 f808 	bl	8005168 <HAL_SAI_Init>
 8005158:	4603      	mov	r3, r0
 800515a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800515c:	7dfb      	ldrb	r3, [r7, #23]
}
 800515e:	4618      	mov	r0, r3
 8005160:	3718      	adds	r7, #24
 8005162:	46bd      	mov	sp, r7
 8005164:	bd80      	pop	{r7, pc}
	...

08005168 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b088      	sub	sp, #32
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d101      	bne.n	800517a <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	e155      	b.n	8005426 <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005180:	b2db      	uxtb	r3, r3
 8005182:	2b00      	cmp	r3, #0
 8005184:	d106      	bne.n	8005194 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2200      	movs	r2, #0
 800518a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f7fb fffc 	bl	800118c <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8005194:	6878      	ldr	r0, [r7, #4]
 8005196:	f000 fe3f 	bl	8005e18 <SAI_Disable>
 800519a:	4603      	mov	r3, r0
 800519c:	2b00      	cmp	r3, #0
 800519e:	d001      	beq.n	80051a4 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	e140      	b.n	8005426 <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2202      	movs	r2, #2
 80051a8:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	68db      	ldr	r3, [r3, #12]
 80051b0:	2b02      	cmp	r3, #2
 80051b2:	d00c      	beq.n	80051ce <HAL_SAI_Init+0x66>
 80051b4:	2b02      	cmp	r3, #2
 80051b6:	d80d      	bhi.n	80051d4 <HAL_SAI_Init+0x6c>
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d002      	beq.n	80051c2 <HAL_SAI_Init+0x5a>
 80051bc:	2b01      	cmp	r3, #1
 80051be:	d003      	beq.n	80051c8 <HAL_SAI_Init+0x60>
 80051c0:	e008      	b.n	80051d4 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80051c2:	2300      	movs	r3, #0
 80051c4:	61fb      	str	r3, [r7, #28]
      break;
 80051c6:	e008      	b.n	80051da <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80051c8:	2310      	movs	r3, #16
 80051ca:	61fb      	str	r3, [r7, #28]
      break;
 80051cc:	e005      	b.n	80051da <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80051ce:	2320      	movs	r3, #32
 80051d0:	61fb      	str	r3, [r7, #28]
      break;
 80051d2:	e002      	b.n	80051da <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 80051d4:	2300      	movs	r3, #0
 80051d6:	61fb      	str	r3, [r7, #28]
      break;
 80051d8:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	2b03      	cmp	r3, #3
 80051e0:	d81d      	bhi.n	800521e <HAL_SAI_Init+0xb6>
 80051e2:	a201      	add	r2, pc, #4	@ (adr r2, 80051e8 <HAL_SAI_Init+0x80>)
 80051e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051e8:	080051f9 	.word	0x080051f9
 80051ec:	080051ff 	.word	0x080051ff
 80051f0:	08005207 	.word	0x08005207
 80051f4:	0800520f 	.word	0x0800520f
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 80051f8:	2300      	movs	r3, #0
 80051fa:	617b      	str	r3, [r7, #20]
      break;
 80051fc:	e012      	b.n	8005224 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80051fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005202:	617b      	str	r3, [r7, #20]
      break;
 8005204:	e00e      	b.n	8005224 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005206:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800520a:	617b      	str	r3, [r7, #20]
      break;
 800520c:	e00a      	b.n	8005224 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800520e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005212:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8005214:	69fb      	ldr	r3, [r7, #28]
 8005216:	f043 0301 	orr.w	r3, r3, #1
 800521a:	61fb      	str	r3, [r7, #28]
      break;
 800521c:	e002      	b.n	8005224 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 800521e:	2300      	movs	r3, #0
 8005220:	617b      	str	r3, [r7, #20]
      break;
 8005222:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a81      	ldr	r2, [pc, #516]	@ (8005430 <HAL_SAI_Init+0x2c8>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d004      	beq.n	8005238 <HAL_SAI_Init+0xd0>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a80      	ldr	r2, [pc, #512]	@ (8005434 <HAL_SAI_Init+0x2cc>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d103      	bne.n	8005240 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8005238:	4a7f      	ldr	r2, [pc, #508]	@ (8005438 <HAL_SAI_Init+0x2d0>)
 800523a:	69fb      	ldr	r3, [r7, #28]
 800523c:	6013      	str	r3, [r2, #0]
 800523e:	e002      	b.n	8005246 <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8005240:	4a7e      	ldr	r2, [pc, #504]	@ (800543c <HAL_SAI_Init+0x2d4>)
 8005242:	69fb      	ldr	r3, [r7, #28]
 8005244:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	69db      	ldr	r3, [r3, #28]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d041      	beq.n	80052d2 <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a77      	ldr	r2, [pc, #476]	@ (8005430 <HAL_SAI_Init+0x2c8>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d004      	beq.n	8005262 <HAL_SAI_Init+0xfa>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	4a75      	ldr	r2, [pc, #468]	@ (8005434 <HAL_SAI_Init+0x2cc>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d105      	bne.n	800526e <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8005262:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8005266:	f7fe ff1d 	bl	80040a4 <HAL_RCCEx_GetPeriphCLKFreq>
 800526a:	6138      	str	r0, [r7, #16]
 800526c:	e004      	b.n	8005278 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800526e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8005272:	f7fe ff17 	bl	80040a4 <HAL_RCCEx_GetPeriphCLKFreq>
 8005276:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8005278:	693a      	ldr	r2, [r7, #16]
 800527a:	4613      	mov	r3, r2
 800527c:	009b      	lsls	r3, r3, #2
 800527e:	4413      	add	r3, r2
 8005280:	005b      	lsls	r3, r3, #1
 8005282:	461a      	mov	r2, r3
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	69db      	ldr	r3, [r3, #28]
 8005288:	025b      	lsls	r3, r3, #9
 800528a:	fbb2 f3f3 	udiv	r3, r2, r3
 800528e:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	4a6b      	ldr	r2, [pc, #428]	@ (8005440 <HAL_SAI_Init+0x2d8>)
 8005294:	fba2 2303 	umull	r2, r3, r2, r3
 8005298:	08da      	lsrs	r2, r3, #3
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800529e:	68f9      	ldr	r1, [r7, #12]
 80052a0:	4b67      	ldr	r3, [pc, #412]	@ (8005440 <HAL_SAI_Init+0x2d8>)
 80052a2:	fba3 2301 	umull	r2, r3, r3, r1
 80052a6:	08da      	lsrs	r2, r3, #3
 80052a8:	4613      	mov	r3, r2
 80052aa:	009b      	lsls	r3, r3, #2
 80052ac:	4413      	add	r3, r2
 80052ae:	005b      	lsls	r3, r3, #1
 80052b0:	1aca      	subs	r2, r1, r3
 80052b2:	2a08      	cmp	r2, #8
 80052b4:	d904      	bls.n	80052c0 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6a1b      	ldr	r3, [r3, #32]
 80052ba:	1c5a      	adds	r2, r3, #1
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052c4:	2b04      	cmp	r3, #4
 80052c6:	d104      	bne.n	80052d2 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6a1b      	ldr	r3, [r3, #32]
 80052cc:	085a      	lsrs	r2, r3, #1
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d003      	beq.n	80052e2 <HAL_SAI_Init+0x17a>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	2b02      	cmp	r3, #2
 80052e0:	d109      	bne.n	80052f6 <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052e6:	2b01      	cmp	r3, #1
 80052e8:	d101      	bne.n	80052ee <HAL_SAI_Init+0x186>
 80052ea:	2300      	movs	r3, #0
 80052ec:	e001      	b.n	80052f2 <HAL_SAI_Init+0x18a>
 80052ee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80052f2:	61bb      	str	r3, [r7, #24]
 80052f4:	e008      	b.n	8005308 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d102      	bne.n	8005304 <HAL_SAI_Init+0x19c>
 80052fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005302:	e000      	b.n	8005306 <HAL_SAI_Init+0x19e>
 8005304:	2300      	movs	r3, #0
 8005306:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	6819      	ldr	r1, [r3, #0]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	4b4c      	ldr	r3, [pc, #304]	@ (8005444 <HAL_SAI_Init+0x2dc>)
 8005314:	400b      	ands	r3, r1
 8005316:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	6819      	ldr	r1, [r3, #0]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	685a      	ldr	r2, [r3, #4]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005326:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800532c:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005332:	431a      	orrs	r2, r3
 8005334:	69bb      	ldr	r3, [r7, #24]
 8005336:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8005338:	697b      	ldr	r3, [r7, #20]
 800533a:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 8005340:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	691b      	ldr	r3, [r3, #16]
 8005346:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800534c:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6a1b      	ldr	r3, [r3, #32]
 8005352:	051b      	lsls	r3, r3, #20
 8005354:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	430a      	orrs	r2, r1
 800535c:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	687a      	ldr	r2, [r7, #4]
 8005366:	6812      	ldr	r2, [r2, #0]
 8005368:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800536c:	f023 030f 	bic.w	r3, r3, #15
 8005370:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	6859      	ldr	r1, [r3, #4]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	699a      	ldr	r2, [r3, #24]
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005380:	431a      	orrs	r2, r3
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005386:	431a      	orrs	r2, r3
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	430a      	orrs	r2, r1
 800538e:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	6899      	ldr	r1, [r3, #8]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681a      	ldr	r2, [r3, #0]
 800539a:	4b2b      	ldr	r3, [pc, #172]	@ (8005448 <HAL_SAI_Init+0x2e0>)
 800539c:	400b      	ands	r3, r1
 800539e:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	6899      	ldr	r1, [r3, #8]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053aa:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80053b0:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 80053b6:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 80053bc:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053c2:	3b01      	subs	r3, #1
 80053c4:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80053c6:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	430a      	orrs	r2, r1
 80053ce:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	68d9      	ldr	r1, [r3, #12]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	f24f 0320 	movw	r3, #61472	@ 0xf020
 80053de:	400b      	ands	r3, r1
 80053e0:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	68d9      	ldr	r1, [r3, #12]
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053f0:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053f6:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80053f8:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053fe:	3b01      	subs	r3, #1
 8005400:	021b      	lsls	r3, r3, #8
 8005402:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	430a      	orrs	r2, r1
 800540a:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2200      	movs	r2, #0
 8005410:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2201      	movs	r2, #1
 8005418:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2200      	movs	r2, #0
 8005420:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8005424:	2300      	movs	r3, #0
}
 8005426:	4618      	mov	r0, r3
 8005428:	3720      	adds	r7, #32
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}
 800542e:	bf00      	nop
 8005430:	40015404 	.word	0x40015404
 8005434:	40015424 	.word	0x40015424
 8005438:	40015400 	.word	0x40015400
 800543c:	40015800 	.word	0x40015800
 8005440:	cccccccd 	.word	0xcccccccd
 8005444:	ff05c010 	.word	0xff05c010
 8005448:	fff88000 	.word	0xfff88000

0800544c <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b084      	sub	sp, #16
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005454:	2300      	movs	r3, #0
 8005456:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800545e:	2b01      	cmp	r3, #1
 8005460:	d101      	bne.n	8005466 <HAL_SAI_Abort+0x1a>
 8005462:	2302      	movs	r3, #2
 8005464:	e053      	b.n	800550e <HAL_SAI_Abort+0xc2>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2201      	movs	r2, #1
 800546a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f000 fcd2 	bl	8005e18 <SAI_Disable>
 8005474:	4603      	mov	r3, r0
 8005476:	2b00      	cmp	r3, #0
 8005478:	d001      	beq.n	800547e <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 800547a:	2301      	movs	r3, #1
 800547c:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005488:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800548c:	d125      	bne.n	80054da <HAL_SAI_Abort+0x8e>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800549c:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	2b12      	cmp	r3, #18
 80054a8:	d108      	bne.n	80054bc <HAL_SAI_Abort+0x70>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d004      	beq.n	80054bc <HAL_SAI_Abort+0x70>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmatx);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80054b6:	4618      	mov	r0, r3
 80054b8:	f7fc fcb0 	bl	8001e1c <HAL_DMA_Abort>
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80054c2:	b2db      	uxtb	r3, r3
 80054c4:	2b22      	cmp	r3, #34	@ 0x22
 80054c6:	d108      	bne.n	80054da <HAL_SAI_Abort+0x8e>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d004      	beq.n	80054da <HAL_SAI_Abort+0x8e>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmarx);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054d4:	4618      	mov	r0, r3
 80054d6:	f7fc fca1 	bl	8001e1c <HAL_DMA_Abort>
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	2200      	movs	r2, #0
 80054e0:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f04f 32ff 	mov.w	r2, #4294967295
 80054ea:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	685a      	ldr	r2, [r3, #4]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f042 0208 	orr.w	r2, r2, #8
 80054fa:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2201      	movs	r2, #1
 8005500:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2200      	movs	r2, #0
 8005508:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 800550c:	7bfb      	ldrb	r3, [r7, #15]
}
 800550e:	4618      	mov	r0, r3
 8005510:	3710      	adds	r7, #16
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}
	...

08005518 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b086      	sub	sp, #24
 800551c:	af00      	add	r7, sp, #0
 800551e:	60f8      	str	r0, [r7, #12]
 8005520:	60b9      	str	r1, [r7, #8]
 8005522:	4613      	mov	r3, r2
 8005524:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8005526:	f7fc fa1f 	bl	8001968 <HAL_GetTick>
 800552a:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d002      	beq.n	8005538 <HAL_SAI_Transmit_DMA+0x20>
 8005532:	88fb      	ldrh	r3, [r7, #6]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d101      	bne.n	800553c <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	e093      	b.n	8005664 <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005542:	b2db      	uxtb	r3, r3
 8005544:	2b01      	cmp	r3, #1
 8005546:	f040 808c 	bne.w	8005662 <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8005550:	2b01      	cmp	r3, #1
 8005552:	d101      	bne.n	8005558 <HAL_SAI_Transmit_DMA+0x40>
 8005554:	2302      	movs	r3, #2
 8005556:	e085      	b.n	8005664 <HAL_SAI_Transmit_DMA+0x14c>
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2201      	movs	r2, #1
 800555c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	68ba      	ldr	r2, [r7, #8]
 8005564:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	88fa      	ldrh	r2, [r7, #6]
 800556a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	88fa      	ldrh	r2, [r7, #6]
 8005572:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2200      	movs	r2, #0
 800557a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2212      	movs	r2, #18
 8005582:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800558a:	4a38      	ldr	r2, [pc, #224]	@ (800566c <HAL_SAI_Transmit_DMA+0x154>)
 800558c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005592:	4a37      	ldr	r2, [pc, #220]	@ (8005670 <HAL_SAI_Transmit_DMA+0x158>)
 8005594:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800559a:	4a36      	ldr	r2, [pc, #216]	@ (8005674 <HAL_SAI_Transmit_DMA+0x15c>)
 800559c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055a2:	2200      	movs	r2, #0
 80055a4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80055ae:	4619      	mov	r1, r3
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	331c      	adds	r3, #28
 80055b6:	461a      	mov	r2, r3
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80055be:	f7fc fbcd 	bl	8001d5c <HAL_DMA_Start_IT>
 80055c2:	4603      	mov	r3, r0
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d005      	beq.n	80055d4 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2200      	movs	r2, #0
 80055cc:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 80055d0:	2301      	movs	r3, #1
 80055d2:	e047      	b.n	8005664 <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80055d4:	2100      	movs	r1, #0
 80055d6:	68f8      	ldr	r0, [r7, #12]
 80055d8:	f000 fbe6 	bl	8005da8 <SAI_InterruptFlag>
 80055dc:	4601      	mov	r1, r0
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	691a      	ldr	r2, [r3, #16]
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	430a      	orrs	r2, r1
 80055ea:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80055fa:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 80055fc:	e015      	b.n	800562a <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 80055fe:	f7fc f9b3 	bl	8001968 <HAL_GetTick>
 8005602:	4602      	mov	r2, r0
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	1ad3      	subs	r3, r2, r3
 8005608:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800560c:	d90d      	bls.n	800562a <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005614:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2200      	movs	r2, #0
 8005622:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005626:	2303      	movs	r3, #3
 8005628:	e01c      	b.n	8005664 <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	695b      	ldr	r3, [r3, #20]
 8005630:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005634:	2b00      	cmp	r3, #0
 8005636:	d0e2      	beq.n	80055fe <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005642:	2b00      	cmp	r3, #0
 8005644:	d107      	bne.n	8005656 <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	681a      	ldr	r2, [r3, #0]
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005654:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2200      	movs	r2, #0
 800565a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800565e:	2300      	movs	r3, #0
 8005660:	e000      	b.n	8005664 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 8005662:	2302      	movs	r3, #2
  }
}
 8005664:	4618      	mov	r0, r3
 8005666:	3718      	adds	r7, #24
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}
 800566c:	08005eeb 	.word	0x08005eeb
 8005670:	08005e8d 	.word	0x08005e8d
 8005674:	08005f81 	.word	0x08005f81

08005678 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b084      	sub	sp, #16
 800567c:	af00      	add	r7, sp, #0
 800567e:	60f8      	str	r0, [r7, #12]
 8005680:	60b9      	str	r1, [r7, #8]
 8005682:	4613      	mov	r3, r2
 8005684:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d002      	beq.n	8005692 <HAL_SAI_Receive_DMA+0x1a>
 800568c:	88fb      	ldrh	r3, [r7, #6]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d101      	bne.n	8005696 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8005692:	2301      	movs	r3, #1
 8005694:	e074      	b.n	8005780 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800569c:	b2db      	uxtb	r3, r3
 800569e:	2b01      	cmp	r3, #1
 80056a0:	d16d      	bne.n	800577e <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d101      	bne.n	80056b0 <HAL_SAI_Receive_DMA+0x38>
 80056ac:	2302      	movs	r3, #2
 80056ae:	e067      	b.n	8005780 <HAL_SAI_Receive_DMA+0x108>
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	2201      	movs	r2, #1
 80056b4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	68ba      	ldr	r2, [r7, #8]
 80056bc:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	88fa      	ldrh	r2, [r7, #6]
 80056c2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	88fa      	ldrh	r2, [r7, #6]
 80056ca:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2200      	movs	r2, #0
 80056d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2222      	movs	r2, #34	@ 0x22
 80056da:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056e2:	4a29      	ldr	r2, [pc, #164]	@ (8005788 <HAL_SAI_Receive_DMA+0x110>)
 80056e4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056ea:	4a28      	ldr	r2, [pc, #160]	@ (800578c <HAL_SAI_Receive_DMA+0x114>)
 80056ec:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056f2:	4a27      	ldr	r2, [pc, #156]	@ (8005790 <HAL_SAI_Receive_DMA+0x118>)
 80056f4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056fa:	2200      	movs	r2, #0
 80056fc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	331c      	adds	r3, #28
 8005708:	4619      	mov	r1, r3
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800570e:	461a      	mov	r2, r3
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005716:	f7fc fb21 	bl	8001d5c <HAL_DMA_Start_IT>
 800571a:	4603      	mov	r3, r0
 800571c:	2b00      	cmp	r3, #0
 800571e:	d005      	beq.n	800572c <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2200      	movs	r2, #0
 8005724:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8005728:	2301      	movs	r3, #1
 800572a:	e029      	b.n	8005780 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800572c:	2100      	movs	r1, #0
 800572e:	68f8      	ldr	r0, [r7, #12]
 8005730:	f000 fb3a 	bl	8005da8 <SAI_InterruptFlag>
 8005734:	4601      	mov	r1, r0
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	691a      	ldr	r2, [r3, #16]
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	430a      	orrs	r2, r1
 8005742:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005752:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800575e:	2b00      	cmp	r3, #0
 8005760:	d107      	bne.n	8005772 <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005770:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2200      	movs	r2, #0
 8005776:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800577a:	2300      	movs	r3, #0
 800577c:	e000      	b.n	8005780 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 800577e:	2302      	movs	r3, #2
  }
}
 8005780:	4618      	mov	r0, r3
 8005782:	3710      	adds	r7, #16
 8005784:	46bd      	mov	sp, r7
 8005786:	bd80      	pop	{r7, pc}
 8005788:	08005f65 	.word	0x08005f65
 800578c:	08005f07 	.word	0x08005f07
 8005790:	08005f81 	.word	0x08005f81

08005794 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b086      	sub	sp, #24
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80057a2:	b2db      	uxtb	r3, r3
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	f000 8192 	beq.w	8005ace <HAL_SAI_IRQHandler+0x33a>
  {
    uint32_t itflags = hsai->Instance->SR;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	695b      	ldr	r3, [r3, #20]
 80057b0:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	691b      	ldr	r3, [r3, #16]
 80057b8:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred -----------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	f003 0308 	and.w	r3, r3, #8
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d009      	beq.n	80057e0 <HAL_SAI_IRQHandler+0x4c>
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	f003 0308 	and.w	r3, r3, #8
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d004      	beq.n	80057e0 <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80057da:	6878      	ldr	r0, [r7, #4]
 80057dc:	4798      	blx	r3
 80057de:	e176      	b.n	8005ace <HAL_SAI_IRQHandler+0x33a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	f003 0301 	and.w	r3, r3, #1
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d01e      	beq.n	8005828 <HAL_SAI_IRQHandler+0x94>
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	f003 0301 	and.w	r3, r3, #1
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d019      	beq.n	8005828 <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	2201      	movs	r2, #1
 80057fa:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005802:	b2db      	uxtb	r3, r3
 8005804:	2b22      	cmp	r3, #34	@ 0x22
 8005806:	d101      	bne.n	800580c <HAL_SAI_IRQHandler+0x78>
 8005808:	2301      	movs	r3, #1
 800580a:	e000      	b.n	800580e <HAL_SAI_IRQHandler+0x7a>
 800580c:	2302      	movs	r3, #2
 800580e:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	431a      	orrs	r2, r3
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8005820:	6878      	ldr	r0, [r7, #4]
 8005822:	f000 f983 	bl	8005b2c <HAL_SAI_ErrorCallback>
 8005826:	e152      	b.n	8005ace <HAL_SAI_IRQHandler+0x33a>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	f003 0302 	and.w	r3, r3, #2
 800582e:	2b00      	cmp	r3, #0
 8005830:	d011      	beq.n	8005856 <HAL_SAI_IRQHandler+0xc2>
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	f003 0302 	and.w	r3, r3, #2
 8005838:	2b00      	cmp	r3, #0
 800583a:	d00c      	beq.n	8005856 <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	2202      	movs	r2, #2
 8005842:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005848:	2b00      	cmp	r3, #0
 800584a:	f000 8140 	beq.w	8005ace <HAL_SAI_IRQHandler+0x33a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005852:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 8005854:	e13b      	b.n	8005ace <HAL_SAI_IRQHandler+0x33a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	f003 0320 	and.w	r3, r3, #32
 800585c:	2b00      	cmp	r3, #0
 800585e:	d055      	beq.n	800590c <HAL_SAI_IRQHandler+0x178>
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	f003 0320 	and.w	r3, r3, #32
 8005866:	2b00      	cmp	r3, #0
 8005868:	d050      	beq.n	800590c <HAL_SAI_IRQHandler+0x178>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	2220      	movs	r2, #32
 8005870:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005878:	f043 0204 	orr.w	r2, r3, #4
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005888:	2b00      	cmp	r3, #0
 800588a:	d038      	beq.n	80058fe <HAL_SAI_IRQHandler+0x16a>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005890:	2b00      	cmp	r3, #0
 8005892:	d016      	beq.n	80058c2 <HAL_SAI_IRQHandler+0x12e>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005898:	4a8f      	ldr	r2, [pc, #572]	@ (8005ad8 <HAL_SAI_IRQHandler+0x344>)
 800589a:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058a0:	4618      	mov	r0, r3
 80058a2:	f7fc faf9 	bl	8001e98 <HAL_DMA_Abort_IT>
 80058a6:	4603      	mov	r3, r0
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d00a      	beq.n	80058c2 <HAL_SAI_IRQHandler+0x12e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058b2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80058bc:	6878      	ldr	r0, [r7, #4]
 80058be:	f000 f935 	bl	8005b2c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	f000 80fc 	beq.w	8005ac4 <HAL_SAI_IRQHandler+0x330>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058d0:	4a81      	ldr	r2, [pc, #516]	@ (8005ad8 <HAL_SAI_IRQHandler+0x344>)
 80058d2:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058d8:	4618      	mov	r0, r3
 80058da:	f7fc fadd 	bl	8001e98 <HAL_DMA_Abort_IT>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	f000 80ef 	beq.w	8005ac4 <HAL_SAI_IRQHandler+0x330>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058ec:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f000 f918 	bl	8005b2c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80058fc:	e0e2      	b.n	8005ac4 <HAL_SAI_IRQHandler+0x330>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f7ff fda4 	bl	800544c <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f000 f911 	bl	8005b2c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800590a:	e0db      	b.n	8005ac4 <HAL_SAI_IRQHandler+0x330>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 800590c:	697b      	ldr	r3, [r7, #20]
 800590e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005912:	2b00      	cmp	r3, #0
 8005914:	d055      	beq.n	80059c2 <HAL_SAI_IRQHandler+0x22e>
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800591c:	2b00      	cmp	r3, #0
 800591e:	d050      	beq.n	80059c2 <HAL_SAI_IRQHandler+0x22e>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	2240      	movs	r2, #64	@ 0x40
 8005926:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800592e:	f043 0208 	orr.w	r2, r3, #8
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800593e:	2b00      	cmp	r3, #0
 8005940:	d038      	beq.n	80059b4 <HAL_SAI_IRQHandler+0x220>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005946:	2b00      	cmp	r3, #0
 8005948:	d016      	beq.n	8005978 <HAL_SAI_IRQHandler+0x1e4>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800594e:	4a62      	ldr	r2, [pc, #392]	@ (8005ad8 <HAL_SAI_IRQHandler+0x344>)
 8005950:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005956:	4618      	mov	r0, r3
 8005958:	f7fc fa9e 	bl	8001e98 <HAL_DMA_Abort_IT>
 800595c:	4603      	mov	r3, r0
 800595e:	2b00      	cmp	r3, #0
 8005960:	d00a      	beq.n	8005978 <HAL_SAI_IRQHandler+0x1e4>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005968:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f000 f8da 	bl	8005b2c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800597c:	2b00      	cmp	r3, #0
 800597e:	f000 80a3 	beq.w	8005ac8 <HAL_SAI_IRQHandler+0x334>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005986:	4a54      	ldr	r2, [pc, #336]	@ (8005ad8 <HAL_SAI_IRQHandler+0x344>)
 8005988:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800598e:	4618      	mov	r0, r3
 8005990:	f7fc fa82 	bl	8001e98 <HAL_DMA_Abort_IT>
 8005994:	4603      	mov	r3, r0
 8005996:	2b00      	cmp	r3, #0
 8005998:	f000 8096 	beq.w	8005ac8 <HAL_SAI_IRQHandler+0x334>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059a2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	f000 f8bd 	bl	8005b2c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80059b2:	e089      	b.n	8005ac8 <HAL_SAI_IRQHandler+0x334>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 80059b4:	6878      	ldr	r0, [r7, #4]
 80059b6:	f7ff fd49 	bl	800544c <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f000 f8b6 	bl	8005b2c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80059c0:	e082      	b.n	8005ac8 <HAL_SAI_IRQHandler+0x334>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	f003 0304 	and.w	r3, r3, #4
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d061      	beq.n	8005a90 <HAL_SAI_IRQHandler+0x2fc>
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	f003 0304 	and.w	r3, r3, #4
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d05c      	beq.n	8005a90 <HAL_SAI_IRQHandler+0x2fc>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	2204      	movs	r2, #4
 80059dc:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059e4:	f043 0220 	orr.w	r2, r3, #32
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d036      	beq.n	8005a66 <HAL_SAI_IRQHandler+0x2d2>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d016      	beq.n	8005a2e <HAL_SAI_IRQHandler+0x29a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a04:	4a34      	ldr	r2, [pc, #208]	@ (8005ad8 <HAL_SAI_IRQHandler+0x344>)
 8005a06:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	f7fc fa43 	bl	8001e98 <HAL_DMA_Abort_IT>
 8005a12:	4603      	mov	r3, r0
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d00a      	beq.n	8005a2e <HAL_SAI_IRQHandler+0x29a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a1e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	f000 f87f 	bl	8005b2c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d04a      	beq.n	8005acc <HAL_SAI_IRQHandler+0x338>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a3a:	4a27      	ldr	r2, [pc, #156]	@ (8005ad8 <HAL_SAI_IRQHandler+0x344>)
 8005a3c:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a42:	4618      	mov	r0, r3
 8005a44:	f7fc fa28 	bl	8001e98 <HAL_DMA_Abort_IT>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d03e      	beq.n	8005acc <HAL_SAI_IRQHandler+0x338>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a54:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	f000 f864 	bl	8005b2c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005a64:	e032      	b.n	8005acc <HAL_SAI_IRQHandler+0x338>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f04f 32ff 	mov.w	r2, #4294967295
 8005a76:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2200      	movs	r2, #0
 8005a84:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 f84f 	bl	8005b2c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005a8e:	e01d      	b.n	8005acc <HAL_SAI_IRQHandler+0x338>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8005a90:	697b      	ldr	r3, [r7, #20]
 8005a92:	f003 0310 	and.w	r3, r3, #16
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d019      	beq.n	8005ace <HAL_SAI_IRQHandler+0x33a>
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	f003 0310 	and.w	r3, r3, #16
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d014      	beq.n	8005ace <HAL_SAI_IRQHandler+0x33a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	2210      	movs	r2, #16
 8005aaa:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ab2:	f043 0210 	orr.w	r2, r3, #16
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8005abc:	6878      	ldr	r0, [r7, #4]
 8005abe:	f000 f835 	bl	8005b2c <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 8005ac2:	e004      	b.n	8005ace <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005ac4:	bf00      	nop
 8005ac6:	e002      	b.n	8005ace <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005ac8:	bf00      	nop
 8005aca:	e000      	b.n	8005ace <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005acc:	bf00      	nop
}
 8005ace:	bf00      	nop
 8005ad0:	3718      	adds	r7, #24
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}
 8005ad6:	bf00      	nop
 8005ad8:	08005fd3 	.word	0x08005fd3

08005adc <HAL_SAI_TxCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b083      	sub	sp, #12
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxCpltCallback could be implemented in the user file
   */
}
 8005ae4:	bf00      	nop
 8005ae6:	370c      	adds	r7, #12
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr

08005af0 <HAL_SAI_TxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b083      	sub	sp, #12
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005af8:	bf00      	nop
 8005afa:	370c      	adds	r7, #12
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr

08005b04 <HAL_SAI_RxCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b083      	sub	sp, #12
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_RxCpltCallback could be implemented in the user file
   */
}
 8005b0c:	bf00      	nop
 8005b0e:	370c      	adds	r7, #12
 8005b10:	46bd      	mov	sp, r7
 8005b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b16:	4770      	bx	lr

08005b18 <HAL_SAI_RxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b083      	sub	sp, #12
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005b20:	bf00      	nop
 8005b22:	370c      	adds	r7, #12
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr

08005b2c <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b083      	sub	sp, #12
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8005b34:	bf00      	nop
 8005b36:	370c      	adds	r7, #12
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr

08005b40 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b087      	sub	sp, #28
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	60f8      	str	r0, [r7, #12]
 8005b48:	60b9      	str	r1, [r7, #8]
 8005b4a:	607a      	str	r2, [r7, #4]
 8005b4c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	2200      	movs	r2, #0
 8005b56:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d003      	beq.n	8005b6e <SAI_InitI2S+0x2e>
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	685b      	ldr	r3, [r3, #4]
 8005b6a:	2b02      	cmp	r3, #2
 8005b6c:	d103      	bne.n	8005b76 <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2200      	movs	r2, #0
 8005b72:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005b74:	e002      	b.n	8005b7c <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2201      	movs	r2, #1
 8005b7a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005b82:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005b8a:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	683a      	ldr	r2, [r7, #0]
 8005b96:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	f003 0301 	and.w	r3, r3, #1
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d001      	beq.n	8005ba6 <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e077      	b.n	8005c96 <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d107      	bne.n	8005bbc <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005bb8:	651a      	str	r2, [r3, #80]	@ 0x50
 8005bba:	e006      	b.n	8005bca <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005bc2:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2b03      	cmp	r3, #3
 8005bce:	d84f      	bhi.n	8005c70 <SAI_InitI2S+0x130>
 8005bd0:	a201      	add	r2, pc, #4	@ (adr r2, 8005bd8 <SAI_InitI2S+0x98>)
 8005bd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bd6:	bf00      	nop
 8005bd8:	08005be9 	.word	0x08005be9
 8005bdc:	08005c0b 	.word	0x08005c0b
 8005be0:	08005c2d 	.word	0x08005c2d
 8005be4:	08005c4f 	.word	0x08005c4f
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2280      	movs	r2, #128	@ 0x80
 8005bec:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	085b      	lsrs	r3, r3, #1
 8005bf2:	015a      	lsls	r2, r3, #5
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	085b      	lsrs	r3, r3, #1
 8005bfc:	011a      	lsls	r2, r3, #4
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2240      	movs	r2, #64	@ 0x40
 8005c06:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005c08:	e035      	b.n	8005c76 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2280      	movs	r2, #128	@ 0x80
 8005c0e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	085b      	lsrs	r3, r3, #1
 8005c14:	019a      	lsls	r2, r3, #6
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	085b      	lsrs	r3, r3, #1
 8005c1e:	015a      	lsls	r2, r3, #5
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2280      	movs	r2, #128	@ 0x80
 8005c28:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005c2a:	e024      	b.n	8005c76 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	22c0      	movs	r2, #192	@ 0xc0
 8005c30:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	085b      	lsrs	r3, r3, #1
 8005c36:	019a      	lsls	r2, r3, #6
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	085b      	lsrs	r3, r3, #1
 8005c40:	015a      	lsls	r2, r3, #5
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2280      	movs	r2, #128	@ 0x80
 8005c4a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005c4c:	e013      	b.n	8005c76 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	22e0      	movs	r2, #224	@ 0xe0
 8005c52:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	085b      	lsrs	r3, r3, #1
 8005c58:	019a      	lsls	r2, r3, #6
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	085b      	lsrs	r3, r3, #1
 8005c62:	015a      	lsls	r2, r3, #5
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2280      	movs	r2, #128	@ 0x80
 8005c6c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005c6e:	e002      	b.n	8005c76 <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	75fb      	strb	r3, [r7, #23]
      break;
 8005c74:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	2b02      	cmp	r3, #2
 8005c7a:	d10b      	bne.n	8005c94 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	d102      	bne.n	8005c88 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2210      	movs	r2, #16
 8005c86:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2b02      	cmp	r3, #2
 8005c8c:	d102      	bne.n	8005c94 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2208      	movs	r2, #8
 8005c92:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 8005c94:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c96:	4618      	mov	r0, r3
 8005c98:	371c      	adds	r7, #28
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca0:	4770      	bx	lr
 8005ca2:	bf00      	nop

08005ca4 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b087      	sub	sp, #28
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	60f8      	str	r0, [r7, #12]
 8005cac:	60b9      	str	r1, [r7, #8]
 8005cae:	607a      	str	r2, [r7, #4]
 8005cb0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d003      	beq.n	8005cd2 <SAI_InitPCM+0x2e>
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	2b02      	cmp	r3, #2
 8005cd0:	d103      	bne.n	8005cda <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005cd8:	e002      	b.n	8005ce0 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005cec:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005cf4:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	683a      	ldr	r2, [r7, #0]
 8005d00:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005d08:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	2b04      	cmp	r3, #4
 8005d0e:	d103      	bne.n	8005d18 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	2201      	movs	r2, #1
 8005d14:	645a      	str	r2, [r3, #68]	@ 0x44
 8005d16:	e002      	b.n	8005d1e <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	220d      	movs	r2, #13
 8005d1c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2b03      	cmp	r3, #3
 8005d22:	d837      	bhi.n	8005d94 <SAI_InitPCM+0xf0>
 8005d24:	a201      	add	r2, pc, #4	@ (adr r2, 8005d2c <SAI_InitPCM+0x88>)
 8005d26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d2a:	bf00      	nop
 8005d2c:	08005d3d 	.word	0x08005d3d
 8005d30:	08005d53 	.word	0x08005d53
 8005d34:	08005d69 	.word	0x08005d69
 8005d38:	08005d7f 	.word	0x08005d7f
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	2280      	movs	r2, #128	@ 0x80
 8005d40:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	011a      	lsls	r2, r3, #4
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2240      	movs	r2, #64	@ 0x40
 8005d4e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005d50:	e023      	b.n	8005d9a <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	2280      	movs	r2, #128	@ 0x80
 8005d56:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	015a      	lsls	r2, r3, #5
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2280      	movs	r2, #128	@ 0x80
 8005d64:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005d66:	e018      	b.n	8005d9a <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	22c0      	movs	r2, #192	@ 0xc0
 8005d6c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	015a      	lsls	r2, r3, #5
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	2280      	movs	r2, #128	@ 0x80
 8005d7a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005d7c:	e00d      	b.n	8005d9a <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	22e0      	movs	r2, #224	@ 0xe0
 8005d82:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	015a      	lsls	r2, r3, #5
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2280      	movs	r2, #128	@ 0x80
 8005d90:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005d92:	e002      	b.n	8005d9a <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8005d94:	2301      	movs	r3, #1
 8005d96:	75fb      	strb	r3, [r7, #23]
      break;
 8005d98:	bf00      	nop
  }

  return status;
 8005d9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	371c      	adds	r7, #28
 8005da0:	46bd      	mov	sp, r7
 8005da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da6:	4770      	bx	lr

08005da8 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b085      	sub	sp, #20
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	460b      	mov	r3, r1
 8005db2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8005db4:	2301      	movs	r3, #1
 8005db6:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8005db8:	78fb      	ldrb	r3, [r7, #3]
 8005dba:	2b01      	cmp	r3, #1
 8005dbc:	d103      	bne.n	8005dc6 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	f043 0308 	orr.w	r3, r3, #8
 8005dc4:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dca:	2b08      	cmp	r3, #8
 8005dcc:	d10b      	bne.n	8005de6 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8005dd2:	2b03      	cmp	r3, #3
 8005dd4:	d003      	beq.n	8005dde <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	2b01      	cmp	r3, #1
 8005ddc:	d103      	bne.n	8005de6 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f043 0310 	orr.w	r3, r3, #16
 8005de4:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	2b03      	cmp	r3, #3
 8005dec:	d003      	beq.n	8005df6 <SAI_InterruptFlag+0x4e>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	2b02      	cmp	r3, #2
 8005df4:	d104      	bne.n	8005e00 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005dfc:	60fb      	str	r3, [r7, #12]
 8005dfe:	e003      	b.n	8005e08 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	f043 0304 	orr.w	r3, r3, #4
 8005e06:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8005e08:	68fb      	ldr	r3, [r7, #12]
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3714      	adds	r7, #20
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e14:	4770      	bx	lr
	...

08005e18 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b085      	sub	sp, #20
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8005e20:	4b18      	ldr	r3, [pc, #96]	@ (8005e84 <SAI_Disable+0x6c>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a18      	ldr	r2, [pc, #96]	@ (8005e88 <SAI_Disable+0x70>)
 8005e26:	fba2 2303 	umull	r2, r3, r2, r3
 8005e2a:	0b1b      	lsrs	r3, r3, #12
 8005e2c:	009b      	lsls	r3, r3, #2
 8005e2e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8005e30:	2300      	movs	r3, #0
 8005e32:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	681a      	ldr	r2, [r3, #0]
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005e42:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d10a      	bne.n	8005e60 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e50:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8005e5a:	2303      	movs	r3, #3
 8005e5c:	72fb      	strb	r3, [r7, #11]
      break;
 8005e5e:	e009      	b.n	8005e74 <SAI_Disable+0x5c>
    }
    count--;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	3b01      	subs	r3, #1
 8005e64:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d1e7      	bne.n	8005e44 <SAI_Disable+0x2c>

  return status;
 8005e74:	7afb      	ldrb	r3, [r7, #11]
}
 8005e76:	4618      	mov	r0, r3
 8005e78:	3714      	adds	r7, #20
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e80:	4770      	bx	lr
 8005e82:	bf00      	nop
 8005e84:	20000014 	.word	0x20000014
 8005e88:	95cbec1b 	.word	0x95cbec1b

08005e8c <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e98:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	69db      	ldr	r3, [r3, #28]
 8005e9e:	2b20      	cmp	r3, #32
 8005ea0:	d01c      	beq.n	8005edc <SAI_DMATxCplt+0x50>
  {
    hsai->XferCount = 0;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005eb8:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005eba:	2100      	movs	r1, #0
 8005ebc:	68f8      	ldr	r0, [r7, #12]
 8005ebe:	f7ff ff73 	bl	8005da8 <SAI_InterruptFlag>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	43d9      	mvns	r1, r3
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	691a      	ldr	r2, [r3, #16]
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	400a      	ands	r2, r1
 8005ed2:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 8005edc:	68f8      	ldr	r0, [r7, #12]
 8005ede:	f7ff fdfd 	bl	8005adc <HAL_SAI_TxCpltCallback>
#endif
}
 8005ee2:	bf00      	nop
 8005ee4:	3710      	adds	r7, #16
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bd80      	pop	{r7, pc}

08005eea <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005eea:	b580      	push	{r7, lr}
 8005eec:	b084      	sub	sp, #16
 8005eee:	af00      	add	r7, sp, #0
 8005ef0:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ef6:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 8005ef8:	68f8      	ldr	r0, [r7, #12]
 8005efa:	f7ff fdf9 	bl	8005af0 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 8005efe:	bf00      	nop
 8005f00:	3710      	adds	r7, #16
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}

08005f06 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8005f06:	b580      	push	{r7, lr}
 8005f08:	b084      	sub	sp, #16
 8005f0a:	af00      	add	r7, sp, #0
 8005f0c:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f12:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	69db      	ldr	r3, [r3, #28]
 8005f18:	2b20      	cmp	r3, #32
 8005f1a:	d01c      	beq.n	8005f56 <SAI_DMARxCplt+0x50>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005f2a:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005f34:	2100      	movs	r1, #0
 8005f36:	68f8      	ldr	r0, [r7, #12]
 8005f38:	f7ff ff36 	bl	8005da8 <SAI_InterruptFlag>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	43d9      	mvns	r1, r3
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	691a      	ldr	r2, [r3, #16]
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	400a      	ands	r2, r1
 8005f4c:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	2201      	movs	r2, #1
 8005f52:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8005f56:	68f8      	ldr	r0, [r7, #12]
 8005f58:	f7ff fdd4 	bl	8005b04 <HAL_SAI_RxCpltCallback>
#endif
}
 8005f5c:	bf00      	nop
 8005f5e:	3710      	adds	r7, #16
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}

08005f64 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b084      	sub	sp, #16
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f70:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 8005f72:	68f8      	ldr	r0, [r7, #12]
 8005f74:	f7ff fdd0 	bl	8005b18 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 8005f78:	bf00      	nop
 8005f7a:	3710      	adds	r7, #16
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}

08005f80 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b084      	sub	sp, #16
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f8c:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f94:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	681a      	ldr	r2, [r3, #0]
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005fac:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 8005fae:	68f8      	ldr	r0, [r7, #12]
 8005fb0:	f7ff ff32 	bl	8005e18 <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8005fc4:	68f8      	ldr	r0, [r7, #12]
 8005fc6:	f7ff fdb1 	bl	8005b2c <HAL_SAI_ErrorCallback>
#endif
}
 8005fca:	bf00      	nop
 8005fcc:	3710      	adds	r7, #16
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd80      	pop	{r7, pc}

08005fd2 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005fd2:	b580      	push	{r7, lr}
 8005fd4:	b084      	sub	sp, #16
 8005fd6:	af00      	add	r7, sp, #0
 8005fd8:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fde:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	681a      	ldr	r2, [r3, #0]
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005fee:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f04f 32ff 	mov.w	r2, #4294967295
 8006000:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006008:	2b20      	cmp	r3, #32
 800600a:	d00a      	beq.n	8006022 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800600c:	68f8      	ldr	r0, [r7, #12]
 800600e:	f7ff ff03 	bl	8005e18 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	685a      	ldr	r2, [r3, #4]
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f042 0208 	orr.w	r2, r2, #8
 8006020:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2201      	movs	r2, #1
 8006026:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	2200      	movs	r2, #0
 800602e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8006032:	68f8      	ldr	r0, [r7, #12]
 8006034:	f7ff fd7a 	bl	8005b2c <HAL_SAI_ErrorCallback>
#endif
}
 8006038:	bf00      	nop
 800603a:	3710      	adds	r7, #16
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}

08006040 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b084      	sub	sp, #16
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d101      	bne.n	8006052 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800604e:	2301      	movs	r3, #1
 8006050:	e095      	b.n	800617e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006056:	2b00      	cmp	r3, #0
 8006058:	d108      	bne.n	800606c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006062:	d009      	beq.n	8006078 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2200      	movs	r2, #0
 8006068:	61da      	str	r2, [r3, #28]
 800606a:	e005      	b.n	8006078 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2200      	movs	r2, #0
 8006070:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2200      	movs	r2, #0
 8006076:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2200      	movs	r2, #0
 800607c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006084:	b2db      	uxtb	r3, r3
 8006086:	2b00      	cmp	r3, #0
 8006088:	d106      	bne.n	8006098 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2200      	movs	r2, #0
 800608e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f7fb f99c 	bl	80013d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2202      	movs	r2, #2
 800609c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	681a      	ldr	r2, [r3, #0]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060ae:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	68db      	ldr	r3, [r3, #12]
 80060b4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80060b8:	d902      	bls.n	80060c0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80060ba:	2300      	movs	r3, #0
 80060bc:	60fb      	str	r3, [r7, #12]
 80060be:	e002      	b.n	80060c6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80060c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80060c4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	68db      	ldr	r3, [r3, #12]
 80060ca:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80060ce:	d007      	beq.n	80060e0 <HAL_SPI_Init+0xa0>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	68db      	ldr	r3, [r3, #12]
 80060d4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80060d8:	d002      	beq.n	80060e0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2200      	movs	r2, #0
 80060de:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80060f0:	431a      	orrs	r2, r3
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	691b      	ldr	r3, [r3, #16]
 80060f6:	f003 0302 	and.w	r3, r3, #2
 80060fa:	431a      	orrs	r2, r3
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	695b      	ldr	r3, [r3, #20]
 8006100:	f003 0301 	and.w	r3, r3, #1
 8006104:	431a      	orrs	r2, r3
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	699b      	ldr	r3, [r3, #24]
 800610a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800610e:	431a      	orrs	r2, r3
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	69db      	ldr	r3, [r3, #28]
 8006114:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006118:	431a      	orrs	r2, r3
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6a1b      	ldr	r3, [r3, #32]
 800611e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006122:	ea42 0103 	orr.w	r1, r2, r3
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800612a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	430a      	orrs	r2, r1
 8006134:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	699b      	ldr	r3, [r3, #24]
 800613a:	0c1b      	lsrs	r3, r3, #16
 800613c:	f003 0204 	and.w	r2, r3, #4
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006144:	f003 0310 	and.w	r3, r3, #16
 8006148:	431a      	orrs	r2, r3
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800614e:	f003 0308 	and.w	r3, r3, #8
 8006152:	431a      	orrs	r2, r3
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	68db      	ldr	r3, [r3, #12]
 8006158:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800615c:	ea42 0103 	orr.w	r1, r2, r3
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	430a      	orrs	r2, r1
 800616c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800617c:	2300      	movs	r3, #0
}
 800617e:	4618      	mov	r0, r3
 8006180:	3710      	adds	r7, #16
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}

08006186 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006186:	b580      	push	{r7, lr}
 8006188:	b088      	sub	sp, #32
 800618a:	af00      	add	r7, sp, #0
 800618c:	60f8      	str	r0, [r7, #12]
 800618e:	60b9      	str	r1, [r7, #8]
 8006190:	603b      	str	r3, [r7, #0]
 8006192:	4613      	mov	r3, r2
 8006194:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006196:	f7fb fbe7 	bl	8001968 <HAL_GetTick>
 800619a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800619c:	88fb      	ldrh	r3, [r7, #6]
 800619e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80061a6:	b2db      	uxtb	r3, r3
 80061a8:	2b01      	cmp	r3, #1
 80061aa:	d001      	beq.n	80061b0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80061ac:	2302      	movs	r3, #2
 80061ae:	e15c      	b.n	800646a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d002      	beq.n	80061bc <HAL_SPI_Transmit+0x36>
 80061b6:	88fb      	ldrh	r3, [r7, #6]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d101      	bne.n	80061c0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80061bc:	2301      	movs	r3, #1
 80061be:	e154      	b.n	800646a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80061c6:	2b01      	cmp	r3, #1
 80061c8:	d101      	bne.n	80061ce <HAL_SPI_Transmit+0x48>
 80061ca:	2302      	movs	r3, #2
 80061cc:	e14d      	b.n	800646a <HAL_SPI_Transmit+0x2e4>
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	2201      	movs	r2, #1
 80061d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	2203      	movs	r2, #3
 80061da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	2200      	movs	r2, #0
 80061e2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	68ba      	ldr	r2, [r7, #8]
 80061e8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	88fa      	ldrh	r2, [r7, #6]
 80061ee:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	88fa      	ldrh	r2, [r7, #6]
 80061f4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2200      	movs	r2, #0
 80061fa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	2200      	movs	r2, #0
 8006200:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	2200      	movs	r2, #0
 8006208:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2200      	movs	r2, #0
 8006210:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2200      	movs	r2, #0
 8006216:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006220:	d10f      	bne.n	8006242 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	681a      	ldr	r2, [r3, #0]
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006230:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	681a      	ldr	r2, [r3, #0]
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006240:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800624c:	2b40      	cmp	r3, #64	@ 0x40
 800624e:	d007      	beq.n	8006260 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	681a      	ldr	r2, [r3, #0]
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800625e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	68db      	ldr	r3, [r3, #12]
 8006264:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006268:	d952      	bls.n	8006310 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	685b      	ldr	r3, [r3, #4]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d002      	beq.n	8006278 <HAL_SPI_Transmit+0xf2>
 8006272:	8b7b      	ldrh	r3, [r7, #26]
 8006274:	2b01      	cmp	r3, #1
 8006276:	d145      	bne.n	8006304 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800627c:	881a      	ldrh	r2, [r3, #0]
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006288:	1c9a      	adds	r2, r3, #2
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006292:	b29b      	uxth	r3, r3
 8006294:	3b01      	subs	r3, #1
 8006296:	b29a      	uxth	r2, r3
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800629c:	e032      	b.n	8006304 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	f003 0302 	and.w	r3, r3, #2
 80062a8:	2b02      	cmp	r3, #2
 80062aa:	d112      	bne.n	80062d2 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062b0:	881a      	ldrh	r2, [r3, #0]
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062bc:	1c9a      	adds	r2, r3, #2
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80062c6:	b29b      	uxth	r3, r3
 80062c8:	3b01      	subs	r3, #1
 80062ca:	b29a      	uxth	r2, r3
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80062d0:	e018      	b.n	8006304 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80062d2:	f7fb fb49 	bl	8001968 <HAL_GetTick>
 80062d6:	4602      	mov	r2, r0
 80062d8:	69fb      	ldr	r3, [r7, #28]
 80062da:	1ad3      	subs	r3, r2, r3
 80062dc:	683a      	ldr	r2, [r7, #0]
 80062de:	429a      	cmp	r2, r3
 80062e0:	d803      	bhi.n	80062ea <HAL_SPI_Transmit+0x164>
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062e8:	d102      	bne.n	80062f0 <HAL_SPI_Transmit+0x16a>
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d109      	bne.n	8006304 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	2201      	movs	r2, #1
 80062f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2200      	movs	r2, #0
 80062fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006300:	2303      	movs	r3, #3
 8006302:	e0b2      	b.n	800646a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006308:	b29b      	uxth	r3, r3
 800630a:	2b00      	cmp	r3, #0
 800630c:	d1c7      	bne.n	800629e <HAL_SPI_Transmit+0x118>
 800630e:	e083      	b.n	8006418 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	685b      	ldr	r3, [r3, #4]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d002      	beq.n	800631e <HAL_SPI_Transmit+0x198>
 8006318:	8b7b      	ldrh	r3, [r7, #26]
 800631a:	2b01      	cmp	r3, #1
 800631c:	d177      	bne.n	800640e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006322:	b29b      	uxth	r3, r3
 8006324:	2b01      	cmp	r3, #1
 8006326:	d912      	bls.n	800634e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800632c:	881a      	ldrh	r2, [r3, #0]
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006338:	1c9a      	adds	r2, r3, #2
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006342:	b29b      	uxth	r3, r3
 8006344:	3b02      	subs	r3, #2
 8006346:	b29a      	uxth	r2, r3
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800634c:	e05f      	b.n	800640e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	330c      	adds	r3, #12
 8006358:	7812      	ldrb	r2, [r2, #0]
 800635a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006360:	1c5a      	adds	r2, r3, #1
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800636a:	b29b      	uxth	r3, r3
 800636c:	3b01      	subs	r3, #1
 800636e:	b29a      	uxth	r2, r3
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006374:	e04b      	b.n	800640e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	f003 0302 	and.w	r3, r3, #2
 8006380:	2b02      	cmp	r3, #2
 8006382:	d12b      	bne.n	80063dc <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006388:	b29b      	uxth	r3, r3
 800638a:	2b01      	cmp	r3, #1
 800638c:	d912      	bls.n	80063b4 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006392:	881a      	ldrh	r2, [r3, #0]
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800639e:	1c9a      	adds	r2, r3, #2
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063a8:	b29b      	uxth	r3, r3
 80063aa:	3b02      	subs	r3, #2
 80063ac:	b29a      	uxth	r2, r3
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80063b2:	e02c      	b.n	800640e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	330c      	adds	r3, #12
 80063be:	7812      	ldrb	r2, [r2, #0]
 80063c0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063c6:	1c5a      	adds	r2, r3, #1
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063d0:	b29b      	uxth	r3, r3
 80063d2:	3b01      	subs	r3, #1
 80063d4:	b29a      	uxth	r2, r3
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80063da:	e018      	b.n	800640e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80063dc:	f7fb fac4 	bl	8001968 <HAL_GetTick>
 80063e0:	4602      	mov	r2, r0
 80063e2:	69fb      	ldr	r3, [r7, #28]
 80063e4:	1ad3      	subs	r3, r2, r3
 80063e6:	683a      	ldr	r2, [r7, #0]
 80063e8:	429a      	cmp	r2, r3
 80063ea:	d803      	bhi.n	80063f4 <HAL_SPI_Transmit+0x26e>
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063f2:	d102      	bne.n	80063fa <HAL_SPI_Transmit+0x274>
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d109      	bne.n	800640e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2201      	movs	r2, #1
 80063fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	2200      	movs	r2, #0
 8006406:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800640a:	2303      	movs	r3, #3
 800640c:	e02d      	b.n	800646a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006412:	b29b      	uxth	r3, r3
 8006414:	2b00      	cmp	r3, #0
 8006416:	d1ae      	bne.n	8006376 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006418:	69fa      	ldr	r2, [r7, #28]
 800641a:	6839      	ldr	r1, [r7, #0]
 800641c:	68f8      	ldr	r0, [r7, #12]
 800641e:	f000 fb65 	bl	8006aec <SPI_EndRxTxTransaction>
 8006422:	4603      	mov	r3, r0
 8006424:	2b00      	cmp	r3, #0
 8006426:	d002      	beq.n	800642e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2220      	movs	r2, #32
 800642c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	689b      	ldr	r3, [r3, #8]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d10a      	bne.n	800644c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006436:	2300      	movs	r3, #0
 8006438:	617b      	str	r3, [r7, #20]
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	68db      	ldr	r3, [r3, #12]
 8006440:	617b      	str	r3, [r7, #20]
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	617b      	str	r3, [r7, #20]
 800644a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	2201      	movs	r2, #1
 8006450:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2200      	movs	r2, #0
 8006458:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006460:	2b00      	cmp	r3, #0
 8006462:	d001      	beq.n	8006468 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8006464:	2301      	movs	r3, #1
 8006466:	e000      	b.n	800646a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8006468:	2300      	movs	r3, #0
  }
}
 800646a:	4618      	mov	r0, r3
 800646c:	3720      	adds	r7, #32
 800646e:	46bd      	mov	sp, r7
 8006470:	bd80      	pop	{r7, pc}

08006472 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006472:	b580      	push	{r7, lr}
 8006474:	b08a      	sub	sp, #40	@ 0x28
 8006476:	af00      	add	r7, sp, #0
 8006478:	60f8      	str	r0, [r7, #12]
 800647a:	60b9      	str	r1, [r7, #8]
 800647c:	607a      	str	r2, [r7, #4]
 800647e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006480:	2301      	movs	r3, #1
 8006482:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006484:	f7fb fa70 	bl	8001968 <HAL_GetTick>
 8006488:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006490:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	685b      	ldr	r3, [r3, #4]
 8006496:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006498:	887b      	ldrh	r3, [r7, #2]
 800649a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800649c:	887b      	ldrh	r3, [r7, #2]
 800649e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80064a0:	7ffb      	ldrb	r3, [r7, #31]
 80064a2:	2b01      	cmp	r3, #1
 80064a4:	d00c      	beq.n	80064c0 <HAL_SPI_TransmitReceive+0x4e>
 80064a6:	69bb      	ldr	r3, [r7, #24]
 80064a8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80064ac:	d106      	bne.n	80064bc <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d102      	bne.n	80064bc <HAL_SPI_TransmitReceive+0x4a>
 80064b6:	7ffb      	ldrb	r3, [r7, #31]
 80064b8:	2b04      	cmp	r3, #4
 80064ba:	d001      	beq.n	80064c0 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80064bc:	2302      	movs	r3, #2
 80064be:	e1f3      	b.n	80068a8 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d005      	beq.n	80064d2 <HAL_SPI_TransmitReceive+0x60>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d002      	beq.n	80064d2 <HAL_SPI_TransmitReceive+0x60>
 80064cc:	887b      	ldrh	r3, [r7, #2]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d101      	bne.n	80064d6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80064d2:	2301      	movs	r3, #1
 80064d4:	e1e8      	b.n	80068a8 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80064dc:	2b01      	cmp	r3, #1
 80064de:	d101      	bne.n	80064e4 <HAL_SPI_TransmitReceive+0x72>
 80064e0:	2302      	movs	r3, #2
 80064e2:	e1e1      	b.n	80068a8 <HAL_SPI_TransmitReceive+0x436>
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	2201      	movs	r2, #1
 80064e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80064f2:	b2db      	uxtb	r3, r3
 80064f4:	2b04      	cmp	r3, #4
 80064f6:	d003      	beq.n	8006500 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2205      	movs	r2, #5
 80064fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2200      	movs	r2, #0
 8006504:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	687a      	ldr	r2, [r7, #4]
 800650a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	887a      	ldrh	r2, [r7, #2]
 8006510:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	887a      	ldrh	r2, [r7, #2]
 8006518:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	68ba      	ldr	r2, [r7, #8]
 8006520:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	887a      	ldrh	r2, [r7, #2]
 8006526:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	887a      	ldrh	r2, [r7, #2]
 800652c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2200      	movs	r2, #0
 8006532:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2200      	movs	r2, #0
 8006538:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	68db      	ldr	r3, [r3, #12]
 800653e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006542:	d802      	bhi.n	800654a <HAL_SPI_TransmitReceive+0xd8>
 8006544:	8abb      	ldrh	r3, [r7, #20]
 8006546:	2b01      	cmp	r3, #1
 8006548:	d908      	bls.n	800655c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	685a      	ldr	r2, [r3, #4]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006558:	605a      	str	r2, [r3, #4]
 800655a:	e007      	b.n	800656c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	685a      	ldr	r2, [r3, #4]
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800656a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006576:	2b40      	cmp	r3, #64	@ 0x40
 8006578:	d007      	beq.n	800658a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	681a      	ldr	r2, [r3, #0]
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006588:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	68db      	ldr	r3, [r3, #12]
 800658e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006592:	f240 8083 	bls.w	800669c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d002      	beq.n	80065a4 <HAL_SPI_TransmitReceive+0x132>
 800659e:	8afb      	ldrh	r3, [r7, #22]
 80065a0:	2b01      	cmp	r3, #1
 80065a2:	d16f      	bne.n	8006684 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065a8:	881a      	ldrh	r2, [r3, #0]
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065b4:	1c9a      	adds	r2, r3, #2
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065be:	b29b      	uxth	r3, r3
 80065c0:	3b01      	subs	r3, #1
 80065c2:	b29a      	uxth	r2, r3
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80065c8:	e05c      	b.n	8006684 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	689b      	ldr	r3, [r3, #8]
 80065d0:	f003 0302 	and.w	r3, r3, #2
 80065d4:	2b02      	cmp	r3, #2
 80065d6:	d11b      	bne.n	8006610 <HAL_SPI_TransmitReceive+0x19e>
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065dc:	b29b      	uxth	r3, r3
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d016      	beq.n	8006610 <HAL_SPI_TransmitReceive+0x19e>
 80065e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065e4:	2b01      	cmp	r3, #1
 80065e6:	d113      	bne.n	8006610 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065ec:	881a      	ldrh	r2, [r3, #0]
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065f8:	1c9a      	adds	r2, r3, #2
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006602:	b29b      	uxth	r3, r3
 8006604:	3b01      	subs	r3, #1
 8006606:	b29a      	uxth	r2, r3
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800660c:	2300      	movs	r3, #0
 800660e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	f003 0301 	and.w	r3, r3, #1
 800661a:	2b01      	cmp	r3, #1
 800661c:	d11c      	bne.n	8006658 <HAL_SPI_TransmitReceive+0x1e6>
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006624:	b29b      	uxth	r3, r3
 8006626:	2b00      	cmp	r3, #0
 8006628:	d016      	beq.n	8006658 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	68da      	ldr	r2, [r3, #12]
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006634:	b292      	uxth	r2, r2
 8006636:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800663c:	1c9a      	adds	r2, r3, #2
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006648:	b29b      	uxth	r3, r3
 800664a:	3b01      	subs	r3, #1
 800664c:	b29a      	uxth	r2, r3
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006654:	2301      	movs	r3, #1
 8006656:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006658:	f7fb f986 	bl	8001968 <HAL_GetTick>
 800665c:	4602      	mov	r2, r0
 800665e:	6a3b      	ldr	r3, [r7, #32]
 8006660:	1ad3      	subs	r3, r2, r3
 8006662:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006664:	429a      	cmp	r2, r3
 8006666:	d80d      	bhi.n	8006684 <HAL_SPI_TransmitReceive+0x212>
 8006668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800666a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800666e:	d009      	beq.n	8006684 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	2201      	movs	r2, #1
 8006674:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2200      	movs	r2, #0
 800667c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006680:	2303      	movs	r3, #3
 8006682:	e111      	b.n	80068a8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006688:	b29b      	uxth	r3, r3
 800668a:	2b00      	cmp	r3, #0
 800668c:	d19d      	bne.n	80065ca <HAL_SPI_TransmitReceive+0x158>
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006694:	b29b      	uxth	r3, r3
 8006696:	2b00      	cmp	r3, #0
 8006698:	d197      	bne.n	80065ca <HAL_SPI_TransmitReceive+0x158>
 800669a:	e0e5      	b.n	8006868 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d003      	beq.n	80066ac <HAL_SPI_TransmitReceive+0x23a>
 80066a4:	8afb      	ldrh	r3, [r7, #22]
 80066a6:	2b01      	cmp	r3, #1
 80066a8:	f040 80d1 	bne.w	800684e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066b0:	b29b      	uxth	r3, r3
 80066b2:	2b01      	cmp	r3, #1
 80066b4:	d912      	bls.n	80066dc <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066ba:	881a      	ldrh	r2, [r3, #0]
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066c6:	1c9a      	adds	r2, r3, #2
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066d0:	b29b      	uxth	r3, r3
 80066d2:	3b02      	subs	r3, #2
 80066d4:	b29a      	uxth	r2, r3
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80066da:	e0b8      	b.n	800684e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	330c      	adds	r3, #12
 80066e6:	7812      	ldrb	r2, [r2, #0]
 80066e8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066ee:	1c5a      	adds	r2, r3, #1
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066f8:	b29b      	uxth	r3, r3
 80066fa:	3b01      	subs	r3, #1
 80066fc:	b29a      	uxth	r2, r3
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006702:	e0a4      	b.n	800684e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	689b      	ldr	r3, [r3, #8]
 800670a:	f003 0302 	and.w	r3, r3, #2
 800670e:	2b02      	cmp	r3, #2
 8006710:	d134      	bne.n	800677c <HAL_SPI_TransmitReceive+0x30a>
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006716:	b29b      	uxth	r3, r3
 8006718:	2b00      	cmp	r3, #0
 800671a:	d02f      	beq.n	800677c <HAL_SPI_TransmitReceive+0x30a>
 800671c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800671e:	2b01      	cmp	r3, #1
 8006720:	d12c      	bne.n	800677c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006726:	b29b      	uxth	r3, r3
 8006728:	2b01      	cmp	r3, #1
 800672a:	d912      	bls.n	8006752 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006730:	881a      	ldrh	r2, [r3, #0]
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800673c:	1c9a      	adds	r2, r3, #2
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006746:	b29b      	uxth	r3, r3
 8006748:	3b02      	subs	r3, #2
 800674a:	b29a      	uxth	r2, r3
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006750:	e012      	b.n	8006778 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	330c      	adds	r3, #12
 800675c:	7812      	ldrb	r2, [r2, #0]
 800675e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006764:	1c5a      	adds	r2, r3, #1
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800676e:	b29b      	uxth	r3, r3
 8006770:	3b01      	subs	r3, #1
 8006772:	b29a      	uxth	r2, r3
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006778:	2300      	movs	r3, #0
 800677a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	f003 0301 	and.w	r3, r3, #1
 8006786:	2b01      	cmp	r3, #1
 8006788:	d148      	bne.n	800681c <HAL_SPI_TransmitReceive+0x3aa>
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006790:	b29b      	uxth	r3, r3
 8006792:	2b00      	cmp	r3, #0
 8006794:	d042      	beq.n	800681c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800679c:	b29b      	uxth	r3, r3
 800679e:	2b01      	cmp	r3, #1
 80067a0:	d923      	bls.n	80067ea <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	68da      	ldr	r2, [r3, #12]
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067ac:	b292      	uxth	r2, r2
 80067ae:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067b4:	1c9a      	adds	r2, r3, #2
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	3b02      	subs	r3, #2
 80067c4:	b29a      	uxth	r2, r3
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80067d2:	b29b      	uxth	r3, r3
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	d81f      	bhi.n	8006818 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	685a      	ldr	r2, [r3, #4]
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80067e6:	605a      	str	r2, [r3, #4]
 80067e8:	e016      	b.n	8006818 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f103 020c 	add.w	r2, r3, #12
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067f6:	7812      	ldrb	r2, [r2, #0]
 80067f8:	b2d2      	uxtb	r2, r2
 80067fa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006800:	1c5a      	adds	r2, r3, #1
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800680c:	b29b      	uxth	r3, r3
 800680e:	3b01      	subs	r3, #1
 8006810:	b29a      	uxth	r2, r3
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006818:	2301      	movs	r3, #1
 800681a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800681c:	f7fb f8a4 	bl	8001968 <HAL_GetTick>
 8006820:	4602      	mov	r2, r0
 8006822:	6a3b      	ldr	r3, [r7, #32]
 8006824:	1ad3      	subs	r3, r2, r3
 8006826:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006828:	429a      	cmp	r2, r3
 800682a:	d803      	bhi.n	8006834 <HAL_SPI_TransmitReceive+0x3c2>
 800682c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800682e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006832:	d102      	bne.n	800683a <HAL_SPI_TransmitReceive+0x3c8>
 8006834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006836:	2b00      	cmp	r3, #0
 8006838:	d109      	bne.n	800684e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2201      	movs	r2, #1
 800683e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2200      	movs	r2, #0
 8006846:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800684a:	2303      	movs	r3, #3
 800684c:	e02c      	b.n	80068a8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006852:	b29b      	uxth	r3, r3
 8006854:	2b00      	cmp	r3, #0
 8006856:	f47f af55 	bne.w	8006704 <HAL_SPI_TransmitReceive+0x292>
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006860:	b29b      	uxth	r3, r3
 8006862:	2b00      	cmp	r3, #0
 8006864:	f47f af4e 	bne.w	8006704 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006868:	6a3a      	ldr	r2, [r7, #32]
 800686a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800686c:	68f8      	ldr	r0, [r7, #12]
 800686e:	f000 f93d 	bl	8006aec <SPI_EndRxTxTransaction>
 8006872:	4603      	mov	r3, r0
 8006874:	2b00      	cmp	r3, #0
 8006876:	d008      	beq.n	800688a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	2220      	movs	r2, #32
 800687c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2200      	movs	r2, #0
 8006882:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006886:	2301      	movs	r3, #1
 8006888:	e00e      	b.n	80068a8 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	2201      	movs	r2, #1
 800688e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2200      	movs	r2, #0
 8006896:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d001      	beq.n	80068a6 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80068a2:	2301      	movs	r3, #1
 80068a4:	e000      	b.n	80068a8 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80068a6:	2300      	movs	r3, #0
  }
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3728      	adds	r7, #40	@ 0x28
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}

080068b0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b088      	sub	sp, #32
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	60f8      	str	r0, [r7, #12]
 80068b8:	60b9      	str	r1, [r7, #8]
 80068ba:	603b      	str	r3, [r7, #0]
 80068bc:	4613      	mov	r3, r2
 80068be:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80068c0:	f7fb f852 	bl	8001968 <HAL_GetTick>
 80068c4:	4602      	mov	r2, r0
 80068c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068c8:	1a9b      	subs	r3, r3, r2
 80068ca:	683a      	ldr	r2, [r7, #0]
 80068cc:	4413      	add	r3, r2
 80068ce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80068d0:	f7fb f84a 	bl	8001968 <HAL_GetTick>
 80068d4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80068d6:	4b39      	ldr	r3, [pc, #228]	@ (80069bc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	015b      	lsls	r3, r3, #5
 80068dc:	0d1b      	lsrs	r3, r3, #20
 80068de:	69fa      	ldr	r2, [r7, #28]
 80068e0:	fb02 f303 	mul.w	r3, r2, r3
 80068e4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80068e6:	e054      	b.n	8006992 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068ee:	d050      	beq.n	8006992 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80068f0:	f7fb f83a 	bl	8001968 <HAL_GetTick>
 80068f4:	4602      	mov	r2, r0
 80068f6:	69bb      	ldr	r3, [r7, #24]
 80068f8:	1ad3      	subs	r3, r2, r3
 80068fa:	69fa      	ldr	r2, [r7, #28]
 80068fc:	429a      	cmp	r2, r3
 80068fe:	d902      	bls.n	8006906 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006900:	69fb      	ldr	r3, [r7, #28]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d13d      	bne.n	8006982 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	685a      	ldr	r2, [r3, #4]
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006914:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800691e:	d111      	bne.n	8006944 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	689b      	ldr	r3, [r3, #8]
 8006924:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006928:	d004      	beq.n	8006934 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006932:	d107      	bne.n	8006944 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	681a      	ldr	r2, [r3, #0]
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006942:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006948:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800694c:	d10f      	bne.n	800696e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	681a      	ldr	r2, [r3, #0]
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800695c:	601a      	str	r2, [r3, #0]
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	681a      	ldr	r2, [r3, #0]
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800696c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	2201      	movs	r2, #1
 8006972:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	2200      	movs	r2, #0
 800697a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800697e:	2303      	movs	r3, #3
 8006980:	e017      	b.n	80069b2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d101      	bne.n	800698c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006988:	2300      	movs	r3, #0
 800698a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800698c:	697b      	ldr	r3, [r7, #20]
 800698e:	3b01      	subs	r3, #1
 8006990:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	689a      	ldr	r2, [r3, #8]
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	4013      	ands	r3, r2
 800699c:	68ba      	ldr	r2, [r7, #8]
 800699e:	429a      	cmp	r2, r3
 80069a0:	bf0c      	ite	eq
 80069a2:	2301      	moveq	r3, #1
 80069a4:	2300      	movne	r3, #0
 80069a6:	b2db      	uxtb	r3, r3
 80069a8:	461a      	mov	r2, r3
 80069aa:	79fb      	ldrb	r3, [r7, #7]
 80069ac:	429a      	cmp	r2, r3
 80069ae:	d19b      	bne.n	80068e8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80069b0:	2300      	movs	r3, #0
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	3720      	adds	r7, #32
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bd80      	pop	{r7, pc}
 80069ba:	bf00      	nop
 80069bc:	20000014 	.word	0x20000014

080069c0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b08a      	sub	sp, #40	@ 0x28
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	60f8      	str	r0, [r7, #12]
 80069c8:	60b9      	str	r1, [r7, #8]
 80069ca:	607a      	str	r2, [r7, #4]
 80069cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80069ce:	2300      	movs	r3, #0
 80069d0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80069d2:	f7fa ffc9 	bl	8001968 <HAL_GetTick>
 80069d6:	4602      	mov	r2, r0
 80069d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069da:	1a9b      	subs	r3, r3, r2
 80069dc:	683a      	ldr	r2, [r7, #0]
 80069de:	4413      	add	r3, r2
 80069e0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80069e2:	f7fa ffc1 	bl	8001968 <HAL_GetTick>
 80069e6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	330c      	adds	r3, #12
 80069ee:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80069f0:	4b3d      	ldr	r3, [pc, #244]	@ (8006ae8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80069f2:	681a      	ldr	r2, [r3, #0]
 80069f4:	4613      	mov	r3, r2
 80069f6:	009b      	lsls	r3, r3, #2
 80069f8:	4413      	add	r3, r2
 80069fa:	00da      	lsls	r2, r3, #3
 80069fc:	1ad3      	subs	r3, r2, r3
 80069fe:	0d1b      	lsrs	r3, r3, #20
 8006a00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a02:	fb02 f303 	mul.w	r3, r2, r3
 8006a06:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006a08:	e060      	b.n	8006acc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006a10:	d107      	bne.n	8006a22 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d104      	bne.n	8006a22 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006a18:	69fb      	ldr	r3, [r7, #28]
 8006a1a:	781b      	ldrb	r3, [r3, #0]
 8006a1c:	b2db      	uxtb	r3, r3
 8006a1e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006a20:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a28:	d050      	beq.n	8006acc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006a2a:	f7fa ff9d 	bl	8001968 <HAL_GetTick>
 8006a2e:	4602      	mov	r2, r0
 8006a30:	6a3b      	ldr	r3, [r7, #32]
 8006a32:	1ad3      	subs	r3, r2, r3
 8006a34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a36:	429a      	cmp	r2, r3
 8006a38:	d902      	bls.n	8006a40 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d13d      	bne.n	8006abc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	685a      	ldr	r2, [r3, #4]
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006a4e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a58:	d111      	bne.n	8006a7e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	689b      	ldr	r3, [r3, #8]
 8006a5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a62:	d004      	beq.n	8006a6e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	689b      	ldr	r3, [r3, #8]
 8006a68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a6c:	d107      	bne.n	8006a7e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	681a      	ldr	r2, [r3, #0]
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a7c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a86:	d10f      	bne.n	8006aa8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681a      	ldr	r2, [r3, #0]
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006a96:	601a      	str	r2, [r3, #0]
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	681a      	ldr	r2, [r3, #0]
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006aa6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2201      	movs	r2, #1
 8006aac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006ab8:	2303      	movs	r3, #3
 8006aba:	e010      	b.n	8006ade <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006abc:	69bb      	ldr	r3, [r7, #24]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d101      	bne.n	8006ac6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006ac6:	69bb      	ldr	r3, [r7, #24]
 8006ac8:	3b01      	subs	r3, #1
 8006aca:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	689a      	ldr	r2, [r3, #8]
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	4013      	ands	r3, r2
 8006ad6:	687a      	ldr	r2, [r7, #4]
 8006ad8:	429a      	cmp	r2, r3
 8006ada:	d196      	bne.n	8006a0a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006adc:	2300      	movs	r3, #0
}
 8006ade:	4618      	mov	r0, r3
 8006ae0:	3728      	adds	r7, #40	@ 0x28
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	bd80      	pop	{r7, pc}
 8006ae6:	bf00      	nop
 8006ae8:	20000014 	.word	0x20000014

08006aec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b086      	sub	sp, #24
 8006af0:	af02      	add	r7, sp, #8
 8006af2:	60f8      	str	r0, [r7, #12]
 8006af4:	60b9      	str	r1, [r7, #8]
 8006af6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	9300      	str	r3, [sp, #0]
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	2200      	movs	r2, #0
 8006b00:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006b04:	68f8      	ldr	r0, [r7, #12]
 8006b06:	f7ff ff5b 	bl	80069c0 <SPI_WaitFifoStateUntilTimeout>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d007      	beq.n	8006b20 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b14:	f043 0220 	orr.w	r2, r3, #32
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006b1c:	2303      	movs	r3, #3
 8006b1e:	e027      	b.n	8006b70 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	9300      	str	r3, [sp, #0]
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	2200      	movs	r2, #0
 8006b28:	2180      	movs	r1, #128	@ 0x80
 8006b2a:	68f8      	ldr	r0, [r7, #12]
 8006b2c:	f7ff fec0 	bl	80068b0 <SPI_WaitFlagStateUntilTimeout>
 8006b30:	4603      	mov	r3, r0
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d007      	beq.n	8006b46 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b3a:	f043 0220 	orr.w	r2, r3, #32
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006b42:	2303      	movs	r3, #3
 8006b44:	e014      	b.n	8006b70 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	9300      	str	r3, [sp, #0]
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006b52:	68f8      	ldr	r0, [r7, #12]
 8006b54:	f7ff ff34 	bl	80069c0 <SPI_WaitFifoStateUntilTimeout>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d007      	beq.n	8006b6e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b62:	f043 0220 	orr.w	r2, r3, #32
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006b6a:	2303      	movs	r3, #3
 8006b6c:	e000      	b.n	8006b70 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006b6e:	2300      	movs	r3, #0
}
 8006b70:	4618      	mov	r0, r3
 8006b72:	3710      	adds	r7, #16
 8006b74:	46bd      	mov	sp, r7
 8006b76:	bd80      	pop	{r7, pc}

08006b78 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b082      	sub	sp, #8
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d101      	bne.n	8006b8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b86:	2301      	movs	r3, #1
 8006b88:	e040      	b.n	8006c0c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d106      	bne.n	8006ba0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2200      	movs	r2, #0
 8006b96:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f7fa fde6 	bl	800176c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2224      	movs	r2, #36	@ 0x24
 8006ba4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	681a      	ldr	r2, [r3, #0]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f022 0201 	bic.w	r2, r2, #1
 8006bb4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d002      	beq.n	8006bc4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f000 fedc 	bl	800797c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	f000 fc21 	bl	800740c <UART_SetConfig>
 8006bca:	4603      	mov	r3, r0
 8006bcc:	2b01      	cmp	r3, #1
 8006bce:	d101      	bne.n	8006bd4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	e01b      	b.n	8006c0c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	685a      	ldr	r2, [r3, #4]
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006be2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	689a      	ldr	r2, [r3, #8]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006bf2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	681a      	ldr	r2, [r3, #0]
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f042 0201 	orr.w	r2, r2, #1
 8006c02:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	f000 ff5b 	bl	8007ac0 <UART_CheckIdleState>
 8006c0a:	4603      	mov	r3, r0
}
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	3708      	adds	r7, #8
 8006c10:	46bd      	mov	sp, r7
 8006c12:	bd80      	pop	{r7, pc}

08006c14 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b08a      	sub	sp, #40	@ 0x28
 8006c18:	af02      	add	r7, sp, #8
 8006c1a:	60f8      	str	r0, [r7, #12]
 8006c1c:	60b9      	str	r1, [r7, #8]
 8006c1e:	603b      	str	r3, [r7, #0]
 8006c20:	4613      	mov	r3, r2
 8006c22:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006c28:	2b20      	cmp	r3, #32
 8006c2a:	d177      	bne.n	8006d1c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d002      	beq.n	8006c38 <HAL_UART_Transmit+0x24>
 8006c32:	88fb      	ldrh	r3, [r7, #6]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d101      	bne.n	8006c3c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006c38:	2301      	movs	r3, #1
 8006c3a:	e070      	b.n	8006d1e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2221      	movs	r2, #33	@ 0x21
 8006c48:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c4a:	f7fa fe8d 	bl	8001968 <HAL_GetTick>
 8006c4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	88fa      	ldrh	r2, [r7, #6]
 8006c54:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	88fa      	ldrh	r2, [r7, #6]
 8006c5c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c68:	d108      	bne.n	8006c7c <HAL_UART_Transmit+0x68>
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	691b      	ldr	r3, [r3, #16]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d104      	bne.n	8006c7c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006c72:	2300      	movs	r3, #0
 8006c74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	61bb      	str	r3, [r7, #24]
 8006c7a:	e003      	b.n	8006c84 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006c80:	2300      	movs	r3, #0
 8006c82:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006c84:	e02f      	b.n	8006ce6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	9300      	str	r3, [sp, #0]
 8006c8a:	697b      	ldr	r3, [r7, #20]
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	2180      	movs	r1, #128	@ 0x80
 8006c90:	68f8      	ldr	r0, [r7, #12]
 8006c92:	f000 ffbd 	bl	8007c10 <UART_WaitOnFlagUntilTimeout>
 8006c96:	4603      	mov	r3, r0
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d004      	beq.n	8006ca6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	2220      	movs	r2, #32
 8006ca0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006ca2:	2303      	movs	r3, #3
 8006ca4:	e03b      	b.n	8006d1e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006ca6:	69fb      	ldr	r3, [r7, #28]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d10b      	bne.n	8006cc4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006cac:	69bb      	ldr	r3, [r7, #24]
 8006cae:	881a      	ldrh	r2, [r3, #0]
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006cb8:	b292      	uxth	r2, r2
 8006cba:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006cbc:	69bb      	ldr	r3, [r7, #24]
 8006cbe:	3302      	adds	r3, #2
 8006cc0:	61bb      	str	r3, [r7, #24]
 8006cc2:	e007      	b.n	8006cd4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006cc4:	69fb      	ldr	r3, [r7, #28]
 8006cc6:	781a      	ldrb	r2, [r3, #0]
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006cce:	69fb      	ldr	r3, [r7, #28]
 8006cd0:	3301      	adds	r3, #1
 8006cd2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006cda:	b29b      	uxth	r3, r3
 8006cdc:	3b01      	subs	r3, #1
 8006cde:	b29a      	uxth	r2, r3
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d1c9      	bne.n	8006c86 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	9300      	str	r3, [sp, #0]
 8006cf6:	697b      	ldr	r3, [r7, #20]
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	2140      	movs	r1, #64	@ 0x40
 8006cfc:	68f8      	ldr	r0, [r7, #12]
 8006cfe:	f000 ff87 	bl	8007c10 <UART_WaitOnFlagUntilTimeout>
 8006d02:	4603      	mov	r3, r0
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d004      	beq.n	8006d12 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	2220      	movs	r2, #32
 8006d0c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006d0e:	2303      	movs	r3, #3
 8006d10:	e005      	b.n	8006d1e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	2220      	movs	r2, #32
 8006d16:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006d18:	2300      	movs	r3, #0
 8006d1a:	e000      	b.n	8006d1e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006d1c:	2302      	movs	r3, #2
  }
}
 8006d1e:	4618      	mov	r0, r3
 8006d20:	3720      	adds	r7, #32
 8006d22:	46bd      	mov	sp, r7
 8006d24:	bd80      	pop	{r7, pc}
	...

08006d28 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b08a      	sub	sp, #40	@ 0x28
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	60f8      	str	r0, [r7, #12]
 8006d30:	60b9      	str	r1, [r7, #8]
 8006d32:	4613      	mov	r3, r2
 8006d34:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d3c:	2b20      	cmp	r3, #32
 8006d3e:	d137      	bne.n	8006db0 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d002      	beq.n	8006d4c <HAL_UART_Receive_IT+0x24>
 8006d46:	88fb      	ldrh	r3, [r7, #6]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d101      	bne.n	8006d50 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	e030      	b.n	8006db2 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	2200      	movs	r2, #0
 8006d54:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a18      	ldr	r2, [pc, #96]	@ (8006dbc <HAL_UART_Receive_IT+0x94>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d01f      	beq.n	8006da0 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d018      	beq.n	8006da0 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d74:	697b      	ldr	r3, [r7, #20]
 8006d76:	e853 3f00 	ldrex	r3, [r3]
 8006d7a:	613b      	str	r3, [r7, #16]
   return(result);
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006d82:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	461a      	mov	r2, r3
 8006d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d8c:	623b      	str	r3, [r7, #32]
 8006d8e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d90:	69f9      	ldr	r1, [r7, #28]
 8006d92:	6a3a      	ldr	r2, [r7, #32]
 8006d94:	e841 2300 	strex	r3, r2, [r1]
 8006d98:	61bb      	str	r3, [r7, #24]
   return(result);
 8006d9a:	69bb      	ldr	r3, [r7, #24]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d1e6      	bne.n	8006d6e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006da0:	88fb      	ldrh	r3, [r7, #6]
 8006da2:	461a      	mov	r2, r3
 8006da4:	68b9      	ldr	r1, [r7, #8]
 8006da6:	68f8      	ldr	r0, [r7, #12]
 8006da8:	f000 ffa0 	bl	8007cec <UART_Start_Receive_IT>
 8006dac:	4603      	mov	r3, r0
 8006dae:	e000      	b.n	8006db2 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006db0:	2302      	movs	r3, #2
  }
}
 8006db2:	4618      	mov	r0, r3
 8006db4:	3728      	adds	r7, #40	@ 0x28
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bd80      	pop	{r7, pc}
 8006dba:	bf00      	nop
 8006dbc:	40008000 	.word	0x40008000

08006dc0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b0ba      	sub	sp, #232	@ 0xe8
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	69db      	ldr	r3, [r3, #28]
 8006dce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	689b      	ldr	r3, [r3, #8]
 8006de2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006de6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006dea:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006dee:	4013      	ands	r3, r2
 8006df0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006df4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d115      	bne.n	8006e28 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006dfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e00:	f003 0320 	and.w	r3, r3, #32
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d00f      	beq.n	8006e28 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006e08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e0c:	f003 0320 	and.w	r3, r3, #32
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d009      	beq.n	8006e28 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	f000 82ca 	beq.w	80073b2 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	4798      	blx	r3
      }
      return;
 8006e26:	e2c4      	b.n	80073b2 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006e28:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	f000 8117 	beq.w	8007060 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006e32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e36:	f003 0301 	and.w	r3, r3, #1
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d106      	bne.n	8006e4c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006e3e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006e42:	4b85      	ldr	r3, [pc, #532]	@ (8007058 <HAL_UART_IRQHandler+0x298>)
 8006e44:	4013      	ands	r3, r2
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	f000 810a 	beq.w	8007060 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006e4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e50:	f003 0301 	and.w	r3, r3, #1
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d011      	beq.n	8006e7c <HAL_UART_IRQHandler+0xbc>
 8006e58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d00b      	beq.n	8006e7c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006e72:	f043 0201 	orr.w	r2, r3, #1
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006e7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e80:	f003 0302 	and.w	r3, r3, #2
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d011      	beq.n	8006eac <HAL_UART_IRQHandler+0xec>
 8006e88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e8c:	f003 0301 	and.w	r3, r3, #1
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d00b      	beq.n	8006eac <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	2202      	movs	r2, #2
 8006e9a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ea2:	f043 0204 	orr.w	r2, r3, #4
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006eac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eb0:	f003 0304 	and.w	r3, r3, #4
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d011      	beq.n	8006edc <HAL_UART_IRQHandler+0x11c>
 8006eb8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ebc:	f003 0301 	and.w	r3, r3, #1
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d00b      	beq.n	8006edc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	2204      	movs	r2, #4
 8006eca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ed2:	f043 0202 	orr.w	r2, r3, #2
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006edc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ee0:	f003 0308 	and.w	r3, r3, #8
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d017      	beq.n	8006f18 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006ee8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006eec:	f003 0320 	and.w	r3, r3, #32
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d105      	bne.n	8006f00 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006ef4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ef8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d00b      	beq.n	8006f18 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	2208      	movs	r2, #8
 8006f06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f0e:	f043 0208 	orr.w	r2, r3, #8
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006f18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d012      	beq.n	8006f4a <HAL_UART_IRQHandler+0x18a>
 8006f24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f28:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d00c      	beq.n	8006f4a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006f38:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f40:	f043 0220 	orr.w	r2, r3, #32
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	f000 8230 	beq.w	80073b6 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006f56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f5a:	f003 0320 	and.w	r3, r3, #32
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d00d      	beq.n	8006f7e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006f62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f66:	f003 0320 	and.w	r3, r3, #32
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d007      	beq.n	8006f7e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d003      	beq.n	8006f7e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006f7a:	6878      	ldr	r0, [r7, #4]
 8006f7c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f84:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	689b      	ldr	r3, [r3, #8]
 8006f8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f92:	2b40      	cmp	r3, #64	@ 0x40
 8006f94:	d005      	beq.n	8006fa2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006f96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f9a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d04f      	beq.n	8007042 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f000 ff68 	bl	8007e78 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	689b      	ldr	r3, [r3, #8]
 8006fae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fb2:	2b40      	cmp	r3, #64	@ 0x40
 8006fb4:	d141      	bne.n	800703a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	3308      	adds	r3, #8
 8006fbc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fc0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006fc4:	e853 3f00 	ldrex	r3, [r3]
 8006fc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006fcc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006fd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006fd4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	3308      	adds	r3, #8
 8006fde:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006fe2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006fe6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006fee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006ff2:	e841 2300 	strex	r3, r2, [r1]
 8006ff6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006ffa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d1d9      	bne.n	8006fb6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007006:	2b00      	cmp	r3, #0
 8007008:	d013      	beq.n	8007032 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800700e:	4a13      	ldr	r2, [pc, #76]	@ (800705c <HAL_UART_IRQHandler+0x29c>)
 8007010:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007016:	4618      	mov	r0, r3
 8007018:	f7fa ff3e 	bl	8001e98 <HAL_DMA_Abort_IT>
 800701c:	4603      	mov	r3, r0
 800701e:	2b00      	cmp	r3, #0
 8007020:	d017      	beq.n	8007052 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007026:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007028:	687a      	ldr	r2, [r7, #4]
 800702a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800702c:	4610      	mov	r0, r2
 800702e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007030:	e00f      	b.n	8007052 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f000 f9d4 	bl	80073e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007038:	e00b      	b.n	8007052 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	f000 f9d0 	bl	80073e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007040:	e007      	b.n	8007052 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	f000 f9cc 	bl	80073e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2200      	movs	r2, #0
 800704c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007050:	e1b1      	b.n	80073b6 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007052:	bf00      	nop
    return;
 8007054:	e1af      	b.n	80073b6 <HAL_UART_IRQHandler+0x5f6>
 8007056:	bf00      	nop
 8007058:	04000120 	.word	0x04000120
 800705c:	08007f41 	.word	0x08007f41

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007064:	2b01      	cmp	r3, #1
 8007066:	f040 816a 	bne.w	800733e <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800706a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800706e:	f003 0310 	and.w	r3, r3, #16
 8007072:	2b00      	cmp	r3, #0
 8007074:	f000 8163 	beq.w	800733e <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007078:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800707c:	f003 0310 	and.w	r3, r3, #16
 8007080:	2b00      	cmp	r3, #0
 8007082:	f000 815c 	beq.w	800733e <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	2210      	movs	r2, #16
 800708c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	689b      	ldr	r3, [r3, #8]
 8007094:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007098:	2b40      	cmp	r3, #64	@ 0x40
 800709a:	f040 80d4 	bne.w	8007246 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	685b      	ldr	r3, [r3, #4]
 80070a6:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80070aa:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	f000 80ad 	beq.w	800720e <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80070ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80070be:	429a      	cmp	r2, r3
 80070c0:	f080 80a5 	bcs.w	800720e <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80070ca:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f003 0320 	and.w	r3, r3, #32
 80070da:	2b00      	cmp	r3, #0
 80070dc:	f040 8086 	bne.w	80071ec <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80070ec:	e853 3f00 	ldrex	r3, [r3]
 80070f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80070f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80070f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80070fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	461a      	mov	r2, r3
 8007106:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800710a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800710e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007112:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007116:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800711a:	e841 2300 	strex	r3, r2, [r1]
 800711e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007122:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007126:	2b00      	cmp	r3, #0
 8007128:	d1da      	bne.n	80070e0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	3308      	adds	r3, #8
 8007130:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007132:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007134:	e853 3f00 	ldrex	r3, [r3]
 8007138:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800713a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800713c:	f023 0301 	bic.w	r3, r3, #1
 8007140:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	3308      	adds	r3, #8
 800714a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800714e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007152:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007154:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007156:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800715a:	e841 2300 	strex	r3, r2, [r1]
 800715e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007160:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007162:	2b00      	cmp	r3, #0
 8007164:	d1e1      	bne.n	800712a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	3308      	adds	r3, #8
 800716c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800716e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007170:	e853 3f00 	ldrex	r3, [r3]
 8007174:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007176:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007178:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800717c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	3308      	adds	r3, #8
 8007186:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800718a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800718c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800718e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007190:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007192:	e841 2300 	strex	r3, r2, [r1]
 8007196:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007198:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800719a:	2b00      	cmp	r3, #0
 800719c:	d1e3      	bne.n	8007166 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2220      	movs	r2, #32
 80071a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2200      	movs	r2, #0
 80071aa:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071b4:	e853 3f00 	ldrex	r3, [r3]
 80071b8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80071ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071bc:	f023 0310 	bic.w	r3, r3, #16
 80071c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	461a      	mov	r2, r3
 80071ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80071ce:	65bb      	str	r3, [r7, #88]	@ 0x58
 80071d0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80071d4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80071d6:	e841 2300 	strex	r3, r2, [r1]
 80071da:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80071dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d1e4      	bne.n	80071ac <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071e6:	4618      	mov	r0, r3
 80071e8:	f7fa fe18 	bl	8001e1c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2202      	movs	r2, #2
 80071f0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80071fe:	b29b      	uxth	r3, r3
 8007200:	1ad3      	subs	r3, r2, r3
 8007202:	b29b      	uxth	r3, r3
 8007204:	4619      	mov	r1, r3
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	f000 f8f4 	bl	80073f4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800720c:	e0d5      	b.n	80073ba <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007214:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007218:	429a      	cmp	r2, r3
 800721a:	f040 80ce 	bne.w	80073ba <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f003 0320 	and.w	r3, r3, #32
 800722a:	2b20      	cmp	r3, #32
 800722c:	f040 80c5 	bne.w	80073ba <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2202      	movs	r2, #2
 8007234:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800723c:	4619      	mov	r1, r3
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f000 f8d8 	bl	80073f4 <HAL_UARTEx_RxEventCallback>
      return;
 8007244:	e0b9      	b.n	80073ba <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007252:	b29b      	uxth	r3, r3
 8007254:	1ad3      	subs	r3, r2, r3
 8007256:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007260:	b29b      	uxth	r3, r3
 8007262:	2b00      	cmp	r3, #0
 8007264:	f000 80ab 	beq.w	80073be <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8007268:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800726c:	2b00      	cmp	r3, #0
 800726e:	f000 80a6 	beq.w	80073be <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007278:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800727a:	e853 3f00 	ldrex	r3, [r3]
 800727e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007280:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007282:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007286:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	461a      	mov	r2, r3
 8007290:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007294:	647b      	str	r3, [r7, #68]	@ 0x44
 8007296:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007298:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800729a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800729c:	e841 2300 	strex	r3, r2, [r1]
 80072a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80072a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d1e4      	bne.n	8007272 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	3308      	adds	r3, #8
 80072ae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072b2:	e853 3f00 	ldrex	r3, [r3]
 80072b6:	623b      	str	r3, [r7, #32]
   return(result);
 80072b8:	6a3b      	ldr	r3, [r7, #32]
 80072ba:	f023 0301 	bic.w	r3, r3, #1
 80072be:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	3308      	adds	r3, #8
 80072c8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80072cc:	633a      	str	r2, [r7, #48]	@ 0x30
 80072ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072d0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80072d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072d4:	e841 2300 	strex	r3, r2, [r1]
 80072d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80072da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d1e3      	bne.n	80072a8 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2220      	movs	r2, #32
 80072e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2200      	movs	r2, #0
 80072ec:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2200      	movs	r2, #0
 80072f2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	e853 3f00 	ldrex	r3, [r3]
 8007300:	60fb      	str	r3, [r7, #12]
   return(result);
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	f023 0310 	bic.w	r3, r3, #16
 8007308:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	461a      	mov	r2, r3
 8007312:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007316:	61fb      	str	r3, [r7, #28]
 8007318:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800731a:	69b9      	ldr	r1, [r7, #24]
 800731c:	69fa      	ldr	r2, [r7, #28]
 800731e:	e841 2300 	strex	r3, r2, [r1]
 8007322:	617b      	str	r3, [r7, #20]
   return(result);
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d1e4      	bne.n	80072f4 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2202      	movs	r2, #2
 800732e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007330:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007334:	4619      	mov	r1, r3
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f000 f85c 	bl	80073f4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800733c:	e03f      	b.n	80073be <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800733e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007342:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007346:	2b00      	cmp	r3, #0
 8007348:	d00e      	beq.n	8007368 <HAL_UART_IRQHandler+0x5a8>
 800734a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800734e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007352:	2b00      	cmp	r3, #0
 8007354:	d008      	beq.n	8007368 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800735e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007360:	6878      	ldr	r0, [r7, #4]
 8007362:	f000 ffe9 	bl	8008338 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007366:	e02d      	b.n	80073c4 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007368:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800736c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007370:	2b00      	cmp	r3, #0
 8007372:	d00e      	beq.n	8007392 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007374:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007378:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800737c:	2b00      	cmp	r3, #0
 800737e:	d008      	beq.n	8007392 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007384:	2b00      	cmp	r3, #0
 8007386:	d01c      	beq.n	80073c2 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800738c:	6878      	ldr	r0, [r7, #4]
 800738e:	4798      	blx	r3
    }
    return;
 8007390:	e017      	b.n	80073c2 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007392:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007396:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800739a:	2b00      	cmp	r3, #0
 800739c:	d012      	beq.n	80073c4 <HAL_UART_IRQHandler+0x604>
 800739e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d00c      	beq.n	80073c4 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 fdde 	bl	8007f6c <UART_EndTransmit_IT>
    return;
 80073b0:	e008      	b.n	80073c4 <HAL_UART_IRQHandler+0x604>
      return;
 80073b2:	bf00      	nop
 80073b4:	e006      	b.n	80073c4 <HAL_UART_IRQHandler+0x604>
    return;
 80073b6:	bf00      	nop
 80073b8:	e004      	b.n	80073c4 <HAL_UART_IRQHandler+0x604>
      return;
 80073ba:	bf00      	nop
 80073bc:	e002      	b.n	80073c4 <HAL_UART_IRQHandler+0x604>
      return;
 80073be:	bf00      	nop
 80073c0:	e000      	b.n	80073c4 <HAL_UART_IRQHandler+0x604>
    return;
 80073c2:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80073c4:	37e8      	adds	r7, #232	@ 0xe8
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd80      	pop	{r7, pc}
 80073ca:	bf00      	nop

080073cc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b083      	sub	sp, #12
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80073d4:	bf00      	nop
 80073d6:	370c      	adds	r7, #12
 80073d8:	46bd      	mov	sp, r7
 80073da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073de:	4770      	bx	lr

080073e0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80073e0:	b480      	push	{r7}
 80073e2:	b083      	sub	sp, #12
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80073e8:	bf00      	nop
 80073ea:	370c      	adds	r7, #12
 80073ec:	46bd      	mov	sp, r7
 80073ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f2:	4770      	bx	lr

080073f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b083      	sub	sp, #12
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
 80073fc:	460b      	mov	r3, r1
 80073fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007400:	bf00      	nop
 8007402:	370c      	adds	r7, #12
 8007404:	46bd      	mov	sp, r7
 8007406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740a:	4770      	bx	lr

0800740c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800740c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007410:	b08a      	sub	sp, #40	@ 0x28
 8007412:	af00      	add	r7, sp, #0
 8007414:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007416:	2300      	movs	r3, #0
 8007418:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	689a      	ldr	r2, [r3, #8]
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	691b      	ldr	r3, [r3, #16]
 8007424:	431a      	orrs	r2, r3
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	695b      	ldr	r3, [r3, #20]
 800742a:	431a      	orrs	r2, r3
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	69db      	ldr	r3, [r3, #28]
 8007430:	4313      	orrs	r3, r2
 8007432:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	681a      	ldr	r2, [r3, #0]
 800743a:	4ba4      	ldr	r3, [pc, #656]	@ (80076cc <UART_SetConfig+0x2c0>)
 800743c:	4013      	ands	r3, r2
 800743e:	68fa      	ldr	r2, [r7, #12]
 8007440:	6812      	ldr	r2, [r2, #0]
 8007442:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007444:	430b      	orrs	r3, r1
 8007446:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	68da      	ldr	r2, [r3, #12]
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	430a      	orrs	r2, r1
 800745c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	699b      	ldr	r3, [r3, #24]
 8007462:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4a99      	ldr	r2, [pc, #612]	@ (80076d0 <UART_SetConfig+0x2c4>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d004      	beq.n	8007478 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	6a1b      	ldr	r3, [r3, #32]
 8007472:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007474:	4313      	orrs	r3, r2
 8007476:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	689b      	ldr	r3, [r3, #8]
 800747e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007488:	430a      	orrs	r2, r1
 800748a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a90      	ldr	r2, [pc, #576]	@ (80076d4 <UART_SetConfig+0x2c8>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d126      	bne.n	80074e4 <UART_SetConfig+0xd8>
 8007496:	4b90      	ldr	r3, [pc, #576]	@ (80076d8 <UART_SetConfig+0x2cc>)
 8007498:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800749c:	f003 0303 	and.w	r3, r3, #3
 80074a0:	2b03      	cmp	r3, #3
 80074a2:	d81b      	bhi.n	80074dc <UART_SetConfig+0xd0>
 80074a4:	a201      	add	r2, pc, #4	@ (adr r2, 80074ac <UART_SetConfig+0xa0>)
 80074a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074aa:	bf00      	nop
 80074ac:	080074bd 	.word	0x080074bd
 80074b0:	080074cd 	.word	0x080074cd
 80074b4:	080074c5 	.word	0x080074c5
 80074b8:	080074d5 	.word	0x080074d5
 80074bc:	2301      	movs	r3, #1
 80074be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074c2:	e116      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80074c4:	2302      	movs	r3, #2
 80074c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074ca:	e112      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80074cc:	2304      	movs	r3, #4
 80074ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074d2:	e10e      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80074d4:	2308      	movs	r3, #8
 80074d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074da:	e10a      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80074dc:	2310      	movs	r3, #16
 80074de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074e2:	e106      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4a7c      	ldr	r2, [pc, #496]	@ (80076dc <UART_SetConfig+0x2d0>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d138      	bne.n	8007560 <UART_SetConfig+0x154>
 80074ee:	4b7a      	ldr	r3, [pc, #488]	@ (80076d8 <UART_SetConfig+0x2cc>)
 80074f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074f4:	f003 030c 	and.w	r3, r3, #12
 80074f8:	2b0c      	cmp	r3, #12
 80074fa:	d82d      	bhi.n	8007558 <UART_SetConfig+0x14c>
 80074fc:	a201      	add	r2, pc, #4	@ (adr r2, 8007504 <UART_SetConfig+0xf8>)
 80074fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007502:	bf00      	nop
 8007504:	08007539 	.word	0x08007539
 8007508:	08007559 	.word	0x08007559
 800750c:	08007559 	.word	0x08007559
 8007510:	08007559 	.word	0x08007559
 8007514:	08007549 	.word	0x08007549
 8007518:	08007559 	.word	0x08007559
 800751c:	08007559 	.word	0x08007559
 8007520:	08007559 	.word	0x08007559
 8007524:	08007541 	.word	0x08007541
 8007528:	08007559 	.word	0x08007559
 800752c:	08007559 	.word	0x08007559
 8007530:	08007559 	.word	0x08007559
 8007534:	08007551 	.word	0x08007551
 8007538:	2300      	movs	r3, #0
 800753a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800753e:	e0d8      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007540:	2302      	movs	r3, #2
 8007542:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007546:	e0d4      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007548:	2304      	movs	r3, #4
 800754a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800754e:	e0d0      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007550:	2308      	movs	r3, #8
 8007552:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007556:	e0cc      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007558:	2310      	movs	r3, #16
 800755a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800755e:	e0c8      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4a5e      	ldr	r2, [pc, #376]	@ (80076e0 <UART_SetConfig+0x2d4>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d125      	bne.n	80075b6 <UART_SetConfig+0x1aa>
 800756a:	4b5b      	ldr	r3, [pc, #364]	@ (80076d8 <UART_SetConfig+0x2cc>)
 800756c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007570:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007574:	2b30      	cmp	r3, #48	@ 0x30
 8007576:	d016      	beq.n	80075a6 <UART_SetConfig+0x19a>
 8007578:	2b30      	cmp	r3, #48	@ 0x30
 800757a:	d818      	bhi.n	80075ae <UART_SetConfig+0x1a2>
 800757c:	2b20      	cmp	r3, #32
 800757e:	d00a      	beq.n	8007596 <UART_SetConfig+0x18a>
 8007580:	2b20      	cmp	r3, #32
 8007582:	d814      	bhi.n	80075ae <UART_SetConfig+0x1a2>
 8007584:	2b00      	cmp	r3, #0
 8007586:	d002      	beq.n	800758e <UART_SetConfig+0x182>
 8007588:	2b10      	cmp	r3, #16
 800758a:	d008      	beq.n	800759e <UART_SetConfig+0x192>
 800758c:	e00f      	b.n	80075ae <UART_SetConfig+0x1a2>
 800758e:	2300      	movs	r3, #0
 8007590:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007594:	e0ad      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007596:	2302      	movs	r3, #2
 8007598:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800759c:	e0a9      	b.n	80076f2 <UART_SetConfig+0x2e6>
 800759e:	2304      	movs	r3, #4
 80075a0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075a4:	e0a5      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80075a6:	2308      	movs	r3, #8
 80075a8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075ac:	e0a1      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80075ae:	2310      	movs	r3, #16
 80075b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075b4:	e09d      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	4a4a      	ldr	r2, [pc, #296]	@ (80076e4 <UART_SetConfig+0x2d8>)
 80075bc:	4293      	cmp	r3, r2
 80075be:	d125      	bne.n	800760c <UART_SetConfig+0x200>
 80075c0:	4b45      	ldr	r3, [pc, #276]	@ (80076d8 <UART_SetConfig+0x2cc>)
 80075c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075c6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80075ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80075cc:	d016      	beq.n	80075fc <UART_SetConfig+0x1f0>
 80075ce:	2bc0      	cmp	r3, #192	@ 0xc0
 80075d0:	d818      	bhi.n	8007604 <UART_SetConfig+0x1f8>
 80075d2:	2b80      	cmp	r3, #128	@ 0x80
 80075d4:	d00a      	beq.n	80075ec <UART_SetConfig+0x1e0>
 80075d6:	2b80      	cmp	r3, #128	@ 0x80
 80075d8:	d814      	bhi.n	8007604 <UART_SetConfig+0x1f8>
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d002      	beq.n	80075e4 <UART_SetConfig+0x1d8>
 80075de:	2b40      	cmp	r3, #64	@ 0x40
 80075e0:	d008      	beq.n	80075f4 <UART_SetConfig+0x1e8>
 80075e2:	e00f      	b.n	8007604 <UART_SetConfig+0x1f8>
 80075e4:	2300      	movs	r3, #0
 80075e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075ea:	e082      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80075ec:	2302      	movs	r3, #2
 80075ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075f2:	e07e      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80075f4:	2304      	movs	r3, #4
 80075f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075fa:	e07a      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80075fc:	2308      	movs	r3, #8
 80075fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007602:	e076      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007604:	2310      	movs	r3, #16
 8007606:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800760a:	e072      	b.n	80076f2 <UART_SetConfig+0x2e6>
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4a35      	ldr	r2, [pc, #212]	@ (80076e8 <UART_SetConfig+0x2dc>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d12a      	bne.n	800766c <UART_SetConfig+0x260>
 8007616:	4b30      	ldr	r3, [pc, #192]	@ (80076d8 <UART_SetConfig+0x2cc>)
 8007618:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800761c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007620:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007624:	d01a      	beq.n	800765c <UART_SetConfig+0x250>
 8007626:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800762a:	d81b      	bhi.n	8007664 <UART_SetConfig+0x258>
 800762c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007630:	d00c      	beq.n	800764c <UART_SetConfig+0x240>
 8007632:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007636:	d815      	bhi.n	8007664 <UART_SetConfig+0x258>
 8007638:	2b00      	cmp	r3, #0
 800763a:	d003      	beq.n	8007644 <UART_SetConfig+0x238>
 800763c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007640:	d008      	beq.n	8007654 <UART_SetConfig+0x248>
 8007642:	e00f      	b.n	8007664 <UART_SetConfig+0x258>
 8007644:	2300      	movs	r3, #0
 8007646:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800764a:	e052      	b.n	80076f2 <UART_SetConfig+0x2e6>
 800764c:	2302      	movs	r3, #2
 800764e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007652:	e04e      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007654:	2304      	movs	r3, #4
 8007656:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800765a:	e04a      	b.n	80076f2 <UART_SetConfig+0x2e6>
 800765c:	2308      	movs	r3, #8
 800765e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007662:	e046      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007664:	2310      	movs	r3, #16
 8007666:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800766a:	e042      	b.n	80076f2 <UART_SetConfig+0x2e6>
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a17      	ldr	r2, [pc, #92]	@ (80076d0 <UART_SetConfig+0x2c4>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d13a      	bne.n	80076ec <UART_SetConfig+0x2e0>
 8007676:	4b18      	ldr	r3, [pc, #96]	@ (80076d8 <UART_SetConfig+0x2cc>)
 8007678:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800767c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007680:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007684:	d01a      	beq.n	80076bc <UART_SetConfig+0x2b0>
 8007686:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800768a:	d81b      	bhi.n	80076c4 <UART_SetConfig+0x2b8>
 800768c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007690:	d00c      	beq.n	80076ac <UART_SetConfig+0x2a0>
 8007692:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007696:	d815      	bhi.n	80076c4 <UART_SetConfig+0x2b8>
 8007698:	2b00      	cmp	r3, #0
 800769a:	d003      	beq.n	80076a4 <UART_SetConfig+0x298>
 800769c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076a0:	d008      	beq.n	80076b4 <UART_SetConfig+0x2a8>
 80076a2:	e00f      	b.n	80076c4 <UART_SetConfig+0x2b8>
 80076a4:	2300      	movs	r3, #0
 80076a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076aa:	e022      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80076ac:	2302      	movs	r3, #2
 80076ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076b2:	e01e      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80076b4:	2304      	movs	r3, #4
 80076b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076ba:	e01a      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80076bc:	2308      	movs	r3, #8
 80076be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076c2:	e016      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80076c4:	2310      	movs	r3, #16
 80076c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076ca:	e012      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80076cc:	efff69f3 	.word	0xefff69f3
 80076d0:	40008000 	.word	0x40008000
 80076d4:	40013800 	.word	0x40013800
 80076d8:	40021000 	.word	0x40021000
 80076dc:	40004400 	.word	0x40004400
 80076e0:	40004800 	.word	0x40004800
 80076e4:	40004c00 	.word	0x40004c00
 80076e8:	40005000 	.word	0x40005000
 80076ec:	2310      	movs	r3, #16
 80076ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4a9f      	ldr	r2, [pc, #636]	@ (8007974 <UART_SetConfig+0x568>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d17a      	bne.n	80077f2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80076fc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007700:	2b08      	cmp	r3, #8
 8007702:	d824      	bhi.n	800774e <UART_SetConfig+0x342>
 8007704:	a201      	add	r2, pc, #4	@ (adr r2, 800770c <UART_SetConfig+0x300>)
 8007706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800770a:	bf00      	nop
 800770c:	08007731 	.word	0x08007731
 8007710:	0800774f 	.word	0x0800774f
 8007714:	08007739 	.word	0x08007739
 8007718:	0800774f 	.word	0x0800774f
 800771c:	0800773f 	.word	0x0800773f
 8007720:	0800774f 	.word	0x0800774f
 8007724:	0800774f 	.word	0x0800774f
 8007728:	0800774f 	.word	0x0800774f
 800772c:	08007747 	.word	0x08007747
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007730:	f7fc f942 	bl	80039b8 <HAL_RCC_GetPCLK1Freq>
 8007734:	61f8      	str	r0, [r7, #28]
        break;
 8007736:	e010      	b.n	800775a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007738:	4b8f      	ldr	r3, [pc, #572]	@ (8007978 <UART_SetConfig+0x56c>)
 800773a:	61fb      	str	r3, [r7, #28]
        break;
 800773c:	e00d      	b.n	800775a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800773e:	f7fc f8a3 	bl	8003888 <HAL_RCC_GetSysClockFreq>
 8007742:	61f8      	str	r0, [r7, #28]
        break;
 8007744:	e009      	b.n	800775a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007746:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800774a:	61fb      	str	r3, [r7, #28]
        break;
 800774c:	e005      	b.n	800775a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800774e:	2300      	movs	r3, #0
 8007750:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007752:	2301      	movs	r3, #1
 8007754:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007758:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800775a:	69fb      	ldr	r3, [r7, #28]
 800775c:	2b00      	cmp	r3, #0
 800775e:	f000 80fb 	beq.w	8007958 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	685a      	ldr	r2, [r3, #4]
 8007766:	4613      	mov	r3, r2
 8007768:	005b      	lsls	r3, r3, #1
 800776a:	4413      	add	r3, r2
 800776c:	69fa      	ldr	r2, [r7, #28]
 800776e:	429a      	cmp	r2, r3
 8007770:	d305      	bcc.n	800777e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	685b      	ldr	r3, [r3, #4]
 8007776:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007778:	69fa      	ldr	r2, [r7, #28]
 800777a:	429a      	cmp	r2, r3
 800777c:	d903      	bls.n	8007786 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800777e:	2301      	movs	r3, #1
 8007780:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007784:	e0e8      	b.n	8007958 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007786:	69fb      	ldr	r3, [r7, #28]
 8007788:	2200      	movs	r2, #0
 800778a:	461c      	mov	r4, r3
 800778c:	4615      	mov	r5, r2
 800778e:	f04f 0200 	mov.w	r2, #0
 8007792:	f04f 0300 	mov.w	r3, #0
 8007796:	022b      	lsls	r3, r5, #8
 8007798:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800779c:	0222      	lsls	r2, r4, #8
 800779e:	68f9      	ldr	r1, [r7, #12]
 80077a0:	6849      	ldr	r1, [r1, #4]
 80077a2:	0849      	lsrs	r1, r1, #1
 80077a4:	2000      	movs	r0, #0
 80077a6:	4688      	mov	r8, r1
 80077a8:	4681      	mov	r9, r0
 80077aa:	eb12 0a08 	adds.w	sl, r2, r8
 80077ae:	eb43 0b09 	adc.w	fp, r3, r9
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	685b      	ldr	r3, [r3, #4]
 80077b6:	2200      	movs	r2, #0
 80077b8:	603b      	str	r3, [r7, #0]
 80077ba:	607a      	str	r2, [r7, #4]
 80077bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077c0:	4650      	mov	r0, sl
 80077c2:	4659      	mov	r1, fp
 80077c4:	f7f8 fd54 	bl	8000270 <__aeabi_uldivmod>
 80077c8:	4602      	mov	r2, r0
 80077ca:	460b      	mov	r3, r1
 80077cc:	4613      	mov	r3, r2
 80077ce:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80077d0:	69bb      	ldr	r3, [r7, #24]
 80077d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80077d6:	d308      	bcc.n	80077ea <UART_SetConfig+0x3de>
 80077d8:	69bb      	ldr	r3, [r7, #24]
 80077da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80077de:	d204      	bcs.n	80077ea <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	69ba      	ldr	r2, [r7, #24]
 80077e6:	60da      	str	r2, [r3, #12]
 80077e8:	e0b6      	b.n	8007958 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80077ea:	2301      	movs	r3, #1
 80077ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80077f0:	e0b2      	b.n	8007958 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	69db      	ldr	r3, [r3, #28]
 80077f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077fa:	d15e      	bne.n	80078ba <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80077fc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007800:	2b08      	cmp	r3, #8
 8007802:	d828      	bhi.n	8007856 <UART_SetConfig+0x44a>
 8007804:	a201      	add	r2, pc, #4	@ (adr r2, 800780c <UART_SetConfig+0x400>)
 8007806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800780a:	bf00      	nop
 800780c:	08007831 	.word	0x08007831
 8007810:	08007839 	.word	0x08007839
 8007814:	08007841 	.word	0x08007841
 8007818:	08007857 	.word	0x08007857
 800781c:	08007847 	.word	0x08007847
 8007820:	08007857 	.word	0x08007857
 8007824:	08007857 	.word	0x08007857
 8007828:	08007857 	.word	0x08007857
 800782c:	0800784f 	.word	0x0800784f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007830:	f7fc f8c2 	bl	80039b8 <HAL_RCC_GetPCLK1Freq>
 8007834:	61f8      	str	r0, [r7, #28]
        break;
 8007836:	e014      	b.n	8007862 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007838:	f7fc f8d4 	bl	80039e4 <HAL_RCC_GetPCLK2Freq>
 800783c:	61f8      	str	r0, [r7, #28]
        break;
 800783e:	e010      	b.n	8007862 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007840:	4b4d      	ldr	r3, [pc, #308]	@ (8007978 <UART_SetConfig+0x56c>)
 8007842:	61fb      	str	r3, [r7, #28]
        break;
 8007844:	e00d      	b.n	8007862 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007846:	f7fc f81f 	bl	8003888 <HAL_RCC_GetSysClockFreq>
 800784a:	61f8      	str	r0, [r7, #28]
        break;
 800784c:	e009      	b.n	8007862 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800784e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007852:	61fb      	str	r3, [r7, #28]
        break;
 8007854:	e005      	b.n	8007862 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007856:	2300      	movs	r3, #0
 8007858:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007860:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007862:	69fb      	ldr	r3, [r7, #28]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d077      	beq.n	8007958 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007868:	69fb      	ldr	r3, [r7, #28]
 800786a:	005a      	lsls	r2, r3, #1
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	685b      	ldr	r3, [r3, #4]
 8007870:	085b      	lsrs	r3, r3, #1
 8007872:	441a      	add	r2, r3
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	685b      	ldr	r3, [r3, #4]
 8007878:	fbb2 f3f3 	udiv	r3, r2, r3
 800787c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800787e:	69bb      	ldr	r3, [r7, #24]
 8007880:	2b0f      	cmp	r3, #15
 8007882:	d916      	bls.n	80078b2 <UART_SetConfig+0x4a6>
 8007884:	69bb      	ldr	r3, [r7, #24]
 8007886:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800788a:	d212      	bcs.n	80078b2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800788c:	69bb      	ldr	r3, [r7, #24]
 800788e:	b29b      	uxth	r3, r3
 8007890:	f023 030f 	bic.w	r3, r3, #15
 8007894:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007896:	69bb      	ldr	r3, [r7, #24]
 8007898:	085b      	lsrs	r3, r3, #1
 800789a:	b29b      	uxth	r3, r3
 800789c:	f003 0307 	and.w	r3, r3, #7
 80078a0:	b29a      	uxth	r2, r3
 80078a2:	8afb      	ldrh	r3, [r7, #22]
 80078a4:	4313      	orrs	r3, r2
 80078a6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	8afa      	ldrh	r2, [r7, #22]
 80078ae:	60da      	str	r2, [r3, #12]
 80078b0:	e052      	b.n	8007958 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80078b2:	2301      	movs	r3, #1
 80078b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80078b8:	e04e      	b.n	8007958 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80078ba:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80078be:	2b08      	cmp	r3, #8
 80078c0:	d827      	bhi.n	8007912 <UART_SetConfig+0x506>
 80078c2:	a201      	add	r2, pc, #4	@ (adr r2, 80078c8 <UART_SetConfig+0x4bc>)
 80078c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078c8:	080078ed 	.word	0x080078ed
 80078cc:	080078f5 	.word	0x080078f5
 80078d0:	080078fd 	.word	0x080078fd
 80078d4:	08007913 	.word	0x08007913
 80078d8:	08007903 	.word	0x08007903
 80078dc:	08007913 	.word	0x08007913
 80078e0:	08007913 	.word	0x08007913
 80078e4:	08007913 	.word	0x08007913
 80078e8:	0800790b 	.word	0x0800790b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80078ec:	f7fc f864 	bl	80039b8 <HAL_RCC_GetPCLK1Freq>
 80078f0:	61f8      	str	r0, [r7, #28]
        break;
 80078f2:	e014      	b.n	800791e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80078f4:	f7fc f876 	bl	80039e4 <HAL_RCC_GetPCLK2Freq>
 80078f8:	61f8      	str	r0, [r7, #28]
        break;
 80078fa:	e010      	b.n	800791e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80078fc:	4b1e      	ldr	r3, [pc, #120]	@ (8007978 <UART_SetConfig+0x56c>)
 80078fe:	61fb      	str	r3, [r7, #28]
        break;
 8007900:	e00d      	b.n	800791e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007902:	f7fb ffc1 	bl	8003888 <HAL_RCC_GetSysClockFreq>
 8007906:	61f8      	str	r0, [r7, #28]
        break;
 8007908:	e009      	b.n	800791e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800790a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800790e:	61fb      	str	r3, [r7, #28]
        break;
 8007910:	e005      	b.n	800791e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007912:	2300      	movs	r3, #0
 8007914:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007916:	2301      	movs	r3, #1
 8007918:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800791c:	bf00      	nop
    }

    if (pclk != 0U)
 800791e:	69fb      	ldr	r3, [r7, #28]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d019      	beq.n	8007958 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	685b      	ldr	r3, [r3, #4]
 8007928:	085a      	lsrs	r2, r3, #1
 800792a:	69fb      	ldr	r3, [r7, #28]
 800792c:	441a      	add	r2, r3
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	685b      	ldr	r3, [r3, #4]
 8007932:	fbb2 f3f3 	udiv	r3, r2, r3
 8007936:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007938:	69bb      	ldr	r3, [r7, #24]
 800793a:	2b0f      	cmp	r3, #15
 800793c:	d909      	bls.n	8007952 <UART_SetConfig+0x546>
 800793e:	69bb      	ldr	r3, [r7, #24]
 8007940:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007944:	d205      	bcs.n	8007952 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007946:	69bb      	ldr	r3, [r7, #24]
 8007948:	b29a      	uxth	r2, r3
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	60da      	str	r2, [r3, #12]
 8007950:	e002      	b.n	8007958 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007952:	2301      	movs	r3, #1
 8007954:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	2200      	movs	r2, #0
 800795c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2200      	movs	r2, #0
 8007962:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007964:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007968:	4618      	mov	r0, r3
 800796a:	3728      	adds	r7, #40	@ 0x28
 800796c:	46bd      	mov	sp, r7
 800796e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007972:	bf00      	nop
 8007974:	40008000 	.word	0x40008000
 8007978:	00f42400 	.word	0x00f42400

0800797c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800797c:	b480      	push	{r7}
 800797e:	b083      	sub	sp, #12
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007988:	f003 0308 	and.w	r3, r3, #8
 800798c:	2b00      	cmp	r3, #0
 800798e:	d00a      	beq.n	80079a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	685b      	ldr	r3, [r3, #4]
 8007996:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	430a      	orrs	r2, r1
 80079a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079aa:	f003 0301 	and.w	r3, r3, #1
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d00a      	beq.n	80079c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	685b      	ldr	r3, [r3, #4]
 80079b8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	430a      	orrs	r2, r1
 80079c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079cc:	f003 0302 	and.w	r3, r3, #2
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d00a      	beq.n	80079ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	685b      	ldr	r3, [r3, #4]
 80079da:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	430a      	orrs	r2, r1
 80079e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079ee:	f003 0304 	and.w	r3, r3, #4
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d00a      	beq.n	8007a0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	685b      	ldr	r3, [r3, #4]
 80079fc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	430a      	orrs	r2, r1
 8007a0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a10:	f003 0310 	and.w	r3, r3, #16
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d00a      	beq.n	8007a2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	689b      	ldr	r3, [r3, #8]
 8007a1e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	430a      	orrs	r2, r1
 8007a2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a32:	f003 0320 	and.w	r3, r3, #32
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d00a      	beq.n	8007a50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	689b      	ldr	r3, [r3, #8]
 8007a40:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	430a      	orrs	r2, r1
 8007a4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d01a      	beq.n	8007a92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	430a      	orrs	r2, r1
 8007a70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a7a:	d10a      	bne.n	8007a92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	685b      	ldr	r3, [r3, #4]
 8007a82:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	430a      	orrs	r2, r1
 8007a90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d00a      	beq.n	8007ab4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	430a      	orrs	r2, r1
 8007ab2:	605a      	str	r2, [r3, #4]
  }
}
 8007ab4:	bf00      	nop
 8007ab6:	370c      	adds	r7, #12
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abe:	4770      	bx	lr

08007ac0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b098      	sub	sp, #96	@ 0x60
 8007ac4:	af02      	add	r7, sp, #8
 8007ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2200      	movs	r2, #0
 8007acc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007ad0:	f7f9 ff4a 	bl	8001968 <HAL_GetTick>
 8007ad4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f003 0308 	and.w	r3, r3, #8
 8007ae0:	2b08      	cmp	r3, #8
 8007ae2:	d12e      	bne.n	8007b42 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ae4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007ae8:	9300      	str	r3, [sp, #0]
 8007aea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007aec:	2200      	movs	r2, #0
 8007aee:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f000 f88c 	bl	8007c10 <UART_WaitOnFlagUntilTimeout>
 8007af8:	4603      	mov	r3, r0
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d021      	beq.n	8007b42 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b06:	e853 3f00 	ldrex	r3, [r3]
 8007b0a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007b0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007b12:	653b      	str	r3, [r7, #80]	@ 0x50
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	461a      	mov	r2, r3
 8007b1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b1e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b20:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007b22:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b24:	e841 2300 	strex	r3, r2, [r1]
 8007b28:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007b2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d1e6      	bne.n	8007afe <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2220      	movs	r2, #32
 8007b34:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b3e:	2303      	movs	r3, #3
 8007b40:	e062      	b.n	8007c08 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f003 0304 	and.w	r3, r3, #4
 8007b4c:	2b04      	cmp	r3, #4
 8007b4e:	d149      	bne.n	8007be4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b50:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007b54:	9300      	str	r3, [sp, #0]
 8007b56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b58:	2200      	movs	r2, #0
 8007b5a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007b5e:	6878      	ldr	r0, [r7, #4]
 8007b60:	f000 f856 	bl	8007c10 <UART_WaitOnFlagUntilTimeout>
 8007b64:	4603      	mov	r3, r0
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d03c      	beq.n	8007be4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b72:	e853 3f00 	ldrex	r3, [r3]
 8007b76:	623b      	str	r3, [r7, #32]
   return(result);
 8007b78:	6a3b      	ldr	r3, [r7, #32]
 8007b7a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	461a      	mov	r2, r3
 8007b86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b88:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b8c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b90:	e841 2300 	strex	r3, r2, [r1]
 8007b94:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d1e6      	bne.n	8007b6a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	3308      	adds	r3, #8
 8007ba2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba4:	693b      	ldr	r3, [r7, #16]
 8007ba6:	e853 3f00 	ldrex	r3, [r3]
 8007baa:	60fb      	str	r3, [r7, #12]
   return(result);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	f023 0301 	bic.w	r3, r3, #1
 8007bb2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	3308      	adds	r3, #8
 8007bba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007bbc:	61fa      	str	r2, [r7, #28]
 8007bbe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc0:	69b9      	ldr	r1, [r7, #24]
 8007bc2:	69fa      	ldr	r2, [r7, #28]
 8007bc4:	e841 2300 	strex	r3, r2, [r1]
 8007bc8:	617b      	str	r3, [r7, #20]
   return(result);
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d1e5      	bne.n	8007b9c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2220      	movs	r2, #32
 8007bd4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007be0:	2303      	movs	r3, #3
 8007be2:	e011      	b.n	8007c08 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2220      	movs	r2, #32
 8007be8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2220      	movs	r2, #32
 8007bee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2200      	movs	r2, #0
 8007c02:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007c06:	2300      	movs	r3, #0
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	3758      	adds	r7, #88	@ 0x58
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bd80      	pop	{r7, pc}

08007c10 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b084      	sub	sp, #16
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	60f8      	str	r0, [r7, #12]
 8007c18:	60b9      	str	r1, [r7, #8]
 8007c1a:	603b      	str	r3, [r7, #0]
 8007c1c:	4613      	mov	r3, r2
 8007c1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c20:	e04f      	b.n	8007cc2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c22:	69bb      	ldr	r3, [r7, #24]
 8007c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c28:	d04b      	beq.n	8007cc2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c2a:	f7f9 fe9d 	bl	8001968 <HAL_GetTick>
 8007c2e:	4602      	mov	r2, r0
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	1ad3      	subs	r3, r2, r3
 8007c34:	69ba      	ldr	r2, [r7, #24]
 8007c36:	429a      	cmp	r2, r3
 8007c38:	d302      	bcc.n	8007c40 <UART_WaitOnFlagUntilTimeout+0x30>
 8007c3a:	69bb      	ldr	r3, [r7, #24]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d101      	bne.n	8007c44 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007c40:	2303      	movs	r3, #3
 8007c42:	e04e      	b.n	8007ce2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f003 0304 	and.w	r3, r3, #4
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d037      	beq.n	8007cc2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	2b80      	cmp	r3, #128	@ 0x80
 8007c56:	d034      	beq.n	8007cc2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	2b40      	cmp	r3, #64	@ 0x40
 8007c5c:	d031      	beq.n	8007cc2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	69db      	ldr	r3, [r3, #28]
 8007c64:	f003 0308 	and.w	r3, r3, #8
 8007c68:	2b08      	cmp	r3, #8
 8007c6a:	d110      	bne.n	8007c8e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	2208      	movs	r2, #8
 8007c72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c74:	68f8      	ldr	r0, [r7, #12]
 8007c76:	f000 f8ff 	bl	8007e78 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	2208      	movs	r2, #8
 8007c7e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2200      	movs	r2, #0
 8007c86:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	e029      	b.n	8007ce2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	69db      	ldr	r3, [r3, #28]
 8007c94:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c9c:	d111      	bne.n	8007cc2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007ca6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ca8:	68f8      	ldr	r0, [r7, #12]
 8007caa:	f000 f8e5 	bl	8007e78 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	2220      	movs	r2, #32
 8007cb2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	2200      	movs	r2, #0
 8007cba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007cbe:	2303      	movs	r3, #3
 8007cc0:	e00f      	b.n	8007ce2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	69da      	ldr	r2, [r3, #28]
 8007cc8:	68bb      	ldr	r3, [r7, #8]
 8007cca:	4013      	ands	r3, r2
 8007ccc:	68ba      	ldr	r2, [r7, #8]
 8007cce:	429a      	cmp	r2, r3
 8007cd0:	bf0c      	ite	eq
 8007cd2:	2301      	moveq	r3, #1
 8007cd4:	2300      	movne	r3, #0
 8007cd6:	b2db      	uxtb	r3, r3
 8007cd8:	461a      	mov	r2, r3
 8007cda:	79fb      	ldrb	r3, [r7, #7]
 8007cdc:	429a      	cmp	r2, r3
 8007cde:	d0a0      	beq.n	8007c22 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007ce0:	2300      	movs	r3, #0
}
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	3710      	adds	r7, #16
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}
	...

08007cec <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007cec:	b480      	push	{r7}
 8007cee:	b097      	sub	sp, #92	@ 0x5c
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	60f8      	str	r0, [r7, #12]
 8007cf4:	60b9      	str	r1, [r7, #8]
 8007cf6:	4613      	mov	r3, r2
 8007cf8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	68ba      	ldr	r2, [r7, #8]
 8007cfe:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	88fa      	ldrh	r2, [r7, #6]
 8007d04:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	88fa      	ldrh	r2, [r7, #6]
 8007d0c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	2200      	movs	r2, #0
 8007d14:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d1e:	d10e      	bne.n	8007d3e <UART_Start_Receive_IT+0x52>
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	691b      	ldr	r3, [r3, #16]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d105      	bne.n	8007d34 <UART_Start_Receive_IT+0x48>
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007d2e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007d32:	e02d      	b.n	8007d90 <UART_Start_Receive_IT+0xa4>
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	22ff      	movs	r2, #255	@ 0xff
 8007d38:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007d3c:	e028      	b.n	8007d90 <UART_Start_Receive_IT+0xa4>
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	689b      	ldr	r3, [r3, #8]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d10d      	bne.n	8007d62 <UART_Start_Receive_IT+0x76>
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	691b      	ldr	r3, [r3, #16]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d104      	bne.n	8007d58 <UART_Start_Receive_IT+0x6c>
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	22ff      	movs	r2, #255	@ 0xff
 8007d52:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007d56:	e01b      	b.n	8007d90 <UART_Start_Receive_IT+0xa4>
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	227f      	movs	r2, #127	@ 0x7f
 8007d5c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007d60:	e016      	b.n	8007d90 <UART_Start_Receive_IT+0xa4>
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	689b      	ldr	r3, [r3, #8]
 8007d66:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007d6a:	d10d      	bne.n	8007d88 <UART_Start_Receive_IT+0x9c>
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	691b      	ldr	r3, [r3, #16]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d104      	bne.n	8007d7e <UART_Start_Receive_IT+0x92>
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	227f      	movs	r2, #127	@ 0x7f
 8007d78:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007d7c:	e008      	b.n	8007d90 <UART_Start_Receive_IT+0xa4>
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	223f      	movs	r2, #63	@ 0x3f
 8007d82:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007d86:	e003      	b.n	8007d90 <UART_Start_Receive_IT+0xa4>
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	2200      	movs	r2, #0
 8007d94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	2222      	movs	r2, #34	@ 0x22
 8007d9c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	3308      	adds	r3, #8
 8007da6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007da8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007daa:	e853 3f00 	ldrex	r3, [r3]
 8007dae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007db0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007db2:	f043 0301 	orr.w	r3, r3, #1
 8007db6:	657b      	str	r3, [r7, #84]	@ 0x54
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	3308      	adds	r3, #8
 8007dbe:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007dc0:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007dc2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dc4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007dc6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007dc8:	e841 2300 	strex	r3, r2, [r1]
 8007dcc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007dce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d1e5      	bne.n	8007da0 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	689b      	ldr	r3, [r3, #8]
 8007dd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ddc:	d107      	bne.n	8007dee <UART_Start_Receive_IT+0x102>
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	691b      	ldr	r3, [r3, #16]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d103      	bne.n	8007dee <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	4a21      	ldr	r2, [pc, #132]	@ (8007e70 <UART_Start_Receive_IT+0x184>)
 8007dea:	669a      	str	r2, [r3, #104]	@ 0x68
 8007dec:	e002      	b.n	8007df4 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	4a20      	ldr	r2, [pc, #128]	@ (8007e74 <UART_Start_Receive_IT+0x188>)
 8007df2:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	691b      	ldr	r3, [r3, #16]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d019      	beq.n	8007e30 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e04:	e853 3f00 	ldrex	r3, [r3]
 8007e08:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e0c:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007e10:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	461a      	mov	r2, r3
 8007e18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e1c:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e1e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007e20:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007e22:	e841 2300 	strex	r3, r2, [r1]
 8007e26:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d1e6      	bne.n	8007dfc <UART_Start_Receive_IT+0x110>
 8007e2e:	e018      	b.n	8007e62 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	e853 3f00 	ldrex	r3, [r3]
 8007e3c:	613b      	str	r3, [r7, #16]
   return(result);
 8007e3e:	693b      	ldr	r3, [r7, #16]
 8007e40:	f043 0320 	orr.w	r3, r3, #32
 8007e44:	653b      	str	r3, [r7, #80]	@ 0x50
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	461a      	mov	r2, r3
 8007e4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e4e:	623b      	str	r3, [r7, #32]
 8007e50:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e52:	69f9      	ldr	r1, [r7, #28]
 8007e54:	6a3a      	ldr	r2, [r7, #32]
 8007e56:	e841 2300 	strex	r3, r2, [r1]
 8007e5a:	61bb      	str	r3, [r7, #24]
   return(result);
 8007e5c:	69bb      	ldr	r3, [r7, #24]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d1e6      	bne.n	8007e30 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8007e62:	2300      	movs	r3, #0
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	375c      	adds	r7, #92	@ 0x5c
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6e:	4770      	bx	lr
 8007e70:	0800817d 	.word	0x0800817d
 8007e74:	08007fc1 	.word	0x08007fc1

08007e78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007e78:	b480      	push	{r7}
 8007e7a:	b095      	sub	sp, #84	@ 0x54
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e88:	e853 3f00 	ldrex	r3, [r3]
 8007e8c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e94:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	461a      	mov	r2, r3
 8007e9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e9e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007ea0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ea2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007ea4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007ea6:	e841 2300 	strex	r3, r2, [r1]
 8007eaa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007eac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d1e6      	bne.n	8007e80 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	3308      	adds	r3, #8
 8007eb8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eba:	6a3b      	ldr	r3, [r7, #32]
 8007ebc:	e853 3f00 	ldrex	r3, [r3]
 8007ec0:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ec2:	69fb      	ldr	r3, [r7, #28]
 8007ec4:	f023 0301 	bic.w	r3, r3, #1
 8007ec8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	3308      	adds	r3, #8
 8007ed0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ed2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007ed4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ed6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ed8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007eda:	e841 2300 	strex	r3, r2, [r1]
 8007ede:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d1e5      	bne.n	8007eb2 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007eea:	2b01      	cmp	r3, #1
 8007eec:	d118      	bne.n	8007f20 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	e853 3f00 	ldrex	r3, [r3]
 8007efa:	60bb      	str	r3, [r7, #8]
   return(result);
 8007efc:	68bb      	ldr	r3, [r7, #8]
 8007efe:	f023 0310 	bic.w	r3, r3, #16
 8007f02:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	461a      	mov	r2, r3
 8007f0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007f0c:	61bb      	str	r3, [r7, #24]
 8007f0e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f10:	6979      	ldr	r1, [r7, #20]
 8007f12:	69ba      	ldr	r2, [r7, #24]
 8007f14:	e841 2300 	strex	r3, r2, [r1]
 8007f18:	613b      	str	r3, [r7, #16]
   return(result);
 8007f1a:	693b      	ldr	r3, [r7, #16]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d1e6      	bne.n	8007eee <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2220      	movs	r2, #32
 8007f24:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2200      	movs	r2, #0
 8007f32:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007f34:	bf00      	nop
 8007f36:	3754      	adds	r7, #84	@ 0x54
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3e:	4770      	bx	lr

08007f40 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b084      	sub	sp, #16
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f4c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2200      	movs	r2, #0
 8007f52:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f5e:	68f8      	ldr	r0, [r7, #12]
 8007f60:	f7ff fa3e 	bl	80073e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f64:	bf00      	nop
 8007f66:	3710      	adds	r7, #16
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bd80      	pop	{r7, pc}

08007f6c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b088      	sub	sp, #32
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	e853 3f00 	ldrex	r3, [r3]
 8007f80:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f88:	61fb      	str	r3, [r7, #28]
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	461a      	mov	r2, r3
 8007f90:	69fb      	ldr	r3, [r7, #28]
 8007f92:	61bb      	str	r3, [r7, #24]
 8007f94:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f96:	6979      	ldr	r1, [r7, #20]
 8007f98:	69ba      	ldr	r2, [r7, #24]
 8007f9a:	e841 2300 	strex	r3, r2, [r1]
 8007f9e:	613b      	str	r3, [r7, #16]
   return(result);
 8007fa0:	693b      	ldr	r3, [r7, #16]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d1e6      	bne.n	8007f74 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2220      	movs	r2, #32
 8007faa:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2200      	movs	r2, #0
 8007fb0:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007fb2:	6878      	ldr	r0, [r7, #4]
 8007fb4:	f7ff fa0a 	bl	80073cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007fb8:	bf00      	nop
 8007fba:	3720      	adds	r7, #32
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bd80      	pop	{r7, pc}

08007fc0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b09c      	sub	sp, #112	@ 0x70
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007fce:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007fd8:	2b22      	cmp	r3, #34	@ 0x22
 8007fda:	f040 80be 	bne.w	800815a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007fe4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007fe8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007fec:	b2d9      	uxtb	r1, r3
 8007fee:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007ff2:	b2da      	uxtb	r2, r3
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ff8:	400a      	ands	r2, r1
 8007ffa:	b2d2      	uxtb	r2, r2
 8007ffc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008002:	1c5a      	adds	r2, r3, #1
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800800e:	b29b      	uxth	r3, r3
 8008010:	3b01      	subs	r3, #1
 8008012:	b29a      	uxth	r2, r3
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008020:	b29b      	uxth	r3, r3
 8008022:	2b00      	cmp	r3, #0
 8008024:	f040 80a3 	bne.w	800816e <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800802e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008030:	e853 3f00 	ldrex	r3, [r3]
 8008034:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008036:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008038:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800803c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	461a      	mov	r2, r3
 8008044:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008046:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008048:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800804a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800804c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800804e:	e841 2300 	strex	r3, r2, [r1]
 8008052:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008054:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008056:	2b00      	cmp	r3, #0
 8008058:	d1e6      	bne.n	8008028 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	3308      	adds	r3, #8
 8008060:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008064:	e853 3f00 	ldrex	r3, [r3]
 8008068:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800806a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800806c:	f023 0301 	bic.w	r3, r3, #1
 8008070:	667b      	str	r3, [r7, #100]	@ 0x64
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	3308      	adds	r3, #8
 8008078:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800807a:	647a      	str	r2, [r7, #68]	@ 0x44
 800807c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800807e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008080:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008082:	e841 2300 	strex	r3, r2, [r1]
 8008086:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008088:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800808a:	2b00      	cmp	r3, #0
 800808c:	d1e5      	bne.n	800805a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2220      	movs	r2, #32
 8008092:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2200      	movs	r2, #0
 800809a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2200      	movs	r2, #0
 80080a0:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	4a34      	ldr	r2, [pc, #208]	@ (8008178 <UART_RxISR_8BIT+0x1b8>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d01f      	beq.n	80080ec <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	685b      	ldr	r3, [r3, #4]
 80080b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d018      	beq.n	80080ec <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080c2:	e853 3f00 	ldrex	r3, [r3]
 80080c6:	623b      	str	r3, [r7, #32]
   return(result);
 80080c8:	6a3b      	ldr	r3, [r7, #32]
 80080ca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80080ce:	663b      	str	r3, [r7, #96]	@ 0x60
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	461a      	mov	r2, r3
 80080d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80080d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80080da:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080dc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80080de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080e0:	e841 2300 	strex	r3, r2, [r1]
 80080e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80080e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d1e6      	bne.n	80080ba <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080f0:	2b01      	cmp	r3, #1
 80080f2:	d12e      	bne.n	8008152 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2200      	movs	r2, #0
 80080f8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008100:	693b      	ldr	r3, [r7, #16]
 8008102:	e853 3f00 	ldrex	r3, [r3]
 8008106:	60fb      	str	r3, [r7, #12]
   return(result);
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	f023 0310 	bic.w	r3, r3, #16
 800810e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	461a      	mov	r2, r3
 8008116:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008118:	61fb      	str	r3, [r7, #28]
 800811a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800811c:	69b9      	ldr	r1, [r7, #24]
 800811e:	69fa      	ldr	r2, [r7, #28]
 8008120:	e841 2300 	strex	r3, r2, [r1]
 8008124:	617b      	str	r3, [r7, #20]
   return(result);
 8008126:	697b      	ldr	r3, [r7, #20]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d1e6      	bne.n	80080fa <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	69db      	ldr	r3, [r3, #28]
 8008132:	f003 0310 	and.w	r3, r3, #16
 8008136:	2b10      	cmp	r3, #16
 8008138:	d103      	bne.n	8008142 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	2210      	movs	r2, #16
 8008140:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008148:	4619      	mov	r1, r3
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f7ff f952 	bl	80073f4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008150:	e00d      	b.n	800816e <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8008152:	6878      	ldr	r0, [r7, #4]
 8008154:	f7f8 fda2 	bl	8000c9c <HAL_UART_RxCpltCallback>
}
 8008158:	e009      	b.n	800816e <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	8b1b      	ldrh	r3, [r3, #24]
 8008160:	b29a      	uxth	r2, r3
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	f042 0208 	orr.w	r2, r2, #8
 800816a:	b292      	uxth	r2, r2
 800816c:	831a      	strh	r2, [r3, #24]
}
 800816e:	bf00      	nop
 8008170:	3770      	adds	r7, #112	@ 0x70
 8008172:	46bd      	mov	sp, r7
 8008174:	bd80      	pop	{r7, pc}
 8008176:	bf00      	nop
 8008178:	40008000 	.word	0x40008000

0800817c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b09c      	sub	sp, #112	@ 0x70
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800818a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008194:	2b22      	cmp	r3, #34	@ 0x22
 8008196:	f040 80be 	bne.w	8008316 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80081a0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081a8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80081aa:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80081ae:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80081b2:	4013      	ands	r3, r2
 80081b4:	b29a      	uxth	r2, r3
 80081b6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80081b8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081be:	1c9a      	adds	r2, r3, #2
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80081ca:	b29b      	uxth	r3, r3
 80081cc:	3b01      	subs	r3, #1
 80081ce:	b29a      	uxth	r2, r3
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80081dc:	b29b      	uxth	r3, r3
 80081de:	2b00      	cmp	r3, #0
 80081e0:	f040 80a3 	bne.w	800832a <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081ec:	e853 3f00 	ldrex	r3, [r3]
 80081f0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80081f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80081f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80081f8:	667b      	str	r3, [r7, #100]	@ 0x64
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	461a      	mov	r2, r3
 8008200:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008202:	657b      	str	r3, [r7, #84]	@ 0x54
 8008204:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008206:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008208:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800820a:	e841 2300 	strex	r3, r2, [r1]
 800820e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008210:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008212:	2b00      	cmp	r3, #0
 8008214:	d1e6      	bne.n	80081e4 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	3308      	adds	r3, #8
 800821c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800821e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008220:	e853 3f00 	ldrex	r3, [r3]
 8008224:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008228:	f023 0301 	bic.w	r3, r3, #1
 800822c:	663b      	str	r3, [r7, #96]	@ 0x60
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	3308      	adds	r3, #8
 8008234:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008236:	643a      	str	r2, [r7, #64]	@ 0x40
 8008238:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800823a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800823c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800823e:	e841 2300 	strex	r3, r2, [r1]
 8008242:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008246:	2b00      	cmp	r3, #0
 8008248:	d1e5      	bne.n	8008216 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	2220      	movs	r2, #32
 800824e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	2200      	movs	r2, #0
 8008256:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2200      	movs	r2, #0
 800825c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	4a34      	ldr	r2, [pc, #208]	@ (8008334 <UART_RxISR_16BIT+0x1b8>)
 8008264:	4293      	cmp	r3, r2
 8008266:	d01f      	beq.n	80082a8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	685b      	ldr	r3, [r3, #4]
 800826e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008272:	2b00      	cmp	r3, #0
 8008274:	d018      	beq.n	80082a8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800827c:	6a3b      	ldr	r3, [r7, #32]
 800827e:	e853 3f00 	ldrex	r3, [r3]
 8008282:	61fb      	str	r3, [r7, #28]
   return(result);
 8008284:	69fb      	ldr	r3, [r7, #28]
 8008286:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800828a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	461a      	mov	r2, r3
 8008292:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008294:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008296:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008298:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800829a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800829c:	e841 2300 	strex	r3, r2, [r1]
 80082a0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80082a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d1e6      	bne.n	8008276 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082ac:	2b01      	cmp	r3, #1
 80082ae:	d12e      	bne.n	800830e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2200      	movs	r2, #0
 80082b4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	e853 3f00 	ldrex	r3, [r3]
 80082c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80082c4:	68bb      	ldr	r3, [r7, #8]
 80082c6:	f023 0310 	bic.w	r3, r3, #16
 80082ca:	65bb      	str	r3, [r7, #88]	@ 0x58
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	461a      	mov	r2, r3
 80082d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80082d4:	61bb      	str	r3, [r7, #24]
 80082d6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082d8:	6979      	ldr	r1, [r7, #20]
 80082da:	69ba      	ldr	r2, [r7, #24]
 80082dc:	e841 2300 	strex	r3, r2, [r1]
 80082e0:	613b      	str	r3, [r7, #16]
   return(result);
 80082e2:	693b      	ldr	r3, [r7, #16]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d1e6      	bne.n	80082b6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	69db      	ldr	r3, [r3, #28]
 80082ee:	f003 0310 	and.w	r3, r3, #16
 80082f2:	2b10      	cmp	r3, #16
 80082f4:	d103      	bne.n	80082fe <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	2210      	movs	r2, #16
 80082fc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008304:	4619      	mov	r1, r3
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	f7ff f874 	bl	80073f4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800830c:	e00d      	b.n	800832a <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f7f8 fcc4 	bl	8000c9c <HAL_UART_RxCpltCallback>
}
 8008314:	e009      	b.n	800832a <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	8b1b      	ldrh	r3, [r3, #24]
 800831c:	b29a      	uxth	r2, r3
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	f042 0208 	orr.w	r2, r2, #8
 8008326:	b292      	uxth	r2, r2
 8008328:	831a      	strh	r2, [r3, #24]
}
 800832a:	bf00      	nop
 800832c:	3770      	adds	r7, #112	@ 0x70
 800832e:	46bd      	mov	sp, r7
 8008330:	bd80      	pop	{r7, pc}
 8008332:	bf00      	nop
 8008334:	40008000 	.word	0x40008000

08008338 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008338:	b480      	push	{r7}
 800833a:	b083      	sub	sp, #12
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008340:	bf00      	nop
 8008342:	370c      	adds	r7, #12
 8008344:	46bd      	mov	sp, r7
 8008346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834a:	4770      	bx	lr

0800834c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800834c:	b480      	push	{r7}
 800834e:	b085      	sub	sp, #20
 8008350:	af00      	add	r7, sp, #0
 8008352:	4603      	mov	r3, r0
 8008354:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008356:	2300      	movs	r3, #0
 8008358:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800835a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800835e:	2b84      	cmp	r3, #132	@ 0x84
 8008360:	d005      	beq.n	800836e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008362:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	4413      	add	r3, r2
 800836a:	3303      	adds	r3, #3
 800836c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800836e:	68fb      	ldr	r3, [r7, #12]
}
 8008370:	4618      	mov	r0, r3
 8008372:	3714      	adds	r7, #20
 8008374:	46bd      	mov	sp, r7
 8008376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837a:	4770      	bx	lr

0800837c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800837c:	b580      	push	{r7, lr}
 800837e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008380:	f000 fe72 	bl	8009068 <vTaskStartScheduler>
  
  return osOK;
 8008384:	2300      	movs	r3, #0
}
 8008386:	4618      	mov	r0, r3
 8008388:	bd80      	pop	{r7, pc}

0800838a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800838a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800838c:	b089      	sub	sp, #36	@ 0x24
 800838e:	af04      	add	r7, sp, #16
 8008390:	6078      	str	r0, [r7, #4]
 8008392:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	695b      	ldr	r3, [r3, #20]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d020      	beq.n	80083de <osThreadCreate+0x54>
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	699b      	ldr	r3, [r3, #24]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d01c      	beq.n	80083de <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	685c      	ldr	r4, [r3, #4]
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	691e      	ldr	r6, [r3, #16]
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80083b6:	4618      	mov	r0, r3
 80083b8:	f7ff ffc8 	bl	800834c <makeFreeRtosPriority>
 80083bc:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	695b      	ldr	r3, [r3, #20]
 80083c2:	687a      	ldr	r2, [r7, #4]
 80083c4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80083c6:	9202      	str	r2, [sp, #8]
 80083c8:	9301      	str	r3, [sp, #4]
 80083ca:	9100      	str	r1, [sp, #0]
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	4632      	mov	r2, r6
 80083d0:	4629      	mov	r1, r5
 80083d2:	4620      	mov	r0, r4
 80083d4:	f000 fbd2 	bl	8008b7c <xTaskCreateStatic>
 80083d8:	4603      	mov	r3, r0
 80083da:	60fb      	str	r3, [r7, #12]
 80083dc:	e01c      	b.n	8008418 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	685c      	ldr	r4, [r3, #4]
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80083ea:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80083f2:	4618      	mov	r0, r3
 80083f4:	f7ff ffaa 	bl	800834c <makeFreeRtosPriority>
 80083f8:	4602      	mov	r2, r0
 80083fa:	f107 030c 	add.w	r3, r7, #12
 80083fe:	9301      	str	r3, [sp, #4]
 8008400:	9200      	str	r2, [sp, #0]
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	4632      	mov	r2, r6
 8008406:	4629      	mov	r1, r5
 8008408:	4620      	mov	r0, r4
 800840a:	f000 fc17 	bl	8008c3c <xTaskCreate>
 800840e:	4603      	mov	r3, r0
 8008410:	2b01      	cmp	r3, #1
 8008412:	d001      	beq.n	8008418 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8008414:	2300      	movs	r3, #0
 8008416:	e000      	b.n	800841a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008418:	68fb      	ldr	r3, [r7, #12]
}
 800841a:	4618      	mov	r0, r3
 800841c:	3714      	adds	r7, #20
 800841e:	46bd      	mov	sp, r7
 8008420:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008422 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8008422:	b580      	push	{r7, lr}
 8008424:	b084      	sub	sp, #16
 8008426:	af00      	add	r7, sp, #0
 8008428:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d001      	beq.n	8008438 <osDelay+0x16>
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	e000      	b.n	800843a <osDelay+0x18>
 8008438:	2301      	movs	r3, #1
 800843a:	4618      	mov	r0, r3
 800843c:	f000 fdde 	bl	8008ffc <vTaskDelay>
  
  return osOK;
 8008440:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008442:	4618      	mov	r0, r3
 8008444:	3710      	adds	r7, #16
 8008446:	46bd      	mov	sp, r7
 8008448:	bd80      	pop	{r7, pc}

0800844a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800844a:	b480      	push	{r7}
 800844c:	b083      	sub	sp, #12
 800844e:	af00      	add	r7, sp, #0
 8008450:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	f103 0208 	add.w	r2, r3, #8
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	f04f 32ff 	mov.w	r2, #4294967295
 8008462:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	f103 0208 	add.w	r2, r3, #8
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	f103 0208 	add.w	r2, r3, #8
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2200      	movs	r2, #0
 800847c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800847e:	bf00      	nop
 8008480:	370c      	adds	r7, #12
 8008482:	46bd      	mov	sp, r7
 8008484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008488:	4770      	bx	lr

0800848a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800848a:	b480      	push	{r7}
 800848c:	b083      	sub	sp, #12
 800848e:	af00      	add	r7, sp, #0
 8008490:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2200      	movs	r2, #0
 8008496:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008498:	bf00      	nop
 800849a:	370c      	adds	r7, #12
 800849c:	46bd      	mov	sp, r7
 800849e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a2:	4770      	bx	lr

080084a4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80084a4:	b480      	push	{r7}
 80084a6:	b085      	sub	sp, #20
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
 80084ac:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	685b      	ldr	r3, [r3, #4]
 80084b2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	68fa      	ldr	r2, [r7, #12]
 80084b8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	689a      	ldr	r2, [r3, #8]
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	689b      	ldr	r3, [r3, #8]
 80084c6:	683a      	ldr	r2, [r7, #0]
 80084c8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	683a      	ldr	r2, [r7, #0]
 80084ce:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	687a      	ldr	r2, [r7, #4]
 80084d4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	1c5a      	adds	r2, r3, #1
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	601a      	str	r2, [r3, #0]
}
 80084e0:	bf00      	nop
 80084e2:	3714      	adds	r7, #20
 80084e4:	46bd      	mov	sp, r7
 80084e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ea:	4770      	bx	lr

080084ec <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80084ec:	b480      	push	{r7}
 80084ee:	b085      	sub	sp, #20
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
 80084f4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80084fc:	68bb      	ldr	r3, [r7, #8]
 80084fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008502:	d103      	bne.n	800850c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	691b      	ldr	r3, [r3, #16]
 8008508:	60fb      	str	r3, [r7, #12]
 800850a:	e00c      	b.n	8008526 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	3308      	adds	r3, #8
 8008510:	60fb      	str	r3, [r7, #12]
 8008512:	e002      	b.n	800851a <vListInsert+0x2e>
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	685b      	ldr	r3, [r3, #4]
 8008518:	60fb      	str	r3, [r7, #12]
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	685b      	ldr	r3, [r3, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	68ba      	ldr	r2, [r7, #8]
 8008522:	429a      	cmp	r2, r3
 8008524:	d2f6      	bcs.n	8008514 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	685a      	ldr	r2, [r3, #4]
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	685b      	ldr	r3, [r3, #4]
 8008532:	683a      	ldr	r2, [r7, #0]
 8008534:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	68fa      	ldr	r2, [r7, #12]
 800853a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	683a      	ldr	r2, [r7, #0]
 8008540:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	687a      	ldr	r2, [r7, #4]
 8008546:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	1c5a      	adds	r2, r3, #1
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	601a      	str	r2, [r3, #0]
}
 8008552:	bf00      	nop
 8008554:	3714      	adds	r7, #20
 8008556:	46bd      	mov	sp, r7
 8008558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855c:	4770      	bx	lr

0800855e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800855e:	b480      	push	{r7}
 8008560:	b085      	sub	sp, #20
 8008562:	af00      	add	r7, sp, #0
 8008564:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	691b      	ldr	r3, [r3, #16]
 800856a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	685b      	ldr	r3, [r3, #4]
 8008570:	687a      	ldr	r2, [r7, #4]
 8008572:	6892      	ldr	r2, [r2, #8]
 8008574:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	689b      	ldr	r3, [r3, #8]
 800857a:	687a      	ldr	r2, [r7, #4]
 800857c:	6852      	ldr	r2, [r2, #4]
 800857e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	685b      	ldr	r3, [r3, #4]
 8008584:	687a      	ldr	r2, [r7, #4]
 8008586:	429a      	cmp	r2, r3
 8008588:	d103      	bne.n	8008592 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	689a      	ldr	r2, [r3, #8]
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	2200      	movs	r2, #0
 8008596:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	1e5a      	subs	r2, r3, #1
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
}
 80085a6:	4618      	mov	r0, r3
 80085a8:	3714      	adds	r7, #20
 80085aa:	46bd      	mov	sp, r7
 80085ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b0:	4770      	bx	lr
	...

080085b4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b084      	sub	sp, #16
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
 80085bc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d10b      	bne.n	80085e0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80085c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085cc:	f383 8811 	msr	BASEPRI, r3
 80085d0:	f3bf 8f6f 	isb	sy
 80085d4:	f3bf 8f4f 	dsb	sy
 80085d8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80085da:	bf00      	nop
 80085dc:	bf00      	nop
 80085de:	e7fd      	b.n	80085dc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80085e0:	f001 fc32 	bl	8009e48 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681a      	ldr	r2, [r3, #0]
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085ec:	68f9      	ldr	r1, [r7, #12]
 80085ee:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80085f0:	fb01 f303 	mul.w	r3, r1, r3
 80085f4:	441a      	add	r2, r3
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	2200      	movs	r2, #0
 80085fe:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	681a      	ldr	r2, [r3, #0]
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	681a      	ldr	r2, [r3, #0]
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008610:	3b01      	subs	r3, #1
 8008612:	68f9      	ldr	r1, [r7, #12]
 8008614:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008616:	fb01 f303 	mul.w	r3, r1, r3
 800861a:	441a      	add	r2, r3
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	22ff      	movs	r2, #255	@ 0xff
 8008624:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	22ff      	movs	r2, #255	@ 0xff
 800862c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d114      	bne.n	8008660 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	691b      	ldr	r3, [r3, #16]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d01a      	beq.n	8008674 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	3310      	adds	r3, #16
 8008642:	4618      	mov	r0, r3
 8008644:	f000 ff6a 	bl	800951c <xTaskRemoveFromEventList>
 8008648:	4603      	mov	r3, r0
 800864a:	2b00      	cmp	r3, #0
 800864c:	d012      	beq.n	8008674 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800864e:	4b0d      	ldr	r3, [pc, #52]	@ (8008684 <xQueueGenericReset+0xd0>)
 8008650:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008654:	601a      	str	r2, [r3, #0]
 8008656:	f3bf 8f4f 	dsb	sy
 800865a:	f3bf 8f6f 	isb	sy
 800865e:	e009      	b.n	8008674 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	3310      	adds	r3, #16
 8008664:	4618      	mov	r0, r3
 8008666:	f7ff fef0 	bl	800844a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	3324      	adds	r3, #36	@ 0x24
 800866e:	4618      	mov	r0, r3
 8008670:	f7ff feeb 	bl	800844a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008674:	f001 fc1a 	bl	8009eac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008678:	2301      	movs	r3, #1
}
 800867a:	4618      	mov	r0, r3
 800867c:	3710      	adds	r7, #16
 800867e:	46bd      	mov	sp, r7
 8008680:	bd80      	pop	{r7, pc}
 8008682:	bf00      	nop
 8008684:	e000ed04 	.word	0xe000ed04

08008688 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008688:	b580      	push	{r7, lr}
 800868a:	b08a      	sub	sp, #40	@ 0x28
 800868c:	af02      	add	r7, sp, #8
 800868e:	60f8      	str	r0, [r7, #12]
 8008690:	60b9      	str	r1, [r7, #8]
 8008692:	4613      	mov	r3, r2
 8008694:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	2b00      	cmp	r3, #0
 800869a:	d10b      	bne.n	80086b4 <xQueueGenericCreate+0x2c>
	__asm volatile
 800869c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086a0:	f383 8811 	msr	BASEPRI, r3
 80086a4:	f3bf 8f6f 	isb	sy
 80086a8:	f3bf 8f4f 	dsb	sy
 80086ac:	613b      	str	r3, [r7, #16]
}
 80086ae:	bf00      	nop
 80086b0:	bf00      	nop
 80086b2:	e7fd      	b.n	80086b0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	68ba      	ldr	r2, [r7, #8]
 80086b8:	fb02 f303 	mul.w	r3, r2, r3
 80086bc:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80086be:	69fb      	ldr	r3, [r7, #28]
 80086c0:	3348      	adds	r3, #72	@ 0x48
 80086c2:	4618      	mov	r0, r3
 80086c4:	f001 fce2 	bl	800a08c <pvPortMalloc>
 80086c8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80086ca:	69bb      	ldr	r3, [r7, #24]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d011      	beq.n	80086f4 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80086d0:	69bb      	ldr	r3, [r7, #24]
 80086d2:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80086d4:	697b      	ldr	r3, [r7, #20]
 80086d6:	3348      	adds	r3, #72	@ 0x48
 80086d8:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80086da:	69bb      	ldr	r3, [r7, #24]
 80086dc:	2200      	movs	r2, #0
 80086de:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80086e2:	79fa      	ldrb	r2, [r7, #7]
 80086e4:	69bb      	ldr	r3, [r7, #24]
 80086e6:	9300      	str	r3, [sp, #0]
 80086e8:	4613      	mov	r3, r2
 80086ea:	697a      	ldr	r2, [r7, #20]
 80086ec:	68b9      	ldr	r1, [r7, #8]
 80086ee:	68f8      	ldr	r0, [r7, #12]
 80086f0:	f000 f805 	bl	80086fe <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80086f4:	69bb      	ldr	r3, [r7, #24]
	}
 80086f6:	4618      	mov	r0, r3
 80086f8:	3720      	adds	r7, #32
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}

080086fe <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80086fe:	b580      	push	{r7, lr}
 8008700:	b084      	sub	sp, #16
 8008702:	af00      	add	r7, sp, #0
 8008704:	60f8      	str	r0, [r7, #12]
 8008706:	60b9      	str	r1, [r7, #8]
 8008708:	607a      	str	r2, [r7, #4]
 800870a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d103      	bne.n	800871a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008712:	69bb      	ldr	r3, [r7, #24]
 8008714:	69ba      	ldr	r2, [r7, #24]
 8008716:	601a      	str	r2, [r3, #0]
 8008718:	e002      	b.n	8008720 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800871a:	69bb      	ldr	r3, [r7, #24]
 800871c:	687a      	ldr	r2, [r7, #4]
 800871e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008720:	69bb      	ldr	r3, [r7, #24]
 8008722:	68fa      	ldr	r2, [r7, #12]
 8008724:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008726:	69bb      	ldr	r3, [r7, #24]
 8008728:	68ba      	ldr	r2, [r7, #8]
 800872a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800872c:	2101      	movs	r1, #1
 800872e:	69b8      	ldr	r0, [r7, #24]
 8008730:	f7ff ff40 	bl	80085b4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008734:	bf00      	nop
 8008736:	3710      	adds	r7, #16
 8008738:	46bd      	mov	sp, r7
 800873a:	bd80      	pop	{r7, pc}

0800873c <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800873c:	b580      	push	{r7, lr}
 800873e:	b08e      	sub	sp, #56	@ 0x38
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
 8008744:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800874a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800874c:	2b00      	cmp	r3, #0
 800874e:	d10b      	bne.n	8008768 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8008750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008754:	f383 8811 	msr	BASEPRI, r3
 8008758:	f3bf 8f6f 	isb	sy
 800875c:	f3bf 8f4f 	dsb	sy
 8008760:	623b      	str	r3, [r7, #32]
}
 8008762:	bf00      	nop
 8008764:	bf00      	nop
 8008766:	e7fd      	b.n	8008764 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800876a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800876c:	2b00      	cmp	r3, #0
 800876e:	d00b      	beq.n	8008788 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8008770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008774:	f383 8811 	msr	BASEPRI, r3
 8008778:	f3bf 8f6f 	isb	sy
 800877c:	f3bf 8f4f 	dsb	sy
 8008780:	61fb      	str	r3, [r7, #28]
}
 8008782:	bf00      	nop
 8008784:	bf00      	nop
 8008786:	e7fd      	b.n	8008784 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d103      	bne.n	8008798 <xQueueGiveFromISR+0x5c>
 8008790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008792:	689b      	ldr	r3, [r3, #8]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d101      	bne.n	800879c <xQueueGiveFromISR+0x60>
 8008798:	2301      	movs	r3, #1
 800879a:	e000      	b.n	800879e <xQueueGiveFromISR+0x62>
 800879c:	2300      	movs	r3, #0
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d10b      	bne.n	80087ba <xQueueGiveFromISR+0x7e>
	__asm volatile
 80087a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087a6:	f383 8811 	msr	BASEPRI, r3
 80087aa:	f3bf 8f6f 	isb	sy
 80087ae:	f3bf 8f4f 	dsb	sy
 80087b2:	61bb      	str	r3, [r7, #24]
}
 80087b4:	bf00      	nop
 80087b6:	bf00      	nop
 80087b8:	e7fd      	b.n	80087b6 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80087ba:	f001 fc25 	bl	800a008 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80087be:	f3ef 8211 	mrs	r2, BASEPRI
 80087c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087c6:	f383 8811 	msr	BASEPRI, r3
 80087ca:	f3bf 8f6f 	isb	sy
 80087ce:	f3bf 8f4f 	dsb	sy
 80087d2:	617a      	str	r2, [r7, #20]
 80087d4:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80087d6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80087d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80087da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087de:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80087e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80087e6:	429a      	cmp	r2, r3
 80087e8:	d22b      	bcs.n	8008842 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80087ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80087f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80087f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087f6:	1c5a      	adds	r2, r3, #1
 80087f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087fa:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80087fc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008800:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008804:	d112      	bne.n	800882c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800880a:	2b00      	cmp	r3, #0
 800880c:	d016      	beq.n	800883c <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800880e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008810:	3324      	adds	r3, #36	@ 0x24
 8008812:	4618      	mov	r0, r3
 8008814:	f000 fe82 	bl	800951c <xTaskRemoveFromEventList>
 8008818:	4603      	mov	r3, r0
 800881a:	2b00      	cmp	r3, #0
 800881c:	d00e      	beq.n	800883c <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d00b      	beq.n	800883c <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	2201      	movs	r2, #1
 8008828:	601a      	str	r2, [r3, #0]
 800882a:	e007      	b.n	800883c <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800882c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008830:	3301      	adds	r3, #1
 8008832:	b2db      	uxtb	r3, r3
 8008834:	b25a      	sxtb	r2, r3
 8008836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008838:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800883c:	2301      	movs	r3, #1
 800883e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008840:	e001      	b.n	8008846 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008842:	2300      	movs	r3, #0
 8008844:	637b      	str	r3, [r7, #52]	@ 0x34
 8008846:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008848:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008850:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008852:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008854:	4618      	mov	r0, r3
 8008856:	3738      	adds	r7, #56	@ 0x38
 8008858:	46bd      	mov	sp, r7
 800885a:	bd80      	pop	{r7, pc}

0800885c <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b08e      	sub	sp, #56	@ 0x38
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
 8008864:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008866:	2300      	movs	r3, #0
 8008868:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800886e:	2300      	movs	r3, #0
 8008870:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008872:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008874:	2b00      	cmp	r3, #0
 8008876:	d10b      	bne.n	8008890 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8008878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800887c:	f383 8811 	msr	BASEPRI, r3
 8008880:	f3bf 8f6f 	isb	sy
 8008884:	f3bf 8f4f 	dsb	sy
 8008888:	623b      	str	r3, [r7, #32]
}
 800888a:	bf00      	nop
 800888c:	bf00      	nop
 800888e:	e7fd      	b.n	800888c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008894:	2b00      	cmp	r3, #0
 8008896:	d00b      	beq.n	80088b0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8008898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800889c:	f383 8811 	msr	BASEPRI, r3
 80088a0:	f3bf 8f6f 	isb	sy
 80088a4:	f3bf 8f4f 	dsb	sy
 80088a8:	61fb      	str	r3, [r7, #28]
}
 80088aa:	bf00      	nop
 80088ac:	bf00      	nop
 80088ae:	e7fd      	b.n	80088ac <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80088b0:	f000 fffa 	bl	80098a8 <xTaskGetSchedulerState>
 80088b4:	4603      	mov	r3, r0
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d102      	bne.n	80088c0 <xQueueSemaphoreTake+0x64>
 80088ba:	683b      	ldr	r3, [r7, #0]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d101      	bne.n	80088c4 <xQueueSemaphoreTake+0x68>
 80088c0:	2301      	movs	r3, #1
 80088c2:	e000      	b.n	80088c6 <xQueueSemaphoreTake+0x6a>
 80088c4:	2300      	movs	r3, #0
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d10b      	bne.n	80088e2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80088ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ce:	f383 8811 	msr	BASEPRI, r3
 80088d2:	f3bf 8f6f 	isb	sy
 80088d6:	f3bf 8f4f 	dsb	sy
 80088da:	61bb      	str	r3, [r7, #24]
}
 80088dc:	bf00      	nop
 80088de:	bf00      	nop
 80088e0:	e7fd      	b.n	80088de <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80088e2:	f001 fab1 	bl	8009e48 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80088e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088ea:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80088ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d024      	beq.n	800893c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80088f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088f4:	1e5a      	subs	r2, r3, #1
 80088f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088f8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80088fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d104      	bne.n	800890c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008902:	f001 f8f5 	bl	8009af0 <pvTaskIncrementMutexHeldCount>
 8008906:	4602      	mov	r2, r0
 8008908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800890a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800890c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800890e:	691b      	ldr	r3, [r3, #16]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d00f      	beq.n	8008934 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008916:	3310      	adds	r3, #16
 8008918:	4618      	mov	r0, r3
 800891a:	f000 fdff 	bl	800951c <xTaskRemoveFromEventList>
 800891e:	4603      	mov	r3, r0
 8008920:	2b00      	cmp	r3, #0
 8008922:	d007      	beq.n	8008934 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008924:	4b54      	ldr	r3, [pc, #336]	@ (8008a78 <xQueueSemaphoreTake+0x21c>)
 8008926:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800892a:	601a      	str	r2, [r3, #0]
 800892c:	f3bf 8f4f 	dsb	sy
 8008930:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008934:	f001 faba 	bl	8009eac <vPortExitCritical>
				return pdPASS;
 8008938:	2301      	movs	r3, #1
 800893a:	e098      	b.n	8008a6e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	2b00      	cmp	r3, #0
 8008940:	d112      	bne.n	8008968 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008944:	2b00      	cmp	r3, #0
 8008946:	d00b      	beq.n	8008960 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800894c:	f383 8811 	msr	BASEPRI, r3
 8008950:	f3bf 8f6f 	isb	sy
 8008954:	f3bf 8f4f 	dsb	sy
 8008958:	617b      	str	r3, [r7, #20]
}
 800895a:	bf00      	nop
 800895c:	bf00      	nop
 800895e:	e7fd      	b.n	800895c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008960:	f001 faa4 	bl	8009eac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008964:	2300      	movs	r3, #0
 8008966:	e082      	b.n	8008a6e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008968:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800896a:	2b00      	cmp	r3, #0
 800896c:	d106      	bne.n	800897c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800896e:	f107 030c 	add.w	r3, r7, #12
 8008972:	4618      	mov	r0, r3
 8008974:	f000 fe36 	bl	80095e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008978:	2301      	movs	r3, #1
 800897a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800897c:	f001 fa96 	bl	8009eac <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008980:	f000 fbdc 	bl	800913c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008984:	f001 fa60 	bl	8009e48 <vPortEnterCritical>
 8008988:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800898a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800898e:	b25b      	sxtb	r3, r3
 8008990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008994:	d103      	bne.n	800899e <xQueueSemaphoreTake+0x142>
 8008996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008998:	2200      	movs	r2, #0
 800899a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800899e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80089a4:	b25b      	sxtb	r3, r3
 80089a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089aa:	d103      	bne.n	80089b4 <xQueueSemaphoreTake+0x158>
 80089ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089ae:	2200      	movs	r2, #0
 80089b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80089b4:	f001 fa7a 	bl	8009eac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80089b8:	463a      	mov	r2, r7
 80089ba:	f107 030c 	add.w	r3, r7, #12
 80089be:	4611      	mov	r1, r2
 80089c0:	4618      	mov	r0, r3
 80089c2:	f000 fe25 	bl	8009610 <xTaskCheckForTimeOut>
 80089c6:	4603      	mov	r3, r0
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d132      	bne.n	8008a32 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80089cc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80089ce:	f000 f8bf 	bl	8008b50 <prvIsQueueEmpty>
 80089d2:	4603      	mov	r3, r0
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d026      	beq.n	8008a26 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80089d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d109      	bne.n	80089f4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80089e0:	f001 fa32 	bl	8009e48 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80089e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089e6:	689b      	ldr	r3, [r3, #8]
 80089e8:	4618      	mov	r0, r3
 80089ea:	f000 ff7b 	bl	80098e4 <xTaskPriorityInherit>
 80089ee:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80089f0:	f001 fa5c 	bl	8009eac <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80089f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089f6:	3324      	adds	r3, #36	@ 0x24
 80089f8:	683a      	ldr	r2, [r7, #0]
 80089fa:	4611      	mov	r1, r2
 80089fc:	4618      	mov	r0, r3
 80089fe:	f000 fd67 	bl	80094d0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008a02:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008a04:	f000 f852 	bl	8008aac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008a08:	f000 fba6 	bl	8009158 <xTaskResumeAll>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	f47f af67 	bne.w	80088e2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008a14:	4b18      	ldr	r3, [pc, #96]	@ (8008a78 <xQueueSemaphoreTake+0x21c>)
 8008a16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a1a:	601a      	str	r2, [r3, #0]
 8008a1c:	f3bf 8f4f 	dsb	sy
 8008a20:	f3bf 8f6f 	isb	sy
 8008a24:	e75d      	b.n	80088e2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008a26:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008a28:	f000 f840 	bl	8008aac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008a2c:	f000 fb94 	bl	8009158 <xTaskResumeAll>
 8008a30:	e757      	b.n	80088e2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008a32:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008a34:	f000 f83a 	bl	8008aac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008a38:	f000 fb8e 	bl	8009158 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008a3c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008a3e:	f000 f887 	bl	8008b50 <prvIsQueueEmpty>
 8008a42:	4603      	mov	r3, r0
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	f43f af4c 	beq.w	80088e2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d00d      	beq.n	8008a6c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008a50:	f001 f9fa 	bl	8009e48 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008a54:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008a56:	f000 f811 	bl	8008a7c <prvGetDisinheritPriorityAfterTimeout>
 8008a5a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a5e:	689b      	ldr	r3, [r3, #8]
 8008a60:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008a62:	4618      	mov	r0, r3
 8008a64:	f000 ffb4 	bl	80099d0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008a68:	f001 fa20 	bl	8009eac <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008a6c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008a6e:	4618      	mov	r0, r3
 8008a70:	3738      	adds	r7, #56	@ 0x38
 8008a72:	46bd      	mov	sp, r7
 8008a74:	bd80      	pop	{r7, pc}
 8008a76:	bf00      	nop
 8008a78:	e000ed04 	.word	0xe000ed04

08008a7c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008a7c:	b480      	push	{r7}
 8008a7e:	b085      	sub	sp, #20
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d006      	beq.n	8008a9a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f1c3 0307 	rsb	r3, r3, #7
 8008a96:	60fb      	str	r3, [r7, #12]
 8008a98:	e001      	b.n	8008a9e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008a9e:	68fb      	ldr	r3, [r7, #12]
	}
 8008aa0:	4618      	mov	r0, r3
 8008aa2:	3714      	adds	r7, #20
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aaa:	4770      	bx	lr

08008aac <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b084      	sub	sp, #16
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008ab4:	f001 f9c8 	bl	8009e48 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008abe:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008ac0:	e011      	b.n	8008ae6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d012      	beq.n	8008af0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	3324      	adds	r3, #36	@ 0x24
 8008ace:	4618      	mov	r0, r3
 8008ad0:	f000 fd24 	bl	800951c <xTaskRemoveFromEventList>
 8008ad4:	4603      	mov	r3, r0
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d001      	beq.n	8008ade <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008ada:	f000 fdfd 	bl	80096d8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008ade:	7bfb      	ldrb	r3, [r7, #15]
 8008ae0:	3b01      	subs	r3, #1
 8008ae2:	b2db      	uxtb	r3, r3
 8008ae4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008ae6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	dce9      	bgt.n	8008ac2 <prvUnlockQueue+0x16>
 8008aee:	e000      	b.n	8008af2 <prvUnlockQueue+0x46>
					break;
 8008af0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	22ff      	movs	r2, #255	@ 0xff
 8008af6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008afa:	f001 f9d7 	bl	8009eac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008afe:	f001 f9a3 	bl	8009e48 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008b08:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008b0a:	e011      	b.n	8008b30 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	691b      	ldr	r3, [r3, #16]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d012      	beq.n	8008b3a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	3310      	adds	r3, #16
 8008b18:	4618      	mov	r0, r3
 8008b1a:	f000 fcff 	bl	800951c <xTaskRemoveFromEventList>
 8008b1e:	4603      	mov	r3, r0
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d001      	beq.n	8008b28 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008b24:	f000 fdd8 	bl	80096d8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008b28:	7bbb      	ldrb	r3, [r7, #14]
 8008b2a:	3b01      	subs	r3, #1
 8008b2c:	b2db      	uxtb	r3, r3
 8008b2e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008b30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	dce9      	bgt.n	8008b0c <prvUnlockQueue+0x60>
 8008b38:	e000      	b.n	8008b3c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008b3a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	22ff      	movs	r2, #255	@ 0xff
 8008b40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008b44:	f001 f9b2 	bl	8009eac <vPortExitCritical>
}
 8008b48:	bf00      	nop
 8008b4a:	3710      	adds	r7, #16
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	bd80      	pop	{r7, pc}

08008b50 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b084      	sub	sp, #16
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008b58:	f001 f976 	bl	8009e48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d102      	bne.n	8008b6a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008b64:	2301      	movs	r3, #1
 8008b66:	60fb      	str	r3, [r7, #12]
 8008b68:	e001      	b.n	8008b6e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008b6e:	f001 f99d 	bl	8009eac <vPortExitCritical>

	return xReturn;
 8008b72:	68fb      	ldr	r3, [r7, #12]
}
 8008b74:	4618      	mov	r0, r3
 8008b76:	3710      	adds	r7, #16
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	bd80      	pop	{r7, pc}

08008b7c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b08e      	sub	sp, #56	@ 0x38
 8008b80:	af04      	add	r7, sp, #16
 8008b82:	60f8      	str	r0, [r7, #12]
 8008b84:	60b9      	str	r1, [r7, #8]
 8008b86:	607a      	str	r2, [r7, #4]
 8008b88:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008b8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d10b      	bne.n	8008ba8 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008b90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b94:	f383 8811 	msr	BASEPRI, r3
 8008b98:	f3bf 8f6f 	isb	sy
 8008b9c:	f3bf 8f4f 	dsb	sy
 8008ba0:	623b      	str	r3, [r7, #32]
}
 8008ba2:	bf00      	nop
 8008ba4:	bf00      	nop
 8008ba6:	e7fd      	b.n	8008ba4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008ba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d10b      	bne.n	8008bc6 <xTaskCreateStatic+0x4a>
	__asm volatile
 8008bae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bb2:	f383 8811 	msr	BASEPRI, r3
 8008bb6:	f3bf 8f6f 	isb	sy
 8008bba:	f3bf 8f4f 	dsb	sy
 8008bbe:	61fb      	str	r3, [r7, #28]
}
 8008bc0:	bf00      	nop
 8008bc2:	bf00      	nop
 8008bc4:	e7fd      	b.n	8008bc2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008bc6:	23a0      	movs	r3, #160	@ 0xa0
 8008bc8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008bca:	693b      	ldr	r3, [r7, #16]
 8008bcc:	2ba0      	cmp	r3, #160	@ 0xa0
 8008bce:	d00b      	beq.n	8008be8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bd4:	f383 8811 	msr	BASEPRI, r3
 8008bd8:	f3bf 8f6f 	isb	sy
 8008bdc:	f3bf 8f4f 	dsb	sy
 8008be0:	61bb      	str	r3, [r7, #24]
}
 8008be2:	bf00      	nop
 8008be4:	bf00      	nop
 8008be6:	e7fd      	b.n	8008be4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008be8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008bea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d01e      	beq.n	8008c2e <xTaskCreateStatic+0xb2>
 8008bf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d01b      	beq.n	8008c2e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bf8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bfc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008bfe:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c02:	2202      	movs	r2, #2
 8008c04:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008c08:	2300      	movs	r3, #0
 8008c0a:	9303      	str	r3, [sp, #12]
 8008c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c0e:	9302      	str	r3, [sp, #8]
 8008c10:	f107 0314 	add.w	r3, r7, #20
 8008c14:	9301      	str	r3, [sp, #4]
 8008c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c18:	9300      	str	r3, [sp, #0]
 8008c1a:	683b      	ldr	r3, [r7, #0]
 8008c1c:	687a      	ldr	r2, [r7, #4]
 8008c1e:	68b9      	ldr	r1, [r7, #8]
 8008c20:	68f8      	ldr	r0, [r7, #12]
 8008c22:	f000 f851 	bl	8008cc8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008c26:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008c28:	f000 f8ee 	bl	8008e08 <prvAddNewTaskToReadyList>
 8008c2c:	e001      	b.n	8008c32 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008c2e:	2300      	movs	r3, #0
 8008c30:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008c32:	697b      	ldr	r3, [r7, #20]
	}
 8008c34:	4618      	mov	r0, r3
 8008c36:	3728      	adds	r7, #40	@ 0x28
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}

08008c3c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b08c      	sub	sp, #48	@ 0x30
 8008c40:	af04      	add	r7, sp, #16
 8008c42:	60f8      	str	r0, [r7, #12]
 8008c44:	60b9      	str	r1, [r7, #8]
 8008c46:	603b      	str	r3, [r7, #0]
 8008c48:	4613      	mov	r3, r2
 8008c4a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008c4c:	88fb      	ldrh	r3, [r7, #6]
 8008c4e:	009b      	lsls	r3, r3, #2
 8008c50:	4618      	mov	r0, r3
 8008c52:	f001 fa1b 	bl	800a08c <pvPortMalloc>
 8008c56:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008c58:	697b      	ldr	r3, [r7, #20]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d00e      	beq.n	8008c7c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008c5e:	20a0      	movs	r0, #160	@ 0xa0
 8008c60:	f001 fa14 	bl	800a08c <pvPortMalloc>
 8008c64:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008c66:	69fb      	ldr	r3, [r7, #28]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d003      	beq.n	8008c74 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008c6c:	69fb      	ldr	r3, [r7, #28]
 8008c6e:	697a      	ldr	r2, [r7, #20]
 8008c70:	631a      	str	r2, [r3, #48]	@ 0x30
 8008c72:	e005      	b.n	8008c80 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008c74:	6978      	ldr	r0, [r7, #20]
 8008c76:	f001 fad7 	bl	800a228 <vPortFree>
 8008c7a:	e001      	b.n	8008c80 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008c80:	69fb      	ldr	r3, [r7, #28]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d017      	beq.n	8008cb6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008c86:	69fb      	ldr	r3, [r7, #28]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008c8e:	88fa      	ldrh	r2, [r7, #6]
 8008c90:	2300      	movs	r3, #0
 8008c92:	9303      	str	r3, [sp, #12]
 8008c94:	69fb      	ldr	r3, [r7, #28]
 8008c96:	9302      	str	r3, [sp, #8]
 8008c98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c9a:	9301      	str	r3, [sp, #4]
 8008c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c9e:	9300      	str	r3, [sp, #0]
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	68b9      	ldr	r1, [r7, #8]
 8008ca4:	68f8      	ldr	r0, [r7, #12]
 8008ca6:	f000 f80f 	bl	8008cc8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008caa:	69f8      	ldr	r0, [r7, #28]
 8008cac:	f000 f8ac 	bl	8008e08 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008cb0:	2301      	movs	r3, #1
 8008cb2:	61bb      	str	r3, [r7, #24]
 8008cb4:	e002      	b.n	8008cbc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8008cba:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008cbc:	69bb      	ldr	r3, [r7, #24]
	}
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	3720      	adds	r7, #32
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	bd80      	pop	{r7, pc}
	...

08008cc8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008cc8:	b580      	push	{r7, lr}
 8008cca:	b088      	sub	sp, #32
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	60f8      	str	r0, [r7, #12]
 8008cd0:	60b9      	str	r1, [r7, #8]
 8008cd2:	607a      	str	r2, [r7, #4]
 8008cd4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cd8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008ce0:	3b01      	subs	r3, #1
 8008ce2:	009b      	lsls	r3, r3, #2
 8008ce4:	4413      	add	r3, r2
 8008ce6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008ce8:	69bb      	ldr	r3, [r7, #24]
 8008cea:	f023 0307 	bic.w	r3, r3, #7
 8008cee:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008cf0:	69bb      	ldr	r3, [r7, #24]
 8008cf2:	f003 0307 	and.w	r3, r3, #7
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d00b      	beq.n	8008d12 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8008cfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cfe:	f383 8811 	msr	BASEPRI, r3
 8008d02:	f3bf 8f6f 	isb	sy
 8008d06:	f3bf 8f4f 	dsb	sy
 8008d0a:	617b      	str	r3, [r7, #20]
}
 8008d0c:	bf00      	nop
 8008d0e:	bf00      	nop
 8008d10:	e7fd      	b.n	8008d0e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008d12:	68bb      	ldr	r3, [r7, #8]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d01f      	beq.n	8008d58 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008d18:	2300      	movs	r3, #0
 8008d1a:	61fb      	str	r3, [r7, #28]
 8008d1c:	e012      	b.n	8008d44 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008d1e:	68ba      	ldr	r2, [r7, #8]
 8008d20:	69fb      	ldr	r3, [r7, #28]
 8008d22:	4413      	add	r3, r2
 8008d24:	7819      	ldrb	r1, [r3, #0]
 8008d26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d28:	69fb      	ldr	r3, [r7, #28]
 8008d2a:	4413      	add	r3, r2
 8008d2c:	3334      	adds	r3, #52	@ 0x34
 8008d2e:	460a      	mov	r2, r1
 8008d30:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008d32:	68ba      	ldr	r2, [r7, #8]
 8008d34:	69fb      	ldr	r3, [r7, #28]
 8008d36:	4413      	add	r3, r2
 8008d38:	781b      	ldrb	r3, [r3, #0]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d006      	beq.n	8008d4c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008d3e:	69fb      	ldr	r3, [r7, #28]
 8008d40:	3301      	adds	r3, #1
 8008d42:	61fb      	str	r3, [r7, #28]
 8008d44:	69fb      	ldr	r3, [r7, #28]
 8008d46:	2b0f      	cmp	r3, #15
 8008d48:	d9e9      	bls.n	8008d1e <prvInitialiseNewTask+0x56>
 8008d4a:	e000      	b.n	8008d4e <prvInitialiseNewTask+0x86>
			{
				break;
 8008d4c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d50:	2200      	movs	r2, #0
 8008d52:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008d56:	e003      	b.n	8008d60 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d62:	2b06      	cmp	r3, #6
 8008d64:	d901      	bls.n	8008d6a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008d66:	2306      	movs	r3, #6
 8008d68:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008d6e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008d74:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d78:	2200      	movs	r2, #0
 8008d7a:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d7e:	3304      	adds	r3, #4
 8008d80:	4618      	mov	r0, r3
 8008d82:	f7ff fb82 	bl	800848a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d88:	3318      	adds	r3, #24
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	f7ff fb7d 	bl	800848a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d94:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d98:	f1c3 0207 	rsb	r2, r3, #7
 8008d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d9e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008da0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008da2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008da4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008da8:	2200      	movs	r2, #0
 8008daa:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008db0:	2200      	movs	r2, #0
 8008db2:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008db8:	334c      	adds	r3, #76	@ 0x4c
 8008dba:	224c      	movs	r2, #76	@ 0x4c
 8008dbc:	2100      	movs	r1, #0
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	f002 f8ee 	bl	800afa0 <memset>
 8008dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dc6:	4a0d      	ldr	r2, [pc, #52]	@ (8008dfc <prvInitialiseNewTask+0x134>)
 8008dc8:	651a      	str	r2, [r3, #80]	@ 0x50
 8008dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dcc:	4a0c      	ldr	r2, [pc, #48]	@ (8008e00 <prvInitialiseNewTask+0x138>)
 8008dce:	655a      	str	r2, [r3, #84]	@ 0x54
 8008dd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dd2:	4a0c      	ldr	r2, [pc, #48]	@ (8008e04 <prvInitialiseNewTask+0x13c>)
 8008dd4:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008dd6:	683a      	ldr	r2, [r7, #0]
 8008dd8:	68f9      	ldr	r1, [r7, #12]
 8008dda:	69b8      	ldr	r0, [r7, #24]
 8008ddc:	f000 ff02 	bl	8009be4 <pxPortInitialiseStack>
 8008de0:	4602      	mov	r2, r0
 8008de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008de4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008de6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d002      	beq.n	8008df2 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008dec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008df0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008df2:	bf00      	nop
 8008df4:	3720      	adds	r7, #32
 8008df6:	46bd      	mov	sp, r7
 8008df8:	bd80      	pop	{r7, pc}
 8008dfa:	bf00      	nop
 8008dfc:	200023a8 	.word	0x200023a8
 8008e00:	20002410 	.word	0x20002410
 8008e04:	20002478 	.word	0x20002478

08008e08 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	b082      	sub	sp, #8
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008e10:	f001 f81a 	bl	8009e48 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008e14:	4b2a      	ldr	r3, [pc, #168]	@ (8008ec0 <prvAddNewTaskToReadyList+0xb8>)
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	3301      	adds	r3, #1
 8008e1a:	4a29      	ldr	r2, [pc, #164]	@ (8008ec0 <prvAddNewTaskToReadyList+0xb8>)
 8008e1c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008e1e:	4b29      	ldr	r3, [pc, #164]	@ (8008ec4 <prvAddNewTaskToReadyList+0xbc>)
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d109      	bne.n	8008e3a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008e26:	4a27      	ldr	r2, [pc, #156]	@ (8008ec4 <prvAddNewTaskToReadyList+0xbc>)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008e2c:	4b24      	ldr	r3, [pc, #144]	@ (8008ec0 <prvAddNewTaskToReadyList+0xb8>)
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	2b01      	cmp	r3, #1
 8008e32:	d110      	bne.n	8008e56 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008e34:	f000 fc74 	bl	8009720 <prvInitialiseTaskLists>
 8008e38:	e00d      	b.n	8008e56 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008e3a:	4b23      	ldr	r3, [pc, #140]	@ (8008ec8 <prvAddNewTaskToReadyList+0xc0>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d109      	bne.n	8008e56 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008e42:	4b20      	ldr	r3, [pc, #128]	@ (8008ec4 <prvAddNewTaskToReadyList+0xbc>)
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e4c:	429a      	cmp	r2, r3
 8008e4e:	d802      	bhi.n	8008e56 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008e50:	4a1c      	ldr	r2, [pc, #112]	@ (8008ec4 <prvAddNewTaskToReadyList+0xbc>)
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008e56:	4b1d      	ldr	r3, [pc, #116]	@ (8008ecc <prvAddNewTaskToReadyList+0xc4>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	3301      	adds	r3, #1
 8008e5c:	4a1b      	ldr	r2, [pc, #108]	@ (8008ecc <prvAddNewTaskToReadyList+0xc4>)
 8008e5e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e64:	2201      	movs	r2, #1
 8008e66:	409a      	lsls	r2, r3
 8008e68:	4b19      	ldr	r3, [pc, #100]	@ (8008ed0 <prvAddNewTaskToReadyList+0xc8>)
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	4313      	orrs	r3, r2
 8008e6e:	4a18      	ldr	r2, [pc, #96]	@ (8008ed0 <prvAddNewTaskToReadyList+0xc8>)
 8008e70:	6013      	str	r3, [r2, #0]
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e76:	4613      	mov	r3, r2
 8008e78:	009b      	lsls	r3, r3, #2
 8008e7a:	4413      	add	r3, r2
 8008e7c:	009b      	lsls	r3, r3, #2
 8008e7e:	4a15      	ldr	r2, [pc, #84]	@ (8008ed4 <prvAddNewTaskToReadyList+0xcc>)
 8008e80:	441a      	add	r2, r3
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	3304      	adds	r3, #4
 8008e86:	4619      	mov	r1, r3
 8008e88:	4610      	mov	r0, r2
 8008e8a:	f7ff fb0b 	bl	80084a4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008e8e:	f001 f80d 	bl	8009eac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008e92:	4b0d      	ldr	r3, [pc, #52]	@ (8008ec8 <prvAddNewTaskToReadyList+0xc0>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d00e      	beq.n	8008eb8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008e9a:	4b0a      	ldr	r3, [pc, #40]	@ (8008ec4 <prvAddNewTaskToReadyList+0xbc>)
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ea4:	429a      	cmp	r2, r3
 8008ea6:	d207      	bcs.n	8008eb8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008ea8:	4b0b      	ldr	r3, [pc, #44]	@ (8008ed8 <prvAddNewTaskToReadyList+0xd0>)
 8008eaa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008eae:	601a      	str	r2, [r3, #0]
 8008eb0:	f3bf 8f4f 	dsb	sy
 8008eb4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008eb8:	bf00      	nop
 8008eba:	3708      	adds	r7, #8
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	bd80      	pop	{r7, pc}
 8008ec0:	20001790 	.word	0x20001790
 8008ec4:	20001690 	.word	0x20001690
 8008ec8:	2000179c 	.word	0x2000179c
 8008ecc:	200017ac 	.word	0x200017ac
 8008ed0:	20001798 	.word	0x20001798
 8008ed4:	20001694 	.word	0x20001694
 8008ed8:	e000ed04 	.word	0xe000ed04

08008edc <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b084      	sub	sp, #16
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8008ee4:	f000 ffb0 	bl	8009e48 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d102      	bne.n	8008ef4 <vTaskDelete+0x18>
 8008eee:	4b39      	ldr	r3, [pc, #228]	@ (8008fd4 <vTaskDelete+0xf8>)
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	e000      	b.n	8008ef6 <vTaskDelete+0x1a>
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	3304      	adds	r3, #4
 8008efc:	4618      	mov	r0, r3
 8008efe:	f7ff fb2e 	bl	800855e <uxListRemove>
 8008f02:	4603      	mov	r3, r0
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d115      	bne.n	8008f34 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f0c:	4932      	ldr	r1, [pc, #200]	@ (8008fd8 <vTaskDelete+0xfc>)
 8008f0e:	4613      	mov	r3, r2
 8008f10:	009b      	lsls	r3, r3, #2
 8008f12:	4413      	add	r3, r2
 8008f14:	009b      	lsls	r3, r3, #2
 8008f16:	440b      	add	r3, r1
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d10a      	bne.n	8008f34 <vTaskDelete+0x58>
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f22:	2201      	movs	r2, #1
 8008f24:	fa02 f303 	lsl.w	r3, r2, r3
 8008f28:	43da      	mvns	r2, r3
 8008f2a:	4b2c      	ldr	r3, [pc, #176]	@ (8008fdc <vTaskDelete+0x100>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	4013      	ands	r3, r2
 8008f30:	4a2a      	ldr	r2, [pc, #168]	@ (8008fdc <vTaskDelete+0x100>)
 8008f32:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d004      	beq.n	8008f46 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	3318      	adds	r3, #24
 8008f40:	4618      	mov	r0, r3
 8008f42:	f7ff fb0c 	bl	800855e <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8008f46:	4b26      	ldr	r3, [pc, #152]	@ (8008fe0 <vTaskDelete+0x104>)
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	3301      	adds	r3, #1
 8008f4c:	4a24      	ldr	r2, [pc, #144]	@ (8008fe0 <vTaskDelete+0x104>)
 8008f4e:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8008f50:	4b20      	ldr	r3, [pc, #128]	@ (8008fd4 <vTaskDelete+0xf8>)
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	68fa      	ldr	r2, [r7, #12]
 8008f56:	429a      	cmp	r2, r3
 8008f58:	d10b      	bne.n	8008f72 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	3304      	adds	r3, #4
 8008f5e:	4619      	mov	r1, r3
 8008f60:	4820      	ldr	r0, [pc, #128]	@ (8008fe4 <vTaskDelete+0x108>)
 8008f62:	f7ff fa9f 	bl	80084a4 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8008f66:	4b20      	ldr	r3, [pc, #128]	@ (8008fe8 <vTaskDelete+0x10c>)
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	3301      	adds	r3, #1
 8008f6c:	4a1e      	ldr	r2, [pc, #120]	@ (8008fe8 <vTaskDelete+0x10c>)
 8008f6e:	6013      	str	r3, [r2, #0]
 8008f70:	e009      	b.n	8008f86 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8008f72:	4b1e      	ldr	r3, [pc, #120]	@ (8008fec <vTaskDelete+0x110>)
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	3b01      	subs	r3, #1
 8008f78:	4a1c      	ldr	r2, [pc, #112]	@ (8008fec <vTaskDelete+0x110>)
 8008f7a:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8008f7c:	68f8      	ldr	r0, [r7, #12]
 8008f7e:	f000 fc3d 	bl	80097fc <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8008f82:	f000 fc71 	bl	8009868 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8008f86:	f000 ff91 	bl	8009eac <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8008f8a:	4b19      	ldr	r3, [pc, #100]	@ (8008ff0 <vTaskDelete+0x114>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d01c      	beq.n	8008fcc <vTaskDelete+0xf0>
		{
			if( pxTCB == pxCurrentTCB )
 8008f92:	4b10      	ldr	r3, [pc, #64]	@ (8008fd4 <vTaskDelete+0xf8>)
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	68fa      	ldr	r2, [r7, #12]
 8008f98:	429a      	cmp	r2, r3
 8008f9a:	d117      	bne.n	8008fcc <vTaskDelete+0xf0>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8008f9c:	4b15      	ldr	r3, [pc, #84]	@ (8008ff4 <vTaskDelete+0x118>)
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d00b      	beq.n	8008fbc <vTaskDelete+0xe0>
	__asm volatile
 8008fa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fa8:	f383 8811 	msr	BASEPRI, r3
 8008fac:	f3bf 8f6f 	isb	sy
 8008fb0:	f3bf 8f4f 	dsb	sy
 8008fb4:	60bb      	str	r3, [r7, #8]
}
 8008fb6:	bf00      	nop
 8008fb8:	bf00      	nop
 8008fba:	e7fd      	b.n	8008fb8 <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 8008fbc:	4b0e      	ldr	r3, [pc, #56]	@ (8008ff8 <vTaskDelete+0x11c>)
 8008fbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008fc2:	601a      	str	r2, [r3, #0]
 8008fc4:	f3bf 8f4f 	dsb	sy
 8008fc8:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008fcc:	bf00      	nop
 8008fce:	3710      	adds	r7, #16
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	bd80      	pop	{r7, pc}
 8008fd4:	20001690 	.word	0x20001690
 8008fd8:	20001694 	.word	0x20001694
 8008fdc:	20001798 	.word	0x20001798
 8008fe0:	200017ac 	.word	0x200017ac
 8008fe4:	20001764 	.word	0x20001764
 8008fe8:	20001778 	.word	0x20001778
 8008fec:	20001790 	.word	0x20001790
 8008ff0:	2000179c 	.word	0x2000179c
 8008ff4:	200017b8 	.word	0x200017b8
 8008ff8:	e000ed04 	.word	0xe000ed04

08008ffc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b084      	sub	sp, #16
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009004:	2300      	movs	r3, #0
 8009006:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d018      	beq.n	8009040 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800900e:	4b14      	ldr	r3, [pc, #80]	@ (8009060 <vTaskDelay+0x64>)
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	2b00      	cmp	r3, #0
 8009014:	d00b      	beq.n	800902e <vTaskDelay+0x32>
	__asm volatile
 8009016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800901a:	f383 8811 	msr	BASEPRI, r3
 800901e:	f3bf 8f6f 	isb	sy
 8009022:	f3bf 8f4f 	dsb	sy
 8009026:	60bb      	str	r3, [r7, #8]
}
 8009028:	bf00      	nop
 800902a:	bf00      	nop
 800902c:	e7fd      	b.n	800902a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800902e:	f000 f885 	bl	800913c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009032:	2100      	movs	r1, #0
 8009034:	6878      	ldr	r0, [r7, #4]
 8009036:	f000 fd6f 	bl	8009b18 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800903a:	f000 f88d 	bl	8009158 <xTaskResumeAll>
 800903e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d107      	bne.n	8009056 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009046:	4b07      	ldr	r3, [pc, #28]	@ (8009064 <vTaskDelay+0x68>)
 8009048:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800904c:	601a      	str	r2, [r3, #0]
 800904e:	f3bf 8f4f 	dsb	sy
 8009052:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009056:	bf00      	nop
 8009058:	3710      	adds	r7, #16
 800905a:	46bd      	mov	sp, r7
 800905c:	bd80      	pop	{r7, pc}
 800905e:	bf00      	nop
 8009060:	200017b8 	.word	0x200017b8
 8009064:	e000ed04 	.word	0xe000ed04

08009068 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009068:	b580      	push	{r7, lr}
 800906a:	b08a      	sub	sp, #40	@ 0x28
 800906c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800906e:	2300      	movs	r3, #0
 8009070:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009072:	2300      	movs	r3, #0
 8009074:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009076:	463a      	mov	r2, r7
 8009078:	1d39      	adds	r1, r7, #4
 800907a:	f107 0308 	add.w	r3, r7, #8
 800907e:	4618      	mov	r0, r3
 8009080:	f7f7 fade 	bl	8000640 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009084:	6839      	ldr	r1, [r7, #0]
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	68ba      	ldr	r2, [r7, #8]
 800908a:	9202      	str	r2, [sp, #8]
 800908c:	9301      	str	r3, [sp, #4]
 800908e:	2300      	movs	r3, #0
 8009090:	9300      	str	r3, [sp, #0]
 8009092:	2300      	movs	r3, #0
 8009094:	460a      	mov	r2, r1
 8009096:	4921      	ldr	r1, [pc, #132]	@ (800911c <vTaskStartScheduler+0xb4>)
 8009098:	4821      	ldr	r0, [pc, #132]	@ (8009120 <vTaskStartScheduler+0xb8>)
 800909a:	f7ff fd6f 	bl	8008b7c <xTaskCreateStatic>
 800909e:	4603      	mov	r3, r0
 80090a0:	4a20      	ldr	r2, [pc, #128]	@ (8009124 <vTaskStartScheduler+0xbc>)
 80090a2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80090a4:	4b1f      	ldr	r3, [pc, #124]	@ (8009124 <vTaskStartScheduler+0xbc>)
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d002      	beq.n	80090b2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80090ac:	2301      	movs	r3, #1
 80090ae:	617b      	str	r3, [r7, #20]
 80090b0:	e001      	b.n	80090b6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80090b2:	2300      	movs	r3, #0
 80090b4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80090b6:	697b      	ldr	r3, [r7, #20]
 80090b8:	2b01      	cmp	r3, #1
 80090ba:	d11b      	bne.n	80090f4 <vTaskStartScheduler+0x8c>
	__asm volatile
 80090bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090c0:	f383 8811 	msr	BASEPRI, r3
 80090c4:	f3bf 8f6f 	isb	sy
 80090c8:	f3bf 8f4f 	dsb	sy
 80090cc:	613b      	str	r3, [r7, #16]
}
 80090ce:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80090d0:	4b15      	ldr	r3, [pc, #84]	@ (8009128 <vTaskStartScheduler+0xc0>)
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	334c      	adds	r3, #76	@ 0x4c
 80090d6:	4a15      	ldr	r2, [pc, #84]	@ (800912c <vTaskStartScheduler+0xc4>)
 80090d8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80090da:	4b15      	ldr	r3, [pc, #84]	@ (8009130 <vTaskStartScheduler+0xc8>)
 80090dc:	f04f 32ff 	mov.w	r2, #4294967295
 80090e0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80090e2:	4b14      	ldr	r3, [pc, #80]	@ (8009134 <vTaskStartScheduler+0xcc>)
 80090e4:	2201      	movs	r2, #1
 80090e6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80090e8:	4b13      	ldr	r3, [pc, #76]	@ (8009138 <vTaskStartScheduler+0xd0>)
 80090ea:	2200      	movs	r2, #0
 80090ec:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80090ee:	f000 fe07 	bl	8009d00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80090f2:	e00f      	b.n	8009114 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80090f4:	697b      	ldr	r3, [r7, #20]
 80090f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090fa:	d10b      	bne.n	8009114 <vTaskStartScheduler+0xac>
	__asm volatile
 80090fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009100:	f383 8811 	msr	BASEPRI, r3
 8009104:	f3bf 8f6f 	isb	sy
 8009108:	f3bf 8f4f 	dsb	sy
 800910c:	60fb      	str	r3, [r7, #12]
}
 800910e:	bf00      	nop
 8009110:	bf00      	nop
 8009112:	e7fd      	b.n	8009110 <vTaskStartScheduler+0xa8>
}
 8009114:	bf00      	nop
 8009116:	3718      	adds	r7, #24
 8009118:	46bd      	mov	sp, r7
 800911a:	bd80      	pop	{r7, pc}
 800911c:	0800bf28 	.word	0x0800bf28
 8009120:	080096f1 	.word	0x080096f1
 8009124:	200017b4 	.word	0x200017b4
 8009128:	20001690 	.word	0x20001690
 800912c:	20000038 	.word	0x20000038
 8009130:	200017b0 	.word	0x200017b0
 8009134:	2000179c 	.word	0x2000179c
 8009138:	20001794 	.word	0x20001794

0800913c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800913c:	b480      	push	{r7}
 800913e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009140:	4b04      	ldr	r3, [pc, #16]	@ (8009154 <vTaskSuspendAll+0x18>)
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	3301      	adds	r3, #1
 8009146:	4a03      	ldr	r2, [pc, #12]	@ (8009154 <vTaskSuspendAll+0x18>)
 8009148:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800914a:	bf00      	nop
 800914c:	46bd      	mov	sp, r7
 800914e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009152:	4770      	bx	lr
 8009154:	200017b8 	.word	0x200017b8

08009158 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b084      	sub	sp, #16
 800915c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800915e:	2300      	movs	r3, #0
 8009160:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009162:	2300      	movs	r3, #0
 8009164:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009166:	4b42      	ldr	r3, [pc, #264]	@ (8009270 <xTaskResumeAll+0x118>)
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	2b00      	cmp	r3, #0
 800916c:	d10b      	bne.n	8009186 <xTaskResumeAll+0x2e>
	__asm volatile
 800916e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009172:	f383 8811 	msr	BASEPRI, r3
 8009176:	f3bf 8f6f 	isb	sy
 800917a:	f3bf 8f4f 	dsb	sy
 800917e:	603b      	str	r3, [r7, #0]
}
 8009180:	bf00      	nop
 8009182:	bf00      	nop
 8009184:	e7fd      	b.n	8009182 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009186:	f000 fe5f 	bl	8009e48 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800918a:	4b39      	ldr	r3, [pc, #228]	@ (8009270 <xTaskResumeAll+0x118>)
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	3b01      	subs	r3, #1
 8009190:	4a37      	ldr	r2, [pc, #220]	@ (8009270 <xTaskResumeAll+0x118>)
 8009192:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009194:	4b36      	ldr	r3, [pc, #216]	@ (8009270 <xTaskResumeAll+0x118>)
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d161      	bne.n	8009260 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800919c:	4b35      	ldr	r3, [pc, #212]	@ (8009274 <xTaskResumeAll+0x11c>)
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d05d      	beq.n	8009260 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80091a4:	e02e      	b.n	8009204 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80091a6:	4b34      	ldr	r3, [pc, #208]	@ (8009278 <xTaskResumeAll+0x120>)
 80091a8:	68db      	ldr	r3, [r3, #12]
 80091aa:	68db      	ldr	r3, [r3, #12]
 80091ac:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	3318      	adds	r3, #24
 80091b2:	4618      	mov	r0, r3
 80091b4:	f7ff f9d3 	bl	800855e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	3304      	adds	r3, #4
 80091bc:	4618      	mov	r0, r3
 80091be:	f7ff f9ce 	bl	800855e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091c6:	2201      	movs	r2, #1
 80091c8:	409a      	lsls	r2, r3
 80091ca:	4b2c      	ldr	r3, [pc, #176]	@ (800927c <xTaskResumeAll+0x124>)
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	4313      	orrs	r3, r2
 80091d0:	4a2a      	ldr	r2, [pc, #168]	@ (800927c <xTaskResumeAll+0x124>)
 80091d2:	6013      	str	r3, [r2, #0]
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091d8:	4613      	mov	r3, r2
 80091da:	009b      	lsls	r3, r3, #2
 80091dc:	4413      	add	r3, r2
 80091de:	009b      	lsls	r3, r3, #2
 80091e0:	4a27      	ldr	r2, [pc, #156]	@ (8009280 <xTaskResumeAll+0x128>)
 80091e2:	441a      	add	r2, r3
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	3304      	adds	r3, #4
 80091e8:	4619      	mov	r1, r3
 80091ea:	4610      	mov	r0, r2
 80091ec:	f7ff f95a 	bl	80084a4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091f4:	4b23      	ldr	r3, [pc, #140]	@ (8009284 <xTaskResumeAll+0x12c>)
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091fa:	429a      	cmp	r2, r3
 80091fc:	d302      	bcc.n	8009204 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80091fe:	4b22      	ldr	r3, [pc, #136]	@ (8009288 <xTaskResumeAll+0x130>)
 8009200:	2201      	movs	r2, #1
 8009202:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009204:	4b1c      	ldr	r3, [pc, #112]	@ (8009278 <xTaskResumeAll+0x120>)
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d1cc      	bne.n	80091a6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	2b00      	cmp	r3, #0
 8009210:	d001      	beq.n	8009216 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009212:	f000 fb29 	bl	8009868 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009216:	4b1d      	ldr	r3, [pc, #116]	@ (800928c <xTaskResumeAll+0x134>)
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	2b00      	cmp	r3, #0
 8009220:	d010      	beq.n	8009244 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009222:	f000 f837 	bl	8009294 <xTaskIncrementTick>
 8009226:	4603      	mov	r3, r0
 8009228:	2b00      	cmp	r3, #0
 800922a:	d002      	beq.n	8009232 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800922c:	4b16      	ldr	r3, [pc, #88]	@ (8009288 <xTaskResumeAll+0x130>)
 800922e:	2201      	movs	r2, #1
 8009230:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	3b01      	subs	r3, #1
 8009236:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d1f1      	bne.n	8009222 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800923e:	4b13      	ldr	r3, [pc, #76]	@ (800928c <xTaskResumeAll+0x134>)
 8009240:	2200      	movs	r2, #0
 8009242:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009244:	4b10      	ldr	r3, [pc, #64]	@ (8009288 <xTaskResumeAll+0x130>)
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d009      	beq.n	8009260 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800924c:	2301      	movs	r3, #1
 800924e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009250:	4b0f      	ldr	r3, [pc, #60]	@ (8009290 <xTaskResumeAll+0x138>)
 8009252:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009256:	601a      	str	r2, [r3, #0]
 8009258:	f3bf 8f4f 	dsb	sy
 800925c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009260:	f000 fe24 	bl	8009eac <vPortExitCritical>

	return xAlreadyYielded;
 8009264:	68bb      	ldr	r3, [r7, #8]
}
 8009266:	4618      	mov	r0, r3
 8009268:	3710      	adds	r7, #16
 800926a:	46bd      	mov	sp, r7
 800926c:	bd80      	pop	{r7, pc}
 800926e:	bf00      	nop
 8009270:	200017b8 	.word	0x200017b8
 8009274:	20001790 	.word	0x20001790
 8009278:	20001750 	.word	0x20001750
 800927c:	20001798 	.word	0x20001798
 8009280:	20001694 	.word	0x20001694
 8009284:	20001690 	.word	0x20001690
 8009288:	200017a4 	.word	0x200017a4
 800928c:	200017a0 	.word	0x200017a0
 8009290:	e000ed04 	.word	0xe000ed04

08009294 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009294:	b580      	push	{r7, lr}
 8009296:	b086      	sub	sp, #24
 8009298:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800929a:	2300      	movs	r3, #0
 800929c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800929e:	4b4f      	ldr	r3, [pc, #316]	@ (80093dc <xTaskIncrementTick+0x148>)
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	f040 808f 	bne.w	80093c6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80092a8:	4b4d      	ldr	r3, [pc, #308]	@ (80093e0 <xTaskIncrementTick+0x14c>)
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	3301      	adds	r3, #1
 80092ae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80092b0:	4a4b      	ldr	r2, [pc, #300]	@ (80093e0 <xTaskIncrementTick+0x14c>)
 80092b2:	693b      	ldr	r3, [r7, #16]
 80092b4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80092b6:	693b      	ldr	r3, [r7, #16]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d121      	bne.n	8009300 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80092bc:	4b49      	ldr	r3, [pc, #292]	@ (80093e4 <xTaskIncrementTick+0x150>)
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d00b      	beq.n	80092de <xTaskIncrementTick+0x4a>
	__asm volatile
 80092c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092ca:	f383 8811 	msr	BASEPRI, r3
 80092ce:	f3bf 8f6f 	isb	sy
 80092d2:	f3bf 8f4f 	dsb	sy
 80092d6:	603b      	str	r3, [r7, #0]
}
 80092d8:	bf00      	nop
 80092da:	bf00      	nop
 80092dc:	e7fd      	b.n	80092da <xTaskIncrementTick+0x46>
 80092de:	4b41      	ldr	r3, [pc, #260]	@ (80093e4 <xTaskIncrementTick+0x150>)
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	60fb      	str	r3, [r7, #12]
 80092e4:	4b40      	ldr	r3, [pc, #256]	@ (80093e8 <xTaskIncrementTick+0x154>)
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	4a3e      	ldr	r2, [pc, #248]	@ (80093e4 <xTaskIncrementTick+0x150>)
 80092ea:	6013      	str	r3, [r2, #0]
 80092ec:	4a3e      	ldr	r2, [pc, #248]	@ (80093e8 <xTaskIncrementTick+0x154>)
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	6013      	str	r3, [r2, #0]
 80092f2:	4b3e      	ldr	r3, [pc, #248]	@ (80093ec <xTaskIncrementTick+0x158>)
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	3301      	adds	r3, #1
 80092f8:	4a3c      	ldr	r2, [pc, #240]	@ (80093ec <xTaskIncrementTick+0x158>)
 80092fa:	6013      	str	r3, [r2, #0]
 80092fc:	f000 fab4 	bl	8009868 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009300:	4b3b      	ldr	r3, [pc, #236]	@ (80093f0 <xTaskIncrementTick+0x15c>)
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	693a      	ldr	r2, [r7, #16]
 8009306:	429a      	cmp	r2, r3
 8009308:	d348      	bcc.n	800939c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800930a:	4b36      	ldr	r3, [pc, #216]	@ (80093e4 <xTaskIncrementTick+0x150>)
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d104      	bne.n	800931e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009314:	4b36      	ldr	r3, [pc, #216]	@ (80093f0 <xTaskIncrementTick+0x15c>)
 8009316:	f04f 32ff 	mov.w	r2, #4294967295
 800931a:	601a      	str	r2, [r3, #0]
					break;
 800931c:	e03e      	b.n	800939c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800931e:	4b31      	ldr	r3, [pc, #196]	@ (80093e4 <xTaskIncrementTick+0x150>)
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	68db      	ldr	r3, [r3, #12]
 8009324:	68db      	ldr	r3, [r3, #12]
 8009326:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	685b      	ldr	r3, [r3, #4]
 800932c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800932e:	693a      	ldr	r2, [r7, #16]
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	429a      	cmp	r2, r3
 8009334:	d203      	bcs.n	800933e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009336:	4a2e      	ldr	r2, [pc, #184]	@ (80093f0 <xTaskIncrementTick+0x15c>)
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800933c:	e02e      	b.n	800939c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800933e:	68bb      	ldr	r3, [r7, #8]
 8009340:	3304      	adds	r3, #4
 8009342:	4618      	mov	r0, r3
 8009344:	f7ff f90b 	bl	800855e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800934c:	2b00      	cmp	r3, #0
 800934e:	d004      	beq.n	800935a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009350:	68bb      	ldr	r3, [r7, #8]
 8009352:	3318      	adds	r3, #24
 8009354:	4618      	mov	r0, r3
 8009356:	f7ff f902 	bl	800855e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800935a:	68bb      	ldr	r3, [r7, #8]
 800935c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800935e:	2201      	movs	r2, #1
 8009360:	409a      	lsls	r2, r3
 8009362:	4b24      	ldr	r3, [pc, #144]	@ (80093f4 <xTaskIncrementTick+0x160>)
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	4313      	orrs	r3, r2
 8009368:	4a22      	ldr	r2, [pc, #136]	@ (80093f4 <xTaskIncrementTick+0x160>)
 800936a:	6013      	str	r3, [r2, #0]
 800936c:	68bb      	ldr	r3, [r7, #8]
 800936e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009370:	4613      	mov	r3, r2
 8009372:	009b      	lsls	r3, r3, #2
 8009374:	4413      	add	r3, r2
 8009376:	009b      	lsls	r3, r3, #2
 8009378:	4a1f      	ldr	r2, [pc, #124]	@ (80093f8 <xTaskIncrementTick+0x164>)
 800937a:	441a      	add	r2, r3
 800937c:	68bb      	ldr	r3, [r7, #8]
 800937e:	3304      	adds	r3, #4
 8009380:	4619      	mov	r1, r3
 8009382:	4610      	mov	r0, r2
 8009384:	f7ff f88e 	bl	80084a4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009388:	68bb      	ldr	r3, [r7, #8]
 800938a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800938c:	4b1b      	ldr	r3, [pc, #108]	@ (80093fc <xTaskIncrementTick+0x168>)
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009392:	429a      	cmp	r2, r3
 8009394:	d3b9      	bcc.n	800930a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009396:	2301      	movs	r3, #1
 8009398:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800939a:	e7b6      	b.n	800930a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800939c:	4b17      	ldr	r3, [pc, #92]	@ (80093fc <xTaskIncrementTick+0x168>)
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093a2:	4915      	ldr	r1, [pc, #84]	@ (80093f8 <xTaskIncrementTick+0x164>)
 80093a4:	4613      	mov	r3, r2
 80093a6:	009b      	lsls	r3, r3, #2
 80093a8:	4413      	add	r3, r2
 80093aa:	009b      	lsls	r3, r3, #2
 80093ac:	440b      	add	r3, r1
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	2b01      	cmp	r3, #1
 80093b2:	d901      	bls.n	80093b8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80093b4:	2301      	movs	r3, #1
 80093b6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80093b8:	4b11      	ldr	r3, [pc, #68]	@ (8009400 <xTaskIncrementTick+0x16c>)
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d007      	beq.n	80093d0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80093c0:	2301      	movs	r3, #1
 80093c2:	617b      	str	r3, [r7, #20]
 80093c4:	e004      	b.n	80093d0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80093c6:	4b0f      	ldr	r3, [pc, #60]	@ (8009404 <xTaskIncrementTick+0x170>)
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	3301      	adds	r3, #1
 80093cc:	4a0d      	ldr	r2, [pc, #52]	@ (8009404 <xTaskIncrementTick+0x170>)
 80093ce:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80093d0:	697b      	ldr	r3, [r7, #20]
}
 80093d2:	4618      	mov	r0, r3
 80093d4:	3718      	adds	r7, #24
 80093d6:	46bd      	mov	sp, r7
 80093d8:	bd80      	pop	{r7, pc}
 80093da:	bf00      	nop
 80093dc:	200017b8 	.word	0x200017b8
 80093e0:	20001794 	.word	0x20001794
 80093e4:	20001748 	.word	0x20001748
 80093e8:	2000174c 	.word	0x2000174c
 80093ec:	200017a8 	.word	0x200017a8
 80093f0:	200017b0 	.word	0x200017b0
 80093f4:	20001798 	.word	0x20001798
 80093f8:	20001694 	.word	0x20001694
 80093fc:	20001690 	.word	0x20001690
 8009400:	200017a4 	.word	0x200017a4
 8009404:	200017a0 	.word	0x200017a0

08009408 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009408:	b480      	push	{r7}
 800940a:	b087      	sub	sp, #28
 800940c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800940e:	4b2a      	ldr	r3, [pc, #168]	@ (80094b8 <vTaskSwitchContext+0xb0>)
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d003      	beq.n	800941e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009416:	4b29      	ldr	r3, [pc, #164]	@ (80094bc <vTaskSwitchContext+0xb4>)
 8009418:	2201      	movs	r2, #1
 800941a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800941c:	e045      	b.n	80094aa <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800941e:	4b27      	ldr	r3, [pc, #156]	@ (80094bc <vTaskSwitchContext+0xb4>)
 8009420:	2200      	movs	r2, #0
 8009422:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009424:	4b26      	ldr	r3, [pc, #152]	@ (80094c0 <vTaskSwitchContext+0xb8>)
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	fab3 f383 	clz	r3, r3
 8009430:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009432:	7afb      	ldrb	r3, [r7, #11]
 8009434:	f1c3 031f 	rsb	r3, r3, #31
 8009438:	617b      	str	r3, [r7, #20]
 800943a:	4922      	ldr	r1, [pc, #136]	@ (80094c4 <vTaskSwitchContext+0xbc>)
 800943c:	697a      	ldr	r2, [r7, #20]
 800943e:	4613      	mov	r3, r2
 8009440:	009b      	lsls	r3, r3, #2
 8009442:	4413      	add	r3, r2
 8009444:	009b      	lsls	r3, r3, #2
 8009446:	440b      	add	r3, r1
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	2b00      	cmp	r3, #0
 800944c:	d10b      	bne.n	8009466 <vTaskSwitchContext+0x5e>
	__asm volatile
 800944e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009452:	f383 8811 	msr	BASEPRI, r3
 8009456:	f3bf 8f6f 	isb	sy
 800945a:	f3bf 8f4f 	dsb	sy
 800945e:	607b      	str	r3, [r7, #4]
}
 8009460:	bf00      	nop
 8009462:	bf00      	nop
 8009464:	e7fd      	b.n	8009462 <vTaskSwitchContext+0x5a>
 8009466:	697a      	ldr	r2, [r7, #20]
 8009468:	4613      	mov	r3, r2
 800946a:	009b      	lsls	r3, r3, #2
 800946c:	4413      	add	r3, r2
 800946e:	009b      	lsls	r3, r3, #2
 8009470:	4a14      	ldr	r2, [pc, #80]	@ (80094c4 <vTaskSwitchContext+0xbc>)
 8009472:	4413      	add	r3, r2
 8009474:	613b      	str	r3, [r7, #16]
 8009476:	693b      	ldr	r3, [r7, #16]
 8009478:	685b      	ldr	r3, [r3, #4]
 800947a:	685a      	ldr	r2, [r3, #4]
 800947c:	693b      	ldr	r3, [r7, #16]
 800947e:	605a      	str	r2, [r3, #4]
 8009480:	693b      	ldr	r3, [r7, #16]
 8009482:	685a      	ldr	r2, [r3, #4]
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	3308      	adds	r3, #8
 8009488:	429a      	cmp	r2, r3
 800948a:	d104      	bne.n	8009496 <vTaskSwitchContext+0x8e>
 800948c:	693b      	ldr	r3, [r7, #16]
 800948e:	685b      	ldr	r3, [r3, #4]
 8009490:	685a      	ldr	r2, [r3, #4]
 8009492:	693b      	ldr	r3, [r7, #16]
 8009494:	605a      	str	r2, [r3, #4]
 8009496:	693b      	ldr	r3, [r7, #16]
 8009498:	685b      	ldr	r3, [r3, #4]
 800949a:	68db      	ldr	r3, [r3, #12]
 800949c:	4a0a      	ldr	r2, [pc, #40]	@ (80094c8 <vTaskSwitchContext+0xc0>)
 800949e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80094a0:	4b09      	ldr	r3, [pc, #36]	@ (80094c8 <vTaskSwitchContext+0xc0>)
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	334c      	adds	r3, #76	@ 0x4c
 80094a6:	4a09      	ldr	r2, [pc, #36]	@ (80094cc <vTaskSwitchContext+0xc4>)
 80094a8:	6013      	str	r3, [r2, #0]
}
 80094aa:	bf00      	nop
 80094ac:	371c      	adds	r7, #28
 80094ae:	46bd      	mov	sp, r7
 80094b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b4:	4770      	bx	lr
 80094b6:	bf00      	nop
 80094b8:	200017b8 	.word	0x200017b8
 80094bc:	200017a4 	.word	0x200017a4
 80094c0:	20001798 	.word	0x20001798
 80094c4:	20001694 	.word	0x20001694
 80094c8:	20001690 	.word	0x20001690
 80094cc:	20000038 	.word	0x20000038

080094d0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b084      	sub	sp, #16
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
 80094d8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d10b      	bne.n	80094f8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80094e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094e4:	f383 8811 	msr	BASEPRI, r3
 80094e8:	f3bf 8f6f 	isb	sy
 80094ec:	f3bf 8f4f 	dsb	sy
 80094f0:	60fb      	str	r3, [r7, #12]
}
 80094f2:	bf00      	nop
 80094f4:	bf00      	nop
 80094f6:	e7fd      	b.n	80094f4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80094f8:	4b07      	ldr	r3, [pc, #28]	@ (8009518 <vTaskPlaceOnEventList+0x48>)
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	3318      	adds	r3, #24
 80094fe:	4619      	mov	r1, r3
 8009500:	6878      	ldr	r0, [r7, #4]
 8009502:	f7fe fff3 	bl	80084ec <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009506:	2101      	movs	r1, #1
 8009508:	6838      	ldr	r0, [r7, #0]
 800950a:	f000 fb05 	bl	8009b18 <prvAddCurrentTaskToDelayedList>
}
 800950e:	bf00      	nop
 8009510:	3710      	adds	r7, #16
 8009512:	46bd      	mov	sp, r7
 8009514:	bd80      	pop	{r7, pc}
 8009516:	bf00      	nop
 8009518:	20001690 	.word	0x20001690

0800951c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800951c:	b580      	push	{r7, lr}
 800951e:	b086      	sub	sp, #24
 8009520:	af00      	add	r7, sp, #0
 8009522:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	68db      	ldr	r3, [r3, #12]
 8009528:	68db      	ldr	r3, [r3, #12]
 800952a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800952c:	693b      	ldr	r3, [r7, #16]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d10b      	bne.n	800954a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009536:	f383 8811 	msr	BASEPRI, r3
 800953a:	f3bf 8f6f 	isb	sy
 800953e:	f3bf 8f4f 	dsb	sy
 8009542:	60fb      	str	r3, [r7, #12]
}
 8009544:	bf00      	nop
 8009546:	bf00      	nop
 8009548:	e7fd      	b.n	8009546 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800954a:	693b      	ldr	r3, [r7, #16]
 800954c:	3318      	adds	r3, #24
 800954e:	4618      	mov	r0, r3
 8009550:	f7ff f805 	bl	800855e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009554:	4b1d      	ldr	r3, [pc, #116]	@ (80095cc <xTaskRemoveFromEventList+0xb0>)
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d11c      	bne.n	8009596 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800955c:	693b      	ldr	r3, [r7, #16]
 800955e:	3304      	adds	r3, #4
 8009560:	4618      	mov	r0, r3
 8009562:	f7fe fffc 	bl	800855e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009566:	693b      	ldr	r3, [r7, #16]
 8009568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800956a:	2201      	movs	r2, #1
 800956c:	409a      	lsls	r2, r3
 800956e:	4b18      	ldr	r3, [pc, #96]	@ (80095d0 <xTaskRemoveFromEventList+0xb4>)
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	4313      	orrs	r3, r2
 8009574:	4a16      	ldr	r2, [pc, #88]	@ (80095d0 <xTaskRemoveFromEventList+0xb4>)
 8009576:	6013      	str	r3, [r2, #0]
 8009578:	693b      	ldr	r3, [r7, #16]
 800957a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800957c:	4613      	mov	r3, r2
 800957e:	009b      	lsls	r3, r3, #2
 8009580:	4413      	add	r3, r2
 8009582:	009b      	lsls	r3, r3, #2
 8009584:	4a13      	ldr	r2, [pc, #76]	@ (80095d4 <xTaskRemoveFromEventList+0xb8>)
 8009586:	441a      	add	r2, r3
 8009588:	693b      	ldr	r3, [r7, #16]
 800958a:	3304      	adds	r3, #4
 800958c:	4619      	mov	r1, r3
 800958e:	4610      	mov	r0, r2
 8009590:	f7fe ff88 	bl	80084a4 <vListInsertEnd>
 8009594:	e005      	b.n	80095a2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009596:	693b      	ldr	r3, [r7, #16]
 8009598:	3318      	adds	r3, #24
 800959a:	4619      	mov	r1, r3
 800959c:	480e      	ldr	r0, [pc, #56]	@ (80095d8 <xTaskRemoveFromEventList+0xbc>)
 800959e:	f7fe ff81 	bl	80084a4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80095a2:	693b      	ldr	r3, [r7, #16]
 80095a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095a6:	4b0d      	ldr	r3, [pc, #52]	@ (80095dc <xTaskRemoveFromEventList+0xc0>)
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095ac:	429a      	cmp	r2, r3
 80095ae:	d905      	bls.n	80095bc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80095b0:	2301      	movs	r3, #1
 80095b2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80095b4:	4b0a      	ldr	r3, [pc, #40]	@ (80095e0 <xTaskRemoveFromEventList+0xc4>)
 80095b6:	2201      	movs	r2, #1
 80095b8:	601a      	str	r2, [r3, #0]
 80095ba:	e001      	b.n	80095c0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80095bc:	2300      	movs	r3, #0
 80095be:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80095c0:	697b      	ldr	r3, [r7, #20]
}
 80095c2:	4618      	mov	r0, r3
 80095c4:	3718      	adds	r7, #24
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}
 80095ca:	bf00      	nop
 80095cc:	200017b8 	.word	0x200017b8
 80095d0:	20001798 	.word	0x20001798
 80095d4:	20001694 	.word	0x20001694
 80095d8:	20001750 	.word	0x20001750
 80095dc:	20001690 	.word	0x20001690
 80095e0:	200017a4 	.word	0x200017a4

080095e4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80095e4:	b480      	push	{r7}
 80095e6:	b083      	sub	sp, #12
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80095ec:	4b06      	ldr	r3, [pc, #24]	@ (8009608 <vTaskInternalSetTimeOutState+0x24>)
 80095ee:	681a      	ldr	r2, [r3, #0]
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80095f4:	4b05      	ldr	r3, [pc, #20]	@ (800960c <vTaskInternalSetTimeOutState+0x28>)
 80095f6:	681a      	ldr	r2, [r3, #0]
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	605a      	str	r2, [r3, #4]
}
 80095fc:	bf00      	nop
 80095fe:	370c      	adds	r7, #12
 8009600:	46bd      	mov	sp, r7
 8009602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009606:	4770      	bx	lr
 8009608:	200017a8 	.word	0x200017a8
 800960c:	20001794 	.word	0x20001794

08009610 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b088      	sub	sp, #32
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
 8009618:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d10b      	bne.n	8009638 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009624:	f383 8811 	msr	BASEPRI, r3
 8009628:	f3bf 8f6f 	isb	sy
 800962c:	f3bf 8f4f 	dsb	sy
 8009630:	613b      	str	r3, [r7, #16]
}
 8009632:	bf00      	nop
 8009634:	bf00      	nop
 8009636:	e7fd      	b.n	8009634 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009638:	683b      	ldr	r3, [r7, #0]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d10b      	bne.n	8009656 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800963e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009642:	f383 8811 	msr	BASEPRI, r3
 8009646:	f3bf 8f6f 	isb	sy
 800964a:	f3bf 8f4f 	dsb	sy
 800964e:	60fb      	str	r3, [r7, #12]
}
 8009650:	bf00      	nop
 8009652:	bf00      	nop
 8009654:	e7fd      	b.n	8009652 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009656:	f000 fbf7 	bl	8009e48 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800965a:	4b1d      	ldr	r3, [pc, #116]	@ (80096d0 <xTaskCheckForTimeOut+0xc0>)
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	685b      	ldr	r3, [r3, #4]
 8009664:	69ba      	ldr	r2, [r7, #24]
 8009666:	1ad3      	subs	r3, r2, r3
 8009668:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800966a:	683b      	ldr	r3, [r7, #0]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009672:	d102      	bne.n	800967a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009674:	2300      	movs	r3, #0
 8009676:	61fb      	str	r3, [r7, #28]
 8009678:	e023      	b.n	80096c2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681a      	ldr	r2, [r3, #0]
 800967e:	4b15      	ldr	r3, [pc, #84]	@ (80096d4 <xTaskCheckForTimeOut+0xc4>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	429a      	cmp	r2, r3
 8009684:	d007      	beq.n	8009696 <xTaskCheckForTimeOut+0x86>
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	685b      	ldr	r3, [r3, #4]
 800968a:	69ba      	ldr	r2, [r7, #24]
 800968c:	429a      	cmp	r2, r3
 800968e:	d302      	bcc.n	8009696 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009690:	2301      	movs	r3, #1
 8009692:	61fb      	str	r3, [r7, #28]
 8009694:	e015      	b.n	80096c2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009696:	683b      	ldr	r3, [r7, #0]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	697a      	ldr	r2, [r7, #20]
 800969c:	429a      	cmp	r2, r3
 800969e:	d20b      	bcs.n	80096b8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	681a      	ldr	r2, [r3, #0]
 80096a4:	697b      	ldr	r3, [r7, #20]
 80096a6:	1ad2      	subs	r2, r2, r3
 80096a8:	683b      	ldr	r3, [r7, #0]
 80096aa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80096ac:	6878      	ldr	r0, [r7, #4]
 80096ae:	f7ff ff99 	bl	80095e4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80096b2:	2300      	movs	r3, #0
 80096b4:	61fb      	str	r3, [r7, #28]
 80096b6:	e004      	b.n	80096c2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80096b8:	683b      	ldr	r3, [r7, #0]
 80096ba:	2200      	movs	r2, #0
 80096bc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80096be:	2301      	movs	r3, #1
 80096c0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80096c2:	f000 fbf3 	bl	8009eac <vPortExitCritical>

	return xReturn;
 80096c6:	69fb      	ldr	r3, [r7, #28]
}
 80096c8:	4618      	mov	r0, r3
 80096ca:	3720      	adds	r7, #32
 80096cc:	46bd      	mov	sp, r7
 80096ce:	bd80      	pop	{r7, pc}
 80096d0:	20001794 	.word	0x20001794
 80096d4:	200017a8 	.word	0x200017a8

080096d8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80096d8:	b480      	push	{r7}
 80096da:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80096dc:	4b03      	ldr	r3, [pc, #12]	@ (80096ec <vTaskMissedYield+0x14>)
 80096de:	2201      	movs	r2, #1
 80096e0:	601a      	str	r2, [r3, #0]
}
 80096e2:	bf00      	nop
 80096e4:	46bd      	mov	sp, r7
 80096e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ea:	4770      	bx	lr
 80096ec:	200017a4 	.word	0x200017a4

080096f0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b082      	sub	sp, #8
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80096f8:	f000 f852 	bl	80097a0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80096fc:	4b06      	ldr	r3, [pc, #24]	@ (8009718 <prvIdleTask+0x28>)
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	2b01      	cmp	r3, #1
 8009702:	d9f9      	bls.n	80096f8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009704:	4b05      	ldr	r3, [pc, #20]	@ (800971c <prvIdleTask+0x2c>)
 8009706:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800970a:	601a      	str	r2, [r3, #0]
 800970c:	f3bf 8f4f 	dsb	sy
 8009710:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009714:	e7f0      	b.n	80096f8 <prvIdleTask+0x8>
 8009716:	bf00      	nop
 8009718:	20001694 	.word	0x20001694
 800971c:	e000ed04 	.word	0xe000ed04

08009720 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009720:	b580      	push	{r7, lr}
 8009722:	b082      	sub	sp, #8
 8009724:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009726:	2300      	movs	r3, #0
 8009728:	607b      	str	r3, [r7, #4]
 800972a:	e00c      	b.n	8009746 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800972c:	687a      	ldr	r2, [r7, #4]
 800972e:	4613      	mov	r3, r2
 8009730:	009b      	lsls	r3, r3, #2
 8009732:	4413      	add	r3, r2
 8009734:	009b      	lsls	r3, r3, #2
 8009736:	4a12      	ldr	r2, [pc, #72]	@ (8009780 <prvInitialiseTaskLists+0x60>)
 8009738:	4413      	add	r3, r2
 800973a:	4618      	mov	r0, r3
 800973c:	f7fe fe85 	bl	800844a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	3301      	adds	r3, #1
 8009744:	607b      	str	r3, [r7, #4]
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	2b06      	cmp	r3, #6
 800974a:	d9ef      	bls.n	800972c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800974c:	480d      	ldr	r0, [pc, #52]	@ (8009784 <prvInitialiseTaskLists+0x64>)
 800974e:	f7fe fe7c 	bl	800844a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009752:	480d      	ldr	r0, [pc, #52]	@ (8009788 <prvInitialiseTaskLists+0x68>)
 8009754:	f7fe fe79 	bl	800844a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009758:	480c      	ldr	r0, [pc, #48]	@ (800978c <prvInitialiseTaskLists+0x6c>)
 800975a:	f7fe fe76 	bl	800844a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800975e:	480c      	ldr	r0, [pc, #48]	@ (8009790 <prvInitialiseTaskLists+0x70>)
 8009760:	f7fe fe73 	bl	800844a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009764:	480b      	ldr	r0, [pc, #44]	@ (8009794 <prvInitialiseTaskLists+0x74>)
 8009766:	f7fe fe70 	bl	800844a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800976a:	4b0b      	ldr	r3, [pc, #44]	@ (8009798 <prvInitialiseTaskLists+0x78>)
 800976c:	4a05      	ldr	r2, [pc, #20]	@ (8009784 <prvInitialiseTaskLists+0x64>)
 800976e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009770:	4b0a      	ldr	r3, [pc, #40]	@ (800979c <prvInitialiseTaskLists+0x7c>)
 8009772:	4a05      	ldr	r2, [pc, #20]	@ (8009788 <prvInitialiseTaskLists+0x68>)
 8009774:	601a      	str	r2, [r3, #0]
}
 8009776:	bf00      	nop
 8009778:	3708      	adds	r7, #8
 800977a:	46bd      	mov	sp, r7
 800977c:	bd80      	pop	{r7, pc}
 800977e:	bf00      	nop
 8009780:	20001694 	.word	0x20001694
 8009784:	20001720 	.word	0x20001720
 8009788:	20001734 	.word	0x20001734
 800978c:	20001750 	.word	0x20001750
 8009790:	20001764 	.word	0x20001764
 8009794:	2000177c 	.word	0x2000177c
 8009798:	20001748 	.word	0x20001748
 800979c:	2000174c 	.word	0x2000174c

080097a0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b082      	sub	sp, #8
 80097a4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80097a6:	e019      	b.n	80097dc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80097a8:	f000 fb4e 	bl	8009e48 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80097ac:	4b10      	ldr	r3, [pc, #64]	@ (80097f0 <prvCheckTasksWaitingTermination+0x50>)
 80097ae:	68db      	ldr	r3, [r3, #12]
 80097b0:	68db      	ldr	r3, [r3, #12]
 80097b2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	3304      	adds	r3, #4
 80097b8:	4618      	mov	r0, r3
 80097ba:	f7fe fed0 	bl	800855e <uxListRemove>
				--uxCurrentNumberOfTasks;
 80097be:	4b0d      	ldr	r3, [pc, #52]	@ (80097f4 <prvCheckTasksWaitingTermination+0x54>)
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	3b01      	subs	r3, #1
 80097c4:	4a0b      	ldr	r2, [pc, #44]	@ (80097f4 <prvCheckTasksWaitingTermination+0x54>)
 80097c6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80097c8:	4b0b      	ldr	r3, [pc, #44]	@ (80097f8 <prvCheckTasksWaitingTermination+0x58>)
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	3b01      	subs	r3, #1
 80097ce:	4a0a      	ldr	r2, [pc, #40]	@ (80097f8 <prvCheckTasksWaitingTermination+0x58>)
 80097d0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80097d2:	f000 fb6b 	bl	8009eac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80097d6:	6878      	ldr	r0, [r7, #4]
 80097d8:	f000 f810 	bl	80097fc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80097dc:	4b06      	ldr	r3, [pc, #24]	@ (80097f8 <prvCheckTasksWaitingTermination+0x58>)
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d1e1      	bne.n	80097a8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80097e4:	bf00      	nop
 80097e6:	bf00      	nop
 80097e8:	3708      	adds	r7, #8
 80097ea:	46bd      	mov	sp, r7
 80097ec:	bd80      	pop	{r7, pc}
 80097ee:	bf00      	nop
 80097f0:	20001764 	.word	0x20001764
 80097f4:	20001790 	.word	0x20001790
 80097f8:	20001778 	.word	0x20001778

080097fc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80097fc:	b580      	push	{r7, lr}
 80097fe:	b084      	sub	sp, #16
 8009800:	af00      	add	r7, sp, #0
 8009802:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	334c      	adds	r3, #76	@ 0x4c
 8009808:	4618      	mov	r0, r3
 800980a:	f001 fbe1 	bl	800afd0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009814:	2b00      	cmp	r3, #0
 8009816:	d108      	bne.n	800982a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800981c:	4618      	mov	r0, r3
 800981e:	f000 fd03 	bl	800a228 <vPortFree>
				vPortFree( pxTCB );
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	f000 fd00 	bl	800a228 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009828:	e019      	b.n	800985e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009830:	2b01      	cmp	r3, #1
 8009832:	d103      	bne.n	800983c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009834:	6878      	ldr	r0, [r7, #4]
 8009836:	f000 fcf7 	bl	800a228 <vPortFree>
	}
 800983a:	e010      	b.n	800985e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009842:	2b02      	cmp	r3, #2
 8009844:	d00b      	beq.n	800985e <prvDeleteTCB+0x62>
	__asm volatile
 8009846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800984a:	f383 8811 	msr	BASEPRI, r3
 800984e:	f3bf 8f6f 	isb	sy
 8009852:	f3bf 8f4f 	dsb	sy
 8009856:	60fb      	str	r3, [r7, #12]
}
 8009858:	bf00      	nop
 800985a:	bf00      	nop
 800985c:	e7fd      	b.n	800985a <prvDeleteTCB+0x5e>
	}
 800985e:	bf00      	nop
 8009860:	3710      	adds	r7, #16
 8009862:	46bd      	mov	sp, r7
 8009864:	bd80      	pop	{r7, pc}
	...

08009868 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009868:	b480      	push	{r7}
 800986a:	b083      	sub	sp, #12
 800986c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800986e:	4b0c      	ldr	r3, [pc, #48]	@ (80098a0 <prvResetNextTaskUnblockTime+0x38>)
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d104      	bne.n	8009882 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009878:	4b0a      	ldr	r3, [pc, #40]	@ (80098a4 <prvResetNextTaskUnblockTime+0x3c>)
 800987a:	f04f 32ff 	mov.w	r2, #4294967295
 800987e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009880:	e008      	b.n	8009894 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009882:	4b07      	ldr	r3, [pc, #28]	@ (80098a0 <prvResetNextTaskUnblockTime+0x38>)
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	68db      	ldr	r3, [r3, #12]
 8009888:	68db      	ldr	r3, [r3, #12]
 800988a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	685b      	ldr	r3, [r3, #4]
 8009890:	4a04      	ldr	r2, [pc, #16]	@ (80098a4 <prvResetNextTaskUnblockTime+0x3c>)
 8009892:	6013      	str	r3, [r2, #0]
}
 8009894:	bf00      	nop
 8009896:	370c      	adds	r7, #12
 8009898:	46bd      	mov	sp, r7
 800989a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989e:	4770      	bx	lr
 80098a0:	20001748 	.word	0x20001748
 80098a4:	200017b0 	.word	0x200017b0

080098a8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80098a8:	b480      	push	{r7}
 80098aa:	b083      	sub	sp, #12
 80098ac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80098ae:	4b0b      	ldr	r3, [pc, #44]	@ (80098dc <xTaskGetSchedulerState+0x34>)
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d102      	bne.n	80098bc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80098b6:	2301      	movs	r3, #1
 80098b8:	607b      	str	r3, [r7, #4]
 80098ba:	e008      	b.n	80098ce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80098bc:	4b08      	ldr	r3, [pc, #32]	@ (80098e0 <xTaskGetSchedulerState+0x38>)
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d102      	bne.n	80098ca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80098c4:	2302      	movs	r3, #2
 80098c6:	607b      	str	r3, [r7, #4]
 80098c8:	e001      	b.n	80098ce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80098ca:	2300      	movs	r3, #0
 80098cc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80098ce:	687b      	ldr	r3, [r7, #4]
	}
 80098d0:	4618      	mov	r0, r3
 80098d2:	370c      	adds	r7, #12
 80098d4:	46bd      	mov	sp, r7
 80098d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098da:	4770      	bx	lr
 80098dc:	2000179c 	.word	0x2000179c
 80098e0:	200017b8 	.word	0x200017b8

080098e4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b084      	sub	sp, #16
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80098f0:	2300      	movs	r3, #0
 80098f2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d05e      	beq.n	80099b8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80098fa:	68bb      	ldr	r3, [r7, #8]
 80098fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098fe:	4b31      	ldr	r3, [pc, #196]	@ (80099c4 <xTaskPriorityInherit+0xe0>)
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009904:	429a      	cmp	r2, r3
 8009906:	d24e      	bcs.n	80099a6 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009908:	68bb      	ldr	r3, [r7, #8]
 800990a:	699b      	ldr	r3, [r3, #24]
 800990c:	2b00      	cmp	r3, #0
 800990e:	db06      	blt.n	800991e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009910:	4b2c      	ldr	r3, [pc, #176]	@ (80099c4 <xTaskPriorityInherit+0xe0>)
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009916:	f1c3 0207 	rsb	r2, r3, #7
 800991a:	68bb      	ldr	r3, [r7, #8]
 800991c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800991e:	68bb      	ldr	r3, [r7, #8]
 8009920:	6959      	ldr	r1, [r3, #20]
 8009922:	68bb      	ldr	r3, [r7, #8]
 8009924:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009926:	4613      	mov	r3, r2
 8009928:	009b      	lsls	r3, r3, #2
 800992a:	4413      	add	r3, r2
 800992c:	009b      	lsls	r3, r3, #2
 800992e:	4a26      	ldr	r2, [pc, #152]	@ (80099c8 <xTaskPriorityInherit+0xe4>)
 8009930:	4413      	add	r3, r2
 8009932:	4299      	cmp	r1, r3
 8009934:	d12f      	bne.n	8009996 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009936:	68bb      	ldr	r3, [r7, #8]
 8009938:	3304      	adds	r3, #4
 800993a:	4618      	mov	r0, r3
 800993c:	f7fe fe0f 	bl	800855e <uxListRemove>
 8009940:	4603      	mov	r3, r0
 8009942:	2b00      	cmp	r3, #0
 8009944:	d10a      	bne.n	800995c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8009946:	68bb      	ldr	r3, [r7, #8]
 8009948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800994a:	2201      	movs	r2, #1
 800994c:	fa02 f303 	lsl.w	r3, r2, r3
 8009950:	43da      	mvns	r2, r3
 8009952:	4b1e      	ldr	r3, [pc, #120]	@ (80099cc <xTaskPriorityInherit+0xe8>)
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	4013      	ands	r3, r2
 8009958:	4a1c      	ldr	r2, [pc, #112]	@ (80099cc <xTaskPriorityInherit+0xe8>)
 800995a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800995c:	4b19      	ldr	r3, [pc, #100]	@ (80099c4 <xTaskPriorityInherit+0xe0>)
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009962:	68bb      	ldr	r3, [r7, #8]
 8009964:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009966:	68bb      	ldr	r3, [r7, #8]
 8009968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800996a:	2201      	movs	r2, #1
 800996c:	409a      	lsls	r2, r3
 800996e:	4b17      	ldr	r3, [pc, #92]	@ (80099cc <xTaskPriorityInherit+0xe8>)
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	4313      	orrs	r3, r2
 8009974:	4a15      	ldr	r2, [pc, #84]	@ (80099cc <xTaskPriorityInherit+0xe8>)
 8009976:	6013      	str	r3, [r2, #0]
 8009978:	68bb      	ldr	r3, [r7, #8]
 800997a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800997c:	4613      	mov	r3, r2
 800997e:	009b      	lsls	r3, r3, #2
 8009980:	4413      	add	r3, r2
 8009982:	009b      	lsls	r3, r3, #2
 8009984:	4a10      	ldr	r2, [pc, #64]	@ (80099c8 <xTaskPriorityInherit+0xe4>)
 8009986:	441a      	add	r2, r3
 8009988:	68bb      	ldr	r3, [r7, #8]
 800998a:	3304      	adds	r3, #4
 800998c:	4619      	mov	r1, r3
 800998e:	4610      	mov	r0, r2
 8009990:	f7fe fd88 	bl	80084a4 <vListInsertEnd>
 8009994:	e004      	b.n	80099a0 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009996:	4b0b      	ldr	r3, [pc, #44]	@ (80099c4 <xTaskPriorityInherit+0xe0>)
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800999c:	68bb      	ldr	r3, [r7, #8]
 800999e:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80099a0:	2301      	movs	r3, #1
 80099a2:	60fb      	str	r3, [r7, #12]
 80099a4:	e008      	b.n	80099b8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80099a6:	68bb      	ldr	r3, [r7, #8]
 80099a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80099aa:	4b06      	ldr	r3, [pc, #24]	@ (80099c4 <xTaskPriorityInherit+0xe0>)
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099b0:	429a      	cmp	r2, r3
 80099b2:	d201      	bcs.n	80099b8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80099b4:	2301      	movs	r3, #1
 80099b6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80099b8:	68fb      	ldr	r3, [r7, #12]
	}
 80099ba:	4618      	mov	r0, r3
 80099bc:	3710      	adds	r7, #16
 80099be:	46bd      	mov	sp, r7
 80099c0:	bd80      	pop	{r7, pc}
 80099c2:	bf00      	nop
 80099c4:	20001690 	.word	0x20001690
 80099c8:	20001694 	.word	0x20001694
 80099cc:	20001798 	.word	0x20001798

080099d0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b088      	sub	sp, #32
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
 80099d8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80099de:	2301      	movs	r3, #1
 80099e0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d079      	beq.n	8009adc <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80099e8:	69bb      	ldr	r3, [r7, #24]
 80099ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d10b      	bne.n	8009a08 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80099f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099f4:	f383 8811 	msr	BASEPRI, r3
 80099f8:	f3bf 8f6f 	isb	sy
 80099fc:	f3bf 8f4f 	dsb	sy
 8009a00:	60fb      	str	r3, [r7, #12]
}
 8009a02:	bf00      	nop
 8009a04:	bf00      	nop
 8009a06:	e7fd      	b.n	8009a04 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009a08:	69bb      	ldr	r3, [r7, #24]
 8009a0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a0c:	683a      	ldr	r2, [r7, #0]
 8009a0e:	429a      	cmp	r2, r3
 8009a10:	d902      	bls.n	8009a18 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009a12:	683b      	ldr	r3, [r7, #0]
 8009a14:	61fb      	str	r3, [r7, #28]
 8009a16:	e002      	b.n	8009a1e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009a18:	69bb      	ldr	r3, [r7, #24]
 8009a1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a1c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009a1e:	69bb      	ldr	r3, [r7, #24]
 8009a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a22:	69fa      	ldr	r2, [r7, #28]
 8009a24:	429a      	cmp	r2, r3
 8009a26:	d059      	beq.n	8009adc <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009a28:	69bb      	ldr	r3, [r7, #24]
 8009a2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009a2c:	697a      	ldr	r2, [r7, #20]
 8009a2e:	429a      	cmp	r2, r3
 8009a30:	d154      	bne.n	8009adc <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009a32:	4b2c      	ldr	r3, [pc, #176]	@ (8009ae4 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	69ba      	ldr	r2, [r7, #24]
 8009a38:	429a      	cmp	r2, r3
 8009a3a:	d10b      	bne.n	8009a54 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8009a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a40:	f383 8811 	msr	BASEPRI, r3
 8009a44:	f3bf 8f6f 	isb	sy
 8009a48:	f3bf 8f4f 	dsb	sy
 8009a4c:	60bb      	str	r3, [r7, #8]
}
 8009a4e:	bf00      	nop
 8009a50:	bf00      	nop
 8009a52:	e7fd      	b.n	8009a50 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009a54:	69bb      	ldr	r3, [r7, #24]
 8009a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a58:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009a5a:	69bb      	ldr	r3, [r7, #24]
 8009a5c:	69fa      	ldr	r2, [r7, #28]
 8009a5e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009a60:	69bb      	ldr	r3, [r7, #24]
 8009a62:	699b      	ldr	r3, [r3, #24]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	db04      	blt.n	8009a72 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a68:	69fb      	ldr	r3, [r7, #28]
 8009a6a:	f1c3 0207 	rsb	r2, r3, #7
 8009a6e:	69bb      	ldr	r3, [r7, #24]
 8009a70:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009a72:	69bb      	ldr	r3, [r7, #24]
 8009a74:	6959      	ldr	r1, [r3, #20]
 8009a76:	693a      	ldr	r2, [r7, #16]
 8009a78:	4613      	mov	r3, r2
 8009a7a:	009b      	lsls	r3, r3, #2
 8009a7c:	4413      	add	r3, r2
 8009a7e:	009b      	lsls	r3, r3, #2
 8009a80:	4a19      	ldr	r2, [pc, #100]	@ (8009ae8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8009a82:	4413      	add	r3, r2
 8009a84:	4299      	cmp	r1, r3
 8009a86:	d129      	bne.n	8009adc <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009a88:	69bb      	ldr	r3, [r7, #24]
 8009a8a:	3304      	adds	r3, #4
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	f7fe fd66 	bl	800855e <uxListRemove>
 8009a92:	4603      	mov	r3, r0
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d10a      	bne.n	8009aae <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8009a98:	69bb      	ldr	r3, [r7, #24]
 8009a9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a9c:	2201      	movs	r2, #1
 8009a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8009aa2:	43da      	mvns	r2, r3
 8009aa4:	4b11      	ldr	r3, [pc, #68]	@ (8009aec <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	4013      	ands	r3, r2
 8009aaa:	4a10      	ldr	r2, [pc, #64]	@ (8009aec <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009aac:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009aae:	69bb      	ldr	r3, [r7, #24]
 8009ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ab2:	2201      	movs	r2, #1
 8009ab4:	409a      	lsls	r2, r3
 8009ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8009aec <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	4313      	orrs	r3, r2
 8009abc:	4a0b      	ldr	r2, [pc, #44]	@ (8009aec <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009abe:	6013      	str	r3, [r2, #0]
 8009ac0:	69bb      	ldr	r3, [r7, #24]
 8009ac2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ac4:	4613      	mov	r3, r2
 8009ac6:	009b      	lsls	r3, r3, #2
 8009ac8:	4413      	add	r3, r2
 8009aca:	009b      	lsls	r3, r3, #2
 8009acc:	4a06      	ldr	r2, [pc, #24]	@ (8009ae8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8009ace:	441a      	add	r2, r3
 8009ad0:	69bb      	ldr	r3, [r7, #24]
 8009ad2:	3304      	adds	r3, #4
 8009ad4:	4619      	mov	r1, r3
 8009ad6:	4610      	mov	r0, r2
 8009ad8:	f7fe fce4 	bl	80084a4 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009adc:	bf00      	nop
 8009ade:	3720      	adds	r7, #32
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	bd80      	pop	{r7, pc}
 8009ae4:	20001690 	.word	0x20001690
 8009ae8:	20001694 	.word	0x20001694
 8009aec:	20001798 	.word	0x20001798

08009af0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009af0:	b480      	push	{r7}
 8009af2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009af4:	4b07      	ldr	r3, [pc, #28]	@ (8009b14 <pvTaskIncrementMutexHeldCount+0x24>)
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d004      	beq.n	8009b06 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009afc:	4b05      	ldr	r3, [pc, #20]	@ (8009b14 <pvTaskIncrementMutexHeldCount+0x24>)
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009b02:	3201      	adds	r2, #1
 8009b04:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8009b06:	4b03      	ldr	r3, [pc, #12]	@ (8009b14 <pvTaskIncrementMutexHeldCount+0x24>)
 8009b08:	681b      	ldr	r3, [r3, #0]
	}
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b12:	4770      	bx	lr
 8009b14:	20001690 	.word	0x20001690

08009b18 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009b18:	b580      	push	{r7, lr}
 8009b1a:	b084      	sub	sp, #16
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
 8009b20:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009b22:	4b29      	ldr	r3, [pc, #164]	@ (8009bc8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009b28:	4b28      	ldr	r3, [pc, #160]	@ (8009bcc <prvAddCurrentTaskToDelayedList+0xb4>)
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	3304      	adds	r3, #4
 8009b2e:	4618      	mov	r0, r3
 8009b30:	f7fe fd15 	bl	800855e <uxListRemove>
 8009b34:	4603      	mov	r3, r0
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d10b      	bne.n	8009b52 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8009b3a:	4b24      	ldr	r3, [pc, #144]	@ (8009bcc <prvAddCurrentTaskToDelayedList+0xb4>)
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b40:	2201      	movs	r2, #1
 8009b42:	fa02 f303 	lsl.w	r3, r2, r3
 8009b46:	43da      	mvns	r2, r3
 8009b48:	4b21      	ldr	r3, [pc, #132]	@ (8009bd0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	4013      	ands	r3, r2
 8009b4e:	4a20      	ldr	r2, [pc, #128]	@ (8009bd0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009b50:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b58:	d10a      	bne.n	8009b70 <prvAddCurrentTaskToDelayedList+0x58>
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d007      	beq.n	8009b70 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b60:	4b1a      	ldr	r3, [pc, #104]	@ (8009bcc <prvAddCurrentTaskToDelayedList+0xb4>)
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	3304      	adds	r3, #4
 8009b66:	4619      	mov	r1, r3
 8009b68:	481a      	ldr	r0, [pc, #104]	@ (8009bd4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8009b6a:	f7fe fc9b 	bl	80084a4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009b6e:	e026      	b.n	8009bbe <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009b70:	68fa      	ldr	r2, [r7, #12]
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	4413      	add	r3, r2
 8009b76:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009b78:	4b14      	ldr	r3, [pc, #80]	@ (8009bcc <prvAddCurrentTaskToDelayedList+0xb4>)
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	68ba      	ldr	r2, [r7, #8]
 8009b7e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009b80:	68ba      	ldr	r2, [r7, #8]
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	429a      	cmp	r2, r3
 8009b86:	d209      	bcs.n	8009b9c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b88:	4b13      	ldr	r3, [pc, #76]	@ (8009bd8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8009b8a:	681a      	ldr	r2, [r3, #0]
 8009b8c:	4b0f      	ldr	r3, [pc, #60]	@ (8009bcc <prvAddCurrentTaskToDelayedList+0xb4>)
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	3304      	adds	r3, #4
 8009b92:	4619      	mov	r1, r3
 8009b94:	4610      	mov	r0, r2
 8009b96:	f7fe fca9 	bl	80084ec <vListInsert>
}
 8009b9a:	e010      	b.n	8009bbe <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b9c:	4b0f      	ldr	r3, [pc, #60]	@ (8009bdc <prvAddCurrentTaskToDelayedList+0xc4>)
 8009b9e:	681a      	ldr	r2, [r3, #0]
 8009ba0:	4b0a      	ldr	r3, [pc, #40]	@ (8009bcc <prvAddCurrentTaskToDelayedList+0xb4>)
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	3304      	adds	r3, #4
 8009ba6:	4619      	mov	r1, r3
 8009ba8:	4610      	mov	r0, r2
 8009baa:	f7fe fc9f 	bl	80084ec <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009bae:	4b0c      	ldr	r3, [pc, #48]	@ (8009be0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	68ba      	ldr	r2, [r7, #8]
 8009bb4:	429a      	cmp	r2, r3
 8009bb6:	d202      	bcs.n	8009bbe <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009bb8:	4a09      	ldr	r2, [pc, #36]	@ (8009be0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009bba:	68bb      	ldr	r3, [r7, #8]
 8009bbc:	6013      	str	r3, [r2, #0]
}
 8009bbe:	bf00      	nop
 8009bc0:	3710      	adds	r7, #16
 8009bc2:	46bd      	mov	sp, r7
 8009bc4:	bd80      	pop	{r7, pc}
 8009bc6:	bf00      	nop
 8009bc8:	20001794 	.word	0x20001794
 8009bcc:	20001690 	.word	0x20001690
 8009bd0:	20001798 	.word	0x20001798
 8009bd4:	2000177c 	.word	0x2000177c
 8009bd8:	2000174c 	.word	0x2000174c
 8009bdc:	20001748 	.word	0x20001748
 8009be0:	200017b0 	.word	0x200017b0

08009be4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009be4:	b480      	push	{r7}
 8009be6:	b085      	sub	sp, #20
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	60f8      	str	r0, [r7, #12]
 8009bec:	60b9      	str	r1, [r7, #8]
 8009bee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	3b04      	subs	r3, #4
 8009bf4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009bfc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	3b04      	subs	r3, #4
 8009c02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009c04:	68bb      	ldr	r3, [r7, #8]
 8009c06:	f023 0201 	bic.w	r2, r3, #1
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	3b04      	subs	r3, #4
 8009c12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009c14:	4a0c      	ldr	r2, [pc, #48]	@ (8009c48 <pxPortInitialiseStack+0x64>)
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	3b14      	subs	r3, #20
 8009c1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009c20:	687a      	ldr	r2, [r7, #4]
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	3b04      	subs	r3, #4
 8009c2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	f06f 0202 	mvn.w	r2, #2
 8009c32:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	3b20      	subs	r3, #32
 8009c38:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009c3a:	68fb      	ldr	r3, [r7, #12]
}
 8009c3c:	4618      	mov	r0, r3
 8009c3e:	3714      	adds	r7, #20
 8009c40:	46bd      	mov	sp, r7
 8009c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c46:	4770      	bx	lr
 8009c48:	08009c4d 	.word	0x08009c4d

08009c4c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009c4c:	b480      	push	{r7}
 8009c4e:	b085      	sub	sp, #20
 8009c50:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009c52:	2300      	movs	r3, #0
 8009c54:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009c56:	4b13      	ldr	r3, [pc, #76]	@ (8009ca4 <prvTaskExitError+0x58>)
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c5e:	d00b      	beq.n	8009c78 <prvTaskExitError+0x2c>
	__asm volatile
 8009c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c64:	f383 8811 	msr	BASEPRI, r3
 8009c68:	f3bf 8f6f 	isb	sy
 8009c6c:	f3bf 8f4f 	dsb	sy
 8009c70:	60fb      	str	r3, [r7, #12]
}
 8009c72:	bf00      	nop
 8009c74:	bf00      	nop
 8009c76:	e7fd      	b.n	8009c74 <prvTaskExitError+0x28>
	__asm volatile
 8009c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c7c:	f383 8811 	msr	BASEPRI, r3
 8009c80:	f3bf 8f6f 	isb	sy
 8009c84:	f3bf 8f4f 	dsb	sy
 8009c88:	60bb      	str	r3, [r7, #8]
}
 8009c8a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009c8c:	bf00      	nop
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d0fc      	beq.n	8009c8e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009c94:	bf00      	nop
 8009c96:	bf00      	nop
 8009c98:	3714      	adds	r7, #20
 8009c9a:	46bd      	mov	sp, r7
 8009c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca0:	4770      	bx	lr
 8009ca2:	bf00      	nop
 8009ca4:	20000020 	.word	0x20000020
	...

08009cb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009cb0:	4b07      	ldr	r3, [pc, #28]	@ (8009cd0 <pxCurrentTCBConst2>)
 8009cb2:	6819      	ldr	r1, [r3, #0]
 8009cb4:	6808      	ldr	r0, [r1, #0]
 8009cb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cba:	f380 8809 	msr	PSP, r0
 8009cbe:	f3bf 8f6f 	isb	sy
 8009cc2:	f04f 0000 	mov.w	r0, #0
 8009cc6:	f380 8811 	msr	BASEPRI, r0
 8009cca:	4770      	bx	lr
 8009ccc:	f3af 8000 	nop.w

08009cd0 <pxCurrentTCBConst2>:
 8009cd0:	20001690 	.word	0x20001690
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009cd4:	bf00      	nop
 8009cd6:	bf00      	nop

08009cd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009cd8:	4808      	ldr	r0, [pc, #32]	@ (8009cfc <prvPortStartFirstTask+0x24>)
 8009cda:	6800      	ldr	r0, [r0, #0]
 8009cdc:	6800      	ldr	r0, [r0, #0]
 8009cde:	f380 8808 	msr	MSP, r0
 8009ce2:	f04f 0000 	mov.w	r0, #0
 8009ce6:	f380 8814 	msr	CONTROL, r0
 8009cea:	b662      	cpsie	i
 8009cec:	b661      	cpsie	f
 8009cee:	f3bf 8f4f 	dsb	sy
 8009cf2:	f3bf 8f6f 	isb	sy
 8009cf6:	df00      	svc	0
 8009cf8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009cfa:	bf00      	nop
 8009cfc:	e000ed08 	.word	0xe000ed08

08009d00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009d00:	b580      	push	{r7, lr}
 8009d02:	b086      	sub	sp, #24
 8009d04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009d06:	4b47      	ldr	r3, [pc, #284]	@ (8009e24 <xPortStartScheduler+0x124>)
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	4a47      	ldr	r2, [pc, #284]	@ (8009e28 <xPortStartScheduler+0x128>)
 8009d0c:	4293      	cmp	r3, r2
 8009d0e:	d10b      	bne.n	8009d28 <xPortStartScheduler+0x28>
	__asm volatile
 8009d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d14:	f383 8811 	msr	BASEPRI, r3
 8009d18:	f3bf 8f6f 	isb	sy
 8009d1c:	f3bf 8f4f 	dsb	sy
 8009d20:	60fb      	str	r3, [r7, #12]
}
 8009d22:	bf00      	nop
 8009d24:	bf00      	nop
 8009d26:	e7fd      	b.n	8009d24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009d28:	4b3e      	ldr	r3, [pc, #248]	@ (8009e24 <xPortStartScheduler+0x124>)
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	4a3f      	ldr	r2, [pc, #252]	@ (8009e2c <xPortStartScheduler+0x12c>)
 8009d2e:	4293      	cmp	r3, r2
 8009d30:	d10b      	bne.n	8009d4a <xPortStartScheduler+0x4a>
	__asm volatile
 8009d32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d36:	f383 8811 	msr	BASEPRI, r3
 8009d3a:	f3bf 8f6f 	isb	sy
 8009d3e:	f3bf 8f4f 	dsb	sy
 8009d42:	613b      	str	r3, [r7, #16]
}
 8009d44:	bf00      	nop
 8009d46:	bf00      	nop
 8009d48:	e7fd      	b.n	8009d46 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009d4a:	4b39      	ldr	r3, [pc, #228]	@ (8009e30 <xPortStartScheduler+0x130>)
 8009d4c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009d4e:	697b      	ldr	r3, [r7, #20]
 8009d50:	781b      	ldrb	r3, [r3, #0]
 8009d52:	b2db      	uxtb	r3, r3
 8009d54:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009d56:	697b      	ldr	r3, [r7, #20]
 8009d58:	22ff      	movs	r2, #255	@ 0xff
 8009d5a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009d5c:	697b      	ldr	r3, [r7, #20]
 8009d5e:	781b      	ldrb	r3, [r3, #0]
 8009d60:	b2db      	uxtb	r3, r3
 8009d62:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009d64:	78fb      	ldrb	r3, [r7, #3]
 8009d66:	b2db      	uxtb	r3, r3
 8009d68:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009d6c:	b2da      	uxtb	r2, r3
 8009d6e:	4b31      	ldr	r3, [pc, #196]	@ (8009e34 <xPortStartScheduler+0x134>)
 8009d70:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009d72:	4b31      	ldr	r3, [pc, #196]	@ (8009e38 <xPortStartScheduler+0x138>)
 8009d74:	2207      	movs	r2, #7
 8009d76:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009d78:	e009      	b.n	8009d8e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009d7a:	4b2f      	ldr	r3, [pc, #188]	@ (8009e38 <xPortStartScheduler+0x138>)
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	3b01      	subs	r3, #1
 8009d80:	4a2d      	ldr	r2, [pc, #180]	@ (8009e38 <xPortStartScheduler+0x138>)
 8009d82:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009d84:	78fb      	ldrb	r3, [r7, #3]
 8009d86:	b2db      	uxtb	r3, r3
 8009d88:	005b      	lsls	r3, r3, #1
 8009d8a:	b2db      	uxtb	r3, r3
 8009d8c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009d8e:	78fb      	ldrb	r3, [r7, #3]
 8009d90:	b2db      	uxtb	r3, r3
 8009d92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009d96:	2b80      	cmp	r3, #128	@ 0x80
 8009d98:	d0ef      	beq.n	8009d7a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009d9a:	4b27      	ldr	r3, [pc, #156]	@ (8009e38 <xPortStartScheduler+0x138>)
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	f1c3 0307 	rsb	r3, r3, #7
 8009da2:	2b04      	cmp	r3, #4
 8009da4:	d00b      	beq.n	8009dbe <xPortStartScheduler+0xbe>
	__asm volatile
 8009da6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009daa:	f383 8811 	msr	BASEPRI, r3
 8009dae:	f3bf 8f6f 	isb	sy
 8009db2:	f3bf 8f4f 	dsb	sy
 8009db6:	60bb      	str	r3, [r7, #8]
}
 8009db8:	bf00      	nop
 8009dba:	bf00      	nop
 8009dbc:	e7fd      	b.n	8009dba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009dbe:	4b1e      	ldr	r3, [pc, #120]	@ (8009e38 <xPortStartScheduler+0x138>)
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	021b      	lsls	r3, r3, #8
 8009dc4:	4a1c      	ldr	r2, [pc, #112]	@ (8009e38 <xPortStartScheduler+0x138>)
 8009dc6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009dc8:	4b1b      	ldr	r3, [pc, #108]	@ (8009e38 <xPortStartScheduler+0x138>)
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009dd0:	4a19      	ldr	r2, [pc, #100]	@ (8009e38 <xPortStartScheduler+0x138>)
 8009dd2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	b2da      	uxtb	r2, r3
 8009dd8:	697b      	ldr	r3, [r7, #20]
 8009dda:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009ddc:	4b17      	ldr	r3, [pc, #92]	@ (8009e3c <xPortStartScheduler+0x13c>)
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	4a16      	ldr	r2, [pc, #88]	@ (8009e3c <xPortStartScheduler+0x13c>)
 8009de2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009de6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009de8:	4b14      	ldr	r3, [pc, #80]	@ (8009e3c <xPortStartScheduler+0x13c>)
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	4a13      	ldr	r2, [pc, #76]	@ (8009e3c <xPortStartScheduler+0x13c>)
 8009dee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009df2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009df4:	f000 f8da 	bl	8009fac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009df8:	4b11      	ldr	r3, [pc, #68]	@ (8009e40 <xPortStartScheduler+0x140>)
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009dfe:	f000 f8f9 	bl	8009ff4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009e02:	4b10      	ldr	r3, [pc, #64]	@ (8009e44 <xPortStartScheduler+0x144>)
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	4a0f      	ldr	r2, [pc, #60]	@ (8009e44 <xPortStartScheduler+0x144>)
 8009e08:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009e0c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009e0e:	f7ff ff63 	bl	8009cd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009e12:	f7ff faf9 	bl	8009408 <vTaskSwitchContext>
	prvTaskExitError();
 8009e16:	f7ff ff19 	bl	8009c4c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009e1a:	2300      	movs	r3, #0
}
 8009e1c:	4618      	mov	r0, r3
 8009e1e:	3718      	adds	r7, #24
 8009e20:	46bd      	mov	sp, r7
 8009e22:	bd80      	pop	{r7, pc}
 8009e24:	e000ed00 	.word	0xe000ed00
 8009e28:	410fc271 	.word	0x410fc271
 8009e2c:	410fc270 	.word	0x410fc270
 8009e30:	e000e400 	.word	0xe000e400
 8009e34:	200017bc 	.word	0x200017bc
 8009e38:	200017c0 	.word	0x200017c0
 8009e3c:	e000ed20 	.word	0xe000ed20
 8009e40:	20000020 	.word	0x20000020
 8009e44:	e000ef34 	.word	0xe000ef34

08009e48 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009e48:	b480      	push	{r7}
 8009e4a:	b083      	sub	sp, #12
 8009e4c:	af00      	add	r7, sp, #0
	__asm volatile
 8009e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e52:	f383 8811 	msr	BASEPRI, r3
 8009e56:	f3bf 8f6f 	isb	sy
 8009e5a:	f3bf 8f4f 	dsb	sy
 8009e5e:	607b      	str	r3, [r7, #4]
}
 8009e60:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009e62:	4b10      	ldr	r3, [pc, #64]	@ (8009ea4 <vPortEnterCritical+0x5c>)
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	3301      	adds	r3, #1
 8009e68:	4a0e      	ldr	r2, [pc, #56]	@ (8009ea4 <vPortEnterCritical+0x5c>)
 8009e6a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009e6c:	4b0d      	ldr	r3, [pc, #52]	@ (8009ea4 <vPortEnterCritical+0x5c>)
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	2b01      	cmp	r3, #1
 8009e72:	d110      	bne.n	8009e96 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009e74:	4b0c      	ldr	r3, [pc, #48]	@ (8009ea8 <vPortEnterCritical+0x60>)
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	b2db      	uxtb	r3, r3
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d00b      	beq.n	8009e96 <vPortEnterCritical+0x4e>
	__asm volatile
 8009e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e82:	f383 8811 	msr	BASEPRI, r3
 8009e86:	f3bf 8f6f 	isb	sy
 8009e8a:	f3bf 8f4f 	dsb	sy
 8009e8e:	603b      	str	r3, [r7, #0]
}
 8009e90:	bf00      	nop
 8009e92:	bf00      	nop
 8009e94:	e7fd      	b.n	8009e92 <vPortEnterCritical+0x4a>
	}
}
 8009e96:	bf00      	nop
 8009e98:	370c      	adds	r7, #12
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea0:	4770      	bx	lr
 8009ea2:	bf00      	nop
 8009ea4:	20000020 	.word	0x20000020
 8009ea8:	e000ed04 	.word	0xe000ed04

08009eac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009eac:	b480      	push	{r7}
 8009eae:	b083      	sub	sp, #12
 8009eb0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009eb2:	4b12      	ldr	r3, [pc, #72]	@ (8009efc <vPortExitCritical+0x50>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d10b      	bne.n	8009ed2 <vPortExitCritical+0x26>
	__asm volatile
 8009eba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ebe:	f383 8811 	msr	BASEPRI, r3
 8009ec2:	f3bf 8f6f 	isb	sy
 8009ec6:	f3bf 8f4f 	dsb	sy
 8009eca:	607b      	str	r3, [r7, #4]
}
 8009ecc:	bf00      	nop
 8009ece:	bf00      	nop
 8009ed0:	e7fd      	b.n	8009ece <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009ed2:	4b0a      	ldr	r3, [pc, #40]	@ (8009efc <vPortExitCritical+0x50>)
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	3b01      	subs	r3, #1
 8009ed8:	4a08      	ldr	r2, [pc, #32]	@ (8009efc <vPortExitCritical+0x50>)
 8009eda:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009edc:	4b07      	ldr	r3, [pc, #28]	@ (8009efc <vPortExitCritical+0x50>)
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d105      	bne.n	8009ef0 <vPortExitCritical+0x44>
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009ee8:	683b      	ldr	r3, [r7, #0]
 8009eea:	f383 8811 	msr	BASEPRI, r3
}
 8009eee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009ef0:	bf00      	nop
 8009ef2:	370c      	adds	r7, #12
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efa:	4770      	bx	lr
 8009efc:	20000020 	.word	0x20000020

08009f00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009f00:	f3ef 8009 	mrs	r0, PSP
 8009f04:	f3bf 8f6f 	isb	sy
 8009f08:	4b15      	ldr	r3, [pc, #84]	@ (8009f60 <pxCurrentTCBConst>)
 8009f0a:	681a      	ldr	r2, [r3, #0]
 8009f0c:	f01e 0f10 	tst.w	lr, #16
 8009f10:	bf08      	it	eq
 8009f12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009f16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f1a:	6010      	str	r0, [r2, #0]
 8009f1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009f20:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009f24:	f380 8811 	msr	BASEPRI, r0
 8009f28:	f3bf 8f4f 	dsb	sy
 8009f2c:	f3bf 8f6f 	isb	sy
 8009f30:	f7ff fa6a 	bl	8009408 <vTaskSwitchContext>
 8009f34:	f04f 0000 	mov.w	r0, #0
 8009f38:	f380 8811 	msr	BASEPRI, r0
 8009f3c:	bc09      	pop	{r0, r3}
 8009f3e:	6819      	ldr	r1, [r3, #0]
 8009f40:	6808      	ldr	r0, [r1, #0]
 8009f42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f46:	f01e 0f10 	tst.w	lr, #16
 8009f4a:	bf08      	it	eq
 8009f4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009f50:	f380 8809 	msr	PSP, r0
 8009f54:	f3bf 8f6f 	isb	sy
 8009f58:	4770      	bx	lr
 8009f5a:	bf00      	nop
 8009f5c:	f3af 8000 	nop.w

08009f60 <pxCurrentTCBConst>:
 8009f60:	20001690 	.word	0x20001690
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009f64:	bf00      	nop
 8009f66:	bf00      	nop

08009f68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	b082      	sub	sp, #8
 8009f6c:	af00      	add	r7, sp, #0
	__asm volatile
 8009f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f72:	f383 8811 	msr	BASEPRI, r3
 8009f76:	f3bf 8f6f 	isb	sy
 8009f7a:	f3bf 8f4f 	dsb	sy
 8009f7e:	607b      	str	r3, [r7, #4]
}
 8009f80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009f82:	f7ff f987 	bl	8009294 <xTaskIncrementTick>
 8009f86:	4603      	mov	r3, r0
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d003      	beq.n	8009f94 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009f8c:	4b06      	ldr	r3, [pc, #24]	@ (8009fa8 <xPortSysTickHandler+0x40>)
 8009f8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f92:	601a      	str	r2, [r3, #0]
 8009f94:	2300      	movs	r3, #0
 8009f96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	f383 8811 	msr	BASEPRI, r3
}
 8009f9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009fa0:	bf00      	nop
 8009fa2:	3708      	adds	r7, #8
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	bd80      	pop	{r7, pc}
 8009fa8:	e000ed04 	.word	0xe000ed04

08009fac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009fac:	b480      	push	{r7}
 8009fae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009fb0:	4b0b      	ldr	r3, [pc, #44]	@ (8009fe0 <vPortSetupTimerInterrupt+0x34>)
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009fb6:	4b0b      	ldr	r3, [pc, #44]	@ (8009fe4 <vPortSetupTimerInterrupt+0x38>)
 8009fb8:	2200      	movs	r2, #0
 8009fba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009fbc:	4b0a      	ldr	r3, [pc, #40]	@ (8009fe8 <vPortSetupTimerInterrupt+0x3c>)
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	4a0a      	ldr	r2, [pc, #40]	@ (8009fec <vPortSetupTimerInterrupt+0x40>)
 8009fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8009fc6:	099b      	lsrs	r3, r3, #6
 8009fc8:	4a09      	ldr	r2, [pc, #36]	@ (8009ff0 <vPortSetupTimerInterrupt+0x44>)
 8009fca:	3b01      	subs	r3, #1
 8009fcc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009fce:	4b04      	ldr	r3, [pc, #16]	@ (8009fe0 <vPortSetupTimerInterrupt+0x34>)
 8009fd0:	2207      	movs	r2, #7
 8009fd2:	601a      	str	r2, [r3, #0]
}
 8009fd4:	bf00      	nop
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fdc:	4770      	bx	lr
 8009fde:	bf00      	nop
 8009fe0:	e000e010 	.word	0xe000e010
 8009fe4:	e000e018 	.word	0xe000e018
 8009fe8:	20000014 	.word	0x20000014
 8009fec:	10624dd3 	.word	0x10624dd3
 8009ff0:	e000e014 	.word	0xe000e014

08009ff4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009ff4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a004 <vPortEnableVFP+0x10>
 8009ff8:	6801      	ldr	r1, [r0, #0]
 8009ffa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009ffe:	6001      	str	r1, [r0, #0]
 800a000:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a002:	bf00      	nop
 800a004:	e000ed88 	.word	0xe000ed88

0800a008 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a008:	b480      	push	{r7}
 800a00a:	b085      	sub	sp, #20
 800a00c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a00e:	f3ef 8305 	mrs	r3, IPSR
 800a012:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	2b0f      	cmp	r3, #15
 800a018:	d915      	bls.n	800a046 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a01a:	4a18      	ldr	r2, [pc, #96]	@ (800a07c <vPortValidateInterruptPriority+0x74>)
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	4413      	add	r3, r2
 800a020:	781b      	ldrb	r3, [r3, #0]
 800a022:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a024:	4b16      	ldr	r3, [pc, #88]	@ (800a080 <vPortValidateInterruptPriority+0x78>)
 800a026:	781b      	ldrb	r3, [r3, #0]
 800a028:	7afa      	ldrb	r2, [r7, #11]
 800a02a:	429a      	cmp	r2, r3
 800a02c:	d20b      	bcs.n	800a046 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a02e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a032:	f383 8811 	msr	BASEPRI, r3
 800a036:	f3bf 8f6f 	isb	sy
 800a03a:	f3bf 8f4f 	dsb	sy
 800a03e:	607b      	str	r3, [r7, #4]
}
 800a040:	bf00      	nop
 800a042:	bf00      	nop
 800a044:	e7fd      	b.n	800a042 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a046:	4b0f      	ldr	r3, [pc, #60]	@ (800a084 <vPortValidateInterruptPriority+0x7c>)
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a04e:	4b0e      	ldr	r3, [pc, #56]	@ (800a088 <vPortValidateInterruptPriority+0x80>)
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	429a      	cmp	r2, r3
 800a054:	d90b      	bls.n	800a06e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a05a:	f383 8811 	msr	BASEPRI, r3
 800a05e:	f3bf 8f6f 	isb	sy
 800a062:	f3bf 8f4f 	dsb	sy
 800a066:	603b      	str	r3, [r7, #0]
}
 800a068:	bf00      	nop
 800a06a:	bf00      	nop
 800a06c:	e7fd      	b.n	800a06a <vPortValidateInterruptPriority+0x62>
	}
 800a06e:	bf00      	nop
 800a070:	3714      	adds	r7, #20
 800a072:	46bd      	mov	sp, r7
 800a074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a078:	4770      	bx	lr
 800a07a:	bf00      	nop
 800a07c:	e000e3f0 	.word	0xe000e3f0
 800a080:	200017bc 	.word	0x200017bc
 800a084:	e000ed0c 	.word	0xe000ed0c
 800a088:	200017c0 	.word	0x200017c0

0800a08c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a08c:	b580      	push	{r7, lr}
 800a08e:	b08a      	sub	sp, #40	@ 0x28
 800a090:	af00      	add	r7, sp, #0
 800a092:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a094:	2300      	movs	r3, #0
 800a096:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a098:	f7ff f850 	bl	800913c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a09c:	4b5c      	ldr	r3, [pc, #368]	@ (800a210 <pvPortMalloc+0x184>)
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d101      	bne.n	800a0a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a0a4:	f000 f924 	bl	800a2f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a0a8:	4b5a      	ldr	r3, [pc, #360]	@ (800a214 <pvPortMalloc+0x188>)
 800a0aa:	681a      	ldr	r2, [r3, #0]
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	4013      	ands	r3, r2
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	f040 8095 	bne.w	800a1e0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d01e      	beq.n	800a0fa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a0bc:	2208      	movs	r2, #8
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	4413      	add	r3, r2
 800a0c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	f003 0307 	and.w	r3, r3, #7
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d015      	beq.n	800a0fa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	f023 0307 	bic.w	r3, r3, #7
 800a0d4:	3308      	adds	r3, #8
 800a0d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	f003 0307 	and.w	r3, r3, #7
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d00b      	beq.n	800a0fa <pvPortMalloc+0x6e>
	__asm volatile
 800a0e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0e6:	f383 8811 	msr	BASEPRI, r3
 800a0ea:	f3bf 8f6f 	isb	sy
 800a0ee:	f3bf 8f4f 	dsb	sy
 800a0f2:	617b      	str	r3, [r7, #20]
}
 800a0f4:	bf00      	nop
 800a0f6:	bf00      	nop
 800a0f8:	e7fd      	b.n	800a0f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d06f      	beq.n	800a1e0 <pvPortMalloc+0x154>
 800a100:	4b45      	ldr	r3, [pc, #276]	@ (800a218 <pvPortMalloc+0x18c>)
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	687a      	ldr	r2, [r7, #4]
 800a106:	429a      	cmp	r2, r3
 800a108:	d86a      	bhi.n	800a1e0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a10a:	4b44      	ldr	r3, [pc, #272]	@ (800a21c <pvPortMalloc+0x190>)
 800a10c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a10e:	4b43      	ldr	r3, [pc, #268]	@ (800a21c <pvPortMalloc+0x190>)
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a114:	e004      	b.n	800a120 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a118:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a11a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a122:	685b      	ldr	r3, [r3, #4]
 800a124:	687a      	ldr	r2, [r7, #4]
 800a126:	429a      	cmp	r2, r3
 800a128:	d903      	bls.n	800a132 <pvPortMalloc+0xa6>
 800a12a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d1f1      	bne.n	800a116 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a132:	4b37      	ldr	r3, [pc, #220]	@ (800a210 <pvPortMalloc+0x184>)
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a138:	429a      	cmp	r2, r3
 800a13a:	d051      	beq.n	800a1e0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a13c:	6a3b      	ldr	r3, [r7, #32]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	2208      	movs	r2, #8
 800a142:	4413      	add	r3, r2
 800a144:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a148:	681a      	ldr	r2, [r3, #0]
 800a14a:	6a3b      	ldr	r3, [r7, #32]
 800a14c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a14e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a150:	685a      	ldr	r2, [r3, #4]
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	1ad2      	subs	r2, r2, r3
 800a156:	2308      	movs	r3, #8
 800a158:	005b      	lsls	r3, r3, #1
 800a15a:	429a      	cmp	r2, r3
 800a15c:	d920      	bls.n	800a1a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a15e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	4413      	add	r3, r2
 800a164:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a166:	69bb      	ldr	r3, [r7, #24]
 800a168:	f003 0307 	and.w	r3, r3, #7
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d00b      	beq.n	800a188 <pvPortMalloc+0xfc>
	__asm volatile
 800a170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a174:	f383 8811 	msr	BASEPRI, r3
 800a178:	f3bf 8f6f 	isb	sy
 800a17c:	f3bf 8f4f 	dsb	sy
 800a180:	613b      	str	r3, [r7, #16]
}
 800a182:	bf00      	nop
 800a184:	bf00      	nop
 800a186:	e7fd      	b.n	800a184 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a18a:	685a      	ldr	r2, [r3, #4]
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	1ad2      	subs	r2, r2, r3
 800a190:	69bb      	ldr	r3, [r7, #24]
 800a192:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a196:	687a      	ldr	r2, [r7, #4]
 800a198:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a19a:	69b8      	ldr	r0, [r7, #24]
 800a19c:	f000 f90a 	bl	800a3b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a1a0:	4b1d      	ldr	r3, [pc, #116]	@ (800a218 <pvPortMalloc+0x18c>)
 800a1a2:	681a      	ldr	r2, [r3, #0]
 800a1a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1a6:	685b      	ldr	r3, [r3, #4]
 800a1a8:	1ad3      	subs	r3, r2, r3
 800a1aa:	4a1b      	ldr	r2, [pc, #108]	@ (800a218 <pvPortMalloc+0x18c>)
 800a1ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a1ae:	4b1a      	ldr	r3, [pc, #104]	@ (800a218 <pvPortMalloc+0x18c>)
 800a1b0:	681a      	ldr	r2, [r3, #0]
 800a1b2:	4b1b      	ldr	r3, [pc, #108]	@ (800a220 <pvPortMalloc+0x194>)
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	429a      	cmp	r2, r3
 800a1b8:	d203      	bcs.n	800a1c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a1ba:	4b17      	ldr	r3, [pc, #92]	@ (800a218 <pvPortMalloc+0x18c>)
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	4a18      	ldr	r2, [pc, #96]	@ (800a220 <pvPortMalloc+0x194>)
 800a1c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a1c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1c4:	685a      	ldr	r2, [r3, #4]
 800a1c6:	4b13      	ldr	r3, [pc, #76]	@ (800a214 <pvPortMalloc+0x188>)
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	431a      	orrs	r2, r3
 800a1cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a1d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a1d6:	4b13      	ldr	r3, [pc, #76]	@ (800a224 <pvPortMalloc+0x198>)
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	3301      	adds	r3, #1
 800a1dc:	4a11      	ldr	r2, [pc, #68]	@ (800a224 <pvPortMalloc+0x198>)
 800a1de:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a1e0:	f7fe ffba 	bl	8009158 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a1e4:	69fb      	ldr	r3, [r7, #28]
 800a1e6:	f003 0307 	and.w	r3, r3, #7
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d00b      	beq.n	800a206 <pvPortMalloc+0x17a>
	__asm volatile
 800a1ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1f2:	f383 8811 	msr	BASEPRI, r3
 800a1f6:	f3bf 8f6f 	isb	sy
 800a1fa:	f3bf 8f4f 	dsb	sy
 800a1fe:	60fb      	str	r3, [r7, #12]
}
 800a200:	bf00      	nop
 800a202:	bf00      	nop
 800a204:	e7fd      	b.n	800a202 <pvPortMalloc+0x176>
	return pvReturn;
 800a206:	69fb      	ldr	r3, [r7, #28]
}
 800a208:	4618      	mov	r0, r3
 800a20a:	3728      	adds	r7, #40	@ 0x28
 800a20c:	46bd      	mov	sp, r7
 800a20e:	bd80      	pop	{r7, pc}
 800a210:	20002384 	.word	0x20002384
 800a214:	20002398 	.word	0x20002398
 800a218:	20002388 	.word	0x20002388
 800a21c:	2000237c 	.word	0x2000237c
 800a220:	2000238c 	.word	0x2000238c
 800a224:	20002390 	.word	0x20002390

0800a228 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a228:	b580      	push	{r7, lr}
 800a22a:	b086      	sub	sp, #24
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d04f      	beq.n	800a2da <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a23a:	2308      	movs	r3, #8
 800a23c:	425b      	negs	r3, r3
 800a23e:	697a      	ldr	r2, [r7, #20]
 800a240:	4413      	add	r3, r2
 800a242:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a244:	697b      	ldr	r3, [r7, #20]
 800a246:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a248:	693b      	ldr	r3, [r7, #16]
 800a24a:	685a      	ldr	r2, [r3, #4]
 800a24c:	4b25      	ldr	r3, [pc, #148]	@ (800a2e4 <vPortFree+0xbc>)
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	4013      	ands	r3, r2
 800a252:	2b00      	cmp	r3, #0
 800a254:	d10b      	bne.n	800a26e <vPortFree+0x46>
	__asm volatile
 800a256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a25a:	f383 8811 	msr	BASEPRI, r3
 800a25e:	f3bf 8f6f 	isb	sy
 800a262:	f3bf 8f4f 	dsb	sy
 800a266:	60fb      	str	r3, [r7, #12]
}
 800a268:	bf00      	nop
 800a26a:	bf00      	nop
 800a26c:	e7fd      	b.n	800a26a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a26e:	693b      	ldr	r3, [r7, #16]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	2b00      	cmp	r3, #0
 800a274:	d00b      	beq.n	800a28e <vPortFree+0x66>
	__asm volatile
 800a276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a27a:	f383 8811 	msr	BASEPRI, r3
 800a27e:	f3bf 8f6f 	isb	sy
 800a282:	f3bf 8f4f 	dsb	sy
 800a286:	60bb      	str	r3, [r7, #8]
}
 800a288:	bf00      	nop
 800a28a:	bf00      	nop
 800a28c:	e7fd      	b.n	800a28a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a28e:	693b      	ldr	r3, [r7, #16]
 800a290:	685a      	ldr	r2, [r3, #4]
 800a292:	4b14      	ldr	r3, [pc, #80]	@ (800a2e4 <vPortFree+0xbc>)
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	4013      	ands	r3, r2
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d01e      	beq.n	800a2da <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a29c:	693b      	ldr	r3, [r7, #16]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d11a      	bne.n	800a2da <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a2a4:	693b      	ldr	r3, [r7, #16]
 800a2a6:	685a      	ldr	r2, [r3, #4]
 800a2a8:	4b0e      	ldr	r3, [pc, #56]	@ (800a2e4 <vPortFree+0xbc>)
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	43db      	mvns	r3, r3
 800a2ae:	401a      	ands	r2, r3
 800a2b0:	693b      	ldr	r3, [r7, #16]
 800a2b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a2b4:	f7fe ff42 	bl	800913c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a2b8:	693b      	ldr	r3, [r7, #16]
 800a2ba:	685a      	ldr	r2, [r3, #4]
 800a2bc:	4b0a      	ldr	r3, [pc, #40]	@ (800a2e8 <vPortFree+0xc0>)
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	4413      	add	r3, r2
 800a2c2:	4a09      	ldr	r2, [pc, #36]	@ (800a2e8 <vPortFree+0xc0>)
 800a2c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a2c6:	6938      	ldr	r0, [r7, #16]
 800a2c8:	f000 f874 	bl	800a3b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a2cc:	4b07      	ldr	r3, [pc, #28]	@ (800a2ec <vPortFree+0xc4>)
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	3301      	adds	r3, #1
 800a2d2:	4a06      	ldr	r2, [pc, #24]	@ (800a2ec <vPortFree+0xc4>)
 800a2d4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a2d6:	f7fe ff3f 	bl	8009158 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a2da:	bf00      	nop
 800a2dc:	3718      	adds	r7, #24
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	bd80      	pop	{r7, pc}
 800a2e2:	bf00      	nop
 800a2e4:	20002398 	.word	0x20002398
 800a2e8:	20002388 	.word	0x20002388
 800a2ec:	20002394 	.word	0x20002394

0800a2f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a2f0:	b480      	push	{r7}
 800a2f2:	b085      	sub	sp, #20
 800a2f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a2f6:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800a2fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a2fc:	4b27      	ldr	r3, [pc, #156]	@ (800a39c <prvHeapInit+0xac>)
 800a2fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	f003 0307 	and.w	r3, r3, #7
 800a306:	2b00      	cmp	r3, #0
 800a308:	d00c      	beq.n	800a324 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	3307      	adds	r3, #7
 800a30e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	f023 0307 	bic.w	r3, r3, #7
 800a316:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a318:	68ba      	ldr	r2, [r7, #8]
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	1ad3      	subs	r3, r2, r3
 800a31e:	4a1f      	ldr	r2, [pc, #124]	@ (800a39c <prvHeapInit+0xac>)
 800a320:	4413      	add	r3, r2
 800a322:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a328:	4a1d      	ldr	r2, [pc, #116]	@ (800a3a0 <prvHeapInit+0xb0>)
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a32e:	4b1c      	ldr	r3, [pc, #112]	@ (800a3a0 <prvHeapInit+0xb0>)
 800a330:	2200      	movs	r2, #0
 800a332:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	68ba      	ldr	r2, [r7, #8]
 800a338:	4413      	add	r3, r2
 800a33a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a33c:	2208      	movs	r2, #8
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	1a9b      	subs	r3, r3, r2
 800a342:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	f023 0307 	bic.w	r3, r3, #7
 800a34a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	4a15      	ldr	r2, [pc, #84]	@ (800a3a4 <prvHeapInit+0xb4>)
 800a350:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a352:	4b14      	ldr	r3, [pc, #80]	@ (800a3a4 <prvHeapInit+0xb4>)
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	2200      	movs	r2, #0
 800a358:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a35a:	4b12      	ldr	r3, [pc, #72]	@ (800a3a4 <prvHeapInit+0xb4>)
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	2200      	movs	r2, #0
 800a360:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a366:	683b      	ldr	r3, [r7, #0]
 800a368:	68fa      	ldr	r2, [r7, #12]
 800a36a:	1ad2      	subs	r2, r2, r3
 800a36c:	683b      	ldr	r3, [r7, #0]
 800a36e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a370:	4b0c      	ldr	r3, [pc, #48]	@ (800a3a4 <prvHeapInit+0xb4>)
 800a372:	681a      	ldr	r2, [r3, #0]
 800a374:	683b      	ldr	r3, [r7, #0]
 800a376:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	685b      	ldr	r3, [r3, #4]
 800a37c:	4a0a      	ldr	r2, [pc, #40]	@ (800a3a8 <prvHeapInit+0xb8>)
 800a37e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a380:	683b      	ldr	r3, [r7, #0]
 800a382:	685b      	ldr	r3, [r3, #4]
 800a384:	4a09      	ldr	r2, [pc, #36]	@ (800a3ac <prvHeapInit+0xbc>)
 800a386:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a388:	4b09      	ldr	r3, [pc, #36]	@ (800a3b0 <prvHeapInit+0xc0>)
 800a38a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a38e:	601a      	str	r2, [r3, #0]
}
 800a390:	bf00      	nop
 800a392:	3714      	adds	r7, #20
 800a394:	46bd      	mov	sp, r7
 800a396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39a:	4770      	bx	lr
 800a39c:	200017c4 	.word	0x200017c4
 800a3a0:	2000237c 	.word	0x2000237c
 800a3a4:	20002384 	.word	0x20002384
 800a3a8:	2000238c 	.word	0x2000238c
 800a3ac:	20002388 	.word	0x20002388
 800a3b0:	20002398 	.word	0x20002398

0800a3b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a3b4:	b480      	push	{r7}
 800a3b6:	b085      	sub	sp, #20
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a3bc:	4b28      	ldr	r3, [pc, #160]	@ (800a460 <prvInsertBlockIntoFreeList+0xac>)
 800a3be:	60fb      	str	r3, [r7, #12]
 800a3c0:	e002      	b.n	800a3c8 <prvInsertBlockIntoFreeList+0x14>
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	60fb      	str	r3, [r7, #12]
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	687a      	ldr	r2, [r7, #4]
 800a3ce:	429a      	cmp	r2, r3
 800a3d0:	d8f7      	bhi.n	800a3c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	685b      	ldr	r3, [r3, #4]
 800a3da:	68ba      	ldr	r2, [r7, #8]
 800a3dc:	4413      	add	r3, r2
 800a3de:	687a      	ldr	r2, [r7, #4]
 800a3e0:	429a      	cmp	r2, r3
 800a3e2:	d108      	bne.n	800a3f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	685a      	ldr	r2, [r3, #4]
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	685b      	ldr	r3, [r3, #4]
 800a3ec:	441a      	add	r2, r3
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	685b      	ldr	r3, [r3, #4]
 800a3fe:	68ba      	ldr	r2, [r7, #8]
 800a400:	441a      	add	r2, r3
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	429a      	cmp	r2, r3
 800a408:	d118      	bne.n	800a43c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	681a      	ldr	r2, [r3, #0]
 800a40e:	4b15      	ldr	r3, [pc, #84]	@ (800a464 <prvInsertBlockIntoFreeList+0xb0>)
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	429a      	cmp	r2, r3
 800a414:	d00d      	beq.n	800a432 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	685a      	ldr	r2, [r3, #4]
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	685b      	ldr	r3, [r3, #4]
 800a420:	441a      	add	r2, r3
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	681a      	ldr	r2, [r3, #0]
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	601a      	str	r2, [r3, #0]
 800a430:	e008      	b.n	800a444 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a432:	4b0c      	ldr	r3, [pc, #48]	@ (800a464 <prvInsertBlockIntoFreeList+0xb0>)
 800a434:	681a      	ldr	r2, [r3, #0]
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	601a      	str	r2, [r3, #0]
 800a43a:	e003      	b.n	800a444 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	681a      	ldr	r2, [r3, #0]
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a444:	68fa      	ldr	r2, [r7, #12]
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	429a      	cmp	r2, r3
 800a44a:	d002      	beq.n	800a452 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	687a      	ldr	r2, [r7, #4]
 800a450:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a452:	bf00      	nop
 800a454:	3714      	adds	r7, #20
 800a456:	46bd      	mov	sp, r7
 800a458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45c:	4770      	bx	lr
 800a45e:	bf00      	nop
 800a460:	2000237c 	.word	0x2000237c
 800a464:	20002384 	.word	0x20002384

0800a468 <drv_uart1_transmit>:

	return 0;	// Life's too short for error management
}

uint8_t drv_uart1_transmit(const char * pData, uint16_t size)
{
 800a468:	b580      	push	{r7, lr}
 800a46a:	b082      	sub	sp, #8
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	6078      	str	r0, [r7, #4]
 800a470:	460b      	mov	r3, r1
 800a472:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 800a474:	887a      	ldrh	r2, [r7, #2]
 800a476:	f04f 33ff 	mov.w	r3, #4294967295
 800a47a:	6879      	ldr	r1, [r7, #4]
 800a47c:	4803      	ldr	r0, [pc, #12]	@ (800a48c <drv_uart1_transmit+0x24>)
 800a47e:	f7fc fbc9 	bl	8006c14 <HAL_UART_Transmit>

	return 0;	// Srsly, don't do that kids
 800a482:	2300      	movs	r3, #0
}
 800a484:	4618      	mov	r0, r3
 800a486:	3708      	adds	r7, #8
 800a488:	46bd      	mov	sp, r7
 800a48a:	bd80      	pop	{r7, pc}
 800a48c:	20001604 	.word	0x20001604

0800a490 <uart_read>:
#include "gpio.h"

static h_shell_t *shell_instance = NULL;

// Fonction de lecture UART avec attente sur sémaphore
static char uart_read(h_shell_t *shell) {
 800a490:	b580      	push	{r7, lr}
 800a492:	b082      	sub	sp, #8
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
    // Attendre que le callback donne le sémaphore
    xSemaphoreTake(shell->sem_uart_rx, portMAX_DELAY);
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a49c:	f04f 31ff 	mov.w	r1, #4294967295
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	f7fe f9db 	bl	800885c <xQueueSemaphoreTake>
    return shell->received_char;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
}
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	3708      	adds	r7, #8
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	bd80      	pop	{r7, pc}

0800a4b4 <shell_uart_write>:

// Fonction d'écriture UART
int shell_uart_write(char *s, uint16_t size) {
 800a4b4:	b580      	push	{r7, lr}
 800a4b6:	b082      	sub	sp, #8
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	6078      	str	r0, [r7, #4]
 800a4bc:	460b      	mov	r3, r1
 800a4be:	807b      	strh	r3, [r7, #2]
    HAL_UART_Transmit(&UART_DEVICE, (uint8_t*)s, size, HAL_MAX_DELAY);
 800a4c0:	887a      	ldrh	r2, [r7, #2]
 800a4c2:	f04f 33ff 	mov.w	r3, #4294967295
 800a4c6:	6879      	ldr	r1, [r7, #4]
 800a4c8:	4803      	ldr	r0, [pc, #12]	@ (800a4d8 <shell_uart_write+0x24>)
 800a4ca:	f7fc fba3 	bl	8006c14 <HAL_UART_Transmit>
    return size;
 800a4ce:	887b      	ldrh	r3, [r7, #2]
}
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	3708      	adds	r7, #8
 800a4d4:	46bd      	mov	sp, r7
 800a4d6:	bd80      	pop	{r7, pc}
 800a4d8:	20001604 	.word	0x20001604

0800a4dc <sh_help>:

// Fonction help
static int sh_help(h_shell_t *shell, int argc, char **argv) {
 800a4dc:	b590      	push	{r4, r7, lr}
 800a4de:	b089      	sub	sp, #36	@ 0x24
 800a4e0:	af02      	add	r7, sp, #8
 800a4e2:	60f8      	str	r0, [r7, #12]
 800a4e4:	60b9      	str	r1, [r7, #8]
 800a4e6:	607a      	str	r2, [r7, #4]
    int i;
    for (i = 0; i < shell->shell_func_list_size; i++) {
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	617b      	str	r3, [r7, #20]
 800a4ec:	e027      	b.n	800a53e <sh_help+0x62>
        int size = snprintf(shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n",
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	f103 0008 	add.w	r0, r3, #8
                            shell->shell_func_list[i].c,
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	6859      	ldr	r1, [r3, #4]
 800a4f8:	697a      	ldr	r2, [r7, #20]
 800a4fa:	4613      	mov	r3, r2
 800a4fc:	005b      	lsls	r3, r3, #1
 800a4fe:	4413      	add	r3, r2
 800a500:	009b      	lsls	r3, r3, #2
 800a502:	440b      	add	r3, r1
 800a504:	781b      	ldrb	r3, [r3, #0]
        int size = snprintf(shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n",
 800a506:	461c      	mov	r4, r3
                            shell->shell_func_list[i].description);
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	6859      	ldr	r1, [r3, #4]
 800a50c:	697a      	ldr	r2, [r7, #20]
 800a50e:	4613      	mov	r3, r2
 800a510:	005b      	lsls	r3, r3, #1
 800a512:	4413      	add	r3, r2
 800a514:	009b      	lsls	r3, r3, #2
 800a516:	440b      	add	r3, r1
        int size = snprintf(shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n",
 800a518:	689b      	ldr	r3, [r3, #8]
 800a51a:	9300      	str	r3, [sp, #0]
 800a51c:	4623      	mov	r3, r4
 800a51e:	4a0d      	ldr	r2, [pc, #52]	@ (800a554 <sh_help+0x78>)
 800a520:	2128      	movs	r1, #40	@ 0x28
 800a522:	f000 fc2f 	bl	800ad84 <sniprintf>
 800a526:	6138      	str	r0, [r7, #16]
        shell_uart_write(shell->print_buffer, size);
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	3308      	adds	r3, #8
 800a52c:	693a      	ldr	r2, [r7, #16]
 800a52e:	b292      	uxth	r2, r2
 800a530:	4611      	mov	r1, r2
 800a532:	4618      	mov	r0, r3
 800a534:	f7ff ffbe 	bl	800a4b4 <shell_uart_write>
    for (i = 0; i < shell->shell_func_list_size; i++) {
 800a538:	697b      	ldr	r3, [r7, #20]
 800a53a:	3301      	adds	r3, #1
 800a53c:	617b      	str	r3, [r7, #20]
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	697a      	ldr	r2, [r7, #20]
 800a544:	429a      	cmp	r2, r3
 800a546:	dbd2      	blt.n	800a4ee <sh_help+0x12>
    }
    return 0;
 800a548:	2300      	movs	r3, #0
}
 800a54a:	4618      	mov	r0, r3
 800a54c:	371c      	adds	r7, #28
 800a54e:	46bd      	mov	sp, r7
 800a550:	bd90      	pop	{r4, r7, pc}
 800a552:	bf00      	nop
 800a554:	0800bf30 	.word	0x0800bf30

0800a558 <shell_uart_rx_callback>:

// Callback appelé depuis l'interruption UART
void shell_uart_rx_callback(void) {
 800a558:	b580      	push	{r7, lr}
 800a55a:	b082      	sub	sp, #8
 800a55c:	af00      	add	r7, sp, #0
    BaseType_t higher_priority_task_woken = pdFALSE;
 800a55e:	2300      	movs	r3, #0
 800a560:	607b      	str	r3, [r7, #4]

    if (shell_instance != NULL) {
 800a562:	4b0d      	ldr	r3, [pc, #52]	@ (800a598 <shell_uart_rx_callback+0x40>)
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	2b00      	cmp	r3, #0
 800a568:	d012      	beq.n	800a590 <shell_uart_rx_callback+0x38>
        // Donner le sémaphore pour débloquer la tâche shell
        xSemaphoreGiveFromISR(shell_instance->sem_uart_rx, &higher_priority_task_woken);
 800a56a:	4b0b      	ldr	r3, [pc, #44]	@ (800a598 <shell_uart_rx_callback+0x40>)
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a570:	1d3a      	adds	r2, r7, #4
 800a572:	4611      	mov	r1, r2
 800a574:	4618      	mov	r0, r3
 800a576:	f7fe f8e1 	bl	800873c <xQueueGiveFromISR>
        portYIELD_FROM_ISR(higher_priority_task_woken);
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d007      	beq.n	800a590 <shell_uart_rx_callback+0x38>
 800a580:	4b06      	ldr	r3, [pc, #24]	@ (800a59c <shell_uart_rx_callback+0x44>)
 800a582:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a586:	601a      	str	r2, [r3, #0]
 800a588:	f3bf 8f4f 	dsb	sy
 800a58c:	f3bf 8f6f 	isb	sy
    }
}
 800a590:	bf00      	nop
 800a592:	3708      	adds	r7, #8
 800a594:	46bd      	mov	sp, r7
 800a596:	bd80      	pop	{r7, pc}
 800a598:	2000239c 	.word	0x2000239c
 800a59c:	e000ed04 	.word	0xe000ed04

0800a5a0 <shell_init>:

// Initialisation du shell
void shell_init(h_shell_t *shell) {
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b084      	sub	sp, #16
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]
    shell_instance = shell;
 800a5a8:	4a21      	ldr	r2, [pc, #132]	@ (800a630 <shell_init+0x90>)
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	6013      	str	r3, [r2, #0]

    // Allocation dynamique de la liste des fonctions
    shell->shell_func_list = (struct shell_func_t *)malloc(sizeof(struct shell_func_t) * SHELL_FUNC_LIST_MAX_SIZE);
 800a5ae:	f44f 7040 	mov.w	r0, #768	@ 0x300
 800a5b2:	f000 f97b 	bl	800a8ac <malloc>
 800a5b6:	4603      	mov	r3, r0
 800a5b8:	461a      	mov	r2, r3
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	605a      	str	r2, [r3, #4]
    if (shell->shell_func_list == NULL) {
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	685b      	ldr	r3, [r3, #4]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d101      	bne.n	800a5ca <shell_init+0x2a>
        while (1); // Erreur critique
 800a5c6:	bf00      	nop
 800a5c8:	e7fd      	b.n	800a5c6 <shell_init+0x26>
    }
    shell->shell_func_list_size = 0;
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	601a      	str	r2, [r3, #0]

    // Création du sémaphore binaire
    shell->sem_uart_rx = xSemaphoreCreateBinary();
 800a5d0:	2203      	movs	r2, #3
 800a5d2:	2100      	movs	r1, #0
 800a5d4:	2001      	movs	r0, #1
 800a5d6:	f7fe f857 	bl	8008688 <xQueueGenericCreate>
 800a5da:	4602      	mov	r2, r0
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	659a      	str	r2, [r3, #88]	@ 0x58
    if (shell->sem_uart_rx == NULL) {
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d101      	bne.n	800a5ec <shell_init+0x4c>
        while (1); // Erreur critique
 800a5e8:	bf00      	nop
 800a5ea:	e7fd      	b.n	800a5e8 <shell_init+0x48>
    }

    // Message de bienvenue
    int size = snprintf(shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	3308      	adds	r3, #8
 800a5f0:	4a10      	ldr	r2, [pc, #64]	@ (800a634 <shell_init+0x94>)
 800a5f2:	2128      	movs	r1, #40	@ 0x28
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	f000 fbc5 	bl	800ad84 <sniprintf>
 800a5fa:	60f8      	str	r0, [r7, #12]
    shell_uart_write(shell->print_buffer, size);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	3308      	adds	r3, #8
 800a600:	68fa      	ldr	r2, [r7, #12]
 800a602:	b292      	uxth	r2, r2
 800a604:	4611      	mov	r1, r2
 800a606:	4618      	mov	r0, r3
 800a608:	f7ff ff54 	bl	800a4b4 <shell_uart_write>

    // Ajout de la commande help
    shell_add(shell, 'h', sh_help, "Help");
 800a60c:	4b0a      	ldr	r3, [pc, #40]	@ (800a638 <shell_init+0x98>)
 800a60e:	4a0b      	ldr	r2, [pc, #44]	@ (800a63c <shell_init+0x9c>)
 800a610:	2168      	movs	r1, #104	@ 0x68
 800a612:	6878      	ldr	r0, [r7, #4]
 800a614:	f000 f816 	bl	800a644 <shell_add>

    // Démarrer la première réception UART en interruption
    HAL_UART_Receive_IT(&UART_DEVICE, (uint8_t*)&shell->received_char, 1);
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	335c      	adds	r3, #92	@ 0x5c
 800a61c:	2201      	movs	r2, #1
 800a61e:	4619      	mov	r1, r3
 800a620:	4807      	ldr	r0, [pc, #28]	@ (800a640 <shell_init+0xa0>)
 800a622:	f7fc fb81 	bl	8006d28 <HAL_UART_Receive_IT>
}
 800a626:	bf00      	nop
 800a628:	3710      	adds	r7, #16
 800a62a:	46bd      	mov	sp, r7
 800a62c:	bd80      	pop	{r7, pc}
 800a62e:	bf00      	nop
 800a630:	2000239c 	.word	0x2000239c
 800a634:	0800bf3c 	.word	0x0800bf3c
 800a638:	0800bf64 	.word	0x0800bf64
 800a63c:	0800a4dd 	.word	0x0800a4dd
 800a640:	20001604 	.word	0x20001604

0800a644 <shell_add>:

// Ajout d'une commande au shell
int shell_add(h_shell_t *shell, char c, int (*pfunc)(h_shell_t *shell, int argc, char **argv), char *description) {
 800a644:	b480      	push	{r7}
 800a646:	b085      	sub	sp, #20
 800a648:	af00      	add	r7, sp, #0
 800a64a:	60f8      	str	r0, [r7, #12]
 800a64c:	607a      	str	r2, [r7, #4]
 800a64e:	603b      	str	r3, [r7, #0]
 800a650:	460b      	mov	r3, r1
 800a652:	72fb      	strb	r3, [r7, #11]
    if (shell->shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	2b3f      	cmp	r3, #63	@ 0x3f
 800a65a:	dc2a      	bgt.n	800a6b2 <shell_add+0x6e>
        shell->shell_func_list[shell->shell_func_list_size].c = c;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	685a      	ldr	r2, [r3, #4]
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	4619      	mov	r1, r3
 800a666:	460b      	mov	r3, r1
 800a668:	005b      	lsls	r3, r3, #1
 800a66a:	440b      	add	r3, r1
 800a66c:	009b      	lsls	r3, r3, #2
 800a66e:	4413      	add	r3, r2
 800a670:	7afa      	ldrb	r2, [r7, #11]
 800a672:	701a      	strb	r2, [r3, #0]
        shell->shell_func_list[shell->shell_func_list_size].func = pfunc;
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	685a      	ldr	r2, [r3, #4]
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	4619      	mov	r1, r3
 800a67e:	460b      	mov	r3, r1
 800a680:	005b      	lsls	r3, r3, #1
 800a682:	440b      	add	r3, r1
 800a684:	009b      	lsls	r3, r3, #2
 800a686:	4413      	add	r3, r2
 800a688:	687a      	ldr	r2, [r7, #4]
 800a68a:	605a      	str	r2, [r3, #4]
        shell->shell_func_list[shell->shell_func_list_size].description = description;
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	685a      	ldr	r2, [r3, #4]
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	4619      	mov	r1, r3
 800a696:	460b      	mov	r3, r1
 800a698:	005b      	lsls	r3, r3, #1
 800a69a:	440b      	add	r3, r1
 800a69c:	009b      	lsls	r3, r3, #2
 800a69e:	4413      	add	r3, r2
 800a6a0:	683a      	ldr	r2, [r7, #0]
 800a6a2:	609a      	str	r2, [r3, #8]
        shell->shell_func_list_size++;
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	1c5a      	adds	r2, r3, #1
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	601a      	str	r2, [r3, #0]
        return 0;
 800a6ae:	2300      	movs	r3, #0
 800a6b0:	e001      	b.n	800a6b6 <shell_add+0x72>
    }
    return -1;
 800a6b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	3714      	adds	r7, #20
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c0:	4770      	bx	lr
	...

0800a6c4 <shell_exec>:

// Exécution d'une commande
static int shell_exec(h_shell_t *shell, char *buf) {
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b090      	sub	sp, #64	@ 0x40
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
 800a6cc:	6039      	str	r1, [r7, #0]
    int i;
    char c = buf[0];
 800a6ce:	683b      	ldr	r3, [r7, #0]
 800a6d0:	781b      	ldrb	r3, [r3, #0]
 800a6d2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    int argc;
    char *argv[ARGC_MAX];
    char *p;

    for (i = 0; i < shell->shell_func_list_size; i++) {
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a6da:	e041      	b.n	800a760 <shell_exec+0x9c>
        if (shell->shell_func_list[i].c == c) {
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	6859      	ldr	r1, [r3, #4]
 800a6e0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a6e2:	4613      	mov	r3, r2
 800a6e4:	005b      	lsls	r3, r3, #1
 800a6e6:	4413      	add	r3, r2
 800a6e8:	009b      	lsls	r3, r3, #2
 800a6ea:	440b      	add	r3, r1
 800a6ec:	781b      	ldrb	r3, [r3, #0]
 800a6ee:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800a6f2:	429a      	cmp	r2, r3
 800a6f4:	d131      	bne.n	800a75a <shell_exec+0x96>
            argc = 1;
 800a6f6:	2301      	movs	r3, #1
 800a6f8:	63bb      	str	r3, [r7, #56]	@ 0x38
            argv[0] = buf;
 800a6fa:	683b      	ldr	r3, [r7, #0]
 800a6fc:	60fb      	str	r3, [r7, #12]

            // Parsing des arguments
            for (p = buf; *p != '\0' && argc < ARGC_MAX; p++) {
 800a6fe:	683b      	ldr	r3, [r7, #0]
 800a700:	637b      	str	r3, [r7, #52]	@ 0x34
 800a702:	e013      	b.n	800a72c <shell_exec+0x68>
                if (*p == ' ') {
 800a704:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a706:	781b      	ldrb	r3, [r3, #0]
 800a708:	2b20      	cmp	r3, #32
 800a70a:	d10c      	bne.n	800a726 <shell_exec+0x62>
                    *p = '\0';
 800a70c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a70e:	2200      	movs	r2, #0
 800a710:	701a      	strb	r2, [r3, #0]
                    argv[argc++] = p + 1;
 800a712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a714:	1c5a      	adds	r2, r3, #1
 800a716:	63ba      	str	r2, [r7, #56]	@ 0x38
 800a718:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a71a:	3201      	adds	r2, #1
 800a71c:	009b      	lsls	r3, r3, #2
 800a71e:	3340      	adds	r3, #64	@ 0x40
 800a720:	443b      	add	r3, r7
 800a722:	f843 2c34 	str.w	r2, [r3, #-52]
            for (p = buf; *p != '\0' && argc < ARGC_MAX; p++) {
 800a726:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a728:	3301      	adds	r3, #1
 800a72a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a72c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a72e:	781b      	ldrb	r3, [r3, #0]
 800a730:	2b00      	cmp	r3, #0
 800a732:	d002      	beq.n	800a73a <shell_exec+0x76>
 800a734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a736:	2b07      	cmp	r3, #7
 800a738:	dde4      	ble.n	800a704 <shell_exec+0x40>
                }
            }
            return shell->shell_func_list[i].func(shell, argc, argv);
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	6859      	ldr	r1, [r3, #4]
 800a73e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a740:	4613      	mov	r3, r2
 800a742:	005b      	lsls	r3, r3, #1
 800a744:	4413      	add	r3, r2
 800a746:	009b      	lsls	r3, r3, #2
 800a748:	440b      	add	r3, r1
 800a74a:	685b      	ldr	r3, [r3, #4]
 800a74c:	f107 020c 	add.w	r2, r7, #12
 800a750:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800a752:	6878      	ldr	r0, [r7, #4]
 800a754:	4798      	blx	r3
 800a756:	4603      	mov	r3, r0
 800a758:	e01b      	b.n	800a792 <shell_exec+0xce>
    for (i = 0; i < shell->shell_func_list_size; i++) {
 800a75a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a75c:	3301      	adds	r3, #1
 800a75e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a766:	429a      	cmp	r2, r3
 800a768:	dbb8      	blt.n	800a6dc <shell_exec+0x18>
        }
    }

    // Commande non trouvée
    int size = snprintf(shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	f103 0008 	add.w	r0, r3, #8
 800a770:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a774:	4a09      	ldr	r2, [pc, #36]	@ (800a79c <shell_exec+0xd8>)
 800a776:	2128      	movs	r1, #40	@ 0x28
 800a778:	f000 fb04 	bl	800ad84 <sniprintf>
 800a77c:	62f8      	str	r0, [r7, #44]	@ 0x2c
    shell_uart_write(shell->print_buffer, size);
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	3308      	adds	r3, #8
 800a782:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a784:	b292      	uxth	r2, r2
 800a786:	4611      	mov	r1, r2
 800a788:	4618      	mov	r0, r3
 800a78a:	f7ff fe93 	bl	800a4b4 <shell_uart_write>
    return -1;
 800a78e:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a792:	4618      	mov	r0, r3
 800a794:	3740      	adds	r7, #64	@ 0x40
 800a796:	46bd      	mov	sp, r7
 800a798:	bd80      	pop	{r7, pc}
 800a79a:	bf00      	nop
 800a79c:	0800bf6c 	.word	0x0800bf6c

0800a7a0 <shell_run>:

// Boucle principale du shell
int shell_run(h_shell_t *shell) {
 800a7a0:	b580      	push	{r7, lr}
 800a7a2:	b086      	sub	sp, #24
 800a7a4:	af00      	add	r7, sp, #0
 800a7a6:	6078      	str	r0, [r7, #4]
    static char backspace[] = "\b \b";
    static char prompt[] = "> ";
    int reading = 0;
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	617b      	str	r3, [r7, #20]
    int pos = 0;
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	613b      	str	r3, [r7, #16]

    while (1) {
        shell_uart_write(prompt, 2);
 800a7b0:	2102      	movs	r1, #2
 800a7b2:	4838      	ldr	r0, [pc, #224]	@ (800a894 <shell_run+0xf4>)
 800a7b4:	f7ff fe7e 	bl	800a4b4 <shell_uart_write>
        reading = 1;
 800a7b8:	2301      	movs	r3, #1
 800a7ba:	617b      	str	r3, [r7, #20]
        pos = 0;
 800a7bc:	2300      	movs	r3, #0
 800a7be:	613b      	str	r3, [r7, #16]

        while (reading) {
 800a7c0:	e063      	b.n	800a88a <shell_run+0xea>
            // Lecture d'un caractère (bloquant sur sémaphore)
            char c = uart_read(shell);
 800a7c2:	6878      	ldr	r0, [r7, #4]
 800a7c4:	f7ff fe64 	bl	800a490 <uart_read>
 800a7c8:	4603      	mov	r3, r0
 800a7ca:	72fb      	strb	r3, [r7, #11]

            // Relancer immédiatement la réception pour le prochain caractère
            HAL_UART_Receive_IT(&UART_DEVICE, (uint8_t*)&shell->received_char, 1);
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	335c      	adds	r3, #92	@ 0x5c
 800a7d0:	2201      	movs	r2, #1
 800a7d2:	4619      	mov	r1, r3
 800a7d4:	4830      	ldr	r0, [pc, #192]	@ (800a898 <shell_run+0xf8>)
 800a7d6:	f7fc faa7 	bl	8006d28 <HAL_UART_Receive_IT>

            int size;

            switch (c) {
 800a7da:	7afb      	ldrb	r3, [r7, #11]
 800a7dc:	2b7f      	cmp	r3, #127	@ 0x7f
 800a7de:	d02d      	beq.n	800a83c <shell_run+0x9c>
 800a7e0:	2b7f      	cmp	r3, #127	@ 0x7f
 800a7e2:	dc36      	bgt.n	800a852 <shell_run+0xb2>
 800a7e4:	2b0d      	cmp	r3, #13
 800a7e6:	d005      	beq.n	800a7f4 <shell_run+0x54>
 800a7e8:	2b0d      	cmp	r3, #13
 800a7ea:	dc32      	bgt.n	800a852 <shell_run+0xb2>
 800a7ec:	2b08      	cmp	r3, #8
 800a7ee:	d025      	beq.n	800a83c <shell_run+0x9c>
 800a7f0:	2b0a      	cmp	r3, #10
 800a7f2:	d12e      	bne.n	800a852 <shell_run+0xb2>
            case '\r':
            case '\n':
                size = snprintf(shell->print_buffer, BUFFER_SIZE, "\r\n");
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	3308      	adds	r3, #8
 800a7f8:	4a28      	ldr	r2, [pc, #160]	@ (800a89c <shell_run+0xfc>)
 800a7fa:	2128      	movs	r1, #40	@ 0x28
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	f000 fac1 	bl	800ad84 <sniprintf>
 800a802:	60f8      	str	r0, [r7, #12]
                shell_uart_write(shell->print_buffer, size);
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	3308      	adds	r3, #8
 800a808:	68fa      	ldr	r2, [r7, #12]
 800a80a:	b292      	uxth	r2, r2
 800a80c:	4611      	mov	r1, r2
 800a80e:	4618      	mov	r0, r3
 800a810:	f7ff fe50 	bl	800a4b4 <shell_uart_write>
                shell->cmd_buffer[pos] = '\0';
 800a814:	687a      	ldr	r2, [r7, #4]
 800a816:	693b      	ldr	r3, [r7, #16]
 800a818:	4413      	add	r3, r2
 800a81a:	3330      	adds	r3, #48	@ 0x30
 800a81c:	2200      	movs	r2, #0
 800a81e:	701a      	strb	r2, [r3, #0]

                if (pos > 0) {
 800a820:	693b      	ldr	r3, [r7, #16]
 800a822:	2b00      	cmp	r3, #0
 800a824:	dd05      	ble.n	800a832 <shell_run+0x92>
                    shell_exec(shell, shell->cmd_buffer);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	3330      	adds	r3, #48	@ 0x30
 800a82a:	4619      	mov	r1, r3
 800a82c:	6878      	ldr	r0, [r7, #4]
 800a82e:	f7ff ff49 	bl	800a6c4 <shell_exec>
                }

                reading = 0;
 800a832:	2300      	movs	r3, #0
 800a834:	617b      	str	r3, [r7, #20]
                pos = 0;
 800a836:	2300      	movs	r3, #0
 800a838:	613b      	str	r3, [r7, #16]
                break;
 800a83a:	e026      	b.n	800a88a <shell_run+0xea>

            case '\b':
            case 127: // DEL
                if (pos > 0) {
 800a83c:	693b      	ldr	r3, [r7, #16]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	dd20      	ble.n	800a884 <shell_run+0xe4>
                    pos--;
 800a842:	693b      	ldr	r3, [r7, #16]
 800a844:	3b01      	subs	r3, #1
 800a846:	613b      	str	r3, [r7, #16]
                    shell_uart_write(backspace, 3);
 800a848:	2103      	movs	r1, #3
 800a84a:	4815      	ldr	r0, [pc, #84]	@ (800a8a0 <shell_run+0x100>)
 800a84c:	f7ff fe32 	bl	800a4b4 <shell_uart_write>
                }
                break;
 800a850:	e018      	b.n	800a884 <shell_run+0xe4>

            default:
                if (pos < BUFFER_SIZE - 1 && c >= 32 && c <= 126) {
 800a852:	693b      	ldr	r3, [r7, #16]
 800a854:	2b26      	cmp	r3, #38	@ 0x26
 800a856:	dc17      	bgt.n	800a888 <shell_run+0xe8>
 800a858:	7afb      	ldrb	r3, [r7, #11]
 800a85a:	2b1f      	cmp	r3, #31
 800a85c:	d914      	bls.n	800a888 <shell_run+0xe8>
 800a85e:	7afb      	ldrb	r3, [r7, #11]
 800a860:	2b7e      	cmp	r3, #126	@ 0x7e
 800a862:	d811      	bhi.n	800a888 <shell_run+0xe8>
                    shell_uart_write(&c, 1);
 800a864:	f107 030b 	add.w	r3, r7, #11
 800a868:	2101      	movs	r1, #1
 800a86a:	4618      	mov	r0, r3
 800a86c:	f7ff fe22 	bl	800a4b4 <shell_uart_write>
                    shell->cmd_buffer[pos++] = c;
 800a870:	693b      	ldr	r3, [r7, #16]
 800a872:	1c5a      	adds	r2, r3, #1
 800a874:	613a      	str	r2, [r7, #16]
 800a876:	7af9      	ldrb	r1, [r7, #11]
 800a878:	687a      	ldr	r2, [r7, #4]
 800a87a:	4413      	add	r3, r2
 800a87c:	460a      	mov	r2, r1
 800a87e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
                }
                break;
 800a882:	e001      	b.n	800a888 <shell_run+0xe8>
                break;
 800a884:	bf00      	nop
 800a886:	e000      	b.n	800a88a <shell_run+0xea>
                break;
 800a888:	bf00      	nop
        while (reading) {
 800a88a:	697b      	ldr	r3, [r7, #20]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d198      	bne.n	800a7c2 <shell_run+0x22>
        shell_uart_write(prompt, 2);
 800a890:	e78e      	b.n	800a7b0 <shell_run+0x10>
 800a892:	bf00      	nop
 800a894:	20000024 	.word	0x20000024
 800a898:	20001604 	.word	0x20001604
 800a89c:	0800bf84 	.word	0x0800bf84
 800a8a0:	20000028 	.word	0x20000028

0800a8a4 <atoi>:
 800a8a4:	220a      	movs	r2, #10
 800a8a6:	2100      	movs	r1, #0
 800a8a8:	f000 b930 	b.w	800ab0c <strtol>

0800a8ac <malloc>:
 800a8ac:	4b02      	ldr	r3, [pc, #8]	@ (800a8b8 <malloc+0xc>)
 800a8ae:	4601      	mov	r1, r0
 800a8b0:	6818      	ldr	r0, [r3, #0]
 800a8b2:	f000 b825 	b.w	800a900 <_malloc_r>
 800a8b6:	bf00      	nop
 800a8b8:	20000038 	.word	0x20000038

0800a8bc <sbrk_aligned>:
 800a8bc:	b570      	push	{r4, r5, r6, lr}
 800a8be:	4e0f      	ldr	r6, [pc, #60]	@ (800a8fc <sbrk_aligned+0x40>)
 800a8c0:	460c      	mov	r4, r1
 800a8c2:	6831      	ldr	r1, [r6, #0]
 800a8c4:	4605      	mov	r5, r0
 800a8c6:	b911      	cbnz	r1, 800a8ce <sbrk_aligned+0x12>
 800a8c8:	f000 fc04 	bl	800b0d4 <_sbrk_r>
 800a8cc:	6030      	str	r0, [r6, #0]
 800a8ce:	4621      	mov	r1, r4
 800a8d0:	4628      	mov	r0, r5
 800a8d2:	f000 fbff 	bl	800b0d4 <_sbrk_r>
 800a8d6:	1c43      	adds	r3, r0, #1
 800a8d8:	d103      	bne.n	800a8e2 <sbrk_aligned+0x26>
 800a8da:	f04f 34ff 	mov.w	r4, #4294967295
 800a8de:	4620      	mov	r0, r4
 800a8e0:	bd70      	pop	{r4, r5, r6, pc}
 800a8e2:	1cc4      	adds	r4, r0, #3
 800a8e4:	f024 0403 	bic.w	r4, r4, #3
 800a8e8:	42a0      	cmp	r0, r4
 800a8ea:	d0f8      	beq.n	800a8de <sbrk_aligned+0x22>
 800a8ec:	1a21      	subs	r1, r4, r0
 800a8ee:	4628      	mov	r0, r5
 800a8f0:	f000 fbf0 	bl	800b0d4 <_sbrk_r>
 800a8f4:	3001      	adds	r0, #1
 800a8f6:	d1f2      	bne.n	800a8de <sbrk_aligned+0x22>
 800a8f8:	e7ef      	b.n	800a8da <sbrk_aligned+0x1e>
 800a8fa:	bf00      	nop
 800a8fc:	200023a0 	.word	0x200023a0

0800a900 <_malloc_r>:
 800a900:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a904:	1ccd      	adds	r5, r1, #3
 800a906:	f025 0503 	bic.w	r5, r5, #3
 800a90a:	3508      	adds	r5, #8
 800a90c:	2d0c      	cmp	r5, #12
 800a90e:	bf38      	it	cc
 800a910:	250c      	movcc	r5, #12
 800a912:	2d00      	cmp	r5, #0
 800a914:	4606      	mov	r6, r0
 800a916:	db01      	blt.n	800a91c <_malloc_r+0x1c>
 800a918:	42a9      	cmp	r1, r5
 800a91a:	d904      	bls.n	800a926 <_malloc_r+0x26>
 800a91c:	230c      	movs	r3, #12
 800a91e:	6033      	str	r3, [r6, #0]
 800a920:	2000      	movs	r0, #0
 800a922:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a926:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a9fc <_malloc_r+0xfc>
 800a92a:	f000 f869 	bl	800aa00 <__malloc_lock>
 800a92e:	f8d8 3000 	ldr.w	r3, [r8]
 800a932:	461c      	mov	r4, r3
 800a934:	bb44      	cbnz	r4, 800a988 <_malloc_r+0x88>
 800a936:	4629      	mov	r1, r5
 800a938:	4630      	mov	r0, r6
 800a93a:	f7ff ffbf 	bl	800a8bc <sbrk_aligned>
 800a93e:	1c43      	adds	r3, r0, #1
 800a940:	4604      	mov	r4, r0
 800a942:	d158      	bne.n	800a9f6 <_malloc_r+0xf6>
 800a944:	f8d8 4000 	ldr.w	r4, [r8]
 800a948:	4627      	mov	r7, r4
 800a94a:	2f00      	cmp	r7, #0
 800a94c:	d143      	bne.n	800a9d6 <_malloc_r+0xd6>
 800a94e:	2c00      	cmp	r4, #0
 800a950:	d04b      	beq.n	800a9ea <_malloc_r+0xea>
 800a952:	6823      	ldr	r3, [r4, #0]
 800a954:	4639      	mov	r1, r7
 800a956:	4630      	mov	r0, r6
 800a958:	eb04 0903 	add.w	r9, r4, r3
 800a95c:	f000 fbba 	bl	800b0d4 <_sbrk_r>
 800a960:	4581      	cmp	r9, r0
 800a962:	d142      	bne.n	800a9ea <_malloc_r+0xea>
 800a964:	6821      	ldr	r1, [r4, #0]
 800a966:	1a6d      	subs	r5, r5, r1
 800a968:	4629      	mov	r1, r5
 800a96a:	4630      	mov	r0, r6
 800a96c:	f7ff ffa6 	bl	800a8bc <sbrk_aligned>
 800a970:	3001      	adds	r0, #1
 800a972:	d03a      	beq.n	800a9ea <_malloc_r+0xea>
 800a974:	6823      	ldr	r3, [r4, #0]
 800a976:	442b      	add	r3, r5
 800a978:	6023      	str	r3, [r4, #0]
 800a97a:	f8d8 3000 	ldr.w	r3, [r8]
 800a97e:	685a      	ldr	r2, [r3, #4]
 800a980:	bb62      	cbnz	r2, 800a9dc <_malloc_r+0xdc>
 800a982:	f8c8 7000 	str.w	r7, [r8]
 800a986:	e00f      	b.n	800a9a8 <_malloc_r+0xa8>
 800a988:	6822      	ldr	r2, [r4, #0]
 800a98a:	1b52      	subs	r2, r2, r5
 800a98c:	d420      	bmi.n	800a9d0 <_malloc_r+0xd0>
 800a98e:	2a0b      	cmp	r2, #11
 800a990:	d917      	bls.n	800a9c2 <_malloc_r+0xc2>
 800a992:	1961      	adds	r1, r4, r5
 800a994:	42a3      	cmp	r3, r4
 800a996:	6025      	str	r5, [r4, #0]
 800a998:	bf18      	it	ne
 800a99a:	6059      	strne	r1, [r3, #4]
 800a99c:	6863      	ldr	r3, [r4, #4]
 800a99e:	bf08      	it	eq
 800a9a0:	f8c8 1000 	streq.w	r1, [r8]
 800a9a4:	5162      	str	r2, [r4, r5]
 800a9a6:	604b      	str	r3, [r1, #4]
 800a9a8:	4630      	mov	r0, r6
 800a9aa:	f000 f82f 	bl	800aa0c <__malloc_unlock>
 800a9ae:	f104 000b 	add.w	r0, r4, #11
 800a9b2:	1d23      	adds	r3, r4, #4
 800a9b4:	f020 0007 	bic.w	r0, r0, #7
 800a9b8:	1ac2      	subs	r2, r0, r3
 800a9ba:	bf1c      	itt	ne
 800a9bc:	1a1b      	subne	r3, r3, r0
 800a9be:	50a3      	strne	r3, [r4, r2]
 800a9c0:	e7af      	b.n	800a922 <_malloc_r+0x22>
 800a9c2:	6862      	ldr	r2, [r4, #4]
 800a9c4:	42a3      	cmp	r3, r4
 800a9c6:	bf0c      	ite	eq
 800a9c8:	f8c8 2000 	streq.w	r2, [r8]
 800a9cc:	605a      	strne	r2, [r3, #4]
 800a9ce:	e7eb      	b.n	800a9a8 <_malloc_r+0xa8>
 800a9d0:	4623      	mov	r3, r4
 800a9d2:	6864      	ldr	r4, [r4, #4]
 800a9d4:	e7ae      	b.n	800a934 <_malloc_r+0x34>
 800a9d6:	463c      	mov	r4, r7
 800a9d8:	687f      	ldr	r7, [r7, #4]
 800a9da:	e7b6      	b.n	800a94a <_malloc_r+0x4a>
 800a9dc:	461a      	mov	r2, r3
 800a9de:	685b      	ldr	r3, [r3, #4]
 800a9e0:	42a3      	cmp	r3, r4
 800a9e2:	d1fb      	bne.n	800a9dc <_malloc_r+0xdc>
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	6053      	str	r3, [r2, #4]
 800a9e8:	e7de      	b.n	800a9a8 <_malloc_r+0xa8>
 800a9ea:	230c      	movs	r3, #12
 800a9ec:	6033      	str	r3, [r6, #0]
 800a9ee:	4630      	mov	r0, r6
 800a9f0:	f000 f80c 	bl	800aa0c <__malloc_unlock>
 800a9f4:	e794      	b.n	800a920 <_malloc_r+0x20>
 800a9f6:	6005      	str	r5, [r0, #0]
 800a9f8:	e7d6      	b.n	800a9a8 <_malloc_r+0xa8>
 800a9fa:	bf00      	nop
 800a9fc:	200023a4 	.word	0x200023a4

0800aa00 <__malloc_lock>:
 800aa00:	4801      	ldr	r0, [pc, #4]	@ (800aa08 <__malloc_lock+0x8>)
 800aa02:	f000 bbb4 	b.w	800b16e <__retarget_lock_acquire_recursive>
 800aa06:	bf00      	nop
 800aa08:	200024e8 	.word	0x200024e8

0800aa0c <__malloc_unlock>:
 800aa0c:	4801      	ldr	r0, [pc, #4]	@ (800aa14 <__malloc_unlock+0x8>)
 800aa0e:	f000 bbaf 	b.w	800b170 <__retarget_lock_release_recursive>
 800aa12:	bf00      	nop
 800aa14:	200024e8 	.word	0x200024e8

0800aa18 <_strtol_l.isra.0>:
 800aa18:	2b24      	cmp	r3, #36	@ 0x24
 800aa1a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa1e:	4686      	mov	lr, r0
 800aa20:	4690      	mov	r8, r2
 800aa22:	d801      	bhi.n	800aa28 <_strtol_l.isra.0+0x10>
 800aa24:	2b01      	cmp	r3, #1
 800aa26:	d106      	bne.n	800aa36 <_strtol_l.isra.0+0x1e>
 800aa28:	f000 fb76 	bl	800b118 <__errno>
 800aa2c:	2316      	movs	r3, #22
 800aa2e:	6003      	str	r3, [r0, #0]
 800aa30:	2000      	movs	r0, #0
 800aa32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa36:	4834      	ldr	r0, [pc, #208]	@ (800ab08 <_strtol_l.isra.0+0xf0>)
 800aa38:	460d      	mov	r5, r1
 800aa3a:	462a      	mov	r2, r5
 800aa3c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800aa40:	5d06      	ldrb	r6, [r0, r4]
 800aa42:	f016 0608 	ands.w	r6, r6, #8
 800aa46:	d1f8      	bne.n	800aa3a <_strtol_l.isra.0+0x22>
 800aa48:	2c2d      	cmp	r4, #45	@ 0x2d
 800aa4a:	d110      	bne.n	800aa6e <_strtol_l.isra.0+0x56>
 800aa4c:	782c      	ldrb	r4, [r5, #0]
 800aa4e:	2601      	movs	r6, #1
 800aa50:	1c95      	adds	r5, r2, #2
 800aa52:	f033 0210 	bics.w	r2, r3, #16
 800aa56:	d115      	bne.n	800aa84 <_strtol_l.isra.0+0x6c>
 800aa58:	2c30      	cmp	r4, #48	@ 0x30
 800aa5a:	d10d      	bne.n	800aa78 <_strtol_l.isra.0+0x60>
 800aa5c:	782a      	ldrb	r2, [r5, #0]
 800aa5e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800aa62:	2a58      	cmp	r2, #88	@ 0x58
 800aa64:	d108      	bne.n	800aa78 <_strtol_l.isra.0+0x60>
 800aa66:	786c      	ldrb	r4, [r5, #1]
 800aa68:	3502      	adds	r5, #2
 800aa6a:	2310      	movs	r3, #16
 800aa6c:	e00a      	b.n	800aa84 <_strtol_l.isra.0+0x6c>
 800aa6e:	2c2b      	cmp	r4, #43	@ 0x2b
 800aa70:	bf04      	itt	eq
 800aa72:	782c      	ldrbeq	r4, [r5, #0]
 800aa74:	1c95      	addeq	r5, r2, #2
 800aa76:	e7ec      	b.n	800aa52 <_strtol_l.isra.0+0x3a>
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d1f6      	bne.n	800aa6a <_strtol_l.isra.0+0x52>
 800aa7c:	2c30      	cmp	r4, #48	@ 0x30
 800aa7e:	bf14      	ite	ne
 800aa80:	230a      	movne	r3, #10
 800aa82:	2308      	moveq	r3, #8
 800aa84:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800aa88:	f10c 3cff 	add.w	ip, ip, #4294967295
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	fbbc f9f3 	udiv	r9, ip, r3
 800aa92:	4610      	mov	r0, r2
 800aa94:	fb03 ca19 	mls	sl, r3, r9, ip
 800aa98:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800aa9c:	2f09      	cmp	r7, #9
 800aa9e:	d80f      	bhi.n	800aac0 <_strtol_l.isra.0+0xa8>
 800aaa0:	463c      	mov	r4, r7
 800aaa2:	42a3      	cmp	r3, r4
 800aaa4:	dd1b      	ble.n	800aade <_strtol_l.isra.0+0xc6>
 800aaa6:	1c57      	adds	r7, r2, #1
 800aaa8:	d007      	beq.n	800aaba <_strtol_l.isra.0+0xa2>
 800aaaa:	4581      	cmp	r9, r0
 800aaac:	d314      	bcc.n	800aad8 <_strtol_l.isra.0+0xc0>
 800aaae:	d101      	bne.n	800aab4 <_strtol_l.isra.0+0x9c>
 800aab0:	45a2      	cmp	sl, r4
 800aab2:	db11      	blt.n	800aad8 <_strtol_l.isra.0+0xc0>
 800aab4:	fb00 4003 	mla	r0, r0, r3, r4
 800aab8:	2201      	movs	r2, #1
 800aaba:	f815 4b01 	ldrb.w	r4, [r5], #1
 800aabe:	e7eb      	b.n	800aa98 <_strtol_l.isra.0+0x80>
 800aac0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800aac4:	2f19      	cmp	r7, #25
 800aac6:	d801      	bhi.n	800aacc <_strtol_l.isra.0+0xb4>
 800aac8:	3c37      	subs	r4, #55	@ 0x37
 800aaca:	e7ea      	b.n	800aaa2 <_strtol_l.isra.0+0x8a>
 800aacc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800aad0:	2f19      	cmp	r7, #25
 800aad2:	d804      	bhi.n	800aade <_strtol_l.isra.0+0xc6>
 800aad4:	3c57      	subs	r4, #87	@ 0x57
 800aad6:	e7e4      	b.n	800aaa2 <_strtol_l.isra.0+0x8a>
 800aad8:	f04f 32ff 	mov.w	r2, #4294967295
 800aadc:	e7ed      	b.n	800aaba <_strtol_l.isra.0+0xa2>
 800aade:	1c53      	adds	r3, r2, #1
 800aae0:	d108      	bne.n	800aaf4 <_strtol_l.isra.0+0xdc>
 800aae2:	2322      	movs	r3, #34	@ 0x22
 800aae4:	f8ce 3000 	str.w	r3, [lr]
 800aae8:	4660      	mov	r0, ip
 800aaea:	f1b8 0f00 	cmp.w	r8, #0
 800aaee:	d0a0      	beq.n	800aa32 <_strtol_l.isra.0+0x1a>
 800aaf0:	1e69      	subs	r1, r5, #1
 800aaf2:	e006      	b.n	800ab02 <_strtol_l.isra.0+0xea>
 800aaf4:	b106      	cbz	r6, 800aaf8 <_strtol_l.isra.0+0xe0>
 800aaf6:	4240      	negs	r0, r0
 800aaf8:	f1b8 0f00 	cmp.w	r8, #0
 800aafc:	d099      	beq.n	800aa32 <_strtol_l.isra.0+0x1a>
 800aafe:	2a00      	cmp	r2, #0
 800ab00:	d1f6      	bne.n	800aaf0 <_strtol_l.isra.0+0xd8>
 800ab02:	f8c8 1000 	str.w	r1, [r8]
 800ab06:	e794      	b.n	800aa32 <_strtol_l.isra.0+0x1a>
 800ab08:	0800bfd1 	.word	0x0800bfd1

0800ab0c <strtol>:
 800ab0c:	4613      	mov	r3, r2
 800ab0e:	460a      	mov	r2, r1
 800ab10:	4601      	mov	r1, r0
 800ab12:	4802      	ldr	r0, [pc, #8]	@ (800ab1c <strtol+0x10>)
 800ab14:	6800      	ldr	r0, [r0, #0]
 800ab16:	f7ff bf7f 	b.w	800aa18 <_strtol_l.isra.0>
 800ab1a:	bf00      	nop
 800ab1c:	20000038 	.word	0x20000038

0800ab20 <std>:
 800ab20:	2300      	movs	r3, #0
 800ab22:	b510      	push	{r4, lr}
 800ab24:	4604      	mov	r4, r0
 800ab26:	e9c0 3300 	strd	r3, r3, [r0]
 800ab2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ab2e:	6083      	str	r3, [r0, #8]
 800ab30:	8181      	strh	r1, [r0, #12]
 800ab32:	6643      	str	r3, [r0, #100]	@ 0x64
 800ab34:	81c2      	strh	r2, [r0, #14]
 800ab36:	6183      	str	r3, [r0, #24]
 800ab38:	4619      	mov	r1, r3
 800ab3a:	2208      	movs	r2, #8
 800ab3c:	305c      	adds	r0, #92	@ 0x5c
 800ab3e:	f000 fa2f 	bl	800afa0 <memset>
 800ab42:	4b0d      	ldr	r3, [pc, #52]	@ (800ab78 <std+0x58>)
 800ab44:	6263      	str	r3, [r4, #36]	@ 0x24
 800ab46:	4b0d      	ldr	r3, [pc, #52]	@ (800ab7c <std+0x5c>)
 800ab48:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ab4a:	4b0d      	ldr	r3, [pc, #52]	@ (800ab80 <std+0x60>)
 800ab4c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ab4e:	4b0d      	ldr	r3, [pc, #52]	@ (800ab84 <std+0x64>)
 800ab50:	6323      	str	r3, [r4, #48]	@ 0x30
 800ab52:	4b0d      	ldr	r3, [pc, #52]	@ (800ab88 <std+0x68>)
 800ab54:	6224      	str	r4, [r4, #32]
 800ab56:	429c      	cmp	r4, r3
 800ab58:	d006      	beq.n	800ab68 <std+0x48>
 800ab5a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ab5e:	4294      	cmp	r4, r2
 800ab60:	d002      	beq.n	800ab68 <std+0x48>
 800ab62:	33d0      	adds	r3, #208	@ 0xd0
 800ab64:	429c      	cmp	r4, r3
 800ab66:	d105      	bne.n	800ab74 <std+0x54>
 800ab68:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ab6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab70:	f000 bafc 	b.w	800b16c <__retarget_lock_init_recursive>
 800ab74:	bd10      	pop	{r4, pc}
 800ab76:	bf00      	nop
 800ab78:	0800adf1 	.word	0x0800adf1
 800ab7c:	0800ae13 	.word	0x0800ae13
 800ab80:	0800ae4b 	.word	0x0800ae4b
 800ab84:	0800ae6f 	.word	0x0800ae6f
 800ab88:	200023a8 	.word	0x200023a8

0800ab8c <stdio_exit_handler>:
 800ab8c:	4a02      	ldr	r2, [pc, #8]	@ (800ab98 <stdio_exit_handler+0xc>)
 800ab8e:	4903      	ldr	r1, [pc, #12]	@ (800ab9c <stdio_exit_handler+0x10>)
 800ab90:	4803      	ldr	r0, [pc, #12]	@ (800aba0 <stdio_exit_handler+0x14>)
 800ab92:	f000 b869 	b.w	800ac68 <_fwalk_sglue>
 800ab96:	bf00      	nop
 800ab98:	2000002c 	.word	0x2000002c
 800ab9c:	0800bb79 	.word	0x0800bb79
 800aba0:	2000003c 	.word	0x2000003c

0800aba4 <cleanup_stdio>:
 800aba4:	6841      	ldr	r1, [r0, #4]
 800aba6:	4b0c      	ldr	r3, [pc, #48]	@ (800abd8 <cleanup_stdio+0x34>)
 800aba8:	4299      	cmp	r1, r3
 800abaa:	b510      	push	{r4, lr}
 800abac:	4604      	mov	r4, r0
 800abae:	d001      	beq.n	800abb4 <cleanup_stdio+0x10>
 800abb0:	f000 ffe2 	bl	800bb78 <_fflush_r>
 800abb4:	68a1      	ldr	r1, [r4, #8]
 800abb6:	4b09      	ldr	r3, [pc, #36]	@ (800abdc <cleanup_stdio+0x38>)
 800abb8:	4299      	cmp	r1, r3
 800abba:	d002      	beq.n	800abc2 <cleanup_stdio+0x1e>
 800abbc:	4620      	mov	r0, r4
 800abbe:	f000 ffdb 	bl	800bb78 <_fflush_r>
 800abc2:	68e1      	ldr	r1, [r4, #12]
 800abc4:	4b06      	ldr	r3, [pc, #24]	@ (800abe0 <cleanup_stdio+0x3c>)
 800abc6:	4299      	cmp	r1, r3
 800abc8:	d004      	beq.n	800abd4 <cleanup_stdio+0x30>
 800abca:	4620      	mov	r0, r4
 800abcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800abd0:	f000 bfd2 	b.w	800bb78 <_fflush_r>
 800abd4:	bd10      	pop	{r4, pc}
 800abd6:	bf00      	nop
 800abd8:	200023a8 	.word	0x200023a8
 800abdc:	20002410 	.word	0x20002410
 800abe0:	20002478 	.word	0x20002478

0800abe4 <global_stdio_init.part.0>:
 800abe4:	b510      	push	{r4, lr}
 800abe6:	4b0b      	ldr	r3, [pc, #44]	@ (800ac14 <global_stdio_init.part.0+0x30>)
 800abe8:	4c0b      	ldr	r4, [pc, #44]	@ (800ac18 <global_stdio_init.part.0+0x34>)
 800abea:	4a0c      	ldr	r2, [pc, #48]	@ (800ac1c <global_stdio_init.part.0+0x38>)
 800abec:	601a      	str	r2, [r3, #0]
 800abee:	4620      	mov	r0, r4
 800abf0:	2200      	movs	r2, #0
 800abf2:	2104      	movs	r1, #4
 800abf4:	f7ff ff94 	bl	800ab20 <std>
 800abf8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800abfc:	2201      	movs	r2, #1
 800abfe:	2109      	movs	r1, #9
 800ac00:	f7ff ff8e 	bl	800ab20 <std>
 800ac04:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ac08:	2202      	movs	r2, #2
 800ac0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac0e:	2112      	movs	r1, #18
 800ac10:	f7ff bf86 	b.w	800ab20 <std>
 800ac14:	200024e0 	.word	0x200024e0
 800ac18:	200023a8 	.word	0x200023a8
 800ac1c:	0800ab8d 	.word	0x0800ab8d

0800ac20 <__sfp_lock_acquire>:
 800ac20:	4801      	ldr	r0, [pc, #4]	@ (800ac28 <__sfp_lock_acquire+0x8>)
 800ac22:	f000 baa4 	b.w	800b16e <__retarget_lock_acquire_recursive>
 800ac26:	bf00      	nop
 800ac28:	200024e9 	.word	0x200024e9

0800ac2c <__sfp_lock_release>:
 800ac2c:	4801      	ldr	r0, [pc, #4]	@ (800ac34 <__sfp_lock_release+0x8>)
 800ac2e:	f000 ba9f 	b.w	800b170 <__retarget_lock_release_recursive>
 800ac32:	bf00      	nop
 800ac34:	200024e9 	.word	0x200024e9

0800ac38 <__sinit>:
 800ac38:	b510      	push	{r4, lr}
 800ac3a:	4604      	mov	r4, r0
 800ac3c:	f7ff fff0 	bl	800ac20 <__sfp_lock_acquire>
 800ac40:	6a23      	ldr	r3, [r4, #32]
 800ac42:	b11b      	cbz	r3, 800ac4c <__sinit+0x14>
 800ac44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac48:	f7ff bff0 	b.w	800ac2c <__sfp_lock_release>
 800ac4c:	4b04      	ldr	r3, [pc, #16]	@ (800ac60 <__sinit+0x28>)
 800ac4e:	6223      	str	r3, [r4, #32]
 800ac50:	4b04      	ldr	r3, [pc, #16]	@ (800ac64 <__sinit+0x2c>)
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d1f5      	bne.n	800ac44 <__sinit+0xc>
 800ac58:	f7ff ffc4 	bl	800abe4 <global_stdio_init.part.0>
 800ac5c:	e7f2      	b.n	800ac44 <__sinit+0xc>
 800ac5e:	bf00      	nop
 800ac60:	0800aba5 	.word	0x0800aba5
 800ac64:	200024e0 	.word	0x200024e0

0800ac68 <_fwalk_sglue>:
 800ac68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac6c:	4607      	mov	r7, r0
 800ac6e:	4688      	mov	r8, r1
 800ac70:	4614      	mov	r4, r2
 800ac72:	2600      	movs	r6, #0
 800ac74:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ac78:	f1b9 0901 	subs.w	r9, r9, #1
 800ac7c:	d505      	bpl.n	800ac8a <_fwalk_sglue+0x22>
 800ac7e:	6824      	ldr	r4, [r4, #0]
 800ac80:	2c00      	cmp	r4, #0
 800ac82:	d1f7      	bne.n	800ac74 <_fwalk_sglue+0xc>
 800ac84:	4630      	mov	r0, r6
 800ac86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac8a:	89ab      	ldrh	r3, [r5, #12]
 800ac8c:	2b01      	cmp	r3, #1
 800ac8e:	d907      	bls.n	800aca0 <_fwalk_sglue+0x38>
 800ac90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ac94:	3301      	adds	r3, #1
 800ac96:	d003      	beq.n	800aca0 <_fwalk_sglue+0x38>
 800ac98:	4629      	mov	r1, r5
 800ac9a:	4638      	mov	r0, r7
 800ac9c:	47c0      	blx	r8
 800ac9e:	4306      	orrs	r6, r0
 800aca0:	3568      	adds	r5, #104	@ 0x68
 800aca2:	e7e9      	b.n	800ac78 <_fwalk_sglue+0x10>

0800aca4 <iprintf>:
 800aca4:	b40f      	push	{r0, r1, r2, r3}
 800aca6:	b507      	push	{r0, r1, r2, lr}
 800aca8:	4906      	ldr	r1, [pc, #24]	@ (800acc4 <iprintf+0x20>)
 800acaa:	ab04      	add	r3, sp, #16
 800acac:	6808      	ldr	r0, [r1, #0]
 800acae:	f853 2b04 	ldr.w	r2, [r3], #4
 800acb2:	6881      	ldr	r1, [r0, #8]
 800acb4:	9301      	str	r3, [sp, #4]
 800acb6:	f000 fc37 	bl	800b528 <_vfiprintf_r>
 800acba:	b003      	add	sp, #12
 800acbc:	f85d eb04 	ldr.w	lr, [sp], #4
 800acc0:	b004      	add	sp, #16
 800acc2:	4770      	bx	lr
 800acc4:	20000038 	.word	0x20000038

0800acc8 <_puts_r>:
 800acc8:	6a03      	ldr	r3, [r0, #32]
 800acca:	b570      	push	{r4, r5, r6, lr}
 800accc:	6884      	ldr	r4, [r0, #8]
 800acce:	4605      	mov	r5, r0
 800acd0:	460e      	mov	r6, r1
 800acd2:	b90b      	cbnz	r3, 800acd8 <_puts_r+0x10>
 800acd4:	f7ff ffb0 	bl	800ac38 <__sinit>
 800acd8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800acda:	07db      	lsls	r3, r3, #31
 800acdc:	d405      	bmi.n	800acea <_puts_r+0x22>
 800acde:	89a3      	ldrh	r3, [r4, #12]
 800ace0:	0598      	lsls	r0, r3, #22
 800ace2:	d402      	bmi.n	800acea <_puts_r+0x22>
 800ace4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ace6:	f000 fa42 	bl	800b16e <__retarget_lock_acquire_recursive>
 800acea:	89a3      	ldrh	r3, [r4, #12]
 800acec:	0719      	lsls	r1, r3, #28
 800acee:	d502      	bpl.n	800acf6 <_puts_r+0x2e>
 800acf0:	6923      	ldr	r3, [r4, #16]
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d135      	bne.n	800ad62 <_puts_r+0x9a>
 800acf6:	4621      	mov	r1, r4
 800acf8:	4628      	mov	r0, r5
 800acfa:	f000 f8fb 	bl	800aef4 <__swsetup_r>
 800acfe:	b380      	cbz	r0, 800ad62 <_puts_r+0x9a>
 800ad00:	f04f 35ff 	mov.w	r5, #4294967295
 800ad04:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ad06:	07da      	lsls	r2, r3, #31
 800ad08:	d405      	bmi.n	800ad16 <_puts_r+0x4e>
 800ad0a:	89a3      	ldrh	r3, [r4, #12]
 800ad0c:	059b      	lsls	r3, r3, #22
 800ad0e:	d402      	bmi.n	800ad16 <_puts_r+0x4e>
 800ad10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ad12:	f000 fa2d 	bl	800b170 <__retarget_lock_release_recursive>
 800ad16:	4628      	mov	r0, r5
 800ad18:	bd70      	pop	{r4, r5, r6, pc}
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	da04      	bge.n	800ad28 <_puts_r+0x60>
 800ad1e:	69a2      	ldr	r2, [r4, #24]
 800ad20:	429a      	cmp	r2, r3
 800ad22:	dc17      	bgt.n	800ad54 <_puts_r+0x8c>
 800ad24:	290a      	cmp	r1, #10
 800ad26:	d015      	beq.n	800ad54 <_puts_r+0x8c>
 800ad28:	6823      	ldr	r3, [r4, #0]
 800ad2a:	1c5a      	adds	r2, r3, #1
 800ad2c:	6022      	str	r2, [r4, #0]
 800ad2e:	7019      	strb	r1, [r3, #0]
 800ad30:	68a3      	ldr	r3, [r4, #8]
 800ad32:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ad36:	3b01      	subs	r3, #1
 800ad38:	60a3      	str	r3, [r4, #8]
 800ad3a:	2900      	cmp	r1, #0
 800ad3c:	d1ed      	bne.n	800ad1a <_puts_r+0x52>
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	da11      	bge.n	800ad66 <_puts_r+0x9e>
 800ad42:	4622      	mov	r2, r4
 800ad44:	210a      	movs	r1, #10
 800ad46:	4628      	mov	r0, r5
 800ad48:	f000 f895 	bl	800ae76 <__swbuf_r>
 800ad4c:	3001      	adds	r0, #1
 800ad4e:	d0d7      	beq.n	800ad00 <_puts_r+0x38>
 800ad50:	250a      	movs	r5, #10
 800ad52:	e7d7      	b.n	800ad04 <_puts_r+0x3c>
 800ad54:	4622      	mov	r2, r4
 800ad56:	4628      	mov	r0, r5
 800ad58:	f000 f88d 	bl	800ae76 <__swbuf_r>
 800ad5c:	3001      	adds	r0, #1
 800ad5e:	d1e7      	bne.n	800ad30 <_puts_r+0x68>
 800ad60:	e7ce      	b.n	800ad00 <_puts_r+0x38>
 800ad62:	3e01      	subs	r6, #1
 800ad64:	e7e4      	b.n	800ad30 <_puts_r+0x68>
 800ad66:	6823      	ldr	r3, [r4, #0]
 800ad68:	1c5a      	adds	r2, r3, #1
 800ad6a:	6022      	str	r2, [r4, #0]
 800ad6c:	220a      	movs	r2, #10
 800ad6e:	701a      	strb	r2, [r3, #0]
 800ad70:	e7ee      	b.n	800ad50 <_puts_r+0x88>
	...

0800ad74 <puts>:
 800ad74:	4b02      	ldr	r3, [pc, #8]	@ (800ad80 <puts+0xc>)
 800ad76:	4601      	mov	r1, r0
 800ad78:	6818      	ldr	r0, [r3, #0]
 800ad7a:	f7ff bfa5 	b.w	800acc8 <_puts_r>
 800ad7e:	bf00      	nop
 800ad80:	20000038 	.word	0x20000038

0800ad84 <sniprintf>:
 800ad84:	b40c      	push	{r2, r3}
 800ad86:	b530      	push	{r4, r5, lr}
 800ad88:	4b18      	ldr	r3, [pc, #96]	@ (800adec <sniprintf+0x68>)
 800ad8a:	1e0c      	subs	r4, r1, #0
 800ad8c:	681d      	ldr	r5, [r3, #0]
 800ad8e:	b09d      	sub	sp, #116	@ 0x74
 800ad90:	da08      	bge.n	800ada4 <sniprintf+0x20>
 800ad92:	238b      	movs	r3, #139	@ 0x8b
 800ad94:	602b      	str	r3, [r5, #0]
 800ad96:	f04f 30ff 	mov.w	r0, #4294967295
 800ad9a:	b01d      	add	sp, #116	@ 0x74
 800ad9c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ada0:	b002      	add	sp, #8
 800ada2:	4770      	bx	lr
 800ada4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ada8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800adac:	f04f 0300 	mov.w	r3, #0
 800adb0:	931b      	str	r3, [sp, #108]	@ 0x6c
 800adb2:	bf14      	ite	ne
 800adb4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800adb8:	4623      	moveq	r3, r4
 800adba:	9304      	str	r3, [sp, #16]
 800adbc:	9307      	str	r3, [sp, #28]
 800adbe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800adc2:	9002      	str	r0, [sp, #8]
 800adc4:	9006      	str	r0, [sp, #24]
 800adc6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800adca:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800adcc:	ab21      	add	r3, sp, #132	@ 0x84
 800adce:	a902      	add	r1, sp, #8
 800add0:	4628      	mov	r0, r5
 800add2:	9301      	str	r3, [sp, #4]
 800add4:	f000 fa82 	bl	800b2dc <_svfiprintf_r>
 800add8:	1c43      	adds	r3, r0, #1
 800adda:	bfbc      	itt	lt
 800addc:	238b      	movlt	r3, #139	@ 0x8b
 800adde:	602b      	strlt	r3, [r5, #0]
 800ade0:	2c00      	cmp	r4, #0
 800ade2:	d0da      	beq.n	800ad9a <sniprintf+0x16>
 800ade4:	9b02      	ldr	r3, [sp, #8]
 800ade6:	2200      	movs	r2, #0
 800ade8:	701a      	strb	r2, [r3, #0]
 800adea:	e7d6      	b.n	800ad9a <sniprintf+0x16>
 800adec:	20000038 	.word	0x20000038

0800adf0 <__sread>:
 800adf0:	b510      	push	{r4, lr}
 800adf2:	460c      	mov	r4, r1
 800adf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adf8:	f000 f95a 	bl	800b0b0 <_read_r>
 800adfc:	2800      	cmp	r0, #0
 800adfe:	bfab      	itete	ge
 800ae00:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ae02:	89a3      	ldrhlt	r3, [r4, #12]
 800ae04:	181b      	addge	r3, r3, r0
 800ae06:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ae0a:	bfac      	ite	ge
 800ae0c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ae0e:	81a3      	strhlt	r3, [r4, #12]
 800ae10:	bd10      	pop	{r4, pc}

0800ae12 <__swrite>:
 800ae12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae16:	461f      	mov	r7, r3
 800ae18:	898b      	ldrh	r3, [r1, #12]
 800ae1a:	05db      	lsls	r3, r3, #23
 800ae1c:	4605      	mov	r5, r0
 800ae1e:	460c      	mov	r4, r1
 800ae20:	4616      	mov	r6, r2
 800ae22:	d505      	bpl.n	800ae30 <__swrite+0x1e>
 800ae24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae28:	2302      	movs	r3, #2
 800ae2a:	2200      	movs	r2, #0
 800ae2c:	f000 f92e 	bl	800b08c <_lseek_r>
 800ae30:	89a3      	ldrh	r3, [r4, #12]
 800ae32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae36:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ae3a:	81a3      	strh	r3, [r4, #12]
 800ae3c:	4632      	mov	r2, r6
 800ae3e:	463b      	mov	r3, r7
 800ae40:	4628      	mov	r0, r5
 800ae42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae46:	f000 b955 	b.w	800b0f4 <_write_r>

0800ae4a <__sseek>:
 800ae4a:	b510      	push	{r4, lr}
 800ae4c:	460c      	mov	r4, r1
 800ae4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae52:	f000 f91b 	bl	800b08c <_lseek_r>
 800ae56:	1c43      	adds	r3, r0, #1
 800ae58:	89a3      	ldrh	r3, [r4, #12]
 800ae5a:	bf15      	itete	ne
 800ae5c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ae5e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ae62:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ae66:	81a3      	strheq	r3, [r4, #12]
 800ae68:	bf18      	it	ne
 800ae6a:	81a3      	strhne	r3, [r4, #12]
 800ae6c:	bd10      	pop	{r4, pc}

0800ae6e <__sclose>:
 800ae6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae72:	f000 b89d 	b.w	800afb0 <_close_r>

0800ae76 <__swbuf_r>:
 800ae76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae78:	460e      	mov	r6, r1
 800ae7a:	4614      	mov	r4, r2
 800ae7c:	4605      	mov	r5, r0
 800ae7e:	b118      	cbz	r0, 800ae88 <__swbuf_r+0x12>
 800ae80:	6a03      	ldr	r3, [r0, #32]
 800ae82:	b90b      	cbnz	r3, 800ae88 <__swbuf_r+0x12>
 800ae84:	f7ff fed8 	bl	800ac38 <__sinit>
 800ae88:	69a3      	ldr	r3, [r4, #24]
 800ae8a:	60a3      	str	r3, [r4, #8]
 800ae8c:	89a3      	ldrh	r3, [r4, #12]
 800ae8e:	071a      	lsls	r2, r3, #28
 800ae90:	d501      	bpl.n	800ae96 <__swbuf_r+0x20>
 800ae92:	6923      	ldr	r3, [r4, #16]
 800ae94:	b943      	cbnz	r3, 800aea8 <__swbuf_r+0x32>
 800ae96:	4621      	mov	r1, r4
 800ae98:	4628      	mov	r0, r5
 800ae9a:	f000 f82b 	bl	800aef4 <__swsetup_r>
 800ae9e:	b118      	cbz	r0, 800aea8 <__swbuf_r+0x32>
 800aea0:	f04f 37ff 	mov.w	r7, #4294967295
 800aea4:	4638      	mov	r0, r7
 800aea6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aea8:	6823      	ldr	r3, [r4, #0]
 800aeaa:	6922      	ldr	r2, [r4, #16]
 800aeac:	1a98      	subs	r0, r3, r2
 800aeae:	6963      	ldr	r3, [r4, #20]
 800aeb0:	b2f6      	uxtb	r6, r6
 800aeb2:	4283      	cmp	r3, r0
 800aeb4:	4637      	mov	r7, r6
 800aeb6:	dc05      	bgt.n	800aec4 <__swbuf_r+0x4e>
 800aeb8:	4621      	mov	r1, r4
 800aeba:	4628      	mov	r0, r5
 800aebc:	f000 fe5c 	bl	800bb78 <_fflush_r>
 800aec0:	2800      	cmp	r0, #0
 800aec2:	d1ed      	bne.n	800aea0 <__swbuf_r+0x2a>
 800aec4:	68a3      	ldr	r3, [r4, #8]
 800aec6:	3b01      	subs	r3, #1
 800aec8:	60a3      	str	r3, [r4, #8]
 800aeca:	6823      	ldr	r3, [r4, #0]
 800aecc:	1c5a      	adds	r2, r3, #1
 800aece:	6022      	str	r2, [r4, #0]
 800aed0:	701e      	strb	r6, [r3, #0]
 800aed2:	6962      	ldr	r2, [r4, #20]
 800aed4:	1c43      	adds	r3, r0, #1
 800aed6:	429a      	cmp	r2, r3
 800aed8:	d004      	beq.n	800aee4 <__swbuf_r+0x6e>
 800aeda:	89a3      	ldrh	r3, [r4, #12]
 800aedc:	07db      	lsls	r3, r3, #31
 800aede:	d5e1      	bpl.n	800aea4 <__swbuf_r+0x2e>
 800aee0:	2e0a      	cmp	r6, #10
 800aee2:	d1df      	bne.n	800aea4 <__swbuf_r+0x2e>
 800aee4:	4621      	mov	r1, r4
 800aee6:	4628      	mov	r0, r5
 800aee8:	f000 fe46 	bl	800bb78 <_fflush_r>
 800aeec:	2800      	cmp	r0, #0
 800aeee:	d0d9      	beq.n	800aea4 <__swbuf_r+0x2e>
 800aef0:	e7d6      	b.n	800aea0 <__swbuf_r+0x2a>
	...

0800aef4 <__swsetup_r>:
 800aef4:	b538      	push	{r3, r4, r5, lr}
 800aef6:	4b29      	ldr	r3, [pc, #164]	@ (800af9c <__swsetup_r+0xa8>)
 800aef8:	4605      	mov	r5, r0
 800aefa:	6818      	ldr	r0, [r3, #0]
 800aefc:	460c      	mov	r4, r1
 800aefe:	b118      	cbz	r0, 800af08 <__swsetup_r+0x14>
 800af00:	6a03      	ldr	r3, [r0, #32]
 800af02:	b90b      	cbnz	r3, 800af08 <__swsetup_r+0x14>
 800af04:	f7ff fe98 	bl	800ac38 <__sinit>
 800af08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af0c:	0719      	lsls	r1, r3, #28
 800af0e:	d422      	bmi.n	800af56 <__swsetup_r+0x62>
 800af10:	06da      	lsls	r2, r3, #27
 800af12:	d407      	bmi.n	800af24 <__swsetup_r+0x30>
 800af14:	2209      	movs	r2, #9
 800af16:	602a      	str	r2, [r5, #0]
 800af18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af1c:	81a3      	strh	r3, [r4, #12]
 800af1e:	f04f 30ff 	mov.w	r0, #4294967295
 800af22:	e033      	b.n	800af8c <__swsetup_r+0x98>
 800af24:	0758      	lsls	r0, r3, #29
 800af26:	d512      	bpl.n	800af4e <__swsetup_r+0x5a>
 800af28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800af2a:	b141      	cbz	r1, 800af3e <__swsetup_r+0x4a>
 800af2c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800af30:	4299      	cmp	r1, r3
 800af32:	d002      	beq.n	800af3a <__swsetup_r+0x46>
 800af34:	4628      	mov	r0, r5
 800af36:	f000 f92b 	bl	800b190 <_free_r>
 800af3a:	2300      	movs	r3, #0
 800af3c:	6363      	str	r3, [r4, #52]	@ 0x34
 800af3e:	89a3      	ldrh	r3, [r4, #12]
 800af40:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800af44:	81a3      	strh	r3, [r4, #12]
 800af46:	2300      	movs	r3, #0
 800af48:	6063      	str	r3, [r4, #4]
 800af4a:	6923      	ldr	r3, [r4, #16]
 800af4c:	6023      	str	r3, [r4, #0]
 800af4e:	89a3      	ldrh	r3, [r4, #12]
 800af50:	f043 0308 	orr.w	r3, r3, #8
 800af54:	81a3      	strh	r3, [r4, #12]
 800af56:	6923      	ldr	r3, [r4, #16]
 800af58:	b94b      	cbnz	r3, 800af6e <__swsetup_r+0x7a>
 800af5a:	89a3      	ldrh	r3, [r4, #12]
 800af5c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800af60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800af64:	d003      	beq.n	800af6e <__swsetup_r+0x7a>
 800af66:	4621      	mov	r1, r4
 800af68:	4628      	mov	r0, r5
 800af6a:	f000 fe53 	bl	800bc14 <__smakebuf_r>
 800af6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af72:	f013 0201 	ands.w	r2, r3, #1
 800af76:	d00a      	beq.n	800af8e <__swsetup_r+0x9a>
 800af78:	2200      	movs	r2, #0
 800af7a:	60a2      	str	r2, [r4, #8]
 800af7c:	6962      	ldr	r2, [r4, #20]
 800af7e:	4252      	negs	r2, r2
 800af80:	61a2      	str	r2, [r4, #24]
 800af82:	6922      	ldr	r2, [r4, #16]
 800af84:	b942      	cbnz	r2, 800af98 <__swsetup_r+0xa4>
 800af86:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800af8a:	d1c5      	bne.n	800af18 <__swsetup_r+0x24>
 800af8c:	bd38      	pop	{r3, r4, r5, pc}
 800af8e:	0799      	lsls	r1, r3, #30
 800af90:	bf58      	it	pl
 800af92:	6962      	ldrpl	r2, [r4, #20]
 800af94:	60a2      	str	r2, [r4, #8]
 800af96:	e7f4      	b.n	800af82 <__swsetup_r+0x8e>
 800af98:	2000      	movs	r0, #0
 800af9a:	e7f7      	b.n	800af8c <__swsetup_r+0x98>
 800af9c:	20000038 	.word	0x20000038

0800afa0 <memset>:
 800afa0:	4402      	add	r2, r0
 800afa2:	4603      	mov	r3, r0
 800afa4:	4293      	cmp	r3, r2
 800afa6:	d100      	bne.n	800afaa <memset+0xa>
 800afa8:	4770      	bx	lr
 800afaa:	f803 1b01 	strb.w	r1, [r3], #1
 800afae:	e7f9      	b.n	800afa4 <memset+0x4>

0800afb0 <_close_r>:
 800afb0:	b538      	push	{r3, r4, r5, lr}
 800afb2:	4d06      	ldr	r5, [pc, #24]	@ (800afcc <_close_r+0x1c>)
 800afb4:	2300      	movs	r3, #0
 800afb6:	4604      	mov	r4, r0
 800afb8:	4608      	mov	r0, r1
 800afba:	602b      	str	r3, [r5, #0]
 800afbc:	f7f6 fb29 	bl	8001612 <_close>
 800afc0:	1c43      	adds	r3, r0, #1
 800afc2:	d102      	bne.n	800afca <_close_r+0x1a>
 800afc4:	682b      	ldr	r3, [r5, #0]
 800afc6:	b103      	cbz	r3, 800afca <_close_r+0x1a>
 800afc8:	6023      	str	r3, [r4, #0]
 800afca:	bd38      	pop	{r3, r4, r5, pc}
 800afcc:	200024e4 	.word	0x200024e4

0800afd0 <_reclaim_reent>:
 800afd0:	4b2d      	ldr	r3, [pc, #180]	@ (800b088 <_reclaim_reent+0xb8>)
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	4283      	cmp	r3, r0
 800afd6:	b570      	push	{r4, r5, r6, lr}
 800afd8:	4604      	mov	r4, r0
 800afda:	d053      	beq.n	800b084 <_reclaim_reent+0xb4>
 800afdc:	69c3      	ldr	r3, [r0, #28]
 800afde:	b31b      	cbz	r3, 800b028 <_reclaim_reent+0x58>
 800afe0:	68db      	ldr	r3, [r3, #12]
 800afe2:	b163      	cbz	r3, 800affe <_reclaim_reent+0x2e>
 800afe4:	2500      	movs	r5, #0
 800afe6:	69e3      	ldr	r3, [r4, #28]
 800afe8:	68db      	ldr	r3, [r3, #12]
 800afea:	5959      	ldr	r1, [r3, r5]
 800afec:	b9b1      	cbnz	r1, 800b01c <_reclaim_reent+0x4c>
 800afee:	3504      	adds	r5, #4
 800aff0:	2d80      	cmp	r5, #128	@ 0x80
 800aff2:	d1f8      	bne.n	800afe6 <_reclaim_reent+0x16>
 800aff4:	69e3      	ldr	r3, [r4, #28]
 800aff6:	4620      	mov	r0, r4
 800aff8:	68d9      	ldr	r1, [r3, #12]
 800affa:	f000 f8c9 	bl	800b190 <_free_r>
 800affe:	69e3      	ldr	r3, [r4, #28]
 800b000:	6819      	ldr	r1, [r3, #0]
 800b002:	b111      	cbz	r1, 800b00a <_reclaim_reent+0x3a>
 800b004:	4620      	mov	r0, r4
 800b006:	f000 f8c3 	bl	800b190 <_free_r>
 800b00a:	69e3      	ldr	r3, [r4, #28]
 800b00c:	689d      	ldr	r5, [r3, #8]
 800b00e:	b15d      	cbz	r5, 800b028 <_reclaim_reent+0x58>
 800b010:	4629      	mov	r1, r5
 800b012:	4620      	mov	r0, r4
 800b014:	682d      	ldr	r5, [r5, #0]
 800b016:	f000 f8bb 	bl	800b190 <_free_r>
 800b01a:	e7f8      	b.n	800b00e <_reclaim_reent+0x3e>
 800b01c:	680e      	ldr	r6, [r1, #0]
 800b01e:	4620      	mov	r0, r4
 800b020:	f000 f8b6 	bl	800b190 <_free_r>
 800b024:	4631      	mov	r1, r6
 800b026:	e7e1      	b.n	800afec <_reclaim_reent+0x1c>
 800b028:	6961      	ldr	r1, [r4, #20]
 800b02a:	b111      	cbz	r1, 800b032 <_reclaim_reent+0x62>
 800b02c:	4620      	mov	r0, r4
 800b02e:	f000 f8af 	bl	800b190 <_free_r>
 800b032:	69e1      	ldr	r1, [r4, #28]
 800b034:	b111      	cbz	r1, 800b03c <_reclaim_reent+0x6c>
 800b036:	4620      	mov	r0, r4
 800b038:	f000 f8aa 	bl	800b190 <_free_r>
 800b03c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b03e:	b111      	cbz	r1, 800b046 <_reclaim_reent+0x76>
 800b040:	4620      	mov	r0, r4
 800b042:	f000 f8a5 	bl	800b190 <_free_r>
 800b046:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b048:	b111      	cbz	r1, 800b050 <_reclaim_reent+0x80>
 800b04a:	4620      	mov	r0, r4
 800b04c:	f000 f8a0 	bl	800b190 <_free_r>
 800b050:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b052:	b111      	cbz	r1, 800b05a <_reclaim_reent+0x8a>
 800b054:	4620      	mov	r0, r4
 800b056:	f000 f89b 	bl	800b190 <_free_r>
 800b05a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b05c:	b111      	cbz	r1, 800b064 <_reclaim_reent+0x94>
 800b05e:	4620      	mov	r0, r4
 800b060:	f000 f896 	bl	800b190 <_free_r>
 800b064:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b066:	b111      	cbz	r1, 800b06e <_reclaim_reent+0x9e>
 800b068:	4620      	mov	r0, r4
 800b06a:	f000 f891 	bl	800b190 <_free_r>
 800b06e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b070:	b111      	cbz	r1, 800b078 <_reclaim_reent+0xa8>
 800b072:	4620      	mov	r0, r4
 800b074:	f000 f88c 	bl	800b190 <_free_r>
 800b078:	6a23      	ldr	r3, [r4, #32]
 800b07a:	b11b      	cbz	r3, 800b084 <_reclaim_reent+0xb4>
 800b07c:	4620      	mov	r0, r4
 800b07e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b082:	4718      	bx	r3
 800b084:	bd70      	pop	{r4, r5, r6, pc}
 800b086:	bf00      	nop
 800b088:	20000038 	.word	0x20000038

0800b08c <_lseek_r>:
 800b08c:	b538      	push	{r3, r4, r5, lr}
 800b08e:	4d07      	ldr	r5, [pc, #28]	@ (800b0ac <_lseek_r+0x20>)
 800b090:	4604      	mov	r4, r0
 800b092:	4608      	mov	r0, r1
 800b094:	4611      	mov	r1, r2
 800b096:	2200      	movs	r2, #0
 800b098:	602a      	str	r2, [r5, #0]
 800b09a:	461a      	mov	r2, r3
 800b09c:	f7f6 fae0 	bl	8001660 <_lseek>
 800b0a0:	1c43      	adds	r3, r0, #1
 800b0a2:	d102      	bne.n	800b0aa <_lseek_r+0x1e>
 800b0a4:	682b      	ldr	r3, [r5, #0]
 800b0a6:	b103      	cbz	r3, 800b0aa <_lseek_r+0x1e>
 800b0a8:	6023      	str	r3, [r4, #0]
 800b0aa:	bd38      	pop	{r3, r4, r5, pc}
 800b0ac:	200024e4 	.word	0x200024e4

0800b0b0 <_read_r>:
 800b0b0:	b538      	push	{r3, r4, r5, lr}
 800b0b2:	4d07      	ldr	r5, [pc, #28]	@ (800b0d0 <_read_r+0x20>)
 800b0b4:	4604      	mov	r4, r0
 800b0b6:	4608      	mov	r0, r1
 800b0b8:	4611      	mov	r1, r2
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	602a      	str	r2, [r5, #0]
 800b0be:	461a      	mov	r2, r3
 800b0c0:	f7f6 fa6e 	bl	80015a0 <_read>
 800b0c4:	1c43      	adds	r3, r0, #1
 800b0c6:	d102      	bne.n	800b0ce <_read_r+0x1e>
 800b0c8:	682b      	ldr	r3, [r5, #0]
 800b0ca:	b103      	cbz	r3, 800b0ce <_read_r+0x1e>
 800b0cc:	6023      	str	r3, [r4, #0]
 800b0ce:	bd38      	pop	{r3, r4, r5, pc}
 800b0d0:	200024e4 	.word	0x200024e4

0800b0d4 <_sbrk_r>:
 800b0d4:	b538      	push	{r3, r4, r5, lr}
 800b0d6:	4d06      	ldr	r5, [pc, #24]	@ (800b0f0 <_sbrk_r+0x1c>)
 800b0d8:	2300      	movs	r3, #0
 800b0da:	4604      	mov	r4, r0
 800b0dc:	4608      	mov	r0, r1
 800b0de:	602b      	str	r3, [r5, #0]
 800b0e0:	f7f6 facc 	bl	800167c <_sbrk>
 800b0e4:	1c43      	adds	r3, r0, #1
 800b0e6:	d102      	bne.n	800b0ee <_sbrk_r+0x1a>
 800b0e8:	682b      	ldr	r3, [r5, #0]
 800b0ea:	b103      	cbz	r3, 800b0ee <_sbrk_r+0x1a>
 800b0ec:	6023      	str	r3, [r4, #0]
 800b0ee:	bd38      	pop	{r3, r4, r5, pc}
 800b0f0:	200024e4 	.word	0x200024e4

0800b0f4 <_write_r>:
 800b0f4:	b538      	push	{r3, r4, r5, lr}
 800b0f6:	4d07      	ldr	r5, [pc, #28]	@ (800b114 <_write_r+0x20>)
 800b0f8:	4604      	mov	r4, r0
 800b0fa:	4608      	mov	r0, r1
 800b0fc:	4611      	mov	r1, r2
 800b0fe:	2200      	movs	r2, #0
 800b100:	602a      	str	r2, [r5, #0]
 800b102:	461a      	mov	r2, r3
 800b104:	f7f6 fa69 	bl	80015da <_write>
 800b108:	1c43      	adds	r3, r0, #1
 800b10a:	d102      	bne.n	800b112 <_write_r+0x1e>
 800b10c:	682b      	ldr	r3, [r5, #0]
 800b10e:	b103      	cbz	r3, 800b112 <_write_r+0x1e>
 800b110:	6023      	str	r3, [r4, #0]
 800b112:	bd38      	pop	{r3, r4, r5, pc}
 800b114:	200024e4 	.word	0x200024e4

0800b118 <__errno>:
 800b118:	4b01      	ldr	r3, [pc, #4]	@ (800b120 <__errno+0x8>)
 800b11a:	6818      	ldr	r0, [r3, #0]
 800b11c:	4770      	bx	lr
 800b11e:	bf00      	nop
 800b120:	20000038 	.word	0x20000038

0800b124 <__libc_init_array>:
 800b124:	b570      	push	{r4, r5, r6, lr}
 800b126:	4d0d      	ldr	r5, [pc, #52]	@ (800b15c <__libc_init_array+0x38>)
 800b128:	4c0d      	ldr	r4, [pc, #52]	@ (800b160 <__libc_init_array+0x3c>)
 800b12a:	1b64      	subs	r4, r4, r5
 800b12c:	10a4      	asrs	r4, r4, #2
 800b12e:	2600      	movs	r6, #0
 800b130:	42a6      	cmp	r6, r4
 800b132:	d109      	bne.n	800b148 <__libc_init_array+0x24>
 800b134:	4d0b      	ldr	r5, [pc, #44]	@ (800b164 <__libc_init_array+0x40>)
 800b136:	4c0c      	ldr	r4, [pc, #48]	@ (800b168 <__libc_init_array+0x44>)
 800b138:	f000 fe1a 	bl	800bd70 <_init>
 800b13c:	1b64      	subs	r4, r4, r5
 800b13e:	10a4      	asrs	r4, r4, #2
 800b140:	2600      	movs	r6, #0
 800b142:	42a6      	cmp	r6, r4
 800b144:	d105      	bne.n	800b152 <__libc_init_array+0x2e>
 800b146:	bd70      	pop	{r4, r5, r6, pc}
 800b148:	f855 3b04 	ldr.w	r3, [r5], #4
 800b14c:	4798      	blx	r3
 800b14e:	3601      	adds	r6, #1
 800b150:	e7ee      	b.n	800b130 <__libc_init_array+0xc>
 800b152:	f855 3b04 	ldr.w	r3, [r5], #4
 800b156:	4798      	blx	r3
 800b158:	3601      	adds	r6, #1
 800b15a:	e7f2      	b.n	800b142 <__libc_init_array+0x1e>
 800b15c:	0800c10c 	.word	0x0800c10c
 800b160:	0800c10c 	.word	0x0800c10c
 800b164:	0800c10c 	.word	0x0800c10c
 800b168:	0800c110 	.word	0x0800c110

0800b16c <__retarget_lock_init_recursive>:
 800b16c:	4770      	bx	lr

0800b16e <__retarget_lock_acquire_recursive>:
 800b16e:	4770      	bx	lr

0800b170 <__retarget_lock_release_recursive>:
 800b170:	4770      	bx	lr

0800b172 <memcpy>:
 800b172:	440a      	add	r2, r1
 800b174:	4291      	cmp	r1, r2
 800b176:	f100 33ff 	add.w	r3, r0, #4294967295
 800b17a:	d100      	bne.n	800b17e <memcpy+0xc>
 800b17c:	4770      	bx	lr
 800b17e:	b510      	push	{r4, lr}
 800b180:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b184:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b188:	4291      	cmp	r1, r2
 800b18a:	d1f9      	bne.n	800b180 <memcpy+0xe>
 800b18c:	bd10      	pop	{r4, pc}
	...

0800b190 <_free_r>:
 800b190:	b538      	push	{r3, r4, r5, lr}
 800b192:	4605      	mov	r5, r0
 800b194:	2900      	cmp	r1, #0
 800b196:	d041      	beq.n	800b21c <_free_r+0x8c>
 800b198:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b19c:	1f0c      	subs	r4, r1, #4
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	bfb8      	it	lt
 800b1a2:	18e4      	addlt	r4, r4, r3
 800b1a4:	f7ff fc2c 	bl	800aa00 <__malloc_lock>
 800b1a8:	4a1d      	ldr	r2, [pc, #116]	@ (800b220 <_free_r+0x90>)
 800b1aa:	6813      	ldr	r3, [r2, #0]
 800b1ac:	b933      	cbnz	r3, 800b1bc <_free_r+0x2c>
 800b1ae:	6063      	str	r3, [r4, #4]
 800b1b0:	6014      	str	r4, [r2, #0]
 800b1b2:	4628      	mov	r0, r5
 800b1b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b1b8:	f7ff bc28 	b.w	800aa0c <__malloc_unlock>
 800b1bc:	42a3      	cmp	r3, r4
 800b1be:	d908      	bls.n	800b1d2 <_free_r+0x42>
 800b1c0:	6820      	ldr	r0, [r4, #0]
 800b1c2:	1821      	adds	r1, r4, r0
 800b1c4:	428b      	cmp	r3, r1
 800b1c6:	bf01      	itttt	eq
 800b1c8:	6819      	ldreq	r1, [r3, #0]
 800b1ca:	685b      	ldreq	r3, [r3, #4]
 800b1cc:	1809      	addeq	r1, r1, r0
 800b1ce:	6021      	streq	r1, [r4, #0]
 800b1d0:	e7ed      	b.n	800b1ae <_free_r+0x1e>
 800b1d2:	461a      	mov	r2, r3
 800b1d4:	685b      	ldr	r3, [r3, #4]
 800b1d6:	b10b      	cbz	r3, 800b1dc <_free_r+0x4c>
 800b1d8:	42a3      	cmp	r3, r4
 800b1da:	d9fa      	bls.n	800b1d2 <_free_r+0x42>
 800b1dc:	6811      	ldr	r1, [r2, #0]
 800b1de:	1850      	adds	r0, r2, r1
 800b1e0:	42a0      	cmp	r0, r4
 800b1e2:	d10b      	bne.n	800b1fc <_free_r+0x6c>
 800b1e4:	6820      	ldr	r0, [r4, #0]
 800b1e6:	4401      	add	r1, r0
 800b1e8:	1850      	adds	r0, r2, r1
 800b1ea:	4283      	cmp	r3, r0
 800b1ec:	6011      	str	r1, [r2, #0]
 800b1ee:	d1e0      	bne.n	800b1b2 <_free_r+0x22>
 800b1f0:	6818      	ldr	r0, [r3, #0]
 800b1f2:	685b      	ldr	r3, [r3, #4]
 800b1f4:	6053      	str	r3, [r2, #4]
 800b1f6:	4408      	add	r0, r1
 800b1f8:	6010      	str	r0, [r2, #0]
 800b1fa:	e7da      	b.n	800b1b2 <_free_r+0x22>
 800b1fc:	d902      	bls.n	800b204 <_free_r+0x74>
 800b1fe:	230c      	movs	r3, #12
 800b200:	602b      	str	r3, [r5, #0]
 800b202:	e7d6      	b.n	800b1b2 <_free_r+0x22>
 800b204:	6820      	ldr	r0, [r4, #0]
 800b206:	1821      	adds	r1, r4, r0
 800b208:	428b      	cmp	r3, r1
 800b20a:	bf04      	itt	eq
 800b20c:	6819      	ldreq	r1, [r3, #0]
 800b20e:	685b      	ldreq	r3, [r3, #4]
 800b210:	6063      	str	r3, [r4, #4]
 800b212:	bf04      	itt	eq
 800b214:	1809      	addeq	r1, r1, r0
 800b216:	6021      	streq	r1, [r4, #0]
 800b218:	6054      	str	r4, [r2, #4]
 800b21a:	e7ca      	b.n	800b1b2 <_free_r+0x22>
 800b21c:	bd38      	pop	{r3, r4, r5, pc}
 800b21e:	bf00      	nop
 800b220:	200023a4 	.word	0x200023a4

0800b224 <__ssputs_r>:
 800b224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b228:	688e      	ldr	r6, [r1, #8]
 800b22a:	461f      	mov	r7, r3
 800b22c:	42be      	cmp	r6, r7
 800b22e:	680b      	ldr	r3, [r1, #0]
 800b230:	4682      	mov	sl, r0
 800b232:	460c      	mov	r4, r1
 800b234:	4690      	mov	r8, r2
 800b236:	d82d      	bhi.n	800b294 <__ssputs_r+0x70>
 800b238:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b23c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b240:	d026      	beq.n	800b290 <__ssputs_r+0x6c>
 800b242:	6965      	ldr	r5, [r4, #20]
 800b244:	6909      	ldr	r1, [r1, #16]
 800b246:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b24a:	eba3 0901 	sub.w	r9, r3, r1
 800b24e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b252:	1c7b      	adds	r3, r7, #1
 800b254:	444b      	add	r3, r9
 800b256:	106d      	asrs	r5, r5, #1
 800b258:	429d      	cmp	r5, r3
 800b25a:	bf38      	it	cc
 800b25c:	461d      	movcc	r5, r3
 800b25e:	0553      	lsls	r3, r2, #21
 800b260:	d527      	bpl.n	800b2b2 <__ssputs_r+0x8e>
 800b262:	4629      	mov	r1, r5
 800b264:	f7ff fb4c 	bl	800a900 <_malloc_r>
 800b268:	4606      	mov	r6, r0
 800b26a:	b360      	cbz	r0, 800b2c6 <__ssputs_r+0xa2>
 800b26c:	6921      	ldr	r1, [r4, #16]
 800b26e:	464a      	mov	r2, r9
 800b270:	f7ff ff7f 	bl	800b172 <memcpy>
 800b274:	89a3      	ldrh	r3, [r4, #12]
 800b276:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b27a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b27e:	81a3      	strh	r3, [r4, #12]
 800b280:	6126      	str	r6, [r4, #16]
 800b282:	6165      	str	r5, [r4, #20]
 800b284:	444e      	add	r6, r9
 800b286:	eba5 0509 	sub.w	r5, r5, r9
 800b28a:	6026      	str	r6, [r4, #0]
 800b28c:	60a5      	str	r5, [r4, #8]
 800b28e:	463e      	mov	r6, r7
 800b290:	42be      	cmp	r6, r7
 800b292:	d900      	bls.n	800b296 <__ssputs_r+0x72>
 800b294:	463e      	mov	r6, r7
 800b296:	6820      	ldr	r0, [r4, #0]
 800b298:	4632      	mov	r2, r6
 800b29a:	4641      	mov	r1, r8
 800b29c:	f000 fcf6 	bl	800bc8c <memmove>
 800b2a0:	68a3      	ldr	r3, [r4, #8]
 800b2a2:	1b9b      	subs	r3, r3, r6
 800b2a4:	60a3      	str	r3, [r4, #8]
 800b2a6:	6823      	ldr	r3, [r4, #0]
 800b2a8:	4433      	add	r3, r6
 800b2aa:	6023      	str	r3, [r4, #0]
 800b2ac:	2000      	movs	r0, #0
 800b2ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2b2:	462a      	mov	r2, r5
 800b2b4:	f000 fd26 	bl	800bd04 <_realloc_r>
 800b2b8:	4606      	mov	r6, r0
 800b2ba:	2800      	cmp	r0, #0
 800b2bc:	d1e0      	bne.n	800b280 <__ssputs_r+0x5c>
 800b2be:	6921      	ldr	r1, [r4, #16]
 800b2c0:	4650      	mov	r0, sl
 800b2c2:	f7ff ff65 	bl	800b190 <_free_r>
 800b2c6:	230c      	movs	r3, #12
 800b2c8:	f8ca 3000 	str.w	r3, [sl]
 800b2cc:	89a3      	ldrh	r3, [r4, #12]
 800b2ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b2d2:	81a3      	strh	r3, [r4, #12]
 800b2d4:	f04f 30ff 	mov.w	r0, #4294967295
 800b2d8:	e7e9      	b.n	800b2ae <__ssputs_r+0x8a>
	...

0800b2dc <_svfiprintf_r>:
 800b2dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2e0:	4698      	mov	r8, r3
 800b2e2:	898b      	ldrh	r3, [r1, #12]
 800b2e4:	061b      	lsls	r3, r3, #24
 800b2e6:	b09d      	sub	sp, #116	@ 0x74
 800b2e8:	4607      	mov	r7, r0
 800b2ea:	460d      	mov	r5, r1
 800b2ec:	4614      	mov	r4, r2
 800b2ee:	d510      	bpl.n	800b312 <_svfiprintf_r+0x36>
 800b2f0:	690b      	ldr	r3, [r1, #16]
 800b2f2:	b973      	cbnz	r3, 800b312 <_svfiprintf_r+0x36>
 800b2f4:	2140      	movs	r1, #64	@ 0x40
 800b2f6:	f7ff fb03 	bl	800a900 <_malloc_r>
 800b2fa:	6028      	str	r0, [r5, #0]
 800b2fc:	6128      	str	r0, [r5, #16]
 800b2fe:	b930      	cbnz	r0, 800b30e <_svfiprintf_r+0x32>
 800b300:	230c      	movs	r3, #12
 800b302:	603b      	str	r3, [r7, #0]
 800b304:	f04f 30ff 	mov.w	r0, #4294967295
 800b308:	b01d      	add	sp, #116	@ 0x74
 800b30a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b30e:	2340      	movs	r3, #64	@ 0x40
 800b310:	616b      	str	r3, [r5, #20]
 800b312:	2300      	movs	r3, #0
 800b314:	9309      	str	r3, [sp, #36]	@ 0x24
 800b316:	2320      	movs	r3, #32
 800b318:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b31c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b320:	2330      	movs	r3, #48	@ 0x30
 800b322:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b4c0 <_svfiprintf_r+0x1e4>
 800b326:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b32a:	f04f 0901 	mov.w	r9, #1
 800b32e:	4623      	mov	r3, r4
 800b330:	469a      	mov	sl, r3
 800b332:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b336:	b10a      	cbz	r2, 800b33c <_svfiprintf_r+0x60>
 800b338:	2a25      	cmp	r2, #37	@ 0x25
 800b33a:	d1f9      	bne.n	800b330 <_svfiprintf_r+0x54>
 800b33c:	ebba 0b04 	subs.w	fp, sl, r4
 800b340:	d00b      	beq.n	800b35a <_svfiprintf_r+0x7e>
 800b342:	465b      	mov	r3, fp
 800b344:	4622      	mov	r2, r4
 800b346:	4629      	mov	r1, r5
 800b348:	4638      	mov	r0, r7
 800b34a:	f7ff ff6b 	bl	800b224 <__ssputs_r>
 800b34e:	3001      	adds	r0, #1
 800b350:	f000 80a7 	beq.w	800b4a2 <_svfiprintf_r+0x1c6>
 800b354:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b356:	445a      	add	r2, fp
 800b358:	9209      	str	r2, [sp, #36]	@ 0x24
 800b35a:	f89a 3000 	ldrb.w	r3, [sl]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	f000 809f 	beq.w	800b4a2 <_svfiprintf_r+0x1c6>
 800b364:	2300      	movs	r3, #0
 800b366:	f04f 32ff 	mov.w	r2, #4294967295
 800b36a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b36e:	f10a 0a01 	add.w	sl, sl, #1
 800b372:	9304      	str	r3, [sp, #16]
 800b374:	9307      	str	r3, [sp, #28]
 800b376:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b37a:	931a      	str	r3, [sp, #104]	@ 0x68
 800b37c:	4654      	mov	r4, sl
 800b37e:	2205      	movs	r2, #5
 800b380:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b384:	484e      	ldr	r0, [pc, #312]	@ (800b4c0 <_svfiprintf_r+0x1e4>)
 800b386:	f7f4 ff23 	bl	80001d0 <memchr>
 800b38a:	9a04      	ldr	r2, [sp, #16]
 800b38c:	b9d8      	cbnz	r0, 800b3c6 <_svfiprintf_r+0xea>
 800b38e:	06d0      	lsls	r0, r2, #27
 800b390:	bf44      	itt	mi
 800b392:	2320      	movmi	r3, #32
 800b394:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b398:	0711      	lsls	r1, r2, #28
 800b39a:	bf44      	itt	mi
 800b39c:	232b      	movmi	r3, #43	@ 0x2b
 800b39e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b3a2:	f89a 3000 	ldrb.w	r3, [sl]
 800b3a6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b3a8:	d015      	beq.n	800b3d6 <_svfiprintf_r+0xfa>
 800b3aa:	9a07      	ldr	r2, [sp, #28]
 800b3ac:	4654      	mov	r4, sl
 800b3ae:	2000      	movs	r0, #0
 800b3b0:	f04f 0c0a 	mov.w	ip, #10
 800b3b4:	4621      	mov	r1, r4
 800b3b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b3ba:	3b30      	subs	r3, #48	@ 0x30
 800b3bc:	2b09      	cmp	r3, #9
 800b3be:	d94b      	bls.n	800b458 <_svfiprintf_r+0x17c>
 800b3c0:	b1b0      	cbz	r0, 800b3f0 <_svfiprintf_r+0x114>
 800b3c2:	9207      	str	r2, [sp, #28]
 800b3c4:	e014      	b.n	800b3f0 <_svfiprintf_r+0x114>
 800b3c6:	eba0 0308 	sub.w	r3, r0, r8
 800b3ca:	fa09 f303 	lsl.w	r3, r9, r3
 800b3ce:	4313      	orrs	r3, r2
 800b3d0:	9304      	str	r3, [sp, #16]
 800b3d2:	46a2      	mov	sl, r4
 800b3d4:	e7d2      	b.n	800b37c <_svfiprintf_r+0xa0>
 800b3d6:	9b03      	ldr	r3, [sp, #12]
 800b3d8:	1d19      	adds	r1, r3, #4
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	9103      	str	r1, [sp, #12]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	bfbb      	ittet	lt
 800b3e2:	425b      	neglt	r3, r3
 800b3e4:	f042 0202 	orrlt.w	r2, r2, #2
 800b3e8:	9307      	strge	r3, [sp, #28]
 800b3ea:	9307      	strlt	r3, [sp, #28]
 800b3ec:	bfb8      	it	lt
 800b3ee:	9204      	strlt	r2, [sp, #16]
 800b3f0:	7823      	ldrb	r3, [r4, #0]
 800b3f2:	2b2e      	cmp	r3, #46	@ 0x2e
 800b3f4:	d10a      	bne.n	800b40c <_svfiprintf_r+0x130>
 800b3f6:	7863      	ldrb	r3, [r4, #1]
 800b3f8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b3fa:	d132      	bne.n	800b462 <_svfiprintf_r+0x186>
 800b3fc:	9b03      	ldr	r3, [sp, #12]
 800b3fe:	1d1a      	adds	r2, r3, #4
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	9203      	str	r2, [sp, #12]
 800b404:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b408:	3402      	adds	r4, #2
 800b40a:	9305      	str	r3, [sp, #20]
 800b40c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b4d0 <_svfiprintf_r+0x1f4>
 800b410:	7821      	ldrb	r1, [r4, #0]
 800b412:	2203      	movs	r2, #3
 800b414:	4650      	mov	r0, sl
 800b416:	f7f4 fedb 	bl	80001d0 <memchr>
 800b41a:	b138      	cbz	r0, 800b42c <_svfiprintf_r+0x150>
 800b41c:	9b04      	ldr	r3, [sp, #16]
 800b41e:	eba0 000a 	sub.w	r0, r0, sl
 800b422:	2240      	movs	r2, #64	@ 0x40
 800b424:	4082      	lsls	r2, r0
 800b426:	4313      	orrs	r3, r2
 800b428:	3401      	adds	r4, #1
 800b42a:	9304      	str	r3, [sp, #16]
 800b42c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b430:	4824      	ldr	r0, [pc, #144]	@ (800b4c4 <_svfiprintf_r+0x1e8>)
 800b432:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b436:	2206      	movs	r2, #6
 800b438:	f7f4 feca 	bl	80001d0 <memchr>
 800b43c:	2800      	cmp	r0, #0
 800b43e:	d036      	beq.n	800b4ae <_svfiprintf_r+0x1d2>
 800b440:	4b21      	ldr	r3, [pc, #132]	@ (800b4c8 <_svfiprintf_r+0x1ec>)
 800b442:	bb1b      	cbnz	r3, 800b48c <_svfiprintf_r+0x1b0>
 800b444:	9b03      	ldr	r3, [sp, #12]
 800b446:	3307      	adds	r3, #7
 800b448:	f023 0307 	bic.w	r3, r3, #7
 800b44c:	3308      	adds	r3, #8
 800b44e:	9303      	str	r3, [sp, #12]
 800b450:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b452:	4433      	add	r3, r6
 800b454:	9309      	str	r3, [sp, #36]	@ 0x24
 800b456:	e76a      	b.n	800b32e <_svfiprintf_r+0x52>
 800b458:	fb0c 3202 	mla	r2, ip, r2, r3
 800b45c:	460c      	mov	r4, r1
 800b45e:	2001      	movs	r0, #1
 800b460:	e7a8      	b.n	800b3b4 <_svfiprintf_r+0xd8>
 800b462:	2300      	movs	r3, #0
 800b464:	3401      	adds	r4, #1
 800b466:	9305      	str	r3, [sp, #20]
 800b468:	4619      	mov	r1, r3
 800b46a:	f04f 0c0a 	mov.w	ip, #10
 800b46e:	4620      	mov	r0, r4
 800b470:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b474:	3a30      	subs	r2, #48	@ 0x30
 800b476:	2a09      	cmp	r2, #9
 800b478:	d903      	bls.n	800b482 <_svfiprintf_r+0x1a6>
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d0c6      	beq.n	800b40c <_svfiprintf_r+0x130>
 800b47e:	9105      	str	r1, [sp, #20]
 800b480:	e7c4      	b.n	800b40c <_svfiprintf_r+0x130>
 800b482:	fb0c 2101 	mla	r1, ip, r1, r2
 800b486:	4604      	mov	r4, r0
 800b488:	2301      	movs	r3, #1
 800b48a:	e7f0      	b.n	800b46e <_svfiprintf_r+0x192>
 800b48c:	ab03      	add	r3, sp, #12
 800b48e:	9300      	str	r3, [sp, #0]
 800b490:	462a      	mov	r2, r5
 800b492:	4b0e      	ldr	r3, [pc, #56]	@ (800b4cc <_svfiprintf_r+0x1f0>)
 800b494:	a904      	add	r1, sp, #16
 800b496:	4638      	mov	r0, r7
 800b498:	f3af 8000 	nop.w
 800b49c:	1c42      	adds	r2, r0, #1
 800b49e:	4606      	mov	r6, r0
 800b4a0:	d1d6      	bne.n	800b450 <_svfiprintf_r+0x174>
 800b4a2:	89ab      	ldrh	r3, [r5, #12]
 800b4a4:	065b      	lsls	r3, r3, #25
 800b4a6:	f53f af2d 	bmi.w	800b304 <_svfiprintf_r+0x28>
 800b4aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b4ac:	e72c      	b.n	800b308 <_svfiprintf_r+0x2c>
 800b4ae:	ab03      	add	r3, sp, #12
 800b4b0:	9300      	str	r3, [sp, #0]
 800b4b2:	462a      	mov	r2, r5
 800b4b4:	4b05      	ldr	r3, [pc, #20]	@ (800b4cc <_svfiprintf_r+0x1f0>)
 800b4b6:	a904      	add	r1, sp, #16
 800b4b8:	4638      	mov	r0, r7
 800b4ba:	f000 f9bb 	bl	800b834 <_printf_i>
 800b4be:	e7ed      	b.n	800b49c <_svfiprintf_r+0x1c0>
 800b4c0:	0800c0d1 	.word	0x0800c0d1
 800b4c4:	0800c0db 	.word	0x0800c0db
 800b4c8:	00000000 	.word	0x00000000
 800b4cc:	0800b225 	.word	0x0800b225
 800b4d0:	0800c0d7 	.word	0x0800c0d7

0800b4d4 <__sfputc_r>:
 800b4d4:	6893      	ldr	r3, [r2, #8]
 800b4d6:	3b01      	subs	r3, #1
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	b410      	push	{r4}
 800b4dc:	6093      	str	r3, [r2, #8]
 800b4de:	da08      	bge.n	800b4f2 <__sfputc_r+0x1e>
 800b4e0:	6994      	ldr	r4, [r2, #24]
 800b4e2:	42a3      	cmp	r3, r4
 800b4e4:	db01      	blt.n	800b4ea <__sfputc_r+0x16>
 800b4e6:	290a      	cmp	r1, #10
 800b4e8:	d103      	bne.n	800b4f2 <__sfputc_r+0x1e>
 800b4ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b4ee:	f7ff bcc2 	b.w	800ae76 <__swbuf_r>
 800b4f2:	6813      	ldr	r3, [r2, #0]
 800b4f4:	1c58      	adds	r0, r3, #1
 800b4f6:	6010      	str	r0, [r2, #0]
 800b4f8:	7019      	strb	r1, [r3, #0]
 800b4fa:	4608      	mov	r0, r1
 800b4fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b500:	4770      	bx	lr

0800b502 <__sfputs_r>:
 800b502:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b504:	4606      	mov	r6, r0
 800b506:	460f      	mov	r7, r1
 800b508:	4614      	mov	r4, r2
 800b50a:	18d5      	adds	r5, r2, r3
 800b50c:	42ac      	cmp	r4, r5
 800b50e:	d101      	bne.n	800b514 <__sfputs_r+0x12>
 800b510:	2000      	movs	r0, #0
 800b512:	e007      	b.n	800b524 <__sfputs_r+0x22>
 800b514:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b518:	463a      	mov	r2, r7
 800b51a:	4630      	mov	r0, r6
 800b51c:	f7ff ffda 	bl	800b4d4 <__sfputc_r>
 800b520:	1c43      	adds	r3, r0, #1
 800b522:	d1f3      	bne.n	800b50c <__sfputs_r+0xa>
 800b524:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b528 <_vfiprintf_r>:
 800b528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b52c:	460d      	mov	r5, r1
 800b52e:	b09d      	sub	sp, #116	@ 0x74
 800b530:	4614      	mov	r4, r2
 800b532:	4698      	mov	r8, r3
 800b534:	4606      	mov	r6, r0
 800b536:	b118      	cbz	r0, 800b540 <_vfiprintf_r+0x18>
 800b538:	6a03      	ldr	r3, [r0, #32]
 800b53a:	b90b      	cbnz	r3, 800b540 <_vfiprintf_r+0x18>
 800b53c:	f7ff fb7c 	bl	800ac38 <__sinit>
 800b540:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b542:	07d9      	lsls	r1, r3, #31
 800b544:	d405      	bmi.n	800b552 <_vfiprintf_r+0x2a>
 800b546:	89ab      	ldrh	r3, [r5, #12]
 800b548:	059a      	lsls	r2, r3, #22
 800b54a:	d402      	bmi.n	800b552 <_vfiprintf_r+0x2a>
 800b54c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b54e:	f7ff fe0e 	bl	800b16e <__retarget_lock_acquire_recursive>
 800b552:	89ab      	ldrh	r3, [r5, #12]
 800b554:	071b      	lsls	r3, r3, #28
 800b556:	d501      	bpl.n	800b55c <_vfiprintf_r+0x34>
 800b558:	692b      	ldr	r3, [r5, #16]
 800b55a:	b99b      	cbnz	r3, 800b584 <_vfiprintf_r+0x5c>
 800b55c:	4629      	mov	r1, r5
 800b55e:	4630      	mov	r0, r6
 800b560:	f7ff fcc8 	bl	800aef4 <__swsetup_r>
 800b564:	b170      	cbz	r0, 800b584 <_vfiprintf_r+0x5c>
 800b566:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b568:	07dc      	lsls	r4, r3, #31
 800b56a:	d504      	bpl.n	800b576 <_vfiprintf_r+0x4e>
 800b56c:	f04f 30ff 	mov.w	r0, #4294967295
 800b570:	b01d      	add	sp, #116	@ 0x74
 800b572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b576:	89ab      	ldrh	r3, [r5, #12]
 800b578:	0598      	lsls	r0, r3, #22
 800b57a:	d4f7      	bmi.n	800b56c <_vfiprintf_r+0x44>
 800b57c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b57e:	f7ff fdf7 	bl	800b170 <__retarget_lock_release_recursive>
 800b582:	e7f3      	b.n	800b56c <_vfiprintf_r+0x44>
 800b584:	2300      	movs	r3, #0
 800b586:	9309      	str	r3, [sp, #36]	@ 0x24
 800b588:	2320      	movs	r3, #32
 800b58a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b58e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b592:	2330      	movs	r3, #48	@ 0x30
 800b594:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b744 <_vfiprintf_r+0x21c>
 800b598:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b59c:	f04f 0901 	mov.w	r9, #1
 800b5a0:	4623      	mov	r3, r4
 800b5a2:	469a      	mov	sl, r3
 800b5a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b5a8:	b10a      	cbz	r2, 800b5ae <_vfiprintf_r+0x86>
 800b5aa:	2a25      	cmp	r2, #37	@ 0x25
 800b5ac:	d1f9      	bne.n	800b5a2 <_vfiprintf_r+0x7a>
 800b5ae:	ebba 0b04 	subs.w	fp, sl, r4
 800b5b2:	d00b      	beq.n	800b5cc <_vfiprintf_r+0xa4>
 800b5b4:	465b      	mov	r3, fp
 800b5b6:	4622      	mov	r2, r4
 800b5b8:	4629      	mov	r1, r5
 800b5ba:	4630      	mov	r0, r6
 800b5bc:	f7ff ffa1 	bl	800b502 <__sfputs_r>
 800b5c0:	3001      	adds	r0, #1
 800b5c2:	f000 80a7 	beq.w	800b714 <_vfiprintf_r+0x1ec>
 800b5c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b5c8:	445a      	add	r2, fp
 800b5ca:	9209      	str	r2, [sp, #36]	@ 0x24
 800b5cc:	f89a 3000 	ldrb.w	r3, [sl]
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	f000 809f 	beq.w	800b714 <_vfiprintf_r+0x1ec>
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	f04f 32ff 	mov.w	r2, #4294967295
 800b5dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b5e0:	f10a 0a01 	add.w	sl, sl, #1
 800b5e4:	9304      	str	r3, [sp, #16]
 800b5e6:	9307      	str	r3, [sp, #28]
 800b5e8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b5ec:	931a      	str	r3, [sp, #104]	@ 0x68
 800b5ee:	4654      	mov	r4, sl
 800b5f0:	2205      	movs	r2, #5
 800b5f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5f6:	4853      	ldr	r0, [pc, #332]	@ (800b744 <_vfiprintf_r+0x21c>)
 800b5f8:	f7f4 fdea 	bl	80001d0 <memchr>
 800b5fc:	9a04      	ldr	r2, [sp, #16]
 800b5fe:	b9d8      	cbnz	r0, 800b638 <_vfiprintf_r+0x110>
 800b600:	06d1      	lsls	r1, r2, #27
 800b602:	bf44      	itt	mi
 800b604:	2320      	movmi	r3, #32
 800b606:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b60a:	0713      	lsls	r3, r2, #28
 800b60c:	bf44      	itt	mi
 800b60e:	232b      	movmi	r3, #43	@ 0x2b
 800b610:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b614:	f89a 3000 	ldrb.w	r3, [sl]
 800b618:	2b2a      	cmp	r3, #42	@ 0x2a
 800b61a:	d015      	beq.n	800b648 <_vfiprintf_r+0x120>
 800b61c:	9a07      	ldr	r2, [sp, #28]
 800b61e:	4654      	mov	r4, sl
 800b620:	2000      	movs	r0, #0
 800b622:	f04f 0c0a 	mov.w	ip, #10
 800b626:	4621      	mov	r1, r4
 800b628:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b62c:	3b30      	subs	r3, #48	@ 0x30
 800b62e:	2b09      	cmp	r3, #9
 800b630:	d94b      	bls.n	800b6ca <_vfiprintf_r+0x1a2>
 800b632:	b1b0      	cbz	r0, 800b662 <_vfiprintf_r+0x13a>
 800b634:	9207      	str	r2, [sp, #28]
 800b636:	e014      	b.n	800b662 <_vfiprintf_r+0x13a>
 800b638:	eba0 0308 	sub.w	r3, r0, r8
 800b63c:	fa09 f303 	lsl.w	r3, r9, r3
 800b640:	4313      	orrs	r3, r2
 800b642:	9304      	str	r3, [sp, #16]
 800b644:	46a2      	mov	sl, r4
 800b646:	e7d2      	b.n	800b5ee <_vfiprintf_r+0xc6>
 800b648:	9b03      	ldr	r3, [sp, #12]
 800b64a:	1d19      	adds	r1, r3, #4
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	9103      	str	r1, [sp, #12]
 800b650:	2b00      	cmp	r3, #0
 800b652:	bfbb      	ittet	lt
 800b654:	425b      	neglt	r3, r3
 800b656:	f042 0202 	orrlt.w	r2, r2, #2
 800b65a:	9307      	strge	r3, [sp, #28]
 800b65c:	9307      	strlt	r3, [sp, #28]
 800b65e:	bfb8      	it	lt
 800b660:	9204      	strlt	r2, [sp, #16]
 800b662:	7823      	ldrb	r3, [r4, #0]
 800b664:	2b2e      	cmp	r3, #46	@ 0x2e
 800b666:	d10a      	bne.n	800b67e <_vfiprintf_r+0x156>
 800b668:	7863      	ldrb	r3, [r4, #1]
 800b66a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b66c:	d132      	bne.n	800b6d4 <_vfiprintf_r+0x1ac>
 800b66e:	9b03      	ldr	r3, [sp, #12]
 800b670:	1d1a      	adds	r2, r3, #4
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	9203      	str	r2, [sp, #12]
 800b676:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b67a:	3402      	adds	r4, #2
 800b67c:	9305      	str	r3, [sp, #20]
 800b67e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b754 <_vfiprintf_r+0x22c>
 800b682:	7821      	ldrb	r1, [r4, #0]
 800b684:	2203      	movs	r2, #3
 800b686:	4650      	mov	r0, sl
 800b688:	f7f4 fda2 	bl	80001d0 <memchr>
 800b68c:	b138      	cbz	r0, 800b69e <_vfiprintf_r+0x176>
 800b68e:	9b04      	ldr	r3, [sp, #16]
 800b690:	eba0 000a 	sub.w	r0, r0, sl
 800b694:	2240      	movs	r2, #64	@ 0x40
 800b696:	4082      	lsls	r2, r0
 800b698:	4313      	orrs	r3, r2
 800b69a:	3401      	adds	r4, #1
 800b69c:	9304      	str	r3, [sp, #16]
 800b69e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6a2:	4829      	ldr	r0, [pc, #164]	@ (800b748 <_vfiprintf_r+0x220>)
 800b6a4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b6a8:	2206      	movs	r2, #6
 800b6aa:	f7f4 fd91 	bl	80001d0 <memchr>
 800b6ae:	2800      	cmp	r0, #0
 800b6b0:	d03f      	beq.n	800b732 <_vfiprintf_r+0x20a>
 800b6b2:	4b26      	ldr	r3, [pc, #152]	@ (800b74c <_vfiprintf_r+0x224>)
 800b6b4:	bb1b      	cbnz	r3, 800b6fe <_vfiprintf_r+0x1d6>
 800b6b6:	9b03      	ldr	r3, [sp, #12]
 800b6b8:	3307      	adds	r3, #7
 800b6ba:	f023 0307 	bic.w	r3, r3, #7
 800b6be:	3308      	adds	r3, #8
 800b6c0:	9303      	str	r3, [sp, #12]
 800b6c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6c4:	443b      	add	r3, r7
 800b6c6:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6c8:	e76a      	b.n	800b5a0 <_vfiprintf_r+0x78>
 800b6ca:	fb0c 3202 	mla	r2, ip, r2, r3
 800b6ce:	460c      	mov	r4, r1
 800b6d0:	2001      	movs	r0, #1
 800b6d2:	e7a8      	b.n	800b626 <_vfiprintf_r+0xfe>
 800b6d4:	2300      	movs	r3, #0
 800b6d6:	3401      	adds	r4, #1
 800b6d8:	9305      	str	r3, [sp, #20]
 800b6da:	4619      	mov	r1, r3
 800b6dc:	f04f 0c0a 	mov.w	ip, #10
 800b6e0:	4620      	mov	r0, r4
 800b6e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b6e6:	3a30      	subs	r2, #48	@ 0x30
 800b6e8:	2a09      	cmp	r2, #9
 800b6ea:	d903      	bls.n	800b6f4 <_vfiprintf_r+0x1cc>
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d0c6      	beq.n	800b67e <_vfiprintf_r+0x156>
 800b6f0:	9105      	str	r1, [sp, #20]
 800b6f2:	e7c4      	b.n	800b67e <_vfiprintf_r+0x156>
 800b6f4:	fb0c 2101 	mla	r1, ip, r1, r2
 800b6f8:	4604      	mov	r4, r0
 800b6fa:	2301      	movs	r3, #1
 800b6fc:	e7f0      	b.n	800b6e0 <_vfiprintf_r+0x1b8>
 800b6fe:	ab03      	add	r3, sp, #12
 800b700:	9300      	str	r3, [sp, #0]
 800b702:	462a      	mov	r2, r5
 800b704:	4b12      	ldr	r3, [pc, #72]	@ (800b750 <_vfiprintf_r+0x228>)
 800b706:	a904      	add	r1, sp, #16
 800b708:	4630      	mov	r0, r6
 800b70a:	f3af 8000 	nop.w
 800b70e:	4607      	mov	r7, r0
 800b710:	1c78      	adds	r0, r7, #1
 800b712:	d1d6      	bne.n	800b6c2 <_vfiprintf_r+0x19a>
 800b714:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b716:	07d9      	lsls	r1, r3, #31
 800b718:	d405      	bmi.n	800b726 <_vfiprintf_r+0x1fe>
 800b71a:	89ab      	ldrh	r3, [r5, #12]
 800b71c:	059a      	lsls	r2, r3, #22
 800b71e:	d402      	bmi.n	800b726 <_vfiprintf_r+0x1fe>
 800b720:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b722:	f7ff fd25 	bl	800b170 <__retarget_lock_release_recursive>
 800b726:	89ab      	ldrh	r3, [r5, #12]
 800b728:	065b      	lsls	r3, r3, #25
 800b72a:	f53f af1f 	bmi.w	800b56c <_vfiprintf_r+0x44>
 800b72e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b730:	e71e      	b.n	800b570 <_vfiprintf_r+0x48>
 800b732:	ab03      	add	r3, sp, #12
 800b734:	9300      	str	r3, [sp, #0]
 800b736:	462a      	mov	r2, r5
 800b738:	4b05      	ldr	r3, [pc, #20]	@ (800b750 <_vfiprintf_r+0x228>)
 800b73a:	a904      	add	r1, sp, #16
 800b73c:	4630      	mov	r0, r6
 800b73e:	f000 f879 	bl	800b834 <_printf_i>
 800b742:	e7e4      	b.n	800b70e <_vfiprintf_r+0x1e6>
 800b744:	0800c0d1 	.word	0x0800c0d1
 800b748:	0800c0db 	.word	0x0800c0db
 800b74c:	00000000 	.word	0x00000000
 800b750:	0800b503 	.word	0x0800b503
 800b754:	0800c0d7 	.word	0x0800c0d7

0800b758 <_printf_common>:
 800b758:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b75c:	4616      	mov	r6, r2
 800b75e:	4698      	mov	r8, r3
 800b760:	688a      	ldr	r2, [r1, #8]
 800b762:	690b      	ldr	r3, [r1, #16]
 800b764:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b768:	4293      	cmp	r3, r2
 800b76a:	bfb8      	it	lt
 800b76c:	4613      	movlt	r3, r2
 800b76e:	6033      	str	r3, [r6, #0]
 800b770:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b774:	4607      	mov	r7, r0
 800b776:	460c      	mov	r4, r1
 800b778:	b10a      	cbz	r2, 800b77e <_printf_common+0x26>
 800b77a:	3301      	adds	r3, #1
 800b77c:	6033      	str	r3, [r6, #0]
 800b77e:	6823      	ldr	r3, [r4, #0]
 800b780:	0699      	lsls	r1, r3, #26
 800b782:	bf42      	ittt	mi
 800b784:	6833      	ldrmi	r3, [r6, #0]
 800b786:	3302      	addmi	r3, #2
 800b788:	6033      	strmi	r3, [r6, #0]
 800b78a:	6825      	ldr	r5, [r4, #0]
 800b78c:	f015 0506 	ands.w	r5, r5, #6
 800b790:	d106      	bne.n	800b7a0 <_printf_common+0x48>
 800b792:	f104 0a19 	add.w	sl, r4, #25
 800b796:	68e3      	ldr	r3, [r4, #12]
 800b798:	6832      	ldr	r2, [r6, #0]
 800b79a:	1a9b      	subs	r3, r3, r2
 800b79c:	42ab      	cmp	r3, r5
 800b79e:	dc26      	bgt.n	800b7ee <_printf_common+0x96>
 800b7a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b7a4:	6822      	ldr	r2, [r4, #0]
 800b7a6:	3b00      	subs	r3, #0
 800b7a8:	bf18      	it	ne
 800b7aa:	2301      	movne	r3, #1
 800b7ac:	0692      	lsls	r2, r2, #26
 800b7ae:	d42b      	bmi.n	800b808 <_printf_common+0xb0>
 800b7b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b7b4:	4641      	mov	r1, r8
 800b7b6:	4638      	mov	r0, r7
 800b7b8:	47c8      	blx	r9
 800b7ba:	3001      	adds	r0, #1
 800b7bc:	d01e      	beq.n	800b7fc <_printf_common+0xa4>
 800b7be:	6823      	ldr	r3, [r4, #0]
 800b7c0:	6922      	ldr	r2, [r4, #16]
 800b7c2:	f003 0306 	and.w	r3, r3, #6
 800b7c6:	2b04      	cmp	r3, #4
 800b7c8:	bf02      	ittt	eq
 800b7ca:	68e5      	ldreq	r5, [r4, #12]
 800b7cc:	6833      	ldreq	r3, [r6, #0]
 800b7ce:	1aed      	subeq	r5, r5, r3
 800b7d0:	68a3      	ldr	r3, [r4, #8]
 800b7d2:	bf0c      	ite	eq
 800b7d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b7d8:	2500      	movne	r5, #0
 800b7da:	4293      	cmp	r3, r2
 800b7dc:	bfc4      	itt	gt
 800b7de:	1a9b      	subgt	r3, r3, r2
 800b7e0:	18ed      	addgt	r5, r5, r3
 800b7e2:	2600      	movs	r6, #0
 800b7e4:	341a      	adds	r4, #26
 800b7e6:	42b5      	cmp	r5, r6
 800b7e8:	d11a      	bne.n	800b820 <_printf_common+0xc8>
 800b7ea:	2000      	movs	r0, #0
 800b7ec:	e008      	b.n	800b800 <_printf_common+0xa8>
 800b7ee:	2301      	movs	r3, #1
 800b7f0:	4652      	mov	r2, sl
 800b7f2:	4641      	mov	r1, r8
 800b7f4:	4638      	mov	r0, r7
 800b7f6:	47c8      	blx	r9
 800b7f8:	3001      	adds	r0, #1
 800b7fa:	d103      	bne.n	800b804 <_printf_common+0xac>
 800b7fc:	f04f 30ff 	mov.w	r0, #4294967295
 800b800:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b804:	3501      	adds	r5, #1
 800b806:	e7c6      	b.n	800b796 <_printf_common+0x3e>
 800b808:	18e1      	adds	r1, r4, r3
 800b80a:	1c5a      	adds	r2, r3, #1
 800b80c:	2030      	movs	r0, #48	@ 0x30
 800b80e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b812:	4422      	add	r2, r4
 800b814:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b818:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b81c:	3302      	adds	r3, #2
 800b81e:	e7c7      	b.n	800b7b0 <_printf_common+0x58>
 800b820:	2301      	movs	r3, #1
 800b822:	4622      	mov	r2, r4
 800b824:	4641      	mov	r1, r8
 800b826:	4638      	mov	r0, r7
 800b828:	47c8      	blx	r9
 800b82a:	3001      	adds	r0, #1
 800b82c:	d0e6      	beq.n	800b7fc <_printf_common+0xa4>
 800b82e:	3601      	adds	r6, #1
 800b830:	e7d9      	b.n	800b7e6 <_printf_common+0x8e>
	...

0800b834 <_printf_i>:
 800b834:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b838:	7e0f      	ldrb	r7, [r1, #24]
 800b83a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b83c:	2f78      	cmp	r7, #120	@ 0x78
 800b83e:	4691      	mov	r9, r2
 800b840:	4680      	mov	r8, r0
 800b842:	460c      	mov	r4, r1
 800b844:	469a      	mov	sl, r3
 800b846:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b84a:	d807      	bhi.n	800b85c <_printf_i+0x28>
 800b84c:	2f62      	cmp	r7, #98	@ 0x62
 800b84e:	d80a      	bhi.n	800b866 <_printf_i+0x32>
 800b850:	2f00      	cmp	r7, #0
 800b852:	f000 80d1 	beq.w	800b9f8 <_printf_i+0x1c4>
 800b856:	2f58      	cmp	r7, #88	@ 0x58
 800b858:	f000 80b8 	beq.w	800b9cc <_printf_i+0x198>
 800b85c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b860:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b864:	e03a      	b.n	800b8dc <_printf_i+0xa8>
 800b866:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b86a:	2b15      	cmp	r3, #21
 800b86c:	d8f6      	bhi.n	800b85c <_printf_i+0x28>
 800b86e:	a101      	add	r1, pc, #4	@ (adr r1, 800b874 <_printf_i+0x40>)
 800b870:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b874:	0800b8cd 	.word	0x0800b8cd
 800b878:	0800b8e1 	.word	0x0800b8e1
 800b87c:	0800b85d 	.word	0x0800b85d
 800b880:	0800b85d 	.word	0x0800b85d
 800b884:	0800b85d 	.word	0x0800b85d
 800b888:	0800b85d 	.word	0x0800b85d
 800b88c:	0800b8e1 	.word	0x0800b8e1
 800b890:	0800b85d 	.word	0x0800b85d
 800b894:	0800b85d 	.word	0x0800b85d
 800b898:	0800b85d 	.word	0x0800b85d
 800b89c:	0800b85d 	.word	0x0800b85d
 800b8a0:	0800b9df 	.word	0x0800b9df
 800b8a4:	0800b90b 	.word	0x0800b90b
 800b8a8:	0800b999 	.word	0x0800b999
 800b8ac:	0800b85d 	.word	0x0800b85d
 800b8b0:	0800b85d 	.word	0x0800b85d
 800b8b4:	0800ba01 	.word	0x0800ba01
 800b8b8:	0800b85d 	.word	0x0800b85d
 800b8bc:	0800b90b 	.word	0x0800b90b
 800b8c0:	0800b85d 	.word	0x0800b85d
 800b8c4:	0800b85d 	.word	0x0800b85d
 800b8c8:	0800b9a1 	.word	0x0800b9a1
 800b8cc:	6833      	ldr	r3, [r6, #0]
 800b8ce:	1d1a      	adds	r2, r3, #4
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	6032      	str	r2, [r6, #0]
 800b8d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b8d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b8dc:	2301      	movs	r3, #1
 800b8de:	e09c      	b.n	800ba1a <_printf_i+0x1e6>
 800b8e0:	6833      	ldr	r3, [r6, #0]
 800b8e2:	6820      	ldr	r0, [r4, #0]
 800b8e4:	1d19      	adds	r1, r3, #4
 800b8e6:	6031      	str	r1, [r6, #0]
 800b8e8:	0606      	lsls	r6, r0, #24
 800b8ea:	d501      	bpl.n	800b8f0 <_printf_i+0xbc>
 800b8ec:	681d      	ldr	r5, [r3, #0]
 800b8ee:	e003      	b.n	800b8f8 <_printf_i+0xc4>
 800b8f0:	0645      	lsls	r5, r0, #25
 800b8f2:	d5fb      	bpl.n	800b8ec <_printf_i+0xb8>
 800b8f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b8f8:	2d00      	cmp	r5, #0
 800b8fa:	da03      	bge.n	800b904 <_printf_i+0xd0>
 800b8fc:	232d      	movs	r3, #45	@ 0x2d
 800b8fe:	426d      	negs	r5, r5
 800b900:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b904:	4858      	ldr	r0, [pc, #352]	@ (800ba68 <_printf_i+0x234>)
 800b906:	230a      	movs	r3, #10
 800b908:	e011      	b.n	800b92e <_printf_i+0xfa>
 800b90a:	6821      	ldr	r1, [r4, #0]
 800b90c:	6833      	ldr	r3, [r6, #0]
 800b90e:	0608      	lsls	r0, r1, #24
 800b910:	f853 5b04 	ldr.w	r5, [r3], #4
 800b914:	d402      	bmi.n	800b91c <_printf_i+0xe8>
 800b916:	0649      	lsls	r1, r1, #25
 800b918:	bf48      	it	mi
 800b91a:	b2ad      	uxthmi	r5, r5
 800b91c:	2f6f      	cmp	r7, #111	@ 0x6f
 800b91e:	4852      	ldr	r0, [pc, #328]	@ (800ba68 <_printf_i+0x234>)
 800b920:	6033      	str	r3, [r6, #0]
 800b922:	bf14      	ite	ne
 800b924:	230a      	movne	r3, #10
 800b926:	2308      	moveq	r3, #8
 800b928:	2100      	movs	r1, #0
 800b92a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b92e:	6866      	ldr	r6, [r4, #4]
 800b930:	60a6      	str	r6, [r4, #8]
 800b932:	2e00      	cmp	r6, #0
 800b934:	db05      	blt.n	800b942 <_printf_i+0x10e>
 800b936:	6821      	ldr	r1, [r4, #0]
 800b938:	432e      	orrs	r6, r5
 800b93a:	f021 0104 	bic.w	r1, r1, #4
 800b93e:	6021      	str	r1, [r4, #0]
 800b940:	d04b      	beq.n	800b9da <_printf_i+0x1a6>
 800b942:	4616      	mov	r6, r2
 800b944:	fbb5 f1f3 	udiv	r1, r5, r3
 800b948:	fb03 5711 	mls	r7, r3, r1, r5
 800b94c:	5dc7      	ldrb	r7, [r0, r7]
 800b94e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b952:	462f      	mov	r7, r5
 800b954:	42bb      	cmp	r3, r7
 800b956:	460d      	mov	r5, r1
 800b958:	d9f4      	bls.n	800b944 <_printf_i+0x110>
 800b95a:	2b08      	cmp	r3, #8
 800b95c:	d10b      	bne.n	800b976 <_printf_i+0x142>
 800b95e:	6823      	ldr	r3, [r4, #0]
 800b960:	07df      	lsls	r7, r3, #31
 800b962:	d508      	bpl.n	800b976 <_printf_i+0x142>
 800b964:	6923      	ldr	r3, [r4, #16]
 800b966:	6861      	ldr	r1, [r4, #4]
 800b968:	4299      	cmp	r1, r3
 800b96a:	bfde      	ittt	le
 800b96c:	2330      	movle	r3, #48	@ 0x30
 800b96e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b972:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b976:	1b92      	subs	r2, r2, r6
 800b978:	6122      	str	r2, [r4, #16]
 800b97a:	f8cd a000 	str.w	sl, [sp]
 800b97e:	464b      	mov	r3, r9
 800b980:	aa03      	add	r2, sp, #12
 800b982:	4621      	mov	r1, r4
 800b984:	4640      	mov	r0, r8
 800b986:	f7ff fee7 	bl	800b758 <_printf_common>
 800b98a:	3001      	adds	r0, #1
 800b98c:	d14a      	bne.n	800ba24 <_printf_i+0x1f0>
 800b98e:	f04f 30ff 	mov.w	r0, #4294967295
 800b992:	b004      	add	sp, #16
 800b994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b998:	6823      	ldr	r3, [r4, #0]
 800b99a:	f043 0320 	orr.w	r3, r3, #32
 800b99e:	6023      	str	r3, [r4, #0]
 800b9a0:	4832      	ldr	r0, [pc, #200]	@ (800ba6c <_printf_i+0x238>)
 800b9a2:	2778      	movs	r7, #120	@ 0x78
 800b9a4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b9a8:	6823      	ldr	r3, [r4, #0]
 800b9aa:	6831      	ldr	r1, [r6, #0]
 800b9ac:	061f      	lsls	r7, r3, #24
 800b9ae:	f851 5b04 	ldr.w	r5, [r1], #4
 800b9b2:	d402      	bmi.n	800b9ba <_printf_i+0x186>
 800b9b4:	065f      	lsls	r7, r3, #25
 800b9b6:	bf48      	it	mi
 800b9b8:	b2ad      	uxthmi	r5, r5
 800b9ba:	6031      	str	r1, [r6, #0]
 800b9bc:	07d9      	lsls	r1, r3, #31
 800b9be:	bf44      	itt	mi
 800b9c0:	f043 0320 	orrmi.w	r3, r3, #32
 800b9c4:	6023      	strmi	r3, [r4, #0]
 800b9c6:	b11d      	cbz	r5, 800b9d0 <_printf_i+0x19c>
 800b9c8:	2310      	movs	r3, #16
 800b9ca:	e7ad      	b.n	800b928 <_printf_i+0xf4>
 800b9cc:	4826      	ldr	r0, [pc, #152]	@ (800ba68 <_printf_i+0x234>)
 800b9ce:	e7e9      	b.n	800b9a4 <_printf_i+0x170>
 800b9d0:	6823      	ldr	r3, [r4, #0]
 800b9d2:	f023 0320 	bic.w	r3, r3, #32
 800b9d6:	6023      	str	r3, [r4, #0]
 800b9d8:	e7f6      	b.n	800b9c8 <_printf_i+0x194>
 800b9da:	4616      	mov	r6, r2
 800b9dc:	e7bd      	b.n	800b95a <_printf_i+0x126>
 800b9de:	6833      	ldr	r3, [r6, #0]
 800b9e0:	6825      	ldr	r5, [r4, #0]
 800b9e2:	6961      	ldr	r1, [r4, #20]
 800b9e4:	1d18      	adds	r0, r3, #4
 800b9e6:	6030      	str	r0, [r6, #0]
 800b9e8:	062e      	lsls	r6, r5, #24
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	d501      	bpl.n	800b9f2 <_printf_i+0x1be>
 800b9ee:	6019      	str	r1, [r3, #0]
 800b9f0:	e002      	b.n	800b9f8 <_printf_i+0x1c4>
 800b9f2:	0668      	lsls	r0, r5, #25
 800b9f4:	d5fb      	bpl.n	800b9ee <_printf_i+0x1ba>
 800b9f6:	8019      	strh	r1, [r3, #0]
 800b9f8:	2300      	movs	r3, #0
 800b9fa:	6123      	str	r3, [r4, #16]
 800b9fc:	4616      	mov	r6, r2
 800b9fe:	e7bc      	b.n	800b97a <_printf_i+0x146>
 800ba00:	6833      	ldr	r3, [r6, #0]
 800ba02:	1d1a      	adds	r2, r3, #4
 800ba04:	6032      	str	r2, [r6, #0]
 800ba06:	681e      	ldr	r6, [r3, #0]
 800ba08:	6862      	ldr	r2, [r4, #4]
 800ba0a:	2100      	movs	r1, #0
 800ba0c:	4630      	mov	r0, r6
 800ba0e:	f7f4 fbdf 	bl	80001d0 <memchr>
 800ba12:	b108      	cbz	r0, 800ba18 <_printf_i+0x1e4>
 800ba14:	1b80      	subs	r0, r0, r6
 800ba16:	6060      	str	r0, [r4, #4]
 800ba18:	6863      	ldr	r3, [r4, #4]
 800ba1a:	6123      	str	r3, [r4, #16]
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba22:	e7aa      	b.n	800b97a <_printf_i+0x146>
 800ba24:	6923      	ldr	r3, [r4, #16]
 800ba26:	4632      	mov	r2, r6
 800ba28:	4649      	mov	r1, r9
 800ba2a:	4640      	mov	r0, r8
 800ba2c:	47d0      	blx	sl
 800ba2e:	3001      	adds	r0, #1
 800ba30:	d0ad      	beq.n	800b98e <_printf_i+0x15a>
 800ba32:	6823      	ldr	r3, [r4, #0]
 800ba34:	079b      	lsls	r3, r3, #30
 800ba36:	d413      	bmi.n	800ba60 <_printf_i+0x22c>
 800ba38:	68e0      	ldr	r0, [r4, #12]
 800ba3a:	9b03      	ldr	r3, [sp, #12]
 800ba3c:	4298      	cmp	r0, r3
 800ba3e:	bfb8      	it	lt
 800ba40:	4618      	movlt	r0, r3
 800ba42:	e7a6      	b.n	800b992 <_printf_i+0x15e>
 800ba44:	2301      	movs	r3, #1
 800ba46:	4632      	mov	r2, r6
 800ba48:	4649      	mov	r1, r9
 800ba4a:	4640      	mov	r0, r8
 800ba4c:	47d0      	blx	sl
 800ba4e:	3001      	adds	r0, #1
 800ba50:	d09d      	beq.n	800b98e <_printf_i+0x15a>
 800ba52:	3501      	adds	r5, #1
 800ba54:	68e3      	ldr	r3, [r4, #12]
 800ba56:	9903      	ldr	r1, [sp, #12]
 800ba58:	1a5b      	subs	r3, r3, r1
 800ba5a:	42ab      	cmp	r3, r5
 800ba5c:	dcf2      	bgt.n	800ba44 <_printf_i+0x210>
 800ba5e:	e7eb      	b.n	800ba38 <_printf_i+0x204>
 800ba60:	2500      	movs	r5, #0
 800ba62:	f104 0619 	add.w	r6, r4, #25
 800ba66:	e7f5      	b.n	800ba54 <_printf_i+0x220>
 800ba68:	0800c0e2 	.word	0x0800c0e2
 800ba6c:	0800c0f3 	.word	0x0800c0f3

0800ba70 <__sflush_r>:
 800ba70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ba74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba78:	0716      	lsls	r6, r2, #28
 800ba7a:	4605      	mov	r5, r0
 800ba7c:	460c      	mov	r4, r1
 800ba7e:	d454      	bmi.n	800bb2a <__sflush_r+0xba>
 800ba80:	684b      	ldr	r3, [r1, #4]
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	dc02      	bgt.n	800ba8c <__sflush_r+0x1c>
 800ba86:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	dd48      	ble.n	800bb1e <__sflush_r+0xae>
 800ba8c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ba8e:	2e00      	cmp	r6, #0
 800ba90:	d045      	beq.n	800bb1e <__sflush_r+0xae>
 800ba92:	2300      	movs	r3, #0
 800ba94:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ba98:	682f      	ldr	r7, [r5, #0]
 800ba9a:	6a21      	ldr	r1, [r4, #32]
 800ba9c:	602b      	str	r3, [r5, #0]
 800ba9e:	d030      	beq.n	800bb02 <__sflush_r+0x92>
 800baa0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800baa2:	89a3      	ldrh	r3, [r4, #12]
 800baa4:	0759      	lsls	r1, r3, #29
 800baa6:	d505      	bpl.n	800bab4 <__sflush_r+0x44>
 800baa8:	6863      	ldr	r3, [r4, #4]
 800baaa:	1ad2      	subs	r2, r2, r3
 800baac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800baae:	b10b      	cbz	r3, 800bab4 <__sflush_r+0x44>
 800bab0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bab2:	1ad2      	subs	r2, r2, r3
 800bab4:	2300      	movs	r3, #0
 800bab6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bab8:	6a21      	ldr	r1, [r4, #32]
 800baba:	4628      	mov	r0, r5
 800babc:	47b0      	blx	r6
 800babe:	1c43      	adds	r3, r0, #1
 800bac0:	89a3      	ldrh	r3, [r4, #12]
 800bac2:	d106      	bne.n	800bad2 <__sflush_r+0x62>
 800bac4:	6829      	ldr	r1, [r5, #0]
 800bac6:	291d      	cmp	r1, #29
 800bac8:	d82b      	bhi.n	800bb22 <__sflush_r+0xb2>
 800baca:	4a2a      	ldr	r2, [pc, #168]	@ (800bb74 <__sflush_r+0x104>)
 800bacc:	40ca      	lsrs	r2, r1
 800bace:	07d6      	lsls	r6, r2, #31
 800bad0:	d527      	bpl.n	800bb22 <__sflush_r+0xb2>
 800bad2:	2200      	movs	r2, #0
 800bad4:	6062      	str	r2, [r4, #4]
 800bad6:	04d9      	lsls	r1, r3, #19
 800bad8:	6922      	ldr	r2, [r4, #16]
 800bada:	6022      	str	r2, [r4, #0]
 800badc:	d504      	bpl.n	800bae8 <__sflush_r+0x78>
 800bade:	1c42      	adds	r2, r0, #1
 800bae0:	d101      	bne.n	800bae6 <__sflush_r+0x76>
 800bae2:	682b      	ldr	r3, [r5, #0]
 800bae4:	b903      	cbnz	r3, 800bae8 <__sflush_r+0x78>
 800bae6:	6560      	str	r0, [r4, #84]	@ 0x54
 800bae8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800baea:	602f      	str	r7, [r5, #0]
 800baec:	b1b9      	cbz	r1, 800bb1e <__sflush_r+0xae>
 800baee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800baf2:	4299      	cmp	r1, r3
 800baf4:	d002      	beq.n	800bafc <__sflush_r+0x8c>
 800baf6:	4628      	mov	r0, r5
 800baf8:	f7ff fb4a 	bl	800b190 <_free_r>
 800bafc:	2300      	movs	r3, #0
 800bafe:	6363      	str	r3, [r4, #52]	@ 0x34
 800bb00:	e00d      	b.n	800bb1e <__sflush_r+0xae>
 800bb02:	2301      	movs	r3, #1
 800bb04:	4628      	mov	r0, r5
 800bb06:	47b0      	blx	r6
 800bb08:	4602      	mov	r2, r0
 800bb0a:	1c50      	adds	r0, r2, #1
 800bb0c:	d1c9      	bne.n	800baa2 <__sflush_r+0x32>
 800bb0e:	682b      	ldr	r3, [r5, #0]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d0c6      	beq.n	800baa2 <__sflush_r+0x32>
 800bb14:	2b1d      	cmp	r3, #29
 800bb16:	d001      	beq.n	800bb1c <__sflush_r+0xac>
 800bb18:	2b16      	cmp	r3, #22
 800bb1a:	d11e      	bne.n	800bb5a <__sflush_r+0xea>
 800bb1c:	602f      	str	r7, [r5, #0]
 800bb1e:	2000      	movs	r0, #0
 800bb20:	e022      	b.n	800bb68 <__sflush_r+0xf8>
 800bb22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb26:	b21b      	sxth	r3, r3
 800bb28:	e01b      	b.n	800bb62 <__sflush_r+0xf2>
 800bb2a:	690f      	ldr	r7, [r1, #16]
 800bb2c:	2f00      	cmp	r7, #0
 800bb2e:	d0f6      	beq.n	800bb1e <__sflush_r+0xae>
 800bb30:	0793      	lsls	r3, r2, #30
 800bb32:	680e      	ldr	r6, [r1, #0]
 800bb34:	bf08      	it	eq
 800bb36:	694b      	ldreq	r3, [r1, #20]
 800bb38:	600f      	str	r7, [r1, #0]
 800bb3a:	bf18      	it	ne
 800bb3c:	2300      	movne	r3, #0
 800bb3e:	eba6 0807 	sub.w	r8, r6, r7
 800bb42:	608b      	str	r3, [r1, #8]
 800bb44:	f1b8 0f00 	cmp.w	r8, #0
 800bb48:	dde9      	ble.n	800bb1e <__sflush_r+0xae>
 800bb4a:	6a21      	ldr	r1, [r4, #32]
 800bb4c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bb4e:	4643      	mov	r3, r8
 800bb50:	463a      	mov	r2, r7
 800bb52:	4628      	mov	r0, r5
 800bb54:	47b0      	blx	r6
 800bb56:	2800      	cmp	r0, #0
 800bb58:	dc08      	bgt.n	800bb6c <__sflush_r+0xfc>
 800bb5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb62:	81a3      	strh	r3, [r4, #12]
 800bb64:	f04f 30ff 	mov.w	r0, #4294967295
 800bb68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb6c:	4407      	add	r7, r0
 800bb6e:	eba8 0800 	sub.w	r8, r8, r0
 800bb72:	e7e7      	b.n	800bb44 <__sflush_r+0xd4>
 800bb74:	20400001 	.word	0x20400001

0800bb78 <_fflush_r>:
 800bb78:	b538      	push	{r3, r4, r5, lr}
 800bb7a:	690b      	ldr	r3, [r1, #16]
 800bb7c:	4605      	mov	r5, r0
 800bb7e:	460c      	mov	r4, r1
 800bb80:	b913      	cbnz	r3, 800bb88 <_fflush_r+0x10>
 800bb82:	2500      	movs	r5, #0
 800bb84:	4628      	mov	r0, r5
 800bb86:	bd38      	pop	{r3, r4, r5, pc}
 800bb88:	b118      	cbz	r0, 800bb92 <_fflush_r+0x1a>
 800bb8a:	6a03      	ldr	r3, [r0, #32]
 800bb8c:	b90b      	cbnz	r3, 800bb92 <_fflush_r+0x1a>
 800bb8e:	f7ff f853 	bl	800ac38 <__sinit>
 800bb92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d0f3      	beq.n	800bb82 <_fflush_r+0xa>
 800bb9a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bb9c:	07d0      	lsls	r0, r2, #31
 800bb9e:	d404      	bmi.n	800bbaa <_fflush_r+0x32>
 800bba0:	0599      	lsls	r1, r3, #22
 800bba2:	d402      	bmi.n	800bbaa <_fflush_r+0x32>
 800bba4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bba6:	f7ff fae2 	bl	800b16e <__retarget_lock_acquire_recursive>
 800bbaa:	4628      	mov	r0, r5
 800bbac:	4621      	mov	r1, r4
 800bbae:	f7ff ff5f 	bl	800ba70 <__sflush_r>
 800bbb2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bbb4:	07da      	lsls	r2, r3, #31
 800bbb6:	4605      	mov	r5, r0
 800bbb8:	d4e4      	bmi.n	800bb84 <_fflush_r+0xc>
 800bbba:	89a3      	ldrh	r3, [r4, #12]
 800bbbc:	059b      	lsls	r3, r3, #22
 800bbbe:	d4e1      	bmi.n	800bb84 <_fflush_r+0xc>
 800bbc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bbc2:	f7ff fad5 	bl	800b170 <__retarget_lock_release_recursive>
 800bbc6:	e7dd      	b.n	800bb84 <_fflush_r+0xc>

0800bbc8 <__swhatbuf_r>:
 800bbc8:	b570      	push	{r4, r5, r6, lr}
 800bbca:	460c      	mov	r4, r1
 800bbcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbd0:	2900      	cmp	r1, #0
 800bbd2:	b096      	sub	sp, #88	@ 0x58
 800bbd4:	4615      	mov	r5, r2
 800bbd6:	461e      	mov	r6, r3
 800bbd8:	da0d      	bge.n	800bbf6 <__swhatbuf_r+0x2e>
 800bbda:	89a3      	ldrh	r3, [r4, #12]
 800bbdc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bbe0:	f04f 0100 	mov.w	r1, #0
 800bbe4:	bf14      	ite	ne
 800bbe6:	2340      	movne	r3, #64	@ 0x40
 800bbe8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bbec:	2000      	movs	r0, #0
 800bbee:	6031      	str	r1, [r6, #0]
 800bbf0:	602b      	str	r3, [r5, #0]
 800bbf2:	b016      	add	sp, #88	@ 0x58
 800bbf4:	bd70      	pop	{r4, r5, r6, pc}
 800bbf6:	466a      	mov	r2, sp
 800bbf8:	f000 f862 	bl	800bcc0 <_fstat_r>
 800bbfc:	2800      	cmp	r0, #0
 800bbfe:	dbec      	blt.n	800bbda <__swhatbuf_r+0x12>
 800bc00:	9901      	ldr	r1, [sp, #4]
 800bc02:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bc06:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bc0a:	4259      	negs	r1, r3
 800bc0c:	4159      	adcs	r1, r3
 800bc0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bc12:	e7eb      	b.n	800bbec <__swhatbuf_r+0x24>

0800bc14 <__smakebuf_r>:
 800bc14:	898b      	ldrh	r3, [r1, #12]
 800bc16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bc18:	079d      	lsls	r5, r3, #30
 800bc1a:	4606      	mov	r6, r0
 800bc1c:	460c      	mov	r4, r1
 800bc1e:	d507      	bpl.n	800bc30 <__smakebuf_r+0x1c>
 800bc20:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bc24:	6023      	str	r3, [r4, #0]
 800bc26:	6123      	str	r3, [r4, #16]
 800bc28:	2301      	movs	r3, #1
 800bc2a:	6163      	str	r3, [r4, #20]
 800bc2c:	b003      	add	sp, #12
 800bc2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc30:	ab01      	add	r3, sp, #4
 800bc32:	466a      	mov	r2, sp
 800bc34:	f7ff ffc8 	bl	800bbc8 <__swhatbuf_r>
 800bc38:	9f00      	ldr	r7, [sp, #0]
 800bc3a:	4605      	mov	r5, r0
 800bc3c:	4639      	mov	r1, r7
 800bc3e:	4630      	mov	r0, r6
 800bc40:	f7fe fe5e 	bl	800a900 <_malloc_r>
 800bc44:	b948      	cbnz	r0, 800bc5a <__smakebuf_r+0x46>
 800bc46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc4a:	059a      	lsls	r2, r3, #22
 800bc4c:	d4ee      	bmi.n	800bc2c <__smakebuf_r+0x18>
 800bc4e:	f023 0303 	bic.w	r3, r3, #3
 800bc52:	f043 0302 	orr.w	r3, r3, #2
 800bc56:	81a3      	strh	r3, [r4, #12]
 800bc58:	e7e2      	b.n	800bc20 <__smakebuf_r+0xc>
 800bc5a:	89a3      	ldrh	r3, [r4, #12]
 800bc5c:	6020      	str	r0, [r4, #0]
 800bc5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc62:	81a3      	strh	r3, [r4, #12]
 800bc64:	9b01      	ldr	r3, [sp, #4]
 800bc66:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bc6a:	b15b      	cbz	r3, 800bc84 <__smakebuf_r+0x70>
 800bc6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc70:	4630      	mov	r0, r6
 800bc72:	f000 f837 	bl	800bce4 <_isatty_r>
 800bc76:	b128      	cbz	r0, 800bc84 <__smakebuf_r+0x70>
 800bc78:	89a3      	ldrh	r3, [r4, #12]
 800bc7a:	f023 0303 	bic.w	r3, r3, #3
 800bc7e:	f043 0301 	orr.w	r3, r3, #1
 800bc82:	81a3      	strh	r3, [r4, #12]
 800bc84:	89a3      	ldrh	r3, [r4, #12]
 800bc86:	431d      	orrs	r5, r3
 800bc88:	81a5      	strh	r5, [r4, #12]
 800bc8a:	e7cf      	b.n	800bc2c <__smakebuf_r+0x18>

0800bc8c <memmove>:
 800bc8c:	4288      	cmp	r0, r1
 800bc8e:	b510      	push	{r4, lr}
 800bc90:	eb01 0402 	add.w	r4, r1, r2
 800bc94:	d902      	bls.n	800bc9c <memmove+0x10>
 800bc96:	4284      	cmp	r4, r0
 800bc98:	4623      	mov	r3, r4
 800bc9a:	d807      	bhi.n	800bcac <memmove+0x20>
 800bc9c:	1e43      	subs	r3, r0, #1
 800bc9e:	42a1      	cmp	r1, r4
 800bca0:	d008      	beq.n	800bcb4 <memmove+0x28>
 800bca2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bca6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bcaa:	e7f8      	b.n	800bc9e <memmove+0x12>
 800bcac:	4402      	add	r2, r0
 800bcae:	4601      	mov	r1, r0
 800bcb0:	428a      	cmp	r2, r1
 800bcb2:	d100      	bne.n	800bcb6 <memmove+0x2a>
 800bcb4:	bd10      	pop	{r4, pc}
 800bcb6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bcba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bcbe:	e7f7      	b.n	800bcb0 <memmove+0x24>

0800bcc0 <_fstat_r>:
 800bcc0:	b538      	push	{r3, r4, r5, lr}
 800bcc2:	4d07      	ldr	r5, [pc, #28]	@ (800bce0 <_fstat_r+0x20>)
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	4604      	mov	r4, r0
 800bcc8:	4608      	mov	r0, r1
 800bcca:	4611      	mov	r1, r2
 800bccc:	602b      	str	r3, [r5, #0]
 800bcce:	f7f5 fcac 	bl	800162a <_fstat>
 800bcd2:	1c43      	adds	r3, r0, #1
 800bcd4:	d102      	bne.n	800bcdc <_fstat_r+0x1c>
 800bcd6:	682b      	ldr	r3, [r5, #0]
 800bcd8:	b103      	cbz	r3, 800bcdc <_fstat_r+0x1c>
 800bcda:	6023      	str	r3, [r4, #0]
 800bcdc:	bd38      	pop	{r3, r4, r5, pc}
 800bcde:	bf00      	nop
 800bce0:	200024e4 	.word	0x200024e4

0800bce4 <_isatty_r>:
 800bce4:	b538      	push	{r3, r4, r5, lr}
 800bce6:	4d06      	ldr	r5, [pc, #24]	@ (800bd00 <_isatty_r+0x1c>)
 800bce8:	2300      	movs	r3, #0
 800bcea:	4604      	mov	r4, r0
 800bcec:	4608      	mov	r0, r1
 800bcee:	602b      	str	r3, [r5, #0]
 800bcf0:	f7f5 fcab 	bl	800164a <_isatty>
 800bcf4:	1c43      	adds	r3, r0, #1
 800bcf6:	d102      	bne.n	800bcfe <_isatty_r+0x1a>
 800bcf8:	682b      	ldr	r3, [r5, #0]
 800bcfa:	b103      	cbz	r3, 800bcfe <_isatty_r+0x1a>
 800bcfc:	6023      	str	r3, [r4, #0]
 800bcfe:	bd38      	pop	{r3, r4, r5, pc}
 800bd00:	200024e4 	.word	0x200024e4

0800bd04 <_realloc_r>:
 800bd04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd08:	4607      	mov	r7, r0
 800bd0a:	4614      	mov	r4, r2
 800bd0c:	460d      	mov	r5, r1
 800bd0e:	b921      	cbnz	r1, 800bd1a <_realloc_r+0x16>
 800bd10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd14:	4611      	mov	r1, r2
 800bd16:	f7fe bdf3 	b.w	800a900 <_malloc_r>
 800bd1a:	b92a      	cbnz	r2, 800bd28 <_realloc_r+0x24>
 800bd1c:	f7ff fa38 	bl	800b190 <_free_r>
 800bd20:	4625      	mov	r5, r4
 800bd22:	4628      	mov	r0, r5
 800bd24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd28:	f000 f81a 	bl	800bd60 <_malloc_usable_size_r>
 800bd2c:	4284      	cmp	r4, r0
 800bd2e:	4606      	mov	r6, r0
 800bd30:	d802      	bhi.n	800bd38 <_realloc_r+0x34>
 800bd32:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bd36:	d8f4      	bhi.n	800bd22 <_realloc_r+0x1e>
 800bd38:	4621      	mov	r1, r4
 800bd3a:	4638      	mov	r0, r7
 800bd3c:	f7fe fde0 	bl	800a900 <_malloc_r>
 800bd40:	4680      	mov	r8, r0
 800bd42:	b908      	cbnz	r0, 800bd48 <_realloc_r+0x44>
 800bd44:	4645      	mov	r5, r8
 800bd46:	e7ec      	b.n	800bd22 <_realloc_r+0x1e>
 800bd48:	42b4      	cmp	r4, r6
 800bd4a:	4622      	mov	r2, r4
 800bd4c:	4629      	mov	r1, r5
 800bd4e:	bf28      	it	cs
 800bd50:	4632      	movcs	r2, r6
 800bd52:	f7ff fa0e 	bl	800b172 <memcpy>
 800bd56:	4629      	mov	r1, r5
 800bd58:	4638      	mov	r0, r7
 800bd5a:	f7ff fa19 	bl	800b190 <_free_r>
 800bd5e:	e7f1      	b.n	800bd44 <_realloc_r+0x40>

0800bd60 <_malloc_usable_size_r>:
 800bd60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd64:	1f18      	subs	r0, r3, #4
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	bfbc      	itt	lt
 800bd6a:	580b      	ldrlt	r3, [r1, r0]
 800bd6c:	18c0      	addlt	r0, r0, r3
 800bd6e:	4770      	bx	lr

0800bd70 <_init>:
 800bd70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd72:	bf00      	nop
 800bd74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd76:	bc08      	pop	{r3}
 800bd78:	469e      	mov	lr, r3
 800bd7a:	4770      	bx	lr

0800bd7c <_fini>:
 800bd7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd7e:	bf00      	nop
 800bd80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd82:	bc08      	pop	{r3}
 800bd84:	469e      	mov	lr, r3
 800bd86:	4770      	bx	lr
