digraph "CFG for '_Z12mul_sub_gradPfS_S_S_S_ii' function" {
	label="CFG for '_Z12mul_sub_gradPfS_S_S_S_ii' function";

	Node0x4c7b840 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !4, !invariant.load !5\l  %13 = zext i16 %12 to i32\l  %14 = getelementptr inbounds i8, i8 addrspace(4)* %9, i64 12\l  %15 = bitcast i8 addrspace(4)* %14 to i32 addrspace(4)*\l  %16 = load i32, i32 addrspace(4)* %15, align 4, !tbaa !6\l  %17 = mul i32 %8, %13\l  %18 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %19 = add i32 %17, %18\l  %20 = udiv i32 %16, %13\l  %21 = mul i32 %20, %13\l  %22 = icmp ugt i32 %16, %21\l  %23 = zext i1 %22 to i32\l  %24 = add i32 %20, %23\l  %25 = mul i32 %24, %13\l  %26 = icmp slt i32 %19, %5\l  br i1 %26, label %27, label %47\l|{<s0>T|<s1>F}}"];
	Node0x4c7b840:s0 -> Node0x4c7dda0;
	Node0x4c7b840:s1 -> Node0x4c7de30;
	Node0x4c7dda0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%27:\l27:                                               \l  %28 = phi i32 [ %45, %27 ], [ %19, %7 ]\l  %29 = srem i32 %28, %6\l  %30 = sext i32 %28 to i64\l  %31 = getelementptr inbounds float, float addrspace(1)* %4, i64 %30\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !16\l  %33 = sext i32 %29 to i64\l  %34 = getelementptr inbounds float, float addrspace(1)* %2, i64 %33\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !16\l  %36 = fmul contract float %32, %35\l  %37 = getelementptr inbounds float, float addrspace(1)* %1, i64 %30\l  %38 = load float, float addrspace(1)* %37, align 4, !tbaa !16\l  %39 = fadd contract float %38, %36\l  store float %39, float addrspace(1)* %37, align 4, !tbaa !16\l  %40 = getelementptr inbounds float, float addrspace(1)* %0, i64 %30\l  %41 = load float, float addrspace(1)* %40, align 4, !tbaa !16\l  %42 = load float, float addrspace(1)* %31, align 4, !tbaa !16\l  %43 = fmul contract float %41, %42\l  %44 = getelementptr inbounds float, float addrspace(1)* %3, i64 %30\l  store float %43, float addrspace(1)* %44, align 4, !tbaa !16\l  %45 = add nsw i32 %28, %25\l  %46 = icmp slt i32 %45, %5\l  br i1 %46, label %27, label %47, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x4c7dda0:s0 -> Node0x4c7dda0;
	Node0x4c7dda0:s1 -> Node0x4c7de30;
	Node0x4c7de30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%47:\l47:                                               \l  ret void\l}"];
}
