[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/OneNet/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNet/dut.v:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/OneNet/dut.v:1:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ContAssign                                             1
Design                                                 1
Identifier                                             1
LogicTypespec                                          4
Module                                                 1
ModuleTypespec                                         1
Net                                                    2
Port                                                   2
RefObj                                                 2
RefTypespec                                            4
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/OneNet/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.v), file:${SURELOG_DIR}/tests/OneNet/dut.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.v
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
    |vpiName:work@dut
  |vpiTypedef:
  \_LogicTypespec: , line:1:19, endln:1:23
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:1:19, endln:1:23
  |vpiImportTypespec:
  \_Net: (work@dut.i), line:1:24, endln:1:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.i), line:1:19, endln:1:23
      |vpiParent:
      \_Net: (work@dut.i), line:1:24, endln:1:25
      |vpiFullName:work@dut.i
      |vpiActual:
      \_LogicTypespec: , line:1:19, endln:1:23
    |vpiName:i
    |vpiFullName:work@dut.i
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@dut.o), line:1:38, endln:1:39
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.o), line:1:34, endln:1:37
      |vpiParent:
      \_Net: (work@dut.o), line:1:38, endln:1:39
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicTypespec: , line:1:19, endln:1:23
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:48
  |vpiDefName:work@dut
  |vpiNet:
  \_Net: (work@dut.i), line:1:24, endln:1:25
  |vpiNet:
  \_Net: (work@dut.o), line:1:38, endln:1:39
  |vpiPort:
  \_Port: (i), line:1:24, endln:1:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
    |vpiName:i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dut.i), line:1:19, endln:1:23
      |vpiParent:
      \_Port: (i), line:1:24, endln:1:25
      |vpiFullName:work@dut.i
      |vpiActual:
      \_LogicTypespec: , line:1:19, endln:1:23
  |vpiPort:
  \_Port: (o), line:1:38, endln:1:39
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dut.o), line:1:34, endln:1:37
      |vpiParent:
      \_Port: (o), line:1:38, endln:1:39
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicTypespec: , line:1:19, endln:1:23
  |vpiContAssign:
  \_ContAssign: , line:2:10, endln:2:15
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
    |vpiRhs:
    \_RefObj: (work@dut.i), line:2:14, endln:2:15
      |vpiParent:
      \_ContAssign: , line:2:10, endln:2:15
      |vpiName:i
      |vpiFullName:work@dut.i
      |vpiActual:
      \_Net: (work@dut.i), line:1:24, endln:1:25
    |vpiLhs:
    \_RefObj: (work@dut.o), line:2:10, endln:2:11
      |vpiParent:
      \_ContAssign: , line:2:10, endln:2:15
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_Net: (work@dut.o), line:1:38, endln:1:39
|vpiTypedef:
\_ModuleTypespec: (dut)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut
  |vpiModule:
  \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
