Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 23 13:52:42 2021
| Host         : DESKTOP-LEJH40V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file project_all_timing_summary_routed.rpt -pb project_all_timing_summary_routed.pb -rpx project_all_timing_summary_routed.rpx -warn_on_violation
| Design       : project_all
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[9]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[0]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[10]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[1]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[2]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[3]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[4]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[5]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[6]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[7]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[8]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 931 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.042       -0.050                      2                 1330        0.073        0.000                      0                 1330        3.000        0.000                       0                   426  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
c2/inst/clk_in1       {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
c2/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       12.726        0.000                      0                  106        0.082        0.000                      0                  106        9.500        0.000                       0                    59  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  
sys_clk_pin                 3.289        0.000                      0                  451        0.073        0.000                      0                  451        4.500        0.000                       0                   363  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin              -0.042       -0.050                      2                  773        0.136        0.000                      0                  773  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  c2/inst/clk_in1
  To Clock:  c2/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c2/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c2/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.726ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 0.828ns (12.465%)  route 5.815ns (87.535%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 21.520 - 20.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.639     1.641    v2/CLK
    SLICE_X15Y63         FDRE                                         r  v2/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  v2/v_cnt_reg[3]/Q
                         net (fo=18, routed)          2.984     5.082    v2/v_addr[3]
    SLICE_X38Y69         LUT2 (Prop_lut2_I0_O)        0.124     5.206 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.305     6.511    v2/v_cnt[6]_i_2_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.635 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.526     7.161    v2/v_cnt[10]_i_4_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.999     8.284    v2/v_cnt[10]_i_1_n_0
    SLICE_X14Y62         FDRE                                         r  v2/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.517    21.520    v2/CLK
    SLICE_X14Y62         FDRE                                         r  v2/v_cnt_reg[4]/C
                         clock pessimism              0.097    21.617    
                         clock uncertainty           -0.084    21.534    
    SLICE_X14Y62         FDRE (Setup_fdre_C_R)       -0.524    21.010    v2/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.010    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                 12.726    

Slack (MET) :             12.821ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 0.828ns (12.465%)  route 5.815ns (87.535%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 21.520 - 20.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.639     1.641    v2/CLK
    SLICE_X15Y63         FDRE                                         r  v2/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  v2/v_cnt_reg[3]/Q
                         net (fo=18, routed)          2.984     5.082    v2/v_addr[3]
    SLICE_X38Y69         LUT2 (Prop_lut2_I0_O)        0.124     5.206 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.305     6.511    v2/v_cnt[6]_i_2_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.635 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.526     7.161    v2/v_cnt[10]_i_4_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.999     8.284    v2/v_cnt[10]_i_1_n_0
    SLICE_X15Y62         FDRE                                         r  v2/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.517    21.520    v2/CLK
    SLICE_X15Y62         FDRE                                         r  v2/v_cnt_reg[1]/C
                         clock pessimism              0.097    21.617    
                         clock uncertainty           -0.084    21.534    
    SLICE_X15Y62         FDRE (Setup_fdre_C_R)       -0.429    21.105    v2/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.105    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                 12.821    

Slack (MET) :             12.821ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 0.828ns (12.465%)  route 5.815ns (87.535%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 21.520 - 20.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.639     1.641    v2/CLK
    SLICE_X15Y63         FDRE                                         r  v2/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  v2/v_cnt_reg[3]/Q
                         net (fo=18, routed)          2.984     5.082    v2/v_addr[3]
    SLICE_X38Y69         LUT2 (Prop_lut2_I0_O)        0.124     5.206 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.305     6.511    v2/v_cnt[6]_i_2_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.635 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.526     7.161    v2/v_cnt[10]_i_4_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.999     8.284    v2/v_cnt[10]_i_1_n_0
    SLICE_X15Y62         FDRE                                         r  v2/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.517    21.520    v2/CLK
    SLICE_X15Y62         FDRE                                         r  v2/v_cnt_reg[2]/C
                         clock pessimism              0.097    21.617    
                         clock uncertainty           -0.084    21.534    
    SLICE_X15Y62         FDRE (Setup_fdre_C_R)       -0.429    21.105    v2/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.105    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                 12.821    

Slack (MET) :             13.132ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 0.828ns (13.028%)  route 5.528ns (86.972%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 21.519 - 20.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.639     1.641    v2/CLK
    SLICE_X15Y63         FDRE                                         r  v2/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  v2/v_cnt_reg[3]/Q
                         net (fo=18, routed)          2.984     5.082    v2/v_addr[3]
    SLICE_X38Y69         LUT2 (Prop_lut2_I0_O)        0.124     5.206 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.305     6.511    v2/v_cnt[6]_i_2_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.635 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.526     7.161    v2/v_cnt[10]_i_4_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.712     7.997    v2/v_cnt[10]_i_1_n_0
    SLICE_X15Y63         FDRE                                         r  v2/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.516    21.519    v2/CLK
    SLICE_X15Y63         FDRE                                         r  v2/v_cnt_reg[3]/C
                         clock pessimism              0.122    21.641    
                         clock uncertainty           -0.084    21.558    
    SLICE_X15Y63         FDRE (Setup_fdre_C_R)       -0.429    21.129    v2/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.129    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                 13.132    

Slack (MET) :             13.132ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 0.828ns (13.028%)  route 5.528ns (86.972%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 21.519 - 20.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.639     1.641    v2/CLK
    SLICE_X15Y63         FDRE                                         r  v2/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  v2/v_cnt_reg[3]/Q
                         net (fo=18, routed)          2.984     5.082    v2/v_addr[3]
    SLICE_X38Y69         LUT2 (Prop_lut2_I0_O)        0.124     5.206 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.305     6.511    v2/v_cnt[6]_i_2_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.635 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.526     7.161    v2/v_cnt[10]_i_4_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.712     7.997    v2/v_cnt[10]_i_1_n_0
    SLICE_X15Y63         FDRE                                         r  v2/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.516    21.519    v2/CLK
    SLICE_X15Y63         FDRE                                         r  v2/v_cnt_reg[7]/C
                         clock pessimism              0.122    21.641    
                         clock uncertainty           -0.084    21.558    
    SLICE_X15Y63         FDRE (Setup_fdre_C_R)       -0.429    21.129    v2/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         21.129    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                 13.132    

Slack (MET) :             13.132ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 0.828ns (13.028%)  route 5.528ns (86.972%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 21.519 - 20.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.639     1.641    v2/CLK
    SLICE_X15Y63         FDRE                                         r  v2/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  v2/v_cnt_reg[3]/Q
                         net (fo=18, routed)          2.984     5.082    v2/v_addr[3]
    SLICE_X38Y69         LUT2 (Prop_lut2_I0_O)        0.124     5.206 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.305     6.511    v2/v_cnt[6]_i_2_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.635 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.526     7.161    v2/v_cnt[10]_i_4_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.712     7.997    v2/v_cnt[10]_i_1_n_0
    SLICE_X15Y63         FDRE                                         r  v2/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.516    21.519    v2/CLK
    SLICE_X15Y63         FDRE                                         r  v2/v_cnt_reg[8]/C
                         clock pessimism              0.122    21.641    
                         clock uncertainty           -0.084    21.558    
    SLICE_X15Y63         FDRE (Setup_fdre_C_R)       -0.429    21.129    v2/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         21.129    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                 13.132    

Slack (MET) :             13.132ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 0.828ns (13.028%)  route 5.528ns (86.972%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 21.519 - 20.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.639     1.641    v2/CLK
    SLICE_X15Y63         FDRE                                         r  v2/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  v2/v_cnt_reg[3]/Q
                         net (fo=18, routed)          2.984     5.082    v2/v_addr[3]
    SLICE_X38Y69         LUT2 (Prop_lut2_I0_O)        0.124     5.206 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.305     6.511    v2/v_cnt[6]_i_2_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.635 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.526     7.161    v2/v_cnt[10]_i_4_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.712     7.997    v2/v_cnt[10]_i_1_n_0
    SLICE_X15Y63         FDRE                                         r  v2/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.516    21.519    v2/CLK
    SLICE_X15Y63         FDRE                                         r  v2/v_cnt_reg[9]/C
                         clock pessimism              0.122    21.641    
                         clock uncertainty           -0.084    21.558    
    SLICE_X15Y63         FDRE (Setup_fdre_C_R)       -0.429    21.129    v2/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         21.129    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                 13.132    

Slack (MET) :             13.290ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 0.828ns (13.414%)  route 5.345ns (86.586%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 21.519 - 20.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.639     1.641    v2/CLK
    SLICE_X15Y63         FDRE                                         r  v2/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  v2/v_cnt_reg[3]/Q
                         net (fo=18, routed)          2.984     5.082    v2/v_addr[3]
    SLICE_X38Y69         LUT2 (Prop_lut2_I0_O)        0.124     5.206 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.305     6.511    v2/v_cnt[6]_i_2_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.635 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.526     7.161    v2/v_cnt[10]_i_4_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.529     7.814    v2/v_cnt[10]_i_1_n_0
    SLICE_X15Y64         FDRE                                         r  v2/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.516    21.519    v2/CLK
    SLICE_X15Y64         FDRE                                         r  v2/v_cnt_reg[10]/C
                         clock pessimism              0.097    21.616    
                         clock uncertainty           -0.084    21.533    
    SLICE_X15Y64         FDRE (Setup_fdre_C_R)       -0.429    21.104    v2/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         21.104    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                 13.290    

Slack (MET) :             13.290ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 0.828ns (13.414%)  route 5.345ns (86.586%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 21.519 - 20.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.639     1.641    v2/CLK
    SLICE_X15Y63         FDRE                                         r  v2/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  v2/v_cnt_reg[3]/Q
                         net (fo=18, routed)          2.984     5.082    v2/v_addr[3]
    SLICE_X38Y69         LUT2 (Prop_lut2_I0_O)        0.124     5.206 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.305     6.511    v2/v_cnt[6]_i_2_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.635 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.526     7.161    v2/v_cnt[10]_i_4_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.529     7.814    v2/v_cnt[10]_i_1_n_0
    SLICE_X15Y64         FDRE                                         r  v2/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.516    21.519    v2/CLK
    SLICE_X15Y64         FDRE                                         r  v2/v_cnt_reg[5]/C
                         clock pessimism              0.097    21.616    
                         clock uncertainty           -0.084    21.533    
    SLICE_X15Y64         FDRE (Setup_fdre_C_R)       -0.429    21.104    v2/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         21.104    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                 13.290    

Slack (MET) :             13.290ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 0.828ns (13.414%)  route 5.345ns (86.586%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 21.519 - 20.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.639     1.641    v2/CLK
    SLICE_X15Y63         FDRE                                         r  v2/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  v2/v_cnt_reg[3]/Q
                         net (fo=18, routed)          2.984     5.082    v2/v_addr[3]
    SLICE_X38Y69         LUT2 (Prop_lut2_I0_O)        0.124     5.206 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.305     6.511    v2/v_cnt[6]_i_2_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.635 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.526     7.161    v2/v_cnt[10]_i_4_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.529     7.814    v2/v_cnt[10]_i_1_n_0
    SLICE_X15Y64         FDRE                                         r  v2/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.516    21.519    v2/CLK
    SLICE_X15Y64         FDRE                                         r  v2/v_cnt_reg[6]/C
                         clock pessimism              0.097    21.616    
                         clock uncertainty           -0.084    21.533    
    SLICE_X15Y64         FDRE (Setup_fdre_C_R)       -0.429    21.104    v2/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         21.104    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                 13.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ps/temp_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/ps2_byte_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.987%)  route 0.262ns (65.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.565     0.567    ps/clk_out1
    SLICE_X68Y100        FDRE                                         r  ps/temp_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  ps/temp_data_reg[1]/Q
                         net (fo=3, routed)           0.262     0.970    ps/temp_data[1]
    SLICE_X68Y99         FDRE                                         r  ps/ps2_byte_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.839     0.841    ps/clk_out1
    SLICE_X68Y99         FDRE                                         r  ps/ps2_byte_r_reg[1]/C
                         clock pessimism              0.000     0.841    
    SLICE_X68Y99         FDRE (Hold_fdre_C_D)         0.047     0.888    ps/ps2_byte_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.397%)  route 0.117ns (38.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.569     0.571    v2/CLK
    SLICE_X15Y64         FDRE                                         r  v2/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.141     0.712 f  v2/v_cnt_reg[10]/Q
                         net (fo=13, routed)          0.117     0.829    v2/v_addr[10]
    SLICE_X14Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.874 r  v2/v_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.874    v2/v_cnt[0]_i_1_n_0
    SLICE_X14Y64         FDRE                                         r  v2/v_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.839     0.841    v2/CLK
    SLICE_X14Y64         FDRE                                         r  v2/v_cnt_reg[0]/C
                         clock pessimism             -0.257     0.584    
    SLICE_X14Y64         FDRE (Hold_fdre_C_D)         0.120     0.704    v2/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ps/FSM_sequential_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/temp_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.502%)  route 0.334ns (61.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.565     0.567    ps/clk_out1
    SLICE_X66Y100        FDRE                                         r  ps/FSM_sequential_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.164     0.731 r  ps/FSM_sequential_num_reg[2]/Q
                         net (fo=14, routed)          0.334     1.065    ps/num[2]
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.110 r  ps/temp_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.110    ps/temp_data[3]_i_1_n_0
    SLICE_X69Y99         FDRE                                         r  ps/temp_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.839     0.841    ps/clk_out1
    SLICE_X69Y99         FDRE                                         r  ps/temp_data_reg[3]/C
                         clock pessimism              0.000     0.841    
    SLICE_X69Y99         FDRE (Hold_fdre_C_D)         0.091     0.932    ps/temp_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ps/FSM_sequential_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/temp_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.209ns (38.209%)  route 0.338ns (61.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.565     0.567    ps/clk_out1
    SLICE_X66Y100        FDRE                                         r  ps/FSM_sequential_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.164     0.731 r  ps/FSM_sequential_num_reg[0]/Q
                         net (fo=15, routed)          0.338     1.069    ps/num[0]
    SLICE_X67Y98         LUT6 (Prop_lut6_I4_O)        0.045     1.114 r  ps/temp_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.114    ps/temp_data[0]_i_1_n_0
    SLICE_X67Y98         FDRE                                         r  ps/temp_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.839     0.841    ps/clk_out1
    SLICE_X67Y98         FDRE                                         r  ps/temp_data_reg[0]/C
                         clock pessimism              0.000     0.841    
    SLICE_X67Y98         FDRE (Hold_fdre_C_D)         0.091     0.932    ps/temp_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ps/temp_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/ps2_byte_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.141ns (26.377%)  route 0.394ns (73.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.565     0.567    ps/clk_out1
    SLICE_X68Y100        FDRE                                         r  ps/temp_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  ps/temp_data_reg[6]/Q
                         net (fo=3, routed)           0.394     1.101    ps/temp_data[6]
    SLICE_X68Y99         FDRE                                         r  ps/ps2_byte_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.839     0.841    ps/clk_out1
    SLICE_X68Y99         FDRE                                         r  ps/ps2_byte_r_reg[6]/C
                         clock pessimism              0.000     0.841    
    SLICE_X68Y99         FDRE (Hold_fdre_C_D)         0.076     0.917    ps/ps2_byte_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ps/FSM_sequential_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/ps2_byte_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.772%)  route 0.211ns (50.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.565     0.567    ps/clk_out1
    SLICE_X66Y100        FDRE                                         r  ps/FSM_sequential_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.164     0.731 f  ps/FSM_sequential_num_reg[2]/Q
                         net (fo=14, routed)          0.095     0.826    ps/num[2]
    SLICE_X67Y100        LUT6 (Prop_lut6_I2_O)        0.045     0.871 r  ps/ps2_byte_r[7]_i_1/O
                         net (fo=8, routed)           0.115     0.987    ps/ps2_byte_r
    SLICE_X68Y99         FDRE                                         r  ps/ps2_byte_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.839     0.841    ps/clk_out1
    SLICE_X68Y99         FDRE                                         r  ps/ps2_byte_r_reg[0]/C
                         clock pessimism              0.000     0.841    
    SLICE_X68Y99         FDRE (Hold_fdre_C_CE)       -0.039     0.802    ps/ps2_byte_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ps/FSM_sequential_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/ps2_byte_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.772%)  route 0.211ns (50.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.565     0.567    ps/clk_out1
    SLICE_X66Y100        FDRE                                         r  ps/FSM_sequential_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.164     0.731 f  ps/FSM_sequential_num_reg[2]/Q
                         net (fo=14, routed)          0.095     0.826    ps/num[2]
    SLICE_X67Y100        LUT6 (Prop_lut6_I2_O)        0.045     0.871 r  ps/ps2_byte_r[7]_i_1/O
                         net (fo=8, routed)           0.115     0.987    ps/ps2_byte_r
    SLICE_X68Y99         FDRE                                         r  ps/ps2_byte_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.839     0.841    ps/clk_out1
    SLICE_X68Y99         FDRE                                         r  ps/ps2_byte_r_reg[1]/C
                         clock pessimism              0.000     0.841    
    SLICE_X68Y99         FDRE (Hold_fdre_C_CE)       -0.039     0.802    ps/ps2_byte_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ps/FSM_sequential_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/ps2_byte_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.772%)  route 0.211ns (50.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.565     0.567    ps/clk_out1
    SLICE_X66Y100        FDRE                                         r  ps/FSM_sequential_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.164     0.731 f  ps/FSM_sequential_num_reg[2]/Q
                         net (fo=14, routed)          0.095     0.826    ps/num[2]
    SLICE_X67Y100        LUT6 (Prop_lut6_I2_O)        0.045     0.871 r  ps/ps2_byte_r[7]_i_1/O
                         net (fo=8, routed)           0.115     0.987    ps/ps2_byte_r
    SLICE_X68Y99         FDRE                                         r  ps/ps2_byte_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.839     0.841    ps/clk_out1
    SLICE_X68Y99         FDRE                                         r  ps/ps2_byte_r_reg[2]/C
                         clock pessimism              0.000     0.841    
    SLICE_X68Y99         FDRE (Hold_fdre_C_CE)       -0.039     0.802    ps/ps2_byte_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ps/FSM_sequential_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/ps2_byte_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.772%)  route 0.211ns (50.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.565     0.567    ps/clk_out1
    SLICE_X66Y100        FDRE                                         r  ps/FSM_sequential_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.164     0.731 f  ps/FSM_sequential_num_reg[2]/Q
                         net (fo=14, routed)          0.095     0.826    ps/num[2]
    SLICE_X67Y100        LUT6 (Prop_lut6_I2_O)        0.045     0.871 r  ps/ps2_byte_r[7]_i_1/O
                         net (fo=8, routed)           0.115     0.987    ps/ps2_byte_r
    SLICE_X68Y99         FDRE                                         r  ps/ps2_byte_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.839     0.841    ps/clk_out1
    SLICE_X68Y99         FDRE                                         r  ps/ps2_byte_r_reg[3]/C
                         clock pessimism              0.000     0.841    
    SLICE_X68Y99         FDRE (Hold_fdre_C_CE)       -0.039     0.802    ps/ps2_byte_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ps/FSM_sequential_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/ps2_byte_r_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.772%)  route 0.211ns (50.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.565     0.567    ps/clk_out1
    SLICE_X66Y100        FDRE                                         r  ps/FSM_sequential_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.164     0.731 f  ps/FSM_sequential_num_reg[2]/Q
                         net (fo=14, routed)          0.095     0.826    ps/num[2]
    SLICE_X67Y100        LUT6 (Prop_lut6_I2_O)        0.045     0.871 r  ps/ps2_byte_r[7]_i_1/O
                         net (fo=8, routed)           0.115     0.987    ps/ps2_byte_r
    SLICE_X68Y99         FDRE                                         r  ps/ps2_byte_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.839     0.841    ps/clk_out1
    SLICE_X68Y99         FDRE                                         r  ps/ps2_byte_r_reg[4]/C
                         clock pessimism              0.000     0.841    
    SLICE_X68Y99         FDRE (Hold_fdre_C_CE)       -0.039     0.802    ps/ps2_byte_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { c2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    c2/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X66Y100    ps/FSM_sequential_num_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X66Y100    ps/FSM_sequential_num_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X66Y100    ps/FSM_sequential_num_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X66Y100    ps/FSM_sequential_num_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X68Y100    ps/key_f0_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X63Y99     ps/ps2_ascii_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X66Y99     ps/ps2_ascii_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X66Y99     ps/ps2_ascii_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y99     ps/ps2_ascii_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X66Y99     ps/ps2_ascii_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X66Y99     ps/ps2_ascii_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X64Y99     ps/ps2_ascii_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X65Y99     ps/ps2_ascii_reg[4]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X65Y99     ps/ps2_ascii_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y99     ps/ps2_byte_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y99     ps/ps2_byte_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y99     ps/ps2_byte_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y99     ps/ps2_byte_r_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y99     ps/ps2_ascii_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y63     v2/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y63     v2/h_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y63     v2/h_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y63     v2/h_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y63     v2/h_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y65     v2/h_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y64     v2/h_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y64     v2/h_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y67     v2/h_de_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    c2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 b4/delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b4/prediv_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 1.393ns (21.677%)  route 5.033ns (78.323%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.600     5.202    b4/clk
    SLICE_X58Y128        FDRE                                         r  b4/delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.478     5.680 f  b4/delay_reg[6]/Q
                         net (fo=23, routed)          1.331     7.012    b4/delay_reg_n_0_[6]
    SLICE_X55Y125        LUT2 (Prop_lut2_I0_O)        0.295     7.307 f  b4/prediv[15]_i_51/O
                         net (fo=3, routed)           0.472     7.779    b4/prediv[15]_i_51_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I3_O)        0.124     7.903 f  b4/prediv[15]_i_59/O
                         net (fo=1, routed)           0.670     8.573    b4/prediv[15]_i_59_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I5_O)        0.124     8.697 f  b4/prediv[15]_i_35/O
                         net (fo=1, routed)           0.452     9.149    b4/prediv[15]_i_35_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I1_O)        0.124     9.273 f  b4/prediv[15]_i_13/O
                         net (fo=1, routed)           0.650     9.923    b4/prediv[15]_i_13_n_0
    SLICE_X55Y125        LUT6 (Prop_lut6_I2_O)        0.124    10.047 f  b4/prediv[15]_i_4__0/O
                         net (fo=1, routed)           0.760    10.807    b4/prediv[15]_i_4__0_n_0
    SLICE_X58Y125        LUT6 (Prop_lut6_I2_O)        0.124    10.931 r  b4/prediv[15]_i_1__0/O
                         net (fo=15, routed)          0.697    11.629    b4/prediv[15]_i_1__0_n_0
    SLICE_X57Y121        FDRE                                         r  b4/prediv_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.477    14.899    b4/clk
    SLICE_X57Y121        FDRE                                         r  b4/prediv_reg[8]/C
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X57Y121        FDRE (Setup_fdre_C_CE)      -0.205    14.918    b4/prediv_reg[8]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -11.629    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 b4/delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b4/prediv_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 1.393ns (21.677%)  route 5.033ns (78.323%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.600     5.202    b4/clk
    SLICE_X58Y128        FDRE                                         r  b4/delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.478     5.680 f  b4/delay_reg[6]/Q
                         net (fo=23, routed)          1.331     7.012    b4/delay_reg_n_0_[6]
    SLICE_X55Y125        LUT2 (Prop_lut2_I0_O)        0.295     7.307 f  b4/prediv[15]_i_51/O
                         net (fo=3, routed)           0.472     7.779    b4/prediv[15]_i_51_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I3_O)        0.124     7.903 f  b4/prediv[15]_i_59/O
                         net (fo=1, routed)           0.670     8.573    b4/prediv[15]_i_59_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I5_O)        0.124     8.697 f  b4/prediv[15]_i_35/O
                         net (fo=1, routed)           0.452     9.149    b4/prediv[15]_i_35_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I1_O)        0.124     9.273 f  b4/prediv[15]_i_13/O
                         net (fo=1, routed)           0.650     9.923    b4/prediv[15]_i_13_n_0
    SLICE_X55Y125        LUT6 (Prop_lut6_I2_O)        0.124    10.047 f  b4/prediv[15]_i_4__0/O
                         net (fo=1, routed)           0.760    10.807    b4/prediv[15]_i_4__0_n_0
    SLICE_X58Y125        LUT6 (Prop_lut6_I2_O)        0.124    10.931 r  b4/prediv[15]_i_1__0/O
                         net (fo=15, routed)          0.697    11.629    b4/prediv[15]_i_1__0_n_0
    SLICE_X56Y121        FDRE                                         r  b4/prediv_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.477    14.899    b4/clk
    SLICE_X56Y121        FDRE                                         r  b4/prediv_reg[0]/C
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X56Y121        FDRE (Setup_fdre_C_CE)      -0.169    14.954    b4/prediv_reg[0]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -11.629    
  -------------------------------------------------------------------
                         slack                                  3.325    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 b4/delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b4/prediv_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 1.393ns (21.677%)  route 5.033ns (78.323%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.600     5.202    b4/clk
    SLICE_X58Y128        FDRE                                         r  b4/delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.478     5.680 f  b4/delay_reg[6]/Q
                         net (fo=23, routed)          1.331     7.012    b4/delay_reg_n_0_[6]
    SLICE_X55Y125        LUT2 (Prop_lut2_I0_O)        0.295     7.307 f  b4/prediv[15]_i_51/O
                         net (fo=3, routed)           0.472     7.779    b4/prediv[15]_i_51_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I3_O)        0.124     7.903 f  b4/prediv[15]_i_59/O
                         net (fo=1, routed)           0.670     8.573    b4/prediv[15]_i_59_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I5_O)        0.124     8.697 f  b4/prediv[15]_i_35/O
                         net (fo=1, routed)           0.452     9.149    b4/prediv[15]_i_35_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I1_O)        0.124     9.273 f  b4/prediv[15]_i_13/O
                         net (fo=1, routed)           0.650     9.923    b4/prediv[15]_i_13_n_0
    SLICE_X55Y125        LUT6 (Prop_lut6_I2_O)        0.124    10.047 f  b4/prediv[15]_i_4__0/O
                         net (fo=1, routed)           0.760    10.807    b4/prediv[15]_i_4__0_n_0
    SLICE_X58Y125        LUT6 (Prop_lut6_I2_O)        0.124    10.931 r  b4/prediv[15]_i_1__0/O
                         net (fo=15, routed)          0.697    11.629    b4/prediv[15]_i_1__0_n_0
    SLICE_X56Y121        FDSE                                         r  b4/prediv_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.477    14.899    b4/clk
    SLICE_X56Y121        FDSE                                         r  b4/prediv_reg[10]/C
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X56Y121        FDSE (Setup_fdse_C_CE)      -0.169    14.954    b4/prediv_reg[10]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -11.629    
  -------------------------------------------------------------------
                         slack                                  3.325    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 b4/delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b4/prediv_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 1.393ns (21.677%)  route 5.033ns (78.323%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.600     5.202    b4/clk
    SLICE_X58Y128        FDRE                                         r  b4/delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.478     5.680 f  b4/delay_reg[6]/Q
                         net (fo=23, routed)          1.331     7.012    b4/delay_reg_n_0_[6]
    SLICE_X55Y125        LUT2 (Prop_lut2_I0_O)        0.295     7.307 f  b4/prediv[15]_i_51/O
                         net (fo=3, routed)           0.472     7.779    b4/prediv[15]_i_51_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I3_O)        0.124     7.903 f  b4/prediv[15]_i_59/O
                         net (fo=1, routed)           0.670     8.573    b4/prediv[15]_i_59_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I5_O)        0.124     8.697 f  b4/prediv[15]_i_35/O
                         net (fo=1, routed)           0.452     9.149    b4/prediv[15]_i_35_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I1_O)        0.124     9.273 f  b4/prediv[15]_i_13/O
                         net (fo=1, routed)           0.650     9.923    b4/prediv[15]_i_13_n_0
    SLICE_X55Y125        LUT6 (Prop_lut6_I2_O)        0.124    10.047 f  b4/prediv[15]_i_4__0/O
                         net (fo=1, routed)           0.760    10.807    b4/prediv[15]_i_4__0_n_0
    SLICE_X58Y125        LUT6 (Prop_lut6_I2_O)        0.124    10.931 r  b4/prediv[15]_i_1__0/O
                         net (fo=15, routed)          0.697    11.629    b4/prediv[15]_i_1__0_n_0
    SLICE_X56Y121        FDRE                                         r  b4/prediv_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.477    14.899    b4/clk
    SLICE_X56Y121        FDRE                                         r  b4/prediv_reg[1]/C
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X56Y121        FDRE (Setup_fdre_C_CE)      -0.169    14.954    b4/prediv_reg[1]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -11.629    
  -------------------------------------------------------------------
                         slack                                  3.325    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 b4/delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b4/prediv_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 1.393ns (21.677%)  route 5.033ns (78.323%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.600     5.202    b4/clk
    SLICE_X58Y128        FDRE                                         r  b4/delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.478     5.680 f  b4/delay_reg[6]/Q
                         net (fo=23, routed)          1.331     7.012    b4/delay_reg_n_0_[6]
    SLICE_X55Y125        LUT2 (Prop_lut2_I0_O)        0.295     7.307 f  b4/prediv[15]_i_51/O
                         net (fo=3, routed)           0.472     7.779    b4/prediv[15]_i_51_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I3_O)        0.124     7.903 f  b4/prediv[15]_i_59/O
                         net (fo=1, routed)           0.670     8.573    b4/prediv[15]_i_59_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I5_O)        0.124     8.697 f  b4/prediv[15]_i_35/O
                         net (fo=1, routed)           0.452     9.149    b4/prediv[15]_i_35_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I1_O)        0.124     9.273 f  b4/prediv[15]_i_13/O
                         net (fo=1, routed)           0.650     9.923    b4/prediv[15]_i_13_n_0
    SLICE_X55Y125        LUT6 (Prop_lut6_I2_O)        0.124    10.047 f  b4/prediv[15]_i_4__0/O
                         net (fo=1, routed)           0.760    10.807    b4/prediv[15]_i_4__0_n_0
    SLICE_X58Y125        LUT6 (Prop_lut6_I2_O)        0.124    10.931 r  b4/prediv[15]_i_1__0/O
                         net (fo=15, routed)          0.697    11.629    b4/prediv[15]_i_1__0_n_0
    SLICE_X56Y121        FDRE                                         r  b4/prediv_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.477    14.899    b4/clk
    SLICE_X56Y121        FDRE                                         r  b4/prediv_reg[2]/C
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X56Y121        FDRE (Setup_fdre_C_CE)      -0.169    14.954    b4/prediv_reg[2]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -11.629    
  -------------------------------------------------------------------
                         slack                                  3.325    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 b4/delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b4/prediv_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 1.393ns (21.677%)  route 5.033ns (78.323%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.600     5.202    b4/clk
    SLICE_X58Y128        FDRE                                         r  b4/delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.478     5.680 f  b4/delay_reg[6]/Q
                         net (fo=23, routed)          1.331     7.012    b4/delay_reg_n_0_[6]
    SLICE_X55Y125        LUT2 (Prop_lut2_I0_O)        0.295     7.307 f  b4/prediv[15]_i_51/O
                         net (fo=3, routed)           0.472     7.779    b4/prediv[15]_i_51_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I3_O)        0.124     7.903 f  b4/prediv[15]_i_59/O
                         net (fo=1, routed)           0.670     8.573    b4/prediv[15]_i_59_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I5_O)        0.124     8.697 f  b4/prediv[15]_i_35/O
                         net (fo=1, routed)           0.452     9.149    b4/prediv[15]_i_35_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I1_O)        0.124     9.273 f  b4/prediv[15]_i_13/O
                         net (fo=1, routed)           0.650     9.923    b4/prediv[15]_i_13_n_0
    SLICE_X55Y125        LUT6 (Prop_lut6_I2_O)        0.124    10.047 f  b4/prediv[15]_i_4__0/O
                         net (fo=1, routed)           0.760    10.807    b4/prediv[15]_i_4__0_n_0
    SLICE_X58Y125        LUT6 (Prop_lut6_I2_O)        0.124    10.931 r  b4/prediv[15]_i_1__0/O
                         net (fo=15, routed)          0.697    11.629    b4/prediv[15]_i_1__0_n_0
    SLICE_X56Y121        FDRE                                         r  b4/prediv_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.477    14.899    b4/clk
    SLICE_X56Y121        FDRE                                         r  b4/prediv_reg[3]/C
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X56Y121        FDRE (Setup_fdre_C_CE)      -0.169    14.954    b4/prediv_reg[3]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -11.629    
  -------------------------------------------------------------------
                         slack                                  3.325    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 b4/delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b4/prediv_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 1.393ns (21.677%)  route 5.033ns (78.323%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.600     5.202    b4/clk
    SLICE_X58Y128        FDRE                                         r  b4/delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.478     5.680 f  b4/delay_reg[6]/Q
                         net (fo=23, routed)          1.331     7.012    b4/delay_reg_n_0_[6]
    SLICE_X55Y125        LUT2 (Prop_lut2_I0_O)        0.295     7.307 f  b4/prediv[15]_i_51/O
                         net (fo=3, routed)           0.472     7.779    b4/prediv[15]_i_51_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I3_O)        0.124     7.903 f  b4/prediv[15]_i_59/O
                         net (fo=1, routed)           0.670     8.573    b4/prediv[15]_i_59_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I5_O)        0.124     8.697 f  b4/prediv[15]_i_35/O
                         net (fo=1, routed)           0.452     9.149    b4/prediv[15]_i_35_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I1_O)        0.124     9.273 f  b4/prediv[15]_i_13/O
                         net (fo=1, routed)           0.650     9.923    b4/prediv[15]_i_13_n_0
    SLICE_X55Y125        LUT6 (Prop_lut6_I2_O)        0.124    10.047 f  b4/prediv[15]_i_4__0/O
                         net (fo=1, routed)           0.760    10.807    b4/prediv[15]_i_4__0_n_0
    SLICE_X58Y125        LUT6 (Prop_lut6_I2_O)        0.124    10.931 r  b4/prediv[15]_i_1__0/O
                         net (fo=15, routed)          0.697    11.629    b4/prediv[15]_i_1__0_n_0
    SLICE_X56Y121        FDSE                                         r  b4/prediv_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.477    14.899    b4/clk
    SLICE_X56Y121        FDSE                                         r  b4/prediv_reg[4]/C
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X56Y121        FDSE (Setup_fdse_C_CE)      -0.169    14.954    b4/prediv_reg[4]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -11.629    
  -------------------------------------------------------------------
                         slack                                  3.325    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 b4/delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b4/prediv_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 1.393ns (21.677%)  route 5.033ns (78.323%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.600     5.202    b4/clk
    SLICE_X58Y128        FDRE                                         r  b4/delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.478     5.680 f  b4/delay_reg[6]/Q
                         net (fo=23, routed)          1.331     7.012    b4/delay_reg_n_0_[6]
    SLICE_X55Y125        LUT2 (Prop_lut2_I0_O)        0.295     7.307 f  b4/prediv[15]_i_51/O
                         net (fo=3, routed)           0.472     7.779    b4/prediv[15]_i_51_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I3_O)        0.124     7.903 f  b4/prediv[15]_i_59/O
                         net (fo=1, routed)           0.670     8.573    b4/prediv[15]_i_59_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I5_O)        0.124     8.697 f  b4/prediv[15]_i_35/O
                         net (fo=1, routed)           0.452     9.149    b4/prediv[15]_i_35_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I1_O)        0.124     9.273 f  b4/prediv[15]_i_13/O
                         net (fo=1, routed)           0.650     9.923    b4/prediv[15]_i_13_n_0
    SLICE_X55Y125        LUT6 (Prop_lut6_I2_O)        0.124    10.047 f  b4/prediv[15]_i_4__0/O
                         net (fo=1, routed)           0.760    10.807    b4/prediv[15]_i_4__0_n_0
    SLICE_X58Y125        LUT6 (Prop_lut6_I2_O)        0.124    10.931 r  b4/prediv[15]_i_1__0/O
                         net (fo=15, routed)          0.697    11.629    b4/prediv[15]_i_1__0_n_0
    SLICE_X56Y121        FDRE                                         r  b4/prediv_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.477    14.899    b4/clk
    SLICE_X56Y121        FDRE                                         r  b4/prediv_reg[6]/C
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X56Y121        FDRE (Setup_fdre_C_CE)      -0.169    14.954    b4/prediv_reg[6]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -11.629    
  -------------------------------------------------------------------
                         slack                                  3.325    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 b4/delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b4/prediv_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 1.393ns (21.677%)  route 5.033ns (78.323%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.600     5.202    b4/clk
    SLICE_X58Y128        FDRE                                         r  b4/delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.478     5.680 f  b4/delay_reg[6]/Q
                         net (fo=23, routed)          1.331     7.012    b4/delay_reg_n_0_[6]
    SLICE_X55Y125        LUT2 (Prop_lut2_I0_O)        0.295     7.307 f  b4/prediv[15]_i_51/O
                         net (fo=3, routed)           0.472     7.779    b4/prediv[15]_i_51_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I3_O)        0.124     7.903 f  b4/prediv[15]_i_59/O
                         net (fo=1, routed)           0.670     8.573    b4/prediv[15]_i_59_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I5_O)        0.124     8.697 f  b4/prediv[15]_i_35/O
                         net (fo=1, routed)           0.452     9.149    b4/prediv[15]_i_35_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I1_O)        0.124     9.273 f  b4/prediv[15]_i_13/O
                         net (fo=1, routed)           0.650     9.923    b4/prediv[15]_i_13_n_0
    SLICE_X55Y125        LUT6 (Prop_lut6_I2_O)        0.124    10.047 f  b4/prediv[15]_i_4__0/O
                         net (fo=1, routed)           0.760    10.807    b4/prediv[15]_i_4__0_n_0
    SLICE_X58Y125        LUT6 (Prop_lut6_I2_O)        0.124    10.931 r  b4/prediv[15]_i_1__0/O
                         net (fo=15, routed)          0.697    11.629    b4/prediv[15]_i_1__0_n_0
    SLICE_X56Y121        FDRE                                         r  b4/prediv_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.477    14.899    b4/clk
    SLICE_X56Y121        FDRE                                         r  b4/prediv_reg[9]/C
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X56Y121        FDRE (Setup_fdre_C_CE)      -0.169    14.954    b4/prediv_reg[9]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -11.629    
  -------------------------------------------------------------------
                         slack                                  3.325    

Slack (MET) :             3.336ns  (required time - arrival time)
  Source:                 b4/delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b4/prediv_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 1.393ns (21.719%)  route 5.021ns (78.281%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.600     5.202    b4/clk
    SLICE_X58Y128        FDRE                                         r  b4/delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.478     5.680 f  b4/delay_reg[6]/Q
                         net (fo=23, routed)          1.331     7.012    b4/delay_reg_n_0_[6]
    SLICE_X55Y125        LUT2 (Prop_lut2_I0_O)        0.295     7.307 f  b4/prediv[15]_i_51/O
                         net (fo=3, routed)           0.472     7.779    b4/prediv[15]_i_51_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I3_O)        0.124     7.903 f  b4/prediv[15]_i_59/O
                         net (fo=1, routed)           0.670     8.573    b4/prediv[15]_i_59_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I5_O)        0.124     8.697 f  b4/prediv[15]_i_35/O
                         net (fo=1, routed)           0.452     9.149    b4/prediv[15]_i_35_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I1_O)        0.124     9.273 f  b4/prediv[15]_i_13/O
                         net (fo=1, routed)           0.650     9.923    b4/prediv[15]_i_13_n_0
    SLICE_X55Y125        LUT6 (Prop_lut6_I2_O)        0.124    10.047 f  b4/prediv[15]_i_4__0/O
                         net (fo=1, routed)           0.760    10.807    b4/prediv[15]_i_4__0_n_0
    SLICE_X58Y125        LUT6 (Prop_lut6_I2_O)        0.124    10.931 r  b4/prediv[15]_i_1__0/O
                         net (fo=15, routed)          0.685    11.616    b4/prediv[15]_i_1__0_n_0
    SLICE_X56Y122        FDSE                                         r  b4/prediv_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.475    14.897    b4/clk
    SLICE_X56Y122        FDSE                                         r  b4/prediv_reg[11]/C
                         clock pessimism              0.259    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X56Y122        FDSE (Setup_fdse_C_CE)      -0.169    14.952    b4/prediv_reg[11]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -11.616    
  -------------------------------------------------------------------
                         slack                                  3.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 b3/delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/prediv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.246ns (53.565%)  route 0.213ns (46.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.567     1.486    b3/clk
    SLICE_X58Y98         FDRE                                         r  b3/delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDRE (Prop_fdre_C_Q)         0.148     1.634 r  b3/delay_reg[7]/Q
                         net (fo=10, routed)          0.213     1.848    b3/delay_reg_n_0_[7]
    SLICE_X60Y101        LUT3 (Prop_lut3_I1_O)        0.098     1.946 r  b3/prediv[10]_i_1/O
                         net (fo=1, routed)           0.000     1.946    b3/prediv[10]
    SLICE_X60Y101        FDRE                                         r  b3/prediv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.832     1.997    b3/clk
    SLICE_X60Y101        FDRE                                         r  b3/prediv_reg[10]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X60Y101        FDRE (Hold_fdre_C_D)         0.121     1.872    b3/prediv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 b3/delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/prediv_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.187ns (39.608%)  route 0.285ns (60.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.567     1.486    b3/clk
    SLICE_X59Y98         FDRE                                         r  b3/delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  b3/delay_reg[3]/Q
                         net (fo=7, routed)           0.285     1.912    b3/delay_reg_n_0_[3]
    SLICE_X60Y101        LUT2 (Prop_lut2_I0_O)        0.046     1.958 r  b3/prediv[3]_i_1/O
                         net (fo=1, routed)           0.000     1.958    b3/prediv[3]
    SLICE_X60Y101        FDSE                                         r  b3/prediv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.832     1.997    b3/clk
    SLICE_X60Y101        FDSE                                         r  b3/prediv_reg[3]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X60Y101        FDSE (Hold_fdse_C_D)         0.131     1.882    b3/prediv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 b3/delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/prediv_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.189ns (39.859%)  route 0.285ns (60.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.567     1.486    b3/clk
    SLICE_X59Y98         FDRE                                         r  b3/delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.141     1.627 f  b3/delay_reg[3]/Q
                         net (fo=7, routed)           0.285     1.912    b3/delay_reg_n_0_[3]
    SLICE_X60Y102        LUT2 (Prop_lut2_I0_O)        0.048     1.960 r  b3/prediv[4]_i_1/O
                         net (fo=1, routed)           0.000     1.960    b3/prediv[4]
    SLICE_X60Y102        FDSE                                         r  b3/prediv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.832     1.997    b3/clk
    SLICE_X60Y102        FDSE                                         r  b3/prediv_reg[4]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X60Y102        FDSE (Hold_fdse_C_D)         0.131     1.882    b3/prediv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 b3/delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/prediv_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.480%)  route 0.285ns (60.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.567     1.486    b3/clk
    SLICE_X59Y98         FDRE                                         r  b3/delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  b3/delay_reg[3]/Q
                         net (fo=7, routed)           0.285     1.912    b3/delay_reg_n_0_[3]
    SLICE_X60Y101        LUT4 (Prop_lut4_I2_O)        0.045     1.957 r  b3/prediv[11]_i_1/O
                         net (fo=1, routed)           0.000     1.957    b3/prediv[11]
    SLICE_X60Y101        FDSE                                         r  b3/prediv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.832     1.997    b3/clk
    SLICE_X60Y101        FDSE                                         r  b3/prediv_reg[11]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X60Y101        FDSE (Hold_fdse_C_D)         0.120     1.871    b3/prediv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 b3/delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/prediv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.229ns (42.000%)  route 0.316ns (58.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.567     1.486    b3/clk
    SLICE_X59Y98         FDRE                                         r  b3/delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.128     1.614 r  b3/delay_reg[6]/Q
                         net (fo=10, routed)          0.316     1.931    b3/delay_reg_n_0_[6]
    SLICE_X56Y102        LUT3 (Prop_lut3_I1_O)        0.101     2.032 r  b3/prediv[6]_i_1/O
                         net (fo=1, routed)           0.000     2.032    b3/prediv[6]
    SLICE_X56Y102        FDRE                                         r  b3/prediv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.830     1.995    b3/clk
    SLICE_X56Y102        FDRE                                         r  b3/prediv_reg[6]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y102        FDRE (Hold_fdre_C_D)         0.131     1.880    b3/prediv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 b3/delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/prediv_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.248ns (45.234%)  route 0.300ns (54.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.567     1.486    b3/clk
    SLICE_X58Y98         FDRE                                         r  b3/delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDRE (Prop_fdre_C_Q)         0.148     1.634 f  b3/delay_reg[7]/Q
                         net (fo=10, routed)          0.300     1.935    b3/delay_reg_n_0_[7]
    SLICE_X60Y101        LUT2 (Prop_lut2_I1_O)        0.100     2.035 r  b3/prediv[7]_i_1/O
                         net (fo=1, routed)           0.000     2.035    b3/prediv[7]
    SLICE_X60Y101        FDSE                                         r  b3/prediv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.832     1.997    b3/clk
    SLICE_X60Y101        FDSE                                         r  b3/prediv_reg[7]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X60Y101        FDSE (Hold_fdse_C_D)         0.131     1.882    b3/prediv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 b3/delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/prediv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.226ns (41.679%)  route 0.316ns (58.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.567     1.486    b3/clk
    SLICE_X59Y98         FDRE                                         r  b3/delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.128     1.614 r  b3/delay_reg[6]/Q
                         net (fo=10, routed)          0.316     1.931    b3/delay_reg_n_0_[6]
    SLICE_X56Y102        LUT3 (Prop_lut3_I1_O)        0.098     2.029 r  b3/prediv[14]_i_1/O
                         net (fo=1, routed)           0.000     2.029    b3/prediv[14]
    SLICE_X56Y102        FDRE                                         r  b3/prediv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.830     1.995    b3/clk
    SLICE_X56Y102        FDRE                                         r  b3/prediv_reg[14]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y102        FDRE (Hold_fdre_C_D)         0.120     1.869    b3/prediv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 b3/delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/prediv_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.246ns (45.034%)  route 0.300ns (54.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.567     1.486    b3/clk
    SLICE_X58Y98         FDRE                                         r  b3/delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDRE (Prop_fdre_C_Q)         0.148     1.634 f  b3/delay_reg[7]/Q
                         net (fo=10, routed)          0.300     1.935    b3/delay_reg_n_0_[7]
    SLICE_X60Y101        LUT2 (Prop_lut2_I1_O)        0.098     2.033 r  b3/prediv[13]_i_1/O
                         net (fo=1, routed)           0.000     2.033    b3/prediv[13]
    SLICE_X60Y101        FDSE                                         r  b3/prediv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.832     1.997    b3/clk
    SLICE_X60Y101        FDSE                                         r  b3/prediv_reg[13]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X60Y101        FDSE (Hold_fdse_C_D)         0.121     1.872    b3/prediv_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 b3/delay_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/prediv_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.594%)  route 0.337ns (64.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.567     1.486    b3/clk
    SLICE_X59Y98         FDRE                                         r  b3/delay_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  b3/delay_reg[12]/Q
                         net (fo=9, routed)           0.337     1.964    b3/delay_reg_n_0_[12]
    SLICE_X61Y101        LUT2 (Prop_lut2_I1_O)        0.045     2.009 r  b3/prediv[9]_i_1/O
                         net (fo=1, routed)           0.000     2.009    b3/prediv[9]
    SLICE_X61Y101        FDSE                                         r  b3/prediv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.832     1.997    b3/clk
    SLICE_X61Y101        FDSE                                         r  b3/prediv_reg[9]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X61Y101        FDSE (Hold_fdse_C_D)         0.092     1.843    b3/prediv_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 b3/delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/prediv_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.226ns (37.767%)  route 0.372ns (62.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.567     1.486    b3/clk
    SLICE_X59Y98         FDRE                                         r  b3/delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.128     1.614 r  b3/delay_reg[6]/Q
                         net (fo=10, routed)          0.372     1.987    b3/delay_reg_n_0_[6]
    SLICE_X60Y102        LUT3 (Prop_lut3_I2_O)        0.098     2.085 r  b3/prediv[15]_i_2/O
                         net (fo=1, routed)           0.000     2.085    b3/prediv[15]
    SLICE_X60Y102        FDSE                                         r  b3/prediv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.832     1.997    b3/clk
    SLICE_X60Y102        FDSE                                         r  b3/prediv_reg[15]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X60Y102        FDSE (Hold_fdse_C_D)         0.120     1.871    b3/prediv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y19   aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y19   aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14   aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14   aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y76   aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y76   aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y100  b3/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y102  b3/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y102  b3/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y100  b3/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y100  b3/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y100  b3/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y101  b3/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y101  b3/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y98   b3/beep_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y102  b3/delay_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y100  b3/delay_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y102  b3/delay_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y101  b3/prediv_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X60Y101  b3/prediv_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X61Y101  b3/prediv_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X60Y101  b3/prediv_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X60Y102  b3/prediv_reg[15]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X61Y101  b3/prediv_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            2  Failing Endpoints,  Worst Slack       -0.042ns,  Total Violation       -0.050ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.042ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.809ns  (logic 4.899ns (38.248%)  route 7.910ns (61.752%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 15.156 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.639     1.641    v2/CLK
    SLICE_X13Y63         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.695     3.792    v2/h_addr[6]
    SLICE_X12Y64         LUT5 (Prop_lut5_I3_O)        0.150     3.942 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.652     4.594    v2/raddr__0_i_27_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.328     4.922 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.812     5.734    v2/raddr__0_i_21_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.858 r  v2/raddr__0_i_8/O
                         net (fo=1, routed)           0.937     6.795    v1/A[2]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      3.841    10.636 r  v1/raddr__0/P[1]
                         net (fo=55, routed)          3.814    14.450    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y1          RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.733    15.156    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.156    
                         clock uncertainty           -0.182    14.973    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.407    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -14.450    
  -------------------------------------------------------------------
                         slack                                 -0.042    

Slack (VIOLATED) :        -0.007ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.802ns  (logic 4.899ns (38.267%)  route 7.903ns (61.733%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 15.185 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.639     1.641    v2/CLK
    SLICE_X13Y63         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.695     3.792    v2/h_addr[6]
    SLICE_X12Y64         LUT5 (Prop_lut5_I3_O)        0.150     3.942 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.652     4.594    v2/raddr__0_i_27_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.328     4.922 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.812     5.734    v2/raddr__0_i_21_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.858 r  v2/raddr__0_i_8/O
                         net (fo=1, routed)           0.937     6.795    v1/A[2]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    10.636 r  v1/raddr__0/P[3]
                         net (fo=55, routed)          3.808    14.444    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y6          RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.762    15.185    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.185    
                         clock uncertainty           -0.182    15.002    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.436    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.436    
                         arrival time                         -14.444    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.577ns  (logic 4.899ns (38.953%)  route 7.678ns (61.047%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.639     1.641    v2/CLK
    SLICE_X13Y63         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.695     3.792    v2/h_addr[6]
    SLICE_X12Y64         LUT5 (Prop_lut5_I3_O)        0.150     3.942 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.652     4.594    v2/raddr__0_i_27_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.328     4.922 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.812     5.734    v2/raddr__0_i_21_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.858 r  v2/raddr__0_i_8/O
                         net (fo=1, routed)           0.937     6.795    v1/A[2]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[2]_P[6])
                                                      3.841    10.636 r  v1/raddr__0/P[6]
                         net (fo=55, routed)          3.582    14.218    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y21         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.549    14.971    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.971    
                         clock uncertainty           -0.182    14.789    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.223    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                         -14.218    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.586ns  (logic 4.899ns (38.925%)  route 7.687ns (61.075%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 14.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.639     1.641    v2/CLK
    SLICE_X13Y63         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.695     3.792    v2/h_addr[6]
    SLICE_X12Y64         LUT5 (Prop_lut5_I3_O)        0.150     3.942 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.652     4.594    v2/raddr__0_i_27_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.328     4.922 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.812     5.734    v2/raddr__0_i_21_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.858 r  v2/raddr__0_i_8/O
                         net (fo=1, routed)           0.937     6.795    v1/A[2]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[2]_P[5])
                                                      3.841    10.636 r  v1/raddr__0/P[5]
                         net (fo=55, routed)          3.591    14.227    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y17         RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.564    14.986    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.986    
                         clock uncertainty           -0.182    14.804    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.238    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.631ns  (logic 4.899ns (38.785%)  route 7.732ns (61.215%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 15.057 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.639     1.641    v2/CLK
    SLICE_X13Y63         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.695     3.792    v2/h_addr[6]
    SLICE_X12Y64         LUT5 (Prop_lut5_I3_O)        0.150     3.942 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.652     4.594    v2/raddr__0_i_27_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.328     4.922 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.812     5.734    v2/raddr__0_i_21_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.858 r  v2/raddr__0_i_8/O
                         net (fo=1, routed)           0.937     6.795    v1/A[2]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    10.636 r  v1/raddr__0/P[3]
                         net (fo=55, routed)          3.637    14.273    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y17         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.635    15.057    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.057    
                         clock uncertainty           -0.182    14.875    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.309    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.617ns  (logic 4.899ns (38.827%)  route 7.718ns (61.173%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.639     1.641    v2/CLK
    SLICE_X13Y63         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.695     3.792    v2/h_addr[6]
    SLICE_X12Y64         LUT5 (Prop_lut5_I3_O)        0.150     3.942 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.652     4.594    v2/raddr__0_i_27_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.328     4.922 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.812     5.734    v2/raddr__0_i_21_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.858 r  v2/raddr__0_i_8/O
                         net (fo=1, routed)           0.937     6.795    v1/A[2]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[2]_P[0])
                                                      3.841    10.636 r  v1/raddr__0/P[0]
                         net (fo=55, routed)          3.623    14.259    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y15         RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.626    15.048    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.048    
                         clock uncertainty           -0.182    14.866    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.300    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -14.259    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.520ns  (logic 4.899ns (39.130%)  route 7.621ns (60.870%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.639     1.641    v2/CLK
    SLICE_X13Y63         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.695     3.792    v2/h_addr[6]
    SLICE_X12Y64         LUT5 (Prop_lut5_I3_O)        0.150     3.942 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.652     4.594    v2/raddr__0_i_27_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.328     4.922 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.812     5.734    v2/raddr__0_i_21_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.858 r  v2/raddr__0_i_8/O
                         net (fo=1, routed)           0.937     6.795    v1/A[2]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[2]_P[6])
                                                      3.841    10.636 r  v1/raddr__0/P[6]
                         net (fo=55, routed)          3.525    14.161    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y19         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.555    14.977    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.977    
                         clock uncertainty           -0.182    14.795    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.229    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.229    
                         arrival time                         -14.161    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 4.899ns (39.216%)  route 7.593ns (60.784%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 14.967 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.639     1.641    v2/CLK
    SLICE_X13Y63         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.695     3.792    v2/h_addr[6]
    SLICE_X12Y64         LUT5 (Prop_lut5_I3_O)        0.150     3.942 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.652     4.594    v2/raddr__0_i_27_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.328     4.922 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.812     5.734    v2/raddr__0_i_21_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.858 r  v2/raddr__0_i_8/O
                         net (fo=1, routed)           0.937     6.795    v1/A[2]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[2]_P[5])
                                                      3.841    10.636 r  v1/raddr__0/P[5]
                         net (fo=55, routed)          3.497    14.134    aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y22         RAMB36E1                                     r  aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.545    14.967    aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.967    
                         clock uncertainty           -0.182    14.785    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.219    aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.561ns  (logic 4.899ns (39.001%)  route 7.662ns (60.999%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 15.057 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.639     1.641    v2/CLK
    SLICE_X13Y63         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.695     3.792    v2/h_addr[6]
    SLICE_X12Y64         LUT5 (Prop_lut5_I3_O)        0.150     3.942 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.652     4.594    v2/raddr__0_i_27_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.328     4.922 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.812     5.734    v2/raddr__0_i_21_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.858 r  v2/raddr__0_i_8/O
                         net (fo=1, routed)           0.937     6.795    v1/A[2]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[2]_P[6])
                                                      3.841    10.636 r  v1/raddr__0/P[6]
                         net (fo=55, routed)          3.567    14.203    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y17         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.635    15.057    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.057    
                         clock uncertainty           -0.182    14.875    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.309    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -14.203    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.457ns  (logic 4.899ns (39.327%)  route 7.558ns (60.673%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.639     1.641    v2/CLK
    SLICE_X13Y63         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.695     3.792    v2/h_addr[6]
    SLICE_X12Y64         LUT5 (Prop_lut5_I3_O)        0.150     3.942 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.652     4.594    v2/raddr__0_i_27_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.328     4.922 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.812     5.734    v2/raddr__0_i_21_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.858 r  v2/raddr__0_i_8/O
                         net (fo=1, routed)           0.937     6.795    v1/A[2]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[2]_P[9])
                                                      3.841    10.636 r  v1/raddr__0/P[9]
                         net (fo=55, routed)          3.462    14.099    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y23         RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.540    14.962    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.962    
                         clock uncertainty           -0.182    14.780    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.214    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                         -14.099    
  -------------------------------------------------------------------
                         slack                                  0.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ps/ps2_ascii_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/a0/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.518ns (12.706%)  route 3.559ns (87.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.236ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.510     1.513    ps/clk_out1
    SLICE_X66Y99         FDSE                                         r  ps/ps2_ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDSE (Prop_fdse_C_Q)         0.418     1.931 f  ps/ps2_ascii_reg[2]/Q
                         net (fo=8, routed)           1.125     3.057    ps/ps2_byte[2]
    SLICE_X63Y98         LUT6 (Prop_lut6_I3_O)        0.100     3.157 r  ps/cnt[0]_i_1__4/O
                         net (fo=18, routed)          2.434     5.590    d1/a0/rstn
    SLICE_X62Y98         FDRE                                         r  d1/a0/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.633     5.236    d1/a0/clk
    SLICE_X62Y98         FDRE                                         r  d1/a0/cnt_reg[10]/C
                         clock pessimism              0.000     5.236    
                         clock uncertainty            0.182     5.418    
    SLICE_X62Y98         FDRE (Hold_fdre_C_R)         0.036     5.454    d1/a0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.454    
                         arrival time                           5.590    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ps/ps2_ascii_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/a0/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.518ns (12.706%)  route 3.559ns (87.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.236ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.510     1.513    ps/clk_out1
    SLICE_X66Y99         FDSE                                         r  ps/ps2_ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDSE (Prop_fdse_C_Q)         0.418     1.931 f  ps/ps2_ascii_reg[2]/Q
                         net (fo=8, routed)           1.125     3.057    ps/ps2_byte[2]
    SLICE_X63Y98         LUT6 (Prop_lut6_I3_O)        0.100     3.157 r  ps/cnt[0]_i_1__4/O
                         net (fo=18, routed)          2.434     5.590    d1/a0/rstn
    SLICE_X62Y98         FDRE                                         r  d1/a0/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.633     5.236    d1/a0/clk
    SLICE_X62Y98         FDRE                                         r  d1/a0/cnt_reg[11]/C
                         clock pessimism              0.000     5.236    
                         clock uncertainty            0.182     5.418    
    SLICE_X62Y98         FDRE (Hold_fdre_C_R)         0.036     5.454    d1/a0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.454    
                         arrival time                           5.590    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ps/ps2_ascii_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/a0/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.518ns (12.706%)  route 3.559ns (87.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.236ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.510     1.513    ps/clk_out1
    SLICE_X66Y99         FDSE                                         r  ps/ps2_ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDSE (Prop_fdse_C_Q)         0.418     1.931 f  ps/ps2_ascii_reg[2]/Q
                         net (fo=8, routed)           1.125     3.057    ps/ps2_byte[2]
    SLICE_X63Y98         LUT6 (Prop_lut6_I3_O)        0.100     3.157 r  ps/cnt[0]_i_1__4/O
                         net (fo=18, routed)          2.434     5.590    d1/a0/rstn
    SLICE_X62Y98         FDRE                                         r  d1/a0/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.633     5.236    d1/a0/clk
    SLICE_X62Y98         FDRE                                         r  d1/a0/cnt_reg[8]/C
                         clock pessimism              0.000     5.236    
                         clock uncertainty            0.182     5.418    
    SLICE_X62Y98         FDRE (Hold_fdre_C_R)         0.036     5.454    d1/a0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.454    
                         arrival time                           5.590    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ps/ps2_ascii_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/a0/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.518ns (12.706%)  route 3.559ns (87.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.236ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.510     1.513    ps/clk_out1
    SLICE_X66Y99         FDSE                                         r  ps/ps2_ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDSE (Prop_fdse_C_Q)         0.418     1.931 f  ps/ps2_ascii_reg[2]/Q
                         net (fo=8, routed)           1.125     3.057    ps/ps2_byte[2]
    SLICE_X63Y98         LUT6 (Prop_lut6_I3_O)        0.100     3.157 r  ps/cnt[0]_i_1__4/O
                         net (fo=18, routed)          2.434     5.590    d1/a0/rstn
    SLICE_X62Y98         FDRE                                         r  d1/a0/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.633     5.236    d1/a0/clk
    SLICE_X62Y98         FDRE                                         r  d1/a0/cnt_reg[9]/C
                         clock pessimism              0.000     5.236    
                         clock uncertainty            0.182     5.418    
    SLICE_X62Y98         FDRE (Hold_fdre_C_R)         0.036     5.454    d1/a0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.454    
                         arrival time                           5.590    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ps/ps2_ascii_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/a0/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.518ns (12.414%)  route 3.655ns (87.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.236ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.510     1.513    ps/clk_out1
    SLICE_X66Y99         FDSE                                         r  ps/ps2_ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDSE (Prop_fdse_C_Q)         0.418     1.931 f  ps/ps2_ascii_reg[2]/Q
                         net (fo=8, routed)           1.125     3.057    ps/ps2_byte[2]
    SLICE_X63Y98         LUT6 (Prop_lut6_I3_O)        0.100     3.157 r  ps/cnt[0]_i_1__4/O
                         net (fo=18, routed)          2.530     5.686    d1/a0/rstn
    SLICE_X62Y97         FDRE                                         r  d1/a0/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.633     5.236    d1/a0/clk
    SLICE_X62Y97         FDRE                                         r  d1/a0/cnt_reg[4]/C
                         clock pessimism              0.000     5.236    
                         clock uncertainty            0.182     5.418    
    SLICE_X62Y97         FDRE (Hold_fdre_C_R)         0.036     5.454    d1/a0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.454    
                         arrival time                           5.686    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ps/ps2_ascii_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/a0/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.518ns (12.414%)  route 3.655ns (87.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.236ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.510     1.513    ps/clk_out1
    SLICE_X66Y99         FDSE                                         r  ps/ps2_ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDSE (Prop_fdse_C_Q)         0.418     1.931 f  ps/ps2_ascii_reg[2]/Q
                         net (fo=8, routed)           1.125     3.057    ps/ps2_byte[2]
    SLICE_X63Y98         LUT6 (Prop_lut6_I3_O)        0.100     3.157 r  ps/cnt[0]_i_1__4/O
                         net (fo=18, routed)          2.530     5.686    d1/a0/rstn
    SLICE_X62Y97         FDRE                                         r  d1/a0/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.633     5.236    d1/a0/clk
    SLICE_X62Y97         FDRE                                         r  d1/a0/cnt_reg[5]/C
                         clock pessimism              0.000     5.236    
                         clock uncertainty            0.182     5.418    
    SLICE_X62Y97         FDRE (Hold_fdre_C_R)         0.036     5.454    d1/a0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.454    
                         arrival time                           5.686    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ps/ps2_ascii_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/a0/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.518ns (12.414%)  route 3.655ns (87.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.236ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.510     1.513    ps/clk_out1
    SLICE_X66Y99         FDSE                                         r  ps/ps2_ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDSE (Prop_fdse_C_Q)         0.418     1.931 f  ps/ps2_ascii_reg[2]/Q
                         net (fo=8, routed)           1.125     3.057    ps/ps2_byte[2]
    SLICE_X63Y98         LUT6 (Prop_lut6_I3_O)        0.100     3.157 r  ps/cnt[0]_i_1__4/O
                         net (fo=18, routed)          2.530     5.686    d1/a0/rstn
    SLICE_X62Y97         FDRE                                         r  d1/a0/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.633     5.236    d1/a0/clk
    SLICE_X62Y97         FDRE                                         r  d1/a0/cnt_reg[6]/C
                         clock pessimism              0.000     5.236    
                         clock uncertainty            0.182     5.418    
    SLICE_X62Y97         FDRE (Hold_fdre_C_R)         0.036     5.454    d1/a0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.454    
                         arrival time                           5.686    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ps/ps2_ascii_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/a0/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.518ns (12.414%)  route 3.655ns (87.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.236ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.510     1.513    ps/clk_out1
    SLICE_X66Y99         FDSE                                         r  ps/ps2_ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDSE (Prop_fdse_C_Q)         0.418     1.931 f  ps/ps2_ascii_reg[2]/Q
                         net (fo=8, routed)           1.125     3.057    ps/ps2_byte[2]
    SLICE_X63Y98         LUT6 (Prop_lut6_I3_O)        0.100     3.157 r  ps/cnt[0]_i_1__4/O
                         net (fo=18, routed)          2.530     5.686    d1/a0/rstn
    SLICE_X62Y97         FDRE                                         r  d1/a0/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.633     5.236    d1/a0/clk
    SLICE_X62Y97         FDRE                                         r  d1/a0/cnt_reg[7]/C
                         clock pessimism              0.000     5.236    
                         clock uncertainty            0.182     5.418    
    SLICE_X62Y97         FDRE (Hold_fdre_C_R)         0.036     5.454    d1/a0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.454    
                         arrival time                           5.686    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 1.225ns (25.918%)  route 3.501ns (74.082%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        3.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.466ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.516     1.519    v2/CLK
    SLICE_X14Y63         FDRE                                         r  v2/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.418     1.937 r  v2/h_cnt_reg[10]/Q
                         net (fo=13, routed)          0.707     2.645    v2/h_addr[10]
    SLICE_X13Y64         LUT4 (Prop_lut4_I1_O)        0.100     2.745 r  v2/raddr__0_i_12/O
                         net (fo=1, routed)           0.771     3.516    v1/C[8]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[8]_P[7])
                                                      0.707     4.223 r  v1/raddr__0/P[7]
                         net (fo=55, routed)          2.023     6.246    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y9          RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.864     5.466    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.466    
                         clock uncertainty            0.182     5.648    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.360     6.008    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.008    
                         arrival time                           6.246    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 1.225ns (25.906%)  route 3.504ns (74.094%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        3.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.466ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.516     1.519    v2/CLK
    SLICE_X14Y63         FDRE                                         r  v2/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.418     1.937 r  v2/h_cnt_reg[10]/Q
                         net (fo=13, routed)          0.707     2.645    v2/h_addr[10]
    SLICE_X13Y64         LUT4 (Prop_lut4_I1_O)        0.100     2.745 r  v2/raddr__0_i_12/O
                         net (fo=1, routed)           0.771     3.516    v1/C[8]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[8]_P[0])
                                                      0.707     4.223 r  v1/raddr__0/P[0]
                         net (fo=55, routed)          2.025     6.248    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y9          RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.864     5.466    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.466    
                         clock uncertainty            0.182     5.648    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.360     6.008    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.008    
                         arrival time                           6.248    
  -------------------------------------------------------------------
                         slack                                  0.240    





