{
  "Top": "conv_upg2",
  "RtlTop": "conv_upg2",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "4757",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv_upg2",
    "Version": "1.0",
    "DisplayName": "Conv_upg2",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/..\/Desktop\/con2.c"],
    "Vhdl": [
      "impl\/vhdl\/conv_upg2_biasport_s_axi.vhd",
      "impl\/vhdl\/conv_upg2_control_s_axi.vhd",
      "impl\/vhdl\/conv_upg2_fadd_32bkb.vhd",
      "impl\/vhdl\/conv_upg2_fcmp_32dEe.vhd",
      "impl\/vhdl\/conv_upg2_filtreport_s_axi.vhd",
      "impl\/vhdl\/conv_upg2_fmul_32cud.vhd",
      "impl\/vhdl\/conv_upg2_inputport_s_axi.vhd",
      "impl\/vhdl\/conv_upg2_outputport_s_axi.vhd",
      "impl\/vhdl\/conv_upg2.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv_upg2_biasport_s_axi.v",
      "impl\/verilog\/conv_upg2_control_s_axi.v",
      "impl\/verilog\/conv_upg2_fadd_32bkb.v",
      "impl\/verilog\/conv_upg2_fcmp_32dEe.v",
      "impl\/verilog\/conv_upg2_filtreport_s_axi.v",
      "impl\/verilog\/conv_upg2_fmul_32cud.v",
      "impl\/verilog\/conv_upg2_inputport_s_axi.v",
      "impl\/verilog\/conv_upg2_outputport_s_axi.v",
      "impl\/verilog\/conv_upg2.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/conv_upg2_v1_0\/data\/conv_upg2.mdd",
      "impl\/misc\/drivers\/conv_upg2_v1_0\/data\/conv_upg2.tcl",
      "impl\/misc\/drivers\/conv_upg2_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/conv_upg2_v1_0\/src\/xconv_upg2.c",
      "impl\/misc\/drivers\/conv_upg2_v1_0\/src\/xconv_upg2.h",
      "impl\/misc\/drivers\/conv_upg2_v1_0\/src\/xconv_upg2_hw.h",
      "impl\/misc\/drivers\/conv_upg2_v1_0\/src\/xconv_upg2_linux.c",
      "impl\/misc\/drivers\/conv_upg2_v1_0\/src\/xconv_upg2_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/conv_upg2_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/conv_upg2_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/conv_upg2_ap_fmul_2_max_dsp_32_ip.tcl"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "conv_upg2_ap_fadd_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv_upg2_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "conv_upg2_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name conv_upg2_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "conv_upg2_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv_upg2_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_biasport s_axi_control s_axi_filtreport s_axi_inputport s_axi_outputport",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "s_axi_biasport": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_biasport",
      "param_prefix": "C_S_AXI_BIASPORT",
      "addr_bits": "5",
      "registers": [],
      "memories": "bias {base_address 16 range 8}",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "real float",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "s_axi_control": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_control",
      "param_prefix": "C_S_AXI_CONTROL",
      "addr_bits": "4",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "4",
        "AWADDR": "4",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "s_axi_filtreport": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_filtreport",
      "param_prefix": "C_S_AXI_FILTREPORT",
      "addr_bits": "8",
      "registers": [],
      "memories": "filtre {base_address 128 range 128}",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "WDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "RDATA": {
          "Type": "real float",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "8",
        "AWADDR": "8",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "s_axi_inputport": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_inputport",
      "param_prefix": "C_S_AXI_INPUTPORT",
      "addr_bits": "10",
      "registers": [],
      "memories": "input_r {base_address 512 range 512}",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "10"
        },
        "WDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "10"
        },
        "RDATA": {
          "Type": "real float",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "10",
        "AWADDR": "10",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "s_axi_outputport": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_outputport",
      "param_prefix": "C_S_AXI_OUTPUTPORT",
      "addr_bits": "8",
      "registers": [],
      "memories": "output_r {base_address 128 range 128}",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "WDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "RDATA": {
          "Type": "real float",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "8",
        "AWADDR": "8",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_biasport_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_biasport_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_biasport_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_biasport_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_biasport_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_biasport_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_biasport_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_biasport_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_biasport_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_biasport_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_biasport_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_biasport_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_biasport_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_biasport_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_biasport_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_biasport_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_biasport_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_filtreport_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_filtreport_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_filtreport_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_filtreport_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_filtreport_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_filtreport_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_filtreport_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_filtreport_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_filtreport_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_filtreport_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_filtreport_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_filtreport_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_filtreport_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_filtreport_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_filtreport_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_filtreport_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_filtreport_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_inputport_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_inputport_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_inputport_AWADDR": {
      "dir": "in",
      "width": "10"
    },
    "s_axi_inputport_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_inputport_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_inputport_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_inputport_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_inputport_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_inputport_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_inputport_ARADDR": {
      "dir": "in",
      "width": "10"
    },
    "s_axi_inputport_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_inputport_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_inputport_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_inputport_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_inputport_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_inputport_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_inputport_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_outputport_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_outputport_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_outputport_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_outputport_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_outputport_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_outputport_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_outputport_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_outputport_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_outputport_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_outputport_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_outputport_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_outputport_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_outputport_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_outputport_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_outputport_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_outputport_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_outputport_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "bias": {
      "interfaceRef": "s_axi_biasport",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "Object": "biasport"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "0"
    },
    "filtre": {
      "interfaceRef": "s_axi_filtreport",
      "dir": "in",
      "offset": "128",
      "statusOffset": "NA",
      "Object": "filtreport"
    },
    "input_r": {
      "interfaceRef": "s_axi_inputport",
      "dir": "in",
      "offset": "512",
      "statusOffset": "NA",
      "Object": "inputport"
    },
    "output_r": {
      "interfaceRef": "s_axi_outputport",
      "dir": "out",
      "offset": "128",
      "statusOffset": "NA",
      "Object": "outputport",
      "firstOutLatency": "12"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "conv_upg2"},
    "Metrics": {"conv_upg2": {
        "Latency": {
          "LatencyBest": "4757",
          "LatencyAvg": "4757",
          "LatencyWorst": "4757",
          "PipelineII": "4758",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.16"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "2",
            "Latency": "4756",
            "PipelineII": "",
            "PipelineDepth": "2378",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "4",
                "Latency": "2376",
                "PipelineII": "",
                "PipelineDepth": "594",
                "Loops": [{
                    "Name": "Loop 1.1.1",
                    "TripCount": "4",
                    "Latency": "592",
                    "PipelineII": "",
                    "PipelineDepth": "148",
                    "Loops": [{
                        "Name": "Loop 1.1.1.1",
                        "TripCount": "3",
                        "Latency": "138",
                        "PipelineII": "",
                        "PipelineDepth": "46",
                        "Loops": [{
                            "Name": "Loop 1.1.1.1.1",
                            "TripCount": "2",
                            "Latency": "44",
                            "PipelineII": "",
                            "PipelineDepth": "22",
                            "Loops": [{
                                "Name": "Loop 1.1.1.1.1.1",
                                "TripCount": "2",
                                "Latency": "20",
                                "PipelineII": "",
                                "PipelineDepth": "10"
                              }]
                          }]
                      }]
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "8",
          "DSP48E": "5",
          "FF": "1209",
          "LUT": "2026"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2021-07-07 15:04:52 +0300",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
