<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="filter_kernel.cpp:120:48" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="filter_kernel.cpp:120:48" LoopName="VITIS_LOOP_120_11" ParentFunc="filter_kernel"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="filter_kernel.cpp:119:44" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="filter_kernel.cpp:119:44" LoopName="VITIS_LOOP_119_10" ParentFunc="filter_kernel"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="filter_kernel.cpp:188:40" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="filter_kernel.cpp:188:40" LoopName="VITIS_LOOP_188_18" ParentFunc="filter_kernel"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="filter_kernel.cpp:222:40" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="filter_kernel.cpp:222:40" LoopName="VITIS_LOOP_222_20" ParentFunc="filter_kernel"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="filter_kernel.cpp:114:21" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem0" VarName="input_image" LoopLoc="filter_kernel.cpp:114:21" LoopName="read_line" ParentFunc="filter_kernel" OrigID="VITIS_LOOP_119_10.load.27" OrigAccess-DebugLoc="filter_kernel.cpp:116:46" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="filter_kernel.cpp:87:13" msg_id="214-232" msg_severity="INFO" msg_body="Access input_axie4_data is in the conditional branch" resolution="214-232" BundleName="gmem0" VarName="input_image" LoopLoc="filter_kernel.cpp:87:13" LoopName="process_cols" ParentFunc="filter_kernel" OrigID="VITIS_LOOP_222_20.load.9" OrigAccess-DebugLoc="filter_kernel.cpp:219:48" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="filter_kernel.cpp:87:13" msg_id="214-232" msg_severity="INFO" msg_body="Access next_input_axie4_data is in the conditional branch" resolution="214-232" BundleName="gmem0" VarName="input_image" LoopLoc="filter_kernel.cpp:87:13" LoopName="process_cols" ParentFunc="filter_kernel" OrigID="for.inc441.lr.ph.load.5" OrigAccess-DebugLoc="filter_kernel.cpp:234:57" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="filter_kernel.cpp:87:13" msg_id="214-232" msg_severity="INFO" msg_body="Access output_axie4_data is in the conditional branch" resolution="214-232" BundleName="gmem1" VarName="output_image" LoopLoc="filter_kernel.cpp:87:13" LoopName="process_cols" ParentFunc="filter_kernel" OrigID="VITIS_LOOP_222_20.load.12" OrigAccess-DebugLoc="filter_kernel.cpp:220:49" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="filter_kernel.cpp:87:13" msg_id="214-232" msg_severity="INFO" msg_body="Access next_output_axie4_data is in the conditional branch" resolution="214-232" BundleName="gmem1" VarName="output_image" LoopLoc="filter_kernel.cpp:87:13" LoopName="process_cols" ParentFunc="filter_kernel" OrigID="for.inc441.lr.ph.load.8" OrigAccess-DebugLoc="filter_kernel.cpp:235:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="filter_kernel.cpp:87:13" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem1" VarName="output_image" LoopLoc="filter_kernel.cpp:87:13" LoopName="process_cols" ParentFunc="filter_kernel" OrigID="VITIS_LOOP_188_18.load.15" OrigAccess-DebugLoc="filter_kernel.cpp:186:42" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="filter_kernel.cpp:87:13" msg_id="214-232" msg_severity="INFO" msg_body="Access next_axie4_data is in the conditional branch" resolution="214-232" BundleName="gmem1" VarName="output_image" LoopLoc="filter_kernel.cpp:87:13" LoopName="process_cols" ParentFunc="filter_kernel" OrigID="for.inc355.lr.ph.load.5" OrigAccess-DebugLoc="filter_kernel.cpp:202:51" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="filter_kernel.cpp:87:13" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" BundleName="gmem1" VarName="output_image" LoopLoc="filter_kernel.cpp:87:13" LoopName="process_cols" ParentFunc="filter_kernel" OrigID="for.end407.store.1" OrigAccess-DebugLoc="filter_kernel.cpp:230:45" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="filter_kernel.cpp:87:13" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" BundleName="gmem1" VarName="output_image" LoopLoc="filter_kernel.cpp:87:13" LoopName="process_cols" ParentFunc="filter_kernel" OrigID="for.end443.store.1" OrigAccess-DebugLoc="filter_kernel.cpp:245:53" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="filter_kernel.cpp:87:13" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem1" VarName="output_image" LoopLoc="filter_kernel.cpp:87:13" LoopName="process_cols" ParentFunc="filter_kernel" OrigID="for.end326.store.1" OrigAccess-DebugLoc="filter_kernel.cpp:197:45" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="filter_kernel.cpp:87:13" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" BundleName="gmem1" VarName="output_image" LoopLoc="filter_kernel.cpp:87:13" LoopName="process_cols" ParentFunc="filter_kernel" OrigID="for.end357.store.1" OrigAccess-DebugLoc="filter_kernel.cpp:212:53" OrigDirection="write"/>
</VitisHLS:BurstInfo>

