// Seed: 2407475635
module module_0 (
    input  uwire id_0,
    input  wand  id_1
    , id_9,
    input  uwire id_2,
    output wire  id_3,
    input  wand  id_4,
    input  tri   id_5,
    input  uwire id_6,
    output uwire id_7
);
  assign id_7 = 1'b0;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    input tri id_2,
    input tri id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output wand id_7,
    input wand id_8,
    output logic id_9,
    input supply1 id_10,
    output wand id_11
);
  always id_9 <= #1 id_6 == id_3;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_1,
      id_6,
      id_5,
      id_5,
      id_7
  );
endmodule : SymbolIdentifier
