testing.arm results
X0:1
X1:5
X2:8
X3:0
X4:13
X5:13
X6:-3
X7:-3
X8:13
X9:13
X10:40
X11:5
X12:13, 1
X13:26, 14
X14:1, 14
X15:1, 13
X16:0, 1
X17:26
X18:1
X19:
X20:9, 169
X21:26, 182
X22:9, 182
X23:169, 13
X24:-39, 169
X25:26
X26:169
X27:
X28:
X29:
X30:
X31:0

ROBstallandBasic.arm, check after LSQ
X0:1000, 3
X1:3, 1000
X2:8
X3:0
X4:11
X5:11
X6:-5
X7:-5
X8:11
X9:11
X10:11
X11:11
X12:333, 11
X13:11
X14:
X15:3000
X16:0,696
X17:
X18:
X19:
X20:
X21:
X22:
X23:
X24:
X25:
X26:
X27:
X28:
X29:
X30:348
X31:0


multAndDiv.arm
X0:0
X1:-1, -18
X2:23, 1
X3:6
X4:-37, 0
X5:-3, 0
X6:111, 0
X7:-2484
X8:0, 0
X9:1
X10:138, 0, 324
X11:-18
X12:-18
X13:111
X14:3
X15:-7
X16:-6
X17:12
X18:0
X19:0
X20:0
X21:0
X22:1
X23:1
X24:1
X25:1
X26:
X27:
X28:
X29:
X30:
X31:0

RS_filling.arm, check LSQ

X0:0
X1:-1
X2:23
X3:6
X4:-37
X5:-3
X6:
X7:
X8:0
X9:0, 0, 0
X10:0, 0, 0, -1, -1
X11:
X12:0
X13:-34, 0, -37
X14:3,0, -3
X15:-7
X16:-6, -37, -37
X17:
X18:0, 0, 0, 0
X19:0
X20:-1
X21:-2
X22:-2
X23:-2
X24:-1
X25:-2
X26:-2
X27:-2
X28:
X29:
X30:
X31:0


MT_regrename.arm
X0:0
X1:-1, 529, 69, -20
X2:23
X3:6, 3
X4:2
X5:
X6:46
X7:
X8:
X9:
X10:
X11:
X12:3
X13:
X14:
X15:3, -20
X16:26
X17:26
X18:-20
X19:
X20:-17
X21:
X22:
X23:
X24:
X25:
X26:
X27:
X28:
X29:
X30:
X31:0


shifting.arm
X0:0
X1:-1
X2:23
X3:6
X4:184
X5:-1024
X6:
X7:0
X8:-9.22*10^18
X9:2
X10:2^54 - 1
X11:0
X12:1
X13:
X14:
X15:
X16:
X17:
X18:
X19:
X20:
X21:
X22:
X23:
X24:
X25:
X26:
X27:
X28:
X29:
X30:
X31:0

branchTest.arm
Value aren't important, just checking that only two branch misses occur

factorizer.arm
X0:5
X1:1
X2:
X3:
X4:
X5:
X6:
X7:
X8:
X9:
X10:24
X11:
X12:
X13:
X14:
X15:
X16:
X17:
X18:
X19:
X20:
X21:
X22:
X23:
X24:
X25:
X26:
X27:
X28:
X29:1
X30:5
X31:0
mem: 3,3, 5


memIter.arm
X0:16
X1:284
X2:
X3:
X4:
X5:
X6:
X7:
X8:
X9:
X10:136
X11:
X12:
X13:
X14:
X15:
X16:
X17:
X18:
X19:
X20:
X21:
X22:
X23:
X24:
X25:16
X26:
X27:
X28:
X29:
X30:
X31:0

mem[8] = hex 01F0
mem[16] = 258
mem[24] = 260
...
mem[120] = 284
mem[128] = 284

memThrash.arm
X0:64
X1:318
X2:
X3:
X4:
X5:
X6:
X7:
X8:
X9:
X10:528
X11:
X12:
X13:
X14:
X15:
X16:
X17:
X18:
X19:
X20:
X21:
X22:
X23:
X24:
X25:528
X26:64
X27:
X28:
X29:
X30:
X31:0
memory addresses 16, 24, 32, 40...520 should contain 192, 194, 196, 198...318

ALULoop
X0:1000
X1:3
X2:
X3:333
X4:333
X5:
X6:
X7:
X8:
X9:
X10:
X11:
X12:333
X13:
X14:
X15:
X16:
X17:
X18:
X19:
X20:
X21:
X22:
X23:
X24:
X25:
X26:
X27:
X28:
X29:
X30:
X31:0

moreOOO, check LSQ
X0:34
X1:-540
X2:142
X3:8, 26100
X4:-398
X5:9088
X6:8946, -8914
X7:-682
X8:-258
X9:
X10:34, -398, -530
X11:-662
X12:-18360, -530
X13:34, -662
X14:
X15:-8772
X16:
X17:
X18:
X19:
X20:34
X21:3262
X22:
X23:-398
X24:-682, -22
X25:
X26:2.305*10^18
X27:1.153*10^18
X28:
X29:
X30:34
X31:0


LSQtesting, check LSQ
X0:0
X1:1, 4, 6
X2:2, 5
X3:3
X4:1
X5:2
X6:3
X7:4
X8:5
X9:6
X10:9
X11:9, 6
X12:5
X13:3
X14:1
X15:2
X16:3
X17:4
X18:5
X19:
X20:9
X21:
X22:
X23:
X24:
X25:1
X26:
X27:
X28:
X29:
X30:
X31:0

RS_filling2
X0:0
X1:-1
X2:23
X3:-23
X4:-529
X5:-552
X6:0
X7:2.305*10^18
X8:-384
X9:0
X10:
X11:
X12:
X13:
X14:
X15:
X16:
X17:
X18:
X19:
X20:-23
X21:-24
X22:0
X23:-46
X24:
X25:-2
X26:46
X27:0
X28:
X29:
X30:
X31:0

branchDelaySlot
X0:20
X1:10
X2:20
X3:20
X4:10
X5:
X6:
X7:
X8:
X9:
X10:
X11:
X12:
X13:
X14:
X15:
X16:
X17:
X18:
X19:
X20:
X21:
X22:
X23:
X24:
X25:
X26:
X27:
X28:
X29:
X30:
X31:0
