#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Oct 24 10:47:21 2023
# Process ID: 21259
# Current directory: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/synth/vivado.log
# Journal file: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_data.v
ERROR: [Common 17-69] Command failed: File '/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_data.v' does not exist
INFO: [Common 17-206] Exiting Vivado at Tue Oct 24 10:47:30 2023...
