<stg><name>FFT_Pipeline_bitreversal_label1</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:0 %i_1 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:2 %icmp_ln17 = icmp_eq  i6 %i_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:4 %add_ln17 = add i6 %i_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln17 = br i1 %icmp_ln17, void %.split2, void %_Z10bitreversePSt7complexI8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEES5_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="6">
<![CDATA[
.split2:0 %i_3_cast = zext i6 %i_1

]]></Node>
<StgValue><ssdm name="i_3_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:2 %rev_32_addr = getelementptr i5 %rev_32, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="rev_32_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5">
<![CDATA[
.split2:3 %index = load i5 %rev_32_addr

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split2:13 %store_ln17 = store i6 %add_ln17, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5">
<![CDATA[
.split2:3 %index = load i5 %rev_32_addr

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="5">
<![CDATA[
.split2:4 %zext_ln19 = zext i5 %index

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:5 %xin_M_real_V_addr = getelementptr i16 %xin_M_real_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="xin_M_real_V_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="5">
<![CDATA[
.split2:6 %xin_M_real_V_load = load i5 %xin_M_real_V_addr

]]></Node>
<StgValue><ssdm name="xin_M_real_V_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:7 %xin_M_imag_V_addr = getelementptr i16 %xin_M_imag_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="xin_M_imag_V_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="5">
<![CDATA[
.split2:8 %xin_M_imag_V_load = load i5 %xin_M_imag_V_addr

]]></Node>
<StgValue><ssdm name="xin_M_imag_V_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0">
<![CDATA[
_Z10bitreversePSt7complexI8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEES5_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:1 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="5">
<![CDATA[
.split2:6 %xin_M_real_V_load = load i5 %xin_M_real_V_addr

]]></Node>
<StgValue><ssdm name="xin_M_real_V_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="5">
<![CDATA[
.split2:8 %xin_M_imag_V_load = load i5 %xin_M_imag_V_addr

]]></Node>
<StgValue><ssdm name="xin_M_imag_V_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:9 %data_OUT0_M_real_V_addr = getelementptr i16 %data_OUT0_M_real_V, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="data_OUT0_M_real_V_addr"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
.split2:10 %store_ln19 = store i16 %xin_M_real_V_load, i5 %data_OUT0_M_real_V_addr

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:11 %data_OUT0_M_imag_V_addr = getelementptr i16 %data_OUT0_M_imag_V, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="data_OUT0_M_imag_V_addr"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
.split2:12 %store_ln19 = store i16 %xin_M_imag_V_load, i5 %data_OUT0_M_imag_V_addr

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.split2:14 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="45" name="rev_32" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="rev_32"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="46" name="xin_M_real_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="xin_M_real_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="xin_M_imag_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="xin_M_imag_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="data_OUT0_M_real_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_OUT0_M_real_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="49" name="data_OUT0_M_imag_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_OUT0_M_imag_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="51" from="StgValue_50" to="i" fromId="50" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_52" to="store_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="54" from="i" to="store_ln0" fromId="6" toId="7">
</dataflow>
<dataflow id="55" from="i" to="i_1" fromId="6" toId="9">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="56" toId="10">
</dataflow>
<dataflow id="59" from="StgValue_58" to="specpipeline_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specpipeline_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="62" from="StgValue_50" to="specpipeline_ln0" fromId="50" toId="10">
</dataflow>
<dataflow id="63" from="StgValue_60" to="specpipeline_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="65" from="p_str" to="specpipeline_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="66" from="i_1" to="icmp_ln17" fromId="9" toId="11">
</dataflow>
<dataflow id="68" from="StgValue_67" to="icmp_ln17" fromId="67" toId="11">
</dataflow>
<dataflow id="70" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="69" toId="12">
</dataflow>
<dataflow id="72" from="StgValue_71" to="empty" fromId="71" toId="12">
</dataflow>
<dataflow id="73" from="StgValue_71" to="empty" fromId="71" toId="12">
</dataflow>
<dataflow id="74" from="StgValue_71" to="empty" fromId="71" toId="12">
</dataflow>
<dataflow id="75" from="i_1" to="add_ln17" fromId="9" toId="13">
</dataflow>
<dataflow id="77" from="StgValue_76" to="add_ln17" fromId="76" toId="13">
</dataflow>
<dataflow id="78" from="icmp_ln17" to="br_ln17" fromId="11" toId="14">
</dataflow>
<dataflow id="79" from="i_1" to="i_3_cast" fromId="9" toId="15">
</dataflow>
<dataflow id="80" from="rev_32" to="rev_32_addr" fromId="45" toId="16">
</dataflow>
<dataflow id="82" from="StgValue_81" to="rev_32_addr" fromId="81" toId="16">
</dataflow>
<dataflow id="83" from="i_3_cast" to="rev_32_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="84" from="rev_32_addr" to="index" fromId="16" toId="17">
</dataflow>
<dataflow id="85" from="add_ln17" to="store_ln17" fromId="13" toId="18">
</dataflow>
<dataflow id="86" from="i" to="store_ln17" fromId="6" toId="18">
</dataflow>
<dataflow id="87" from="rev_32_addr" to="index" fromId="16" toId="19">
</dataflow>
<dataflow id="88" from="index" to="zext_ln19" fromId="19" toId="20">
</dataflow>
<dataflow id="89" from="xin_M_real_V" to="xin_M_real_V_addr" fromId="46" toId="21">
</dataflow>
<dataflow id="90" from="StgValue_81" to="xin_M_real_V_addr" fromId="81" toId="21">
</dataflow>
<dataflow id="91" from="zext_ln19" to="xin_M_real_V_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="92" from="xin_M_real_V_addr" to="xin_M_real_V_load" fromId="21" toId="22">
</dataflow>
<dataflow id="93" from="xin_M_imag_V" to="xin_M_imag_V_addr" fromId="47" toId="23">
</dataflow>
<dataflow id="94" from="StgValue_81" to="xin_M_imag_V_addr" fromId="81" toId="23">
</dataflow>
<dataflow id="95" from="zext_ln19" to="xin_M_imag_V_addr" fromId="20" toId="23">
</dataflow>
<dataflow id="96" from="xin_M_imag_V_addr" to="xin_M_imag_V_load" fromId="23" toId="24">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecLoopName" to="specloopname_ln17" fromId="97" toId="25">
</dataflow>
<dataflow id="100" from="empty_0" to="specloopname_ln17" fromId="99" toId="25">
</dataflow>
<dataflow id="101" from="xin_M_real_V_addr" to="xin_M_real_V_load" fromId="21" toId="26">
</dataflow>
<dataflow id="102" from="xin_M_imag_V_addr" to="xin_M_imag_V_load" fromId="23" toId="27">
</dataflow>
<dataflow id="103" from="data_OUT0_M_real_V" to="data_OUT0_M_real_V_addr" fromId="48" toId="28">
</dataflow>
<dataflow id="104" from="StgValue_81" to="data_OUT0_M_real_V_addr" fromId="81" toId="28">
</dataflow>
<dataflow id="105" from="i_3_cast" to="data_OUT0_M_real_V_addr" fromId="15" toId="28">
</dataflow>
<dataflow id="106" from="xin_M_real_V_load" to="store_ln19" fromId="26" toId="29">
</dataflow>
<dataflow id="107" from="data_OUT0_M_real_V_addr" to="store_ln19" fromId="28" toId="29">
</dataflow>
<dataflow id="108" from="data_OUT0_M_imag_V" to="data_OUT0_M_imag_V_addr" fromId="49" toId="30">
</dataflow>
<dataflow id="109" from="StgValue_81" to="data_OUT0_M_imag_V_addr" fromId="81" toId="30">
</dataflow>
<dataflow id="110" from="i_3_cast" to="data_OUT0_M_imag_V_addr" fromId="15" toId="30">
</dataflow>
<dataflow id="111" from="xin_M_imag_V_load" to="store_ln19" fromId="27" toId="31">
</dataflow>
<dataflow id="112" from="data_OUT0_M_imag_V_addr" to="store_ln19" fromId="30" toId="31">
</dataflow>
<dataflow id="113" from="icmp_ln17" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="114" from="icmp_ln17" to="StgValue_3" fromId="11" toId="3">
</dataflow>
</dataflows>


</stg>
