[2025-09-17 07:55:41] START suite=qualcomm_srv trace=srv19_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv19_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2603111 heartbeat IPC: 3.842 cumulative IPC: 3.842 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5053711 heartbeat IPC: 4.081 cumulative IPC: 3.957 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5053711 cumulative IPC: 3.957 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5053711 cumulative IPC: 3.957 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14080298 heartbeat IPC: 1.108 cumulative IPC: 1.108 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 23261811 heartbeat IPC: 1.089 cumulative IPC: 1.098 (Simulation time: 00 hr 03 min 44 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 32243096 heartbeat IPC: 1.113 cumulative IPC: 1.103 (Simulation time: 00 hr 04 min 57 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 41291116 heartbeat IPC: 1.105 cumulative IPC: 1.104 (Simulation time: 00 hr 06 min 07 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 50287800 heartbeat IPC: 1.112 cumulative IPC: 1.105 (Simulation time: 00 hr 07 min 21 sec)
Heartbeat CPU 0 instructions: 80000020 cycles: 59307121 heartbeat IPC: 1.109 cumulative IPC: 1.106 (Simulation time: 00 hr 08 min 36 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 68290560 heartbeat IPC: 1.113 cumulative IPC: 1.107 (Simulation time: 00 hr 09 min 50 sec)
Heartbeat CPU 0 instructions: 100000023 cycles: 77242532 heartbeat IPC: 1.117 cumulative IPC: 1.108 (Simulation time: 00 hr 11 min 02 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv19_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000023 cycles: 86264731 heartbeat IPC: 1.108 cumulative IPC: 1.108 (Simulation time: 00 hr 12 min 09 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 90285490 cumulative IPC: 1.108 (Simulation time: 00 hr 13 min 12 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 90285490 cumulative IPC: 1.108 (Simulation time: 00 hr 13 min 12 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv19_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.108 instructions: 100000004 cycles: 90285490
CPU 0 Branch Prediction Accuracy: 90.89% MPKI: 16.01 Average ROB Occupancy at Mispredict: 25.61
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3817
BRANCH_INDIRECT: 0.419
BRANCH_CONDITIONAL: 13.04
BRANCH_DIRECT_CALL: 0.9336
BRANCH_INDIRECT_CALL: 0.6069
BRANCH_RETURN: 0.6246


====Backend Stall Breakdown====
ROB_STALL: 94465
LQ_STALL: 0
SQ_STALL: 521748


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 126.13158
REPLAY_LOAD: 79.13043
NON_REPLAY_LOAD: 25.784447

== Total ==
ADDR_TRANS: 4793
REPLAY_LOAD: 5460
NON_REPLAY_LOAD: 84212

== Counts ==
ADDR_TRANS: 38
REPLAY_LOAD: 69
NON_REPLAY_LOAD: 3266

cpu0->cpu0_STLB TOTAL        ACCESS:    1867674 HIT:    1862837 MISS:       4837 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1867674 HIT:    1862837 MISS:       4837 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 200.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8314046 HIT:    7245420 MISS:    1068626 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6756972 HIT:    5873766 MISS:     883206 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     558028 HIT:     402866 MISS:     155162 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     990342 HIT:     967706 MISS:      22636 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8704 HIT:       1082 MISS:       7622 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.02 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15035365 HIT:    8049607 MISS:    6985758 MSHR_MERGE:    1654512
cpu0->cpu0_L1I LOAD         ACCESS:   15035365 HIT:    8049607 MISS:    6985758 MSHR_MERGE:    1654512
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.77 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30476764 HIT:   27006803 MISS:    3469961 MSHR_MERGE:    1477498
cpu0->cpu0_L1D LOAD         ACCESS:   17111785 HIT:   15313158 MISS:    1798627 MSHR_MERGE:     372899
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13355108 HIT:   11692570 MISS:    1662538 MSHR_MERGE:    1104507
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9871 HIT:       1075 MISS:       8796 MSHR_MERGE:         92
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.52 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12479276 HIT:   10569564 MISS:    1909712 MSHR_MERGE:     955718
cpu0->cpu0_ITLB LOAD         ACCESS:   12479276 HIT:   10569564 MISS:    1909712 MSHR_MERGE:     955718
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.11 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28906138 HIT:   27679839 MISS:    1226299 MSHR_MERGE:     312619
cpu0->cpu0_DTLB LOAD         ACCESS:   28906138 HIT:   27679839 MISS:    1226299 MSHR_MERGE:     312619
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.947 cycles
cpu0->LLC TOTAL        ACCESS:    1286234 HIT:    1233694 MISS:      52540 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     883206 HIT:     863276 MISS:      19930 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     155158 HIT:     126838 MISS:      28320 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     240248 HIT:     240006 MISS:        242 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7622 HIT:       3574 MISS:       4048 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3509
  ROW_BUFFER_MISS:      48784
  AVG DBUS CONGESTED CYCLE: 3.507
Channel 0 WQ ROW_BUFFER_HIT:        988
  ROW_BUFFER_MISS:      20239
  FULL:          0
Channel 0 REFRESHES ISSUED:       7523

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       522383       422226        87441         2484
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          278          375          256
  STLB miss resolved @ L2C                0          150          276          236           58
  STLB miss resolved @ LLC                0          153          386         1529          632
  STLB miss resolved @ MEM                0            1          318         2196         2199

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             164341        50396      1256502       144389          438
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          193          116           30
  STLB miss resolved @ L2C                0          130          466          100           11
  STLB miss resolved @ LLC                0          103          571          558           72
  STLB miss resolved @ MEM                0            1           80          227          108
[2025-09-17 08:08:54] END   suite=qualcomm_srv trace=srv19_ap (rc=0)
