#include <stdio.h>
#include <stdint.h>
#include <stdbool.h>
#include <syslog.h>
#include <pthread.h>
#include <openbmc/kv.h>
#include <openbmc/obmc-pal.h>
#include <openbmc/libgpio.h>
#include <openbmc/nm.h>
#include "pal_def.h"
#include "pal_common.h"
#include "pal_power.h"
#include "pal.h"
#include <libpldm/pldm.h>
#include <libpldm/platform.h>
#include <libpldm-oem/pldm.h>
#include <openbmc/obmc-i2c.h>


#define DELAY_POWER_ON 1
#define DELAY_POWER_OFF 6
#define DELAY_GRACEFUL_SHUTDOWN 1
#define DELAY_POWER_CYCLE 10
#define VPDB_ADM1272_ADDR              (0x20)
#define VPDB_LTC4287_ADDR              (0x88)
#define AMD1272_CYCLE_OFFSET           (0xD9)
#define LTC4287_CYCLE_OFFSET           (0xFD)
#define LTC4287_CLEAR_REBOOT           (0x04)
#define LTC4287_SET_REBOOT             (0x0C)


enum GTA_MB_CPLD_INFO {
  ACB_POWER_EN_REG = 0x2,
  MEB_POWER_EN_REG = 0x0,
  ACB_POWER_ENABLE_BIT = 4,
  MEB_POWER_ENABLE_BIT = 1,
};

enum GTA_MEB_CPLD_INFO {
  MEB_CPLD_BUS = 0x12,
  MEB_CPLD_ADDR = 0xA0,
  MEB_POWER_REG = 0x2,
  BASE_CARD_POWER_REG = 0x11,
  MEB_CARD_POWER_GOOD_BIT = 0,
  MEB_CARD_POWER_ENABLE_BIT = 7,
  MEB_POWER_GOOD_BIT = 0,

};

enum GTA_ACB_CPLD_INFO {
  ACB_CPLD_BUS = 0x5,
  ACB_CPLD_ADDR = 0xA0,
  ACB_POWER_GOOD1_REG = 0x5,
  ACB_POWER_GOOD2_REG = 0x6,
  ACB_POWER_GOOD_BIT = 0,
  ACB_ACCLA_POWER_EN_REG = 0x12,
  ACB_ACCLB_POWER_EN_REG = 0x13,
  ACB_ACCLA_POWER_GOOD_REG = 0x24,
  ACB_ACCLB_POWER_GOOD_REG = 0x25,
};

enum BIT_OPERATION {
  SET_BIT,
  CLEAR_BIT,
};

static bool m_chassis_ctrl = false;

bool
is_server_off(void) {
  int ret;
  uint8_t status;

  ret = pal_get_server_power(FRU_MB, &status);
  if (ret) {
    return false;
  }

  return status == SERVER_POWER_OFF? true: false;
}

static int
power_btn_out_pulse(uint8_t secs) {
  int ret = 0;
  gpio_desc_t *gdesc;

  gdesc = gpio_open_by_shadow(FP_PWR_BTN_OUT_N);
  if (!gdesc)
    return -1;

  do {
    ret = gpio_set_value(gdesc, GPIO_VALUE_HIGH);
    if (ret)
      break;

    ret = gpio_set_value(gdesc, GPIO_VALUE_LOW);
    if (ret)
      break;

    sleep(secs);

    ret = gpio_set_value(gdesc, GPIO_VALUE_HIGH);
  } while (0);

  gpio_close(gdesc);
  return ret;
}

// Power Off the server
static int
server_power_off(bool gs_flag) {
  return power_btn_out_pulse((gs_flag) ? DELAY_GRACEFUL_SHUTDOWN : DELAY_POWER_OFF);
}

// Power On the server
static int
server_power_on(void) {
  pal_check_power_rail(1);
  return power_btn_out_pulse(DELAY_POWER_ON);
}

int
pal_power_button_override(uint8_t fru_id) {
  return power_btn_out_pulse(DELAY_POWER_OFF);
}

int bic_cpld_reg_bit_opeation(uint8_t bic_bus, uint8_t bic_eid, uint8_t cpld_bus,
     uint8_t cpld_addr, uint8_t cpld_reg, uint8_t bit, uint8_t operation) {
  uint8_t ret = 0;
  uint8_t txbuf[MAX_TXBUF_SIZE] = {0};
  uint8_t rxbuf[MAX_RXBUF_SIZE] = {0};
  uint8_t txlen = 4;
  size_t  rxlen = 0;

  txbuf[0] = cpld_bus;
  txbuf[1] = cpld_addr;
  txbuf[2] = 1;
  txbuf[3] = cpld_reg;

  // read byte
  ret = oem_pldm_ipmi_send_recv(bic_bus, bic_eid, NETFN_APP_REQ,
          CMD_APP_MASTER_WRITE_READ, txbuf, txlen, rxbuf, &rxlen, true);
  if (ret || rxlen != 1) {
    syslog(LOG_WARNING, "%s read register failed, ret %d rxlen %u", __func__, ret, rxlen);
    return -1;
  }

  txbuf[2] = 0; // write
  txlen = 5;
  rxlen = 0;

  switch (operation) {
  case SET_BIT:
    txbuf[4] = rxbuf[0] | (1UL << bit);
    break;
  case CLEAR_BIT:
    txbuf[4] = rxbuf[0] & (~(1UL << bit));
    break;
  default:
    syslog(LOG_WARNING, "%s invalid operation", __func__);
    return -1;
  }

  ret = oem_pldm_ipmi_send_recv(bic_bus, bic_eid, NETFN_APP_REQ,
          CMD_APP_MASTER_WRITE_READ, txbuf, txlen, rxbuf, &rxlen, true);
  if (ret) {
    syslog(LOG_WARNING, "%s write register failed", __func__);
    return -1;
  }

  return 0;
}

static int
get_acb_power_status(uint8_t *status) {
  int ret = 0;
  uint8_t txbuf[MAX_TXBUF_SIZE] = {0};
  uint8_t rxbuf[MAX_RXBUF_SIZE] = {0};
  uint8_t txlen = 4;
  size_t  rxlen = 0;
  bool acb_power_good1 = false;
  bool acb_power_good2 = false;

  txbuf[0] = ACB_CPLD_BUS;
  txbuf[1] = ACB_CPLD_ADDR;
  txbuf[2] = 1;
  txbuf[3] = ACB_POWER_GOOD1_REG;

  ret = oem_pldm_ipmi_send_recv(ACB_BIC_BUS, ACB_BIC_EID, NETFN_APP_REQ,
          CMD_APP_MASTER_WRITE_READ, txbuf, txlen, rxbuf, &rxlen, true);
  if (ret || rxlen != 1) {
    syslog(LOG_WARNING, "%s read POWER_GOOD1 register failed, ret %d rxlen %u", __func__, ret, rxlen);
    return -1;
  }

  acb_power_good1 = rxbuf[0] & (1 << ACB_POWER_GOOD_BIT);

  txbuf[3] = ACB_POWER_GOOD2_REG;

  ret = oem_pldm_ipmi_send_recv(ACB_BIC_BUS, ACB_BIC_EID, NETFN_APP_REQ,
          CMD_APP_MASTER_WRITE_READ, txbuf, txlen, rxbuf, &rxlen, true);
  if (ret || rxlen != 1) {
    syslog(LOG_WARNING, "%s read POWER_GOOD2 register failed, ret %d rxlen %u", __func__, ret, rxlen);
    return -1;
  }

  acb_power_good2 = rxbuf[0] & (1 << ACB_POWER_GOOD_BIT);

  *status = (acb_power_good1 && acb_power_good2);

  return 0;
}

int
pal_get_fru_power(uint8_t fru, uint8_t *status) {
  int ret = 0;
  uint8_t txbuf[MAX_TXBUF_SIZE] = {0};
  uint8_t rxbuf[MAX_RXBUF_SIZE] = {0};
  uint8_t txlen = 4;
  size_t  rxlen = 0;
  uint8_t power_good_bit = 0;
  uint8_t bic_bus = 0;
  uint8_t bic_eid = 0;
  txbuf[2] = 0x1; // read 1 byte

  switch (fru) {
  case FRU_MEB:
    bic_bus = MEB_BIC_BUS;
    bic_eid = MEB_BIC_EID;
    txbuf[0] = MEB_CPLD_BUS;
    txbuf[1] = MEB_CPLD_ADDR;
    txbuf[3] = MEB_POWER_REG;
    power_good_bit = (1 << MEB_POWER_GOOD_BIT);
    break;
  case FRU_MEB_JCN1:
  case FRU_MEB_JCN2:
  case FRU_MEB_JCN3:
  case FRU_MEB_JCN4:
  case FRU_MEB_JCN5:
  case FRU_MEB_JCN6:
  case FRU_MEB_JCN7:
  case FRU_MEB_JCN8:
  case FRU_MEB_JCN9:
  case FRU_MEB_JCN10:
  case FRU_MEB_JCN11:
  case FRU_MEB_JCN12:
  case FRU_MEB_JCN13:
  case FRU_MEB_JCN14:
    bic_bus = MEB_BIC_BUS;
    bic_eid = MEB_BIC_EID;
    txbuf[0] = MEB_CPLD_BUS;
    txbuf[1] = MEB_CPLD_ADDR;
    txbuf[3] = BASE_CARD_POWER_REG + (fru - FRU_MEB_JCN1);
    power_good_bit = (1 << MEB_CARD_POWER_GOOD_BIT);
    break;
  case FRU_ACB:
    return get_acb_power_status(status);
  case FRU_ACB_ACCL1:
  case FRU_ACB_ACCL2:
  case FRU_ACB_ACCL3:
  case FRU_ACB_ACCL4:
  case FRU_ACB_ACCL5:
  case FRU_ACB_ACCL6:
    bic_bus = ACB_BIC_BUS;
    bic_eid = ACB_BIC_EID;
    txbuf[0] = ACB_CPLD_BUS;
    txbuf[1] = ACB_CPLD_ADDR;
    txbuf[3] = ACB_ACCLB_POWER_GOOD_REG;
    power_good_bit = (1 << (fru - FRU_ACB_ACCL1));
    break;
  case FRU_ACB_ACCL7:
  case FRU_ACB_ACCL8:
  case FRU_ACB_ACCL9:
  case FRU_ACB_ACCL10:
  case FRU_ACB_ACCL11:
  case FRU_ACB_ACCL12:
    bic_bus = ACB_BIC_BUS;
    bic_eid = ACB_BIC_EID;
    txbuf[0] = ACB_CPLD_BUS;
    txbuf[1] = ACB_CPLD_ADDR;
    txbuf[3] = ACB_ACCLA_POWER_GOOD_REG;
    power_good_bit = (1 << (fru - FRU_ACB_ACCL7));
    break;
  default:
    return -1;
  }

  ret = oem_pldm_ipmi_send_recv(bic_bus, bic_eid, NETFN_APP_REQ,
          CMD_APP_MASTER_WRITE_READ, txbuf, txlen, rxbuf, &rxlen, true);
  if (ret || rxlen != 1) {
    syslog(LOG_WARNING, "%s read register failed, ret %d rxlen %u", __func__, ret, rxlen);
    return -1;
  }

  if (rxbuf[0] & power_good_bit) {
    *status = SERVER_POWER_ON;
  } else {
    *status = SERVER_POWER_OFF;
  }

  return 0;
}

static int
set_acb_meb_power(uint8_t fru, uint8_t cmd) {
  int ret = -1;
  int i2cfd = 0;
  uint8_t tbuf[2] = {0};
  uint8_t tlen = 0;
  uint8_t rbuf[1] = {0};
  uint8_t reg = 0;
  uint8_t enable_bit = 0;

  switch(fru) {
  case FRU_ACB:
    reg = ACB_POWER_EN_REG;
    enable_bit = ACB_POWER_ENABLE_BIT;
    break;
  case FRU_MEB:
    reg = MEB_POWER_EN_REG;
    enable_bit = MEB_POWER_ENABLE_BIT;
    break;
  default:
    syslog(LOG_ERR, "%s(): Invalid FRU:%u", __func__, fru);
    return -1;
  }

  i2cfd = i2c_cdev_slave_open(I2C_BUS_7, GTA_MB_CPLD_ADDR >> 1, I2C_SLAVE_FORCE_CLAIM);
  if (i2cfd < 0) {
    syslog(LOG_ERR, "%s(): fail to open device: I2C BUS: %d", __func__, I2C_BUS_7);
    return -1;
  }

  // read register;
  tbuf[0] = reg;
  tlen = 1;

  if (i2c_rdwr_msg_transfer(i2cfd, GTA_MB_CPLD_ADDR, tbuf, tlen, rbuf, 1)) {
    syslog(LOG_ERR, "i2c transfer fail\n");
    goto exit;
  }

  switch(cmd) {
  case SERVER_POWER_ON:
    tbuf[1] = SETBIT(rbuf[0], enable_bit);
    break;
  case SERVER_POWER_OFF:
    tbuf[1] = CLEARBIT(rbuf[0], enable_bit);
    break;
  default:
    syslog(LOG_ERR, "%s(): Invalid operation:%u", __func__, cmd);
    goto exit;
  }

  // write back
  tlen = 2;
  if (i2c_rdwr_msg_transfer(i2cfd, GTA_MB_CPLD_ADDR, tbuf, tlen, rbuf, 0)) {
    syslog(LOG_ERR, "i2c transfer fail\n");
    goto exit;
  }
  ret = 0;

exit:
  i2c_cdev_slave_close(i2cfd);
  return ret;
}

int
pal_set_fru_power(uint8_t fru, uint8_t cmd) {
  int ret = 0;
  uint8_t txbuf[MAX_TXBUF_SIZE] = {0};
  uint8_t rxbuf[MAX_RXBUF_SIZE] = {0};
  uint8_t txlen = 5;
  size_t  rxlen = 0;

  switch (fru) {
  case FRU_ACB:
  case FRU_MEB:
    return set_acb_meb_power(fru, cmd);
  case FRU_MEB_JCN1:
  case FRU_MEB_JCN2:
  case FRU_MEB_JCN3:
  case FRU_MEB_JCN4:
  case FRU_MEB_JCN5:
  case FRU_MEB_JCN6:
  case FRU_MEB_JCN7:
  case FRU_MEB_JCN8:
  case FRU_MEB_JCN9:
  case FRU_MEB_JCN10:
  case FRU_MEB_JCN11:
  case FRU_MEB_JCN12:
  case FRU_MEB_JCN13:
  case FRU_MEB_JCN14:
    txbuf[0] = MEB_CPLD_BUS;
    txbuf[1] = MEB_CPLD_ADDR;
    txbuf[2] = 0;
    txbuf[3] = BASE_CARD_POWER_REG + (fru - FRU_MEB_JCN1);

    switch (cmd) {
    case SERVER_POWER_ON:
      txbuf[4] |= (1 << MEB_CARD_POWER_ENABLE_BIT);
      break;
    case SERVER_POWER_OFF:
      break;
    default:
      return -1;
    }
    break;
  case FRU_ACB_ACCL1:
  case FRU_ACB_ACCL2:
  case FRU_ACB_ACCL3:
  case FRU_ACB_ACCL4:
  case FRU_ACB_ACCL5:
  case FRU_ACB_ACCL6:
    switch (cmd) {
    case SERVER_POWER_ON:
      ret = bic_cpld_reg_bit_opeation(ACB_BIC_BUS, ACB_BIC_EID, ACB_CPLD_BUS,
              ACB_CPLD_ADDR, ACB_ACCLB_POWER_EN_REG, fru - FRU_ACB_ACCL1, SET_BIT);
      break;
    case SERVER_POWER_OFF:
      ret = bic_cpld_reg_bit_opeation(ACB_BIC_BUS, ACB_BIC_EID, ACB_CPLD_BUS,
              ACB_CPLD_ADDR, ACB_ACCLB_POWER_EN_REG, fru - FRU_ACB_ACCL1, CLEAR_BIT);
      break;
    default:
      return -1;
    }
    return ret;
  case FRU_ACB_ACCL7:
  case FRU_ACB_ACCL8:
  case FRU_ACB_ACCL9:
  case FRU_ACB_ACCL10:
  case FRU_ACB_ACCL11:
  case FRU_ACB_ACCL12:
    switch (cmd) {
    case SERVER_POWER_ON:
      ret = bic_cpld_reg_bit_opeation(ACB_BIC_BUS, ACB_BIC_EID, ACB_CPLD_BUS,
              ACB_CPLD_ADDR, ACB_ACCLA_POWER_EN_REG, fru - FRU_ACB_ACCL7, SET_BIT);
      break;
    case SERVER_POWER_OFF:
      ret = bic_cpld_reg_bit_opeation(ACB_BIC_BUS, ACB_BIC_EID, ACB_CPLD_BUS,
              ACB_CPLD_ADDR, ACB_ACCLA_POWER_EN_REG, fru - FRU_ACB_ACCL7, CLEAR_BIT);
      break;
    default:
      return -1;
    }
    return ret;
  default:
    return -1;
  }

  ret = oem_pldm_ipmi_send_recv(MEB_BIC_BUS, MEB_BIC_EID, NETFN_APP_REQ,
          CMD_APP_MASTER_WRITE_READ, txbuf, txlen, rxbuf, &rxlen, true);
  if (ret) {
    syslog(LOG_WARNING, "%s write register failed", __func__);
    return -1;
  }

  return 0;
}

int
pal_get_server_power(uint8_t fru, uint8_t *status) {
  int ret;
  gpio_desc_t *gdesc = NULL;
  gpio_value_t val;

  if (fru != FRU_MB) {
    if (pal_is_artemis()) {
      return pal_get_fru_power(fru, status);
    } else {
      return -1;
    }
  }

  gdesc = gpio_open_by_shadow(FM_LAST_PWRGD);
  if (gdesc == NULL)
    return -1;

  ret = gpio_get_value(gdesc, &val);
  if (ret != 0)
    goto error;

  *status = (int)val;
error:
  gpio_close(gdesc);
  return ret;
}

bool
pal_block_server_power() {
  char value[MAX_VALUE_LEN] = {0};
  static bool is_log_print = false;
  // is bic recovery update ongoing
  if (kv_get("bic_recovery_update", value, NULL, 0) == 0 && !strcmp(value, "1")) {
    if (!is_log_print) {
      printf("BLOCK SETTING SERVER POWER: BIC RECOVERY UPDATE ONGOING\n");
      syslog(LOG_WARNING, "%s() BLOCK SETTING SERVER POWER: BIC RECOVERY UPDATE ONGOING", __func__);
      is_log_print = true;
    }
    return true;
  }
  is_log_print = false;
  return false;
}

// Power Off, Power On, or Power Reset the server in given slot
int
pal_set_server_power(uint8_t fru, uint8_t cmd) {
  uint8_t status;
  bool gs_flag = false;

  if (pal_get_server_power(fru, &status) < 0) {
    return -1;
  }

  if (pal_is_artemis()) {
    if (pal_block_server_power()) {
      return -1;
    }
  }

  if (fru != FRU_MB) {
    if (pal_is_artemis()) {
      return pal_set_fru_power(fru, cmd);
    } else {
      return -1;
    }
  }

  switch(cmd) {
    case SERVER_POWER_ON:
      if (status == SERVER_POWER_ON)
        return 1;
      else
        return server_power_on();
      break;

    case SERVER_POWER_OFF:
      if (status == SERVER_POWER_OFF)
        return 1;
      else
        return server_power_off(gs_flag);
      break;

    case SERVER_POWER_CYCLE:
      if (status == SERVER_POWER_ON) {
        if (server_power_off(gs_flag))
          return -1;

        sleep(DELAY_POWER_CYCLE);

        return server_power_on();

      } else if (status == SERVER_POWER_OFF) {

        return (server_power_on());
      }
      break;

    case SERVER_GRACEFUL_SHUTDOWN:
      if (status == SERVER_POWER_OFF)
        return 1;
      gs_flag = true;
      return server_power_off(gs_flag);
      break;

   case SERVER_POWER_RESET:
      if (status == SERVER_POWER_ON) {
        kv_set("sync_flood_reset", "0", 0, KV_FPERSIST);
        return pal_toggle_rst_btn(fru);
      } else if (status == SERVER_POWER_OFF)
        return -1;
      break;

    default:
      return -1;
  }

  return 0;
}

int set_me_entry_into_recovery(void) {
  int ret=-1;
  uint8_t retry = 3;
  NM_RW_INFO info;
  uint8_t rbuf[32];

  if (pal_skip_access_me()) {
    syslog(LOG_WARNING, "[%s] skip access NM", __func__);
    return 0;
  }

  // Send Command to ME into recovery mode;
  info.bus = NM_IPMB_BUS_ID;
  info.nm_addr = NM_SLAVE_ADDR;
  info.bmc_addr = BMC_DEF_SLAVE_ADDR;

#ifdef DEBUG
  syslog(LOG_CRIT, "nm_bus=%d, nm_addr=0x%x, bmc_addr=0x%x\n",
  info.bus, info.nm_addr, info.bmc_addr);
#endif

  while ( (retry > 0) ) {
    ret = cmd_NM_set_me_entry_recovery(info, rbuf);

    if ( ret != 0 )
      retry--;
    else
      break;
  }
  return ret;
}

void pal_ac_off_meb() {
  int i2cfd = 0;
  int ret = 0;
  uint8_t tlen = 0;
  uint8_t tbuf[MAX_I2C_TXBUF_SIZE] = {0};

  i2cfd = i2c_cdev_slave_open(I2C_BUS_69, MC_CPLD_ADDR >> 1, I2C_SLAVE_FORCE_CLAIM);
  if (i2cfd < 0) {
    syslog(LOG_ERR, "%s(): fail to open device: I2C BUS: %d", __func__, I2C_BUS_69);
    return;
  }
  tbuf[0] = MC_STBY_POWER_OFFSET;
  tbuf[1] = 0x2f;
  tlen = 2;
  ret = i2c_rdwr_msg_transfer(i2cfd, MC_CPLD_ADDR, tbuf, tlen, NULL, 0);
  if (ret < 0) {
    syslog(LOG_ERR, "%s() I2C transfer to MC CPLD failed, ret = %d", __func__, ret);
  }

  i2c_cdev_slave_close(i2cfd);

  return;
}

int pal_adm1272_sled_cycle() {
  int i2cfd = 0;
  int ret = 0;
  uint8_t tlen = 0;
  uint8_t tbuf[MAX_I2C_TXBUF_SIZE] = {0};

  i2cfd = i2c_cdev_slave_open(I2C_BUS_38, VPDB_ADM1272_ADDR >> 1, I2C_SLAVE_FORCE_CLAIM);
  if (i2cfd < 0) {
    syslog(LOG_ERR, "%s(): fail to open device: I2C BUS: %d", __func__, I2C_BUS_69);
    return -1;
  }
  tbuf[0] = AMD1272_CYCLE_OFFSET;
  tlen = 1;

  ret = retry_cond(!i2c_rdwr_msg_transfer(i2cfd, VPDB_ADM1272_ADDR, tbuf, tlen, NULL, 0), 3, 100);
  if (ret < 0) {
    syslog(LOG_ERR, "%s() I2C transfer to ADM1272 failed, ret = %d", __func__, ret);
  }

  i2c_cdev_slave_close(i2cfd);
  return ret;
}

int pal_ltc4287_sled_cycle() {
  int i2cfd = 0;
  int ret = 0;
  uint8_t tlen = 0;
  uint8_t tbuf[MAX_I2C_TXBUF_SIZE] = {0};

  i2cfd = i2c_cdev_slave_open(I2C_BUS_38, VPDB_LTC4287_ADDR >> 1, I2C_SLAVE_FORCE_CLAIM);
  if (i2cfd < 0) {
    syslog(LOG_ERR, "%s(): fail to open device: I2C BUS: %d", __func__, I2C_BUS_69);
    return -1;
  }
  tbuf[0] = LTC4287_CYCLE_OFFSET;
  tbuf[1] = LTC4287_CLEAR_REBOOT;
  tlen = 2;
  ret = retry_cond(!i2c_rdwr_msg_transfer(i2cfd, VPDB_LTC4287_ADDR, tbuf, tlen, NULL, 0), 3, 100);
  if (ret < 0) {
    syslog(LOG_ERR, "%s() I2C transfer to LTC4287 clear reboot reg failed, ret = %d", __func__, ret);
    goto exit;
  }

  tbuf[1] = LTC4287_SET_REBOOT;
  ret = retry_cond(!i2c_rdwr_msg_transfer(i2cfd, VPDB_LTC4287_ADDR, tbuf, tlen, NULL, 0), 3, 100);
  if (ret < 0) {
    syslog(LOG_ERR, "%s() I2C transfer to LTC4287 set reboot reg failed, ret = %d", __func__, ret);
    goto exit;
  }

exit:
  i2c_cdev_slave_close(i2cfd);
  return ret;
}

//Systm AC Cycle
int pal_sled_cycle(void) {
  uint8_t id;

  if(get_comp_source(FRU_VPDB, VPDB_HSC_SOURCE, &id ))
    return -1;

  if (pal_is_artemis()) {
    pal_ac_off_meb();
    msleep(100);
  }

  //Send Command to VPDB
  if (id == MAIN_SOURCE) {
    return pal_ltc4287_sled_cycle();
  } else {
    return pal_adm1272_sled_cycle();
  }
  return 0;
}

// Return the Front panel Power Button
int
pal_get_pwr_btn(uint8_t *status) {
  int ret = -1;
  gpio_value_t value;
  gpio_desc_t *desc = gpio_open_by_shadow(FP_PWR_BTN_IN_N);
  if (!desc) {
    return -1;
  }

  ret = gpio_get_value(desc, &value);
  if ( ret == 0 ) {
    *status = (value == GPIO_VALUE_HIGH ? 0 : 1);
  }
  gpio_close(desc);
  return ret;
}

// Return the front panel's Reset Button status
int
pal_get_rst_btn(uint8_t *status) {
  int ret = -1;
  gpio_value_t value;
  gpio_desc_t *desc = gpio_open_by_shadow(FP_RST_BTN_IN_N);
  if (!desc) {
    return -1;
  }

  ret = gpio_get_value(desc, &value);
  if ( ret == 0 ) {
    *status = (value == GPIO_VALUE_HIGH ? 0 : 1);
  }
  gpio_close(desc);
  return ret;
}

int
pal_set_last_pwr_state(uint8_t fru, char *state) {

  int ret;
  char key[MAX_KEY_LEN] = {0};

  sprintf(key, "%s", "pwr_server_last_state");

  ret = pal_set_key_value(key, state);
  if (ret < 0) {
#ifdef DEBUG
    syslog(LOG_WARNING, "pal_set_last_pwr_state: pal_set_key_value failed for "
        "fru %u", fru);
#endif
  }

  return ret;
}

int
pal_get_last_pwr_state(uint8_t fru, char *state) {
  int ret;
  char key[MAX_KEY_LEN] = {0};

  sprintf(key, "%s", "pwr_server_last_state");

  ret = pal_get_key_value(key, state);
  if (ret < 0) {
#ifdef DEBUG
    syslog(LOG_WARNING, "pal_get_last_pwr_state: pal_get_key_value failed for "
        "fru %u", fru);
#endif
  }

  return ret;
}

uint8_t
pal_set_power_restore_policy(uint8_t slot, uint8_t *pwr_policy, uint8_t *res_data) {
  int cc = CC_SUCCESS;  // Fill response with default values
//  uint8_t policy = *pwr_policy & 0x07;  // Power restore policy

  cc = (int)pal_set_slot_power_policy(pwr_policy, res_data);
  return cc;
}

uint8_t
pal_set_slot_power_policy(uint8_t *pwr_policy, uint8_t *res_data)
{
  int cc = CC_SUCCESS;
  uint8_t policy = *pwr_policy & 0x07;  // Power restore policy

  switch (policy) {
    case 0:
      if (pal_set_key_value("server_por_cfg", "off") != 0)
        cc = CC_UNSPECIFIED_ERROR;
      break;
    case 1:
      if (pal_set_key_value("server_por_cfg", "lps") != 0)
        cc = CC_UNSPECIFIED_ERROR;
      break;
    case 2:
      if (pal_set_key_value("server_por_cfg", "on") != 0)
        cc = CC_UNSPECIFIED_ERROR;
      break;
    case 3:
      // no change (just get present policy support)
      break;
    default:
      cc = CC_PARAM_OUT_OF_RANGE;
      break;
  }
  return cc;
}

void
pal_set_def_restart_cause(uint8_t slot)
{
  char pwr_policy[MAX_VALUE_LEN] = {0};
  char last_pwr_st[MAX_VALUE_LEN] = {0};
  if ( FRU_MB == slot )
  {
    kv_get("pwr_server_last_state", last_pwr_st, NULL, KV_FPERSIST);
    kv_get("server_por_cfg", pwr_policy, NULL, KV_FPERSIST);
    if( pal_is_bmc_por() )
    {
      if( !strcmp( pwr_policy, "on") )
      {
        pal_set_restart_cause(FRU_MB, RESTART_CAUSE_AUTOMATIC_PWR_UP);
      }
      else if( !strcmp( pwr_policy, "lps") && !strcmp( last_pwr_st, "on") )
      {
        pal_set_restart_cause(FRU_MB, RESTART_CAUSE_AUTOMATIC_PWR_UP_LPR);
      }
    }
  }
}

static void *
chassis_ctrl_hndlr(void *arg) {
  int cmd = (int)arg;

  pthread_detach(pthread_self());
  msleep(500);

  if (!pal_set_server_power(FRU_MB, cmd)) {
    switch (cmd) {
      case SERVER_POWER_OFF:
        syslog(LOG_CRIT, "SERVER_POWER_OFF successful for FRU: %d", FRU_MB);
        break;
      case SERVER_POWER_ON:
        syslog(LOG_CRIT, "SERVER_POWER_ON successful for FRU: %d", FRU_MB);
        break;
      case SERVER_POWER_CYCLE:
        syslog(LOG_CRIT, "SERVER_POWER_CYCLE successful for FRU: %d", FRU_MB);
        break;
      case SERVER_POWER_RESET:
        syslog(LOG_CRIT, "SERVER_POWER_RESET successful for FRU: %d", FRU_MB);
        break;
      case SERVER_GRACEFUL_SHUTDOWN:
        syslog(LOG_CRIT, "SERVER_GRACEFUL_SHUTDOWN successful for FRU: %d", FRU_MB);
        break;
    }
  }

  m_chassis_ctrl = false;
  pthread_exit(0);
}

int
pal_chassis_control(uint8_t fru, uint8_t *req_data, uint8_t req_len) {
  uint8_t comp_code = CC_SUCCESS;
  int ret, cmd = 0xFF;
  pthread_t tid;

  if (req_len != 1) {
    return CC_INVALID_LENGTH;
  }

  if (m_chassis_ctrl != false) {
    return CC_NOT_SUPP_IN_CURR_STATE;
  }

  switch (req_data[0]) {
    case 0x00:  // power off
      cmd = SERVER_POWER_OFF;
      break;
    case 0x01:  // power on
      cmd = SERVER_POWER_ON;
      break;
    case 0x02:  // power cycle
      cmd = SERVER_POWER_CYCLE;
      break;
    case 0x03:  // power reset
      cmd = SERVER_POWER_RESET;
      break;
    case 0x05:  // graceful-shutdown
      cmd = SERVER_GRACEFUL_SHUTDOWN;
      break;
    default:
      comp_code = CC_INVALID_DATA_FIELD;
      break;
  }

  if (comp_code == CC_SUCCESS) {
    m_chassis_ctrl = true;
    ret = pthread_create(&tid, NULL, chassis_ctrl_hndlr, (void *)cmd);
    if (ret < 0) {
      syslog(LOG_WARNING, "[%s] Create chassis_ctrl_hndlr thread failed!", __func__);
      m_chassis_ctrl = false;
      return CC_NODE_BUSY;
    }
  }

  return comp_code;
}

int
pal_is_bmc_por(void) {
  FILE *fp;
  int por = 0;

  fp = fopen("/tmp/ast_por", "r");
  if (fp != NULL) {
    if (fscanf(fp, "%d", &por) != 1) {
      por = 0;
    }
    fclose(fp);
  }

  return (por)?1:0;
}

void
pal_get_chassis_status(uint8_t slot, uint8_t *req_data, uint8_t *res_data, uint8_t *res_len) {

   char str_server_por_cfg[64];
   char buff[MAX_VALUE_LEN];
   int policy = 3;
   unsigned char *data = res_data;

   // Platform Power Policy
   memset(str_server_por_cfg, 0 , sizeof(char) * 64);
   sprintf(str_server_por_cfg, "%s", "server_por_cfg");

   if (pal_get_key_value(str_server_por_cfg, buff) == 0)
   {
     if (!memcmp(buff, "off", strlen("off")))
       policy = 0;
     else if (!memcmp(buff, "lps", strlen("lps")))
       policy = 1;
     else if (!memcmp(buff, "on", strlen("on")))
       policy = 2;
     else
       policy = 3;
   }
   *data++ = ((is_server_off())?0x00:0x01) | (policy << 5);
   *data++ = 0x00;   // Last Power Event
   *data++ = 0x40;   // Misc. Chassis Status
   *data++ = 0x00;   // Front Panel Button Disable
   *res_len = data - res_data;
}

static bool
is_not_ongoing(uint8_t fru)
{
  char fruname[32];
  if (pal_get_fru_name(fru, fruname)) {
    sprintf(fruname, "fru%d", fru);
  }
  if (pal_is_fw_update_ongoing(fru)) {
    printf("FW update for %s is ongoing, block the power controlling.\n", fruname);
    return false;
  }
  if (pal_is_crashdump_ongoing(fru)) {
    printf("Crashdump for %s is ongoing, block the power controlling.\n", fruname);
    return false;
  }
  if (pal_is_cplddump_ongoing(fru)) {
    printf("CPLD dump for %s is ongoing, block the power controlling.\n", fruname);
    return false;
  }
  return true;
}

bool
pal_can_change_power(uint8_t fru)
{
  bool ret = is_not_ongoing(fru);

  // MB needs to check HGX too
  if (ret && fru == FRU_MB)
    ret = is_not_ongoing(FRU_HGX);

  return ret;
}