
Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
debug_1/dmInner/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/D
debug_1/dmInner/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/D
debug_1/dmInner/dmiXing/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/D
debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/D
debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/D
debug_1/dmInner/dmiXing/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/D
debug_1/dmOuter/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/D
debug_1/dmOuter/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/D
debug_1/dmOuter/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/D
debug_1/dmOuter/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/D
debug_1/dmOuter/AsyncQueueSource/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/D
debug_1/dmOuter/AsyncQueueSource/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/D
debug_1/dmOuter/AsyncQueueSource/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/D
debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/D
debug_1/dmOuter/AsyncQueueSource/mem_0_resumereq_reg/D
debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg/D
debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/D
debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/D
debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/D
debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/q_reg/D
debug_1/dmOuter/AsyncQueueSource/widx_gray/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_1_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_2_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_3_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_4_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_5_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_6_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_7_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_8_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_9_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_10_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_11_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_12_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_13_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_14_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_15_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_16_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_17_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_18_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_19_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_20_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_21_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_22_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_23_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_24_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_25_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_26_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_27_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_28_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_29_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_30_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_31_/D
debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg_32_/D
debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSink/ridx_gray/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSource/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSource/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSource/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_address_reg_2_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_address_reg_3_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_address_reg_4_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_address_reg_5_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_address_reg_6_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_address_reg_7_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_address_reg_8_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_0_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_1_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_2_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_3_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_4_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_5_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_6_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_7_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_8_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_9_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_10_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_11_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_12_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_13_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_14_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_15_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_16_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_17_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_18_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_19_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_20_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_21_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_22_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_23_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_24_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_25_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_26_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_27_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_28_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_29_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_30_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg_31_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_mask_reg_0_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_mask_reg_1_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_mask_reg_2_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_mask_reg_3_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_opcode_reg_0_/D
debug_1/dmOuter/asource/AsyncQueueSource/mem_0_opcode_reg_2_/D
debug_1/dmOuter/asource/AsyncQueueSource/ready_reg/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSource/widx_bin/reg_0/q_reg/D
debug_1/dmOuter/asource/AsyncQueueSource/widx_gray/reg_0/q_reg/D
debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg/D
debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg/D
debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/q_reg/D
debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q_reg/D
debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/q_reg/D
debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q_reg/D
debug_1/dmOuter/dmiXbar/u_T_195_reg_0_/D
debug_dmactive
debug_ndreset
tile/intsink/SynchronizerShiftReg_w1_d3/sync_2_reg/D

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
