Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b195aa44af494d82a9803956b2de6129 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sim_k7_cyslff_func_synth xil_defaultlib.sim_k7_cyslff xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.aximif
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.cyslff_ifctr
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.cyslff_io
Compiling module xil_defaultlib.cyslff_syncio
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.cyslff
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.75...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.a7_cyslff_test_top
Compiling module xil_defaultlib.sim_k7_cyslff
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_k7_cyslff_func_synth
