{C:/Users/User/Desktop/Academics/Maven Silicon/Verilog_labs/router_project/rtl/router_reg.v} {1 {vlog -work work -stats=none {C:/Users/User/Desktop/Academics/Maven Silicon/Verilog_labs/router_project/rtl/router_reg.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module router_reg

Top level modules:
	router_reg

} {} {}} {C:/Users/User/Desktop/Academics/Maven Silicon/Verilog_labs/router_project/tb/router_reg_tb.v} {1 {vlog -work work -stats=none {C:/Users/User/Desktop/Academics/Maven Silicon/Verilog_labs/router_project/tb/router_reg_tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module router_reg_tb

Top level modules:
	router_reg_tb

} {} {}}
