# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Intel Program License
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
# Date created = 14:01:44  March 30, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ethernet-on-arria-v-soc-dev-kit_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Arria V"
set_global_assignment -name DEVICE 5ASTFD5K3F40I3
set_global_assignment -name TOP_LEVEL_ENTITY "mii_100base_t_arria_v_soc_dev_kit"
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:01:44  MARCH 30, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION "17.1.1 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top

set_location_assignment PIN_AV19 -to i_ref_clock
set_location_assignment PIN_AU19 -to "i_ref_clock(n)"
set_instance_assignment -name IO_STANDARD LVDS -to i_ref_clock
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to i_ref_clock

set_location_assignment PIN_AV22 -to o_phy_reset_n
set_location_assignment PIN_AE22 -to i_phy_port0_rx_clk
set_location_assignment PIN_AL23 -to i_phy_port0_rx_d[0]
set_location_assignment PIN_AW22 -to i_phy_port0_rx_d[1]
set_location_assignment PIN_AW21 -to i_phy_port0_rx_d[2]
set_location_assignment PIN_AV21 -to i_phy_port0_rx_d[3]
set_location_assignment PIN_AF22 -to i_phy_port0_rx_dv
set_location_assignment PIN_AH23 -to i_phy_port0_rx_er
set_location_assignment PIN_AN23 -to i_phy_port0_tx_clk
set_location_assignment PIN_AU22 -to o_phy_port0_tx_d[0]
set_location_assignment PIN_AT22 -to o_phy_port0_tx_d[1]
set_location_assignment PIN_AE23 -to o_phy_port0_tx_d[2]
set_location_assignment PIN_AD22 -to o_phy_port0_tx_d[3]
set_location_assignment PIN_AP23 -to o_phy_port0_tx_en

set_instance_assignment -name FAST_INPUT_REGISTER ON -to i_phy_*
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to o_phy_*

set_global_assignment -name SDC_FILE "MII-100Base-T-Arria-V-SoC-dev-kit.sdc"

set_global_assignment -name SYSTEMVERILOG_FILE src/mii_100base_t_arria_v_soc_dev_kit.sv
set_global_assignment -name VERILOG_FILE src/fpga_core.v

set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/rtl/eth_mac_mii_fifo.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/rtl/eth_axis_rx.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/rtl/eth_axis_tx.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/rtl/udp_complete.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/rtl/ip_complete.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/rtl/eth_mac_mii.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/rtl/eth_mac_1g.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/rtl/mii_phy_if.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/rtl/axis_gmii_rx.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/rtl/ssio_sdr_in.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/rtl/lfsr.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/rtl/axis_gmii_tx.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/rtl/ip_arb_mux.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/rtl/eth_arb_mux.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/rtl/ip.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/rtl/arp.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/rtl/udp.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/rtl/ip_eth_rx.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/rtl/ip_eth_tx.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/rtl/arp_eth_rx.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/rtl/arp_eth_tx.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/rtl/arp_cache.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/rtl/udp_ip_rx.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/rtl/udp_ip_tx.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/rtl/udp_checksum_gen.v"

set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/lib/axis/rtl/axis_fifo.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/lib/axis/rtl/axis_async_fifo.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/lib/axis/rtl/arbiter.v"
set_global_assignment -name VERILOG_FILE "../../verilog-ethernet/lib/axis/rtl/priority_encoder.v"

set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE signal_tap/phy.stp
set_global_assignment -name SIGNALTAP_FILE signal_tap/phy.stp
set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id rx_phy
set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id rx_phy
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to i_phy_port0_rx_clk -section_id rx_phy
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to i_phy_port0_rx_d[0] -section_id rx_phy
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to i_phy_port0_rx_d[1] -section_id rx_phy
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[2] -to i_phy_port0_rx_d[2] -section_id rx_phy
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[3] -to i_phy_port0_rx_d[3] -section_id rx_phy
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[4] -to i_phy_port0_rx_dv -section_id rx_phy
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[5] -to i_phy_port0_rx_er -section_id rx_phy
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to i_phy_port0_rx_d[0] -section_id rx_phy
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to i_phy_port0_rx_d[1] -section_id rx_phy
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to i_phy_port0_rx_d[2] -section_id rx_phy
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to i_phy_port0_rx_d[3] -section_id rx_phy
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to i_phy_port0_rx_dv -section_id rx_phy
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[5] -to i_phy_port0_rx_er -section_id rx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_BLOCK_TYPE=AUTO" -section_id rx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=6" -section_id rx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=6" -section_id rx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_BITS=6" -section_id rx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334528" -section_id rx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id rx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id rx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id rx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id rx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id rx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id rx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id rx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INCREMENTAL_ROUTING=1" -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[0] -to rx_phy|vcc -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[1] -to rx_phy|vcc -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[2] -to rx_phy|gnd -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[3] -to rx_phy|vcc -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[4] -to rx_phy|vcc -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[5] -to rx_phy|gnd -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[6] -to rx_phy|vcc -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[7] -to rx_phy|vcc -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[8] -to rx_phy|vcc -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[9] -to rx_phy|vcc -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[10] -to rx_phy|vcc -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[11] -to rx_phy|gnd -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[12] -to rx_phy|vcc -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[13] -to rx_phy|vcc -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[14] -to rx_phy|vcc -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[15] -to rx_phy|gnd -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[18] -to rx_phy|gnd -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[19] -to rx_phy|vcc -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[20] -to rx_phy|vcc -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[22] -to rx_phy|gnd -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[24] -to rx_phy|gnd -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[25] -to rx_phy|gnd -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[26] -to rx_phy|gnd -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[27] -to rx_phy|vcc -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[28] -to rx_phy|gnd -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[29] -to rx_phy|vcc -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[31] -to rx_phy|vcc -section_id rx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id rx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id rx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_PIPELINE=0" -section_id rx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_PIPELINE=0" -section_id rx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_COUNTER_PIPELINE=0" -section_id rx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=basic,1," -section_id rx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id rx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=0" -section_id rx_phy
set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id rx_mii
set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|logic_clk" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|logic_rst" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_rx_clk" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[2] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_rx_dv" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[3] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_rx_er" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[4] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_rxd[0]" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[5] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_rxd[1]" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[6] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_rxd[2]" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[7] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_rxd[3]" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[8] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|rx_axis_tdata[0]" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[9] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|rx_axis_tdata[1]" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[10] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|rx_axis_tdata[2]" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[11] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|rx_axis_tdata[3]" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[12] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|rx_axis_tdata[4]" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[13] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|rx_axis_tdata[5]" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[14] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|rx_axis_tdata[6]" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[15] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|rx_axis_tdata[7]" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[16] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|rx_axis_tlast" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[17] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|rx_axis_tready" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[18] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|rx_axis_tuser" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[19] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|rx_axis_tvalid" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|logic_rst" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_rx_clk" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_rx_dv" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_rx_er" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_rxd[0]" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[5] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_rxd[1]" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[6] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_rxd[2]" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[7] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_rxd[3]" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[8] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|rx_axis_tdata[0]" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[9] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|rx_axis_tdata[1]" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[10] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|rx_axis_tdata[2]" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[11] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|rx_axis_tdata[3]" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[12] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|rx_axis_tdata[4]" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[13] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|rx_axis_tdata[5]" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[14] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|rx_axis_tdata[6]" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[15] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|rx_axis_tdata[7]" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[16] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|rx_axis_tlast" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[17] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|rx_axis_tready" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[18] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|rx_axis_tuser" -section_id rx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[19] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|rx_axis_tvalid" -section_id rx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_BLOCK_TYPE=AUTO" -section_id rx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=20" -section_id rx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=20" -section_id rx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_BITS=20" -section_id rx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334529" -section_id rx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id rx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=0000000000000000000000000000000000000000000000000000000000000000000000000000000000000" -section_id rx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=85" -section_id rx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id rx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=2048" -section_id rx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id rx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id rx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id rx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id rx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id rx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INCREMENTAL_ROUTING=1" -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[0] -to rx_mii|gnd -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[1] -to rx_mii|vcc -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[2] -to rx_mii|gnd -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[3] -to rx_mii|gnd -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[4] -to rx_mii|gnd -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[5] -to rx_mii|vcc -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[6] -to rx_mii|gnd -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[7] -to rx_mii|vcc -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[8] -to rx_mii|gnd -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[9] -to rx_mii|vcc -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[10] -to rx_mii|gnd -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[11] -to rx_mii|vcc -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[12] -to rx_mii|vcc -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[13] -to rx_mii|gnd -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[14] -to rx_mii|gnd -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[15] -to rx_mii|gnd -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[16] -to rx_mii|vcc -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[17] -to rx_mii|vcc -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[18] -to rx_mii|vcc -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[19] -to rx_mii|vcc -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[20] -to rx_mii|vcc -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[21] -to rx_mii|vcc -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[22] -to rx_mii|vcc -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[23] -to rx_mii|gnd -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[24] -to rx_mii|gnd -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[25] -to rx_mii|vcc -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[26] -to rx_mii|vcc -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[27] -to rx_mii|vcc -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[28] -to rx_mii|vcc -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[29] -to rx_mii|gnd -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[30] -to rx_mii|vcc -section_id rx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[31] -to rx_mii|gnd -section_id rx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id rx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=2048" -section_id rx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id rx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_PIPELINE=0" -section_id rx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_PIPELINE=0" -section_id rx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_COUNTER_PIPELINE=0" -section_id rx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=basic,1," -section_id rx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id rx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=0" -section_id rx_mii
set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id tx_mii
set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|logic_clk" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_tx_clk" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_tx_en" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[2] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_tx_er" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[3] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_txd[0]" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[4] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_txd[1]" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[5] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_txd[2]" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[6] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_txd[3]" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[7] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|tx_axis_tdata[0]" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[8] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|tx_axis_tdata[1]" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[9] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|tx_axis_tdata[2]" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[10] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|tx_axis_tdata[3]" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[11] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|tx_axis_tdata[4]" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[12] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|tx_axis_tdata[5]" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[13] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|tx_axis_tdata[6]" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[14] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|tx_axis_tdata[7]" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[15] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|tx_axis_tlast" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[16] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|tx_axis_tready" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[17] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|tx_axis_tuser" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[18] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|tx_axis_tvalid" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_tx_clk" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_tx_en" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_tx_er" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_txd[0]" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_txd[1]" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[5] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_txd[2]" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[6] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_txd[3]" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[7] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|tx_axis_tdata[0]" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[8] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|tx_axis_tdata[1]" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[9] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|tx_axis_tdata[2]" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[10] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|tx_axis_tdata[3]" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[11] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|tx_axis_tdata[4]" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[12] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|tx_axis_tdata[5]" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[13] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|tx_axis_tdata[6]" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[14] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|tx_axis_tdata[7]" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[15] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|tx_axis_tlast" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[16] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|tx_axis_tready" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[17] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|tx_axis_tuser" -section_id tx_mii
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[18] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|tx_axis_tvalid" -section_id tx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_BLOCK_TYPE=AUTO" -section_id tx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=19" -section_id tx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=19" -section_id tx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_BITS=19" -section_id tx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334530" -section_id tx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id tx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id tx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id tx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id tx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id tx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id tx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id tx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INCREMENTAL_ROUTING=1" -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[0] -to tx_mii|gnd -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[1] -to tx_mii|gnd -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[2] -to tx_mii|vcc -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[3] -to tx_mii|vcc -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[4] -to tx_mii|gnd -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[5] -to tx_mii|vcc -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[6] -to tx_mii|vcc -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[7] -to tx_mii|gnd -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[8] -to tx_mii|gnd -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[9] -to tx_mii|vcc -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[10] -to tx_mii|gnd -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[11] -to tx_mii|gnd -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[12] -to tx_mii|gnd -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[13] -to tx_mii|vcc -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[14] -to tx_mii|vcc -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[15] -to tx_mii|vcc -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[18] -to tx_mii|gnd -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[22] -to tx_mii|vcc -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[23] -to tx_mii|gnd -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[24] -to tx_mii|vcc -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[25] -to tx_mii|vcc -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[27] -to tx_mii|gnd -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[28] -to tx_mii|vcc -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[31] -to tx_mii|gnd -section_id tx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id tx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id tx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_PIPELINE=0" -section_id tx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_PIPELINE=0" -section_id tx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_COUNTER_PIPELINE=0" -section_id tx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=basic,1," -section_id tx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id tx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=0" -section_id tx_mii
set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id tx_phy
set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id tx_phy
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_tx_clk" -section_id tx_phy
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_tx_en" -section_id tx_phy
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_txd[0]" -section_id tx_phy
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[2] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_txd[1]" -section_id tx_phy
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[3] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_txd[2]" -section_id tx_phy
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[4] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_txd[3]" -section_id tx_phy
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_tx_en" -section_id tx_phy
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_txd[0]" -section_id tx_phy
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_txd[1]" -section_id tx_phy
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_txd[2]" -section_id tx_phy
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to "fpga_core:fpga_core_i|eth_mac_mii_fifo:eth_mac_inst|mii_txd[3]" -section_id tx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_BLOCK_TYPE=AUTO" -section_id tx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=5" -section_id tx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=5" -section_id tx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_BITS=5" -section_id tx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334531" -section_id tx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id tx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id tx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id tx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id tx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id tx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id tx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id tx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INCREMENTAL_ROUTING=1" -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[0] -to tx_phy|vcc -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[1] -to tx_phy|gnd -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[2] -to tx_phy|gnd -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[3] -to tx_phy|gnd -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[4] -to tx_phy|gnd -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[5] -to tx_phy|vcc -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[6] -to tx_phy|gnd -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[7] -to tx_phy|gnd -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[8] -to tx_phy|gnd -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[9] -to tx_phy|gnd -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[10] -to tx_phy|gnd -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[11] -to tx_phy|vcc -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[12] -to tx_phy|gnd -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[13] -to tx_phy|gnd -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[14] -to tx_phy|vcc -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[15] -to tx_phy|gnd -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[17] -to tx_phy|gnd -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[20] -to tx_phy|gnd -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[22] -to tx_phy|gnd -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[24] -to tx_phy|gnd -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[26] -to tx_phy|gnd -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[29] -to tx_phy|vcc -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[30] -to tx_phy|gnd -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[31] -to tx_phy|vcc -section_id tx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id tx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id tx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_PIPELINE=0" -section_id tx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_PIPELINE=0" -section_id tx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_COUNTER_PIPELINE=0" -section_id tx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=basic,1," -section_id tx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id tx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=0" -section_id tx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=0000000000000000000000000000000000000000000" -section_id rx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=43" -section_id rx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=2048" -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[16] -to rx_phy|vcc -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[17] -to rx_phy|gnd -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[21] -to rx_phy|vcc -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[23] -to rx_phy|vcc -section_id rx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[30] -to rx_phy|gnd -section_id rx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=2048" -section_id rx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=0000000000000000000000000000000000000000000000000000000000000000000000000000000000" -section_id tx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=82" -section_id tx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=2048" -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[16] -to tx_mii|vcc -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[17] -to tx_mii|gnd -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[19] -to tx_mii|vcc -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[20] -to tx_mii|gnd -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[21] -to tx_mii|vcc -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[26] -to tx_mii|gnd -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[29] -to tx_mii|vcc -section_id tx_mii
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[30] -to tx_mii|vcc -section_id tx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=2048" -section_id tx_mii
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=0000000000000000000000000000000000000000" -section_id tx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=40" -section_id tx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=2048" -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[16] -to tx_phy|vcc -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[18] -to tx_phy|vcc -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[19] -to tx_phy|vcc -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[21] -to tx_phy|gnd -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[23] -to tx_phy|vcc -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[25] -to tx_phy|gnd -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[27] -to tx_phy|vcc -section_id tx_phy
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[28] -to tx_phy|gnd -section_id tx_phy
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=2048" -section_id tx_phy
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name SLD_FILE db/phy_auto_stripped.stp