# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6617 \
    name bucket_sizes_5010 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5010 \
    op interface \
    ports { bucket_sizes_5010 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6618 \
    name bucket_sizes_5009 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5009 \
    op interface \
    ports { bucket_sizes_5009 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6619 \
    name bucket_sizes_5008 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5008 \
    op interface \
    ports { bucket_sizes_5008 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6620 \
    name bucket_sizes_5007 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5007 \
    op interface \
    ports { bucket_sizes_5007 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6621 \
    name bucket_sizes_5006 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5006 \
    op interface \
    ports { bucket_sizes_5006 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6622 \
    name bucket_sizes_5005 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5005 \
    op interface \
    ports { bucket_sizes_5005 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6623 \
    name bucket_sizes_5004 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5004 \
    op interface \
    ports { bucket_sizes_5004 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6624 \
    name bucket_sizes_5003 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5003 \
    op interface \
    ports { bucket_sizes_5003 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6625 \
    name bucket_sizes_5002 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5002 \
    op interface \
    ports { bucket_sizes_5002 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6626 \
    name bucket_sizes_5001 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5001 \
    op interface \
    ports { bucket_sizes_5001 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6627 \
    name bucket_sizes_5000 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5000 \
    op interface \
    ports { bucket_sizes_5000 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6628 \
    name bucket_sizes_4999 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_4999 \
    op interface \
    ports { bucket_sizes_4999 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6629 \
    name bucket_sizes_4998 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_4998 \
    op interface \
    ports { bucket_sizes_4998 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6630 \
    name bucket_sizes_4997 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_4997 \
    op interface \
    ports { bucket_sizes_4997 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6631 \
    name bucket_sizes_4996 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_4996 \
    op interface \
    ports { bucket_sizes_4996 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6632 \
    name bucket_sizes_4995 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_4995 \
    op interface \
    ports { bucket_sizes_4995 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6633 \
    name bucket_pointer_2225 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2225 \
    op interface \
    ports { bucket_pointer_2225 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6634 \
    name bucket_pointer_2224 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2224 \
    op interface \
    ports { bucket_pointer_2224 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6635 \
    name bucket_pointer_2223 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2223 \
    op interface \
    ports { bucket_pointer_2223 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6636 \
    name bucket_pointer_2222 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2222 \
    op interface \
    ports { bucket_pointer_2222 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6637 \
    name bucket_pointer_2221 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2221 \
    op interface \
    ports { bucket_pointer_2221 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6638 \
    name bucket_pointer_2220 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2220 \
    op interface \
    ports { bucket_pointer_2220 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6639 \
    name bucket_pointer_2219 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2219 \
    op interface \
    ports { bucket_pointer_2219 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6640 \
    name bucket_pointer_2218 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2218 \
    op interface \
    ports { bucket_pointer_2218 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6641 \
    name bucket_pointer_2217 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2217 \
    op interface \
    ports { bucket_pointer_2217 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6642 \
    name bucket_pointer_2216 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2216 \
    op interface \
    ports { bucket_pointer_2216 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6643 \
    name bucket_pointer_2215 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2215 \
    op interface \
    ports { bucket_pointer_2215 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6644 \
    name bucket_pointer_2214 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2214 \
    op interface \
    ports { bucket_pointer_2214 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6645 \
    name bucket_pointer_2213 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2213 \
    op interface \
    ports { bucket_pointer_2213 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6646 \
    name bucket_pointer_2212 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2212 \
    op interface \
    ports { bucket_pointer_2212 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6647 \
    name bucket_pointer_2211 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2211 \
    op interface \
    ports { bucket_pointer_2211 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6648 \
    name bucket_pointer \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer \
    op interface \
    ports { bucket_pointer { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6649 \
    name bucket_sizes_5026_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5026_out \
    op interface \
    ports { bucket_sizes_5026_out { O 32 vector } bucket_sizes_5026_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6650 \
    name bucket_sizes_5025_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5025_out \
    op interface \
    ports { bucket_sizes_5025_out { O 32 vector } bucket_sizes_5025_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6651 \
    name bucket_sizes_5024_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5024_out \
    op interface \
    ports { bucket_sizes_5024_out { O 32 vector } bucket_sizes_5024_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6652 \
    name bucket_sizes_5023_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5023_out \
    op interface \
    ports { bucket_sizes_5023_out { O 32 vector } bucket_sizes_5023_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6653 \
    name bucket_sizes_5022_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5022_out \
    op interface \
    ports { bucket_sizes_5022_out { O 32 vector } bucket_sizes_5022_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6654 \
    name bucket_sizes_5021_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5021_out \
    op interface \
    ports { bucket_sizes_5021_out { O 32 vector } bucket_sizes_5021_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6655 \
    name bucket_sizes_5020_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5020_out \
    op interface \
    ports { bucket_sizes_5020_out { O 32 vector } bucket_sizes_5020_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6656 \
    name bucket_sizes_5019_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5019_out \
    op interface \
    ports { bucket_sizes_5019_out { O 32 vector } bucket_sizes_5019_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6657 \
    name bucket_sizes_5018_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5018_out \
    op interface \
    ports { bucket_sizes_5018_out { O 32 vector } bucket_sizes_5018_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6658 \
    name bucket_sizes_5017_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5017_out \
    op interface \
    ports { bucket_sizes_5017_out { O 32 vector } bucket_sizes_5017_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6659 \
    name bucket_sizes_5016_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5016_out \
    op interface \
    ports { bucket_sizes_5016_out { O 32 vector } bucket_sizes_5016_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6660 \
    name bucket_sizes_5015_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5015_out \
    op interface \
    ports { bucket_sizes_5015_out { O 32 vector } bucket_sizes_5015_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6661 \
    name bucket_sizes_5014_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5014_out \
    op interface \
    ports { bucket_sizes_5014_out { O 32 vector } bucket_sizes_5014_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6662 \
    name bucket_sizes_5013_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5013_out \
    op interface \
    ports { bucket_sizes_5013_out { O 32 vector } bucket_sizes_5013_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6663 \
    name bucket_sizes_5012_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5012_out \
    op interface \
    ports { bucket_sizes_5012_out { O 32 vector } bucket_sizes_5012_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6664 \
    name bucket_sizes_5011_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_5011_out \
    op interface \
    ports { bucket_sizes_5011_out { O 32 vector } bucket_sizes_5011_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6665 \
    name bucket_pointer_2241_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2241_out \
    op interface \
    ports { bucket_pointer_2241_out { O 32 vector } bucket_pointer_2241_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6666 \
    name bucket_pointer_2240_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2240_out \
    op interface \
    ports { bucket_pointer_2240_out { O 32 vector } bucket_pointer_2240_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6667 \
    name bucket_pointer_2239_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2239_out \
    op interface \
    ports { bucket_pointer_2239_out { O 32 vector } bucket_pointer_2239_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6668 \
    name bucket_pointer_2238_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2238_out \
    op interface \
    ports { bucket_pointer_2238_out { O 32 vector } bucket_pointer_2238_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6669 \
    name bucket_pointer_2237_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2237_out \
    op interface \
    ports { bucket_pointer_2237_out { O 32 vector } bucket_pointer_2237_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6670 \
    name bucket_pointer_2236_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2236_out \
    op interface \
    ports { bucket_pointer_2236_out { O 32 vector } bucket_pointer_2236_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6671 \
    name bucket_pointer_2235_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2235_out \
    op interface \
    ports { bucket_pointer_2235_out { O 32 vector } bucket_pointer_2235_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6672 \
    name bucket_pointer_2234_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2234_out \
    op interface \
    ports { bucket_pointer_2234_out { O 32 vector } bucket_pointer_2234_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6673 \
    name bucket_pointer_2233_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2233_out \
    op interface \
    ports { bucket_pointer_2233_out { O 32 vector } bucket_pointer_2233_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6674 \
    name bucket_pointer_2232_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2232_out \
    op interface \
    ports { bucket_pointer_2232_out { O 32 vector } bucket_pointer_2232_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6675 \
    name bucket_pointer_2231_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2231_out \
    op interface \
    ports { bucket_pointer_2231_out { O 32 vector } bucket_pointer_2231_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6676 \
    name bucket_pointer_2230_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2230_out \
    op interface \
    ports { bucket_pointer_2230_out { O 32 vector } bucket_pointer_2230_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6677 \
    name bucket_pointer_2229_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2229_out \
    op interface \
    ports { bucket_pointer_2229_out { O 32 vector } bucket_pointer_2229_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6678 \
    name bucket_pointer_2228_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2228_out \
    op interface \
    ports { bucket_pointer_2228_out { O 32 vector } bucket_pointer_2228_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6679 \
    name bucket_pointer_2227_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2227_out \
    op interface \
    ports { bucket_pointer_2227_out { O 32 vector } bucket_pointer_2227_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6680 \
    name bucket_pointer_2226_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_2226_out \
    op interface \
    ports { bucket_pointer_2226_out { O 32 vector } bucket_pointer_2226_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName multi_radix_hex_kmerge_flow_control_loop_pipe_sequential_init_U
set CompName multi_radix_hex_kmerge_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix multi_radix_hex_kmerge_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


