Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 95e47658195042a0933f7f40b04127f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot user_logic_tb_behav xil_defaultlib.user_logic_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
