set ::env(PROJECT_NAME) bin2bcd
set ::env(DESIGN_TOP) bin2bcd
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/bin2bcd/rtl/
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/bin2bcd/rtl/bin2bcd.v
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) micro_benchmarks