/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* RX */
.set RX__0__DR, CYREG_GPIO_PRT6_DR
.set RX__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set RX__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set RX__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set RX__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set RX__0__HSIOM_MASK, 0x000000F0
.set RX__0__HSIOM_SHIFT, 4
.set RX__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set RX__0__INTR, CYREG_GPIO_PRT6_INTR
.set RX__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set RX__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set RX__0__MASK, 0x02
.set RX__0__PC, CYREG_GPIO_PRT6_PC
.set RX__0__PC2, CYREG_GPIO_PRT6_PC2
.set RX__0__PORT, 6
.set RX__0__PS, CYREG_GPIO_PRT6_PS
.set RX__0__SHIFT, 1
.set RX__DR, CYREG_GPIO_PRT6_DR
.set RX__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set RX__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set RX__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set RX__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set RX__INTR, CYREG_GPIO_PRT6_INTR
.set RX__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set RX__INTSTAT, CYREG_GPIO_PRT6_INTR
.set RX__MASK, 0x02
.set RX__PC, CYREG_GPIO_PRT6_PC
.set RX__PC2, CYREG_GPIO_PRT6_PC2
.set RX__PORT, 6
.set RX__PS, CYREG_GPIO_PRT6_PS
.set RX__SHIFT, 1

/* TX */
.set TX__0__DR, CYREG_GPIO_PRT6_DR
.set TX__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set TX__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set TX__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set TX__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set TX__0__HSIOM_MASK, 0x00000F00
.set TX__0__HSIOM_SHIFT, 8
.set TX__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set TX__0__INTR, CYREG_GPIO_PRT6_INTR
.set TX__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set TX__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set TX__0__MASK, 0x04
.set TX__0__PC, CYREG_GPIO_PRT6_PC
.set TX__0__PC2, CYREG_GPIO_PRT6_PC2
.set TX__0__PORT, 6
.set TX__0__PS, CYREG_GPIO_PRT6_PS
.set TX__0__SHIFT, 2
.set TX__DR, CYREG_GPIO_PRT6_DR
.set TX__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set TX__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set TX__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set TX__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set TX__INTR, CYREG_GPIO_PRT6_INTR
.set TX__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set TX__INTSTAT, CYREG_GPIO_PRT6_INTR
.set TX__MASK, 0x04
.set TX__PC, CYREG_GPIO_PRT6_PC
.set TX__PC2, CYREG_GPIO_PRT6_PC2
.set TX__PORT, 6
.set TX__PS, CYREG_GPIO_PRT6_PS
.set TX__SHIFT, 2

/* CAN */
.set CAN_CanIP__BUFFER_STATUS, CYREG_CAN0_BUFFER_STATUS
.set CAN_CanIP__CAN_RX0_ACR, CYREG_CAN0_CAN_RX0_ACR
.set CAN_CanIP__CAN_RX0_ACR_DATA, CYREG_CAN0_CAN_RX0_ACR_DATA
.set CAN_CanIP__CAN_RX0_AMR, CYREG_CAN0_CAN_RX0_AMR
.set CAN_CanIP__CAN_RX0_AMR_DATA, CYREG_CAN0_CAN_RX0_AMR_DATA
.set CAN_CanIP__CAN_RX0_CONTROL, CYREG_CAN0_CAN_RX0_CONTROL
.set CAN_CanIP__CAN_RX0_DATA_HIGH, CYREG_CAN0_CAN_RX0_DATA_HIGH
.set CAN_CanIP__CAN_RX0_DATA_LOW, CYREG_CAN0_CAN_RX0_DATA_LOW
.set CAN_CanIP__CAN_RX0_ID, CYREG_CAN0_CAN_RX0_ID
.set CAN_CanIP__CAN_RX1_ACR, CYREG_CAN0_CAN_RX1_ACR
.set CAN_CanIP__CAN_RX1_ACR_DATA, CYREG_CAN0_CAN_RX1_ACR_DATA
.set CAN_CanIP__CAN_RX1_AMR, CYREG_CAN0_CAN_RX1_AMR
.set CAN_CanIP__CAN_RX1_AMR_DATA, CYREG_CAN0_CAN_RX1_AMR_DATA
.set CAN_CanIP__CAN_RX1_CONTROL, CYREG_CAN0_CAN_RX1_CONTROL
.set CAN_CanIP__CAN_RX1_DATA_HIGH, CYREG_CAN0_CAN_RX1_DATA_HIGH
.set CAN_CanIP__CAN_RX1_DATA_LOW, CYREG_CAN0_CAN_RX1_DATA_LOW
.set CAN_CanIP__CAN_RX1_ID, CYREG_CAN0_CAN_RX1_ID
.set CAN_CanIP__CAN_RX10_ACR, CYREG_CAN0_CAN_RX10_ACR
.set CAN_CanIP__CAN_RX10_ACR_DATA, CYREG_CAN0_CAN_RX10_ACR_DATA
.set CAN_CanIP__CAN_RX10_AMR, CYREG_CAN0_CAN_RX10_AMR
.set CAN_CanIP__CAN_RX10_AMR_DATA, CYREG_CAN0_CAN_RX10_AMR_DATA
.set CAN_CanIP__CAN_RX10_CONTROL, CYREG_CAN0_CAN_RX10_CONTROL
.set CAN_CanIP__CAN_RX10_DATA_HIGH, CYREG_CAN0_CAN_RX10_DATA_HIGH
.set CAN_CanIP__CAN_RX10_DATA_LOW, CYREG_CAN0_CAN_RX10_DATA_LOW
.set CAN_CanIP__CAN_RX10_ID, CYREG_CAN0_CAN_RX10_ID
.set CAN_CanIP__CAN_RX11_ACR, CYREG_CAN0_CAN_RX11_ACR
.set CAN_CanIP__CAN_RX11_ACR_DATA, CYREG_CAN0_CAN_RX11_ACR_DATA
.set CAN_CanIP__CAN_RX11_AMR, CYREG_CAN0_CAN_RX11_AMR
.set CAN_CanIP__CAN_RX11_AMR_DATA, CYREG_CAN0_CAN_RX11_AMR_DATA
.set CAN_CanIP__CAN_RX11_CONTROL, CYREG_CAN0_CAN_RX11_CONTROL
.set CAN_CanIP__CAN_RX11_DATA_HIGH, CYREG_CAN0_CAN_RX11_DATA_HIGH
.set CAN_CanIP__CAN_RX11_DATA_LOW, CYREG_CAN0_CAN_RX11_DATA_LOW
.set CAN_CanIP__CAN_RX11_ID, CYREG_CAN0_CAN_RX11_ID
.set CAN_CanIP__CAN_RX12_ACR, CYREG_CAN0_CAN_RX12_ACR
.set CAN_CanIP__CAN_RX12_ACR_DATA, CYREG_CAN0_CAN_RX12_ACR_DATA
.set CAN_CanIP__CAN_RX12_AMR, CYREG_CAN0_CAN_RX12_AMR
.set CAN_CanIP__CAN_RX12_AMR_DATA, CYREG_CAN0_CAN_RX12_AMR_DATA
.set CAN_CanIP__CAN_RX12_CONTROL, CYREG_CAN0_CAN_RX12_CONTROL
.set CAN_CanIP__CAN_RX12_DATA_HIGH, CYREG_CAN0_CAN_RX12_DATA_HIGH
.set CAN_CanIP__CAN_RX12_DATA_LOW, CYREG_CAN0_CAN_RX12_DATA_LOW
.set CAN_CanIP__CAN_RX12_ID, CYREG_CAN0_CAN_RX12_ID
.set CAN_CanIP__CAN_RX13_ACR, CYREG_CAN0_CAN_RX13_ACR
.set CAN_CanIP__CAN_RX13_ACR_DATA, CYREG_CAN0_CAN_RX13_ACR_DATA
.set CAN_CanIP__CAN_RX13_AMR, CYREG_CAN0_CAN_RX13_AMR
.set CAN_CanIP__CAN_RX13_AMR_DATA, CYREG_CAN0_CAN_RX13_AMR_DATA
.set CAN_CanIP__CAN_RX13_CONTROL, CYREG_CAN0_CAN_RX13_CONTROL
.set CAN_CanIP__CAN_RX13_DATA_HIGH, CYREG_CAN0_CAN_RX13_DATA_HIGH
.set CAN_CanIP__CAN_RX13_DATA_LOW, CYREG_CAN0_CAN_RX13_DATA_LOW
.set CAN_CanIP__CAN_RX13_ID, CYREG_CAN0_CAN_RX13_ID
.set CAN_CanIP__CAN_RX14_ACR, CYREG_CAN0_CAN_RX14_ACR
.set CAN_CanIP__CAN_RX14_ACR_DATA, CYREG_CAN0_CAN_RX14_ACR_DATA
.set CAN_CanIP__CAN_RX14_AMR, CYREG_CAN0_CAN_RX14_AMR
.set CAN_CanIP__CAN_RX14_AMR_DATA, CYREG_CAN0_CAN_RX14_AMR_DATA
.set CAN_CanIP__CAN_RX14_CONTROL, CYREG_CAN0_CAN_RX14_CONTROL
.set CAN_CanIP__CAN_RX14_DATA_HIGH, CYREG_CAN0_CAN_RX14_DATA_HIGH
.set CAN_CanIP__CAN_RX14_DATA_LOW, CYREG_CAN0_CAN_RX14_DATA_LOW
.set CAN_CanIP__CAN_RX14_ID, CYREG_CAN0_CAN_RX14_ID
.set CAN_CanIP__CAN_RX15_ACR, CYREG_CAN0_CAN_RX15_ACR
.set CAN_CanIP__CAN_RX15_ACR_DATA, CYREG_CAN0_CAN_RX15_ACR_DATA
.set CAN_CanIP__CAN_RX15_AMR, CYREG_CAN0_CAN_RX15_AMR
.set CAN_CanIP__CAN_RX15_AMR_DATA, CYREG_CAN0_CAN_RX15_AMR_DATA
.set CAN_CanIP__CAN_RX15_CONTROL, CYREG_CAN0_CAN_RX15_CONTROL
.set CAN_CanIP__CAN_RX15_DATA_HIGH, CYREG_CAN0_CAN_RX15_DATA_HIGH
.set CAN_CanIP__CAN_RX15_DATA_LOW, CYREG_CAN0_CAN_RX15_DATA_LOW
.set CAN_CanIP__CAN_RX15_ID, CYREG_CAN0_CAN_RX15_ID
.set CAN_CanIP__CAN_RX2_ACR, CYREG_CAN0_CAN_RX2_ACR
.set CAN_CanIP__CAN_RX2_ACR_DATA, CYREG_CAN0_CAN_RX2_ACR_DATA
.set CAN_CanIP__CAN_RX2_AMR, CYREG_CAN0_CAN_RX2_AMR
.set CAN_CanIP__CAN_RX2_AMR_DATA, CYREG_CAN0_CAN_RX2_AMR_DATA
.set CAN_CanIP__CAN_RX2_CONTROL, CYREG_CAN0_CAN_RX2_CONTROL
.set CAN_CanIP__CAN_RX2_DATA_HIGH, CYREG_CAN0_CAN_RX2_DATA_HIGH
.set CAN_CanIP__CAN_RX2_DATA_LOW, CYREG_CAN0_CAN_RX2_DATA_LOW
.set CAN_CanIP__CAN_RX2_ID, CYREG_CAN0_CAN_RX2_ID
.set CAN_CanIP__CAN_RX3_ACR, CYREG_CAN0_CAN_RX3_ACR
.set CAN_CanIP__CAN_RX3_ACR_DATA, CYREG_CAN0_CAN_RX3_ACR_DATA
.set CAN_CanIP__CAN_RX3_AMR, CYREG_CAN0_CAN_RX3_AMR
.set CAN_CanIP__CAN_RX3_AMR_DATA, CYREG_CAN0_CAN_RX3_AMR_DATA
.set CAN_CanIP__CAN_RX3_CONTROL, CYREG_CAN0_CAN_RX3_CONTROL
.set CAN_CanIP__CAN_RX3_DATA_HIGH, CYREG_CAN0_CAN_RX3_DATA_HIGH
.set CAN_CanIP__CAN_RX3_DATA_LOW, CYREG_CAN0_CAN_RX3_DATA_LOW
.set CAN_CanIP__CAN_RX3_ID, CYREG_CAN0_CAN_RX3_ID
.set CAN_CanIP__CAN_RX4_ACR, CYREG_CAN0_CAN_RX4_ACR
.set CAN_CanIP__CAN_RX4_ACR_DATA, CYREG_CAN0_CAN_RX4_ACR_DATA
.set CAN_CanIP__CAN_RX4_AMR, CYREG_CAN0_CAN_RX4_AMR
.set CAN_CanIP__CAN_RX4_AMR_DATA, CYREG_CAN0_CAN_RX4_AMR_DATA
.set CAN_CanIP__CAN_RX4_CONTROL, CYREG_CAN0_CAN_RX4_CONTROL
.set CAN_CanIP__CAN_RX4_DATA_HIGH, CYREG_CAN0_CAN_RX4_DATA_HIGH
.set CAN_CanIP__CAN_RX4_DATA_LOW, CYREG_CAN0_CAN_RX4_DATA_LOW
.set CAN_CanIP__CAN_RX4_ID, CYREG_CAN0_CAN_RX4_ID
.set CAN_CanIP__CAN_RX5_ACR, CYREG_CAN0_CAN_RX5_ACR
.set CAN_CanIP__CAN_RX5_ACR_DATA, CYREG_CAN0_CAN_RX5_ACR_DATA
.set CAN_CanIP__CAN_RX5_AMR, CYREG_CAN0_CAN_RX5_AMR
.set CAN_CanIP__CAN_RX5_AMR_DATA, CYREG_CAN0_CAN_RX5_AMR_DATA
.set CAN_CanIP__CAN_RX5_CONTROL, CYREG_CAN0_CAN_RX5_CONTROL
.set CAN_CanIP__CAN_RX5_DATA_HIGH, CYREG_CAN0_CAN_RX5_DATA_HIGH
.set CAN_CanIP__CAN_RX5_DATA_LOW, CYREG_CAN0_CAN_RX5_DATA_LOW
.set CAN_CanIP__CAN_RX5_ID, CYREG_CAN0_CAN_RX5_ID
.set CAN_CanIP__CAN_RX6_ACR, CYREG_CAN0_CAN_RX6_ACR
.set CAN_CanIP__CAN_RX6_ACR_DATA, CYREG_CAN0_CAN_RX6_ACR_DATA
.set CAN_CanIP__CAN_RX6_AMR, CYREG_CAN0_CAN_RX6_AMR
.set CAN_CanIP__CAN_RX6_AMR_DATA, CYREG_CAN0_CAN_RX6_AMR_DATA
.set CAN_CanIP__CAN_RX6_CONTROL, CYREG_CAN0_CAN_RX6_CONTROL
.set CAN_CanIP__CAN_RX6_DATA_HIGH, CYREG_CAN0_CAN_RX6_DATA_HIGH
.set CAN_CanIP__CAN_RX6_DATA_LOW, CYREG_CAN0_CAN_RX6_DATA_LOW
.set CAN_CanIP__CAN_RX6_ID, CYREG_CAN0_CAN_RX6_ID
.set CAN_CanIP__CAN_RX7_ACR, CYREG_CAN0_CAN_RX7_ACR
.set CAN_CanIP__CAN_RX7_ACR_DATA, CYREG_CAN0_CAN_RX7_ACR_DATA
.set CAN_CanIP__CAN_RX7_AMR, CYREG_CAN0_CAN_RX7_AMR
.set CAN_CanIP__CAN_RX7_AMR_DATA, CYREG_CAN0_CAN_RX7_AMR_DATA
.set CAN_CanIP__CAN_RX7_CONTROL, CYREG_CAN0_CAN_RX7_CONTROL
.set CAN_CanIP__CAN_RX7_DATA_HIGH, CYREG_CAN0_CAN_RX7_DATA_HIGH
.set CAN_CanIP__CAN_RX7_DATA_LOW, CYREG_CAN0_CAN_RX7_DATA_LOW
.set CAN_CanIP__CAN_RX7_ID, CYREG_CAN0_CAN_RX7_ID
.set CAN_CanIP__CAN_RX8_ACR, CYREG_CAN0_CAN_RX8_ACR
.set CAN_CanIP__CAN_RX8_ACR_DATA, CYREG_CAN0_CAN_RX8_ACR_DATA
.set CAN_CanIP__CAN_RX8_AMR, CYREG_CAN0_CAN_RX8_AMR
.set CAN_CanIP__CAN_RX8_AMR_DATA, CYREG_CAN0_CAN_RX8_AMR_DATA
.set CAN_CanIP__CAN_RX8_CONTROL, CYREG_CAN0_CAN_RX8_CONTROL
.set CAN_CanIP__CAN_RX8_DATA_HIGH, CYREG_CAN0_CAN_RX8_DATA_HIGH
.set CAN_CanIP__CAN_RX8_DATA_LOW, CYREG_CAN0_CAN_RX8_DATA_LOW
.set CAN_CanIP__CAN_RX8_ID, CYREG_CAN0_CAN_RX8_ID
.set CAN_CanIP__CAN_RX9_ACR, CYREG_CAN0_CAN_RX9_ACR
.set CAN_CanIP__CAN_RX9_ACR_DATA, CYREG_CAN0_CAN_RX9_ACR_DATA
.set CAN_CanIP__CAN_RX9_AMR, CYREG_CAN0_CAN_RX9_AMR
.set CAN_CanIP__CAN_RX9_AMR_DATA, CYREG_CAN0_CAN_RX9_AMR_DATA
.set CAN_CanIP__CAN_RX9_CONTROL, CYREG_CAN0_CAN_RX9_CONTROL
.set CAN_CanIP__CAN_RX9_DATA_HIGH, CYREG_CAN0_CAN_RX9_DATA_HIGH
.set CAN_CanIP__CAN_RX9_DATA_LOW, CYREG_CAN0_CAN_RX9_DATA_LOW
.set CAN_CanIP__CAN_RX9_ID, CYREG_CAN0_CAN_RX9_ID
.set CAN_CanIP__CAN_TX0_CONTROL, CYREG_CAN0_CAN_TX0_CONTROL
.set CAN_CanIP__CAN_TX0_DATA_HIGH, CYREG_CAN0_CAN_TX0_DATA_HIGH
.set CAN_CanIP__CAN_TX0_DATA_LOW, CYREG_CAN0_CAN_TX0_DATA_LOW
.set CAN_CanIP__CAN_TX0_ID, CYREG_CAN0_CAN_TX0_ID
.set CAN_CanIP__CAN_TX1_CONTROL, CYREG_CAN0_CAN_TX1_CONTROL
.set CAN_CanIP__CAN_TX1_DATA_HIGH, CYREG_CAN0_CAN_TX1_DATA_HIGH
.set CAN_CanIP__CAN_TX1_DATA_LOW, CYREG_CAN0_CAN_TX1_DATA_LOW
.set CAN_CanIP__CAN_TX1_ID, CYREG_CAN0_CAN_TX1_ID
.set CAN_CanIP__CAN_TX2_CONTROL, CYREG_CAN0_CAN_TX2_CONTROL
.set CAN_CanIP__CAN_TX2_DATA_HIGH, CYREG_CAN0_CAN_TX2_DATA_HIGH
.set CAN_CanIP__CAN_TX2_DATA_LOW, CYREG_CAN0_CAN_TX2_DATA_LOW
.set CAN_CanIP__CAN_TX2_ID, CYREG_CAN0_CAN_TX2_ID
.set CAN_CanIP__CAN_TX3_CONTROL, CYREG_CAN0_CAN_TX3_CONTROL
.set CAN_CanIP__CAN_TX3_DATA_HIGH, CYREG_CAN0_CAN_TX3_DATA_HIGH
.set CAN_CanIP__CAN_TX3_DATA_LOW, CYREG_CAN0_CAN_TX3_DATA_LOW
.set CAN_CanIP__CAN_TX3_ID, CYREG_CAN0_CAN_TX3_ID
.set CAN_CanIP__CAN_TX4_CONTROL, CYREG_CAN0_CAN_TX4_CONTROL
.set CAN_CanIP__CAN_TX4_DATA_HIGH, CYREG_CAN0_CAN_TX4_DATA_HIGH
.set CAN_CanIP__CAN_TX4_DATA_LOW, CYREG_CAN0_CAN_TX4_DATA_LOW
.set CAN_CanIP__CAN_TX4_ID, CYREG_CAN0_CAN_TX4_ID
.set CAN_CanIP__CAN_TX5_CONTROL, CYREG_CAN0_CAN_TX5_CONTROL
.set CAN_CanIP__CAN_TX5_DATA_HIGH, CYREG_CAN0_CAN_TX5_DATA_HIGH
.set CAN_CanIP__CAN_TX5_DATA_LOW, CYREG_CAN0_CAN_TX5_DATA_LOW
.set CAN_CanIP__CAN_TX5_ID, CYREG_CAN0_CAN_TX5_ID
.set CAN_CanIP__CAN_TX6_CONTROL, CYREG_CAN0_CAN_TX6_CONTROL
.set CAN_CanIP__CAN_TX6_DATA_HIGH, CYREG_CAN0_CAN_TX6_DATA_HIGH
.set CAN_CanIP__CAN_TX6_DATA_LOW, CYREG_CAN0_CAN_TX6_DATA_LOW
.set CAN_CanIP__CAN_TX6_ID, CYREG_CAN0_CAN_TX6_ID
.set CAN_CanIP__CAN_TX7_CONTROL, CYREG_CAN0_CAN_TX7_CONTROL
.set CAN_CanIP__CAN_TX7_DATA_HIGH, CYREG_CAN0_CAN_TX7_DATA_HIGH
.set CAN_CanIP__CAN_TX7_DATA_LOW, CYREG_CAN0_CAN_TX7_DATA_LOW
.set CAN_CanIP__CAN_TX7_ID, CYREG_CAN0_CAN_TX7_ID
.set CAN_CanIP__CNTL, CYREG_CAN0_CNTL
.set CAN_CanIP__COMMAND, CYREG_CAN0_COMMAND
.set CAN_CanIP__CONFIG, CYREG_CAN0_CONFIG
.set CAN_CanIP__ECR, CYREG_CAN0_ECR
.set CAN_CanIP__ERROR_STATUS, CYREG_CAN0_ERROR_STATUS
.set CAN_CanIP__INT_EBL, CYREG_CAN0_INT_EBL
.set CAN_CanIP__INT_STATUS, CYREG_CAN0_INT_STATUS
.set CAN_CanIP__INTR_CAN, CYREG_CAN0_INTR_CAN
.set CAN_CanIP__INTR_CAN_MASK, CYREG_CAN0_INTR_CAN_MASK
.set CAN_CanIP__INTR_CAN_MASKED, CYREG_CAN0_INTR_CAN_MASKED
.set CAN_CanIP__INTR_CAN_SET, CYREG_CAN0_INTR_CAN_SET
.set CAN_CanIP__TTCAN_CAPTURE, CYREG_CAN0_TTCAN_CAPTURE
.set CAN_CanIP__TTCAN_COMPARE, CYREG_CAN0_TTCAN_COMPARE
.set CAN_CanIP__TTCAN_COUNTER, CYREG_CAN0_TTCAN_COUNTER
.set CAN_CanIP__TTCAN_TIMING, CYREG_CAN0_TTCAN_TIMING
.set CAN_HFCLK__DIV_ID, 0x00000040
.set CAN_HFCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set CAN_HFCLK__PA_DIV_ID, 0x000000FF
.set CAN_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set CAN_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set CAN_isr__INTC_MASK, 0x8000000
.set CAN_isr__INTC_NUMBER, 27
.set CAN_isr__INTC_PRIOR_MASK, 0xC0000000
.set CAN_isr__INTC_PRIOR_NUM, 3
.set CAN_isr__INTC_PRIOR_REG, CYREG_CM0_IPR6
.set CAN_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set CAN_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Clock */
.set Clock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL19
.set Clock__DIV_ID, 0x00000041
.set Clock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set Clock__PA_DIV_ID, 0x000000FF

/* Brakes */
.set Brakes_Sync_ctrl_reg__0__MASK, 0x01
.set Brakes_Sync_ctrl_reg__0__POS, 0
.set Brakes_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set Brakes_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL3
.set Brakes_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set Brakes_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL3
.set Brakes_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set Brakes_Sync_ctrl_reg__MASK, 0x01
.set Brakes_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set Brakes_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set Brakes_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK3

/* Brake_SW */
.set Brake_SW__0__DR, CYREG_GPIO_PRT1_DR
.set Brake_SW__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Brake_SW__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Brake_SW__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Brake_SW__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Brake_SW__0__HSIOM_MASK, 0x00000F00
.set Brake_SW__0__HSIOM_SHIFT, 8
.set Brake_SW__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Brake_SW__0__INTR, CYREG_GPIO_PRT1_INTR
.set Brake_SW__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Brake_SW__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Brake_SW__0__MASK, 0x04
.set Brake_SW__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Brake_SW__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Brake_SW__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Brake_SW__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Brake_SW__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Brake_SW__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Brake_SW__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Brake_SW__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Brake_SW__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Brake_SW__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Brake_SW__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Brake_SW__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Brake_SW__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Brake_SW__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Brake_SW__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Brake_SW__0__PC, CYREG_GPIO_PRT1_PC
.set Brake_SW__0__PC2, CYREG_GPIO_PRT1_PC2
.set Brake_SW__0__PORT, 1
.set Brake_SW__0__PS, CYREG_GPIO_PRT1_PS
.set Brake_SW__0__SHIFT, 2
.set Brake_SW__DR, CYREG_GPIO_PRT1_DR
.set Brake_SW__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Brake_SW__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Brake_SW__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Brake_SW__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Brake_SW__INTR, CYREG_GPIO_PRT1_INTR
.set Brake_SW__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Brake_SW__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Brake_SW__MASK, 0x04
.set Brake_SW__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Brake_SW__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Brake_SW__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Brake_SW__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Brake_SW__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Brake_SW__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Brake_SW__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Brake_SW__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Brake_SW__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Brake_SW__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Brake_SW__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Brake_SW__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Brake_SW__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Brake_SW__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Brake_SW__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Brake_SW__PC, CYREG_GPIO_PRT1_PC
.set Brake_SW__PC2, CYREG_GPIO_PRT1_PC2
.set Brake_SW__PORT, 1
.set Brake_SW__PS, CYREG_GPIO_PRT1_PS
.set Brake_SW__SHIFT, 2

/* Hazard_BTN */
.set Hazard_BTN__0__DR, CYREG_GPIO_PRT2_DR
.set Hazard_BTN__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Hazard_BTN__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Hazard_BTN__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Hazard_BTN__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Hazard_BTN__0__HSIOM_MASK, 0xF0000000
.set Hazard_BTN__0__HSIOM_SHIFT, 28
.set Hazard_BTN__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Hazard_BTN__0__INTR, CYREG_GPIO_PRT2_INTR
.set Hazard_BTN__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Hazard_BTN__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Hazard_BTN__0__MASK, 0x80
.set Hazard_BTN__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Hazard_BTN__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Hazard_BTN__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Hazard_BTN__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Hazard_BTN__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Hazard_BTN__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Hazard_BTN__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Hazard_BTN__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Hazard_BTN__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Hazard_BTN__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Hazard_BTN__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Hazard_BTN__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Hazard_BTN__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Hazard_BTN__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Hazard_BTN__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Hazard_BTN__0__PC, CYREG_GPIO_PRT2_PC
.set Hazard_BTN__0__PC2, CYREG_GPIO_PRT2_PC2
.set Hazard_BTN__0__PORT, 2
.set Hazard_BTN__0__PS, CYREG_GPIO_PRT2_PS
.set Hazard_BTN__0__SHIFT, 7
.set Hazard_BTN__DR, CYREG_GPIO_PRT2_DR
.set Hazard_BTN__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Hazard_BTN__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Hazard_BTN__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Hazard_BTN__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Hazard_BTN__INTR, CYREG_GPIO_PRT2_INTR
.set Hazard_BTN__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Hazard_BTN__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Hazard_BTN__MASK, 0x80
.set Hazard_BTN__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Hazard_BTN__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Hazard_BTN__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Hazard_BTN__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Hazard_BTN__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Hazard_BTN__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Hazard_BTN__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Hazard_BTN__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Hazard_BTN__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Hazard_BTN__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Hazard_BTN__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Hazard_BTN__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Hazard_BTN__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Hazard_BTN__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Hazard_BTN__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Hazard_BTN__PC, CYREG_GPIO_PRT2_PC
.set Hazard_BTN__PC2, CYREG_GPIO_PRT2_PC2
.set Hazard_BTN__PORT, 2
.set Hazard_BTN__PS, CYREG_GPIO_PRT2_PS
.set Hazard_BTN__SHIFT, 7

/* HeadLights */
.set HeadLights__0__DR, CYREG_GPIO_PRT2_DR
.set HeadLights__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set HeadLights__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set HeadLights__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set HeadLights__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set HeadLights__0__HSIOM_MASK, 0x000000F0
.set HeadLights__0__HSIOM_SHIFT, 4
.set HeadLights__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set HeadLights__0__INTR, CYREG_GPIO_PRT2_INTR
.set HeadLights__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set HeadLights__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set HeadLights__0__MASK, 0x02
.set HeadLights__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set HeadLights__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set HeadLights__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set HeadLights__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set HeadLights__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set HeadLights__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set HeadLights__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set HeadLights__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set HeadLights__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set HeadLights__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set HeadLights__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set HeadLights__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set HeadLights__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set HeadLights__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set HeadLights__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set HeadLights__0__PC, CYREG_GPIO_PRT2_PC
.set HeadLights__0__PC2, CYREG_GPIO_PRT2_PC2
.set HeadLights__0__PORT, 2
.set HeadLights__0__PS, CYREG_GPIO_PRT2_PS
.set HeadLights__0__SHIFT, 1
.set HeadLights__DR, CYREG_GPIO_PRT2_DR
.set HeadLights__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set HeadLights__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set HeadLights__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set HeadLights__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set HeadLights__INTR, CYREG_GPIO_PRT2_INTR
.set HeadLights__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set HeadLights__INTSTAT, CYREG_GPIO_PRT2_INTR
.set HeadLights__MASK, 0x02
.set HeadLights__PA__CFG0, CYREG_UDB_PA2_CFG0
.set HeadLights__PA__CFG1, CYREG_UDB_PA2_CFG1
.set HeadLights__PA__CFG10, CYREG_UDB_PA2_CFG10
.set HeadLights__PA__CFG11, CYREG_UDB_PA2_CFG11
.set HeadLights__PA__CFG12, CYREG_UDB_PA2_CFG12
.set HeadLights__PA__CFG13, CYREG_UDB_PA2_CFG13
.set HeadLights__PA__CFG14, CYREG_UDB_PA2_CFG14
.set HeadLights__PA__CFG2, CYREG_UDB_PA2_CFG2
.set HeadLights__PA__CFG3, CYREG_UDB_PA2_CFG3
.set HeadLights__PA__CFG4, CYREG_UDB_PA2_CFG4
.set HeadLights__PA__CFG5, CYREG_UDB_PA2_CFG5
.set HeadLights__PA__CFG6, CYREG_UDB_PA2_CFG6
.set HeadLights__PA__CFG7, CYREG_UDB_PA2_CFG7
.set HeadLights__PA__CFG8, CYREG_UDB_PA2_CFG8
.set HeadLights__PA__CFG9, CYREG_UDB_PA2_CFG9
.set HeadLights__PC, CYREG_GPIO_PRT2_PC
.set HeadLights__PC2, CYREG_GPIO_PRT2_PC2
.set HeadLights__PORT, 2
.set HeadLights__PS, CYREG_GPIO_PRT2_PS
.set HeadLights__SHIFT, 1
.set HeadLights_BTN__0__DR, CYREG_GPIO_PRT1_DR
.set HeadLights_BTN__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set HeadLights_BTN__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set HeadLights_BTN__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set HeadLights_BTN__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set HeadLights_BTN__0__HSIOM_MASK, 0xF0000000
.set HeadLights_BTN__0__HSIOM_SHIFT, 28
.set HeadLights_BTN__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set HeadLights_BTN__0__INTR, CYREG_GPIO_PRT1_INTR
.set HeadLights_BTN__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set HeadLights_BTN__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set HeadLights_BTN__0__MASK, 0x80
.set HeadLights_BTN__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set HeadLights_BTN__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set HeadLights_BTN__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set HeadLights_BTN__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set HeadLights_BTN__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set HeadLights_BTN__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set HeadLights_BTN__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set HeadLights_BTN__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set HeadLights_BTN__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set HeadLights_BTN__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set HeadLights_BTN__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set HeadLights_BTN__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set HeadLights_BTN__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set HeadLights_BTN__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set HeadLights_BTN__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set HeadLights_BTN__0__PC, CYREG_GPIO_PRT1_PC
.set HeadLights_BTN__0__PC2, CYREG_GPIO_PRT1_PC2
.set HeadLights_BTN__0__PORT, 1
.set HeadLights_BTN__0__PS, CYREG_GPIO_PRT1_PS
.set HeadLights_BTN__0__SHIFT, 7
.set HeadLights_BTN__DR, CYREG_GPIO_PRT1_DR
.set HeadLights_BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set HeadLights_BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set HeadLights_BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set HeadLights_BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set HeadLights_BTN__INTR, CYREG_GPIO_PRT1_INTR
.set HeadLights_BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set HeadLights_BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
.set HeadLights_BTN__MASK, 0x80
.set HeadLights_BTN__PA__CFG0, CYREG_UDB_PA1_CFG0
.set HeadLights_BTN__PA__CFG1, CYREG_UDB_PA1_CFG1
.set HeadLights_BTN__PA__CFG10, CYREG_UDB_PA1_CFG10
.set HeadLights_BTN__PA__CFG11, CYREG_UDB_PA1_CFG11
.set HeadLights_BTN__PA__CFG12, CYREG_UDB_PA1_CFG12
.set HeadLights_BTN__PA__CFG13, CYREG_UDB_PA1_CFG13
.set HeadLights_BTN__PA__CFG14, CYREG_UDB_PA1_CFG14
.set HeadLights_BTN__PA__CFG2, CYREG_UDB_PA1_CFG2
.set HeadLights_BTN__PA__CFG3, CYREG_UDB_PA1_CFG3
.set HeadLights_BTN__PA__CFG4, CYREG_UDB_PA1_CFG4
.set HeadLights_BTN__PA__CFG5, CYREG_UDB_PA1_CFG5
.set HeadLights_BTN__PA__CFG6, CYREG_UDB_PA1_CFG6
.set HeadLights_BTN__PA__CFG7, CYREG_UDB_PA1_CFG7
.set HeadLights_BTN__PA__CFG8, CYREG_UDB_PA1_CFG8
.set HeadLights_BTN__PA__CFG9, CYREG_UDB_PA1_CFG9
.set HeadLights_BTN__PC, CYREG_GPIO_PRT1_PC
.set HeadLights_BTN__PC2, CYREG_GPIO_PRT1_PC2
.set HeadLights_BTN__PORT, 1
.set HeadLights_BTN__PS, CYREG_GPIO_PRT1_PS
.set HeadLights_BTN__SHIFT, 7

/* LeftBlinkers */
.set LeftBlinkers_Sync_ctrl_reg__0__MASK, 0x01
.set LeftBlinkers_Sync_ctrl_reg__0__POS, 0
.set LeftBlinkers_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set LeftBlinkers_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL0
.set LeftBlinkers_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL0
.set LeftBlinkers_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL0
.set LeftBlinkers_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL0
.set LeftBlinkers_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK0
.set LeftBlinkers_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK0
.set LeftBlinkers_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK0
.set LeftBlinkers_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK0
.set LeftBlinkers_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set LeftBlinkers_Sync_ctrl_reg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL
.set LeftBlinkers_Sync_ctrl_reg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL
.set LeftBlinkers_Sync_ctrl_reg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK
.set LeftBlinkers_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set LeftBlinkers_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL0
.set LeftBlinkers_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set LeftBlinkers_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL0
.set LeftBlinkers_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set LeftBlinkers_Sync_ctrl_reg__MASK, 0x01
.set LeftBlinkers_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set LeftBlinkers_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set LeftBlinkers_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK0

/* RearLeftBrake */
.set RearLeftBrake__0__DR, CYREG_GPIO_PRT0_DR
.set RearLeftBrake__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set RearLeftBrake__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set RearLeftBrake__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set RearLeftBrake__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set RearLeftBrake__0__HSIOM_MASK, 0x0000F000
.set RearLeftBrake__0__HSIOM_SHIFT, 12
.set RearLeftBrake__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set RearLeftBrake__0__INTR, CYREG_GPIO_PRT0_INTR
.set RearLeftBrake__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set RearLeftBrake__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set RearLeftBrake__0__MASK, 0x08
.set RearLeftBrake__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set RearLeftBrake__0__OUT_SEL_SHIFT, 6
.set RearLeftBrake__0__OUT_SEL_VAL, 3
.set RearLeftBrake__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set RearLeftBrake__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set RearLeftBrake__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set RearLeftBrake__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set RearLeftBrake__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set RearLeftBrake__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set RearLeftBrake__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set RearLeftBrake__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set RearLeftBrake__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set RearLeftBrake__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set RearLeftBrake__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set RearLeftBrake__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set RearLeftBrake__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set RearLeftBrake__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set RearLeftBrake__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set RearLeftBrake__0__PC, CYREG_GPIO_PRT0_PC
.set RearLeftBrake__0__PC2, CYREG_GPIO_PRT0_PC2
.set RearLeftBrake__0__PORT, 0
.set RearLeftBrake__0__PS, CYREG_GPIO_PRT0_PS
.set RearLeftBrake__0__SHIFT, 3
.set RearLeftBrake__DR, CYREG_GPIO_PRT0_DR
.set RearLeftBrake__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set RearLeftBrake__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set RearLeftBrake__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set RearLeftBrake__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set RearLeftBrake__INTR, CYREG_GPIO_PRT0_INTR
.set RearLeftBrake__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set RearLeftBrake__INTSTAT, CYREG_GPIO_PRT0_INTR
.set RearLeftBrake__MASK, 0x08
.set RearLeftBrake__PA__CFG0, CYREG_UDB_PA0_CFG0
.set RearLeftBrake__PA__CFG1, CYREG_UDB_PA0_CFG1
.set RearLeftBrake__PA__CFG10, CYREG_UDB_PA0_CFG10
.set RearLeftBrake__PA__CFG11, CYREG_UDB_PA0_CFG11
.set RearLeftBrake__PA__CFG12, CYREG_UDB_PA0_CFG12
.set RearLeftBrake__PA__CFG13, CYREG_UDB_PA0_CFG13
.set RearLeftBrake__PA__CFG14, CYREG_UDB_PA0_CFG14
.set RearLeftBrake__PA__CFG2, CYREG_UDB_PA0_CFG2
.set RearLeftBrake__PA__CFG3, CYREG_UDB_PA0_CFG3
.set RearLeftBrake__PA__CFG4, CYREG_UDB_PA0_CFG4
.set RearLeftBrake__PA__CFG5, CYREG_UDB_PA0_CFG5
.set RearLeftBrake__PA__CFG6, CYREG_UDB_PA0_CFG6
.set RearLeftBrake__PA__CFG7, CYREG_UDB_PA0_CFG7
.set RearLeftBrake__PA__CFG8, CYREG_UDB_PA0_CFG8
.set RearLeftBrake__PA__CFG9, CYREG_UDB_PA0_CFG9
.set RearLeftBrake__PC, CYREG_GPIO_PRT0_PC
.set RearLeftBrake__PC2, CYREG_GPIO_PRT0_PC2
.set RearLeftBrake__PORT, 0
.set RearLeftBrake__PS, CYREG_GPIO_PRT0_PS
.set RearLeftBrake__SHIFT, 3

/* RightBlinkers */
.set RightBlinkers_Sync_ctrl_reg__0__MASK, 0x01
.set RightBlinkers_Sync_ctrl_reg__0__POS, 0
.set RightBlinkers_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set RightBlinkers_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL1
.set RightBlinkers_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL1
.set RightBlinkers_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL1
.set RightBlinkers_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL1
.set RightBlinkers_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK1
.set RightBlinkers_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK1
.set RightBlinkers_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK1
.set RightBlinkers_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK1
.set RightBlinkers_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set RightBlinkers_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL1
.set RightBlinkers_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST1
.set RightBlinkers_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL1
.set RightBlinkers_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST1
.set RightBlinkers_Sync_ctrl_reg__MASK, 0x01
.set RightBlinkers_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set RightBlinkers_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set RightBlinkers_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK1

/* RearRightBrake */
.set RearRightBrake__0__DR, CYREG_GPIO_PRT0_DR
.set RearRightBrake__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set RearRightBrake__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set RearRightBrake__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set RearRightBrake__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set RearRightBrake__0__HSIOM_MASK, 0x00000F00
.set RearRightBrake__0__HSIOM_SHIFT, 8
.set RearRightBrake__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set RearRightBrake__0__INTR, CYREG_GPIO_PRT0_INTR
.set RearRightBrake__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set RearRightBrake__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set RearRightBrake__0__MASK, 0x04
.set RearRightBrake__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set RearRightBrake__0__OUT_SEL_SHIFT, 4
.set RearRightBrake__0__OUT_SEL_VAL, 1
.set RearRightBrake__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set RearRightBrake__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set RearRightBrake__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set RearRightBrake__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set RearRightBrake__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set RearRightBrake__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set RearRightBrake__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set RearRightBrake__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set RearRightBrake__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set RearRightBrake__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set RearRightBrake__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set RearRightBrake__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set RearRightBrake__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set RearRightBrake__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set RearRightBrake__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set RearRightBrake__0__PC, CYREG_GPIO_PRT0_PC
.set RearRightBrake__0__PC2, CYREG_GPIO_PRT0_PC2
.set RearRightBrake__0__PORT, 0
.set RearRightBrake__0__PS, CYREG_GPIO_PRT0_PS
.set RearRightBrake__0__SHIFT, 2
.set RearRightBrake__DR, CYREG_GPIO_PRT0_DR
.set RearRightBrake__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set RearRightBrake__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set RearRightBrake__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set RearRightBrake__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set RearRightBrake__INTR, CYREG_GPIO_PRT0_INTR
.set RearRightBrake__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set RearRightBrake__INTSTAT, CYREG_GPIO_PRT0_INTR
.set RearRightBrake__MASK, 0x04
.set RearRightBrake__PA__CFG0, CYREG_UDB_PA0_CFG0
.set RearRightBrake__PA__CFG1, CYREG_UDB_PA0_CFG1
.set RearRightBrake__PA__CFG10, CYREG_UDB_PA0_CFG10
.set RearRightBrake__PA__CFG11, CYREG_UDB_PA0_CFG11
.set RearRightBrake__PA__CFG12, CYREG_UDB_PA0_CFG12
.set RearRightBrake__PA__CFG13, CYREG_UDB_PA0_CFG13
.set RearRightBrake__PA__CFG14, CYREG_UDB_PA0_CFG14
.set RearRightBrake__PA__CFG2, CYREG_UDB_PA0_CFG2
.set RearRightBrake__PA__CFG3, CYREG_UDB_PA0_CFG3
.set RearRightBrake__PA__CFG4, CYREG_UDB_PA0_CFG4
.set RearRightBrake__PA__CFG5, CYREG_UDB_PA0_CFG5
.set RearRightBrake__PA__CFG6, CYREG_UDB_PA0_CFG6
.set RearRightBrake__PA__CFG7, CYREG_UDB_PA0_CFG7
.set RearRightBrake__PA__CFG8, CYREG_UDB_PA0_CFG8
.set RearRightBrake__PA__CFG9, CYREG_UDB_PA0_CFG9
.set RearRightBrake__PC, CYREG_GPIO_PRT0_PC
.set RearRightBrake__PC2, CYREG_GPIO_PRT0_PC2
.set RearRightBrake__PORT, 0
.set RearRightBrake__PS, CYREG_GPIO_PRT0_PS
.set RearRightBrake__SHIFT, 2

/* LeftBlinker_BTN */
.set LeftBlinker_BTN__0__DR, CYREG_GPIO_PRT1_DR
.set LeftBlinker_BTN__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LeftBlinker_BTN__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LeftBlinker_BTN__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LeftBlinker_BTN__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LeftBlinker_BTN__0__HSIOM_MASK, 0x0000F000
.set LeftBlinker_BTN__0__HSIOM_SHIFT, 12
.set LeftBlinker_BTN__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LeftBlinker_BTN__0__INTR, CYREG_GPIO_PRT1_INTR
.set LeftBlinker_BTN__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LeftBlinker_BTN__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LeftBlinker_BTN__0__MASK, 0x08
.set LeftBlinker_BTN__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LeftBlinker_BTN__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LeftBlinker_BTN__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LeftBlinker_BTN__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LeftBlinker_BTN__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LeftBlinker_BTN__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LeftBlinker_BTN__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LeftBlinker_BTN__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LeftBlinker_BTN__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LeftBlinker_BTN__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LeftBlinker_BTN__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LeftBlinker_BTN__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LeftBlinker_BTN__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LeftBlinker_BTN__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LeftBlinker_BTN__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LeftBlinker_BTN__0__PC, CYREG_GPIO_PRT1_PC
.set LeftBlinker_BTN__0__PC2, CYREG_GPIO_PRT1_PC2
.set LeftBlinker_BTN__0__PORT, 1
.set LeftBlinker_BTN__0__PS, CYREG_GPIO_PRT1_PS
.set LeftBlinker_BTN__0__SHIFT, 3
.set LeftBlinker_BTN__DR, CYREG_GPIO_PRT1_DR
.set LeftBlinker_BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LeftBlinker_BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LeftBlinker_BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LeftBlinker_BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LeftBlinker_BTN__INTR, CYREG_GPIO_PRT1_INTR
.set LeftBlinker_BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LeftBlinker_BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LeftBlinker_BTN__MASK, 0x08
.set LeftBlinker_BTN__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LeftBlinker_BTN__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LeftBlinker_BTN__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LeftBlinker_BTN__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LeftBlinker_BTN__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LeftBlinker_BTN__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LeftBlinker_BTN__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LeftBlinker_BTN__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LeftBlinker_BTN__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LeftBlinker_BTN__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LeftBlinker_BTN__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LeftBlinker_BTN__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LeftBlinker_BTN__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LeftBlinker_BTN__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LeftBlinker_BTN__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LeftBlinker_BTN__PC, CYREG_GPIO_PRT1_PC
.set LeftBlinker_BTN__PC2, CYREG_GPIO_PRT1_PC2
.set LeftBlinker_BTN__PORT, 1
.set LeftBlinker_BTN__PS, CYREG_GPIO_PRT1_PS
.set LeftBlinker_BTN__SHIFT, 3

/* RearCenterBrake */
.set RearCenterBrake__0__DR, CYREG_GPIO_PRT2_DR
.set RearCenterBrake__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set RearCenterBrake__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set RearCenterBrake__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set RearCenterBrake__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set RearCenterBrake__0__HSIOM_MASK, 0x00000F00
.set RearCenterBrake__0__HSIOM_SHIFT, 8
.set RearCenterBrake__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set RearCenterBrake__0__INTR, CYREG_GPIO_PRT2_INTR
.set RearCenterBrake__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set RearCenterBrake__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set RearCenterBrake__0__MASK, 0x04
.set RearCenterBrake__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set RearCenterBrake__0__OUT_SEL_SHIFT, 4
.set RearCenterBrake__0__OUT_SEL_VAL, 3
.set RearCenterBrake__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set RearCenterBrake__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set RearCenterBrake__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set RearCenterBrake__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set RearCenterBrake__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set RearCenterBrake__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set RearCenterBrake__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set RearCenterBrake__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set RearCenterBrake__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set RearCenterBrake__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set RearCenterBrake__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set RearCenterBrake__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set RearCenterBrake__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set RearCenterBrake__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set RearCenterBrake__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set RearCenterBrake__0__PC, CYREG_GPIO_PRT2_PC
.set RearCenterBrake__0__PC2, CYREG_GPIO_PRT2_PC2
.set RearCenterBrake__0__PORT, 2
.set RearCenterBrake__0__PS, CYREG_GPIO_PRT2_PS
.set RearCenterBrake__0__SHIFT, 2
.set RearCenterBrake__DR, CYREG_GPIO_PRT2_DR
.set RearCenterBrake__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set RearCenterBrake__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set RearCenterBrake__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set RearCenterBrake__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set RearCenterBrake__INTR, CYREG_GPIO_PRT2_INTR
.set RearCenterBrake__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set RearCenterBrake__INTSTAT, CYREG_GPIO_PRT2_INTR
.set RearCenterBrake__MASK, 0x04
.set RearCenterBrake__PA__CFG0, CYREG_UDB_PA2_CFG0
.set RearCenterBrake__PA__CFG1, CYREG_UDB_PA2_CFG1
.set RearCenterBrake__PA__CFG10, CYREG_UDB_PA2_CFG10
.set RearCenterBrake__PA__CFG11, CYREG_UDB_PA2_CFG11
.set RearCenterBrake__PA__CFG12, CYREG_UDB_PA2_CFG12
.set RearCenterBrake__PA__CFG13, CYREG_UDB_PA2_CFG13
.set RearCenterBrake__PA__CFG14, CYREG_UDB_PA2_CFG14
.set RearCenterBrake__PA__CFG2, CYREG_UDB_PA2_CFG2
.set RearCenterBrake__PA__CFG3, CYREG_UDB_PA2_CFG3
.set RearCenterBrake__PA__CFG4, CYREG_UDB_PA2_CFG4
.set RearCenterBrake__PA__CFG5, CYREG_UDB_PA2_CFG5
.set RearCenterBrake__PA__CFG6, CYREG_UDB_PA2_CFG6
.set RearCenterBrake__PA__CFG7, CYREG_UDB_PA2_CFG7
.set RearCenterBrake__PA__CFG8, CYREG_UDB_PA2_CFG8
.set RearCenterBrake__PA__CFG9, CYREG_UDB_PA2_CFG9
.set RearCenterBrake__PC, CYREG_GPIO_PRT2_PC
.set RearCenterBrake__PC2, CYREG_GPIO_PRT2_PC2
.set RearCenterBrake__PORT, 2
.set RearCenterBrake__PS, CYREG_GPIO_PRT2_PS
.set RearCenterBrake__SHIFT, 2

/* FrontLeftBlinker */
.set FrontLeftBlinker__0__DR, CYREG_GPIO_PRT2_DR
.set FrontLeftBlinker__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set FrontLeftBlinker__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set FrontLeftBlinker__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set FrontLeftBlinker__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set FrontLeftBlinker__0__HSIOM_MASK, 0x00F00000
.set FrontLeftBlinker__0__HSIOM_SHIFT, 20
.set FrontLeftBlinker__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set FrontLeftBlinker__0__INTR, CYREG_GPIO_PRT2_INTR
.set FrontLeftBlinker__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set FrontLeftBlinker__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set FrontLeftBlinker__0__MASK, 0x20
.set FrontLeftBlinker__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set FrontLeftBlinker__0__OUT_SEL_SHIFT, 10
.set FrontLeftBlinker__0__OUT_SEL_VAL, 2
.set FrontLeftBlinker__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set FrontLeftBlinker__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set FrontLeftBlinker__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set FrontLeftBlinker__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set FrontLeftBlinker__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set FrontLeftBlinker__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set FrontLeftBlinker__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set FrontLeftBlinker__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set FrontLeftBlinker__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set FrontLeftBlinker__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set FrontLeftBlinker__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set FrontLeftBlinker__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set FrontLeftBlinker__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set FrontLeftBlinker__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set FrontLeftBlinker__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set FrontLeftBlinker__0__PC, CYREG_GPIO_PRT2_PC
.set FrontLeftBlinker__0__PC2, CYREG_GPIO_PRT2_PC2
.set FrontLeftBlinker__0__PORT, 2
.set FrontLeftBlinker__0__PS, CYREG_GPIO_PRT2_PS
.set FrontLeftBlinker__0__SHIFT, 5
.set FrontLeftBlinker__DR, CYREG_GPIO_PRT2_DR
.set FrontLeftBlinker__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set FrontLeftBlinker__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set FrontLeftBlinker__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set FrontLeftBlinker__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set FrontLeftBlinker__INTR, CYREG_GPIO_PRT2_INTR
.set FrontLeftBlinker__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set FrontLeftBlinker__INTSTAT, CYREG_GPIO_PRT2_INTR
.set FrontLeftBlinker__MASK, 0x20
.set FrontLeftBlinker__PA__CFG0, CYREG_UDB_PA2_CFG0
.set FrontLeftBlinker__PA__CFG1, CYREG_UDB_PA2_CFG1
.set FrontLeftBlinker__PA__CFG10, CYREG_UDB_PA2_CFG10
.set FrontLeftBlinker__PA__CFG11, CYREG_UDB_PA2_CFG11
.set FrontLeftBlinker__PA__CFG12, CYREG_UDB_PA2_CFG12
.set FrontLeftBlinker__PA__CFG13, CYREG_UDB_PA2_CFG13
.set FrontLeftBlinker__PA__CFG14, CYREG_UDB_PA2_CFG14
.set FrontLeftBlinker__PA__CFG2, CYREG_UDB_PA2_CFG2
.set FrontLeftBlinker__PA__CFG3, CYREG_UDB_PA2_CFG3
.set FrontLeftBlinker__PA__CFG4, CYREG_UDB_PA2_CFG4
.set FrontLeftBlinker__PA__CFG5, CYREG_UDB_PA2_CFG5
.set FrontLeftBlinker__PA__CFG6, CYREG_UDB_PA2_CFG6
.set FrontLeftBlinker__PA__CFG7, CYREG_UDB_PA2_CFG7
.set FrontLeftBlinker__PA__CFG8, CYREG_UDB_PA2_CFG8
.set FrontLeftBlinker__PA__CFG9, CYREG_UDB_PA2_CFG9
.set FrontLeftBlinker__PC, CYREG_GPIO_PRT2_PC
.set FrontLeftBlinker__PC2, CYREG_GPIO_PRT2_PC2
.set FrontLeftBlinker__PORT, 2
.set FrontLeftBlinker__PS, CYREG_GPIO_PRT2_PS
.set FrontLeftBlinker__SHIFT, 5

/* RightBlinker_BTN */
.set RightBlinker_BTN__0__DR, CYREG_GPIO_PRT1_DR
.set RightBlinker_BTN__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set RightBlinker_BTN__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set RightBlinker_BTN__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set RightBlinker_BTN__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set RightBlinker_BTN__0__HSIOM_MASK, 0x000000F0
.set RightBlinker_BTN__0__HSIOM_SHIFT, 4
.set RightBlinker_BTN__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set RightBlinker_BTN__0__INTR, CYREG_GPIO_PRT1_INTR
.set RightBlinker_BTN__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set RightBlinker_BTN__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set RightBlinker_BTN__0__MASK, 0x02
.set RightBlinker_BTN__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set RightBlinker_BTN__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set RightBlinker_BTN__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set RightBlinker_BTN__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set RightBlinker_BTN__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set RightBlinker_BTN__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set RightBlinker_BTN__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set RightBlinker_BTN__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set RightBlinker_BTN__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set RightBlinker_BTN__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set RightBlinker_BTN__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set RightBlinker_BTN__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set RightBlinker_BTN__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set RightBlinker_BTN__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set RightBlinker_BTN__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set RightBlinker_BTN__0__PC, CYREG_GPIO_PRT1_PC
.set RightBlinker_BTN__0__PC2, CYREG_GPIO_PRT1_PC2
.set RightBlinker_BTN__0__PORT, 1
.set RightBlinker_BTN__0__PS, CYREG_GPIO_PRT1_PS
.set RightBlinker_BTN__0__SHIFT, 1
.set RightBlinker_BTN__DR, CYREG_GPIO_PRT1_DR
.set RightBlinker_BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set RightBlinker_BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set RightBlinker_BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set RightBlinker_BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set RightBlinker_BTN__INTR, CYREG_GPIO_PRT1_INTR
.set RightBlinker_BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set RightBlinker_BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
.set RightBlinker_BTN__MASK, 0x02
.set RightBlinker_BTN__PA__CFG0, CYREG_UDB_PA1_CFG0
.set RightBlinker_BTN__PA__CFG1, CYREG_UDB_PA1_CFG1
.set RightBlinker_BTN__PA__CFG10, CYREG_UDB_PA1_CFG10
.set RightBlinker_BTN__PA__CFG11, CYREG_UDB_PA1_CFG11
.set RightBlinker_BTN__PA__CFG12, CYREG_UDB_PA1_CFG12
.set RightBlinker_BTN__PA__CFG13, CYREG_UDB_PA1_CFG13
.set RightBlinker_BTN__PA__CFG14, CYREG_UDB_PA1_CFG14
.set RightBlinker_BTN__PA__CFG2, CYREG_UDB_PA1_CFG2
.set RightBlinker_BTN__PA__CFG3, CYREG_UDB_PA1_CFG3
.set RightBlinker_BTN__PA__CFG4, CYREG_UDB_PA1_CFG4
.set RightBlinker_BTN__PA__CFG5, CYREG_UDB_PA1_CFG5
.set RightBlinker_BTN__PA__CFG6, CYREG_UDB_PA1_CFG6
.set RightBlinker_BTN__PA__CFG7, CYREG_UDB_PA1_CFG7
.set RightBlinker_BTN__PA__CFG8, CYREG_UDB_PA1_CFG8
.set RightBlinker_BTN__PA__CFG9, CYREG_UDB_PA1_CFG9
.set RightBlinker_BTN__PC, CYREG_GPIO_PRT1_PC
.set RightBlinker_BTN__PC2, CYREG_GPIO_PRT1_PC2
.set RightBlinker_BTN__PORT, 1
.set RightBlinker_BTN__PS, CYREG_GPIO_PRT1_PS
.set RightBlinker_BTN__SHIFT, 1

/* FrontRightBlinker */
.set FrontRightBlinker__0__DR, CYREG_GPIO_PRT1_DR
.set FrontRightBlinker__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set FrontRightBlinker__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set FrontRightBlinker__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set FrontRightBlinker__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set FrontRightBlinker__0__HSIOM_MASK, 0x0000000F
.set FrontRightBlinker__0__HSIOM_SHIFT, 0
.set FrontRightBlinker__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set FrontRightBlinker__0__INTR, CYREG_GPIO_PRT1_INTR
.set FrontRightBlinker__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set FrontRightBlinker__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set FrontRightBlinker__0__MASK, 0x01
.set FrontRightBlinker__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set FrontRightBlinker__0__OUT_SEL_SHIFT, 0
.set FrontRightBlinker__0__OUT_SEL_VAL, 3
.set FrontRightBlinker__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set FrontRightBlinker__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set FrontRightBlinker__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set FrontRightBlinker__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set FrontRightBlinker__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set FrontRightBlinker__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set FrontRightBlinker__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set FrontRightBlinker__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set FrontRightBlinker__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set FrontRightBlinker__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set FrontRightBlinker__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set FrontRightBlinker__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set FrontRightBlinker__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set FrontRightBlinker__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set FrontRightBlinker__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set FrontRightBlinker__0__PC, CYREG_GPIO_PRT1_PC
.set FrontRightBlinker__0__PC2, CYREG_GPIO_PRT1_PC2
.set FrontRightBlinker__0__PORT, 1
.set FrontRightBlinker__0__PS, CYREG_GPIO_PRT1_PS
.set FrontRightBlinker__0__SHIFT, 0
.set FrontRightBlinker__DR, CYREG_GPIO_PRT1_DR
.set FrontRightBlinker__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set FrontRightBlinker__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set FrontRightBlinker__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set FrontRightBlinker__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set FrontRightBlinker__INTR, CYREG_GPIO_PRT1_INTR
.set FrontRightBlinker__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set FrontRightBlinker__INTSTAT, CYREG_GPIO_PRT1_INTR
.set FrontRightBlinker__MASK, 0x01
.set FrontRightBlinker__PA__CFG0, CYREG_UDB_PA1_CFG0
.set FrontRightBlinker__PA__CFG1, CYREG_UDB_PA1_CFG1
.set FrontRightBlinker__PA__CFG10, CYREG_UDB_PA1_CFG10
.set FrontRightBlinker__PA__CFG11, CYREG_UDB_PA1_CFG11
.set FrontRightBlinker__PA__CFG12, CYREG_UDB_PA1_CFG12
.set FrontRightBlinker__PA__CFG13, CYREG_UDB_PA1_CFG13
.set FrontRightBlinker__PA__CFG14, CYREG_UDB_PA1_CFG14
.set FrontRightBlinker__PA__CFG2, CYREG_UDB_PA1_CFG2
.set FrontRightBlinker__PA__CFG3, CYREG_UDB_PA1_CFG3
.set FrontRightBlinker__PA__CFG4, CYREG_UDB_PA1_CFG4
.set FrontRightBlinker__PA__CFG5, CYREG_UDB_PA1_CFG5
.set FrontRightBlinker__PA__CFG6, CYREG_UDB_PA1_CFG6
.set FrontRightBlinker__PA__CFG7, CYREG_UDB_PA1_CFG7
.set FrontRightBlinker__PA__CFG8, CYREG_UDB_PA1_CFG8
.set FrontRightBlinker__PA__CFG9, CYREG_UDB_PA1_CFG9
.set FrontRightBlinker__PC, CYREG_GPIO_PRT1_PC
.set FrontRightBlinker__PC2, CYREG_GPIO_PRT1_PC2
.set FrontRightBlinker__PORT, 1
.set FrontRightBlinker__PS, CYREG_GPIO_PRT1_PS
.set FrontRightBlinker__SHIFT, 0

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x112D11A1
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4M
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4M_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 1
.set CYDEV_INTR_NUMBER_DMA, 13
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
