Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id DD6A930E858;
	Wed, 22 Apr 2026 07:09:24 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1776841764; cv=none; b=pOwXhwO4gsgbs79wMlicEnKlDIy7k6+oDY+G8BsnxHyLH4JgddsRyFG2LV0JnxTez1l9KGrQ3EzsHAYw1b8iDhrKleY2+ZH3bl9BYp7NfjoFOGJ3jFHokkC1vaAvWewvJfIGamv3OZnipVWF4X2cX1WEAlqdkYYe5XfBVPF60Fs=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1776841764; c=relaxed/simple;
	bh=pt6vRwU9dnqGT2fXxn6LaZWHRKbzGK7R13ATw3Np780=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=jW1J5dFjTkH4HpXjQ1+TqJziqY4pCs+jYwsJg89vDc4M+3MKtgCzTmfAmItwP8HtrcE01cAjs78ZfHAsqYXwbEEmSrKeeRo9eyU8t4RI4QDhs0f54tzmvtYqC4B5KFsi2MVVm4DQtfUMzy9cX+he7YJfNOVx1eByySc1gUGdqYQ=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=ocR0RmEA; arc=none smtp.client-ip=10.30.226.201
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="ocR0RmEA"
Received: by smtp.kernel.org (Postfix) with ESMTPSA id E7702C19425;
	Wed, 22 Apr 2026 07:09:23 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1776841764;
	bh=pt6vRwU9dnqGT2fXxn6LaZWHRKbzGK7R13ATw3Np780=;
	h=Date:From:To:Cc:Subject:References:In-Reply-To:From;
	b=ocR0RmEA2q20N3jyHu6qk8p4XBtc9iuezpQqUOMzKVTW77ueoyRUqObM+GjUJhp7e
	 KSzvIyaDQgM6+mJKf6RUybwYjPy85QbpFMlQOjs15xw4tCX2IgG6MoCfmRqsWBNDjB
	 3DP7cOA/nqsx8Ms3s63ksIi88I+s0DB89E7crl4TBk/mj49GoKrP77LWGWivqQ7h0C
	 OrXvZuQxnBggPK9TamyN1ESSBYMNY4hz7Ey1uTbWl/iyuiKvrIJaLAhUgxc5m739G/
	 uRLzG/7EeJutf6i01pvepoC209B+xQfSnPkKYh7MI2Hp5UbZC2Gpo+iFaH/7oSJx3C
	 p1+OH2TxXZ20w==
Date: Wed, 22 Apr 2026 09:09:21 +0200
From: Krzysztof Kozlowski <krzk@kernel.org>
To: Stefan =?utf-8?B?RMO2c2luZ2Vy?= <stefandoesinger@gmail.com>
Cc: Jonathan Corbet <corbet@lwn.net>, 
	Shuah Khan <skhan@linuxfoundation.org>, Russell King <linux@armlinux.org.uk>, 
	Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, 
	Conor Dooley <conor+dt@kernel.org>, Arnd Bergmann <arnd@arndb.de>, 
	Alexandre Belloni <alexandre.belloni@bootlin.com>, Linus Walleij <linusw@kernel.org>, 
	Drew Fustini <fustini@kernel.org>, Greg Kroah-Hartman <gregkh@linuxfoundation.org>, 
	Jiri Slaby <jirislaby@kernel.org>, linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, 
	linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, soc@lists.linux.dev, 
	linux-serial@vger.kernel.org
Subject: Re: [PATCH v5 3/8] ARM: dts: Add D-Link DWR-932M support
Message-ID: <20260422-white-dugong-of-temperance-09c610@quoll>
References: <20260421-send-v5-0-ace038e63515@gmail.com>
 <20260421-send-v5-3-ace038e63515@gmail.com>
Precedence: bulk
X-Mailing-List: soc@lists.linux.dev
List-Id: <soc.lists.linux.dev>
List-Subscribe: <mailto:soc+subscribe@lists.linux.dev>
List-Unsubscribe: <mailto:soc+unsubscribe@lists.linux.dev>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable
In-Reply-To: <20260421-send-v5-3-ace038e63515@gmail.com>

On Tue, Apr 21, 2026 at 11:23:11PM +0300, Stefan D=C3=B6singer wrote:
> This adds base DT definition for zx297520v3 and one board that consumes i=
t.
>=20
> Signed-off-by: Stefan D=C3=B6singer <stefandoesinger@gmail.com>

subject - missing zte prefix.

Please use subject prefixes matching the subsystem. You can get them for
example with 'git log --oneline -- DIRECTORY_OR_FILE' on the directory
your patch is touching. For bindings, the preferred subjects are
explained here:
https://www.kernel.org/doc/html/latest/devicetree/bindings/submitting-patch=
es.html#i-for-patch-submitters


=2E..

> +/ {
> +	#address-cells =3D <1>;
> +	#size-cells =3D <1>;
> +
> +	cpus {
> +		#address-cells =3D <1>;
> +		#size-cells =3D <0>;
> +
> +		cpu@0 {
> +			device_type =3D "cpu";
> +			compatible =3D "arm,cortex-a53";
> +			reg =3D <0>;
> +		};
> +	};
> +
> +	soc {
> +		#address-cells =3D <1>;
> +		#size-cells =3D <1>;
> +		compatible =3D "simple-bus";
> +		interrupt-parent =3D <&gic>;
> +		ranges;
> +
> +		gic: interrupt-controller@f2000000 {
> +			compatible =3D "arm,gic-v3";
> +			interrupt-controller;
> +			#interrupt-cells =3D <3>;
> +			#address-cells =3D <1>;
> +			#size-cells =3D <1>;
> +			reg =3D <0xf2000000 0x10000>,
> +			      <0xf2040000 0x20000>;
> +		};

This is pretty incomplete DTS. The first submission must have a working,
basic device support which requires at least one interface, e.g. serial.

Otherwise how is this usable?

Best regards,
Krzysztof

