# Wolv Z7 CPU core #

Wolv Z7 CPU core supports currently only riscv32-imfb instruction set architecture and is implemented with 5-stage pipeline and Harvard bus architecture. It contains branch target address cache, instruction and data tightly integrated memory.

## Dhrystone Benchmark ##
| Cycles | Dhrystone/s/MHz | DMIPS/s/MHz | Iteration |
| ------ | --------------- | ----------- | --------- |
|    232 |            4304 |        2.45 |      1000 |

## Coremark Benchmark ##
| Cycles | Iteration/s/MHz | Iteration |
| ------ | --------------- | --------- |
| 333325 |            3.00 |        10 |

Documentation will be expanded in the future.
