# 👋 Hi, I'm Tamra Hargus

**In tech and semiconductors for decades. Still learning, still building. Always grounded in real-world results.**

📄 [Download My Resume](./tamra_hargus_resume_2025.pdf)


Welcome to my GitHub. After 20+ years designing chips at Intel and working across SOC and analog layout, I’m using this space to share what I know, what I’m learning, and where I’m going next. Whether you’re here to look at my notes, connect over a project, or just curious about my journey—thanks for stopping by.

---

## 🧠 Background Highlights

- 20+ years in **IC layout**, including SOC, analog hard IPs (PLLs, LDOs, ADC/DAC), and top-level integration
- Deep experience with tools like **ICC2, Virtuoso, Calibre, Redhawk, Voltus,** and more
- Designed on process nodes from **250nm down to Intel 18A**
- Strong focus on **reliability, parasitics, and physical verification**
- U.S. Navy veteran (Aviation Machinist's Mate / Loadmaster, Desert Storm)

---

## 🔧 Featured Projects

| Repo | Description |
|------|-------------|
| [`ic-layout-notes`](./ic-layout-notes) | My running notes and interview prep on IC layout concepts, ESD, FinFET vs. RibbonFET, and more |
| [`semiconductor-career-journal`](./semiconductor-career-journal) | Lessons from a 20+ year layout career—including the layoff, the pivot, and everything between |


---

## 📫 How to Reach Me

- 📍 Cedar Park, Texas
- 📧 tamrahargus@gmail.com
- 💼 [LinkedIn](https://www.linkedin.com/in/tamrahargus)

---

## 🧩 Bonus Facts

- Grew up in a semiconductor family—layout is literally in my DNA.
- Also: Texan, gardener, and occasionally the tech support for three generations of family.
