\section*{Question 1 - Moore's law}

What would you change to make this a fonctionning RISC-V superscalar full-pipeline multi-core processor ?

You only have 69 lines

\vspace{0.5cm}
\begin{lstlisting}[language=vhdl]
library ieee;
use ieee.std_logic_1164.ALL;

entity myEntity is Port (
	d_in : in std_logic;
	d_out : in std_logic
); end myEntity;

architecture arch of myEntity is

begin     

	d_in <= d_out;
	 
end arch;
\end{lstlisting}
\vspace{0.5cm}


\vspace{0.5cm}
\begin{figure}[H]
	\centering
	\includegraphics[width=0.9\linewidth]{/home/oscar/Documents/oral-exam-generator/exam_generator/database_example/large_questions/image.jpg}
\end{figure}

\newpage
\null
\newpage