verilog xil_defaultlib --include "../../../../DMA_test.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../DMA_test.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../DMA_test.srcs/sources_1/bd/system/ipshared/1313/hdl" --include "../../../../DMA_test.srcs/sources_1/bd/system/ipshared/e2dd/hdl/verilog" --include "../../../../DMA_test.srcs/sources_1/bd/system/ipshared/0ab1/hdl" \
"../../../bd/system/ipshared/c239/hdl/User_DMA_v1_0_S_AXI_LITE.v" \
"../../../bd/system/ipshared/c239/src/User_DMA_v1_0_M_AXI_FULL_mm2s.v" \
"../../../bd/system/ipshared/c239/src/User_DMA_v1_0_M_AXI_FULL_s2mm.v" \
"../../../bd/system/ipshared/c239/hdl/User_DMA_v1_0_S_AXIS_S2MM.v" \
"../../../bd/system/ipshared/c239/hdl/User_DMA_v1_0_M_AXIS_MM2S.v" \
"../../../bd/system/ipshared/c239/src/fifo.v" \
"../../../bd/system/ipshared/c239/hdl/User_DMA_v1_0.v" \
"../../../bd/system/ip/system_User_DMA_0_0/sim/system_User_DMA_0_0.v" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/sim/bd_44e3.v" \

sv xil_defaultlib --include "../../../../DMA_test.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../DMA_test.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../DMA_test.srcs/sources_1/bd/system/ipshared/1313/hdl" --include "../../../../DMA_test.srcs/sources_1/bd/system/ipshared/e2dd/hdl/verilog" --include "../../../../DMA_test.srcs/sources_1/bd/system/ipshared/0ab1/hdl" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_5/sim/bd_44e3_s00a2s_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_11/sim/bd_44e3_m00s2a_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_12/sim/bd_44e3_m00e_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_6/sim/bd_44e3_sarn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_7/sim/bd_44e3_srn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_8/sim/bd_44e3_sawn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_9/sim/bd_44e3_swn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_10/sim/bd_44e3_sbn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_2/sim/bd_44e3_s00mmu_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_3/sim/bd_44e3_s00tr_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_4/sim/bd_44e3_s00sic_0.sv" \

verilog xil_defaultlib --include "../../../../DMA_test.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../DMA_test.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../DMA_test.srcs/sources_1/bd/system/ipshared/1313/hdl" --include "../../../../DMA_test.srcs/sources_1/bd/system/ipshared/e2dd/hdl/verilog" --include "../../../../DMA_test.srcs/sources_1/bd/system/ipshared/0ab1/hdl" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_0/sim/bd_44e3_one_0.v" \
"../../../bd/system/ip/system_axi_smc_0/sim/system_axi_smc_0.v" \
"../../../bd/system/ip/system_axis_data_fifo_0_0/sim/system_axis_data_fifo_0_0.v" \
"../../../bd/system/sim/system.v" \
"../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
