// Seed: 1639771013
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  supply0 id_4;
  always @(posedge 1 - id_4) begin
    assume #1  (id_3)
    else $display("");
  end
  tri id_5;
  assign id_5 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    output supply0 id_4
);
  assign id_4 = 1;
  wire id_6;
  module_0(
      id_6, id_6, id_6
  );
endmodule
