multiline_comment|/*&n; * linux/drivers/video/vga16.c -- VGA 16-color framebuffer driver&n; * &n; * Copyright 1999 Ben Pfaff &lt;pfaffben@debian.org&gt; and Petr Vandrovec &lt;VANDROVE@vc.cvut.cz&gt;&n; * Based on VGA info at http://www.goodnet.com/~tinara/FreeVGA/home.htm&n; * Based on VESA framebuffer (c) 1998 Gerd Knorr &lt;kraxel@goldbach.in-berlin.de&gt;&n; *&n; * This file is subject to the terms and conditions of the GNU General&n; * Public License.  See the file COPYING in the main directory of this&n; * archive for more details.  */
macro_line|#include &lt;linux/module.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/errno.h&gt;
macro_line|#include &lt;linux/string.h&gt;
macro_line|#include &lt;linux/mm.h&gt;
macro_line|#include &lt;linux/tty.h&gt;
macro_line|#include &lt;linux/slab.h&gt;
macro_line|#include &lt;linux/delay.h&gt;
macro_line|#include &lt;linux/fb.h&gt;
macro_line|#include &lt;linux/ioport.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &quot;vga.h&quot;
DECL|macro|GRAPHICS_ADDR_REG
mdefine_line|#define GRAPHICS_ADDR_REG 0x3ce&t;&t;/* Graphics address register. */
DECL|macro|GRAPHICS_DATA_REG
mdefine_line|#define GRAPHICS_DATA_REG 0x3cf&t;&t;/* Graphics data register. */
DECL|macro|SET_RESET_INDEX
mdefine_line|#define SET_RESET_INDEX 0&t;&t;/* Set/Reset Register index. */
DECL|macro|ENABLE_SET_RESET_INDEX
mdefine_line|#define ENABLE_SET_RESET_INDEX 1&t;/* Enable Set/Reset Register index. */
DECL|macro|DATA_ROTATE_INDEX
mdefine_line|#define DATA_ROTATE_INDEX 3&t;&t;/* Data Rotate Register index. */
DECL|macro|GRAPHICS_MODE_INDEX
mdefine_line|#define GRAPHICS_MODE_INDEX 5&t;&t;/* Graphics Mode Register index. */
DECL|macro|BIT_MASK_INDEX
mdefine_line|#define BIT_MASK_INDEX 8&t;&t;/* Bit Mask Register index. */
DECL|macro|dac_reg
mdefine_line|#define dac_reg&t;(VGA_PEL_IW)
DECL|macro|dac_val
mdefine_line|#define dac_val&t;(VGA_PEL_D)
DECL|macro|VGA_FB_PHYS
mdefine_line|#define VGA_FB_PHYS 0xA0000
DECL|macro|VGA_FB_PHYS_LEN
mdefine_line|#define VGA_FB_PHYS_LEN 65536
multiline_comment|/* --------------------------------------------------------------------- */
multiline_comment|/*&n; * card parameters&n; */
DECL|variable|vga16fb
r_static
r_struct
id|fb_info
id|vga16fb
suffix:semicolon
DECL|struct|vga16fb_par
r_static
r_struct
id|vga16fb_par
(brace
multiline_comment|/* structure holding original VGA register settings when the&n;           screen is blanked */
r_struct
(brace
DECL|member|SeqCtrlIndex
r_int
r_char
id|SeqCtrlIndex
suffix:semicolon
multiline_comment|/* Sequencer Index reg.   */
DECL|member|CrtCtrlIndex
r_int
r_char
id|CrtCtrlIndex
suffix:semicolon
multiline_comment|/* CRT-Contr. Index reg.  */
DECL|member|CrtMiscIO
r_int
r_char
id|CrtMiscIO
suffix:semicolon
multiline_comment|/* Miscellaneous register */
DECL|member|HorizontalTotal
r_int
r_char
id|HorizontalTotal
suffix:semicolon
multiline_comment|/* CRT-Controller:00h */
DECL|member|HorizDisplayEnd
r_int
r_char
id|HorizDisplayEnd
suffix:semicolon
multiline_comment|/* CRT-Controller:01h */
DECL|member|StartHorizRetrace
r_int
r_char
id|StartHorizRetrace
suffix:semicolon
multiline_comment|/* CRT-Controller:04h */
DECL|member|EndHorizRetrace
r_int
r_char
id|EndHorizRetrace
suffix:semicolon
multiline_comment|/* CRT-Controller:05h */
DECL|member|Overflow
r_int
r_char
id|Overflow
suffix:semicolon
multiline_comment|/* CRT-Controller:07h */
DECL|member|StartVertRetrace
r_int
r_char
id|StartVertRetrace
suffix:semicolon
multiline_comment|/* CRT-Controller:10h */
DECL|member|EndVertRetrace
r_int
r_char
id|EndVertRetrace
suffix:semicolon
multiline_comment|/* CRT-Controller:11h */
DECL|member|ModeControl
r_int
r_char
id|ModeControl
suffix:semicolon
multiline_comment|/* CRT-Controller:17h */
DECL|member|ClockingMode
r_int
r_char
id|ClockingMode
suffix:semicolon
multiline_comment|/* Seq-Controller:01h */
DECL|member|vga_state
)brace
id|vga_state
suffix:semicolon
DECL|member|palette_blanked
DECL|member|vesa_blanked
DECL|member|mode
DECL|member|isVGA
r_int
id|palette_blanked
comma
id|vesa_blanked
comma
id|mode
comma
id|isVGA
suffix:semicolon
DECL|member|misc
DECL|member|pel_msk
DECL|member|vss
DECL|member|clkdiv
id|u8
id|misc
comma
id|pel_msk
comma
id|vss
comma
id|clkdiv
suffix:semicolon
DECL|member|crtc
id|u8
id|crtc
(braket
id|VGA_CRT_C
)braket
suffix:semicolon
DECL|variable|vga16_par
)brace
id|vga16_par
suffix:semicolon
multiline_comment|/* --------------------------------------------------------------------- */
DECL|variable|vga16fb_defined
r_static
r_struct
id|fb_var_screeninfo
id|vga16fb_defined
op_assign
(brace
dot
id|xres
op_assign
l_int|640
comma
dot
id|yres
op_assign
l_int|480
comma
dot
id|xres_virtual
op_assign
l_int|640
comma
dot
id|yres_virtual
op_assign
l_int|480
comma
dot
id|bits_per_pixel
op_assign
l_int|4
comma
dot
id|activate
op_assign
id|FB_ACTIVATE_NOW
comma
dot
id|height
op_assign
op_minus
l_int|1
comma
dot
id|width
op_assign
op_minus
l_int|1
comma
dot
id|pixclock
op_assign
l_int|39721
comma
dot
id|left_margin
op_assign
l_int|48
comma
dot
id|right_margin
op_assign
l_int|16
comma
dot
id|upper_margin
op_assign
l_int|39
comma
dot
id|lower_margin
op_assign
l_int|8
comma
dot
id|hsync_len
op_assign
l_int|96
comma
dot
id|vsync_len
op_assign
l_int|2
comma
dot
id|vmode
op_assign
id|FB_VMODE_NONINTERLACED
comma
)brace
suffix:semicolon
multiline_comment|/* name should not depend on EGA/VGA */
DECL|variable|__initdata
r_static
r_struct
id|fb_fix_screeninfo
id|vga16fb_fix
id|__initdata
op_assign
(brace
dot
id|id
op_assign
l_string|&quot;VGA16 VGA&quot;
comma
dot
id|smem_start
op_assign
id|VGA_FB_PHYS
comma
dot
id|smem_len
op_assign
id|VGA_FB_PHYS_LEN
comma
dot
id|type
op_assign
id|FB_TYPE_VGA_PLANES
comma
dot
id|type_aux
op_assign
id|FB_AUX_VGA_PLANES_VGA4
comma
dot
id|visual
op_assign
id|FB_VISUAL_PSEUDOCOLOR
comma
dot
id|xpanstep
op_assign
l_int|8
comma
dot
id|ypanstep
op_assign
l_int|1
comma
dot
id|line_length
op_assign
l_int|640
op_div
l_int|8
comma
dot
id|accel
op_assign
id|FB_ACCEL_NONE
)brace
suffix:semicolon
DECL|variable|disp
r_static
r_struct
id|display
id|disp
suffix:semicolon
multiline_comment|/* The VGA&squot;s weird architecture often requires that we read a byte and&n;   write a byte to the same location.  It doesn&squot;t matter *what* byte&n;   we write, however.  This is because all the action goes on behind&n;   the scenes in the VGA&squot;s 32-bit latch register, and reading and writing&n;   video memory just invokes latch behavior.&n;&n;   To avoid race conditions (is this necessary?), reading and writing&n;   the memory byte should be done with a single instruction.  One&n;   suitable instruction is the x86 bitwise OR.  The following&n;   read-modify-write routine should optimize to one such bitwise&n;   OR. */
DECL|function|rmw
r_static
r_inline
r_void
id|rmw
c_func
(paren
r_volatile
r_char
op_star
id|p
)paren
(brace
id|readb
c_func
(paren
id|p
)paren
suffix:semicolon
id|writeb
c_func
(paren
l_int|1
comma
id|p
)paren
suffix:semicolon
)brace
multiline_comment|/* Set the Graphics Mode Register.  Bits 0-1 are write mode, bit 3 is&n;   read mode. */
DECL|function|setmode
r_static
r_inline
r_void
id|setmode
c_func
(paren
r_int
id|mode
)paren
(brace
id|outb
c_func
(paren
id|GRAPHICS_MODE_INDEX
comma
id|GRAPHICS_ADDR_REG
)paren
suffix:semicolon
id|outb
c_func
(paren
id|mode
comma
id|GRAPHICS_DATA_REG
)paren
suffix:semicolon
)brace
multiline_comment|/* Select the Bit Mask Register. */
DECL|function|selectmask
r_static
r_inline
r_void
id|selectmask
c_func
(paren
r_void
)paren
(brace
id|outb
c_func
(paren
id|BIT_MASK_INDEX
comma
id|GRAPHICS_ADDR_REG
)paren
suffix:semicolon
)brace
multiline_comment|/* Set the value of the Bit Mask Register.  It must already have been&n;   selected with selectmask(). */
DECL|function|setmask
r_static
r_inline
r_void
id|setmask
c_func
(paren
r_int
id|mask
)paren
(brace
id|outb
c_func
(paren
id|mask
comma
id|GRAPHICS_DATA_REG
)paren
suffix:semicolon
)brace
multiline_comment|/* Set the Data Rotate Register.  Bits 0-2 are rotate count, bits 3-4&n;   are logical operation (0=NOP, 1=AND, 2=OR, 3=XOR). */
DECL|function|setop
r_static
r_inline
r_void
id|setop
c_func
(paren
r_int
id|op
)paren
(brace
id|outb
c_func
(paren
id|DATA_ROTATE_INDEX
comma
id|GRAPHICS_ADDR_REG
)paren
suffix:semicolon
id|outb
c_func
(paren
id|op
comma
id|GRAPHICS_DATA_REG
)paren
suffix:semicolon
)brace
multiline_comment|/* Set the Enable Set/Reset Register.  The code here always uses value&n;   0xf for this register.  */
DECL|function|setsr
r_static
r_inline
r_void
id|setsr
c_func
(paren
r_int
id|sr
)paren
(brace
id|outb
c_func
(paren
id|ENABLE_SET_RESET_INDEX
comma
id|GRAPHICS_ADDR_REG
)paren
suffix:semicolon
id|outb
c_func
(paren
id|sr
comma
id|GRAPHICS_DATA_REG
)paren
suffix:semicolon
)brace
multiline_comment|/* Set the Set/Reset Register. */
DECL|function|setcolor
r_static
r_inline
r_void
id|setcolor
c_func
(paren
r_int
id|color
)paren
(brace
id|outb
c_func
(paren
id|SET_RESET_INDEX
comma
id|GRAPHICS_ADDR_REG
)paren
suffix:semicolon
id|outb
c_func
(paren
id|color
comma
id|GRAPHICS_DATA_REG
)paren
suffix:semicolon
)brace
multiline_comment|/* Set the value in the Graphics Address Register. */
DECL|function|setindex
r_static
r_inline
r_void
id|setindex
c_func
(paren
r_int
id|index
)paren
(brace
id|outb
c_func
(paren
id|index
comma
id|GRAPHICS_ADDR_REG
)paren
suffix:semicolon
)brace
DECL|function|vga16fb_pan_var
r_static
r_void
id|vga16fb_pan_var
c_func
(paren
r_struct
id|fb_info
op_star
id|info
comma
r_struct
id|fb_var_screeninfo
op_star
id|var
)paren
(brace
r_struct
id|display
op_star
id|p
suffix:semicolon
id|u32
id|xoffset
comma
id|pos
suffix:semicolon
id|p
op_assign
(paren
id|info-&gt;currcon
OL
l_int|0
)paren
ques
c_cond
id|info-&gt;disp
suffix:colon
id|fb_display
op_plus
id|info-&gt;currcon
suffix:semicolon
id|xoffset
op_assign
id|var-&gt;xoffset
suffix:semicolon
r_if
c_cond
(paren
id|info-&gt;var.bits_per_pixel
op_eq
l_int|8
)paren
(brace
id|pos
op_assign
(paren
id|info-&gt;var.xres_virtual
op_star
id|var-&gt;yoffset
op_plus
id|xoffset
)paren
op_rshift
l_int|2
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|info-&gt;var.bits_per_pixel
op_eq
l_int|0
)paren
(brace
r_int
id|fh
op_assign
id|fontheight
c_func
(paren
id|p
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|fh
)paren
id|fh
op_assign
l_int|16
suffix:semicolon
id|pos
op_assign
(paren
id|info-&gt;var.xres_virtual
op_star
(paren
id|var-&gt;yoffset
op_div
id|fh
)paren
op_plus
id|xoffset
)paren
op_rshift
l_int|3
suffix:semicolon
)brace
r_else
(brace
r_if
c_cond
(paren
id|info-&gt;var.nonstd
)paren
id|xoffset
op_decrement
suffix:semicolon
id|pos
op_assign
(paren
id|info-&gt;var.xres_virtual
op_star
id|var-&gt;yoffset
op_plus
id|xoffset
)paren
op_rshift
l_int|3
suffix:semicolon
)brace
id|vga_io_wcrt
c_func
(paren
id|VGA_CRTC_START_HI
comma
id|pos
op_rshift
l_int|8
)paren
suffix:semicolon
id|vga_io_wcrt
c_func
(paren
id|VGA_CRTC_START_LO
comma
id|pos
op_amp
l_int|0xFF
)paren
suffix:semicolon
multiline_comment|/* if we support CFB4, then we must! support xoffset with pixel granularity */
multiline_comment|/* if someone supports xoffset in bit resolution */
id|vga_io_r
c_func
(paren
id|VGA_IS1_RC
)paren
suffix:semicolon
multiline_comment|/* reset flip-flop */
id|vga_io_w
c_func
(paren
id|VGA_ATT_IW
comma
id|VGA_ATC_PEL
)paren
suffix:semicolon
r_if
c_cond
(paren
id|var-&gt;bits_per_pixel
op_eq
l_int|8
)paren
id|vga_io_w
c_func
(paren
id|VGA_ATT_IW
comma
(paren
id|xoffset
op_amp
l_int|3
)paren
op_lshift
l_int|1
)paren
suffix:semicolon
r_else
id|vga_io_w
c_func
(paren
id|VGA_ATT_IW
comma
id|xoffset
op_amp
l_int|7
)paren
suffix:semicolon
id|vga_io_r
c_func
(paren
id|VGA_IS1_RC
)paren
suffix:semicolon
id|vga_io_w
c_func
(paren
id|VGA_ATT_IW
comma
l_int|0x20
)paren
suffix:semicolon
)brace
DECL|function|vga16fb_update_var
r_static
r_int
id|vga16fb_update_var
c_func
(paren
r_int
id|con
comma
r_struct
id|fb_info
op_star
id|info
)paren
(brace
id|vga16fb_pan_var
c_func
(paren
id|info
comma
op_amp
id|info-&gt;var
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|vga16fb_update_fix
r_static
r_void
id|vga16fb_update_fix
c_func
(paren
r_struct
id|fb_info
op_star
id|info
)paren
(brace
r_if
c_cond
(paren
id|info-&gt;var.bits_per_pixel
op_eq
l_int|4
)paren
(brace
r_if
c_cond
(paren
id|info-&gt;var.nonstd
)paren
(brace
id|info-&gt;fix.type
op_assign
id|FB_TYPE_PACKED_PIXELS
suffix:semicolon
id|info-&gt;fix.line_length
op_assign
id|info-&gt;var.xres_virtual
op_div
l_int|2
suffix:semicolon
)brace
r_else
(brace
id|info-&gt;fix.type
op_assign
id|FB_TYPE_VGA_PLANES
suffix:semicolon
id|info-&gt;fix.type_aux
op_assign
id|FB_AUX_VGA_PLANES_VGA4
suffix:semicolon
id|info-&gt;fix.line_length
op_assign
id|info-&gt;var.xres_virtual
op_div
l_int|8
suffix:semicolon
)brace
)brace
r_else
r_if
c_cond
(paren
id|info-&gt;var.bits_per_pixel
op_eq
l_int|0
)paren
(brace
id|info-&gt;fix.type
op_assign
id|FB_TYPE_TEXT
suffix:semicolon
id|info-&gt;fix.type_aux
op_assign
id|FB_AUX_TEXT_CGA
suffix:semicolon
id|info-&gt;fix.line_length
op_assign
id|info-&gt;var.xres_virtual
op_div
l_int|4
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* 8bpp */
r_if
c_cond
(paren
id|info-&gt;var.nonstd
)paren
(brace
id|info-&gt;fix.type
op_assign
id|FB_TYPE_VGA_PLANES
suffix:semicolon
id|info-&gt;fix.type_aux
op_assign
id|FB_AUX_VGA_PLANES_CFB8
suffix:semicolon
id|info-&gt;fix.line_length
op_assign
id|info-&gt;var.xres_virtual
op_div
l_int|4
suffix:semicolon
)brace
r_else
(brace
id|info-&gt;fix.type
op_assign
id|FB_TYPE_PACKED_PIXELS
suffix:semicolon
id|info-&gt;fix.line_length
op_assign
id|info-&gt;var.xres_virtual
suffix:semicolon
)brace
)brace
)brace
DECL|function|vga16fb_set_disp
r_static
r_void
id|vga16fb_set_disp
c_func
(paren
r_int
id|con
comma
r_struct
id|fb_info
op_star
id|info
)paren
(brace
r_struct
id|vga16fb_par
op_star
id|par
op_assign
(paren
r_struct
id|vga16fb_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
r_struct
id|display
op_star
id|display
suffix:semicolon
id|display
op_assign
(paren
id|con
OL
l_int|0
)paren
ques
c_cond
id|info-&gt;disp
suffix:colon
id|fb_display
op_plus
id|con
suffix:semicolon
r_if
c_cond
(paren
id|con
op_ne
id|info-&gt;currcon
)paren
(brace
id|display-&gt;dispsw
op_assign
op_amp
id|fbcon_dummy
suffix:semicolon
r_return
suffix:semicolon
)brace
r_if
c_cond
(paren
id|info-&gt;fix.visual
op_eq
id|FB_VISUAL_PSEUDOCOLOR
op_logical_or
id|info-&gt;fix.visual
op_eq
id|FB_VISUAL_DIRECTCOLOR
)paren
(brace
id|display-&gt;can_soft_blank
op_assign
id|info-&gt;fbops-&gt;fb_blank
ques
c_cond
l_int|1
suffix:colon
l_int|0
suffix:semicolon
id|display-&gt;dispsw_data
op_assign
l_int|NULL
suffix:semicolon
)brace
r_else
(brace
id|display-&gt;can_soft_blank
op_assign
l_int|0
suffix:semicolon
id|display-&gt;dispsw_data
op_assign
id|info-&gt;pseudo_palette
suffix:semicolon
)brace
id|display-&gt;var
op_assign
id|info-&gt;var
suffix:semicolon
id|vga16fb_update_fix
c_func
(paren
id|info
)paren
suffix:semicolon
id|display-&gt;next_line
op_assign
id|info-&gt;fix.line_length
suffix:semicolon
id|display-&gt;can_soft_blank
op_assign
l_int|1
suffix:semicolon
id|display-&gt;inverse
op_assign
l_int|0
suffix:semicolon
r_switch
c_cond
(paren
id|info-&gt;fix.type
)paren
(brace
macro_line|#ifdef FBCON_HAS_VGA_PLANES
r_case
id|FB_TYPE_VGA_PLANES
suffix:colon
r_if
c_cond
(paren
id|info-&gt;fix.type_aux
op_eq
id|FB_AUX_VGA_PLANES_VGA4
)paren
(brace
id|display-&gt;dispsw
op_assign
op_amp
id|fbcon_vga_planes
suffix:semicolon
)brace
r_else
id|display-&gt;dispsw
op_assign
op_amp
id|fbcon_vga8_planes
suffix:semicolon
r_break
suffix:semicolon
macro_line|#endif
macro_line|#ifdef FBCON_HAS_VGA
r_case
id|FB_TYPE_TEXT
suffix:colon
id|display-&gt;dispsw
op_assign
op_amp
id|fbcon_vga
suffix:semicolon
r_break
suffix:semicolon
macro_line|#endif
r_default
suffix:colon
(brace
)brace
multiline_comment|/* only FB_TYPE_PACKED_PIXELS */
r_switch
c_cond
(paren
id|info-&gt;var.bits_per_pixel
)paren
(brace
macro_line|#ifdef FBCON_HAS_CFB4
r_case
l_int|4
suffix:colon
id|display-&gt;dispsw
op_assign
op_amp
id|fbcon_cfb4
suffix:semicolon
r_break
suffix:semicolon
macro_line|#endif
macro_line|#ifdef FBCON_HAS_CFB8
r_case
l_int|8
suffix:colon
id|display-&gt;dispsw
op_assign
op_amp
id|fbcon_cfb8
suffix:semicolon
r_break
suffix:semicolon
macro_line|#endif
r_default
suffix:colon
id|display-&gt;dispsw
op_assign
op_amp
id|fbcon_dummy
suffix:semicolon
)brace
r_break
suffix:semicolon
)brace
)brace
DECL|function|vga16fb_clock_chip
r_static
r_void
id|vga16fb_clock_chip
c_func
(paren
r_struct
id|vga16fb_par
op_star
id|par
comma
r_int
r_int
id|pixclock
comma
r_const
r_struct
id|fb_info
op_star
id|info
comma
r_int
id|mul
comma
r_int
id|div
)paren
(brace
r_static
r_struct
(brace
id|u32
id|pixclock
suffix:semicolon
id|u8
id|misc
suffix:semicolon
id|u8
id|seq_clock_mode
suffix:semicolon
)brace
op_star
id|ptr
comma
op_star
id|best
comma
id|vgaclocks
(braket
)braket
op_assign
(brace
(brace
l_int|79442
multiline_comment|/* 12.587 */
comma
l_int|0x00
comma
l_int|0x08
)brace
comma
(brace
l_int|70616
multiline_comment|/* 14.161 */
comma
l_int|0x04
comma
l_int|0x08
)brace
comma
(brace
l_int|39721
multiline_comment|/* 25.175 */
comma
l_int|0x00
comma
l_int|0x00
)brace
comma
(brace
l_int|35308
multiline_comment|/* 28.322 */
comma
l_int|0x04
comma
l_int|0x00
)brace
comma
(brace
l_int|0
multiline_comment|/* bad */
comma
l_int|0x00
comma
l_int|0x00
)brace
)brace
suffix:semicolon
r_int
id|err
suffix:semicolon
id|pixclock
op_assign
(paren
id|pixclock
op_star
id|mul
)paren
op_div
id|div
suffix:semicolon
id|best
op_assign
id|vgaclocks
suffix:semicolon
id|err
op_assign
id|pixclock
op_minus
id|best-&gt;pixclock
suffix:semicolon
r_if
c_cond
(paren
id|err
OL
l_int|0
)paren
id|err
op_assign
op_minus
id|err
suffix:semicolon
r_for
c_loop
(paren
id|ptr
op_assign
id|vgaclocks
op_plus
l_int|1
suffix:semicolon
id|ptr-&gt;pixclock
suffix:semicolon
id|ptr
op_increment
)paren
(brace
r_int
id|tmp
suffix:semicolon
id|tmp
op_assign
id|pixclock
op_minus
id|ptr-&gt;pixclock
suffix:semicolon
r_if
c_cond
(paren
id|tmp
OL
l_int|0
)paren
id|tmp
op_assign
op_minus
id|tmp
suffix:semicolon
r_if
c_cond
(paren
id|tmp
OL
id|err
)paren
(brace
id|err
op_assign
id|tmp
suffix:semicolon
id|best
op_assign
id|ptr
suffix:semicolon
)brace
)brace
id|par-&gt;misc
op_or_assign
id|best-&gt;misc
suffix:semicolon
id|par-&gt;clkdiv
op_assign
id|best-&gt;seq_clock_mode
suffix:semicolon
id|pixclock
op_assign
(paren
id|best-&gt;pixclock
op_star
id|div
)paren
op_div
id|mul
suffix:semicolon
)brace
DECL|macro|FAIL
mdefine_line|#define FAIL(X) return -EINVAL
DECL|macro|MODE_SKIP4
mdefine_line|#define MODE_SKIP4&t;1
DECL|macro|MODE_8BPP
mdefine_line|#define MODE_8BPP&t;2
DECL|macro|MODE_CFB
mdefine_line|#define MODE_CFB&t;4
DECL|macro|MODE_TEXT
mdefine_line|#define MODE_TEXT&t;8
DECL|function|vga16fb_check_var
r_static
r_int
id|vga16fb_check_var
c_func
(paren
r_struct
id|fb_var_screeninfo
op_star
id|var
comma
r_struct
id|fb_info
op_star
id|info
)paren
(brace
macro_line|#ifdef FBCON_HAS_VGA
r_struct
id|display
op_star
id|p
op_assign
(paren
id|info-&gt;currcon
OL
l_int|0
)paren
ques
c_cond
id|info-&gt;disp
suffix:colon
(paren
id|fb_display
op_plus
id|info-&gt;currcon
)paren
suffix:semicolon
macro_line|#endif
r_struct
id|vga16fb_par
op_star
id|par
op_assign
(paren
r_struct
id|vga16fb_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
id|u32
id|xres
comma
id|right
comma
id|hslen
comma
id|left
comma
id|xtotal
suffix:semicolon
id|u32
id|yres
comma
id|lower
comma
id|vslen
comma
id|upper
comma
id|ytotal
suffix:semicolon
id|u32
id|vxres
comma
id|xoffset
comma
id|vyres
comma
id|yoffset
suffix:semicolon
id|u32
id|pos
suffix:semicolon
id|u8
id|r7
comma
id|rMode
suffix:semicolon
r_int
id|shift
suffix:semicolon
r_int
id|mode
suffix:semicolon
id|u32
id|maxmem
suffix:semicolon
id|par-&gt;pel_msk
op_assign
l_int|0xFF
suffix:semicolon
r_if
c_cond
(paren
id|var-&gt;bits_per_pixel
op_eq
l_int|4
)paren
(brace
r_if
c_cond
(paren
id|var-&gt;nonstd
)paren
(brace
macro_line|#ifdef FBCON_HAS_CFB4
r_if
c_cond
(paren
op_logical_neg
id|par-&gt;isVGA
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
id|shift
op_assign
l_int|3
suffix:semicolon
id|mode
op_assign
id|MODE_SKIP4
op_or
id|MODE_CFB
suffix:semicolon
id|maxmem
op_assign
l_int|16384
suffix:semicolon
id|par-&gt;pel_msk
op_assign
l_int|0x0F
suffix:semicolon
macro_line|#else
r_return
op_minus
id|EINVAL
suffix:semicolon
macro_line|#endif
)brace
r_else
(brace
macro_line|#ifdef FBCON_HAS_VGA_PLANES
id|shift
op_assign
l_int|3
suffix:semicolon
id|mode
op_assign
l_int|0
suffix:semicolon
id|maxmem
op_assign
l_int|65536
suffix:semicolon
macro_line|#else
r_return
op_minus
id|EINVAL
suffix:semicolon
macro_line|#endif
)brace
)brace
r_else
r_if
c_cond
(paren
id|var-&gt;bits_per_pixel
op_eq
l_int|8
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|par-&gt;isVGA
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
multiline_comment|/* no support on EGA */
id|shift
op_assign
l_int|2
suffix:semicolon
r_if
c_cond
(paren
id|var-&gt;nonstd
)paren
(brace
macro_line|#ifdef FBCON_HAS_VGA_PLANES
id|mode
op_assign
id|MODE_8BPP
op_or
id|MODE_CFB
suffix:semicolon
id|maxmem
op_assign
l_int|65536
suffix:semicolon
macro_line|#else
r_return
op_minus
id|EINVAL
suffix:semicolon
macro_line|#endif
)brace
r_else
(brace
macro_line|#ifdef FBCON_HAS_CFB8
id|mode
op_assign
id|MODE_SKIP4
op_or
id|MODE_8BPP
op_or
id|MODE_CFB
suffix:semicolon
id|maxmem
op_assign
l_int|16384
suffix:semicolon
macro_line|#else
r_return
op_minus
id|EINVAL
suffix:semicolon
macro_line|#endif
)brace
)brace
macro_line|#ifdef FBCON_HAS_VGA&t;
r_else
r_if
c_cond
(paren
id|var-&gt;bits_per_pixel
op_eq
l_int|0
)paren
(brace
r_int
id|fh
suffix:semicolon
id|shift
op_assign
l_int|3
suffix:semicolon
id|mode
op_assign
id|MODE_TEXT
suffix:semicolon
id|fh
op_assign
id|fontheight
c_func
(paren
id|p
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|fh
)paren
id|fh
op_assign
l_int|16
suffix:semicolon
id|maxmem
op_assign
l_int|32768
op_star
id|fh
suffix:semicolon
)brace
macro_line|#endif
r_else
r_return
op_minus
id|EINVAL
suffix:semicolon
id|xres
op_assign
(paren
id|var-&gt;xres
op_plus
l_int|7
)paren
op_amp
op_complement
l_int|7
suffix:semicolon
id|vxres
op_assign
(paren
id|var-&gt;xres_virtual
op_plus
l_int|0xF
)paren
op_amp
op_complement
l_int|0xF
suffix:semicolon
id|xoffset
op_assign
(paren
id|var-&gt;xoffset
op_plus
l_int|7
)paren
op_amp
op_complement
l_int|7
suffix:semicolon
id|left
op_assign
(paren
id|var-&gt;left_margin
op_plus
l_int|7
)paren
op_amp
op_complement
l_int|7
suffix:semicolon
id|right
op_assign
(paren
id|var-&gt;right_margin
op_plus
l_int|7
)paren
op_amp
op_complement
l_int|7
suffix:semicolon
id|hslen
op_assign
(paren
id|var-&gt;hsync_len
op_plus
l_int|7
)paren
op_amp
op_complement
l_int|7
suffix:semicolon
r_if
c_cond
(paren
id|vxres
OL
id|xres
)paren
id|vxres
op_assign
id|xres
suffix:semicolon
r_if
c_cond
(paren
id|xres
op_plus
id|xoffset
OG
id|vxres
)paren
id|xoffset
op_assign
id|vxres
op_minus
id|xres
suffix:semicolon
id|var-&gt;xres
op_assign
id|xres
suffix:semicolon
id|var-&gt;right_margin
op_assign
id|right
suffix:semicolon
id|var-&gt;hsync_len
op_assign
id|hslen
suffix:semicolon
id|var-&gt;left_margin
op_assign
id|left
suffix:semicolon
id|var-&gt;xres_virtual
op_assign
id|vxres
suffix:semicolon
id|var-&gt;xoffset
op_assign
id|xoffset
suffix:semicolon
id|xres
op_rshift_assign
id|shift
suffix:semicolon
id|right
op_rshift_assign
id|shift
suffix:semicolon
id|hslen
op_rshift_assign
id|shift
suffix:semicolon
id|left
op_rshift_assign
id|shift
suffix:semicolon
id|vxres
op_rshift_assign
id|shift
suffix:semicolon
id|xtotal
op_assign
id|xres
op_plus
id|right
op_plus
id|hslen
op_plus
id|left
suffix:semicolon
r_if
c_cond
(paren
id|xtotal
op_ge
l_int|256
)paren
id|FAIL
c_func
(paren
l_string|&quot;xtotal too big&quot;
)paren
suffix:semicolon
r_if
c_cond
(paren
id|hslen
OG
l_int|32
)paren
id|FAIL
c_func
(paren
l_string|&quot;hslen too big&quot;
)paren
suffix:semicolon
r_if
c_cond
(paren
id|right
op_plus
id|hslen
op_plus
id|left
OG
l_int|64
)paren
id|FAIL
c_func
(paren
l_string|&quot;hblank too big&quot;
)paren
suffix:semicolon
id|par-&gt;crtc
(braket
id|VGA_CRTC_H_TOTAL
)braket
op_assign
id|xtotal
op_minus
l_int|5
suffix:semicolon
id|par-&gt;crtc
(braket
id|VGA_CRTC_H_BLANK_START
)braket
op_assign
id|xres
op_minus
l_int|1
suffix:semicolon
id|par-&gt;crtc
(braket
id|VGA_CRTC_H_DISP
)braket
op_assign
id|xres
op_minus
l_int|1
suffix:semicolon
id|pos
op_assign
id|xres
op_plus
id|right
suffix:semicolon
id|par-&gt;crtc
(braket
id|VGA_CRTC_H_SYNC_START
)braket
op_assign
id|pos
suffix:semicolon
id|pos
op_add_assign
id|hslen
suffix:semicolon
id|par-&gt;crtc
(braket
id|VGA_CRTC_H_SYNC_END
)braket
op_assign
id|pos
op_amp
l_int|0x1F
suffix:semicolon
id|pos
op_add_assign
id|left
op_minus
l_int|2
suffix:semicolon
multiline_comment|/* blank_end + 2 &lt;= total + 5 */
id|par-&gt;crtc
(braket
id|VGA_CRTC_H_BLANK_END
)braket
op_assign
(paren
id|pos
op_amp
l_int|0x1F
)paren
op_or
l_int|0x80
suffix:semicolon
r_if
c_cond
(paren
id|pos
op_amp
l_int|0x20
)paren
id|par-&gt;crtc
(braket
id|VGA_CRTC_H_SYNC_END
)braket
op_or_assign
l_int|0x80
suffix:semicolon
id|yres
op_assign
id|var-&gt;yres
suffix:semicolon
id|lower
op_assign
id|var-&gt;lower_margin
suffix:semicolon
id|vslen
op_assign
id|var-&gt;vsync_len
suffix:semicolon
id|upper
op_assign
id|var-&gt;upper_margin
suffix:semicolon
id|vyres
op_assign
id|var-&gt;yres_virtual
suffix:semicolon
id|yoffset
op_assign
id|var-&gt;yoffset
suffix:semicolon
r_if
c_cond
(paren
id|yres
OG
id|vyres
)paren
id|vyres
op_assign
id|yres
suffix:semicolon
r_if
c_cond
(paren
id|vxres
op_star
id|vyres
OG
id|maxmem
)paren
(brace
id|vyres
op_assign
id|maxmem
op_div
id|vxres
suffix:semicolon
r_if
c_cond
(paren
id|vyres
OL
id|yres
)paren
r_return
op_minus
id|ENOMEM
suffix:semicolon
)brace
r_if
c_cond
(paren
id|yoffset
op_plus
id|yres
OG
id|vyres
)paren
id|yoffset
op_assign
id|vyres
op_minus
id|yres
suffix:semicolon
id|var-&gt;yres
op_assign
id|yres
suffix:semicolon
id|var-&gt;lower_margin
op_assign
id|lower
suffix:semicolon
id|var-&gt;vsync_len
op_assign
id|vslen
suffix:semicolon
id|var-&gt;upper_margin
op_assign
id|upper
suffix:semicolon
id|var-&gt;yres_virtual
op_assign
id|vyres
suffix:semicolon
id|var-&gt;yoffset
op_assign
id|yoffset
suffix:semicolon
r_if
c_cond
(paren
id|var-&gt;vmode
op_amp
id|FB_VMODE_DOUBLE
)paren
(brace
id|yres
op_lshift_assign
l_int|1
suffix:semicolon
id|lower
op_lshift_assign
l_int|1
suffix:semicolon
id|vslen
op_lshift_assign
l_int|1
suffix:semicolon
id|upper
op_lshift_assign
l_int|1
suffix:semicolon
)brace
id|ytotal
op_assign
id|yres
op_plus
id|lower
op_plus
id|vslen
op_plus
id|upper
suffix:semicolon
r_if
c_cond
(paren
id|ytotal
OG
l_int|1024
)paren
(brace
id|ytotal
op_rshift_assign
l_int|1
suffix:semicolon
id|yres
op_rshift_assign
l_int|1
suffix:semicolon
id|lower
op_rshift_assign
l_int|1
suffix:semicolon
id|vslen
op_rshift_assign
l_int|1
suffix:semicolon
id|upper
op_rshift_assign
l_int|1
suffix:semicolon
id|rMode
op_assign
l_int|0x04
suffix:semicolon
)brace
r_else
id|rMode
op_assign
l_int|0x00
suffix:semicolon
r_if
c_cond
(paren
id|ytotal
OG
l_int|1024
)paren
id|FAIL
c_func
(paren
l_string|&quot;ytotal too big&quot;
)paren
suffix:semicolon
r_if
c_cond
(paren
id|vslen
OG
l_int|16
)paren
id|FAIL
c_func
(paren
l_string|&quot;vslen too big&quot;
)paren
suffix:semicolon
id|par-&gt;crtc
(braket
id|VGA_CRTC_V_TOTAL
)braket
op_assign
id|ytotal
op_minus
l_int|2
suffix:semicolon
id|r7
op_assign
l_int|0x10
suffix:semicolon
multiline_comment|/* disable linecompare */
r_if
c_cond
(paren
id|ytotal
op_amp
l_int|0x100
)paren
id|r7
op_or_assign
l_int|0x01
suffix:semicolon
r_if
c_cond
(paren
id|ytotal
op_amp
l_int|0x200
)paren
id|r7
op_or_assign
l_int|0x20
suffix:semicolon
id|par-&gt;crtc
(braket
id|VGA_CRTC_PRESET_ROW
)braket
op_assign
l_int|0
suffix:semicolon
id|par-&gt;crtc
(braket
id|VGA_CRTC_MAX_SCAN
)braket
op_assign
l_int|0x40
suffix:semicolon
multiline_comment|/* 1 scanline, no linecmp */
r_if
c_cond
(paren
id|var-&gt;vmode
op_amp
id|FB_VMODE_DOUBLE
)paren
id|par-&gt;crtc
(braket
id|VGA_CRTC_MAX_SCAN
)braket
op_or_assign
l_int|0x80
suffix:semicolon
id|par-&gt;crtc
(braket
id|VGA_CRTC_CURSOR_START
)braket
op_assign
l_int|0x20
suffix:semicolon
id|par-&gt;crtc
(braket
id|VGA_CRTC_CURSOR_END
)braket
op_assign
l_int|0x00
suffix:semicolon
r_if
c_cond
(paren
(paren
id|mode
op_amp
(paren
id|MODE_CFB
op_or
id|MODE_8BPP
)paren
)paren
op_eq
id|MODE_CFB
)paren
id|xoffset
op_decrement
suffix:semicolon
id|pos
op_assign
id|yoffset
op_star
id|vxres
op_plus
(paren
id|xoffset
op_rshift
id|shift
)paren
suffix:semicolon
id|par-&gt;crtc
(braket
id|VGA_CRTC_START_HI
)braket
op_assign
id|pos
op_rshift
l_int|8
suffix:semicolon
id|par-&gt;crtc
(braket
id|VGA_CRTC_START_LO
)braket
op_assign
id|pos
op_amp
l_int|0xFF
suffix:semicolon
id|par-&gt;crtc
(braket
id|VGA_CRTC_CURSOR_HI
)braket
op_assign
l_int|0x00
suffix:semicolon
id|par-&gt;crtc
(braket
id|VGA_CRTC_CURSOR_LO
)braket
op_assign
l_int|0x00
suffix:semicolon
id|pos
op_assign
id|yres
op_minus
l_int|1
suffix:semicolon
id|par-&gt;crtc
(braket
id|VGA_CRTC_V_DISP_END
)braket
op_assign
id|pos
op_amp
l_int|0xFF
suffix:semicolon
id|par-&gt;crtc
(braket
id|VGA_CRTC_V_BLANK_START
)braket
op_assign
id|pos
op_amp
l_int|0xFF
suffix:semicolon
r_if
c_cond
(paren
id|pos
op_amp
l_int|0x100
)paren
id|r7
op_or_assign
l_int|0x0A
suffix:semicolon
multiline_comment|/* 0x02 -&gt; DISP_END, 0x08 -&gt; BLANK_START */
r_if
c_cond
(paren
id|pos
op_amp
l_int|0x200
)paren
(brace
id|r7
op_or_assign
l_int|0x40
suffix:semicolon
multiline_comment|/* 0x40 -&gt; DISP_END */
id|par-&gt;crtc
(braket
id|VGA_CRTC_MAX_SCAN
)braket
op_or_assign
l_int|0x20
suffix:semicolon
multiline_comment|/* BLANK_START */
)brace
id|pos
op_add_assign
id|lower
suffix:semicolon
id|par-&gt;crtc
(braket
id|VGA_CRTC_V_SYNC_START
)braket
op_assign
id|pos
op_amp
l_int|0xFF
suffix:semicolon
r_if
c_cond
(paren
id|pos
op_amp
l_int|0x100
)paren
id|r7
op_or_assign
l_int|0x04
suffix:semicolon
r_if
c_cond
(paren
id|pos
op_amp
l_int|0x200
)paren
id|r7
op_or_assign
l_int|0x80
suffix:semicolon
id|pos
op_add_assign
id|vslen
suffix:semicolon
id|par-&gt;crtc
(braket
id|VGA_CRTC_V_SYNC_END
)braket
op_assign
(paren
id|pos
op_amp
l_int|0x0F
)paren
op_amp
op_complement
l_int|0x10
suffix:semicolon
multiline_comment|/* disabled IRQ */
id|pos
op_add_assign
id|upper
op_minus
l_int|1
suffix:semicolon
multiline_comment|/* blank_end + 1 &lt;= ytotal + 2 */
id|par-&gt;crtc
(braket
id|VGA_CRTC_V_BLANK_END
)braket
op_assign
id|pos
op_amp
l_int|0xFF
suffix:semicolon
multiline_comment|/* 0x7F for original VGA,&n;                     but some SVGA chips requires all 8 bits to set */
r_if
c_cond
(paren
id|vxres
op_ge
l_int|512
)paren
id|FAIL
c_func
(paren
l_string|&quot;vxres too long&quot;
)paren
suffix:semicolon
id|par-&gt;crtc
(braket
id|VGA_CRTC_OFFSET
)braket
op_assign
id|vxres
op_rshift
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|mode
op_amp
id|MODE_SKIP4
)paren
id|par-&gt;crtc
(braket
id|VGA_CRTC_UNDERLINE
)braket
op_assign
l_int|0x5F
suffix:semicolon
multiline_comment|/* 256, cfb8 */
r_else
id|par-&gt;crtc
(braket
id|VGA_CRTC_UNDERLINE
)braket
op_assign
l_int|0x1F
suffix:semicolon
multiline_comment|/* 16, vgap */
id|par-&gt;crtc
(braket
id|VGA_CRTC_MODE
)braket
op_assign
id|rMode
op_or
(paren
(paren
id|mode
op_amp
id|MODE_TEXT
)paren
ques
c_cond
l_int|0xA3
suffix:colon
l_int|0xE3
)paren
suffix:semicolon
id|par-&gt;crtc
(braket
id|VGA_CRTC_LINE_COMPARE
)braket
op_assign
l_int|0xFF
suffix:semicolon
id|par-&gt;crtc
(braket
id|VGA_CRTC_OVERFLOW
)braket
op_assign
id|r7
suffix:semicolon
id|par-&gt;vss
op_assign
l_int|0x00
suffix:semicolon
multiline_comment|/* 3DA */
id|par-&gt;misc
op_assign
l_int|0xE3
suffix:semicolon
multiline_comment|/* enable CPU, ports 0x3Dx, positive sync */
r_if
c_cond
(paren
id|var-&gt;sync
op_amp
id|FB_SYNC_HOR_HIGH_ACT
)paren
id|par-&gt;misc
op_and_assign
op_complement
l_int|0x40
suffix:semicolon
r_if
c_cond
(paren
id|var-&gt;sync
op_amp
id|FB_SYNC_VERT_HIGH_ACT
)paren
id|par-&gt;misc
op_and_assign
op_complement
l_int|0x80
suffix:semicolon
id|par-&gt;mode
op_assign
id|mode
suffix:semicolon
r_if
c_cond
(paren
id|mode
op_amp
id|MODE_8BPP
)paren
multiline_comment|/* pixel clock == vga clock / 2 */
id|vga16fb_clock_chip
c_func
(paren
id|par
comma
id|var-&gt;pixclock
comma
id|info
comma
l_int|1
comma
l_int|2
)paren
suffix:semicolon
r_else
multiline_comment|/* pixel clock == vga clock */
id|vga16fb_clock_chip
c_func
(paren
id|par
comma
id|var-&gt;pixclock
comma
id|info
comma
l_int|1
comma
l_int|1
)paren
suffix:semicolon
id|var-&gt;red.offset
op_assign
id|var-&gt;green.offset
op_assign
id|var-&gt;blue.offset
op_assign
id|var-&gt;transp.offset
op_assign
l_int|0
suffix:semicolon
id|var-&gt;red.length
op_assign
id|var-&gt;green.length
op_assign
id|var-&gt;blue.length
op_assign
(paren
id|par-&gt;isVGA
)paren
ques
c_cond
l_int|6
suffix:colon
l_int|2
suffix:semicolon
id|var-&gt;transp.length
op_assign
l_int|0
suffix:semicolon
id|var-&gt;activate
op_assign
id|FB_ACTIVATE_NOW
suffix:semicolon
id|var-&gt;height
op_assign
op_minus
l_int|1
suffix:semicolon
id|var-&gt;width
op_assign
op_minus
l_int|1
suffix:semicolon
id|var-&gt;accel_flags
op_assign
l_int|0
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|macro|FAIL
macro_line|#undef FAIL
DECL|function|vga16fb_load_font
r_static
r_void
id|vga16fb_load_font
c_func
(paren
r_struct
id|display
op_star
id|p
)paren
(brace
r_int
id|chars
suffix:semicolon
r_int
r_char
op_star
id|font
suffix:semicolon
r_int
r_char
op_star
id|dest
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|p
op_logical_or
op_logical_neg
id|p-&gt;fontdata
)paren
r_return
suffix:semicolon
id|chars
op_assign
l_int|256
suffix:semicolon
id|font
op_assign
id|p-&gt;fontdata
suffix:semicolon
id|dest
op_assign
id|vga16fb.screen_base
suffix:semicolon
id|vga_io_wseq
c_func
(paren
l_int|0x00
comma
l_int|0x01
)paren
suffix:semicolon
id|vga_io_wseq
c_func
(paren
id|VGA_SEQ_PLANE_WRITE
comma
l_int|0x04
)paren
suffix:semicolon
id|vga_io_wseq
c_func
(paren
id|VGA_SEQ_MEMORY_MODE
comma
l_int|0x07
)paren
suffix:semicolon
id|vga_io_wseq
c_func
(paren
l_int|0x00
comma
l_int|0x03
)paren
suffix:semicolon
id|vga_io_wgfx
c_func
(paren
id|VGA_GFX_MODE
comma
l_int|0x00
)paren
suffix:semicolon
id|vga_io_wgfx
c_func
(paren
id|VGA_GFX_MISC
comma
l_int|0x04
)paren
suffix:semicolon
r_while
c_loop
(paren
id|chars
op_decrement
)paren
(brace
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
id|fontheight
c_func
(paren
id|p
)paren
suffix:semicolon
id|i
OG
l_int|0
suffix:semicolon
id|i
op_decrement
)paren
id|writeb
c_func
(paren
op_star
id|font
op_increment
comma
id|dest
op_increment
)paren
suffix:semicolon
id|dest
op_add_assign
l_int|32
op_minus
id|fontheight
c_func
(paren
id|p
)paren
suffix:semicolon
)brace
id|vga_io_wseq
c_func
(paren
l_int|0x00
comma
l_int|0x01
)paren
suffix:semicolon
id|vga_io_wseq
c_func
(paren
id|VGA_SEQ_PLANE_WRITE
comma
l_int|0x03
)paren
suffix:semicolon
id|vga_io_wseq
c_func
(paren
id|VGA_SEQ_MEMORY_MODE
comma
l_int|0x03
)paren
suffix:semicolon
id|vga_io_wseq
c_func
(paren
l_int|0x00
comma
l_int|0x03
)paren
suffix:semicolon
id|vga_io_wgfx
c_func
(paren
id|VGA_GFX_MODE
comma
l_int|0x10
)paren
suffix:semicolon
id|vga_io_wgfx
c_func
(paren
id|VGA_GFX_MISC
comma
l_int|0x06
)paren
suffix:semicolon
)brace
DECL|function|vga16fb_set_par
r_static
r_int
id|vga16fb_set_par
c_func
(paren
r_struct
id|fb_info
op_star
id|info
)paren
(brace
r_struct
id|vga16fb_par
op_star
id|par
op_assign
(paren
r_struct
id|vga16fb_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
r_struct
id|display
op_star
id|p
op_assign
(paren
id|info-&gt;currcon
OL
l_int|0
)paren
ques
c_cond
id|info-&gt;disp
suffix:colon
(paren
id|fb_display
op_plus
id|info-&gt;currcon
)paren
suffix:semicolon
id|u8
id|gdc
(braket
id|VGA_GFX_C
)braket
suffix:semicolon
id|u8
id|seq
(braket
id|VGA_SEQ_C
)braket
suffix:semicolon
id|u8
id|atc
(braket
id|VGA_ATT_C
)braket
suffix:semicolon
r_int
id|fh
comma
id|i
suffix:semicolon
id|seq
(braket
id|VGA_SEQ_CLOCK_MODE
)braket
op_assign
l_int|0x01
op_or
id|par-&gt;clkdiv
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;mode
op_amp
id|MODE_TEXT
)paren
id|seq
(braket
id|VGA_SEQ_PLANE_WRITE
)braket
op_assign
l_int|0x03
suffix:semicolon
r_else
id|seq
(braket
id|VGA_SEQ_PLANE_WRITE
)braket
op_assign
l_int|0x0F
suffix:semicolon
id|seq
(braket
id|VGA_SEQ_CHARACTER_MAP
)braket
op_assign
l_int|0x00
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;mode
op_amp
id|MODE_TEXT
)paren
id|seq
(braket
id|VGA_SEQ_MEMORY_MODE
)braket
op_assign
l_int|0x03
suffix:semicolon
r_else
r_if
c_cond
(paren
id|par-&gt;mode
op_amp
id|MODE_SKIP4
)paren
id|seq
(braket
id|VGA_SEQ_MEMORY_MODE
)braket
op_assign
l_int|0x0E
suffix:semicolon
r_else
id|seq
(braket
id|VGA_SEQ_MEMORY_MODE
)braket
op_assign
l_int|0x06
suffix:semicolon
id|gdc
(braket
id|VGA_GFX_SR_VALUE
)braket
op_assign
l_int|0x00
suffix:semicolon
id|gdc
(braket
id|VGA_GFX_SR_ENABLE
)braket
op_assign
l_int|0x00
suffix:semicolon
id|gdc
(braket
id|VGA_GFX_COMPARE_VALUE
)braket
op_assign
l_int|0x00
suffix:semicolon
id|gdc
(braket
id|VGA_GFX_DATA_ROTATE
)braket
op_assign
l_int|0x00
suffix:semicolon
id|gdc
(braket
id|VGA_GFX_PLANE_READ
)braket
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;mode
op_amp
id|MODE_TEXT
)paren
(brace
id|gdc
(braket
id|VGA_GFX_MODE
)braket
op_assign
l_int|0x10
suffix:semicolon
id|gdc
(braket
id|VGA_GFX_MISC
)braket
op_assign
l_int|0x06
suffix:semicolon
)brace
r_else
(brace
r_if
c_cond
(paren
id|par-&gt;mode
op_amp
id|MODE_CFB
)paren
id|gdc
(braket
id|VGA_GFX_MODE
)braket
op_assign
l_int|0x40
suffix:semicolon
r_else
id|gdc
(braket
id|VGA_GFX_MODE
)braket
op_assign
l_int|0x00
suffix:semicolon
id|gdc
(braket
id|VGA_GFX_MISC
)braket
op_assign
l_int|0x05
suffix:semicolon
)brace
id|gdc
(braket
id|VGA_GFX_COMPARE_MASK
)braket
op_assign
l_int|0x0F
suffix:semicolon
id|gdc
(braket
id|VGA_GFX_BIT_MASK
)braket
op_assign
l_int|0xFF
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0x00
suffix:semicolon
id|i
OL
l_int|0x10
suffix:semicolon
id|i
op_increment
)paren
id|atc
(braket
id|i
)braket
op_assign
id|i
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;mode
op_amp
id|MODE_TEXT
)paren
id|atc
(braket
id|VGA_ATC_MODE
)braket
op_assign
l_int|0x04
suffix:semicolon
r_else
r_if
c_cond
(paren
id|par-&gt;mode
op_amp
id|MODE_8BPP
)paren
id|atc
(braket
id|VGA_ATC_MODE
)braket
op_assign
l_int|0x41
suffix:semicolon
r_else
id|atc
(braket
id|VGA_ATC_MODE
)braket
op_assign
l_int|0x81
suffix:semicolon
id|atc
(braket
id|VGA_ATC_OVERSCAN
)braket
op_assign
l_int|0x00
suffix:semicolon
multiline_comment|/* 0 for EGA, 0xFF for VGA */
id|atc
(braket
id|VGA_ATC_PLANE_ENABLE
)braket
op_assign
l_int|0x0F
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;mode
op_amp
id|MODE_8BPP
)paren
id|atc
(braket
id|VGA_ATC_PEL
)braket
op_assign
(paren
id|info-&gt;var.xoffset
op_amp
l_int|3
)paren
op_lshift
l_int|1
suffix:semicolon
r_else
id|atc
(braket
id|VGA_ATC_PEL
)braket
op_assign
id|info-&gt;var.xoffset
op_amp
l_int|7
suffix:semicolon
id|atc
(braket
id|VGA_ATC_COLOR_PAGE
)braket
op_assign
l_int|0x00
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;mode
op_amp
id|MODE_TEXT
)paren
(brace
id|fh
op_assign
id|fontheight
c_func
(paren
id|p
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|fh
)paren
id|fh
op_assign
l_int|16
suffix:semicolon
id|par-&gt;crtc
(braket
id|VGA_CRTC_MAX_SCAN
)braket
op_assign
(paren
id|par-&gt;crtc
(braket
id|VGA_CRTC_MAX_SCAN
)braket
op_amp
op_complement
l_int|0x1F
)paren
op_or
(paren
id|fh
op_minus
l_int|1
)paren
suffix:semicolon
)brace
id|vga_io_w
c_func
(paren
id|VGA_MIS_W
comma
id|vga_io_r
c_func
(paren
id|VGA_MIS_R
)paren
op_or
l_int|0x01
)paren
suffix:semicolon
multiline_comment|/* Enable graphics register modification */
r_if
c_cond
(paren
op_logical_neg
id|par-&gt;isVGA
)paren
(brace
id|vga_io_w
c_func
(paren
id|EGA_GFX_E0
comma
l_int|0x00
)paren
suffix:semicolon
id|vga_io_w
c_func
(paren
id|EGA_GFX_E1
comma
l_int|0x01
)paren
suffix:semicolon
)brace
multiline_comment|/* update misc output register */
id|vga_io_w
c_func
(paren
id|VGA_MIS_W
comma
id|par-&gt;misc
)paren
suffix:semicolon
multiline_comment|/* synchronous reset on */
id|vga_io_wseq
c_func
(paren
l_int|0x00
comma
l_int|0x01
)paren
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;isVGA
)paren
id|vga_io_w
c_func
(paren
id|VGA_PEL_MSK
comma
id|par-&gt;pel_msk
)paren
suffix:semicolon
multiline_comment|/* write sequencer registers */
id|vga_io_wseq
c_func
(paren
id|VGA_SEQ_CLOCK_MODE
comma
id|seq
(braket
id|VGA_SEQ_CLOCK_MODE
)braket
op_or
l_int|0x20
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|2
suffix:semicolon
id|i
OL
id|VGA_SEQ_C
suffix:semicolon
id|i
op_increment
)paren
(brace
id|vga_io_wseq
c_func
(paren
id|i
comma
id|seq
(braket
id|i
)braket
)paren
suffix:semicolon
)brace
multiline_comment|/* synchronous reset off */
id|vga_io_wseq
c_func
(paren
l_int|0x00
comma
l_int|0x03
)paren
suffix:semicolon
multiline_comment|/* deprotect CRT registers 0-7 */
id|vga_io_wcrt
c_func
(paren
id|VGA_CRTC_V_SYNC_END
comma
id|par-&gt;crtc
(braket
id|VGA_CRTC_V_SYNC_END
)braket
)paren
suffix:semicolon
multiline_comment|/* write CRT registers */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|VGA_CRTC_REGS
suffix:semicolon
id|i
op_increment
)paren
(brace
id|vga_io_wcrt
c_func
(paren
id|i
comma
id|par-&gt;crtc
(braket
id|i
)braket
)paren
suffix:semicolon
)brace
multiline_comment|/* write graphics controller registers */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|VGA_GFX_C
suffix:semicolon
id|i
op_increment
)paren
(brace
id|vga_io_wgfx
c_func
(paren
id|i
comma
id|gdc
(braket
id|i
)braket
)paren
suffix:semicolon
)brace
multiline_comment|/* write attribute controller registers */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|VGA_ATT_C
suffix:semicolon
id|i
op_increment
)paren
(brace
id|vga_io_r
c_func
(paren
id|VGA_IS1_RC
)paren
suffix:semicolon
multiline_comment|/* reset flip-flop */
id|vga_io_wattr
c_func
(paren
id|i
comma
id|atc
(braket
id|i
)braket
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|par-&gt;mode
op_amp
id|MODE_TEXT
)paren
id|vga16fb_load_font
c_func
(paren
id|p
)paren
suffix:semicolon
multiline_comment|/* Wait for screen to stabilize. */
id|mdelay
c_func
(paren
l_int|50
)paren
suffix:semicolon
id|vga_io_wseq
c_func
(paren
id|VGA_SEQ_CLOCK_MODE
comma
id|seq
(braket
id|VGA_SEQ_CLOCK_MODE
)braket
)paren
suffix:semicolon
id|vga_io_r
c_func
(paren
id|VGA_IS1_RC
)paren
suffix:semicolon
id|vga_io_w
c_func
(paren
id|VGA_ATT_IW
comma
l_int|0x20
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|vga16fb_set_var
r_static
r_int
id|vga16fb_set_var
c_func
(paren
r_struct
id|fb_var_screeninfo
op_star
id|var
comma
r_int
id|con
comma
r_struct
id|fb_info
op_star
id|info
)paren
(brace
r_struct
id|display
op_star
id|display
suffix:semicolon
r_int
id|err
suffix:semicolon
r_if
c_cond
(paren
id|con
OL
l_int|0
)paren
id|display
op_assign
id|info-&gt;disp
suffix:semicolon
r_else
id|display
op_assign
id|fb_display
op_plus
id|con
suffix:semicolon
r_if
c_cond
(paren
(paren
id|err
op_assign
id|vga16fb_check_var
c_func
(paren
id|var
comma
id|info
)paren
)paren
op_ne
l_int|0
)paren
r_return
id|err
suffix:semicolon
r_if
c_cond
(paren
(paren
id|var-&gt;activate
op_amp
id|FB_ACTIVATE_MASK
)paren
op_eq
id|FB_ACTIVATE_NOW
)paren
(brace
id|u32
id|oldxres
comma
id|oldyres
comma
id|oldvxres
comma
id|oldvyres
comma
id|oldbpp
comma
id|oldnonstd
suffix:semicolon
id|oldxres
op_assign
id|info-&gt;var.xres
suffix:semicolon
id|oldyres
op_assign
id|info-&gt;var.yres
suffix:semicolon
id|oldvxres
op_assign
id|info-&gt;var.xres_virtual
suffix:semicolon
id|oldvyres
op_assign
id|info-&gt;var.yres_virtual
suffix:semicolon
id|oldbpp
op_assign
id|info-&gt;var.bits_per_pixel
suffix:semicolon
id|oldnonstd
op_assign
id|info-&gt;var.nonstd
suffix:semicolon
id|info-&gt;var
op_assign
op_star
id|var
suffix:semicolon
r_if
c_cond
(paren
id|con
op_eq
id|info-&gt;currcon
)paren
id|vga16fb_set_par
c_func
(paren
id|info
)paren
suffix:semicolon
id|vga16fb_set_disp
c_func
(paren
id|con
comma
id|info
)paren
suffix:semicolon
r_if
c_cond
(paren
id|oldxres
op_ne
id|var-&gt;xres
op_logical_or
id|oldyres
op_ne
id|var-&gt;yres
op_logical_or
id|oldvxres
op_ne
id|var-&gt;xres_virtual
op_logical_or
id|oldvyres
op_ne
id|var-&gt;yres_virtual
op_logical_or
id|oldbpp
op_ne
id|var-&gt;bits_per_pixel
op_logical_or
id|oldnonstd
op_ne
id|var-&gt;nonstd
)paren
(brace
r_if
c_cond
(paren
id|info-&gt;changevar
)paren
id|info
op_member_access_from_pointer
id|changevar
c_func
(paren
id|con
)paren
suffix:semicolon
)brace
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|ega16_setpalette
r_static
r_void
id|ega16_setpalette
c_func
(paren
r_int
id|regno
comma
r_int
id|red
comma
r_int
id|green
comma
r_int
id|blue
)paren
(brace
r_static
r_int
r_char
id|map
(braket
)braket
op_assign
(brace
l_int|000
comma
l_int|001
comma
l_int|010
comma
l_int|011
)brace
suffix:semicolon
r_int
id|val
suffix:semicolon
r_if
c_cond
(paren
id|regno
op_ge
l_int|16
)paren
r_return
suffix:semicolon
id|val
op_assign
id|map
(braket
id|red
op_rshift
l_int|14
)braket
op_or
(paren
(paren
id|map
(braket
id|green
op_rshift
l_int|14
)braket
)paren
op_lshift
l_int|1
)paren
op_or
(paren
(paren
id|map
(braket
id|blue
op_rshift
l_int|14
)braket
)paren
op_lshift
l_int|2
)paren
suffix:semicolon
id|vga_io_r
c_func
(paren
id|VGA_IS1_RC
)paren
suffix:semicolon
multiline_comment|/* ! 0x3BA */
id|vga_io_wattr
c_func
(paren
id|regno
comma
id|val
)paren
suffix:semicolon
id|vga_io_r
c_func
(paren
id|VGA_IS1_RC
)paren
suffix:semicolon
multiline_comment|/* some clones need it */
id|vga_io_w
c_func
(paren
id|VGA_ATT_IW
comma
l_int|0x20
)paren
suffix:semicolon
multiline_comment|/* unblank screen */
)brace
DECL|function|vga16_setpalette
r_static
r_void
id|vga16_setpalette
c_func
(paren
r_int
id|regno
comma
r_int
id|red
comma
r_int
id|green
comma
r_int
id|blue
)paren
(brace
id|outb
c_func
(paren
id|regno
comma
id|dac_reg
)paren
suffix:semicolon
id|outb
c_func
(paren
id|red
op_rshift
l_int|10
comma
id|dac_val
)paren
suffix:semicolon
id|outb
c_func
(paren
id|green
op_rshift
l_int|10
comma
id|dac_val
)paren
suffix:semicolon
id|outb
c_func
(paren
id|blue
op_rshift
l_int|10
comma
id|dac_val
)paren
suffix:semicolon
)brace
DECL|function|vga16fb_setcolreg
r_static
r_int
id|vga16fb_setcolreg
c_func
(paren
r_int
id|regno
comma
r_int
id|red
comma
r_int
id|green
comma
r_int
id|blue
comma
r_int
id|transp
comma
r_struct
id|fb_info
op_star
id|info
)paren
(brace
r_struct
id|vga16fb_par
op_star
id|par
op_assign
(paren
r_struct
id|vga16fb_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
r_int
id|gray
suffix:semicolon
multiline_comment|/*&n;&t; *  Set a single color register. The values supplied are&n;&t; *  already rounded down to the hardware&squot;s capabilities&n;&t; *  (according to the entries in the `var&squot; structure). Return&n;&t; *  != 0 for invalid regno.&n;&t; */
r_if
c_cond
(paren
id|regno
op_ge
l_int|256
)paren
r_return
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|info-&gt;currcon
OL
l_int|0
)paren
id|gray
op_assign
id|info-&gt;disp-&gt;var.grayscale
suffix:semicolon
r_else
id|gray
op_assign
id|fb_display
(braket
id|info-&gt;currcon
)braket
dot
id|var.grayscale
suffix:semicolon
r_if
c_cond
(paren
id|gray
)paren
(brace
multiline_comment|/* gray = 0.30*R + 0.59*G + 0.11*B */
id|red
op_assign
id|green
op_assign
id|blue
op_assign
(paren
id|red
op_star
l_int|77
op_plus
id|green
op_star
l_int|151
op_plus
id|blue
op_star
l_int|28
)paren
op_rshift
l_int|8
suffix:semicolon
)brace
r_if
c_cond
(paren
id|par-&gt;isVGA
)paren
id|vga16_setpalette
c_func
(paren
id|regno
comma
id|red
comma
id|green
comma
id|blue
)paren
suffix:semicolon
r_else
id|ega16_setpalette
c_func
(paren
id|regno
comma
id|red
comma
id|green
comma
id|blue
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|vga16fb_pan_display
r_static
r_int
id|vga16fb_pan_display
c_func
(paren
r_struct
id|fb_var_screeninfo
op_star
id|var
comma
r_int
id|con
comma
r_struct
id|fb_info
op_star
id|info
)paren
(brace
r_if
c_cond
(paren
id|var-&gt;xoffset
op_plus
id|info-&gt;var.xres
OG
id|info-&gt;var.xres_virtual
op_logical_or
id|var-&gt;yoffset
op_plus
id|info-&gt;var.yres
OG
id|info-&gt;var.yres_virtual
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
r_if
c_cond
(paren
id|con
op_eq
id|info-&gt;currcon
)paren
id|vga16fb_pan_var
c_func
(paren
id|info
comma
id|var
)paren
suffix:semicolon
id|info-&gt;var.xoffset
op_assign
id|var-&gt;xoffset
suffix:semicolon
id|info-&gt;var.yoffset
op_assign
id|var-&gt;yoffset
suffix:semicolon
id|info-&gt;var.vmode
op_and_assign
op_complement
id|FB_VMODE_YWRAP
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/* The following VESA blanking code is taken from vgacon.c.  The VGA&n;   blanking code was originally by Huang shi chao, and modified by&n;   Christoph Rimek (chrimek@toppoint.de) and todd j. derr&n;   (tjd@barefoot.org) for Linux. */
DECL|macro|attrib_port
mdefine_line|#define attrib_port&t;&t;VGA_ATC_IW
DECL|macro|seq_port_reg
mdefine_line|#define seq_port_reg&t;&t;VGA_SEQ_I
DECL|macro|seq_port_val
mdefine_line|#define seq_port_val&t;&t;VGA_SEQ_D
DECL|macro|gr_port_reg
mdefine_line|#define gr_port_reg&t;&t;VGA_GFX_I
DECL|macro|gr_port_val
mdefine_line|#define gr_port_val&t;&t;VGA_GFX_D
DECL|macro|video_misc_rd
mdefine_line|#define video_misc_rd&t;&t;VGA_MIS_R
DECL|macro|video_misc_wr
mdefine_line|#define video_misc_wr&t;&t;VGA_MIS_W
DECL|macro|vga_video_port_reg
mdefine_line|#define vga_video_port_reg&t;VGA_CRT_IC
DECL|macro|vga_video_port_val
mdefine_line|#define vga_video_port_val&t;VGA_CRT_DC
DECL|function|vga_vesa_blank
r_static
r_void
id|vga_vesa_blank
c_func
(paren
r_struct
id|vga16fb_par
op_star
id|par
comma
r_int
id|mode
)paren
(brace
r_int
r_char
id|SeqCtrlIndex
suffix:semicolon
r_int
r_char
id|CrtCtrlIndex
suffix:semicolon
singleline_comment|//cli();
id|SeqCtrlIndex
op_assign
id|vga_io_r
c_func
(paren
id|seq_port_reg
)paren
suffix:semicolon
id|CrtCtrlIndex
op_assign
id|vga_io_r
c_func
(paren
id|vga_video_port_reg
)paren
suffix:semicolon
multiline_comment|/* save original values of VGA controller registers */
r_if
c_cond
(paren
op_logical_neg
id|par-&gt;vesa_blanked
)paren
(brace
id|par-&gt;vga_state.CrtMiscIO
op_assign
id|vga_io_r
c_func
(paren
id|video_misc_rd
)paren
suffix:semicolon
singleline_comment|//sti();
id|par-&gt;vga_state.HorizontalTotal
op_assign
id|vga_io_rcrt
c_func
(paren
l_int|0x00
)paren
suffix:semicolon
multiline_comment|/* HorizontalTotal */
id|par-&gt;vga_state.HorizDisplayEnd
op_assign
id|vga_io_rcrt
c_func
(paren
l_int|0x01
)paren
suffix:semicolon
multiline_comment|/* HorizDisplayEnd */
id|par-&gt;vga_state.StartHorizRetrace
op_assign
id|vga_io_rcrt
c_func
(paren
l_int|0x04
)paren
suffix:semicolon
multiline_comment|/* StartHorizRetrace */
id|par-&gt;vga_state.EndHorizRetrace
op_assign
id|vga_io_rcrt
c_func
(paren
l_int|0x05
)paren
suffix:semicolon
multiline_comment|/* EndHorizRetrace */
id|par-&gt;vga_state.Overflow
op_assign
id|vga_io_rcrt
c_func
(paren
l_int|0x07
)paren
suffix:semicolon
multiline_comment|/* Overflow */
id|par-&gt;vga_state.StartVertRetrace
op_assign
id|vga_io_rcrt
c_func
(paren
l_int|0x10
)paren
suffix:semicolon
multiline_comment|/* StartVertRetrace */
id|par-&gt;vga_state.EndVertRetrace
op_assign
id|vga_io_rcrt
c_func
(paren
l_int|0x11
)paren
suffix:semicolon
multiline_comment|/* EndVertRetrace */
id|par-&gt;vga_state.ModeControl
op_assign
id|vga_io_rcrt
c_func
(paren
l_int|0x17
)paren
suffix:semicolon
multiline_comment|/* ModeControl */
id|par-&gt;vga_state.ClockingMode
op_assign
id|vga_io_rseq
c_func
(paren
l_int|0x01
)paren
suffix:semicolon
multiline_comment|/* ClockingMode */
)brace
multiline_comment|/* assure that video is enabled */
multiline_comment|/* &quot;0x20&quot; is VIDEO_ENABLE_bit in register 01 of sequencer */
singleline_comment|//cli();
id|vga_io_wseq
c_func
(paren
l_int|0x01
comma
id|par-&gt;vga_state.ClockingMode
op_or
l_int|0x20
)paren
suffix:semicolon
multiline_comment|/* test for vertical retrace in process.... */
r_if
c_cond
(paren
(paren
id|par-&gt;vga_state.CrtMiscIO
op_amp
l_int|0x80
)paren
op_eq
l_int|0x80
)paren
id|vga_io_w
c_func
(paren
id|video_misc_wr
comma
id|par-&gt;vga_state.CrtMiscIO
op_amp
l_int|0xef
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Set &lt;End of vertical retrace&gt; to minimum (0) and&n;&t; * &lt;Start of vertical Retrace&gt; to maximum (incl. overflow)&n;&t; * Result: turn off vertical sync (VSync) pulse.&n;&t; */
r_if
c_cond
(paren
id|mode
op_amp
id|VESA_VSYNC_SUSPEND
)paren
(brace
id|outb_p
c_func
(paren
l_int|0x10
comma
id|vga_video_port_reg
)paren
suffix:semicolon
multiline_comment|/* StartVertRetrace */
id|outb_p
c_func
(paren
l_int|0xff
comma
id|vga_video_port_val
)paren
suffix:semicolon
multiline_comment|/* maximum value */
id|outb_p
c_func
(paren
l_int|0x11
comma
id|vga_video_port_reg
)paren
suffix:semicolon
multiline_comment|/* EndVertRetrace */
id|outb_p
c_func
(paren
l_int|0x40
comma
id|vga_video_port_val
)paren
suffix:semicolon
multiline_comment|/* minimum (bits 0..3)  */
id|outb_p
c_func
(paren
l_int|0x07
comma
id|vga_video_port_reg
)paren
suffix:semicolon
multiline_comment|/* Overflow */
id|outb_p
c_func
(paren
id|par-&gt;vga_state.Overflow
op_or
l_int|0x84
comma
id|vga_video_port_val
)paren
suffix:semicolon
multiline_comment|/* bits 9,10 of vert. retrace */
)brace
r_if
c_cond
(paren
id|mode
op_amp
id|VESA_HSYNC_SUSPEND
)paren
(brace
multiline_comment|/*&n;&t;&t; * Set &lt;End of horizontal retrace&gt; to minimum (0) and&n;&t;&t; *  &lt;Start of horizontal Retrace&gt; to maximum&n;&t;&t; * Result: turn off horizontal sync (HSync) pulse.&n;&t;&t; */
id|outb_p
c_func
(paren
l_int|0x04
comma
id|vga_video_port_reg
)paren
suffix:semicolon
multiline_comment|/* StartHorizRetrace */
id|outb_p
c_func
(paren
l_int|0xff
comma
id|vga_video_port_val
)paren
suffix:semicolon
multiline_comment|/* maximum */
id|outb_p
c_func
(paren
l_int|0x05
comma
id|vga_video_port_reg
)paren
suffix:semicolon
multiline_comment|/* EndHorizRetrace */
id|outb_p
c_func
(paren
l_int|0x00
comma
id|vga_video_port_val
)paren
suffix:semicolon
multiline_comment|/* minimum (0) */
)brace
multiline_comment|/* restore both index registers */
id|outb_p
c_func
(paren
id|SeqCtrlIndex
comma
id|seq_port_reg
)paren
suffix:semicolon
id|outb_p
c_func
(paren
id|CrtCtrlIndex
comma
id|vga_video_port_reg
)paren
suffix:semicolon
singleline_comment|//sti();
)brace
DECL|function|vga_vesa_unblank
r_static
r_void
id|vga_vesa_unblank
c_func
(paren
r_struct
id|vga16fb_par
op_star
id|par
)paren
(brace
r_int
r_char
id|SeqCtrlIndex
suffix:semicolon
r_int
r_char
id|CrtCtrlIndex
suffix:semicolon
singleline_comment|//cli();
id|SeqCtrlIndex
op_assign
id|vga_io_r
c_func
(paren
id|seq_port_reg
)paren
suffix:semicolon
id|CrtCtrlIndex
op_assign
id|vga_io_r
c_func
(paren
id|vga_video_port_reg
)paren
suffix:semicolon
multiline_comment|/* restore original values of VGA controller registers */
id|vga_io_w
c_func
(paren
id|video_misc_wr
comma
id|par-&gt;vga_state.CrtMiscIO
)paren
suffix:semicolon
multiline_comment|/* HorizontalTotal */
id|vga_io_wcrt
c_func
(paren
l_int|0x00
comma
id|par-&gt;vga_state.HorizontalTotal
)paren
suffix:semicolon
multiline_comment|/* HorizDisplayEnd */
id|vga_io_wcrt
c_func
(paren
l_int|0x01
comma
id|par-&gt;vga_state.HorizDisplayEnd
)paren
suffix:semicolon
multiline_comment|/* StartHorizRetrace */
id|vga_io_wcrt
c_func
(paren
l_int|0x04
comma
id|par-&gt;vga_state.StartHorizRetrace
)paren
suffix:semicolon
multiline_comment|/* EndHorizRetrace */
id|vga_io_wcrt
c_func
(paren
l_int|0x05
comma
id|par-&gt;vga_state.EndHorizRetrace
)paren
suffix:semicolon
multiline_comment|/* Overflow */
id|vga_io_wcrt
c_func
(paren
l_int|0x07
comma
id|par-&gt;vga_state.Overflow
)paren
suffix:semicolon
multiline_comment|/* StartVertRetrace */
id|vga_io_wcrt
c_func
(paren
l_int|0x10
comma
id|par-&gt;vga_state.StartVertRetrace
)paren
suffix:semicolon
multiline_comment|/* EndVertRetrace */
id|vga_io_wcrt
c_func
(paren
l_int|0x11
comma
id|par-&gt;vga_state.EndVertRetrace
)paren
suffix:semicolon
multiline_comment|/* ModeControl */
id|vga_io_wcrt
c_func
(paren
l_int|0x17
comma
id|par-&gt;vga_state.ModeControl
)paren
suffix:semicolon
multiline_comment|/* ClockingMode */
id|vga_io_wseq
c_func
(paren
l_int|0x01
comma
id|par-&gt;vga_state.ClockingMode
)paren
suffix:semicolon
multiline_comment|/* restore index/control registers */
id|vga_io_w
c_func
(paren
id|seq_port_reg
comma
id|SeqCtrlIndex
)paren
suffix:semicolon
id|vga_io_w
c_func
(paren
id|vga_video_port_reg
comma
id|CrtCtrlIndex
)paren
suffix:semicolon
singleline_comment|//sti();
)brace
DECL|function|vga_pal_blank
r_static
r_void
id|vga_pal_blank
c_func
(paren
r_void
)paren
(brace
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|16
suffix:semicolon
id|i
op_increment
)paren
(brace
id|outb_p
(paren
id|i
comma
id|dac_reg
)paren
suffix:semicolon
id|outb_p
(paren
l_int|0
comma
id|dac_val
)paren
suffix:semicolon
id|outb_p
(paren
l_int|0
comma
id|dac_val
)paren
suffix:semicolon
id|outb_p
(paren
l_int|0
comma
id|dac_val
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/* 0 unblank, 1 blank, 2 no vsync, 3 no hsync, 4 off */
DECL|function|vga16fb_blank
r_static
r_int
id|vga16fb_blank
c_func
(paren
r_int
id|blank
comma
r_struct
id|fb_info
op_star
id|info
)paren
(brace
r_struct
id|vga16fb_par
op_star
id|par
op_assign
(paren
r_struct
id|vga16fb_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
r_switch
c_cond
(paren
id|blank
)paren
(brace
r_case
l_int|0
suffix:colon
multiline_comment|/* Unblank */
r_if
c_cond
(paren
id|par-&gt;vesa_blanked
)paren
(brace
id|vga_vesa_unblank
c_func
(paren
id|par
)paren
suffix:semicolon
id|par-&gt;vesa_blanked
op_assign
l_int|0
suffix:semicolon
)brace
r_if
c_cond
(paren
id|par-&gt;palette_blanked
)paren
(brace
id|do_install_cmap
c_func
(paren
id|info-&gt;currcon
comma
id|info
)paren
suffix:semicolon
id|par-&gt;palette_blanked
op_assign
l_int|0
suffix:semicolon
)brace
r_break
suffix:semicolon
r_case
l_int|1
suffix:colon
multiline_comment|/* blank */
id|vga_pal_blank
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;palette_blanked
op_assign
l_int|1
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
multiline_comment|/* VESA blanking */
id|vga_vesa_blank
c_func
(paren
id|par
comma
id|blank
op_minus
l_int|1
)paren
suffix:semicolon
id|par-&gt;vesa_blanked
op_assign
l_int|1
suffix:semicolon
r_break
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|vga16fb_imageblit
r_void
id|vga16fb_imageblit
c_func
(paren
r_struct
id|fb_info
op_star
id|info
comma
r_struct
id|fb_image
op_star
id|image
)paren
(brace
r_char
op_star
id|where
op_assign
id|info-&gt;screen_base
op_plus
(paren
id|image-&gt;dx
op_div
id|image-&gt;width
)paren
op_plus
id|image-&gt;dy
op_star
id|info-&gt;fix.line_length
suffix:semicolon
r_struct
id|vga16fb_par
op_star
id|par
op_assign
(paren
r_struct
id|vga16fb_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
id|u8
op_star
id|cdat
op_assign
id|image-&gt;data
suffix:semicolon
r_int
id|y
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;isVGA
)paren
(brace
id|setmode
c_func
(paren
l_int|2
)paren
suffix:semicolon
id|setop
c_func
(paren
l_int|0
)paren
suffix:semicolon
id|setsr
c_func
(paren
l_int|0xf
)paren
suffix:semicolon
id|setcolor
c_func
(paren
id|image-&gt;fg_color
)paren
suffix:semicolon
id|selectmask
c_func
(paren
)paren
suffix:semicolon
id|setmask
c_func
(paren
l_int|0xff
)paren
suffix:semicolon
id|writeb
c_func
(paren
id|image-&gt;bg_color
comma
id|where
)paren
suffix:semicolon
id|rmb
c_func
(paren
)paren
suffix:semicolon
id|readb
c_func
(paren
id|where
)paren
suffix:semicolon
multiline_comment|/* fill latches */
id|setmode
c_func
(paren
l_int|3
)paren
suffix:semicolon
id|wmb
c_func
(paren
)paren
suffix:semicolon
r_for
c_loop
(paren
id|y
op_assign
l_int|0
suffix:semicolon
id|y
OL
id|image-&gt;height
suffix:semicolon
id|y
op_increment
comma
id|where
op_add_assign
id|info-&gt;fix.line_length
)paren
id|writeb
c_func
(paren
id|cdat
(braket
id|y
)braket
comma
id|where
)paren
suffix:semicolon
id|wmb
c_func
(paren
)paren
suffix:semicolon
)brace
r_else
(brace
id|setmode
c_func
(paren
l_int|0
)paren
suffix:semicolon
id|setop
c_func
(paren
l_int|0
)paren
suffix:semicolon
id|setsr
c_func
(paren
l_int|0xf
)paren
suffix:semicolon
id|setcolor
c_func
(paren
id|image-&gt;bg_color
)paren
suffix:semicolon
id|selectmask
c_func
(paren
)paren
suffix:semicolon
id|setmask
c_func
(paren
l_int|0xff
)paren
suffix:semicolon
r_for
c_loop
(paren
id|y
op_assign
l_int|0
suffix:semicolon
id|y
OL
id|image-&gt;height
suffix:semicolon
id|y
op_increment
comma
id|where
op_add_assign
id|info-&gt;fix.line_length
)paren
id|rmw
c_func
(paren
id|where
)paren
suffix:semicolon
id|where
op_sub_assign
id|info-&gt;fix.line_length
op_star
id|y
suffix:semicolon
id|setcolor
c_func
(paren
id|image-&gt;fg_color
)paren
suffix:semicolon
id|selectmask
c_func
(paren
)paren
suffix:semicolon
r_for
c_loop
(paren
id|y
op_assign
l_int|0
suffix:semicolon
id|y
OL
id|image-&gt;height
suffix:semicolon
id|y
op_increment
comma
id|where
op_add_assign
id|info-&gt;fix.line_length
)paren
r_if
c_cond
(paren
id|cdat
(braket
id|y
)braket
)paren
(brace
id|setmask
c_func
(paren
id|cdat
(braket
id|y
)braket
)paren
suffix:semicolon
id|rmw
c_func
(paren
id|where
)paren
suffix:semicolon
)brace
)brace
)brace
DECL|variable|vga16fb_ops
r_static
r_struct
id|fb_ops
id|vga16fb_ops
op_assign
(brace
dot
id|owner
op_assign
id|THIS_MODULE
comma
dot
id|fb_set_var
op_assign
id|vga16fb_set_var
comma
dot
id|fb_check_var
op_assign
id|vga16fb_check_var
comma
dot
id|fb_set_par
op_assign
id|vga16fb_set_par
comma
dot
id|fb_setcolreg
op_assign
id|vga16fb_setcolreg
comma
dot
id|fb_pan_display
op_assign
id|vga16fb_pan_display
comma
dot
id|fb_blank
op_assign
id|vga16fb_blank
comma
dot
id|fb_imageblit
op_assign
id|vga16fb_imageblit
comma
)brace
suffix:semicolon
DECL|function|vga16fb_setup
r_int
id|vga16fb_setup
c_func
(paren
r_char
op_star
id|options
)paren
(brace
r_char
op_star
id|this_opt
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|options
op_logical_or
op_logical_neg
op_star
id|options
)paren
r_return
l_int|0
suffix:semicolon
r_while
c_loop
(paren
(paren
id|this_opt
op_assign
id|strsep
c_func
(paren
op_amp
id|options
comma
l_string|&quot;,&quot;
)paren
)paren
op_ne
l_int|NULL
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
op_star
id|this_opt
)paren
r_continue
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|vga16fb_init
r_int
id|__init
id|vga16fb_init
c_func
(paren
r_void
)paren
(brace
r_int
id|i
suffix:semicolon
id|printk
c_func
(paren
id|KERN_DEBUG
l_string|&quot;vga16fb: initializing&bslash;n&quot;
)paren
suffix:semicolon
multiline_comment|/* XXX share VGA_FB_PHYS region with vgacon */
id|vga16fb.screen_base
op_assign
id|ioremap
c_func
(paren
id|VGA_FB_PHYS
comma
id|VGA_FB_PHYS_LEN
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|vga16fb.screen_base
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
l_string|&quot;vga16fb: unable to map device&bslash;n&quot;
)paren
suffix:semicolon
r_return
op_minus
id|ENOMEM
suffix:semicolon
)brace
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;vga16fb: mapped to 0x%p&bslash;n&quot;
comma
id|vga16fb.screen_base
)paren
suffix:semicolon
id|vga16_par.isVGA
op_assign
id|ORIG_VIDEO_ISVGA
suffix:semicolon
id|vga16_par.palette_blanked
op_assign
l_int|0
suffix:semicolon
id|vga16_par.vesa_blanked
op_assign
l_int|0
suffix:semicolon
id|i
op_assign
id|vga16_par.isVGA
ques
c_cond
l_int|6
suffix:colon
l_int|2
suffix:semicolon
id|vga16fb_defined.red.length
op_assign
id|i
suffix:semicolon
id|vga16fb_defined.green.length
op_assign
id|i
suffix:semicolon
id|vga16fb_defined.blue.length
op_assign
id|i
suffix:semicolon
multiline_comment|/* name should not depend on EGA/VGA */
id|strcpy
c_func
(paren
id|vga16fb_fix.id
comma
l_string|&quot;VGA16 VGA&quot;
)paren
suffix:semicolon
id|vga16fb.node
op_assign
id|NODEV
suffix:semicolon
id|vga16fb.fbops
op_assign
op_amp
id|vga16fb_ops
suffix:semicolon
id|vga16fb.var
op_assign
id|vga16fb_defined
suffix:semicolon
id|vga16fb.fix
op_assign
id|vga16fb_fix
suffix:semicolon
id|vga16fb.par
op_assign
op_amp
id|vga16_par
suffix:semicolon
id|vga16fb.flags
op_assign
id|FBINFO_FLAG_DEFAULT
suffix:semicolon
r_if
c_cond
(paren
id|register_framebuffer
c_func
(paren
op_amp
id|vga16fb
)paren
OL
l_int|0
)paren
(brace
id|iounmap
c_func
(paren
id|vga16fb.screen_base
)paren
suffix:semicolon
r_return
op_minus
id|EINVAL
suffix:semicolon
)brace
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;fb%d: %s frame buffer device&bslash;n&quot;
comma
id|GET_FB_IDX
c_func
(paren
id|vga16fb.node
)paren
comma
id|vga16fb.fix.id
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|vga16fb_exit
r_static
r_void
id|__exit
id|vga16fb_exit
c_func
(paren
r_void
)paren
(brace
id|unregister_framebuffer
c_func
(paren
op_amp
id|vga16fb
)paren
suffix:semicolon
id|iounmap
c_func
(paren
id|vga16fb.screen_base
)paren
suffix:semicolon
multiline_comment|/* XXX unshare VGA regions */
)brace
macro_line|#ifdef MODULE
id|MODULE_LICENSE
c_func
(paren
l_string|&quot;GPL&quot;
)paren
suffix:semicolon
DECL|variable|vga16fb_init
id|module_init
c_func
(paren
id|vga16fb_init
)paren
suffix:semicolon
macro_line|#endif
DECL|variable|vga16fb_exit
id|module_exit
c_func
(paren
id|vga16fb_exit
)paren
suffix:semicolon
multiline_comment|/*&n; * Overrides for Emacs so that we follow Linus&squot;s tabbing style.&n; * ---------------------------------------------------------------------------&n; * Local variables:&n; * c-basic-offset: 8&n; * End:&n; */
eof
