{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1693998218119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693998218120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 06 19:03:38 2023 " "Processing started: Wed Sep 06 19:03:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693998218120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1693998218120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timer -c timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off timer -c timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1693998218120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1693998218312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file timer_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 timer_bdf " "Found entity 1: timer_bdf" {  } { { "timer_bdf.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/Clock/Timer/timer_bdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693998218345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693998218345 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer.v(198) " "Verilog HDL information at timer.v(198): always construct contains both blocking and non-blocking assignments" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 198 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1693998218348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 4 4 " "Found 4 design units, including 4 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693998218348 ""} { "Info" "ISGN_ENTITY_NAME" "2 pul_out " "Found entity 2: pul_out" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693998218348 ""} { "Info" "ISGN_ENTITY_NAME" "3 cnt_0to9 " "Found entity 3: cnt_0to9" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693998218348 ""} { "Info" "ISGN_ENTITY_NAME" "4 BCD2LED " "Found entity 4: BCD2LED" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693998218348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693998218348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pul.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pul.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pul " "Found entity 1: pul" {  } { { "pul.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/Clock/Timer/pul.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693998218349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693998218349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer " "Elaborating entity \"timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1693998218374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pul_out pul_out:PG " "Elaborating entity \"pul_out\" for hierarchy \"pul_out:PG\"" {  } { { "timer.v" "PG" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693998218384 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "timer.v(174) " "Verilog HDL warning at timer.v(174): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 174 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1693998218386 "|timer|pul_out:PG"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_1 timer.v(168) " "Verilog HDL Always Construct warning at timer.v(168): inferring latch(es) for variable \"cnt_1\", which holds its previous value in one or more paths through the always construct" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1693998218387 "|timer|pul_out:PG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_1\[0\] timer.v(168) " "Inferred latch for \"cnt_1\[0\]\" at timer.v(168)" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693998218388 "|timer|pul_out:PG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_1\[1\] timer.v(168) " "Inferred latch for \"cnt_1\[1\]\" at timer.v(168)" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693998218388 "|timer|pul_out:PG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_1\[2\] timer.v(168) " "Inferred latch for \"cnt_1\[2\]\" at timer.v(168)" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693998218388 "|timer|pul_out:PG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_1\[3\] timer.v(168) " "Inferred latch for \"cnt_1\[3\]\" at timer.v(168)" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693998218389 "|timer|pul_out:PG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_0to9 cnt_0to9:cn1 " "Elaborating entity \"cnt_0to9\" for hierarchy \"cnt_0to9:cn1\"" {  } { { "timer.v" "cn1" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693998218399 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(251) " "Verilog HDL assignment warning at timer.v(251): truncated value with size 32 to match size of target (4)" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693998218400 "|timer|cnt_0to9:cn1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2LED BCD2LED:bc1 " "Elaborating entity \"BCD2LED\" for hierarchy \"BCD2LED:bc1\"" {  } { { "timer.v" "bc1" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693998218406 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_3\[0\] GND " "Pin \"LED_3\[0\]\" is stuck at GND" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693998218776 "|timer|LED_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_3\[1\] GND " "Pin \"LED_3\[1\]\" is stuck at GND" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693998218776 "|timer|LED_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_3\[2\] GND " "Pin \"LED_3\[2\]\" is stuck at GND" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693998218776 "|timer|LED_3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_3\[3\] GND " "Pin \"LED_3\[3\]\" is stuck at GND" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693998218776 "|timer|LED_3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_3\[4\] GND " "Pin \"LED_3\[4\]\" is stuck at GND" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693998218776 "|timer|LED_3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_3\[5\] GND " "Pin \"LED_3\[5\]\" is stuck at GND" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693998218776 "|timer|LED_3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_3\[6\] VCC " "Pin \"LED_3\[6\]\" is stuck at VCC" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693998218776 "|timer|LED_3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_4\[0\] GND " "Pin \"LED_4\[0\]\" is stuck at GND" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693998218776 "|timer|LED_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_4\[1\] GND " "Pin \"LED_4\[1\]\" is stuck at GND" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693998218776 "|timer|LED_4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_4\[2\] GND " "Pin \"LED_4\[2\]\" is stuck at GND" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693998218776 "|timer|LED_4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_4\[3\] GND " "Pin \"LED_4\[3\]\" is stuck at GND" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693998218776 "|timer|LED_4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_4\[4\] GND " "Pin \"LED_4\[4\]\" is stuck at GND" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693998218776 "|timer|LED_4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_4\[5\] GND " "Pin \"LED_4\[5\]\" is stuck at GND" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693998218776 "|timer|LED_4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_4\[6\] VCC " "Pin \"LED_4\[6\]\" is stuck at VCC" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693998218776 "|timer|LED_4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_DP1 VCC " "Pin \"LED_DP1\" is stuck at VCC" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693998218776 "|timer|LED_DP1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_DP2 VCC " "Pin \"LED_DP2\" is stuck at VCC" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693998218776 "|timer|LED_DP2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_DP3 GND " "Pin \"LED_DP3\" is stuck at GND" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693998218776 "|timer|LED_DP3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_DP4 VCC " "Pin \"LED_DP4\" is stuck at VCC" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693998218776 "|timer|LED_DP4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1693998218776 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1693998218862 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1693998218943 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Git_Repository/FPGA_myself/Clock/Timer/output_files/timer.map.smsg " "Generated suppressed messages file F:/Git_Repository/FPGA_myself/Clock/Timer/output_files/timer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1693998218973 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1693998219050 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693998219050 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1693998219088 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1693998219088 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1693998219088 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1693998219088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693998219102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 06 19:03:39 2023 " "Processing ended: Wed Sep 06 19:03:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693998219102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693998219102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693998219102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693998219102 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1693998220282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693998220282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 06 19:03:40 2023 " "Processing started: Wed Sep 06 19:03:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693998220282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1693998220282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off timer -c timer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off timer -c timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1693998220282 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1693998220325 ""}
{ "Info" "0" "" "Project  = timer" {  } {  } 0 0 "Project  = timer" 0 0 "Fitter" 0 0 1693998220326 ""}
{ "Info" "0" "" "Revision = timer" {  } {  } 0 0 "Revision = timer" 0 0 "Fitter" 0 0 1693998220326 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1693998220382 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "timer EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"timer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1693998220398 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693998220433 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693998220433 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693998220433 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1693998220486 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1693998220649 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1693998220649 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1693998220649 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1693998220649 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/Clock/Timer/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1693998220652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/Clock/Timer/" { { 0 { 0 ""} 0 281 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1693998220652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/Clock/Timer/" { { 0 { 0 ""} 0 283 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1693998220652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/Clock/Timer/" { { 0 { 0 ""} 0 285 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1693998220652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/Clock/Timer/" { { 0 { 0 ""} 0 287 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1693998220652 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1693998220652 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1693998220654 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "timer.sdc " "Synopsys Design Constraints File file not found: 'timer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1693998221283 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1693998221283 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1693998221285 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1693998221285 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1693998221285 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1693998221294 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pul_out:PG\|cnt_001\[19\] " "Destination node pul_out:PG\|cnt_001\[19\]" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 120 -1 0 } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pul_out:PG|cnt_001[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/Clock/Timer/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693998221294 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pul_out:PG\|cnt_001\[14\] " "Destination node pul_out:PG\|cnt_001\[14\]" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 120 -1 0 } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pul_out:PG|cnt_001[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/Clock/Timer/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693998221294 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pul_out:PG\|cnt_001\[12\] " "Destination node pul_out:PG\|cnt_001\[12\]" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 120 -1 0 } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pul_out:PG|cnt_001[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/Clock/Timer/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693998221294 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pul_out:PG\|cnt_001\[11\] " "Destination node pul_out:PG\|cnt_001\[11\]" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 120 -1 0 } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pul_out:PG|cnt_001[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/Clock/Timer/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693998221294 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pul_out:PG\|cnt_001\[10\] " "Destination node pul_out:PG\|cnt_001\[10\]" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 120 -1 0 } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pul_out:PG|cnt_001[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/Clock/Timer/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693998221294 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pul_out:PG\|cnt_001\[9\] " "Destination node pul_out:PG\|cnt_001\[9\]" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 120 -1 0 } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pul_out:PG|cnt_001[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/Clock/Timer/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693998221294 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pul_out:PG\|cnt_001\[7\] " "Destination node pul_out:PG\|cnt_001\[7\]" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 120 -1 0 } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pul_out:PG|cnt_001[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/Clock/Timer/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693998221294 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pul_out:PG\|cnt_001\[6\] " "Destination node pul_out:PG\|cnt_001\[6\]" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 120 -1 0 } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pul_out:PG|cnt_001[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/Clock/Timer/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693998221294 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pul_out:PG\|cnt_001\[18\] " "Destination node pul_out:PG\|cnt_001\[18\]" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 120 -1 0 } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pul_out:PG|cnt_001[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/Clock/Timer/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693998221294 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pul_out:PG\|cnt_001\[17\] " "Destination node pul_out:PG\|cnt_001\[17\]" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 120 -1 0 } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pul_out:PG|cnt_001[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/Clock/Timer/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693998221294 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1693998221294 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1693998221294 ""}  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 14 0 0 } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/Clock/Timer/" { { 0 { 0 ""} 0 273 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1693998221294 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pul_out:PG\|pul_001  " "Automatically promoted node pul_out:PG\|pul_001 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1693998221295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt_0to9:cn1\|p_in_1 " "Destination node cnt_0to9:cn1\|p_in_1" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 237 -1 0 } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_0to9:cn1|p_in_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/Clock/Timer/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693998221295 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1693998221295 ""}  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 100 -1 0 } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pul_out:PG|pul_001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/Clock/Timer/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1693998221295 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1693998221447 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1693998221448 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1693998221448 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693998221448 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693998221448 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1693998221449 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1693998221449 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1693998221449 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1693998221449 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1693998221449 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1693998221449 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693998221472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1693998221984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693998222070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1693998222077 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1693998222510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693998222510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1693998222660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X31_Y10 X41_Y19 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19" {  } { { "loc" "" { Generic "F:/Git_Repository/FPGA_myself/Clock/Timer/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19"} 31 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1693998223079 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1693998223079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693998223655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1693998223656 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1693998223656 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1693998223662 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1693998223697 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1693998223903 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1693998223939 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1693998224010 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693998224295 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone III " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL G21 " "Pin clk uses I/O standard 3.3-V LVTTL at G21" {  } { { "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" { clk } } } { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 14 0 0 } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/Clock/Timer/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1693998224729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVTTL J6 " "Pin rst uses I/O standard 3.3-V LVTTL at J6" {  } { { "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" { rst } } } { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 14 0 0 } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/Clock/Timer/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1693998224729 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1693998224729 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Git_Repository/FPGA_myself/Clock/Timer/output_files/timer.fit.smsg " "Generated suppressed messages file F:/Git_Repository/FPGA_myself/Clock/Timer/output_files/timer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1693998224767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5534 " "Peak virtual memory: 5534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693998224963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 06 19:03:44 2023 " "Processing ended: Wed Sep 06 19:03:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693998224963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693998224963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693998224963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1693998224963 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1693998226029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693998226030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 06 19:03:45 2023 " "Processing started: Wed Sep 06 19:03:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693998226030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1693998226030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off timer -c timer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off timer -c timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1693998226030 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1693998226572 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1693998226608 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693998226788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 06 19:03:46 2023 " "Processing ended: Wed Sep 06 19:03:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693998226788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693998226788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693998226788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1693998226788 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1693998227365 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1693998227977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693998227977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 06 19:03:47 2023 " "Processing started: Wed Sep 06 19:03:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693998227977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1693998227977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta timer -c timer " "Command: quartus_sta timer -c timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1693998227977 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1693998228028 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1693998228118 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1693998228119 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1693998228161 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1693998228161 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "timer.sdc " "Synopsys Design Constraints File file not found: 'timer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1693998228288 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1693998228288 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228289 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pul_out:PG\|cnt_001\[0\] pul_out:PG\|cnt_001\[0\] " "create_clock -period 1.000 -name pul_out:PG\|cnt_001\[0\] pul_out:PG\|cnt_001\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228289 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228289 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1693998228386 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228386 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1693998228387 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1693998228394 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1693998228413 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1693998228413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.526 " "Worst-case setup slack is -2.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.526             -46.972 clk  " "   -2.526             -46.972 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -2.170 pul_out:PG\|cnt_001\[0\]  " "   -0.538              -2.170 pul_out:PG\|cnt_001\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693998228415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.077 " "Worst-case hold slack is -1.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.077              -7.921 clk  " "   -1.077              -7.921 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 pul_out:PG\|cnt_001\[0\]  " "    0.362               0.000 pul_out:PG\|cnt_001\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693998228419 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693998228421 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693998228423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -55.000 clk  " "   -3.000             -55.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 pul_out:PG\|cnt_001\[0\]  " "   -1.000              -8.000 pul_out:PG\|cnt_001\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693998228425 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1693998228483 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1693998228503 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1693998228810 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228847 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1693998228854 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1693998228854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.197 " "Worst-case setup slack is -2.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.197             -36.459 clk  " "   -2.197             -36.459 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.398              -1.388 pul_out:PG\|cnt_001\[0\]  " "   -0.398              -1.388 pul_out:PG\|cnt_001\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693998228856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.019 " "Worst-case hold slack is -1.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.019              -8.268 clk  " "   -1.019              -8.268 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 pul_out:PG\|cnt_001\[0\]  " "    0.319               0.000 pul_out:PG\|cnt_001\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693998228860 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693998228865 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693998228868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -55.000 clk  " "   -3.000             -55.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 pul_out:PG\|cnt_001\[0\]  " "   -1.000              -8.000 pul_out:PG\|cnt_001\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998228870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693998228870 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1693998228945 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1693998229034 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1693998229036 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1693998229036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.212 " "Worst-case setup slack is -1.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998229040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998229040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.212             -10.650 clk  " "   -1.212             -10.650 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998229040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 pul_out:PG\|cnt_001\[0\]  " "    0.154               0.000 pul_out:PG\|cnt_001\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998229040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693998229040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.622 " "Worst-case hold slack is -0.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998229045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998229045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.622              -4.600 clk  " "   -0.622              -4.600 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998229045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 pul_out:PG\|cnt_001\[0\]  " "    0.194               0.000 pul_out:PG\|cnt_001\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998229045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693998229045 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693998229049 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693998229053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998229057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998229057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -67.107 clk  " "   -3.000             -67.107 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998229057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 pul_out:PG\|cnt_001\[0\]  " "   -1.000              -8.000 pul_out:PG\|cnt_001\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693998229057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693998229057 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1693998229272 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1693998229272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693998229334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 06 19:03:49 2023 " "Processing ended: Wed Sep 06 19:03:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693998229334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693998229334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693998229334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693998229334 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1693998230458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693998230458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 06 19:03:50 2023 " "Processing started: Wed Sep 06 19:03:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693998230458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1693998230458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off timer -c timer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off timer -c timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1693998230458 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "timer.vo F:/Git_Repository/FPGA_myself/Clock/Timer/simulation/qsim// simulation " "Generated file timer.vo in folder \"F:/Git_Repository/FPGA_myself/Clock/Timer/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1693998230697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693998230729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 06 19:03:50 2023 " "Processing ended: Wed Sep 06 19:03:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693998230729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693998230729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693998230729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693998230729 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus II Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693998231317 ""}
