#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001db03cfd790 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001db03cfd920 .scope module, "execute_stage" "execute_stage" 3 4;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_next_ex";
    .port_info 1 /INPUT 32 "pc_ex";
    .port_info 2 /INPUT 32 "RU_rs2_ex";
    .port_info 3 /INPUT 32 "mux_a";
    .port_info 4 /INPUT 32 "mux_b";
    .port_info 5 /INPUT 32 "imm_ext_ex";
    .port_info 6 /INPUT 5 "rd_ex";
    .port_info 7 /INPUT 4 "alu_op_ex";
    .port_info 8 /INPUT 5 "bu_op_ex";
    .port_info 9 /INPUT 3 "dm_ctrl_ex";
    .port_info 10 /INPUT 2 "RU_DM_write_src_ex";
    .port_info 11 /INPUT 1 "RUwrite_ex";
    .port_info 12 /INPUT 1 "dm_wr_ex";
    .port_info 13 /INPUT 1 "alu_a_src_ex";
    .port_info 14 /INPUT 1 "alu_b_src_ex";
    .port_info 15 /OUTPUT 32 "pc_next_me";
    .port_info 16 /OUTPUT 32 "ALU_res_me";
    .port_info 17 /OUTPUT 32 "RU_rs2_me";
    .port_info 18 /OUTPUT 32 "rd_me";
    .port_info 19 /OUTPUT 3 "dm_ctrl_me";
    .port_info 20 /OUTPUT 2 "RU_DM_write_src_me";
    .port_info 21 /OUTPUT 1 "RUwrite_me";
    .port_info 22 /OUTPUT 1 "dm_wr_me";
    .port_info 23 /OUTPUT 1 "next_pc_src_fe";
    .port_info 24 /OUTPUT 1 "clr";
o000001db03d09598 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000001db03d021d0 .functor BUFZ 32, o000001db03d09598, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000001db03d092c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000001db03d01f30 .functor BUFZ 32, o000001db03d092c8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000001db03d09418 .functor BUFZ 3, C4<zzz>; HiZ drive
L_000001db03d029b0 .functor BUFZ 3, o000001db03d09418, C4<000>, C4<000>, C4<000>;
o000001db03d09268 .functor BUFZ 2, C4<zz>; HiZ drive
L_000001db03d02160 .functor BUFZ 2, o000001db03d09268, C4<00>, C4<00>, C4<00>;
o000001db03d09328 .functor BUFZ 1, C4<z>; HiZ drive
L_000001db03d02240 .functor BUFZ 1, o000001db03d09328, C4<0>, C4<0>, C4<0>;
o000001db03d09478 .functor BUFZ 1, C4<z>; HiZ drive
L_000001db03d01ec0 .functor BUFZ 1, o000001db03d09478, C4<0>, C4<0>, C4<0>;
v000001db03cf4340_0 .net "ALU_res_me", 31 0, v000001db03cc2ab0_0;  1 drivers
v000001db03cf43e0_0 .net "RU_DM_write_src_ex", 1 0, o000001db03d09268;  0 drivers
v000001db03cf4480_0 .net "RU_DM_write_src_me", 1 0, L_000001db03d02160;  1 drivers
v000001db03cf4520_0 .net "RU_rs2_ex", 31 0, o000001db03d092c8;  0 drivers
v000001db03d57050_0 .net "RU_rs2_me", 31 0, L_000001db03d01f30;  1 drivers
v000001db03d57410_0 .net "RUwrite_ex", 0 0, o000001db03d09328;  0 drivers
v000001db03d570f0_0 .net "RUwrite_me", 0 0, L_000001db03d02240;  1 drivers
L_000001db03d58018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001db03d57d70_0 .net *"_ivl_7", 26 0, L_000001db03d58018;  1 drivers
v000001db03d57730_0 .var "alu_a", 31 0;
o000001db03d093b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001db03d57190_0 .net "alu_a_src_ex", 0 0, o000001db03d093b8;  0 drivers
v000001db03d574b0_0 .var "alu_b", 31 0;
o000001db03d093e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001db03d57eb0_0 .net "alu_b_src_ex", 0 0, o000001db03d093e8;  0 drivers
o000001db03d08fc8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001db03d57230_0 .net "alu_op_ex", 3 0, o000001db03d08fc8;  0 drivers
o000001db03d090e8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001db03d57550_0 .net "bu_op_ex", 4 0, o000001db03d090e8;  0 drivers
v000001db03d575f0_0 .net "clr", 0 0, v000001db03cf4200_0;  1 drivers
v000001db03d57870_0 .net "dm_ctrl_ex", 2 0, o000001db03d09418;  0 drivers
v000001db03d579b0_0 .net "dm_ctrl_me", 2 0, L_000001db03d029b0;  1 drivers
v000001db03d572d0_0 .net "dm_wr_ex", 0 0, o000001db03d09478;  0 drivers
v000001db03d57910_0 .net "dm_wr_me", 0 0, L_000001db03d01ec0;  1 drivers
o000001db03d094d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001db03d57c30_0 .net "imm_ext_ex", 31 0, o000001db03d094d8;  0 drivers
o000001db03d09508 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001db03d57e10_0 .net "mux_a", 31 0, o000001db03d09508;  0 drivers
o000001db03d09538 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001db03d57370_0 .net "mux_b", 31 0, o000001db03d09538;  0 drivers
v000001db03d57a50_0 .net "next_pc_src_fe", 0 0, v000001db03cf42a0_0;  1 drivers
o000001db03d09568 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001db03d57690_0 .net "pc_ex", 31 0, o000001db03d09568;  0 drivers
v000001db03d577d0_0 .net "pc_next_ex", 31 0, o000001db03d09598;  0 drivers
v000001db03d57af0_0 .net "pc_next_me", 31 0, L_000001db03d021d0;  1 drivers
o000001db03d095f8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001db03d57b90_0 .net "rd_ex", 4 0, o000001db03d095f8;  0 drivers
v000001db03d57cd0_0 .net "rd_me", 31 0, L_000001db03d57f50;  1 drivers
E_000001db03cec210/0 .event anyedge, v000001db03d57190_0, v000001db03d57690_0, v000001db03d57e10_0, v000001db03d57eb0_0;
E_000001db03cec210/1 .event anyedge, v000001db03d57c30_0, v000001db03d57370_0;
E_000001db03cec210 .event/or E_000001db03cec210/0, E_000001db03cec210/1;
L_000001db03d57f50 .concat [ 5 27 0 0], o000001db03d095f8, L_000001db03d58018;
S_000001db03cae7a0 .scope module, "alu" "alu" 3 36, 4 1 0, S_000001db03cfd920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 32 "alu_out";
P_000001db03cc2870 .param/l "ADD" 0 4 11, C4<0000>;
P_000001db03cc28a8 .param/l "AND" 0 4 18, C4<0111>;
P_000001db03cc28e0 .param/l "ASR" 0 4 15, C4<1101>;
P_000001db03cc2918 .param/l "LSL" 0 4 13, C4<0001>;
P_000001db03cc2950 .param/l "LSR" 0 4 14, C4<0101>;
P_000001db03cc2988 .param/l "LTS" 0 4 16, C4<0010>;
P_000001db03cc29c0 .param/l "LTU" 0 4 17, C4<0011>;
P_000001db03cc29f8 .param/l "OR" 0 4 19, C4<0110>;
P_000001db03cc2a30 .param/l "SUB" 0 4 12, C4<1000>;
P_000001db03cc2a68 .param/l "XOR" 0 4 20, C4<0100>;
v000001db03cc3020_0 .net "A", 31 0, v000001db03d57730_0;  1 drivers
v000001db03cae930_0 .net "B", 31 0, v000001db03d574b0_0;  1 drivers
v000001db03cae9d0_0 .net "alu_op", 3 0, o000001db03d08fc8;  alias, 0 drivers
v000001db03cc2ab0_0 .var "alu_out", 31 0;
E_000001db03cec510 .event anyedge, v000001db03cae9d0_0, v000001db03cc3020_0, v000001db03cae930_0;
S_000001db03cc2b50 .scope module, "bu" "bu" 3 43, 5 1 0, S_000001db03cfd920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 5 "bu_op";
    .port_info 3 /OUTPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "next_pc_src";
P_000001db03cf3e50 .param/l "eq" 0 5 10, C4<01000>;
P_000001db03cf3e88 .param/l "ge" 0 5 13, C4<01101>;
P_000001db03cf3ec0 .param/l "geu" 0 5 15, C4<01111>;
P_000001db03cf3ef8 .param/l "jump" 0 5 16, C4<1xxxx>;
P_000001db03cf3f30 .param/l "lt" 0 5 12, C4<01100>;
P_000001db03cf3f68 .param/l "ltu" 0 5 14, C4<01110>;
P_000001db03cf3fa0 .param/l "ne" 0 5 11, C4<01001>;
P_000001db03cf3fd8 .param/l "no_jump" 0 5 9, C4<00xxx>;
v000001db03cf4020_0 .net "A", 31 0, v000001db03d57730_0;  alias, 1 drivers
v000001db03cf40c0_0 .net "B", 31 0, v000001db03d574b0_0;  alias, 1 drivers
v000001db03cf4160_0 .net "bu_op", 4 0, o000001db03d090e8;  alias, 0 drivers
v000001db03cf4200_0 .var "clr", 0 0;
v000001db03cf42a0_0 .var "next_pc_src", 0 0;
E_000001db03ceca50 .event anyedge, v000001db03cf4160_0, v000001db03cc3020_0, v000001db03cae930_0;
    .scope S_000001db03cae7a0;
T_0 ;
    %wait E_000001db03cec510;
    %load/vec4 v000001db03cae9d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %jmp T_0.10;
T_0.0 ;
    %load/vec4 v000001db03cc3020_0;
    %load/vec4 v000001db03cae930_0;
    %add;
    %store/vec4 v000001db03cc2ab0_0, 0, 32;
    %jmp T_0.10;
T_0.1 ;
    %load/vec4 v000001db03cc3020_0;
    %load/vec4 v000001db03cae930_0;
    %sub;
    %store/vec4 v000001db03cc2ab0_0, 0, 32;
    %jmp T_0.10;
T_0.2 ;
    %load/vec4 v000001db03cc3020_0;
    %ix/getv 4, v000001db03cae930_0;
    %shiftl 4;
    %store/vec4 v000001db03cc2ab0_0, 0, 32;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v000001db03cc3020_0;
    %ix/getv 4, v000001db03cae930_0;
    %shiftr 4;
    %store/vec4 v000001db03cc2ab0_0, 0, 32;
    %jmp T_0.10;
T_0.4 ;
    %load/vec4 v000001db03cc3020_0;
    %ix/getv 4, v000001db03cae930_0;
    %shiftr 4;
    %store/vec4 v000001db03cc2ab0_0, 0, 32;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v000001db03cc3020_0;
    %load/vec4 v000001db03cae930_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000001db03cc2ab0_0, 0, 32;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v000001db03cc3020_0;
    %load/vec4 v000001db03cae930_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000001db03cc2ab0_0, 0, 32;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v000001db03cc3020_0;
    %load/vec4 v000001db03cae930_0;
    %and;
    %store/vec4 v000001db03cc2ab0_0, 0, 32;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v000001db03cc3020_0;
    %load/vec4 v000001db03cae930_0;
    %or;
    %store/vec4 v000001db03cc2ab0_0, 0, 32;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v000001db03cc3020_0;
    %load/vec4 v000001db03cae930_0;
    %xor;
    %store/vec4 v000001db03cc2ab0_0, 0, 32;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001db03cc2b50;
T_1 ;
    %wait E_000001db03ceca50;
    %load/vec4 v000001db03cf4160_0;
    %dup/vec4;
    %pushi/vec4 7, 7, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 31, 15, 5;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db03cf42a0_0, 0, 1;
    %jmp T_1.8;
T_1.1 ;
    %load/vec4 v000001db03cf4020_0;
    %load/vec4 v000001db03cf40c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001db03cf42a0_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %load/vec4 v000001db03cf4020_0;
    %load/vec4 v000001db03cf40c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v000001db03cf42a0_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v000001db03cf4020_0;
    %load/vec4 v000001db03cf40c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v000001db03cf42a0_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v000001db03cf40c0_0;
    %load/vec4 v000001db03cf4020_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000001db03cf42a0_0, 0, 1;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v000001db03cf4020_0;
    %load/vec4 v000001db03cf40c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v000001db03cf42a0_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v000001db03cf40c0_0;
    %load/vec4 v000001db03cf4020_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000001db03cf42a0_0, 0, 1;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db03cf42a0_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001db03cfd920;
T_2 ;
Ewait_0 .event/or E_000001db03cec210, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001db03d57190_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v000001db03d57690_0;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v000001db03d57e10_0;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v000001db03d57730_0, 0, 32;
    %load/vec4 v000001db03d57eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v000001db03d57c30_0;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v000001db03d57370_0;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %store/vec4 v000001db03d574b0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "execute.sv";
    "./alu/alu.sv";
    "./bu/bu.sv";
