Fitter report for PipelinedProcessorwithoutHazard
Mon Oct 21 22:34:38 2024
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. I/O Assignment Warnings
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Non-Global High Fan-Out Signals
 22. Fitter RAM Summary
 23. Routing Usage Summary
 24. I/O Rules Summary
 25. I/O Rules Details
 26. I/O Rules Matrix
 27. Fitter Device Options
 28. Operating Settings and Conditions
 29. Estimated Delay Added for Hold Timing Summary
 30. Estimated Delay Added for Hold Timing Details
 31. Fitter Messages
 32. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Mon Oct 21 22:34:37 2024       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; PipelinedProcessorwithoutHazard             ;
; Top-level Entity Name           ; PipelinedProcessorwithoutHazard             ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA6F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 1,472 / 41,910 ( 4 % )                      ;
; Total registers                 ; 1877                                        ;
; Total pins                      ; 2 / 457 ( < 1 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,129,920 / 5,662,720 ( 38 % )              ;
; Total RAM Blocks                ; 260 / 553 ( 47 % )                          ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA6F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                        ; Action     ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                      ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; clk~inputCLKENA0                                                                                                                                                                                                                                                                                                                            ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; reset~inputCLKENA0                                                                                                                                                                                                                                                                                                                          ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_b[1]                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_b[1]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_b[0]                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_b[0]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_a[2]                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_a[2]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; FF32:ff2|q[79]                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FF32:ff2|q[79]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Register1:rff|register~51                                                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Register1:rff|register~51DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Register1:rff|register~61                                                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Register1:rff|register~61DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Register1:rff|register~232                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Register1:rff|register~232DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Register1:rff|register~312                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Register1:rff|register~312DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Register1:rff|register~315                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Register1:rff|register~315DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Register1:rff|register~361                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Register1:rff|register~361DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Register1:rff|register~374                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Register1:rff|register~374DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Register1:rff|register~377                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Register1:rff|register~377DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Register1:rff|register~429                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Register1:rff|register~429DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Register1:rff|register~435                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Register1:rff|register~435DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Register1:rff|register~609                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Register1:rff|register~609DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Register1:rff|register~613                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Register1:rff|register~613DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Register1:rff|register~818                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Register1:rff|register~818DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Register1:rff|register~837                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Register1:rff|register~837DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Register1:rff|register~848                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Register1:rff|register~848DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Register1:rff|register~947                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Register1:rff|register~947DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Register1:rff|register~993                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Register1:rff|register~993DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE                ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~DUPLICATE                ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE ;                  ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4065 ) ; 0.00 % ( 0 / 4065 )        ; 0.00 % ( 0 / 4065 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4065 ) ; 0.00 % ( 0 / 4065 )        ; 0.00 % ( 0 / 4065 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3779 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 277 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 9 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/PC/Desktop/fyd/PipelinedProcessorwithoutHazard/output_files/PipelinedProcessorwithoutHazard.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,472 / 41,910        ; 4 %   ;
; ALMs needed [=A-B+C]                                        ; 1,472                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,757 / 41,910        ; 4 %   ;
;         [a] ALMs used for LUT logic and registers           ; 481                   ;       ;
;         [b] ALMs used for LUT logic                         ; 884                   ;       ;
;         [c] ALMs used for registers                         ; 392                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 307 / 41,910          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 22 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 22                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 315 / 4,191           ; 8 %   ;
;     -- Logic LABs                                           ; 315                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 1,918                 ;       ;
;     -- 7 input functions                                    ; 463                   ;       ;
;     -- 6 input functions                                    ; 387                   ;       ;
;     -- 5 input functions                                    ; 114                   ;       ;
;     -- 4 input functions                                    ; 114                   ;       ;
;     -- <=3 input functions                                  ; 840                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 491                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 1,877                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 1,745 / 83,820        ; 2 %   ;
;         -- Secondary logic registers                        ; 132 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 1,844                 ;       ;
;         -- Routing optimization registers                   ; 33                    ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 2 / 457               ; < 1 % ;
;     -- Clock pins                                           ; 2 / 8                 ; 25 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 260 / 553             ; 47 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 2,129,920 / 5,662,720 ; 38 %  ;
; Total block memory implementation bits                      ; 2,662,400 / 5,662,720 ; 47 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 112               ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global signals                                              ; 2                     ;       ;
;     -- Global clocks                                        ; 2 / 16                ; 13 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 4.6% / 4.7% / 4.3%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 19.9% / 20.3% / 18.8% ;       ;
; Maximum fan-out                                             ; 1661                  ;       ;
; Highest non-global fan-out                                  ; 606                   ;       ;
; Total fan-out                                               ; 24030                 ;       ;
; Average fan-out                                             ; 5.27                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                  ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1358 / 41910 ( 3 % )  ; 115 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1358                  ; 115                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1624 / 41910 ( 4 % )  ; 134 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 461                   ; 21                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 825                   ; 59                    ; 0                              ;
;         [c] ALMs used for registers                         ; 338                   ; 54                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 287 / 41910 ( < 1 % ) ; 20 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 21 / 41910 ( < 1 % )  ; 1 / 41910 ( < 1 % )   ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 21                    ; 1                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                   ; Low                            ;
;                                                             ;                       ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 299 / 4191 ( 7 % )    ; 22 / 4191 ( < 1 % )   ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 299                   ; 22                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 1789                  ; 129                   ; 0                              ;
;     -- 7 input functions                                    ; 460                   ; 3                     ; 0                              ;
;     -- 6 input functions                                    ; 353                   ; 34                    ; 0                              ;
;     -- 5 input functions                                    ; 88                    ; 26                    ; 0                              ;
;     -- 4 input functions                                    ; 98                    ; 16                    ; 0                              ;
;     -- <=3 input functions                                  ; 790                   ; 50                    ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 418                   ; 73                    ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                       ;                                ;
;         -- Primary logic registers                          ; 1597 / 83820 ( 2 % )  ; 148 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 126 / 83820 ( < 1 % ) ; 6 / 83820 ( < 1 % )   ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                       ;                                ;
;         -- Design implementation registers                  ; 1696                  ; 148                   ; 0                              ;
;         -- Routing optimization registers                   ; 27                    ; 6                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
;                                                             ;                       ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                     ; 0                              ;
; I/O pins                                                    ; 2                     ; 0                     ; 0                              ;
; I/O registers                                               ; 0                     ; 0                     ; 0                              ;
; Total block memory bits                                     ; 2129920               ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 2662400               ; 0                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 260 / 553 ( 47 % )    ; 0 / 553 ( 0 % )       ; 0 / 553 ( 0 % )                ;
; Clock enable block                                          ; 2 / 116 ( 1 % )       ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                ;
;                                                             ;                       ;                       ;                                ;
; Connections                                                 ;                       ;                       ;                                ;
;     -- Input Connections                                    ; 834                   ; 236                   ; 1                              ;
;     -- Registered Input Connections                         ; 290                   ; 162                   ; 0                              ;
;     -- Output Connections                                   ; 40                    ; 367                   ; 664                            ;
;     -- Registered Output Connections                        ; 32                    ; 367                   ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Internal Connections                                        ;                       ;                       ;                                ;
;     -- Total Connections                                    ; 30559                 ; 1662                  ; 673                            ;
;     -- Registered Connections                               ; 18715                 ; 1224                  ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; External Connections                                        ;                       ;                       ;                                ;
;     -- Top                                                  ; 0                     ; 406                   ; 468                            ;
;     -- sld_hub:auto_hub                                     ; 406                   ; 0                     ; 197                            ;
;     -- hard_block:auto_generated_inst                       ; 468                   ; 197                   ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Partition Interface                                         ;                       ;                       ;                                ;
;     -- Input Ports                                          ; 77                    ; 136                   ; 4                              ;
;     -- Output Ports                                         ; 37                    ; 153                   ; 9                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Registered Ports                                            ;                       ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 105                   ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Port Connectivity                                           ;                       ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 4                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 88                    ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 93                    ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 92                    ; 0                              ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                           ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; clk   ; Y27   ; 5B       ; 89           ; 25           ; 20           ; 1663                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; reset ; AA26  ; 5B       ; 89           ; 23           ; 3            ; 518                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------+
; I/O Bank Usage                                                            ;
+----------+-----------------+---------------+--------------+---------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-----------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )    ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )    ; --            ; --           ; --            ;
; 3A       ; 0 / 32 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 48 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 80 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 32 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 2 / 16 ( 13 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
+----------+-----------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; reset                           ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 194        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; clk                             ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; clk      ; Incomplete set of assignments ;
; reset    ; Incomplete set of assignments ;
; clk      ; Missing location assignment   ;
; reset    ; Missing location assignment   ;
+----------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                         ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |PipelinedProcessorwithoutHazard                                                                                                        ; 1472.0 (7.3)         ; 1756.0 (8.0)                     ; 305.5 (0.7)                                       ; 21.5 (0.0)                       ; 0.0 (0.0)            ; 1918 (14)           ; 1877 (0)                  ; 0 (0)         ; 2129920           ; 260   ; 0          ; 2    ; 0            ; |PipelinedProcessorwithoutHazard                                                                                                                                                                                                                                                                                                                                            ; PipelinedProcessorwithoutHazard   ; work         ;
;    |ALU:alu|                                                                                                                            ; 145.7 (145.7)        ; 148.0 (148.0)                    ; 2.8 (2.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 299 (299)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|ALU:alu                                                                                                                                                                                                                                                                                                                                    ; ALU                               ; work         ;
;    |Adder:a0|                                                                                                                           ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|Adder:a0                                                                                                                                                                                                                                                                                                                                   ; Adder                             ; work         ;
;    |Adder:a1|                                                                                                                           ; 12.0 (12.0)          ; 12.0 (12.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|Adder:a1                                                                                                                                                                                                                                                                                                                                   ; Adder                             ; work         ;
;    |Controller2:c|                                                                                                                      ; 10.3 (0.0)           ; 11.0 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|Controller2:c                                                                                                                                                                                                                                                                                                                              ; Controller2                       ; work         ;
;       |MainDecoder:md|                                                                                                                  ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|Controller2:c|MainDecoder:md                                                                                                                                                                                                                                                                                                               ; MainDecoder                       ; work         ;
;       |Mux2by1:srcbmux|                                                                                                                 ; 4.5 (4.5)            ; 5.2 (5.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|Controller2:c|Mux2by1:srcbmux                                                                                                                                                                                                                                                                                                              ; Mux2by1                           ; work         ;
;    |DataMemory:DM|                                                                                                                      ; 308.2 (0.0)          ; 347.9 (0.0)                      ; 44.8 (0.0)                                        ; 5.2 (0.0)                        ; 0.0 (0.0)            ; 452 (0)             ; 200 (0)                   ; 0 (0)         ; 2097152           ; 256   ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM                                                                                                                                                                                                                                                                                                                              ; DataMemory                        ; work         ;
;       |RAM:RAM_inst0|                                                                                                                   ; 81.3 (0.0)           ; 92.1 (0.0)                       ; 11.7 (0.0)                                        ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 125 (0)             ; 50 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst0                                                                                                                                                                                                                                                                                                                ; RAM                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 81.3 (0.0)           ; 92.1 (0.0)                       ; 11.7 (0.0)                                        ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 125 (0)             ; 50 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_den1:auto_generated|                                                                                            ; 81.3 (0.0)           ; 92.1 (0.0)                       ; 11.7 (0.0)                                        ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 125 (0)             ; 50 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_den1                   ; work         ;
;                |altsyncram_lre2:altsyncram1|                                                                                            ; 33.9 (0.8)           ; 34.3 (1.5)                       ; 0.7 (0.7)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 56 (0)              ; 4 (4)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1                                                                                                                                                                                                                     ; altsyncram_lre2                   ; work         ;
;                   |decode_61a:rden_decode_a|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_a                                                                                                                                                                                            ; decode_61a                        ; work         ;
;                   |decode_61a:rden_decode_b|                                                                                            ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_b                                                                                                                                                                                            ; decode_61a                        ; work         ;
;                   |decode_dla:decode4|                                                                                                  ; 4.0 (4.0)            ; 4.5 (4.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode4                                                                                                                                                                                                  ; decode_dla                        ; work         ;
;                   |decode_dla:decode5|                                                                                                  ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5                                                                                                                                                                                                  ; decode_dla                        ; work         ;
;                   |mux_tfb:mux6|                                                                                                        ; 18.0 (18.0)          ; 17.6 (17.6)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|mux_tfb:mux6                                                                                                                                                                                                        ; mux_tfb                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 47.4 (35.8)          ; 57.8 (46.3)                      ; 11.0 (11.0)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 69 (55)             ; 46 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 11.5 (11.5)          ; 11.5 (11.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;       |RAM:RAM_inst1|                                                                                                                   ; 73.9 (0.0)           ; 86.9 (0.0)                       ; 14.0 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 109 (0)             ; 49 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst1                                                                                                                                                                                                                                                                                                                ; RAM                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 73.9 (0.0)           ; 86.9 (0.0)                       ; 14.0 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 109 (0)             ; 49 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_den1:auto_generated|                                                                                            ; 73.9 (0.0)           ; 86.9 (0.0)                       ; 14.0 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 109 (0)             ; 49 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_den1                   ; work         ;
;                |altsyncram_lre2:altsyncram1|                                                                                            ; 25.3 (0.8)           ; 27.8 (1.5)                       ; 2.5 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 4 (4)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1                                                                                                                                                                                                                     ; altsyncram_lre2                   ; work         ;
;                   |decode_61a:rden_decode_b|                                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_b                                                                                                                                                                                            ; decode_61a                        ; work         ;
;                   |decode_dla:decode5|                                                                                                  ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5                                                                                                                                                                                                  ; decode_dla                        ; work         ;
;                   |mux_tfb:mux6|                                                                                                        ; 16.4 (16.4)          ; 18.3 (18.3)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|mux_tfb:mux6                                                                                                                                                                                                        ; mux_tfb                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 48.7 (37.7)          ; 59.2 (47.7)                      ; 11.5 (11.0)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 69 (55)             ; 45 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 11.0 (11.0)          ; 11.5 (11.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;       |RAM:RAM_inst2|                                                                                                                   ; 78.0 (0.0)           ; 82.3 (0.0)                       ; 7.4 (0.0)                                         ; 3.1 (0.0)                        ; 0.0 (0.0)            ; 109 (0)             ; 49 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst2                                                                                                                                                                                                                                                                                                                ; RAM                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 78.0 (0.0)           ; 82.3 (0.0)                       ; 7.4 (0.0)                                         ; 3.1 (0.0)                        ; 0.0 (0.0)            ; 109 (0)             ; 49 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_den1:auto_generated|                                                                                            ; 78.0 (0.0)           ; 82.3 (0.0)                       ; 7.4 (0.0)                                         ; 3.1 (0.0)                        ; 0.0 (0.0)            ; 109 (0)             ; 49 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_den1                   ; work         ;
;                |altsyncram_lre2:altsyncram1|                                                                                            ; 28.7 (1.0)           ; 27.2 (1.3)                       ; 0.4 (0.3)                                         ; 1.9 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 3 (3)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1                                                                                                                                                                                                                     ; altsyncram_lre2                   ; work         ;
;                   |decode_61a:rden_decode_b|                                                                                            ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_b                                                                                                                                                                                            ; decode_61a                        ; work         ;
;                   |decode_dla:decode5|                                                                                                  ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5                                                                                                                                                                                                  ; decode_dla                        ; work         ;
;                   |mux_tfb:mux6|                                                                                                        ; 20.0 (20.0)          ; 18.0 (18.0)                      ; 0.0 (0.0)                                         ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|mux_tfb:mux6                                                                                                                                                                                                        ; mux_tfb                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 49.3 (38.3)          ; 55.2 (43.7)                      ; 7.0 (6.5)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 69 (55)             ; 46 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 11.0 (11.0)          ; 11.5 (11.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;       |RAM:RAM_inst3|                                                                                                                   ; 75.0 (0.0)           ; 86.5 (0.0)                       ; 11.7 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 109 (0)             ; 52 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst3                                                                                                                                                                                                                                                                                                                ; RAM                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 75.0 (0.0)           ; 86.5 (0.0)                       ; 11.7 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 109 (0)             ; 52 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_den1:auto_generated|                                                                                            ; 75.0 (0.0)           ; 86.5 (0.0)                       ; 11.7 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 109 (0)             ; 52 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_den1                   ; work         ;
;                |altsyncram_lre2:altsyncram1|                                                                                            ; 26.0 (1.4)           ; 29.0 (3.0)                       ; 3.2 (1.7)                                         ; 0.2 (0.1)                        ; 0.0 (0.0)            ; 40 (0)              ; 7 (7)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1                                                                                                                                                                                                                     ; altsyncram_lre2                   ; work         ;
;                   |decode_61a:rden_decode_b|                                                                                            ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_b                                                                                                                                                                                            ; decode_61a                        ; work         ;
;                   |decode_dla:decode5|                                                                                                  ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5                                                                                                                                                                                                  ; decode_dla                        ; work         ;
;                   |mux_tfb:mux6|                                                                                                        ; 16.7 (16.7)          ; 18.0 (18.0)                      ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|mux_tfb:mux6                                                                                                                                                                                                        ; mux_tfb                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 49.0 (37.5)          ; 57.5 (46.0)                      ; 8.5 (8.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (55)             ; 45 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 11.5 (11.5)          ; 11.5 (11.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |Extend:ext|                                                                                                                         ; 2.7 (2.7)            ; 3.2 (3.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|Extend:ext                                                                                                                                                                                                                                                                                                                                 ; Extend                            ; work         ;
;    |FF32:ff0|                                                                                                                           ; 8.0 (8.0)            ; 12.5 (12.5)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|FF32:ff0                                                                                                                                                                                                                                                                                                                                   ; FF32                              ; work         ;
;    |FF32:ff1|                                                                                                                           ; 16.3 (16.3)          ; 32.0 (32.0)                      ; 15.7 (15.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 94 (94)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|FF32:ff1                                                                                                                                                                                                                                                                                                                                   ; FF32                              ; work         ;
;    |FF32:ff2|                                                                                                                           ; 42.7 (42.7)          ; 65.9 (65.9)                      ; 26.3 (26.3)                                       ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 183 (183)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|FF32:ff2                                                                                                                                                                                                                                                                                                                                   ; FF32                              ; work         ;
;    |FF32:ff3|                                                                                                                           ; 24.1 (24.1)          ; 37.3 (37.3)                      ; 13.9 (13.9)                                       ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 0 (0)               ; 103 (103)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|FF32:ff3                                                                                                                                                                                                                                                                                                                                   ; FF32                              ; work         ;
;    |FF32:ff4|                                                                                                                           ; 25.1 (25.1)          ; 31.2 (31.2)                      ; 6.5 (6.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 102 (102)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|FF32:ff4                                                                                                                                                                                                                                                                                                                                   ; FF32                              ; work         ;
;    |ForwardingUnit:fdu|                                                                                                                 ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|ForwardingUnit:fdu                                                                                                                                                                                                                                                                                                                         ; ForwardingUnit                    ; work         ;
;    |HazardUnit:HU|                                                                                                                      ; 4.3 (4.3)            ; 4.7 (4.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|HazardUnit:HU                                                                                                                                                                                                                                                                                                                              ; HazardUnit                        ; work         ;
;    |InstructionMemory:IM|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|InstructionMemory:IM                                                                                                                                                                                                                                                                                                                       ; InstructionMemory                 ; work         ;
;       |INST:INST_inst0|                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|InstructionMemory:IM|INST:INST_inst0                                                                                                                                                                                                                                                                                                       ; INST                              ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_cpe1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_cpe1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_cpe1                   ; work         ;
;       |INST:INST_inst1|                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|InstructionMemory:IM|INST:INST_inst1                                                                                                                                                                                                                                                                                                       ; INST                              ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_cpe1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component|altsyncram_cpe1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_cpe1                   ; work         ;
;       |INST:INST_inst2|                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|InstructionMemory:IM|INST:INST_inst2                                                                                                                                                                                                                                                                                                       ; INST                              ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_cpe1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component|altsyncram_cpe1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_cpe1                   ; work         ;
;       |INST:INST_inst3|                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|InstructionMemory:IM|INST:INST_inst3                                                                                                                                                                                                                                                                                                       ; INST                              ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_cpe1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component|altsyncram_cpe1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_cpe1                   ; work         ;
;    |Mux2by1:ins|                                                                                                                        ; 9.3 (9.3)            ; 10.0 (10.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|Mux2by1:ins                                                                                                                                                                                                                                                                                                                                ; Mux2by1                           ; work         ;
;    |Mux2by1:pcmux|                                                                                                                      ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|Mux2by1:pcmux                                                                                                                                                                                                                                                                                                                              ; Mux2by1                           ; work         ;
;    |Mux2by1:srcbmux|                                                                                                                    ; 13.0 (13.0)          ; 13.4 (13.4)                      ; 0.8 (0.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|Mux2by1:srcbmux                                                                                                                                                                                                                                                                                                                            ; Mux2by1                           ; work         ;
;    |Mux2by1:stall1|                                                                                                                     ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|Mux2by1:stall1                                                                                                                                                                                                                                                                                                                             ; Mux2by1                           ; work         ;
;    |Mux3by1:muxA|                                                                                                                       ; 31.6 (31.6)          ; 31.2 (31.2)                      ; 0.5 (0.5)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 64 (64)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|Mux3by1:muxA                                                                                                                                                                                                                                                                                                                               ; Mux3by1                           ; work         ;
;    |Mux3by1:muxB|                                                                                                                       ; 30.9 (30.9)          ; 31.2 (31.2)                      ; 0.8 (0.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 64 (64)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|Mux3by1:muxB                                                                                                                                                                                                                                                                                                                               ; Mux3by1                           ; work         ;
;    |Mux3by1:resultmux|                                                                                                                  ; 17.7 (17.7)          ; 21.3 (21.3)                      ; 3.9 (3.9)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 64 (64)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|Mux3by1:resultmux                                                                                                                                                                                                                                                                                                                          ; Mux3by1                           ; work         ;
;    |Register1:rff|                                                                                                                      ; 619.0 (619.0)        ; 775.0 (775.0)                    ; 164.3 (164.3)                                     ; 8.3 (8.3)                        ; 0.0 (0.0)            ; 615 (615)           ; 1009 (1009)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|Register1:rff                                                                                                                                                                                                                                                                                                                              ; Register1                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 114.7 (0.5)          ; 133.0 (0.5)                      ; 19.5 (0.0)                                        ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 129 (1)             ; 154 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 114.2 (0.0)          ; 132.5 (0.0)                      ; 19.5 (0.0)                                        ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 128 (0)             ; 154 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 114.2 (0.0)          ; 132.5 (0.0)                      ; 19.5 (0.0)                                        ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 128 (0)             ; 154 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 114.2 (1.8)          ; 132.5 (4.3)                      ; 19.5 (2.5)                                        ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 128 (1)             ; 154 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 112.4 (0.0)          ; 128.2 (0.0)                      ; 17.0 (0.0)                                        ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 127 (0)             ; 146 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 112.4 (88.2)         ; 128.2 (99.3)                     ; 17.0 (12.0)                                       ; 1.2 (0.9)                        ; 0.0 (0.0)            ; 127 (86)            ; 146 (117)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 13.5 (13.5)          ; 15.7 (15.7)                      ; 2.3 (2.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 22 (22)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.6 (10.6)          ; 13.2 (13.2)                      ; 2.7 (2.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PipelinedProcessorwithoutHazard|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                ;
+-------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+
; Name  ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5 ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+
; clk   ; Input    ; -- ; (0)  ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; reset ; Input    ; -- ; (0)  ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
+-------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; clk                 ;                   ;         ;
;      - comb~0       ; 0                 ; 0       ;
;      - comb~1       ; 0                 ; 0       ;
; reset               ;                   ;         ;
+---------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location             ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_a|w_anode1000w[3]~0                                                                                                                                                                                          ; MLABCELL_X34_Y17_N54 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_a|w_anode1011w[3]~0                                                                                                                                                                                          ; MLABCELL_X34_Y17_N57 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_a|w_anode1022w[3]~0                                                                                                                                                                                          ; MLABCELL_X34_Y17_N0  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_a|w_anode1033w[3]~0                                                                                                                                                                                          ; MLABCELL_X34_Y17_N6  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_a|w_anode967w[3]~0                                                                                                                                                                                           ; MLABCELL_X34_Y17_N15 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_a|w_anode978w[3]~0                                                                                                                                                                                           ; MLABCELL_X34_Y17_N39 ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_a|w_anode989w[3]~0                                                                                                                                                                                           ; MLABCELL_X34_Y17_N33 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_b|w_anode1000w[3]~0                                                                                                                                                                                          ; LABCELL_X35_Y12_N27  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_b|w_anode1022w[3]~0                                                                                                                                                                                          ; LABCELL_X40_Y15_N6   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_b|w_anode949w[3]                                                                                                                                                                                             ; LABCELL_X40_Y15_N54  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode4|w_anode861w[3]                                                                                                                                                                                                   ; MLABCELL_X34_Y17_N45 ; 32      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode4|w_anode861w[3]~0                                                                                                                                                                                                 ; MLABCELL_X34_Y17_N12 ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode4|w_anode878w[3]                                                                                                                                                                                                   ; MLABCELL_X34_Y17_N21 ; 32      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode4|w_anode888w[3]                                                                                                                                                                                                   ; MLABCELL_X34_Y17_N42 ; 32      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode4|w_anode898w[3]                                                                                                                                                                                                   ; MLABCELL_X34_Y17_N36 ; 32      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode4|w_anode908w[3]                                                                                                                                                                                                   ; MLABCELL_X34_Y17_N27 ; 32      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode4|w_anode918w[3]                                                                                                                                                                                                   ; MLABCELL_X34_Y17_N51 ; 32      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode4|w_anode928w[3]                                                                                                                                                                                                   ; MLABCELL_X34_Y17_N18 ; 32      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode4|w_anode938w[3]                                                                                                                                                                                                   ; MLABCELL_X34_Y17_N48 ; 32      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode861w[3]                                                                                                                                                                                                   ; LABCELL_X40_Y15_N51  ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode878w[3]                                                                                                                                                                                                   ; LABCELL_X40_Y15_N57  ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode878w[3]~0                                                                                                                                                                                                 ; LABCELL_X40_Y15_N36  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode888w[3]                                                                                                                                                                                                   ; LABCELL_X40_Y15_N39  ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode888w[3]~0                                                                                                                                                                                                 ; LABCELL_X40_Y15_N21  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode898w[3]                                                                                                                                                                                                   ; LABCELL_X40_Y15_N15  ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode898w[3]~0                                                                                                                                                                                                 ; LABCELL_X40_Y15_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode908w[3]                                                                                                                                                                                                   ; LABCELL_X40_Y15_N42  ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode918w[3]                                                                                                                                                                                                   ; LABCELL_X40_Y15_N0   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode918w[3]~0                                                                                                                                                                                                 ; LABCELL_X35_Y12_N42  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode928w[3]                                                                                                                                                                                                   ; LABCELL_X40_Y15_N45  ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode938w[3]                                                                                                                                                                                                   ; LABCELL_X40_Y15_N3   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode938w[3]~0                                                                                                                                                                                                 ; LABCELL_X40_Y15_N48  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                                           ; LABCELL_X1_Y4_N27    ; 7       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                                           ; LABCELL_X17_Y6_N0    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                                                           ; LABCELL_X17_Y6_N3    ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~0                                                                                                                                                                                                                 ; LABCELL_X17_Y6_N24   ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~4                                                                                                                                                                                                                 ; LABCELL_X17_Y6_N36   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2                                                                                                                                                                    ; MLABCELL_X3_Y3_N12   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1                                                                                                                                                               ; LABCELL_X1_Y6_N6     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_b|w_anode1000w[3]~0                                                                                                                                                                                          ; LABCELL_X27_Y2_N39   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_b|w_anode1022w[3]~0                                                                                                                                                                                          ; LABCELL_X27_Y2_N12   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_b|w_anode949w[3]                                                                                                                                                                                             ; LABCELL_X30_Y2_N18   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode861w[3]                                                                                                                                                                                                   ; LABCELL_X30_Y2_N27   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode878w[3]                                                                                                                                                                                                   ; MLABCELL_X28_Y2_N30  ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode878w[3]~0                                                                                                                                                                                                 ; LABCELL_X27_Y2_N42   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode888w[3]                                                                                                                                                                                                   ; LABCELL_X30_Y2_N0    ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode888w[3]~0                                                                                                                                                                                                 ; LABCELL_X30_Y2_N45   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode898w[3]                                                                                                                                                                                                   ; LABCELL_X30_Y2_N12   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode898w[3]~0                                                                                                                                                                                                 ; LABCELL_X30_Y2_N33   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode908w[3]                                                                                                                                                                                                   ; MLABCELL_X28_Y2_N3   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode918w[3]                                                                                                                                                                                                   ; MLABCELL_X28_Y2_N45  ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode918w[3]~0                                                                                                                                                                                                 ; LABCELL_X27_Y2_N33   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode928w[3]                                                                                                                                                                                                   ; MLABCELL_X28_Y2_N51  ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode938w[3]                                                                                                                                                                                                   ; LABCELL_X30_Y2_N51   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode938w[3]~0                                                                                                                                                                                                 ; LABCELL_X30_Y2_N54   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                                           ; LABCELL_X10_Y2_N24   ; 7       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                                           ; LABCELL_X10_Y2_N54   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                                                           ; LABCELL_X10_Y2_N0    ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~0                                                                                                                                                                                                                 ; LABCELL_X10_Y2_N33   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]~4                                                                                                                                                                                                                 ; LABCELL_X10_Y2_N12   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~2                                                                                                                                                                    ; LABCELL_X2_Y6_N54    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~1                                                                                                                                                               ; LABCELL_X4_Y4_N48    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_b|w_anode1000w[3]~0                                                                                                                                                                                          ; LABCELL_X13_Y26_N3   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_b|w_anode1022w[3]~0                                                                                                                                                                                          ; LABCELL_X13_Y25_N48  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_b|w_anode949w[3]                                                                                                                                                                                             ; LABCELL_X13_Y26_N39  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_b|w_anode978w[3]~0                                                                                                                                                                                           ; LABCELL_X13_Y26_N54  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode861w[3]                                                                                                                                                                                                   ; LABCELL_X13_Y26_N33  ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode878w[3]                                                                                                                                                                                                   ; LABCELL_X13_Y26_N12  ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode878w[3]~0                                                                                                                                                                                                 ; LABCELL_X13_Y25_N36  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode888w[3]                                                                                                                                                                                                   ; LABCELL_X13_Y26_N15  ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode898w[3]                                                                                                                                                                                                   ; LABCELL_X13_Y26_N57  ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode898w[3]~0                                                                                                                                                                                                 ; LABCELL_X13_Y26_N51  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode908w[3]                                                                                                                                                                                                   ; LABCELL_X13_Y26_N0   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode918w[3]                                                                                                                                                                                                   ; LABCELL_X13_Y26_N18  ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode918w[3]~0                                                                                                                                                                                                 ; LABCELL_X13_Y26_N21  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode928w[3]                                                                                                                                                                                                   ; LABCELL_X13_Y26_N36  ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode938w[3]                                                                                                                                                                                                   ; LABCELL_X13_Y26_N30  ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode938w[3]~0                                                                                                                                                                                                 ; LABCELL_X13_Y25_N33  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                                           ; LABCELL_X2_Y2_N54    ; 7       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                                           ; LABCELL_X1_Y8_N45    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                                                           ; LABCELL_X1_Y8_N21    ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~0                                                                                                                                                                                                                 ; LABCELL_X1_Y8_N6     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~4                                                                                                                                                                                                                 ; LABCELL_X1_Y8_N0     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2                                                                                                                                                                    ; LABCELL_X4_Y1_N42    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~1                                                                                                                                                               ; MLABCELL_X6_Y5_N24   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_b|w_anode1000w[3]~0                                                                                                                                                                                          ; MLABCELL_X6_Y6_N18   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_b|w_anode1022w[3]~0                                                                                                                                                                                          ; MLABCELL_X6_Y6_N3    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_b|w_anode949w[3]                                                                                                                                                                                             ; LABCELL_X9_Y2_N33    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_b|w_anode978w[3]~0                                                                                                                                                                                           ; MLABCELL_X6_Y6_N12   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode861w[3]                                                                                                                                                                                                   ; MLABCELL_X6_Y6_N57   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode878w[3]                                                                                                                                                                                                   ; MLABCELL_X6_Y6_N9    ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode878w[3]~0                                                                                                                                                                                                 ; MLABCELL_X6_Y6_N36   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode888w[3]                                                                                                                                                                                                   ; MLABCELL_X6_Y6_N39   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode898w[3]                                                                                                                                                                                                   ; MLABCELL_X6_Y6_N45   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode898w[3]~0                                                                                                                                                                                                 ; LABCELL_X9_Y3_N33    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode908w[3]                                                                                                                                                                                                   ; MLABCELL_X6_Y6_N24   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode918w[3]                                                                                                                                                                                                   ; MLABCELL_X6_Y6_N15   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode918w[3]~0                                                                                                                                                                                                 ; LABCELL_X9_Y2_N12    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode928w[3]                                                                                                                                                                                                   ; MLABCELL_X6_Y6_N33   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode938w[3]                                                                                                                                                                                                   ; MLABCELL_X6_Y6_N54   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5|w_anode938w[3]~0                                                                                                                                                                                                 ; MLABCELL_X6_Y6_N48   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                                           ; MLABCELL_X3_Y5_N36   ; 7       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                                           ; MLABCELL_X3_Y5_N33   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                                                           ; MLABCELL_X3_Y5_N48   ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]~0                                                                                                                                                                                                                ; MLABCELL_X3_Y5_N42   ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]~4                                                                                                                                                                                                                 ; MLABCELL_X3_Y5_N12   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2                                                                                                                                                                    ; LABCELL_X7_Y3_N39    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~1                                                                                                                                                               ; MLABCELL_X6_Y5_N9    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Extend:ext|Decoder0~0                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X52_Y27_N18 ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; PCSrc                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X46_Y17_N36  ; 112     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; Register1:rff|Equal0~0                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y23_N42 ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Register1:rff|Equal1~2                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X51_Y26_N48  ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Register1:rff|Equal2~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y20_N33  ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Register1:rff|Equal3~2                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X51_Y26_N42  ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2528                                                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y27_N21  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2529                                                                                                                                                                                                                                                                                                                                ; LABCELL_X50_Y26_N3   ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2530                                                                                                                                                                                                                                                                                                                                ; LABCELL_X50_Y26_N42  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2531                                                                                                                                                                                                                                                                                                                                ; LABCELL_X50_Y26_N45  ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2532                                                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y27_N27  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2533                                                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y26_N12  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2534                                                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y27_N18  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2535                                                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y26_N54  ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2536                                                                                                                                                                                                                                                                                                                                ; LABCELL_X50_Y26_N12  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2537                                                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y27_N39  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2538                                                                                                                                                                                                                                                                                                                                ; LABCELL_X51_Y26_N39  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2539                                                                                                                                                                                                                                                                                                                                ; LABCELL_X51_Y26_N6   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2540                                                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y26_N24  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2541                                                                                                                                                                                                                                                                                                                                ; LABCELL_X50_Y26_N36  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2542                                                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y26_N30  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2543                                                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y27_N33  ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2544                                                                                                                                                                                                                                                                                                                                ; LABCELL_X50_Y26_N48  ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2545                                                                                                                                                                                                                                                                                                                                ; LABCELL_X50_Y26_N30  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2546                                                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y27_N30  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2963                                                                                                                                                                                                                                                                                                                                ; LABCELL_X50_Y26_N24  ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2964                                                                                                                                                                                                                                                                                                                                ; LABCELL_X50_Y26_N54  ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2965                                                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y27_N51  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2966                                                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y27_N6   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2967                                                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y27_N3   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2968                                                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y26_N51  ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2969                                                                                                                                                                                                                                                                                                                                ; LABCELL_X50_Y26_N9   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2970                                                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y27_N0   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2971                                                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y27_N15  ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2972                                                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y27_N54  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2973                                                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y27_N45  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Register1:rff|register~2974                                                                                                                                                                                                                                                                                                                                ; LABCELL_X50_Y26_N33  ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3        ; 606     ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3        ; 31      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                                                                                                                        ; PIN_Y27              ; 1661    ; Clock                                 ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; comb~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X53_Y26_N9   ; 94      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; comb~1                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X53_Y26_N18  ; 32      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; reset                                                                                                                                                                                                                                                                                                                                                      ; PIN_AA26             ; 518     ; Async. clear                          ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X1_Y2_N41         ; 92      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                      ; MLABCELL_X3_Y1_N15   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; FF_X3_Y2_N35         ; 47      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0                             ; LABCELL_X2_Y2_N30    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; LABCELL_X2_Y2_N42    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                             ; FF_X3_Y4_N5          ; 21      ; Async. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3                           ; LABCELL_X7_Y3_N6     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                             ; FF_X3_Y4_N35         ; 8       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                             ; FF_X8_Y2_N5          ; 20      ; Async. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5                           ; LABCELL_X7_Y3_N9     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                             ; FF_X8_Y2_N59         ; 8       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                             ; FF_X3_Y3_N59         ; 20      ; Async. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~7                           ; LABCELL_X7_Y3_N0     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                             ; FF_X3_Y3_N41         ; 8       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                             ; FF_X1_Y5_N2          ; 21      ; Async. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~8                           ; LABCELL_X7_Y3_N54    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                             ; FF_X1_Y5_N23         ; 8       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1                             ; LABCELL_X4_Y2_N9     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8                             ; MLABCELL_X3_Y2_N30   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1              ; MLABCELL_X3_Y2_N21   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                ; LABCELL_X2_Y3_N6     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1                    ; LABCELL_X7_Y3_N18    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~2                    ; LABCELL_X7_Y3_N51    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~3                    ; LABCELL_X7_Y3_N42    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~4                    ; LABCELL_X7_Y3_N48    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2      ; LABCELL_X1_Y1_N51    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~1 ; LABCELL_X1_Y1_N21    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X1_Y3_N38         ; 17      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X4_Y2_N53         ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X1_Y2_N32         ; 75      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X4_Y5_N42    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X4_Y5_N2          ; 85      ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X2_Y2_N27    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                      ;
+-------+----------+---------+----------------------+------------------+---------------------------+
; Name  ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+----------+---------+----------------------+------------------+---------------------------+
; clk   ; PIN_Y27  ; 1661    ; Global Clock         ; GCLK10           ; --                        ;
; reset ; PIN_AA26 ; 518     ; Global Clock         ; GCLK8            ; --                        ;
+-------+----------+---------+----------------------+------------------+---------------------------+


+----------------------------------------+
; Non-Global High Fan-Out Signals        ;
+------------------------------+---------+
; Name                         ; Fan-Out ;
+------------------------------+---------+
; altera_internal_jtag~TCKUTAP ; 606     ;
+------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                              ; Type ; Mode           ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF        ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks  ; 65536        ; 8            ; 65536        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 524288 ; 65536                       ; 8                           ; 65536                       ; 8                           ; 524288              ; 64          ; 0     ; None       ; M10K_X38_Y19_N0, M10K_X38_Y18_N0, M10K_X38_Y16_N0, M10K_X41_Y18_N0, M10K_X58_Y17_N0, M10K_X38_Y17_N0, M10K_X58_Y19_N0, M10K_X49_Y19_N0, M10K_X38_Y22_N0, M10K_X38_Y20_N0, M10K_X49_Y24_N0, M10K_X41_Y22_N0, M10K_X41_Y24_N0, M10K_X38_Y21_N0, M10K_X38_Y23_N0, M10K_X41_Y21_N0, M10K_X58_Y12_N0, M10K_X69_Y13_N0, M10K_X49_Y14_N0, M10K_X76_Y14_N0, M10K_X69_Y14_N0, M10K_X58_Y13_N0, M10K_X69_Y15_N0, M10K_X58_Y15_N0, M10K_X58_Y18_N0, M10K_X49_Y18_N0, M10K_X49_Y16_N0, M10K_X41_Y16_N0, M10K_X49_Y15_N0, M10K_X41_Y15_N0, M10K_X49_Y17_N0, M10K_X41_Y17_N0, M10K_X58_Y26_N0, M10K_X41_Y20_N0, M10K_X41_Y25_N0, M10K_X49_Y22_N0, M10K_X41_Y19_N0, M10K_X58_Y22_N0, M10K_X49_Y27_N0, M10K_X41_Y23_N0, M10K_X49_Y20_N0, M10K_X69_Y19_N0, M10K_X49_Y21_N0, M10K_X58_Y20_N0, M10K_X49_Y23_N0, M10K_X58_Y21_N0, M10K_X58_Y27_N0, M10K_X58_Y24_N0, M10K_X49_Y12_N0, M10K_X69_Y12_N0, M10K_X49_Y13_N0, M10K_X41_Y13_N0, M10K_X38_Y15_N0, M10K_X58_Y14_N0, M10K_X41_Y14_N0, M10K_X38_Y14_N0, M10K_X49_Y26_N0, M10K_X69_Y18_N0, M10K_X49_Y25_N0, M10K_X58_Y23_N0, M10K_X69_Y17_N0, M10K_X58_Y16_N0, M10K_X69_Y16_N0, M10K_X58_Y25_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks  ; 65536        ; 8            ; 65536        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 524288 ; 65536                       ; 8                           ; 65536                       ; 8                           ; 524288              ; 64          ; 0     ; None       ; M10K_X58_Y1_N0, M10K_X69_Y4_N0, M10K_X58_Y5_N0, M10K_X69_Y3_N0, M10K_X58_Y6_N0, M10K_X58_Y3_N0, M10K_X69_Y6_N0, M10K_X69_Y5_N0, M10K_X49_Y1_N0, M10K_X38_Y1_N0, M10K_X49_Y4_N0, M10K_X41_Y1_N0, M10K_X38_Y4_N0, M10K_X41_Y2_N0, M10K_X38_Y2_N0, M10K_X41_Y4_N0, M10K_X76_Y11_N0, M10K_X58_Y11_N0, M10K_X76_Y9_N0, M10K_X69_Y7_N0, M10K_X49_Y11_N0, M10K_X58_Y7_N0, M10K_X76_Y8_N0, M10K_X69_Y10_N0, M10K_X26_Y1_N0, M10K_X26_Y3_N0, M10K_X26_Y4_N0, M10K_X41_Y6_N0, M10K_X38_Y6_N0, M10K_X38_Y3_N0, M10K_X38_Y5_N0, M10K_X26_Y2_N0, M10K_X76_Y1_N0, M10K_X69_Y1_N0, M10K_X76_Y4_N0, M10K_X76_Y2_N0, M10K_X69_Y2_N0, M10K_X41_Y3_N0, M10K_X58_Y4_N0, M10K_X58_Y2_N0, M10K_X69_Y9_N0, M10K_X58_Y8_N0, M10K_X76_Y5_N0, M10K_X41_Y5_N0, M10K_X69_Y8_N0, M10K_X41_Y8_N0, M10K_X41_Y7_N0, M10K_X49_Y6_N0, M10K_X76_Y10_N0, M10K_X49_Y3_N0, M10K_X76_Y6_N0, M10K_X76_Y3_N0, M10K_X49_Y7_N0, M10K_X58_Y10_N0, M10K_X49_Y10_N0, M10K_X49_Y2_N0, M10K_X76_Y12_N0, M10K_X69_Y11_N0, M10K_X58_Y9_N0, M10K_X76_Y7_N0, M10K_X49_Y8_N0, M10K_X41_Y9_N0, M10K_X49_Y9_N0, M10K_X49_Y5_N0                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks  ; 65536        ; 8            ; 65536        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 524288 ; 65536                       ; 8                           ; 65536                       ; 8                           ; 524288              ; 64          ; 0     ; None       ; M10K_X26_Y27_N0, M10K_X26_Y24_N0, M10K_X38_Y24_N0, M10K_X41_Y28_N0, M10K_X26_Y28_N0, M10K_X41_Y31_N0, M10K_X41_Y29_N0, M10K_X38_Y29_N0, M10K_X14_Y25_N0, M10K_X26_Y25_N0, M10K_X38_Y25_N0, M10K_X26_Y26_N0, M10K_X38_Y26_N0, M10K_X41_Y26_N0, M10K_X38_Y27_N0, M10K_X41_Y27_N0, M10K_X5_Y34_N0, M10K_X5_Y36_N0, M10K_X26_Y39_N0, M10K_X5_Y32_N0, M10K_X38_Y31_N0, M10K_X38_Y36_N0, M10K_X5_Y39_N0, M10K_X14_Y37_N0, M10K_X26_Y31_N0, M10K_X38_Y33_N0, M10K_X38_Y28_N0, M10K_X38_Y32_N0, M10K_X38_Y30_N0, M10K_X41_Y32_N0, M10K_X41_Y30_N0, M10K_X26_Y33_N0, M10K_X26_Y34_N0, M10K_X38_Y35_N0, M10K_X14_Y35_N0, M10K_X41_Y33_N0, M10K_X41_Y34_N0, M10K_X38_Y34_N0, M10K_X26_Y29_N0, M10K_X26_Y35_N0, M10K_X5_Y35_N0, M10K_X5_Y37_N0, M10K_X14_Y39_N0, M10K_X5_Y33_N0, M10K_X5_Y38_N0, M10K_X14_Y38_N0, M10K_X14_Y27_N0, M10K_X14_Y36_N0, M10K_X14_Y28_N0, M10K_X26_Y37_N0, M10K_X26_Y36_N0, M10K_X14_Y29_N0, M10K_X26_Y32_N0, M10K_X26_Y38_N0, M10K_X26_Y30_N0, M10K_X14_Y34_N0, M10K_X14_Y23_N0, M10K_X26_Y23_N0, M10K_X14_Y24_N0, M10K_X14_Y26_N0, M10K_X14_Y33_N0, M10K_X14_Y31_N0, M10K_X14_Y30_N0, M10K_X14_Y32_N0         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks  ; 65536        ; 8            ; 65536        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 524288 ; 65536                       ; 8                           ; 65536                       ; 8                           ; 524288              ; 64          ; 0     ; None       ; M10K_X26_Y6_N0, M10K_X26_Y8_N0, M10K_X38_Y8_N0, M10K_X5_Y8_N0, M10K_X5_Y9_N0, M10K_X5_Y7_N0, M10K_X14_Y9_N0, M10K_X26_Y9_N0, M10K_X26_Y11_N0, M10K_X26_Y7_N0, M10K_X41_Y11_N0, M10K_X38_Y9_N0, M10K_X38_Y7_N0, M10K_X38_Y11_N0, M10K_X14_Y7_N0, M10K_X14_Y11_N0, M10K_X5_Y13_N0, M10K_X14_Y5_N0, M10K_X14_Y12_N0, M10K_X5_Y14_N0, M10K_X5_Y5_N0, M10K_X5_Y12_N0, M10K_X5_Y11_N0, M10K_X5_Y10_N0, M10K_X5_Y1_N0, M10K_X14_Y2_N0, M10K_X14_Y4_N0, M10K_X14_Y6_N0, M10K_X5_Y4_N0, M10K_X5_Y2_N0, M10K_X5_Y6_N0, M10K_X5_Y3_N0, M10K_X26_Y15_N0, M10K_X14_Y17_N0, M10K_X26_Y12_N0, M10K_X14_Y15_N0, M10K_X14_Y18_N0, M10K_X14_Y13_N0, M10K_X38_Y10_N0, M10K_X38_Y13_N0, M10K_X26_Y17_N0, M10K_X26_Y21_N0, M10K_X26_Y16_N0, M10K_X26_Y20_N0, M10K_X14_Y21_N0, M10K_X26_Y19_N0, M10K_X26_Y10_N0, M10K_X14_Y14_N0, M10K_X26_Y18_N0, M10K_X26_Y22_N0, M10K_X14_Y16_N0, M10K_X14_Y20_N0, M10K_X14_Y22_N0, M10K_X14_Y19_N0, M10K_X14_Y10_N0, M10K_X26_Y14_N0, M10K_X14_Y1_N0, M10K_X26_Y13_N0, M10K_X41_Y12_N0, M10K_X38_Y12_N0, M10K_X14_Y8_N0, M10K_X26_Y5_N0, M10K_X41_Y10_N0, M10K_X14_Y3_N0                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_cpe1:auto_generated|ALTSYNCRAM                    ; AUTO ; ROM            ; Single Clock ; 1024         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 1024                        ; 8                           ; --                          ; --                          ; 8192                ; 1           ; 0     ; Riscvt.mif ; M10K_X49_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component|altsyncram_cpe1:auto_generated|ALTSYNCRAM                    ; AUTO ; ROM            ; Single Clock ; 1024         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 1024                        ; 8                           ; --                          ; --                          ; 8192                ; 1           ; 0     ; Riscvt.mif ; M10K_X58_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component|altsyncram_cpe1:auto_generated|ALTSYNCRAM                    ; AUTO ; ROM            ; Single Clock ; 1024         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 1024                        ; 8                           ; --                          ; --                          ; 8192                ; 1           ; 0     ; Riscvt.mif ; M10K_X58_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component|altsyncram_cpe1:auto_generated|ALTSYNCRAM                    ; AUTO ; ROM            ; Single Clock ; 1024         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 1024                        ; 8                           ; --                          ; --                          ; 8192                ; 1           ; 0     ; Riscvt.mif ; M10K_X49_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------------------------+
; Routing Usage Summary                                                  ;
+---------------------------------------------+--------------------------+
; Routing Resource Type                       ; Usage                    ;
+---------------------------------------------+--------------------------+
; Block interconnects                         ; 13,989 / 289,320 ( 5 % ) ;
; C12 interconnects                           ; 383 / 13,420 ( 3 % )     ;
; C2 interconnects                            ; 4,298 / 119,108 ( 4 % )  ;
; C4 interconnects                            ; 2,967 / 56,300 ( 5 % )   ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )           ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )           ;
; Direct links                                ; 292 / 289,320 ( < 1 % )  ;
; Global clocks                               ; 2 / 16 ( 13 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )            ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )            ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )           ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )           ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )           ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )           ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )          ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )          ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )          ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )           ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )            ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )          ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )           ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )           ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )          ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )          ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )           ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )           ;
; Local interconnects                         ; 1,023 / 84,580 ( 1 % )   ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )           ;
; R14 interconnects                           ; 661 / 12,676 ( 5 % )     ;
; R14/C12 interconnect drivers                ; 793 / 20,720 ( 4 % )     ;
; R3 interconnects                            ; 5,551 / 130,992 ( 4 % )  ;
; R6 interconnects                            ; 10,821 / 266,960 ( 4 % ) ;
; Spine clocks                                ; 16 / 360 ( 4 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )       ;
+---------------------------------------------+--------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 3     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 25    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 0            ; 0            ; 0            ; 0            ; 0            ; 6         ; 0            ; 0            ; 6         ; 6         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 6            ; 6            ; 6            ; 6            ; 6            ; 0         ; 6            ; 6            ; 0         ; 0         ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; clk                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; reset               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 4309.6            ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                 ; 1.413             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                 ; 1.379             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                      ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                 ; 1.293             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.268             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.254             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                      ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                 ; 1.247             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.246             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.243             ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]                                                                                                                                                               ; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                    ; 1.234             ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]                                                                                                                                                               ; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                    ; 1.230             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]                                                                                                                                                               ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                    ; 1.228             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.226             ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                                                                                                                                                               ; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                    ; 1.223             ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]                                                                                                                                                               ; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                    ; 1.220             ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                                                                                                                                                               ; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                    ; 1.220             ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]                                                                                                                                                               ; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                    ; 1.220             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                                                                                                                                                               ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                    ; 1.218             ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]                                                                                                                                                               ; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                    ; 1.217             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]                                                                                                                                                               ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                    ; 1.215             ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                                                                                                                                                               ; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                    ; 1.210             ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]                                                                                                                                                               ; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                    ; 1.207             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a39~portb_datain_reg0                                                                                                                                                                                                   ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; 1.204             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a39~portb_we_reg                                                                                                                                                                                                        ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; 1.204             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a47~portb_datain_reg0                                                                                                                                                                                                   ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; 1.204             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a47~portb_we_reg                                                                                                                                                                                                        ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; 1.204             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a55~portb_datain_reg0                                                                                                                                                                                                   ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; 1.204             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a55~portb_we_reg                                                                                                                                                                                                        ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; 1.204             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a63~portb_datain_reg0                                                                                                                                                                                                   ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; 1.204             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a63~portb_we_reg                                                                                                                                                                                                        ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; 1.204             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_b[0]                                                                                                                                                                                                                  ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; 1.204             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_b[1]                                                                                                                                                                                                                  ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; 1.204             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                 ; 1.198             ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                                                                               ; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                    ; 1.190             ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                                                                               ; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                    ; 1.186             ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                 ; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                 ; 1.185             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                                                                               ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                    ; 1.184             ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                 ; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                 ; 1.184             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.182             ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                 ; 1.180             ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                                                                               ; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                    ; 1.176             ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                 ; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                 ; 1.175             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.174             ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                 ; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                 ; 1.171             ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                 ; 1.161             ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                 ; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                 ; 1.161             ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                 ; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                 ; 1.155             ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                 ; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                 ; 1.135             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; 1.131             ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                 ; 1.129             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                                    ; 1.129             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; 1.118             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; 1.118             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                    ; 1.116             ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                 ; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                 ; 1.115             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a7~portb_datain_reg0                                                                                                                                                                                                    ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; 1.108             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a7~portb_we_reg                                                                                                                                                                                                         ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; 1.108             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a23~portb_datain_reg0                                                                                                                                                                                                   ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; 1.108             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a23~portb_we_reg                                                                                                                                                                                                        ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; 1.108             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a31~portb_datain_reg0                                                                                                                                                                                                   ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; 1.108             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a31~portb_we_reg                                                                                                                                                                                                        ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; 1.108             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a15~portb_datain_reg0                                                                                                                                                                                                   ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; 1.108             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a15~portb_we_reg                                                                                                                                                                                                        ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; 1.108             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; 1.104             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 1.096             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.094             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; 1.088             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 1.088             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; 1.088             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.083             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.079             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 1.074             ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_b[2]                                                                                                                                                                                                                  ; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                 ; 1.066             ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                    ; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                    ; 1.052             ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                    ; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                    ; 1.052             ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                    ; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                    ; 1.052             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                    ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                    ; 1.050             ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                 ; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a32~portb_datain_reg0                                                                                                                                                                                                   ; 1.044             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                 ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a62~portb_address_reg0                                                                                                                                                                                                  ; 1.025             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                                 ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a53~portb_address_reg0                                                                                                                                                                                                  ; 1.013             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.009             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.009             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.009             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.009             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.009             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                 ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a53~portb_address_reg0                                                                                                                                                                                                  ; 0.994             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 0.989             ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                 ; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a23~portb_address_reg0                                                                                                                                                                                                  ; 0.989             ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                 ; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a23~portb_address_reg0                                                                                                                                                                                                  ; 0.989             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                      ; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; 0.988             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                               ; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; 0.988             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                               ; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; 0.988             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]                    ; 0.985             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 0.975             ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                                                                ; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a59~portb_address_reg0                                                                                                                                                                                                  ; 0.973             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]                    ; 0.971             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                 ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a53~portb_address_reg0                                                                                                                                                                                                  ; 0.970             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a55~portb_datain_reg0                                                                                                                                                                                                   ; 0.970             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.967             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; 0.965             ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                                                                ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a55~portb_address_reg0                                                                                                                                                                                                  ; 0.964             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSEMA6F31C6 for design "PipelinedProcessorwithoutHazard"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): clk~inputCLKENA0 with 1670 fanout uses global clock CLKCTRL_G10
    Info (11162): reset~inputCLKENA0 with 545 fanout uses global clock CLKCTRL_G8
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:34
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'PipelinedProcessorwithoutHazard.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332125): Found combinational loop of 1551 nodes File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Mux2by1/Mux2by1.v Line: 4
    Warning (332126): Node "ins|y[24]~1|combout"
    Warning (332126): Node "HU|Equal1~2|datab"
    Warning (332126): Node "HU|Equal1~2|combout"
    Warning (332126): Node "c|srcbmux|y[11]~3|datac"
    Warning (332126): Node "c|srcbmux|y[11]~3|combout"
    Warning (332126): Node "resultmux|y[31]|datac"
    Warning (332126): Node "resultmux|y[31]|combout"
    Warning (332126): Node "alu|Add0~57|dataa"
    Warning (332126): Node "alu|Add0~57|sumout"
    Warning (332126): Node "alu|Mux0~0|dataa"
    Warning (332126): Node "alu|Mux0~0|combout"
    Warning (332126): Node "alu|Mux0~2|dataa"
    Warning (332126): Node "alu|Mux0~2|combout"
    Warning (332126): Node "alu|Mux0~3|datab"
    Warning (332126): Node "alu|Mux0~3|combout"
    Warning (332126): Node "PCSrc|dataa"
    Warning (332126): Node "PCSrc|combout"
    Warning (332126): Node "c|srcbmux|y[11]~3|dataa"
    Warning (332126): Node "c|md|WideOr5~1|dataa"
    Warning (332126): Node "c|md|WideOr5~1|combout"
    Warning (332126): Node "c|md|WideOr5~2|dataa"
    Warning (332126): Node "c|md|WideOr5~2|combout"
    Warning (332126): Node "c|md|WideOr5~3|dataa"
    Warning (332126): Node "c|md|WideOr5~3|combout"
    Warning (332126): Node "c|md|WideOr5~0|dataa"
    Warning (332126): Node "c|md|WideOr5~0|combout"
    Warning (332126): Node "c|srcbmux|y[11]~3|datae"
    Warning (332126): Node "c|md|WideOr5~3|datab"
    Warning (332126): Node "c|md|WideOr5~2|datab"
    Warning (332126): Node "c|md|WideOr5~5|dataa"
    Warning (332126): Node "c|md|WideOr5~5|combout"
    Warning (332126): Node "c|md|WideOr5~0|datab"
    Warning (332126): Node "c|md|ALUOp[1]~0|dataa"
    Warning (332126): Node "c|md|ALUOp[1]~0|combout"
    Warning (332126): Node "c|srcbmux|y[10]~1|datac"
    Warning (332126): Node "c|srcbmux|y[10]~1|combout"
    Warning (332126): Node "c|srcbmux|y[10]~2|dataf"
    Warning (332126): Node "c|srcbmux|y[10]~2|combout"
    Warning (332126): Node "resultmux|y~32|datac"
    Warning (332126): Node "resultmux|y~32|combout"
    Warning (332126): Node "resultmux|y[31]|dataa"
    Warning (332126): Node "resultmux|y~17|datac"
    Warning (332126): Node "resultmux|y~17|combout"
    Warning (332126): Node "resultmux|y[16]|dataa"
    Warning (332126): Node "resultmux|y[16]|combout"
    Warning (332126): Node "muxB|y[16]|datab"
    Warning (332126): Node "muxB|y[16]|combout"
    Warning (332126): Node "srcbmux|y[16]|dataa"
    Warning (332126): Node "srcbmux|y[16]|combout"
    Warning (332126): Node "alu|LessThan0~22|datac"
    Warning (332126): Node "alu|LessThan0~22|combout"
    Warning (332126): Node "alu|LessThan0~23|dataf"
    Warning (332126): Node "alu|LessThan0~23|combout"
    Warning (332126): Node "alu|Mux31~8|dataa"
    Warning (332126): Node "alu|Mux31~8|combout"
    Warning (332126): Node "alu|Mux31|datab"
    Warning (332126): Node "alu|Mux31|combout"
    Warning (332126): Node "PCSrc~1|datab"
    Warning (332126): Node "PCSrc~1|combout"
    Warning (332126): Node "PCSrc|datac"
    Warning (332126): Node "alu|LessThan0~27|datac"
    Warning (332126): Node "alu|LessThan0~27|combout"
    Warning (332126): Node "alu|Mux31~8|datab"
    Warning (332126): Node "alu|Add0~89|dataf"
    Warning (332126): Node "alu|Add0~89|cout"
    Warning (332126): Node "alu|Add0~125|cin"
    Warning (332126): Node "alu|Add0~125|cout"
    Warning (332126): Node "alu|Add0~121|cin"
    Warning (332126): Node "alu|Add0~121|cout"
    Warning (332126): Node "alu|Add0~109|cin"
    Warning (332126): Node "alu|Add0~109|cout"
    Warning (332126): Node "alu|Add0~65|cin"
    Warning (332126): Node "alu|Add0~65|cout"
    Warning (332126): Node "alu|Add0~85|cin"
    Warning (332126): Node "alu|Add0~85|cout"
    Warning (332126): Node "alu|Add0~69|cin"
    Warning (332126): Node "alu|Add0~69|cout"
    Warning (332126): Node "alu|Add0~77|cin"
    Warning (332126): Node "alu|Add0~77|cout"
    Warning (332126): Node "alu|Add0~101|cin"
    Warning (332126): Node "alu|Add0~101|cout"
    Warning (332126): Node "alu|Add0~97|cin"
    Warning (332126): Node "alu|Add0~97|cout"
    Warning (332126): Node "alu|Add0~93|cin"
    Warning (332126): Node "alu|Add0~93|cout"
    Warning (332126): Node "alu|Add0~73|cin"
    Warning (332126): Node "alu|Add0~73|cout"
    Warning (332126): Node "alu|Add0~81|cin"
    Warning (332126): Node "alu|Add0~81|cout"
    Warning (332126): Node "alu|Add0~117|cin"
    Warning (332126): Node "alu|Add0~117|cout"
    Warning (332126): Node "alu|Add0~113|cin"
    Warning (332126): Node "alu|Add0~113|cout"
    Warning (332126): Node "alu|Add0~57|cin"
    Warning (332126): Node "alu|Add0~113|sumout"
    Warning (332126): Node "alu|Mux1~0|dataa"
    Warning (332126): Node "alu|Mux1~0|combout"
    Warning (332126): Node "alu|Mux1~2|dataa"
    Warning (332126): Node "alu|Mux1~2|combout"
    Warning (332126): Node "PCSrc~9|datac"
    Warning (332126): Node "PCSrc~9|combout"
    Warning (332126): Node "PCSrc|dataf"
    Warning (332126): Node "alu|Add0~117|sumout"
    Warning (332126): Node "alu|Mux2~0|dataa"
    Warning (332126): Node "alu|Mux2~0|combout"
    Warning (332126): Node "alu|Mux2~2|dataa"
    Warning (332126): Node "alu|Mux2~2|combout"
    Warning (332126): Node "PCSrc~9|datad"
    Warning (332126): Node "alu|Add0~81|sumout"
    Warning (332126): Node "alu|Mux3~0|dataa"
    Warning (332126): Node "alu|Mux3~0|combout"
    Warning (332126): Node "alu|Mux3~2|dataa"
    Warning (332126): Node "alu|Mux3~2|combout"
    Warning (332126): Node "PCSrc~3|datac"
    Warning (332126): Node "PCSrc~3|combout"
    Warning (332126): Node "PCSrc|datad"
    Warning (332126): Node "alu|Add0~73|sumout"
    Warning (332126): Node "alu|Mux4~0|dataa"
    Warning (332126): Node "alu|Mux4~0|combout"
    Warning (332126): Node "alu|Mux4~2|dataa"
    Warning (332126): Node "alu|Mux4~2|combout"
    Warning (332126): Node "PCSrc~1|datae"
    Warning (332126): Node "alu|Add0~93|sumout"
    Warning (332126): Node "alu|Mux5~0|dataa"
    Warning (332126): Node "alu|Mux5~0|combout"
    Warning (332126): Node "alu|Mux5~2|dataa"
    Warning (332126): Node "alu|Mux5~2|combout"
    Warning (332126): Node "PCSrc~6|datac"
    Warning (332126): Node "PCSrc~6|combout"
    Warning (332126): Node "PCSrc|datae"
    Warning (332126): Node "alu|Add0~97|sumout"
    Warning (332126): Node "alu|Mux6~0|dataa"
    Warning (332126): Node "alu|Mux6~0|combout"
    Warning (332126): Node "alu|Mux6~2|dataa"
    Warning (332126): Node "alu|Mux6~2|combout"
    Warning (332126): Node "PCSrc~6|datad"
    Warning (332126): Node "alu|Add0~101|sumout"
    Warning (332126): Node "alu|Mux7~0|dataa"
    Warning (332126): Node "alu|Mux7~0|combout"
    Warning (332126): Node "alu|Mux7~2|dataa"
    Warning (332126): Node "alu|Mux7~2|combout"
    Warning (332126): Node "PCSrc~6|datae"
    Warning (332126): Node "alu|Add0~77|sumout"
    Warning (332126): Node "alu|Mux8~0|dataa"
    Warning (332126): Node "alu|Mux8~0|combout"
    Warning (332126): Node "alu|Mux8~2|dataa"
    Warning (332126): Node "alu|Mux8~2|combout"
    Warning (332126): Node "PCSrc~3|datab"
    Warning (332126): Node "alu|Add0~69|sumout"
    Warning (332126): Node "alu|Mux9~0|dataa"
    Warning (332126): Node "alu|Mux9~0|combout"
    Warning (332126): Node "alu|Mux9~2|dataa"
    Warning (332126): Node "alu|Mux9~2|combout"
    Warning (332126): Node "PCSrc~1|datad"
    Warning (332126): Node "alu|Add0~85|sumout"
    Warning (332126): Node "alu|Mux10~0|dataa"
    Warning (332126): Node "alu|Mux10~0|combout"
    Warning (332126): Node "alu|Mux10~2|dataa"
    Warning (332126): Node "alu|Mux10~2|combout"
    Warning (332126): Node "PCSrc~3|datad"
    Warning (332126): Node "alu|Add0~65|sumout"
    Warning (332126): Node "alu|Mux11~0|dataa"
    Warning (332126): Node "alu|Mux11~0|combout"
    Warning (332126): Node "alu|Mux11~2|dataa"
    Warning (332126): Node "alu|Mux11~2|combout"
    Warning (332126): Node "PCSrc~1|datac"
    Warning (332126): Node "alu|Add0~109|sumout"
    Warning (332126): Node "alu|Mux12~0|dataa"
    Warning (332126): Node "alu|Mux12~0|combout"
    Warning (332126): Node "alu|Mux12~2|dataa"
    Warning (332126): Node "alu|Mux12~2|combout"
    Warning (332126): Node "alu|Mux12~3|datab"
    Warning (332126): Node "alu|Mux12~3|combout"
    Warning (332126): Node "PCSrc~9|datab"
    Warning (332126): Node "alu|Add0~121|sumout"
    Warning (332126): Node "alu|Mux13~0|dataa"
    Warning (332126): Node "alu|Mux13~0|combout"
    Warning (332126): Node "alu|Mux13~2|dataa"
    Warning (332126): Node "alu|Mux13~2|combout"
    Warning (332126): Node "PCSrc~8|datac"
    Warning (332126): Node "PCSrc~8|combout"
    Warning (332126): Node "PCSrc~9|datae"
    Warning (332126): Node "alu|Add0~125|sumout"
    Warning (332126): Node "alu|Mux14~0|dataa"
    Warning (332126): Node "alu|Mux14~0|combout"
    Warning (332126): Node "alu|Mux14~2|dataa"
    Warning (332126): Node "alu|Mux14~2|combout"
    Warning (332126): Node "PCSrc~8|datad"
    Warning (332126): Node "alu|Add0~89|sumout"
    Warning (332126): Node "alu|Mux15~0|dataa"
    Warning (332126): Node "alu|Mux15~0|combout"
    Warning (332126): Node "alu|Mux15~2|dataa"
    Warning (332126): Node "alu|Mux15~2|combout"
    Warning (332126): Node "PCSrc~2|datae"
    Warning (332126): Node "PCSrc~2|combout"
    Warning (332126): Node "PCSrc~3|datae"
    Warning (332126): Node "alu|Add1~89|datac"
    Warning (332126): Node "alu|Add1~89|cout"
    Warning (332126): Node "alu|Add1~125|cin"
    Warning (332126): Node "alu|Add1~125|cout"
    Warning (332126): Node "alu|Add1~121|cin"
    Warning (332126): Node "alu|Add1~121|cout"
    Warning (332126): Node "alu|Add1~109|cin"
    Warning (332126): Node "alu|Add1~109|cout"
    Warning (332126): Node "alu|Add1~65|cin"
    Warning (332126): Node "alu|Add1~65|cout"
    Warning (332126): Node "alu|Add1~85|cin"
    Warning (332126): Node "alu|Add1~85|cout"
    Warning (332126): Node "alu|Add1~69|cin"
    Warning (332126): Node "alu|Add1~69|cout"
    Warning (332126): Node "alu|Add1~77|cin"
    Warning (332126): Node "alu|Add1~77|cout"
    Warning (332126): Node "alu|Add1~101|cin"
    Warning (332126): Node "alu|Add1~101|cout"
    Warning (332126): Node "alu|Add1~97|cin"
    Warning (332126): Node "alu|Add1~97|cout"
    Warning (332126): Node "alu|Add1~93|cin"
    Warning (332126): Node "alu|Add1~93|cout"
    Warning (332126): Node "alu|Add1~73|cin"
    Warning (332126): Node "alu|Add1~73|cout"
    Warning (332126): Node "alu|Add1~81|cin"
    Warning (332126): Node "alu|Add1~81|cout"
    Warning (332126): Node "alu|Add1~117|cin"
    Warning (332126): Node "alu|Add1~117|cout"
    Warning (332126): Node "alu|Add1~113|cin"
    Warning (332126): Node "alu|Add1~113|cout"
    Warning (332126): Node "alu|Add1~57|cin"
    Warning (332126): Node "alu|Add1~57|sumout"
    Warning (332126): Node "alu|Mux0~0|datab"
    Warning (332126): Node "alu|Add1~113|sumout"
    Warning (332126): Node "alu|Mux1~0|datab"
    Warning (332126): Node "alu|Add1~117|sumout"
    Warning (332126): Node "alu|Mux2~0|datab"
    Warning (332126): Node "alu|Add1~81|sumout"
    Warning (332126): Node "alu|Mux3~0|datab"
    Warning (332126): Node "alu|Add1~73|sumout"
    Warning (332126): Node "alu|Mux4~0|datab"
    Warning (332126): Node "alu|Add1~93|sumout"
    Warning (332126): Node "alu|Mux5~0|datab"
    Warning (332126): Node "alu|Add1~97|sumout"
    Warning (332126): Node "alu|Mux6~0|datab"
    Warning (332126): Node "alu|Add1~101|sumout"
    Warning (332126): Node "alu|Mux7~0|datab"
    Warning (332126): Node "alu|Add1~77|sumout"
    Warning (332126): Node "alu|Mux8~0|datab"
    Warning (332126): Node "alu|Add1~69|sumout"
    Warning (332126): Node "alu|Mux9~0|datab"
    Warning (332126): Node "alu|Add1~85|sumout"
    Warning (332126): Node "alu|Mux10~0|datab"
    Warning (332126): Node "alu|Add1~65|sumout"
    Warning (332126): Node "alu|Mux11~0|datab"
    Warning (332126): Node "alu|Add1~109|sumout"
    Warning (332126): Node "alu|Mux12~0|datab"
    Warning (332126): Node "alu|Add1~121|sumout"
    Warning (332126): Node "alu|Mux13~0|datab"
    Warning (332126): Node "alu|Add1~125|sumout"
    Warning (332126): Node "alu|Mux14~0|datab"
    Warning (332126): Node "alu|Add1~89|shareout"
    Warning (332126): Node "alu|Add1~125|sharein"
    Warning (332126): Node "alu|Add1~89|sumout"
    Warning (332126): Node "alu|Mux15~0|datab"
    Warning (332126): Node "alu|Result~44|dataa"
    Warning (332126): Node "alu|Result~44|combout"
    Warning (332126): Node "alu|Mux15~1|dataa"
    Warning (332126): Node "alu|Mux15~1|combout"
    Warning (332126): Node "alu|Mux15~2|datab"
    Warning (332126): Node "alu|Result~45|dataa"
    Warning (332126): Node "alu|Result~45|combout"
    Warning (332126): Node "alu|Mux15~1|datab"
    Warning (332126): Node "muxA|y[16]|datab"
    Warning (332126): Node "muxA|y[16]|combout"
    Warning (332126): Node "alu|LessThan0~22|datad"
    Warning (332126): Node "alu|LessThan0~27|datad"
    Warning (332126): Node "alu|Add0~89|datad"
    Warning (332126): Node "alu|Result~44|datab"
    Warning (332126): Node "alu|Result~45|datab"
    Warning (332126): Node "alu|Add1~89|datad"
    Warning (332126): Node "resultmux|y~18|datac"
    Warning (332126): Node "resultmux|y~18|combout"
    Warning (332126): Node "resultmux|y[17]|dataa"
    Warning (332126): Node "resultmux|y[17]|combout"
    Warning (332126): Node "alu|Add0~125|dataa"
    Warning (332126): Node "muxB|y[17]|datab"
    Warning (332126): Node "muxB|y[17]|combout"
    Warning (332126): Node "srcbmux|y[17]|dataa"
    Warning (332126): Node "srcbmux|y[17]|combout"
    Warning (332126): Node "alu|LessThan0~20|dataa"
    Warning (332126): Node "alu|LessThan0~20|combout"
    Warning (332126): Node "alu|LessThan0~22|datae"
    Warning (332126): Node "alu|LessThan0~24|datac"
    Warning (332126): Node "alu|LessThan0~24|combout"
    Warning (332126): Node "alu|LessThan0~27|datae"
    Warning (332126): Node "alu|LessThan0~26|datad"
    Warning (332126): Node "alu|LessThan0~26|combout"
    Warning (332126): Node "alu|LessThan0~27|dataf"
    Warning (332126): Node "alu|Add0~125|dataf"
    Warning (332126): Node "alu|Add1~125|datac"
    Warning (332126): Node "alu|Add1~125|shareout"
    Warning (332126): Node "alu|Add1~121|sharein"
    Warning (332126): Node "alu|Result~62|dataa"
    Warning (332126): Node "alu|Result~62|combout"
    Warning (332126): Node "alu|Mux14~1|dataa"
    Warning (332126): Node "alu|Mux14~1|combout"
    Warning (332126): Node "alu|Mux14~2|datab"
    Warning (332126): Node "alu|Result~63|dataa"
    Warning (332126): Node "alu|Result~63|combout"
    Warning (332126): Node "alu|Mux14~1|datab"
    Warning (332126): Node "muxA|y[17]|datab"
    Warning (332126): Node "muxA|y[17]|combout"
    Warning (332126): Node "alu|LessThan0~20|datab"
    Warning (332126): Node "alu|LessThan0~26|datae"
    Warning (332126): Node "alu|Result~62|datab"
    Warning (332126): Node "alu|Result~63|datab"
    Warning (332126): Node "alu|Add1~125|datad"
    Warning (332126): Node "resultmux|y~19|datac"
    Warning (332126): Node "resultmux|y~19|combout"
    Warning (332126): Node "resultmux|y[18]|dataa"
    Warning (332126): Node "resultmux|y[18]|combout"
    Warning (332126): Node "muxB|y[18]|datab"
    Warning (332126): Node "muxB|y[18]|combout"
    Warning (332126): Node "srcbmux|y[18]|dataa"
    Warning (332126): Node "srcbmux|y[18]|combout"
    Warning (332126): Node "alu|LessThan0~19|dataa"
    Warning (332126): Node "alu|LessThan0~19|combout"
    Warning (332126): Node "alu|LessThan0~22|datab"
    Warning (332126): Node "alu|LessThan0~24|datab"
    Warning (332126): Node "alu|LessThan0~26|dataa"
    Warning (332126): Node "alu|Add0~121|dataf"
    Warning (332126): Node "alu|Add1~121|datac"
    Warning (332126): Node "alu|Add1~121|shareout"
    Warning (332126): Node "alu|Add1~109|sharein"
    Warning (332126): Node "alu|Result~60|dataa"
    Warning (332126): Node "alu|Result~60|combout"
    Warning (332126): Node "alu|Mux13~1|dataa"
    Warning (332126): Node "alu|Mux13~1|combout"
    Warning (332126): Node "alu|Mux13~2|datab"
    Warning (332126): Node "alu|Result~61|dataa"
    Warning (332126): Node "alu|Result~61|combout"
    Warning (332126): Node "alu|Mux13~1|datab"
    Warning (332126): Node "muxA|y[18]|datab"
    Warning (332126): Node "muxA|y[18]|combout"
    Warning (332126): Node "alu|LessThan0~19|datab"
    Warning (332126): Node "alu|LessThan0~26|datab"
    Warning (332126): Node "alu|Add0~121|datad"
    Warning (332126): Node "alu|Result~60|datab"
    Warning (332126): Node "alu|Result~61|datab"
    Warning (332126): Node "alu|Add1~121|datad"
    Warning (332126): Node "resultmux|y~20|datac"
    Warning (332126): Node "resultmux|y~20|combout"
    Warning (332126): Node "resultmux|y[19]|dataa"
    Warning (332126): Node "resultmux|y[19]|combout"
    Warning (332126): Node "alu|Add0~109|dataa"
    Warning (332126): Node "muxB|y[19]|datab"
    Warning (332126): Node "muxB|y[19]|combout"
    Warning (332126): Node "srcbmux|y[19]|dataa"
    Warning (332126): Node "srcbmux|y[19]|combout"
    Warning (332126): Node "alu|LessThan0~18|datae"
    Warning (332126): Node "alu|LessThan0~18|combout"
    Warning (332126): Node "alu|LessThan0~22|dataa"
    Warning (332126): Node "alu|LessThan0~24|dataa"
    Warning (332126): Node "alu|LessThan0~26|datac"
    Warning (332126): Node "alu|LessThan0~25|datae"
    Warning (332126): Node "alu|LessThan0~25|combout"
    Warning (332126): Node "alu|LessThan0~26|dataf"
    Warning (332126): Node "alu|Add0~109|dataf"
    Warning (332126): Node "alu|Add1~109|datac"
    Warning (332126): Node "alu|Add1~109|shareout"
    Warning (332126): Node "alu|Add1~65|sharein"
    Warning (332126): Node "alu|Result~54|dataa"
    Warning (332126): Node "alu|Result~54|combout"
    Warning (332126): Node "alu|Mux12~1|dataa"
    Warning (332126): Node "alu|Mux12~1|combout"
    Warning (332126): Node "alu|Mux12~2|datab"
    Warning (332126): Node "alu|Result~55|dataa"
    Warning (332126): Node "alu|Result~55|combout"
    Warning (332126): Node "alu|Mux12~1|datab"
    Warning (332126): Node "muxA|y[19]|datab"
    Warning (332126): Node "muxA|y[19]|combout"
    Warning (332126): Node "alu|LessThan0~18|dataf"
    Warning (332126): Node "alu|LessThan0~25|dataf"
    Warning (332126): Node "alu|Result~54|datab"
    Warning (332126): Node "alu|Result~55|datab"
    Warning (332126): Node "alu|Add1~109|datad"
    Warning (332126): Node "resultmux|y~21|datac"
    Warning (332126): Node "resultmux|y~21|combout"
    Warning (332126): Node "resultmux|y[20]|dataa"
    Warning (332126): Node "resultmux|y[20]|combout"
    Warning (332126): Node "muxB|y[20]|datab"
    Warning (332126): Node "muxB|y[20]|combout"
    Warning (332126): Node "srcbmux|y[20]|dataa"
    Warning (332126): Node "srcbmux|y[20]|combout"
    Warning (332126): Node "alu|LessThan0~18|datac"
    Warning (332126): Node "alu|LessThan0~25|datac"
    Warning (332126): Node "alu|Add0~65|dataf"
    Warning (332126): Node "alu|Add1~65|datac"
    Warning (332126): Node "alu|Add1~65|shareout"
    Warning (332126): Node "alu|Add1~85|sharein"
    Warning (332126): Node "alu|Result~32|dataa"
    Warning (332126): Node "alu|Result~32|combout"
    Warning (332126): Node "alu|Mux11~1|dataa"
    Warning (332126): Node "alu|Mux11~1|combout"
    Warning (332126): Node "alu|Mux11~2|datab"
    Warning (332126): Node "alu|Result~33|dataa"
    Warning (332126): Node "alu|Result~33|combout"
    Warning (332126): Node "alu|Mux11~1|datab"
    Warning (332126): Node "muxA|y[20]|datab"
    Warning (332126): Node "muxA|y[20]|combout"
    Warning (332126): Node "alu|LessThan0~18|datad"
    Warning (332126): Node "alu|LessThan0~25|datad"
    Warning (332126): Node "alu|Add0~65|datad"
    Warning (332126): Node "alu|Result~32|datab"
    Warning (332126): Node "alu|Result~33|datab"
    Warning (332126): Node "alu|Add1~65|datad"
    Warning (332126): Node "resultmux|y~22|datac"
    Warning (332126): Node "resultmux|y~22|combout"
    Warning (332126): Node "resultmux|y[21]|dataa"
    Warning (332126): Node "resultmux|y[21]|combout"
    Warning (332126): Node "alu|Add0~85|dataa"
    Warning (332126): Node "muxB|y[21]|datab"
    Warning (332126): Node "muxB|y[21]|combout"
    Warning (332126): Node "srcbmux|y[21]|dataa"
    Warning (332126): Node "srcbmux|y[21]|combout"
    Warning (332126): Node "alu|LessThan0~18|dataa"
    Warning (332126): Node "alu|LessThan0~25|dataa"
    Warning (332126): Node "alu|Add0~85|dataf"
    Warning (332126): Node "alu|Add1~85|datac"
    Warning (332126): Node "alu|Add1~85|shareout"
    Warning (332126): Node "alu|Add1~69|sharein"
    Warning (332126): Node "alu|Result~42|dataa"
    Warning (332126): Node "alu|Result~42|combout"
    Warning (332126): Node "alu|Mux10~1|dataa"
    Warning (332126): Node "alu|Mux10~1|combout"
    Warning (332126): Node "alu|Mux10~2|datab"
    Warning (332126): Node "alu|Result~43|dataa"
    Warning (332126): Node "alu|Result~43|combout"
    Warning (332126): Node "alu|Mux10~1|datab"
    Warning (332126): Node "muxA|y[21]|datab"
    Warning (332126): Node "muxA|y[21]|combout"
    Warning (332126): Node "alu|LessThan0~18|datab"
    Warning (332126): Node "alu|LessThan0~25|datab"
    Warning (332126): Node "alu|Result~42|datab"
    Warning (332126): Node "alu|Result~43|datab"
    Warning (332126): Node "alu|Add1~85|datad"
    Warning (332126): Node "resultmux|y~23|datac"
    Warning (332126): Node "resultmux|y~23|combout"
    Warning (332126): Node "resultmux|y[22]|dataa"
    Warning (332126): Node "resultmux|y[22]|combout"
    Warning (332126): Node "muxB|y[22]|datab"
    Warning (332126): Node "muxB|y[22]|combout"
    Warning (332126): Node "srcbmux|y[22]|dataa"
    Warning (332126): Node "srcbmux|y[22]|combout"
    Warning (332126): Node "alu|LessThan0~32|datad"
    Warning (332126): Node "alu|LessThan0~32|combout"
    Warning (332126): Node "alu|Mux31~8|datac"
    Warning (332126): Node "alu|LessThan0~36|datad"
    Warning (332126): Node "alu|LessThan0~36|combout"
    Warning (332126): Node "alu|Mux31~8|datad"
    Warning (332126): Node "alu|Add0~69|dataf"
    Warning (332126): Node "alu|Add1~69|datac"
    Warning (332126): Node "alu|Add1~69|shareout"
    Warning (332126): Node "alu|Add1~77|sharein"
    Warning (332126): Node "alu|Result~34|dataa"
    Warning (332126): Node "alu|Result~34|combout"
    Warning (332126): Node "alu|Mux9~1|dataa"
    Warning (332126): Node "alu|Mux9~1|combout"
    Warning (332126): Node "alu|Mux9~2|datab"
    Warning (332126): Node "alu|Result~35|dataa"
    Warning (332126): Node "alu|Result~35|combout"
    Warning (332126): Node "alu|Mux9~1|datab"
    Warning (332126): Node "muxA|y[22]|datab"
    Warning (332126): Node "muxA|y[22]|combout"
    Warning (332126): Node "alu|LessThan0~32|datae"
    Warning (332126): Node "alu|LessThan0~36|datae"
    Warning (332126): Node "alu|Add0~69|datad"
    Warning (332126): Node "alu|Result~34|datab"
    Warning (332126): Node "alu|Result~35|datab"
    Warning (332126): Node "alu|Add1~69|datad"
    Warning (332126): Node "resultmux|y~24|datac"
    Warning (332126): Node "resultmux|y~24|combout"
    Warning (332126): Node "resultmux|y[23]|dataa"
    Warning (332126): Node "resultmux|y[23]|combout"
    Warning (332126): Node "alu|Add0~77|dataa"
    Warning (332126): Node "muxB|y[23]|datab"
    Warning (332126): Node "muxB|y[23]|combout"
    Warning (332126): Node "srcbmux|y[23]|dataa"
    Warning (332126): Node "srcbmux|y[23]|combout"
    Warning (332126): Node "alu|LessThan0~31|dataa"
    Warning (332126): Node "alu|LessThan0~31|combout"
    Warning (332126): Node "alu|LessThan0~32|dataf"
    Warning (332126): Node "alu|LessThan0~36|dataa"
    Warning (332126): Node "alu|Add0~77|dataf"
    Warning (332126): Node "alu|Add1~77|datac"
    Warning (332126): Node "alu|Add1~77|shareout"
    Warning (332126): Node "alu|Add1~101|sharein"
    Warning (332126): Node "alu|Result~38|dataa"
    Warning (332126): Node "alu|Result~38|combout"
    Warning (332126): Node "alu|Mux8~1|dataa"
    Warning (332126): Node "alu|Mux8~1|combout"
    Warning (332126): Node "alu|Mux8~2|datab"
    Warning (332126): Node "alu|Result~39|dataa"
    Warning (332126): Node "alu|Result~39|combout"
    Warning (332126): Node "alu|Mux8~1|datab"
    Warning (332126): Node "muxA|y[23]|datab"
    Warning (332126): Node "muxA|y[23]|combout"
    Warning (332126): Node "alu|LessThan0~31|datab"
    Warning (332126): Node "alu|LessThan0~36|datab"
    Warning (332126): Node "alu|Result~38|datab"
    Warning (332126): Node "alu|Result~39|datab"
    Warning (332126): Node "alu|Add1~77|datad"
    Warning (332126): Node "resultmux|y~25|datac"
    Warning (332126): Node "resultmux|y~25|combout"
    Warning (332126): Node "resultmux|y[24]|dataa"
    Warning (332126): Node "resultmux|y[24]|combout"
    Warning (332126): Node "muxB|y[24]|datab"
    Warning (332126): Node "muxB|y[24]|combout"
    Warning (332126): Node "srcbmux|y[24]|dataa"
    Warning (332126): Node "srcbmux|y[24]|combout"
    Warning (332126): Node "alu|LessThan0~30|dataa"
    Warning (332126): Node "alu|LessThan0~30|combout"
    Warning (332126): Node "alu|LessThan0~32|datac"
    Warning (332126): Node "alu|LessThan0~33|datac"
    Warning (332126): Node "alu|LessThan0~33|combout"
    Warning (332126): Node "alu|LessThan0~36|datac"
    Warning (332126): Node "alu|LessThan0~35|datad"
    Warning (332126): Node "alu|LessThan0~35|combout"
    Warning (332126): Node "alu|LessThan0~36|dataf"
    Warning (332126): Node "alu|Add0~101|dataf"
    Warning (332126): Node "alu|Add1~101|datac"
    Warning (332126): Node "alu|Add1~101|shareout"
    Warning (332126): Node "alu|Add1~97|sharein"
    Warning (332126): Node "alu|Result~50|dataa"
    Warning (332126): Node "alu|Result~50|combout"
    Warning (332126): Node "alu|Mux7~1|dataa"
    Warning (332126): Node "alu|Mux7~1|combout"
    Warning (332126): Node "alu|Mux7~2|datab"
    Warning (332126): Node "alu|Result~51|dataa"
    Warning (332126): Node "alu|Result~51|combout"
    Warning (332126): Node "alu|Mux7~1|datab"
    Warning (332126): Node "muxA|y[24]|datab"
    Warning (332126): Node "muxA|y[24]|combout"
    Warning (332126): Node "alu|LessThan0~30|datab"
    Warning (332126): Node "alu|LessThan0~35|datae"
    Warning (332126): Node "alu|Add0~101|datad"
    Warning (332126): Node "alu|Result~50|datab"
    Warning (332126): Node "alu|Result~51|datab"
    Warning (332126): Node "alu|Add1~101|datad"
    Warning (332126): Node "resultmux|y~26|datac"
    Warning (332126): Node "resultmux|y~26|combout"
    Warning (332126): Node "resultmux|y[25]|dataa"
    Warning (332126): Node "resultmux|y[25]|combout"
    Warning (332126): Node "alu|Add0~97|dataa"
    Warning (332126): Node "muxB|y[25]|datab"
    Warning (332126): Node "muxB|y[25]|combout"
    Warning (332126): Node "srcbmux|y[25]|dataa"
    Warning (332126): Node "srcbmux|y[25]|combout"
    Warning (332126): Node "alu|LessThan0~29|dataa"
    Warning (332126): Node "alu|LessThan0~29|combout"
    Warning (332126): Node "alu|LessThan0~32|datab"
    Warning (332126): Node "alu|LessThan0~33|datab"
    Warning (332126): Node "alu|LessThan0~35|dataa"
    Warning (332126): Node "alu|Add0~97|dataf"
    Warning (332126): Node "alu|Add1~97|datac"
    Warning (332126): Node "alu|Add1~97|shareout"
    Warning (332126): Node "alu|Add1~93|sharein"
    Warning (332126): Node "alu|Result~48|dataa"
    Warning (332126): Node "alu|Result~48|combout"
    Warning (332126): Node "alu|Mux6~1|dataa"
    Warning (332126): Node "alu|Mux6~1|combout"
    Warning (332126): Node "alu|Mux6~2|datab"
    Warning (332126): Node "alu|Result~49|dataa"
    Warning (332126): Node "alu|Result~49|combout"
    Warning (332126): Node "alu|Mux6~1|datab"
    Warning (332126): Node "muxA|y[25]|datab"
    Warning (332126): Node "muxA|y[25]|combout"
    Warning (332126): Node "alu|LessThan0~29|datab"
    Warning (332126): Node "alu|LessThan0~35|datab"
    Warning (332126): Node "alu|Result~48|datab"
    Warning (332126): Node "alu|Result~49|datab"
    Warning (332126): Node "alu|Add1~97|datad"
    Warning (332126): Node "resultmux|y~27|datac"
    Warning (332126): Node "resultmux|y~27|combout"
    Warning (332126): Node "resultmux|y[26]|dataa"
    Warning (332126): Node "resultmux|y[26]|combout"
    Warning (332126): Node "muxB|y[26]|datab"
    Warning (332126): Node "muxB|y[26]|combout"
    Warning (332126): Node "srcbmux|y[26]|dataa"
    Warning (332126): Node "srcbmux|y[26]|combout"
    Warning (332126): Node "alu|LessThan0~28|datae"
    Warning (332126): Node "alu|LessThan0~28|combout"
    Warning (332126): Node "alu|LessThan0~32|dataa"
    Warning (332126): Node "alu|LessThan0~33|dataa"
    Warning (332126): Node "alu|LessThan0~35|datac"
    Warning (332126): Node "alu|LessThan0~34|datae"
    Warning (332126): Node "alu|LessThan0~34|combout"
    Warning (332126): Node "alu|LessThan0~35|dataf"
    Warning (332126): Node "alu|Add0~93|dataf"
    Warning (332126): Node "alu|Add1~93|datac"
    Warning (332126): Node "alu|Add1~93|shareout"
    Warning (332126): Node "alu|Add1~73|sharein"
    Warning (332126): Node "alu|Result~46|dataa"
    Warning (332126): Node "alu|Result~46|combout"
    Warning (332126): Node "alu|Mux5~1|dataa"
    Warning (332126): Node "alu|Mux5~1|combout"
    Warning (332126): Node "alu|Mux5~2|datab"
    Warning (332126): Node "alu|Result~47|dataa"
    Warning (332126): Node "alu|Result~47|combout"
    Warning (332126): Node "alu|Mux5~1|datab"
    Warning (332126): Node "muxA|y[26]|datab"
    Warning (332126): Node "muxA|y[26]|combout"
    Warning (332126): Node "alu|LessThan0~28|dataf"
    Warning (332126): Node "alu|LessThan0~34|dataf"
    Warning (332126): Node "alu|Add0~93|datad"
    Warning (332126): Node "alu|Result~46|datab"
    Warning (332126): Node "alu|Result~47|datab"
    Warning (332126): Node "alu|Add1~93|datad"
    Warning (332126): Node "resultmux|y~28|datac"
    Warning (332126): Node "resultmux|y~28|combout"
    Warning (332126): Node "resultmux|y[27]|dataa"
    Warning (332126): Node "resultmux|y[27]|combout"
    Warning (332126): Node "alu|Add0~73|dataa"
    Warning (332126): Node "muxB|y[27]|datab"
    Warning (332126): Node "muxB|y[27]|combout"
    Warning (332126): Node "srcbmux|y[27]|dataa"
    Warning (332126): Node "srcbmux|y[27]|combout"
    Warning (332126): Node "alu|LessThan0~28|datac"
    Warning (332126): Node "alu|LessThan0~34|datac"
    Warning (332126): Node "alu|Add0~73|dataf"
    Warning (332126): Node "alu|Add1~73|datac"
    Warning (332126): Node "alu|Add1~73|shareout"
    Warning (332126): Node "alu|Add1~81|sharein"
    Warning (332126): Node "alu|Result~36|dataa"
    Warning (332126): Node "alu|Result~36|combout"
    Warning (332126): Node "alu|Mux4~1|dataa"
    Warning (332126): Node "alu|Mux4~1|combout"
    Warning (332126): Node "alu|Mux4~2|datab"
    Warning (332126): Node "alu|Result~37|dataa"
    Warning (332126): Node "alu|Result~37|combout"
    Warning (332126): Node "alu|Mux4~1|datab"
    Warning (332126): Node "muxA|y[27]|datab"
    Warning (332126): Node "muxA|y[27]|combout"
    Warning (332126): Node "alu|LessThan0~28|datad"
    Warning (332126): Node "alu|LessThan0~34|datad"
    Warning (332126): Node "alu|Result~36|datab"
    Warning (332126): Node "alu|Result~37|datab"
    Warning (332126): Node "alu|Add1~73|datad"
    Warning (332126): Node "resultmux|y~29|datac"
    Warning (332126): Node "resultmux|y~29|combout"
    Warning (332126): Node "resultmux|y[28]|dataa"
    Warning (332126): Node "resultmux|y[28]|combout"
    Warning (332126): Node "muxB|y[28]|datab"
    Warning (332126): Node "muxB|y[28]|combout"
    Warning (332126): Node "srcbmux|y[28]|dataa"
    Warning (332126): Node "srcbmux|y[28]|combout"
    Warning (332126): Node "alu|LessThan0~28|dataa"
    Warning (332126): Node "alu|LessThan0~34|dataa"
    Warning (332126): Node "alu|Add0~81|dataf"
    Warning (332126): Node "alu|Add1~81|datac"
    Warning (332126): Node "alu|Add1~81|shareout"
    Warning (332126): Node "alu|Add1~117|sharein"
    Warning (332126): Node "alu|Result~40|dataa"
    Warning (332126): Node "alu|Result~40|combout"
    Warning (332126): Node "alu|Mux3~1|dataa"
    Warning (332126): Node "alu|Mux3~1|combout"
    Warning (332126): Node "alu|Mux3~2|datab"
    Warning (332126): Node "alu|Result~41|dataa"
    Warning (332126): Node "alu|Result~41|combout"
    Warning (332126): Node "alu|Mux3~1|datab"
    Warning (332126): Node "muxA|y[28]|datab"
    Warning (332126): Node "muxA|y[28]|combout"
    Warning (332126): Node "alu|LessThan0~28|datab"
    Warning (332126): Node "alu|LessThan0~34|datab"
    Warning (332126): Node "alu|Add0~81|datad"
    Warning (332126): Node "alu|Result~40|datab"
    Warning (332126): Node "alu|Result~41|datab"
    Warning (332126): Node "alu|Add1~81|datad"
    Warning (332126): Node "resultmux|y~31|datac"
    Warning (332126): Node "resultmux|y~31|combout"
    Warning (332126): Node "resultmux|y[30]|dataa"
    Warning (332126): Node "resultmux|y[30]|combout"
    Warning (332126): Node "muxB|y[30]|datab"
    Warning (332126): Node "muxB|y[30]|combout"
    Warning (332126): Node "srcbmux|y[30]|dataa"
    Warning (332126): Node "srcbmux|y[30]|combout"
    Warning (332126): Node "alu|Mux31~5|dataa"
    Warning (332126): Node "alu|Mux31~5|combout"
    Warning (332126): Node "alu|Mux31~8|datae"
    Warning (332126): Node "alu|Mux31~7|datad"
    Warning (332126): Node "alu|Mux31~7|combout"
    Warning (332126): Node "alu|Mux31~8|dataf"
    Warning (332126): Node "alu|Add0~113|dataf"
    Warning (332126): Node "alu|Add1~113|datac"
    Warning (332126): Node "alu|Add1~113|shareout"
    Warning (332126): Node "alu|Add1~57|sharein"
    Warning (332126): Node "alu|Result~56|dataa"
    Warning (332126): Node "alu|Result~56|combout"
    Warning (332126): Node "alu|Mux1~1|dataa"
    Warning (332126): Node "alu|Mux1~1|combout"
    Warning (332126): Node "alu|Mux1~2|datab"
    Warning (332126): Node "alu|Result~57|dataa"
    Warning (332126): Node "alu|Result~57|combout"
    Warning (332126): Node "alu|Mux1~1|datab"
    Warning (332126): Node "muxA|y[30]|datab"
    Warning (332126): Node "muxA|y[30]|combout"
    Warning (332126): Node "alu|Mux31~5|datab"
    Warning (332126): Node "alu|Mux31~7|datae"
    Warning (332126): Node "alu|Add0~113|datad"
    Warning (332126): Node "alu|Add1~113|datad"
    Warning (332126): Node "alu|Result~56|datab"
    Warning (332126): Node "alu|Result~57|datab"
    Warning (332126): Node "resultmux|y~30|datac"
    Warning (332126): Node "resultmux|y~30|combout"
    Warning (332126): Node "resultmux|y[29]|dataa"
    Warning (332126): Node "resultmux|y[29]|combout"
    Warning (332126): Node "alu|Add0~117|dataa"
    Warning (332126): Node "muxB|y[29]|datab"
    Warning (332126): Node "muxB|y[29]|combout"
    Warning (332126): Node "srcbmux|y[29]|dataa"
    Warning (332126): Node "srcbmux|y[29]|combout"
    Warning (332126): Node "alu|Mux31~5|datad"
    Warning (332126): Node "alu|Mux31~6|dataa"
    Warning (332126): Node "alu|Mux31~6|combout"
    Warning (332126): Node "alu|Mux31~7|dataf"
    Warning (332126): Node "alu|Add0~117|dataf"
    Warning (332126): Node "alu|Result~58|dataa"
    Warning (332126): Node "alu|Result~58|combout"
    Warning (332126): Node "alu|Mux2~1|dataa"
    Warning (332126): Node "alu|Mux2~1|combout"
    Warning (332126): Node "alu|Mux2~2|datab"
    Warning (332126): Node "alu|Result~59|dataa"
    Warning (332126): Node "alu|Result~59|combout"
    Warning (332126): Node "alu|Mux2~1|datab"
    Warning (332126): Node "alu|Add1~117|datac"
    Warning (332126): Node "alu|Add1~117|shareout"
    Warning (332126): Node "alu|Add1~113|sharein"
    Warning (332126): Node "muxA|y[29]|datab"
    Warning (332126): Node "muxA|y[29]|combout"
    Warning (332126): Node "alu|Mux31~5|datae"
    Warning (332126): Node "alu|Result~58|datab"
    Warning (332126): Node "alu|Result~59|datab"
    Warning (332126): Node "alu|Add1~117|datad"
    Warning (332126): Node "alu|Mux31~6|datab"
    Warning (332126): Node "resultmux|y~1|datac"
    Warning (332126): Node "resultmux|y~1|combout"
    Warning (332126): Node "resultmux|y[0]|dataa"
    Warning (332126): Node "resultmux|y[0]|combout"
    Warning (332126): Node "muxB|y[0]|datab"
    Warning (332126): Node "muxB|y[0]|combout"
    Warning (332126): Node "srcbmux|y[0]|dataa"
    Warning (332126): Node "srcbmux|y[0]|combout"
    Warning (332126): Node "alu|Add1~61|datac"
    Warning (332126): Node "alu|Add1~61|shareout"
    Warning (332126): Node "alu|Add1~105|sharein"
    Warning (332126): Node "alu|Add1~105|cout"
    Warning (332126): Node "alu|Add1~13|cin"
    Warning (332126): Node "alu|Add1~13|sumout"
    Warning (332126): Node "alu|Mux29~0|datab"
    Warning (332126): Node "alu|Mux29~0|combout"
    Warning (332126): Node "alu|Mux29~2|dataa"
    Warning (332126): Node "alu|Mux29~2|combout"
    Warning (332126): Node "PCSrc~4|datab"
    Warning (332126): Node "PCSrc~4|combout"
    Warning (332126): Node "PCSrc~5|datae"
    Warning (332126): Node "PCSrc~5|combout"
    Warning (332126): Node "PCSrc~6|dataf"
    Warning (332126): Node "alu|Add1~13|cout"
    Warning (332126): Node "alu|Add1~17|cin"
    Warning (332126): Node "alu|Add1~17|sumout"
    Warning (332126): Node "alu|Mux28~0|datab"
    Warning (332126): Node "alu|Mux28~0|combout"
    Warning (332126): Node "alu|Mux28~2|dataa"
    Warning (332126): Node "alu|Mux28~2|combout"
    Warning (332126): Node "PCSrc~4|datac"
    Warning (332126): Node "alu|Add1~17|cout"
    Warning (332126): Node "alu|Add1~21|cin"
    Warning (332126): Node "alu|Add1~21|sumout"
    Warning (332126): Node "alu|Mux27~0|datab"
    Warning (332126): Node "alu|Mux27~0|combout"
    Warning (332126): Node "alu|Mux27~2|dataa"
    Warning (332126): Node "alu|Mux27~2|combout"
    Warning (332126): Node "alu|Mux27~3|datab"
    Warning (332126): Node "alu|Mux27~3|combout"
    Warning (332126): Node "PCSrc~5|datad"
    Warning (332126): Node "alu|Add1~21|cout"
    Warning (332126): Node "alu|Add1~25|cin"
    Warning (332126): Node "alu|Add1~25|sumout"
    Warning (332126): Node "alu|Mux26~0|datab"
    Warning (332126): Node "alu|Mux26~0|combout"
    Warning (332126): Node "alu|Mux26~2|dataa"
    Warning (332126): Node "alu|Mux26~2|combout"
    Warning (332126): Node "PCSrc~7|datab"
    Warning (332126): Node "PCSrc~7|combout"
    Warning (332126): Node "PCSrc~8|datae"
    Warning (332126): Node "alu|Add1~25|cout"
    Warning (332126): Node "alu|Add1~29|cin"
    Warning (332126): Node "alu|Add1~29|sumout"
    Warning (332126): Node "alu|Mux25~0|datab"
    Warning (332126): Node "alu|Mux25~0|combout"
    Warning (332126): Node "alu|Mux25~2|dataa"
    Warning (332126): Node "alu|Mux25~2|combout"
    Warning (332126): Node "PCSrc~7|datac"
    Warning (332126): Node "alu|Add1~29|cout"
    Warning (332126): Node "alu|Add1~33|cin"
    Warning (332126): Node "alu|Add1~33|sumout"
    Warning (332126): Node "alu|Mux24~0|datab"
    Warning (332126): Node "alu|Mux24~0|combout"
    Warning (332126): Node "alu|Mux24~2|dataa"
    Warning (332126): Node "alu|Mux24~2|combout"
    Warning (332126): Node "PCSrc~7|datad"
    Warning (332126): Node "alu|Add1~33|cout"
    Warning (332126): Node "alu|Add1~37|cin"
    Warning (332126): Node "alu|Add1~37|sumout"
    Warning (332126): Node "alu|Mux23~0|datab"
    Warning (332126): Node "alu|Mux23~0|combout"
    Warning (332126): Node "alu|Mux23~2|dataa"
    Warning (332126): Node "alu|Mux23~2|combout"
    Warning (332126): Node "PCSrc~7|datae"
    Warning (332126): Node "alu|Add1~37|cout"
    Warning (332126): Node "alu|Add1~41|cin"
    Warning (332126): Node "alu|Add1~41|sumout"
    Warning (332126): Node "alu|Mux22~0|datab"
    Warning (332126): Node "alu|Mux22~0|combout"
    Warning (332126): Node "alu|Mux22~2|dataa"
    Warning (332126): Node "alu|Mux22~2|combout"
    Warning (332126): Node "PCSrc~8|datab"
    Warning (332126): Node "alu|Add1~41|cout"
    Warning (332126): Node "alu|Add1~45|cin"
    Warning (332126): Node "alu|Add1~45|sumout"
    Warning (332126): Node "alu|Mux21~0|datab"
    Warning (332126): Node "alu|Mux21~0|combout"
    Warning (332126): Node "alu|Mux21~2|dataa"
    Warning (332126): Node "alu|Mux21~2|combout"
    Warning (332126): Node "PCSrc~2|datab"
    Warning (332126): Node "alu|Add1~45|cout"
    Warning (332126): Node "alu|Add1~49|cin"
    Warning (332126): Node "alu|Add1~49|sumout"
    Warning (332126): Node "alu|Mux20~0|datab"
    Warning (332126): Node "alu|Mux20~0|combout"
    Warning (332126): Node "alu|Mux20~2|dataa"
    Warning (332126): Node "alu|Mux20~2|combout"
    Warning (332126): Node "PCSrc~2|datac"
    Warning (332126): Node "alu|Add1~49|cout"
    Warning (332126): Node "alu|Add1~53|cin"
    Warning (332126): Node "alu|Add1~53|sumout"
    Warning (332126): Node "alu|Mux19~0|datab"
    Warning (332126): Node "alu|Mux19~0|combout"
    Warning (332126): Node "alu|Mux19~2|dataa"
    Warning (332126): Node "alu|Mux19~2|combout"
    Warning (332126): Node "PCSrc~2|datad"
    Warning (332126): Node "alu|Add1~53|cout"
    Warning (332126): Node "alu|Add1~9|cin"
    Warning (332126): Node "alu|Add1~9|sumout"
    Warning (332126): Node "alu|Mux18~0|datab"
    Warning (332126): Node "alu|Mux18~0|combout"
    Warning (332126): Node "alu|Mux18~2|dataa"
    Warning (332126): Node "alu|Mux18~2|combout"
    Warning (332126): Node "PCSrc~5|datac"
    Warning (332126): Node "alu|Add1~9|cout"
    Warning (332126): Node "alu|Add1~5|cin"
    Warning (332126): Node "alu|Add1~5|sumout"
    Warning (332126): Node "alu|Mux17~0|datab"
    Warning (332126): Node "alu|Mux17~0|combout"
    Warning (332126): Node "alu|Mux17~2|dataa"
    Warning (332126): Node "alu|Mux17~2|combout"
    Warning (332126): Node "PCSrc~5|datab"
    Warning (332126): Node "alu|Add1~5|cout"
    Warning (332126): Node "alu|Add1~1|cin"
    Warning (332126): Node "alu|Add1~1|cout"
    Warning (332126): Node "alu|Add1~89|cin"
    Warning (332126): Node "alu|Add1~1|sumout"
    Warning (332126): Node "alu|Mux16~1|datab"
    Warning (332126): Node "alu|Mux16~1|combout"
    Warning (332126): Node "alu|Mux16~3|dataa"
    Warning (332126): Node "alu|Mux16~3|combout"
    Warning (332126): Node "alu|Mux16~4|datab"
    Warning (332126): Node "alu|Mux16~4|combout"
    Warning (332126): Node "PCSrc~6|datab"
    Warning (332126): Node "alu|Add1~105|sumout"
    Warning (332126): Node "alu|Mux30~0|datab"
    Warning (332126): Node "alu|Mux30~0|combout"
    Warning (332126): Node "alu|Mux30~2|dataa"
    Warning (332126): Node "alu|Mux30~2|combout"
    Warning (332126): Node "PCSrc~4|datae"
    Warning (332126): Node "alu|Add1~61|sumout"
    Warning (332126): Node "alu|Mux31~0|datab"
    Warning (332126): Node "alu|Mux31~0|combout"
    Warning (332126): Node "alu|Mux31~2|dataa"
    Warning (332126): Node "alu|Mux31~2|combout"
    Warning (332126): Node "alu|Mux31|dataa"
    Warning (332126): Node "alu|Result~30|datab"
    Warning (332126): Node "alu|Result~30|combout"
    Warning (332126): Node "alu|Mux31~1|dataa"
    Warning (332126): Node "alu|Mux31~1|combout"
    Warning (332126): Node "alu|Mux31~2|datab"
    Warning (332126): Node "alu|Result~31|datab"
    Warning (332126): Node "alu|Result~31|combout"
    Warning (332126): Node "alu|Mux31~1|datab"
    Warning (332126): Node "alu|LessThan0~3|datac"
    Warning (332126): Node "alu|LessThan0~3|combout"
    Warning (332126): Node "alu|LessThan0~6|datad"
    Warning (332126): Node "alu|LessThan0~6|combout"
    Warning (332126): Node "alu|LessThan0~23|dataa"
    Warning (332126): Node "alu|Add0~61|dataf"
    Warning (332126): Node "alu|Add0~61|sumout"
    Warning (332126): Node "alu|Mux31~0|dataa"
    Warning (332126): Node "alu|Add0~61|cout"
    Warning (332126): Node "alu|Add0~105|cin"
    Warning (332126): Node "alu|Add0~105|sumout"
    Warning (332126): Node "alu|Mux30~0|dataa"
    Warning (332126): Node "alu|Add0~105|cout"
    Warning (332126): Node "alu|Add0~13|cin"
    Warning (332126): Node "alu|Add0~13|sumout"
    Warning (332126): Node "alu|Mux29~0|dataa"
    Warning (332126): Node "alu|Add0~13|cout"
    Warning (332126): Node "alu|Add0~17|cin"
    Warning (332126): Node "alu|Add0~17|sumout"
    Warning (332126): Node "alu|Mux28~0|dataa"
    Warning (332126): Node "alu|Add0~17|cout"
    Warning (332126): Node "alu|Add0~21|cin"
    Warning (332126): Node "alu|Add0~21|sumout"
    Warning (332126): Node "alu|Mux27~0|dataa"
    Warning (332126): Node "alu|Add0~21|cout"
    Warning (332126): Node "alu|Add0~25|cin"
    Warning (332126): Node "alu|Add0~25|sumout"
    Warning (332126): Node "alu|Mux26~0|dataa"
    Warning (332126): Node "alu|Add0~25|cout"
    Warning (332126): Node "alu|Add0~29|cin"
    Warning (332126): Node "alu|Add0~29|sumout"
    Warning (332126): Node "alu|Mux25~0|dataa"
    Warning (332126): Node "alu|Add0~29|cout"
    Warning (332126): Node "alu|Add0~33|cin"
    Warning (332126): Node "alu|Add0~33|sumout"
    Warning (332126): Node "alu|Mux24~0|dataa"
    Warning (332126): Node "alu|Add0~33|cout"
    Warning (332126): Node "alu|Add0~37|cin"
    Warning (332126): Node "alu|Add0~37|sumout"
    Warning (332126): Node "alu|Mux23~0|dataa"
    Warning (332126): Node "alu|Add0~37|cout"
    Warning (332126): Node "alu|Add0~41|cin"
    Warning (332126): Node "alu|Add0~41|sumout"
    Warning (332126): Node "alu|Mux22~0|dataa"
    Warning (332126): Node "alu|Add0~41|cout"
    Warning (332126): Node "alu|Add0~45|cin"
    Warning (332126): Node "alu|Add0~45|sumout"
    Warning (332126): Node "alu|Mux21~0|dataa"
    Warning (332126): Node "alu|Add0~45|cout"
    Warning (332126): Node "alu|Add0~49|cin"
    Warning (332126): Node "alu|Add0~49|sumout"
    Warning (332126): Node "alu|Mux20~0|dataa"
    Warning (332126): Node "alu|Add0~49|cout"
    Warning (332126): Node "alu|Add0~53|cin"
    Warning (332126): Node "alu|Add0~53|sumout"
    Warning (332126): Node "alu|Mux19~0|dataa"
    Warning (332126): Node "alu|Add0~53|cout"
    Warning (332126): Node "alu|Add0~9|cin"
    Warning (332126): Node "alu|Add0~9|sumout"
    Warning (332126): Node "alu|Mux18~0|dataa"
    Warning (332126): Node "alu|Add0~9|cout"
    Warning (332126): Node "alu|Add0~5|cin"
    Warning (332126): Node "alu|Add0~5|sumout"
    Warning (332126): Node "alu|Mux17~0|dataa"
    Warning (332126): Node "alu|Add0~5|cout"
    Warning (332126): Node "alu|Add0~1|cin"
    Warning (332126): Node "alu|Add0~1|sumout"
    Warning (332126): Node "alu|Mux16~1|dataa"
    Warning (332126): Node "alu|Add0~1|cout"
    Warning (332126): Node "alu|Add0~89|cin"
    Warning (332126): Node "muxA|y[0]|datab"
    Warning (332126): Node "muxA|y[0]|combout"
    Warning (332126): Node "alu|Result~30|dataa"
    Warning (332126): Node "alu|Result~31|dataa"
    Warning (332126): Node "alu|LessThan0~3|datab"
    Warning (332126): Node "alu|Add0~61|datad"
    Warning (332126): Node "alu|Add1~61|datad"
    Warning (332126): Node "resultmux|y~2|datac"
    Warning (332126): Node "resultmux|y~2|combout"
    Warning (332126): Node "resultmux|y[1]|dataa"
    Warning (332126): Node "resultmux|y[1]|combout"
    Warning (332126): Node "alu|Add0~105|dataa"
    Warning (332126): Node "muxB|y[1]|datab"
    Warning (332126): Node "muxB|y[1]|combout"
    Warning (332126): Node "srcbmux|y[1]|dataa"
    Warning (332126): Node "srcbmux|y[1]|combout"
    Warning (332126): Node "alu|Add1~105|datac"
    Warning (332126): Node "alu|Add1~105|shareout"
    Warning (332126): Node "alu|Add1~13|sharein"
    Warning (332126): Node "alu|LessThan0~3|dataa"
    Warning (332126): Node "alu|Add0~105|dataf"
    Warning (332126): Node "alu|Result~52|dataa"
    Warning (332126): Node "alu|Result~52|combout"
    Warning (332126): Node "alu|Mux30~1|dataa"
    Warning (332126): Node "alu|Mux30~1|combout"
    Warning (332126): Node "alu|Mux30~2|datab"
    Warning (332126): Node "alu|Result~53|dataa"
    Warning (332126): Node "alu|Result~53|combout"
    Warning (332126): Node "alu|Mux30~1|datab"
    Warning (332126): Node "muxA|y[1]|datab"
    Warning (332126): Node "muxA|y[1]|combout"
    Warning (332126): Node "alu|LessThan0~3|datad"
    Warning (332126): Node "alu|Result~52|datab"
    Warning (332126): Node "alu|Result~53|datab"
    Warning (332126): Node "alu|Add1~105|datad"
    Warning (332126): Node "resultmux|y~16|datac"
    Warning (332126): Node "resultmux|y~16|combout"
    Warning (332126): Node "resultmux|y[15]|dataa"
    Warning (332126): Node "resultmux|y[15]|combout"
    Warning (332126): Node "alu|Add0~1|dataa"
    Warning (332126): Node "muxB|y[15]|datab"
    Warning (332126): Node "muxB|y[15]|combout"
    Warning (332126): Node "srcbmux|y[15]|dataa"
    Warning (332126): Node "srcbmux|y[15]|combout"
    Warning (332126): Node "alu|LessThan0~21|dataa"
    Warning (332126): Node "alu|LessThan0~21|combout"
    Warning (332126): Node "alu|LessThan0~22|dataf"
    Warning (332126): Node "alu|LessThan0~27|dataa"
    Warning (332126): Node "alu|Add0~1|dataf"
    Warning (332126): Node "alu|Add1~1|datac"
    Warning (332126): Node "alu|Add1~1|shareout"
    Warning (332126): Node "alu|Add1~89|sharein"
    Warning (332126): Node "alu|Result~0|dataa"
    Warning (332126): Node "alu|Result~0|combout"
    Warning (332126): Node "alu|Mux16~2|dataa"
    Warning (332126): Node "alu|Mux16~2|combout"
    Warning (332126): Node "alu|Mux16~3|datab"
    Warning (332126): Node "alu|Result~1|dataa"
    Warning (332126): Node "alu|Result~1|combout"
    Warning (332126): Node "alu|Mux16~2|datab"
    Warning (332126): Node "muxA|y[15]|datab"
    Warning (332126): Node "muxA|y[15]|combout"
    Warning (332126): Node "alu|LessThan0~21|datab"
    Warning (332126): Node "alu|LessThan0~27|datab"
    Warning (332126): Node "alu|Add1~1|datad"
    Warning (332126): Node "alu|Result~0|datab"
    Warning (332126): Node "alu|Result~1|datab"
    Warning (332126): Node "resultmux|y~3|datac"
    Warning (332126): Node "resultmux|y~3|combout"
    Warning (332126): Node "resultmux|y[2]|dataa"
    Warning (332126): Node "resultmux|y[2]|combout"
    Warning (332126): Node "muxA|y[2]|datab"
    Warning (332126): Node "muxA|y[2]|combout"
    Warning (332126): Node "alu|Result~6|dataa"
    Warning (332126): Node "alu|Result~6|combout"
    Warning (332126): Node "alu|Mux29~1|dataa"
    Warning (332126): Node "alu|Mux29~1|combout"
    Warning (332126): Node "alu|Mux29~2|datab"
    Warning (332126): Node "alu|Result~7|dataa"
    Warning (332126): Node "alu|Result~7|combout"
    Warning (332126): Node "alu|Mux29~1|datab"
    Warning (332126): Node "alu|LessThan0~4|datab"
    Warning (332126): Node "alu|LessThan0~4|combout"
    Warning (332126): Node "alu|LessThan0~6|datae"
    Warning (332126): Node "alu|LessThan0~5|datab"
    Warning (332126): Node "alu|LessThan0~5|combout"
    Warning (332126): Node "alu|LessThan0~6|dataf"
    Warning (332126): Node "alu|Add0~13|datad"
    Warning (332126): Node "alu|Add1~13|datad"
    Warning (332126): Node "alu|Add1~13|shareout"
    Warning (332126): Node "alu|Add1~17|sharein"
    Warning (332126): Node "muxB|y[2]|datab"
    Warning (332126): Node "muxB|y[2]|combout"
    Warning (332126): Node "srcbmux|y[2]|dataa"
    Warning (332126): Node "srcbmux|y[2]|combout"
    Warning (332126): Node "alu|Result~6|datab"
    Warning (332126): Node "alu|LessThan0~4|datac"
    Warning (332126): Node "alu|LessThan0~5|datac"
    Warning (332126): Node "alu|Add0~13|dataf"
    Warning (332126): Node "alu|Add1~13|datac"
    Warning (332126): Node "alu|Result~7|datab"
    Warning (332126): Node "resultmux|y~4|datac"
    Warning (332126): Node "resultmux|y~4|combout"
    Warning (332126): Node "resultmux|y[3]|dataa"
    Warning (332126): Node "resultmux|y[3]|combout"
    Warning (332126): Node "alu|Add0~17|dataa"
    Warning (332126): Node "muxB|y[3]|datab"
    Warning (332126): Node "muxB|y[3]|combout"
    Warning (332126): Node "srcbmux|y[3]|dataa"
    Warning (332126): Node "srcbmux|y[3]|combout"
    Warning (332126): Node "alu|Result~8|dataa"
    Warning (332126): Node "alu|Result~8|combout"
    Warning (332126): Node "alu|Mux28~1|dataa"
    Warning (332126): Node "alu|Mux28~1|combout"
    Warning (332126): Node "alu|Mux28~2|datab"
    Warning (332126): Node "alu|Result~9|dataa"
    Warning (332126): Node "alu|Result~9|combout"
    Warning (332126): Node "alu|Mux28~1|datab"
    Warning (332126): Node "alu|LessThan0~4|dataa"
    Warning (332126): Node "alu|LessThan0~5|dataa"
    Warning (332126): Node "alu|Add0~17|dataf"
    Warning (332126): Node "alu|Add1~17|datac"
    Warning (332126): Node "alu|Add1~17|shareout"
    Warning (332126): Node "alu|Add1~21|sharein"
    Warning (332126): Node "muxA|y[3]|datab"
    Warning (332126): Node "muxA|y[3]|combout"
    Warning (332126): Node "alu|Result~8|datab"
    Warning (332126): Node "alu|LessThan0~4|datad"
    Warning (332126): Node "alu|LessThan0~5|datad"
    Warning (332126): Node "alu|Add1~17|datad"
    Warning (332126): Node "alu|Result~9|datab"
    Warning (332126): Node "resultmux|y~5|datac"
    Warning (332126): Node "resultmux|y~5|combout"
    Warning (332126): Node "resultmux|y[4]|dataa"
    Warning (332126): Node "resultmux|y[4]|combout"
    Warning (332126): Node "muxA|y[4]|datab"
    Warning (332126): Node "muxA|y[4]|combout"
    Warning (332126): Node "alu|Result~10|dataa"
    Warning (332126): Node "alu|Result~10|combout"
    Warning (332126): Node "alu|Mux27~1|dataa"
    Warning (332126): Node "alu|Mux27~1|combout"
    Warning (332126): Node "alu|Mux27~2|datab"
    Warning (332126): Node "alu|Result~11|dataa"
    Warning (332126): Node "alu|Result~11|combout"
    Warning (332126): Node "alu|Mux27~1|datab"
    Warning (332126): Node "alu|LessThan0~2|dataa"
    Warning (332126): Node "alu|LessThan0~2|combout"
    Warning (332126): Node "alu|LessThan0~6|datac"
    Warning (332126): Node "alu|LessThan0~8|datab"
    Warning (332126): Node "alu|LessThan0~8|combout"
    Warning (332126): Node "alu|LessThan0~23|datab"
    Warning (332126): Node "alu|Add0~21|datad"
    Warning (332126): Node "alu|Add1~21|datad"
    Warning (332126): Node "alu|Add1~21|shareout"
    Warning (332126): Node "alu|Add1~25|sharein"
    Warning (332126): Node "muxB|y[4]|datab"
    Warning (332126): Node "muxB|y[4]|combout"
    Warning (332126): Node "srcbmux|y[4]|dataa"
    Warning (332126): Node "srcbmux|y[4]|combout"
    Warning (332126): Node "alu|Result~10|datab"
    Warning (332126): Node "alu|LessThan0~2|datab"
    Warning (332126): Node "alu|LessThan0~8|datac"
    Warning (332126): Node "alu|Add0~21|dataf"
    Warning (332126): Node "alu|Add1~21|datac"
    Warning (332126): Node "alu|Result~11|datab"
    Warning (332126): Node "resultmux|y~6|datac"
    Warning (332126): Node "resultmux|y~6|combout"
    Warning (332126): Node "resultmux|y[5]|dataa"
    Warning (332126): Node "resultmux|y[5]|combout"
    Warning (332126): Node "alu|Add0~25|dataa"
    Warning (332126): Node "muxB|y[5]|datab"
    Warning (332126): Node "muxB|y[5]|combout"
    Warning (332126): Node "srcbmux|y[5]|dataa"
    Warning (332126): Node "srcbmux|y[5]|combout"
    Warning (332126): Node "alu|Result~12|dataa"
    Warning (332126): Node "alu|Result~12|combout"
    Warning (332126): Node "alu|Mux26~1|dataa"
    Warning (332126): Node "alu|Mux26~1|combout"
    Warning (332126): Node "alu|Mux26~2|datab"
    Warning (332126): Node "alu|Result~13|dataa"
    Warning (332126): Node "alu|Result~13|combout"
    Warning (332126): Node "alu|Mux26~1|datab"
    Warning (332126): Node "alu|LessThan0~1|dataa"
    Warning (332126): Node "alu|LessThan0~1|combout"
    Warning (332126): Node "alu|LessThan0~6|datab"
    Warning (332126): Node "alu|LessThan0~8|dataa"
    Warning (332126): Node "alu|Add0~25|dataf"
    Warning (332126): Node "alu|Add1~25|datac"
    Warning (332126): Node "alu|Add1~25|shareout"
    Warning (332126): Node "alu|Add1~29|sharein"
    Warning (332126): Node "muxA|y[5]|datab"
    Warning (332126): Node "muxA|y[5]|combout"
    Warning (332126): Node "alu|Result~12|datab"
    Warning (332126): Node "alu|LessThan0~1|datab"
    Warning (332126): Node "alu|LessThan0~8|datad"
    Warning (332126): Node "alu|Add1~25|datad"
    Warning (332126): Node "alu|Result~13|datab"
    Warning (332126): Node "resultmux|y~7|datac"
    Warning (332126): Node "resultmux|y~7|combout"
    Warning (332126): Node "resultmux|y[6]|dataa"
    Warning (332126): Node "resultmux|y[6]|combout"
    Warning (332126): Node "muxA|y[6]|datab"
    Warning (332126): Node "muxA|y[6]|combout"
    Warning (332126): Node "alu|Result~14|dataa"
    Warning (332126): Node "alu|Result~14|combout"
    Warning (332126): Node "alu|Mux25~1|dataa"
    Warning (332126): Node "alu|Mux25~1|combout"
    Warning (332126): Node "alu|Mux25~2|datab"
    Warning (332126): Node "alu|Result~15|dataa"
    Warning (332126): Node "alu|Result~15|combout"
    Warning (332126): Node "alu|Mux25~1|datab"
    Warning (332126): Node "alu|LessThan0~0|datab"
    Warning (332126): Node "alu|LessThan0~0|combout"
    Warning (332126): Node "alu|LessThan0~6|dataa"
    Warning (332126): Node "alu|LessThan0~8|datae"
    Warning (332126): Node "alu|LessThan0~7|datab"
    Warning (332126): Node "alu|LessThan0~7|combout"
    Warning (332126): Node "alu|LessThan0~8|dataf"
    Warning (332126): Node "alu|Add0~29|datad"
    Warning (332126): Node "alu|Add1~29|datad"
    Warning (332126): Node "alu|Add1~29|shareout"
    Warning (332126): Node "alu|Add1~33|sharein"
    Warning (332126): Node "muxB|y[6]|datab"
    Warning (332126): Node "muxB|y[6]|combout"
    Warning (332126): Node "srcbmux|y[6]|dataa"
    Warning (332126): Node "srcbmux|y[6]|combout"
    Warning (332126): Node "alu|Result~14|datab"
    Warning (332126): Node "alu|LessThan0~0|datac"
    Warning (332126): Node "alu|LessThan0~7|datac"
    Warning (332126): Node "alu|Add0~29|dataf"
    Warning (332126): Node "alu|Add1~29|datac"
    Warning (332126): Node "alu|Result~15|datab"
    Warning (332126): Node "resultmux|y~8|datac"
    Warning (332126): Node "resultmux|y~8|combout"
    Warning (332126): Node "resultmux|y[7]|dataa"
    Warning (332126): Node "resultmux|y[7]|combout"
    Warning (332126): Node "alu|Add0~33|dataa"
    Warning (332126): Node "muxB|y[7]|datab"
    Warning (332126): Node "muxB|y[7]|combout"
    Warning (332126): Node "srcbmux|y[7]|dataa"
    Warning (332126): Node "srcbmux|y[7]|combout"
    Warning (332126): Node "alu|Result~16|dataa"
    Warning (332126): Node "alu|Result~16|combout"
    Warning (332126): Node "alu|Mux24~1|dataa"
    Warning (332126): Node "alu|Mux24~1|combout"
    Warning (332126): Node "alu|Mux24~2|datab"
    Warning (332126): Node "alu|Result~17|dataa"
    Warning (332126): Node "alu|Result~17|combout"
    Warning (332126): Node "alu|Mux24~1|datab"
    Warning (332126): Node "alu|LessThan0~0|dataa"
    Warning (332126): Node "alu|LessThan0~7|dataa"
    Warning (332126): Node "alu|Add0~33|dataf"
    Warning (332126): Node "alu|Add1~33|datac"
    Warning (332126): Node "alu|Add1~33|shareout"
    Warning (332126): Node "alu|Add1~37|sharein"
    Warning (332126): Node "muxA|y[7]|datab"
    Warning (332126): Node "muxA|y[7]|combout"
    Warning (332126): Node "alu|Result~16|datab"
    Warning (332126): Node "alu|LessThan0~0|datad"
    Warning (332126): Node "alu|LessThan0~7|datad"
    Warning (332126): Node "alu|Add1~33|datad"
    Warning (332126): Node "alu|Result~17|datab"
    Warning (332126): Node "resultmux|y~10|datac"
    Warning (332126): Node "resultmux|y~10|combout"
    Warning (332126): Node "resultmux|y[9]|dataa"
    Warning (332126): Node "resultmux|y[9]|combout"
    Warning (332126): Node "alu|Add0~41|dataa"
    Warning (332126): Node "muxB|y[9]|datab"
    Warning (332126): Node "muxB|y[9]|combout"
    Warning (332126): Node "srcbmux|y[9]|dataa"
    Warning (332126): Node "srcbmux|y[9]|combout"
    Warning (332126): Node "alu|Result~20|dataa"
    Warning (332126): Node "alu|Result~20|combout"
    Warning (332126): Node "alu|Mux22~1|dataa"
    Warning (332126): Node "alu|Mux22~1|combout"
    Warning (332126): Node "alu|Mux22~2|datab"
    Warning (332126): Node "alu|Result~21|dataa"
    Warning (332126): Node "alu|Result~21|combout"
    Warning (332126): Node "alu|Mux22~1|datab"
    Warning (332126): Node "alu|LessThan0~12|dataa"
    Warning (332126): Node "alu|LessThan0~12|combout"
    Warning (332126): Node "alu|LessThan0~13|dataf"
    Warning (332126): Node "alu|LessThan0~13|combout"
    Warning (332126): Node "alu|LessThan0~23|datac"
    Warning (332126): Node "alu|LessThan0~17|dataa"
    Warning (332126): Node "alu|LessThan0~17|combout"
    Warning (332126): Node "alu|LessThan0~23|datae"
    Warning (332126): Node "alu|Add0~41|dataf"
    Warning (332126): Node "alu|Add1~41|datac"
    Warning (332126): Node "alu|Add1~41|shareout"
    Warning (332126): Node "alu|Add1~45|sharein"
    Warning (332126): Node "muxA|y[9]|datab"
    Warning (332126): Node "muxA|y[9]|combout"
    Warning (332126): Node "alu|Result~20|datab"
    Warning (332126): Node "alu|LessThan0~12|datab"
    Warning (332126): Node "alu|LessThan0~17|datab"
    Warning (332126): Node "alu|Add1~41|datad"
    Warning (332126): Node "alu|Result~21|datab"
    Warning (332126): Node "resultmux|y~14|datac"
    Warning (332126): Node "resultmux|y~14|combout"
    Warning (332126): Node "resultmux|y[13]|dataa"
    Warning (332126): Node "resultmux|y[13]|combout"
    Warning (332126): Node "alu|Add0~9|dataa"
    Warning (332126): Node "muxB|y[13]|datab"
    Warning (332126): Node "muxB|y[13]|combout"
    Warning (332126): Node "srcbmux|y[13]|dataa"
    Warning (332126): Node "srcbmux|y[13]|combout"
    Warning (332126): Node "alu|Result~4|dataa"
    Warning (332126): Node "alu|Result~4|combout"
    Warning (332126): Node "alu|Mux18~1|dataa"
    Warning (332126): Node "alu|Mux18~1|combout"
    Warning (332126): Node "alu|Mux18~2|datab"
    Warning (332126): Node "alu|Result~5|dataa"
    Warning (332126): Node "alu|Result~5|combout"
    Warning (332126): Node "alu|Mux18~1|datab"
    Warning (332126): Node "alu|LessThan0~14|datac"
    Warning (332126): Node "alu|LessThan0~14|combout"
    Warning (332126): Node "alu|LessThan0~15|dataf"
    Warning (332126): Node "alu|LessThan0~15|combout"
    Warning (332126): Node "alu|LessThan0~23|datad"
    Warning (332126): Node "alu|LessThan0~9|datac"
    Warning (332126): Node "alu|LessThan0~9|combout"
    Warning (332126): Node "alu|LessThan0~13|datac"
    Warning (332126): Node "alu|LessThan0~15|datae"
    Warning (332126): Node "alu|LessThan0~17|datac"
    Warning (332126): Node "alu|Add0~9|dataf"
    Warning (332126): Node "alu|Add1~9|datac"
    Warning (332126): Node "alu|Add1~9|shareout"
    Warning (332126): Node "alu|Add1~5|sharein"
    Warning (332126): Node "muxA|y[13]|datab"
    Warning (332126): Node "muxA|y[13]|combout"
    Warning (332126): Node "alu|Result~4|datab"
    Warning (332126): Node "alu|LessThan0~14|dataf"
    Warning (332126): Node "alu|LessThan0~9|dataf"
    Warning (332126): Node "alu|Add1~9|datad"
    Warning (332126): Node "alu|Result~5|datab"
    Warning (332126): Node "resultmux|y~11|datac"
    Warning (332126): Node "resultmux|y~11|combout"
    Warning (332126): Node "resultmux|y[10]|dataa"
    Warning (332126): Node "resultmux|y[10]|combout"
    Warning (332126): Node "muxA|y[10]|datab"
    Warning (332126): Node "muxA|y[10]|combout"
    Warning (332126): Node "alu|Result~22|dataa"
    Warning (332126): Node "alu|Result~22|combout"
    Warning (332126): Node "alu|Mux21~1|dataa"
    Warning (332126): Node "alu|Mux21~1|combout"
    Warning (332126): Node "alu|Mux21~2|datab"
    Warning (332126): Node "alu|Result~23|dataa"
    Warning (332126): Node "alu|Result~23|combout"
    Warning (332126): Node "alu|Mux21~1|datab"
    Warning (332126): Node "alu|LessThan0~15|datab"
    Warning (332126): Node "alu|LessThan0~11|dataa"
    Warning (332126): Node "alu|LessThan0~11|combout"
    Warning (332126): Node "alu|LessThan0~13|datae"
    Warning (332126): Node "alu|LessThan0~17|datae"
    Warning (332126): Node "alu|Add0~45|datad"
    Warning (332126): Node "alu|Add1~45|datad"
    Warning (332126): Node "alu|Add1~45|shareout"
    Warning (332126): Node "alu|Add1~49|sharein"
    Warning (332126): Node "muxB|y[10]|datab"
    Warning (332126): Node "muxB|y[10]|combout"
    Warning (332126): Node "srcbmux|y[10]|dataa"
    Warning (332126): Node "srcbmux|y[10]|combout"
    Warning (332126): Node "alu|Result~22|datab"
    Warning (332126): Node "alu|LessThan0~15|datac"
    Warning (332126): Node "alu|LessThan0~11|datab"
    Warning (332126): Node "alu|Add0~45|dataf"
    Warning (332126): Node "alu|Add1~45|datac"
    Warning (332126): Node "alu|Result~23|datab"
    Warning (332126): Node "resultmux|y~12|datac"
    Warning (332126): Node "resultmux|y~12|combout"
    Warning (332126): Node "resultmux|y[11]|dataa"
    Warning (332126): Node "resultmux|y[11]|combout"
    Warning (332126): Node "alu|Add0~49|dataa"
    Warning (332126): Node "muxB|y[11]|datab"
    Warning (332126): Node "muxB|y[11]|combout"
    Warning (332126): Node "srcbmux|y[11]|dataa"
    Warning (332126): Node "srcbmux|y[11]|combout"
    Warning (332126): Node "alu|Result~24|dataa"
    Warning (332126): Node "alu|Result~24|combout"
    Warning (332126): Node "alu|Mux20~1|dataa"
    Warning (332126): Node "alu|Mux20~1|combout"
    Warning (332126): Node "alu|Mux20~2|datab"
    Warning (332126): Node "alu|Result~25|dataa"
    Warning (332126): Node "alu|Result~25|combout"
    Warning (332126): Node "alu|Mux20~1|datab"
    Warning (332126): Node "alu|LessThan0~15|dataa"
    Warning (332126): Node "alu|LessThan0~10|dataa"
    Warning (332126): Node "alu|LessThan0~10|combout"
    Warning (332126): Node "alu|LessThan0~13|datad"
    Warning (332126): Node "alu|LessThan0~17|datad"
    Warning (332126): Node "alu|Add0~49|dataf"
    Warning (332126): Node "alu|Add1~49|datac"
    Warning (332126): Node "alu|Add1~49|shareout"
    Warning (332126): Node "alu|Add1~53|sharein"
    Warning (332126): Node "muxA|y[11]|datab"
    Warning (332126): Node "muxA|y[11]|combout"
    Warning (332126): Node "alu|Result~24|datab"
    Warning (332126): Node "alu|LessThan0~15|datad"
    Warning (332126): Node "alu|LessThan0~10|datab"
    Warning (332126): Node "alu|Add1~49|datad"
    Warning (332126): Node "alu|Result~25|datab"
    Warning (332126): Node "resultmux|y~13|datac"
    Warning (332126): Node "resultmux|y~13|combout"
    Warning (332126): Node "resultmux|y[12]|dataa"
    Warning (332126): Node "resultmux|y[12]|combout"
    Warning (332126): Node "muxA|y[12]|datab"
    Warning (332126): Node "muxA|y[12]|combout"
    Warning (332126): Node "alu|Result~26|dataa"
    Warning (332126): Node "alu|Result~26|combout"
    Warning (332126): Node "alu|Mux19~1|dataa"
    Warning (332126): Node "alu|Mux19~1|combout"
    Warning (332126): Node "alu|Mux19~2|datab"
    Warning (332126): Node "alu|Result~27|dataa"
    Warning (332126): Node "alu|Result~27|combout"
    Warning (332126): Node "alu|Mux19~1|datab"
    Warning (332126): Node "alu|LessThan0~14|datad"
    Warning (332126): Node "alu|LessThan0~9|datad"
    Warning (332126): Node "alu|Add0~53|datad"
    Warning (332126): Node "alu|Add1~53|datad"
    Warning (332126): Node "alu|Add1~53|shareout"
    Warning (332126): Node "alu|Add1~9|sharein"
    Warning (332126): Node "muxB|y[12]|datab"
    Warning (332126): Node "muxB|y[12]|combout"
    Warning (332126): Node "srcbmux|y[12]|dataa"
    Warning (332126): Node "srcbmux|y[12]|combout"
    Warning (332126): Node "alu|Result~26|datab"
    Warning (332126): Node "alu|LessThan0~14|datae"
    Warning (332126): Node "alu|LessThan0~9|datae"
    Warning (332126): Node "alu|Add0~53|dataf"
    Warning (332126): Node "alu|Add1~53|datac"
    Warning (332126): Node "alu|Result~27|datab"
    Warning (332126): Node "resultmux|y~15|datac"
    Warning (332126): Node "resultmux|y~15|combout"
    Warning (332126): Node "resultmux|y[14]|dataa"
    Warning (332126): Node "resultmux|y[14]|combout"
    Warning (332126): Node "muxA|y[14]|datab"
    Warning (332126): Node "muxA|y[14]|combout"
    Warning (332126): Node "alu|Result~2|dataa"
    Warning (332126): Node "alu|Result~2|combout"
    Warning (332126): Node "alu|Mux17~1|dataa"
    Warning (332126): Node "alu|Mux17~1|combout"
    Warning (332126): Node "alu|Mux17~2|datab"
    Warning (332126): Node "alu|Result~3|dataa"
    Warning (332126): Node "alu|Result~3|combout"
    Warning (332126): Node "alu|Mux17~1|datab"
    Warning (332126): Node "alu|LessThan0~14|dataa"
    Warning (332126): Node "alu|LessThan0~9|dataa"
    Warning (332126): Node "alu|Add0~5|datad"
    Warning (332126): Node "alu|Add1~5|datad"
    Warning (332126): Node "alu|Add1~5|shareout"
    Warning (332126): Node "alu|Add1~1|sharein"
    Warning (332126): Node "muxB|y[14]|datab"
    Warning (332126): Node "muxB|y[14]|combout"
    Warning (332126): Node "srcbmux|y[14]|dataa"
    Warning (332126): Node "srcbmux|y[14]|combout"
    Warning (332126): Node "alu|Result~2|datab"
    Warning (332126): Node "alu|LessThan0~14|datab"
    Warning (332126): Node "alu|LessThan0~9|datab"
    Warning (332126): Node "alu|Add0~5|dataf"
    Warning (332126): Node "alu|Add1~5|datac"
    Warning (332126): Node "alu|Result~3|datab"
    Warning (332126): Node "resultmux|y~9|datac"
    Warning (332126): Node "resultmux|y~9|combout"
    Warning (332126): Node "resultmux|y[8]|dataa"
    Warning (332126): Node "resultmux|y[8]|combout"
    Warning (332126): Node "muxA|y[8]|datab"
    Warning (332126): Node "muxA|y[8]|combout"
    Warning (332126): Node "alu|Result~18|dataa"
    Warning (332126): Node "alu|Result~18|combout"
    Warning (332126): Node "alu|Mux23~1|dataa"
    Warning (332126): Node "alu|Mux23~1|combout"
    Warning (332126): Node "alu|Mux23~2|datab"
    Warning (332126): Node "alu|Result~19|dataa"
    Warning (332126): Node "alu|Result~19|combout"
    Warning (332126): Node "alu|Mux23~1|datab"
    Warning (332126): Node "alu|LessThan0~13|dataa"
    Warning (332126): Node "alu|LessThan0~16|dataa"
    Warning (332126): Node "alu|LessThan0~16|combout"
    Warning (332126): Node "alu|LessThan0~17|dataf"
    Warning (332126): Node "alu|Add0~37|datad"
    Warning (332126): Node "alu|Add1~37|datad"
    Warning (332126): Node "alu|Add1~37|shareout"
    Warning (332126): Node "alu|Add1~41|sharein"
    Warning (332126): Node "muxB|y[8]|datab"
    Warning (332126): Node "muxB|y[8]|combout"
    Warning (332126): Node "srcbmux|y[8]|dataa"
    Warning (332126): Node "srcbmux|y[8]|combout"
    Warning (332126): Node "alu|Result~18|datab"
    Warning (332126): Node "alu|LessThan0~13|datab"
    Warning (332126): Node "alu|LessThan0~16|datab"
    Warning (332126): Node "alu|Add0~37|dataf"
    Warning (332126): Node "alu|Add1~37|datac"
    Warning (332126): Node "alu|Result~19|datab"
    Warning (332126): Node "c|srcbmux|y[10]~2|datab"
    Warning (332126): Node "ins|y[5]~4|dataa"
    Warning (332126): Node "ins|y[5]~4|combout"
    Warning (332126): Node "c|md|WideOr5~3|datac"
    Warning (332126): Node "c|srcbmux|y[10]~1|datad"
    Warning (332126): Node "ins|y[24]~1|dataa"
    Warning (332126): Node "HU|Equal1~0|dataa"
    Warning (332126): Node "HU|Equal1~0|combout"
    Warning (332126): Node "HU|Equal1~2|datac"
    Warning (332126): Node "HU|Equal1~1|dataa"
    Warning (332126): Node "HU|Equal1~1|combout"
    Warning (332126): Node "HU|Equal1~2|datad"
    Warning (332126): Node "ins|y[19]~0|dataa"
    Warning (332126): Node "ins|y[19]~0|combout"
    Warning (332126): Node "HU|Equal0~2|datab"
    Warning (332126): Node "HU|Equal0~2|combout"
    Warning (332126): Node "c|srcbmux|y[11]~3|datab"
    Warning (332126): Node "c|srcbmux|y[10]~2|datac"
    Warning (332126): Node "HU|Equal0~0|dataa"
    Warning (332126): Node "HU|Equal0~0|combout"
    Warning (332126): Node "HU|Equal0~2|datac"
    Warning (332126): Node "HU|Equal0~1|dataa"
    Warning (332126): Node "HU|Equal0~1|combout"
    Warning (332126): Node "HU|Equal0~2|datad"
    Warning (332126): Node "ins|y[0]~3|dataa"
    Warning (332126): Node "ins|y[0]~3|combout"
    Warning (332126): Node "c|srcbmux|y[10]~1|datab"
    Warning (332126): Node "ins|y[4]~2|dataa"
    Warning (332126): Node "ins|y[4]~2|combout"
    Warning (332126): Node "c|md|WideOr5~2|datac"
    Warning (332126): Node "c|srcbmux|y[10]~1|dataa"
    Warning (332126): Node "ins|y[6]~5|datab"
    Warning (332126): Node "ins|y[6]~5|combout"
    Warning (332126): Node "c|md|WideOr5~0|datac"
    Warning (332126): Node "muxB|y[31]|datab"
    Warning (332126): Node "muxB|y[31]|combout"
    Warning (332126): Node "srcbmux|y[31]|dataa"
    Warning (332126): Node "srcbmux|y[31]|combout"
    Warning (332126): Node "alu|Mux31~4|dataa"
    Warning (332126): Node "alu|Mux31~4|combout"
    Warning (332126): Node "alu|Mux31~5|datac"
    Warning (332126): Node "alu|Mux31~7|dataa"
    Warning (332126): Node "alu|Add0~57|dataf"
    Warning (332126): Node "alu|Add1~57|datac"
    Warning (332126): Node "alu|Result~28|dataa"
    Warning (332126): Node "alu|Result~28|combout"
    Warning (332126): Node "alu|Mux0~1|dataa"
    Warning (332126): Node "alu|Mux0~1|combout"
    Warning (332126): Node "alu|Mux0~2|datab"
    Warning (332126): Node "alu|Result~29|dataa"
    Warning (332126): Node "alu|Result~29|combout"
    Warning (332126): Node "alu|Mux0~1|datab"
    Warning (332126): Node "muxA|y[31]|datab"
    Warning (332126): Node "muxA|y[31]|combout"
    Warning (332126): Node "alu|Mux31~4|datab"
    Warning (332126): Node "alu|Mux31~7|datab"
    Warning (332126): Node "alu|Add1~57|datad"
    Warning (332126): Node "alu|Result~28|datab"
    Warning (332126): Node "alu|Result~29|datab"
    Warning (332126): Node "resultmux|y[16]|datac"
    Warning (332126): Node "resultmux|y[17]|datac"
    Warning (332126): Node "resultmux|y[18]|datac"
    Warning (332126): Node "resultmux|y[19]|datac"
    Warning (332126): Node "resultmux|y[20]|datac"
    Warning (332126): Node "resultmux|y[21]|datac"
    Warning (332126): Node "resultmux|y[22]|datac"
    Warning (332126): Node "resultmux|y[23]|datac"
    Warning (332126): Node "resultmux|y[24]|datac"
    Warning (332126): Node "resultmux|y[25]|datac"
    Warning (332126): Node "resultmux|y[26]|datac"
    Warning (332126): Node "resultmux|y[27]|datac"
    Warning (332126): Node "resultmux|y[28]|datac"
    Warning (332126): Node "resultmux|y[30]|datac"
    Warning (332126): Node "resultmux|y[29]|datac"
    Warning (332126): Node "resultmux|y[0]|datac"
    Warning (332126): Node "resultmux|y[1]|datac"
    Warning (332126): Node "resultmux|y[15]|datac"
    Warning (332126): Node "resultmux|y[2]|datac"
    Warning (332126): Node "resultmux|y[3]|datac"
    Warning (332126): Node "resultmux|y[4]|datac"
    Warning (332126): Node "resultmux|y[5]|datac"
    Warning (332126): Node "resultmux|y[6]|datac"
    Warning (332126): Node "resultmux|y[7]|datac"
    Warning (332126): Node "resultmux|y[9]|datac"
    Warning (332126): Node "resultmux|y[13]|datac"
    Warning (332126): Node "resultmux|y[10]|datac"
    Warning (332126): Node "resultmux|y[11]|datac"
    Warning (332126): Node "resultmux|y[12]|datac"
    Warning (332126): Node "resultmux|y[14]|datac"
    Warning (332126): Node "resultmux|y[8]|datac"
    Warning (332126): Node "c|srcbmux|y[10]~2|datad"
Critical Warning (332081): Design contains combinational loop of 1551 nodes. Estimating the delays through the loop.
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ram_block3a24~porta_memory_reg is being clocked by clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:04
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:29
Info (170193): Fitter routing operations beginning
Info (170089): 4e+03 ns of routing delay (approximately 2.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:01:00
Info (11888): Total time spent on timing analysis during the Fitter is 23.82 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:57
Info (144001): Generated suppressed messages file C:/Users/PC/Desktop/fyd/PipelinedProcessorwithoutHazard/output_files/PipelinedProcessorwithoutHazard.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 1559 warnings
    Info: Peak virtual memory: 6338 megabytes
    Info: Processing ended: Mon Oct 21 22:34:43 2024
    Info: Elapsed time: 00:06:27
    Info: Total CPU time (on all processors): 00:11:24


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/PC/Desktop/fyd/PipelinedProcessorwithoutHazard/output_files/PipelinedProcessorwithoutHazard.fit.smsg.


