

================================================================
== Vitis HLS Report for 'RNI'
================================================================
* Date:           Tue Oct 29 15:19:23 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.215 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+----------+-----------+-----------+------+----------+---------+
        |                                   |                        |  Latency (cycles)  |   Latency (absolute)  |     Interval    | Pipeline|
        |              Instance             |         Module         |   min   |    max   |    min    |    max    |  min |    max   |   Type  |
        +-----------------------------------+------------------------+---------+----------+-----------+-----------+------+----------+---------+
        |grp_input_layer_fu_263             |input_layer             |     7425|   8396673|  74.250 us|  83.967 ms|  7425|   8396673|       no|
        |grp_inner_layer_1_fu_289           |inner_layer_1           |     4164|  12586884|  41.640 us|  0.126 sec|  4164|  12586884|       no|
        |grp_inner_layer_2_fu_311           |inner_layer_2           |     2084|   6293444|  20.840 us|  62.934 ms|  2084|   6293444|       no|
        |grp_inner_layer_3_fu_333           |inner_layer_3           |     1044|   3146724|  10.440 us|  31.467 ms|  1044|   3146724|       no|
        |grp_output_layer_fu_355            |output_layer            |       52|    786472|   0.520 us|   7.865 ms|    52|    786472|       no|
        |grp_output_stream_dispatch_fu_367  |output_stream_dispatch  |      269|       269|   2.690 us|   2.690 us|   269|       269|       no|
        +-----------------------------------+------------------------+---------+----------+-----------+-----------+------+----------+---------+

        * Loop: 
        +--------------------+---------+---------+------------------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) |     Iteration    |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |      Latency     |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+------------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1   |        ?|        ?|  15059 ~ 31210487|          -|          -|     ?|        no|
        | + VITIS_LOOP_54_1  |        8|        8|                 2|          -|          -|     4|        no|
        +--------------------+---------+---------+------------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       48|   45|   16091|  13882|    -|
|Memory           |        5|    -|      23|     48|    0|
|Multiplexer      |        -|    -|       -|    575|    -|
|Register         |        -|    -|     310|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       53|   45|   16424|  14533|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       18|   20|      15|     27|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+----+------+------+-----+
    |              Instance             |         Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------+------------------------+---------+----+------+------+-----+
    |ctrl_s_axi_U                       |ctrl_s_axi              |        0|   0|    36|    40|    0|
    |grp_exp_core_32_32_66_s_fu_778     |exp_core_32_32_66_s     |        8|  44|  2994|  1775|    0|
    |grp_inner_layer_1_fu_289           |inner_layer_1           |        8|   0|  3176|  2638|    0|
    |grp_inner_layer_2_fu_311           |inner_layer_2           |        8|   0|  3174|  2646|    0|
    |grp_inner_layer_3_fu_333           |inner_layer_3           |        8|   0|  3171|  2636|    0|
    |grp_input_layer_fu_263             |input_layer             |        8|   1|  3168|  2495|    0|
    |grp_output_layer_fu_355            |output_layer            |        8|   0|   262|   574|    0|
    |grp_output_stream_dispatch_fu_367  |output_stream_dispatch  |        0|   0|   110|  1078|    0|
    +-----------------------------------+------------------------+---------+----+------+------+-----+
    |Total                              |                        |       48|  45| 16091| 13882|    0|
    +-----------------------------------+------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |NEURONS_MEMBRANE_U  |NEURONS_MEMBRANE_RAM_AUTO_1R1W  |        1|  0|   0|    0|   244|   16|     1|         3904|
    |NEURONS_STATE_U     |NEURONS_STATE_RAM_AUTO_1R1W     |        0|  1|   4|    0|   244|    1|     1|          244|
    |WEIGHTS_INDEX_U     |WEIGHTS_INDEX_ROM_AUTO_1R       |        1|  0|   0|    0|   245|   14|     1|         3430|
    |out_pkts_data_U     |out_pkts_data_RAM_AUTO_0R0W     |        1|  0|   0|    0|   248|   32|     1|         7936|
    |out_pkts_dest_U     |out_pkts_dest_RAM_AUTO_1R1W     |        1|  0|   0|    0|   248|    6|     1|         1488|
    |out_pkts_id_U       |out_pkts_id_RAM_AUTO_1R1W       |        1|  0|   0|    0|   248|    5|     1|         1240|
    |out_pkts_keep_U     |out_pkts_keep_RAM_AUTO_1R1W     |        0|  8|  16|    0|   248|    4|     1|          992|
    |out_pkts_strb_U     |out_pkts_keep_RAM_AUTO_1R1W     |        0|  8|  16|    0|   248|    4|     1|          992|
    |out_pkts_last_U     |out_pkts_last_RAM_AUTO_1R1W     |        0|  2|   4|    0|   248|    1|     1|          248|
    |out_pkts_user_U     |out_pkts_user_RAM_AUTO_1R1W     |        0|  4|   8|    0|   248|    2|     1|          496|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                |        5| 23|  48|    0|  2469|   85|    10|        20970|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |                    Variable Name                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln54_fu_416_p2                                   |         +|   0|  0|  11|           3|           1|
    |ap_block_state3                                      |       and|   0|  0|   2|           1|           1|
    |grp_output_stream_dispatch_fu_367_out_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln54_fu_410_p2                                  |      icmp|   0|  0|  13|           3|           4|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                |          |   0|  0|  28|           8|           7|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |NEURONS_MEMBRANE_address0                |  37|          7|    8|         56|
    |NEURONS_MEMBRANE_ce0                     |  37|          7|    1|          7|
    |NEURONS_MEMBRANE_d0                      |  31|          6|   16|         96|
    |NEURONS_MEMBRANE_we0                     |  31|          6|    1|          6|
    |NEURONS_STATE_address0                   |  37|          7|    8|         56|
    |NEURONS_STATE_ce0                        |  37|          7|    1|          7|
    |NEURONS_STATE_d0                         |  37|          7|    1|          7|
    |NEURONS_STATE_we0                        |  37|          7|    1|          7|
    |WEIGHTS_INDEX_address0                   |  31|          6|    8|         48|
    |WEIGHTS_INDEX_address1                   |  31|          6|    8|         48|
    |WEIGHTS_INDEX_ce0                        |  31|          6|    1|          6|
    |WEIGHTS_INDEX_ce1                        |  31|          6|    1|          6|
    |ap_NS_fsm                                |  81|         17|    1|         17|
    |grp_exp_core_32_32_66_s_fu_778_ap_start  |  25|          5|    1|          5|
    |grp_exp_core_32_32_66_s_fu_778_x_val     |  25|          5|   35|        175|
    |i_reg_234                                |   9|          2|    3|          6|
    |in_pkts_last_3_1_reg_222                 |   9|          2|    1|          2|
    |in_pkts_last_3_2_reg_245                 |   9|          2|    1|          2|
    |in_stream_TDATA_blk_n                    |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 575|        113|   98|        559|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |add_ln54_reg_694                                |   3|   0|    3|          0|
    |ap_CS_fsm                                       |  16|   0|   16|          0|
    |grp_inner_layer_1_fu_289_ap_start_reg           |   1|   0|    1|          0|
    |grp_inner_layer_2_fu_311_ap_start_reg           |   1|   0|    1|          0|
    |grp_inner_layer_3_fu_333_ap_start_reg           |   1|   0|    1|          0|
    |grp_input_layer_fu_263_ap_start_reg             |   1|   0|    1|          0|
    |grp_output_layer_fu_355_ap_start_reg            |   1|   0|    1|          0|
    |grp_output_stream_dispatch_fu_367_ap_start_reg  |   1|   0|    1|          0|
    |i_reg_234                                       |   3|   0|    3|          0|
    |in_pkts_data_3_1_fu_164                         |  32|   0|   32|          0|
    |in_pkts_data_3_2_fu_168                         |  32|   0|   32|          0|
    |in_pkts_data_3_3_fu_172                         |  32|   0|   32|          0|
    |in_pkts_data_3_3_load_reg_720                   |  32|   0|   32|          0|
    |in_pkts_data_3_fu_160                           |  32|   0|   32|          0|
    |in_pkts_dest_0_reg_714                          |   6|   0|    6|          0|
    |in_pkts_dest_3_1_fu_156                         |   6|   0|    6|          0|
    |in_pkts_dest_3_fu_152                           |   6|   0|    6|          0|
    |in_pkts_id_0_reg_708                            |   5|   0|    5|          0|
    |in_pkts_id_3_1_fu_148                           |   5|   0|    5|          0|
    |in_pkts_id_3_fu_144                             |   5|   0|    5|          0|
    |in_pkts_keep_3_1_fu_120                         |   4|   0|    4|          0|
    |in_pkts_keep_3_fu_116                           |   4|   0|    4|          0|
    |in_pkts_last_3_1_reg_222                        |   1|   0|    1|          0|
    |in_pkts_last_3_2_reg_245                        |   1|   0|    1|          0|
    |in_pkts_last_3_fu_140                           |   1|   0|    1|          0|
    |in_pkts_strb_3_1_fu_128                         |   4|   0|    4|          0|
    |in_pkts_strb_3_fu_124                           |   4|   0|    4|          0|
    |in_pkts_user_3_1_fu_136                         |   2|   0|    2|          0|
    |in_pkts_user_3_fu_132                           |   2|   0|    2|          0|
    |trunc_ln54_1_reg_730                            |  16|   0|   16|          0|
    |trunc_ln54_2_reg_735                            |  16|   0|   16|          0|
    |trunc_ln54_3_reg_740                            |  16|   0|   16|          0|
    |trunc_ln54_reg_725                              |  16|   0|   16|          0|
    |trunc_ln56_reg_699                              |   2|   0|    2|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 310|   0|  310|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------+-----+-----+------------+---------------------+--------------+
|s_axi_ctrl_AWVALID  |   in|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_AWREADY  |  out|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_AWADDR   |   in|    4|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_WVALID   |   in|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_WREADY   |  out|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_WDATA    |   in|   32|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_WSTRB    |   in|    4|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_ARVALID  |   in|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_ARREADY  |  out|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_ARADDR   |   in|    4|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_RVALID   |  out|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_RREADY   |   in|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_RDATA    |  out|   32|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_RRESP    |  out|    2|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_BVALID   |  out|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_BREADY   |   in|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_BRESP    |  out|    2|       s_axi|                 ctrl|   return void|
|ap_clk              |   in|    1|  ap_ctrl_hs|                  RNI|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|                  RNI|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|                  RNI|  return value|
|in_stream_TDATA     |   in|   32|        axis|   in_stream_V_data_V|       pointer|
|in_stream_TVALID    |   in|    1|        axis|   in_stream_V_dest_V|       pointer|
|in_stream_TREADY    |  out|    1|        axis|   in_stream_V_dest_V|       pointer|
|in_stream_TDEST     |   in|    6|        axis|   in_stream_V_dest_V|       pointer|
|in_stream_TKEEP     |   in|    4|        axis|   in_stream_V_keep_V|       pointer|
|in_stream_TSTRB     |   in|    4|        axis|   in_stream_V_strb_V|       pointer|
|in_stream_TUSER     |   in|    2|        axis|   in_stream_V_user_V|       pointer|
|in_stream_TLAST     |   in|    1|        axis|   in_stream_V_last_V|       pointer|
|in_stream_TID       |   in|    5|        axis|     in_stream_V_id_V|       pointer|
|out_stream_TDATA    |  out|   32|        axis|  out_stream_V_data_V|       pointer|
|out_stream_TVALID   |  out|    1|        axis|  out_stream_V_dest_V|       pointer|
|out_stream_TREADY   |   in|    1|        axis|  out_stream_V_dest_V|       pointer|
|out_stream_TDEST    |  out|    6|        axis|  out_stream_V_dest_V|       pointer|
|out_stream_TKEEP    |  out|    4|        axis|  out_stream_V_keep_V|       pointer|
|out_stream_TSTRB    |  out|    4|        axis|  out_stream_V_strb_V|       pointer|
|out_stream_TUSER    |  out|    2|        axis|  out_stream_V_user_V|       pointer|
|out_stream_TLAST    |  out|    1|        axis|  out_stream_V_last_V|       pointer|
|out_stream_TID      |  out|    5|        axis|    out_stream_V_id_V|       pointer|
+--------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 2 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_pkts_keep_3 = alloca i32 1"   --->   Operation 17 'alloca' 'in_pkts_keep_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_pkts_keep_3_1 = alloca i32 1"   --->   Operation 18 'alloca' 'in_pkts_keep_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_pkts_strb_3 = alloca i32 1"   --->   Operation 19 'alloca' 'in_pkts_strb_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_pkts_strb_3_1 = alloca i32 1"   --->   Operation 20 'alloca' 'in_pkts_strb_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_pkts_user_3 = alloca i32 1"   --->   Operation 21 'alloca' 'in_pkts_user_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%in_pkts_user_3_1 = alloca i32 1"   --->   Operation 22 'alloca' 'in_pkts_user_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_pkts_last_3 = alloca i32 1"   --->   Operation 23 'alloca' 'in_pkts_last_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_pkts_id_3 = alloca i32 1"   --->   Operation 24 'alloca' 'in_pkts_id_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_pkts_id_3_1 = alloca i32 1"   --->   Operation 25 'alloca' 'in_pkts_id_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_pkts_dest_3 = alloca i32 1"   --->   Operation 26 'alloca' 'in_pkts_dest_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%in_pkts_dest_3_1 = alloca i32 1"   --->   Operation 27 'alloca' 'in_pkts_dest_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_pkts_data_3 = alloca i32 1"   --->   Operation 28 'alloca' 'in_pkts_data_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_pkts_data_3_1 = alloca i32 1"   --->   Operation 29 'alloca' 'in_pkts_data_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%in_pkts_data_3_2 = alloca i32 1"   --->   Operation 30 'alloca' 'in_pkts_data_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%in_pkts_data_3_3 = alloca i32 1"   --->   Operation 31 'alloca' 'in_pkts_data_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [src/RNI.cpp:19]   --->   Operation 32 'spectopmodule' 'spectopmodule_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_stream_V_data_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_keep_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_strb_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_stream_V_user_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_last_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %in_stream_V_id_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %in_stream_V_dest_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream_V_data_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_keep_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_strb_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %out_stream_V_user_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_last_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %out_stream_V_id_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %out_stream_V_dest_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_19, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_7, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%out_pkts_data = alloca i64 1"   --->   Operation 50 'alloca' 'out_pkts_data' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 51 [1/1] (2.32ns)   --->   "%out_pkts_keep = alloca i64 1"   --->   Operation 51 'alloca' 'out_pkts_keep' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 52 [1/1] (2.32ns)   --->   "%out_pkts_strb = alloca i64 1"   --->   Operation 52 'alloca' 'out_pkts_strb' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 53 [1/1] (2.32ns)   --->   "%out_pkts_user = alloca i64 1"   --->   Operation 53 'alloca' 'out_pkts_user' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 54 [1/1] (2.32ns)   --->   "%out_pkts_last = alloca i64 1"   --->   Operation 54 'alloca' 'out_pkts_last' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 55 [1/1] (3.25ns)   --->   "%out_pkts_id = alloca i64 1"   --->   Operation 55 'alloca' 'out_pkts_id' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 56 [1/1] (3.25ns)   --->   "%out_pkts_dest = alloca i64 1"   --->   Operation 56 'alloca' 'out_pkts_dest' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln30 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, void @empty_8" [src/RNI.cpp:30]   --->   Operation 57 'specaxissidechannel' 'specaxissidechannel_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln30 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, void @empty_9" [src/RNI.cpp:30]   --->   Operation 58 'specaxissidechannel' 'specaxissidechannel_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln30 = br void %while.body" [src/RNI.cpp:30]   --->   Operation 59 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/RNI.cpp:30]   --->   Operation 60 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%br_ln54 = br void %for.inc.i" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 61 'br' 'br_ln54' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 1.86>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%in_pkts_last_3_1 = phi i1 0, void %while.body, i1 %in_pkts_last_3_2, void %for.inc.i.split42036526884100" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 62 'phi' 'in_pkts_last_3_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%i = phi i3 0, void %while.body, i3 %add_ln54, void %for.inc.i.split42036526884100" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 63 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.65ns)   --->   "%icmp_ln54 = icmp_eq  i3 %i, i3 4" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 64 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.65ns)   --->   "%add_ln54 = add i3 %i, i3 1" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 65 'add' 'add_ln54' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc.i.split, void %_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 66 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 68 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i3 %i" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 69 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 70 'read' 'empty' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%in_pkts_data_0 = extractvalue i54 %empty" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 71 'extractvalue' 'in_pkts_data_0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%in_pkts_keep_0 = extractvalue i54 %empty" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 72 'extractvalue' 'in_pkts_keep_0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%in_pkts_strb_0 = extractvalue i54 %empty" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 73 'extractvalue' 'in_pkts_strb_0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%in_pkts_user_0 = extractvalue i54 %empty" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 74 'extractvalue' 'in_pkts_user_0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%in_pkts_last_0 = extractvalue i54 %empty" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 75 'extractvalue' 'in_pkts_last_0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%in_pkts_id_0 = extractvalue i54 %empty" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 76 'extractvalue' 'in_pkts_id_0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%in_pkts_dest_0 = extractvalue i54 %empty" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 77 'extractvalue' 'in_pkts_dest_0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.86ns)   --->   "%switch_ln56 = switch i2 %trunc_ln56, void %branch3, i2 0, void %for.inc.i.split.for.inc.i.split4_crit_edge, i2 1, void %branch1, i2 2, void %branch2" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 78 'switch' 'switch_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.86>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln56 = store i32 %in_pkts_data_0, i32 %in_pkts_data_3_2" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 79 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 2)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split4" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 80 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 2)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln56 = store i32 %in_pkts_data_0, i32 %in_pkts_data_3_1" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 81 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 1)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split4" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 82 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 1)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln56 = store i32 %in_pkts_data_0, i32 %in_pkts_data_3" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 83 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split4" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 84 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln56 = store i32 %in_pkts_data_0, i32 %in_pkts_data_3_3" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 85 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split4" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 86 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.86ns)   --->   "%switch_ln56 = switch i2 %trunc_ln56, void %branch7, i2 0, void %branch4, i2 1, void %for.inc.i.split420, i2 2, void %for.inc.i.split420" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 87 'switch' 'switch_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.86>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln56 = store i4 %in_pkts_keep_0, i4 %in_pkts_keep_3" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 88 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split420" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 89 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln56 = store i4 %in_pkts_keep_0, i4 %in_pkts_keep_3_1" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 90 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split420" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 91 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.86ns)   --->   "%switch_ln56 = switch i2 %trunc_ln56, void %branch11, i2 0, void %branch8, i2 1, void %for.inc.i.split42036, i2 2, void %for.inc.i.split42036" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 92 'switch' 'switch_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.86>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln56 = store i4 %in_pkts_strb_0, i4 %in_pkts_strb_3" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 93 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split42036" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 94 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln56 = store i4 %in_pkts_strb_0, i4 %in_pkts_strb_3_1" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 95 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split42036" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 96 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.86ns)   --->   "%switch_ln56 = switch i2 %trunc_ln56, void %branch15, i2 0, void %branch12, i2 1, void %for.inc.i.split4203652, i2 2, void %for.inc.i.split4203652" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 97 'switch' 'switch_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.86>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%store_ln56 = store i2 %in_pkts_user_0, i2 %in_pkts_user_3" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 98 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split4203652" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 99 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln56 = store i2 %in_pkts_user_0, i2 %in_pkts_user_3_1" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 100 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split4203652" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 101 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.86ns)   --->   "%switch_ln56 = switch i2 %trunc_ln56, void %branch19, i2 0, void %branch16, i2 1, void %for.inc.i.split420365268, i2 2, void %for.inc.i.split420365268" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 102 'switch' 'switch_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.86>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln56 = store i1 %in_pkts_last_0, i1 %in_pkts_last_3" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 103 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.58ns)   --->   "%br_ln56 = br void %for.inc.i.split420365268" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 104 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 1.58>
ST_3 : Operation 105 [1/1] (1.58ns)   --->   "%br_ln56 = br void %for.inc.i.split420365268" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 105 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 1.58>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%in_pkts_data_3_load = load i32 %in_pkts_data_3" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 106 'load' 'in_pkts_data_3_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%in_pkts_data_3_1_load = load i32 %in_pkts_data_3_1" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 107 'load' 'in_pkts_data_3_1_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%in_pkts_data_3_2_load = load i32 %in_pkts_data_3_2" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 108 'load' 'in_pkts_data_3_2_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%in_pkts_data_3_3_load = load i32 %in_pkts_data_3_3" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 109 'load' 'in_pkts_data_3_3_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %in_pkts_data_3_3_load" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 110 'trunc' 'trunc_ln54' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i32 %in_pkts_data_3_2_load" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 111 'trunc' 'trunc_ln54_1' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln54_2 = trunc i32 %in_pkts_data_3_1_load" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 112 'trunc' 'trunc_ln54_2' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln54_3 = trunc i32 %in_pkts_data_3_load" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 113 'trunc' 'trunc_ln54_3' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 114 [2/2] (0.00ns)   --->   "%call_ln34 = call void @input_layer, i16 %trunc_ln54_3, i16 %trunc_ln54_2, i16 %trunc_ln54_1, i16 %trunc_ln54, i16 %NEURONS_MEMBRANE, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table, i14 %WEIGHTS_INDEX, i8 %WEIGHTS, i1 %NEURONS_STATE" [src/RNI.cpp:34]   --->   Operation 114 'call' 'call_ln34' <Predicate = (icmp_ln54)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.86>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%in_pkts_last_3_2 = phi i1 %in_pkts_last_0, void %branch19, i1 %in_pkts_last_3_1, void %for.inc.i.split4203652, i1 %in_pkts_last_3_1, void %branch16, i1 %in_pkts_last_3_1, void %for.inc.i.split4203652"   --->   Operation 115 'phi' 'in_pkts_last_3_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (1.86ns)   --->   "%switch_ln56 = switch i2 %trunc_ln56, void %branch23, i2 0, void %branch20, i2 1, void %for.inc.i.split42036526884, i2 2, void %for.inc.i.split42036526884" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 116 'switch' 'switch_ln56' <Predicate = true> <Delay = 1.86>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln56 = store i5 %in_pkts_id_0, i5 %in_pkts_id_3" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 117 'store' 'store_ln56' <Predicate = (trunc_ln56 == 0)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split42036526884" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 118 'br' 'br_ln56' <Predicate = (trunc_ln56 == 0)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln56 = store i5 %in_pkts_id_0, i5 %in_pkts_id_3_1" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 119 'store' 'store_ln56' <Predicate = (trunc_ln56 == 3)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split42036526884" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 120 'br' 'br_ln56' <Predicate = (trunc_ln56 == 3)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (1.86ns)   --->   "%switch_ln56 = switch i2 %trunc_ln56, void %branch27, i2 0, void %branch24, i2 1, void %for.inc.i.split42036526884100, i2 2, void %for.inc.i.split42036526884100" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 121 'switch' 'switch_ln56' <Predicate = true> <Delay = 1.86>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln56 = store i6 %in_pkts_dest_0, i6 %in_pkts_dest_3" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 122 'store' 'store_ln56' <Predicate = (trunc_ln56 == 0)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split42036526884100" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 123 'br' 'br_ln56' <Predicate = (trunc_ln56 == 0)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln56 = store i6 %in_pkts_dest_0, i6 %in_pkts_dest_3_1" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 124 'store' 'store_ln56' <Predicate = (trunc_ln56 == 3)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split42036526884100" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 125 'br' 'br_ln56' <Predicate = (trunc_ln56 == 3)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc.i" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 126 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 127 [1/2] (0.00ns)   --->   "%call_ln34 = call void @input_layer, i16 %trunc_ln54_3, i16 %trunc_ln54_2, i16 %trunc_ln54_1, i16 %trunc_ln54, i16 %NEURONS_MEMBRANE, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table, i14 %WEIGHTS_INDEX, i8 %WEIGHTS, i1 %NEURONS_STATE" [src/RNI.cpp:34]   --->   Operation 127 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 128 [2/2] (0.00ns)   --->   "%call_ln36 = call void @inner_layer_1, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table, i14 %WEIGHTS_INDEX, i8 %WEIGHTS" [src/RNI.cpp:36]   --->   Operation 128 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln36 = call void @inner_layer_1, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table, i14 %WEIGHTS_INDEX, i8 %WEIGHTS" [src/RNI.cpp:36]   --->   Operation 129 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 130 [2/2] (0.00ns)   --->   "%call_ln37 = call void @inner_layer_2, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table, i14 %WEIGHTS_INDEX, i8 %WEIGHTS" [src/RNI.cpp:37]   --->   Operation 130 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 131 [1/2] (0.00ns)   --->   "%call_ln37 = call void @inner_layer_2, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table, i14 %WEIGHTS_INDEX, i8 %WEIGHTS" [src/RNI.cpp:37]   --->   Operation 131 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 132 [2/2] (0.00ns)   --->   "%call_ln38 = call void @inner_layer_3, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table, i14 %WEIGHTS_INDEX, i8 %WEIGHTS" [src/RNI.cpp:38]   --->   Operation 132 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln38 = call void @inner_layer_3, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table, i14 %WEIGHTS_INDEX, i8 %WEIGHTS" [src/RNI.cpp:38]   --->   Operation 133 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 134 [2/2] (0.00ns)   --->   "%call_ln40 = call void @output_layer, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i14 %WEIGHTS_INDEX, i8 %WEIGHTS" [src/RNI.cpp:40]   --->   Operation 134 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 11> <Delay = 0.00>
ST_13 : Operation 135 [1/2] (0.00ns)   --->   "%call_ln40 = call void @output_layer, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i14 %WEIGHTS_INDEX, i8 %WEIGHTS" [src/RNI.cpp:40]   --->   Operation 135 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 12> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%in_pkts_keep_3_load = load i4 %in_pkts_keep_3" [src/RNI.cpp:42]   --->   Operation 136 'load' 'in_pkts_keep_3_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%in_pkts_keep_3_1_load = load i4 %in_pkts_keep_3_1" [src/RNI.cpp:42]   --->   Operation 137 'load' 'in_pkts_keep_3_1_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%in_pkts_strb_3_load = load i4 %in_pkts_strb_3" [src/RNI.cpp:42]   --->   Operation 138 'load' 'in_pkts_strb_3_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%in_pkts_strb_3_1_load = load i4 %in_pkts_strb_3_1" [src/RNI.cpp:42]   --->   Operation 139 'load' 'in_pkts_strb_3_1_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%in_pkts_user_3_load = load i2 %in_pkts_user_3" [src/RNI.cpp:42]   --->   Operation 140 'load' 'in_pkts_user_3_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%in_pkts_user_3_1_load = load i2 %in_pkts_user_3_1" [src/RNI.cpp:42]   --->   Operation 141 'load' 'in_pkts_user_3_1_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%in_pkts_last_3_load = load i1 %in_pkts_last_3" [src/RNI.cpp:42]   --->   Operation 142 'load' 'in_pkts_last_3_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%in_pkts_id_3_load = load i5 %in_pkts_id_3" [src/RNI.cpp:42]   --->   Operation 143 'load' 'in_pkts_id_3_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%in_pkts_id_3_1_load = load i5 %in_pkts_id_3_1" [src/RNI.cpp:42]   --->   Operation 144 'load' 'in_pkts_id_3_1_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%in_pkts_dest_3_load = load i6 %in_pkts_dest_3" [src/RNI.cpp:42]   --->   Operation 145 'load' 'in_pkts_dest_3_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%in_pkts_dest_3_1_load = load i6 %in_pkts_dest_3_1" [src/RNI.cpp:42]   --->   Operation 146 'load' 'in_pkts_dest_3_1_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [2/2] (0.00ns)   --->   "%call_ln42 = call void @output_stream_dispatch, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, i32 %out_pkts_data, i4 %out_pkts_keep, i4 %out_pkts_strb, i2 %out_pkts_user, i1 %out_pkts_last, i5 %out_pkts_id, i6 %out_pkts_dest, i32 %in_pkts_data_3_3_load, i4 %in_pkts_keep_3_load, i4 %in_pkts_keep_3_1_load, i4 %in_pkts_strb_3_load, i4 %in_pkts_strb_3_1_load, i2 %in_pkts_user_3_load, i2 %in_pkts_user_3_1_load, i1 %in_pkts_last_3_load, i1 %in_pkts_last_3_1, i5 %in_pkts_id_3_load, i5 %in_pkts_id_3_1_load, i6 %in_pkts_dest_3_load, i6 %in_pkts_dest_3_1_load, i16 %NEURONS_MEMBRANE, i1 %NEURONS_STATE" [src/RNI.cpp:42]   --->   Operation 147 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 13> <Delay = 0.00>
ST_15 : Operation 148 [1/2] (0.00ns)   --->   "%call_ln42 = call void @output_stream_dispatch, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, i32 %out_pkts_data, i4 %out_pkts_keep, i4 %out_pkts_strb, i2 %out_pkts_user, i1 %out_pkts_last, i5 %out_pkts_id, i6 %out_pkts_dest, i32 %in_pkts_data_3_3_load, i4 %in_pkts_keep_3_load, i4 %in_pkts_keep_3_1_load, i4 %in_pkts_strb_3_load, i4 %in_pkts_strb_3_1_load, i2 %in_pkts_user_3_load, i2 %in_pkts_user_3_1_load, i1 %in_pkts_last_3_load, i1 %in_pkts_last_3_1, i5 %in_pkts_id_3_load, i5 %in_pkts_id_3_1_load, i6 %in_pkts_dest_3_load, i6 %in_pkts_dest_3_1_load, i16 %NEURONS_MEMBRANE, i1 %NEURONS_STATE" [src/RNI.cpp:42]   --->   Operation 148 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %in_pkts_last_3_1, void %if.end, void %while.end" [src/RNI.cpp:44]   --->   Operation 149 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln30 = br void %while.body" [src/RNI.cpp:30]   --->   Operation 150 'br' 'br_ln30' <Predicate = (!in_pkts_last_3_1)> <Delay = 0.00>

State 16 <SV = 14> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [src/RNI.cpp:49]   --->   Operation 151 'ret' 'ret_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ NEURONS_MEMBRANE]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ f_x_msb_4_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_5_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_3_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ WEIGHTS_INDEX]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ NEURONS_STATE]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_pkts_keep_3           (alloca             ) [ 00111111111111110]
in_pkts_keep_3_1         (alloca             ) [ 00111111111111110]
in_pkts_strb_3           (alloca             ) [ 00111111111111110]
in_pkts_strb_3_1         (alloca             ) [ 00111111111111110]
in_pkts_user_3           (alloca             ) [ 00111111111111110]
in_pkts_user_3_1         (alloca             ) [ 00111111111111110]
in_pkts_last_3           (alloca             ) [ 00111111111111110]
in_pkts_id_3             (alloca             ) [ 00111111111111110]
in_pkts_id_3_1           (alloca             ) [ 00111111111111110]
in_pkts_dest_3           (alloca             ) [ 00111111111111110]
in_pkts_dest_3_1         (alloca             ) [ 00111111111111110]
in_pkts_data_3           (alloca             ) [ 00111111111111110]
in_pkts_data_3_1         (alloca             ) [ 00111111111111110]
in_pkts_data_3_2         (alloca             ) [ 00111111111111110]
in_pkts_data_3_3         (alloca             ) [ 00111111111111110]
spectopmodule_ln19       (spectopmodule      ) [ 00000000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000000]
out_pkts_data            (alloca             ) [ 00111111111111110]
out_pkts_keep            (alloca             ) [ 00111111111111110]
out_pkts_strb            (alloca             ) [ 00111111111111110]
out_pkts_user            (alloca             ) [ 00111111111111110]
out_pkts_last            (alloca             ) [ 00111111111111110]
out_pkts_id              (alloca             ) [ 00111111111111110]
out_pkts_dest            (alloca             ) [ 00111111111111110]
specaxissidechannel_ln30 (specaxissidechannel) [ 00000000000000000]
specaxissidechannel_ln30 (specaxissidechannel) [ 00000000000000000]
br_ln30                  (br                 ) [ 00000000000000000]
specloopname_ln30        (specloopname       ) [ 00000000000000000]
br_ln54                  (br                 ) [ 00111111111111110]
in_pkts_last_3_1         (phi                ) [ 00011111111111110]
i                        (phi                ) [ 00010000000000000]
icmp_ln54                (icmp               ) [ 00111111111111110]
add_ln54                 (add                ) [ 00111111111111110]
br_ln54                  (br                 ) [ 00000000000000000]
speclooptripcount_ln54   (speclooptripcount  ) [ 00000000000000000]
specloopname_ln54        (specloopname       ) [ 00000000000000000]
trunc_ln56               (trunc              ) [ 00111111111111110]
empty                    (read               ) [ 00000000000000000]
in_pkts_data_0           (extractvalue       ) [ 00000000000000000]
in_pkts_keep_0           (extractvalue       ) [ 00000000000000000]
in_pkts_strb_0           (extractvalue       ) [ 00000000000000000]
in_pkts_user_0           (extractvalue       ) [ 00000000000000000]
in_pkts_last_0           (extractvalue       ) [ 00111111111111110]
in_pkts_id_0             (extractvalue       ) [ 00001000000000000]
in_pkts_dest_0           (extractvalue       ) [ 00001000000000000]
switch_ln56              (switch             ) [ 00000000000000000]
store_ln56               (store              ) [ 00000000000000000]
br_ln56                  (br                 ) [ 00000000000000000]
store_ln56               (store              ) [ 00000000000000000]
br_ln56                  (br                 ) [ 00000000000000000]
store_ln56               (store              ) [ 00000000000000000]
br_ln56                  (br                 ) [ 00000000000000000]
store_ln56               (store              ) [ 00000000000000000]
br_ln56                  (br                 ) [ 00000000000000000]
switch_ln56              (switch             ) [ 00000000000000000]
store_ln56               (store              ) [ 00000000000000000]
br_ln56                  (br                 ) [ 00000000000000000]
store_ln56               (store              ) [ 00000000000000000]
br_ln56                  (br                 ) [ 00000000000000000]
switch_ln56              (switch             ) [ 00000000000000000]
store_ln56               (store              ) [ 00000000000000000]
br_ln56                  (br                 ) [ 00000000000000000]
store_ln56               (store              ) [ 00000000000000000]
br_ln56                  (br                 ) [ 00000000000000000]
switch_ln56              (switch             ) [ 00000000000000000]
store_ln56               (store              ) [ 00000000000000000]
br_ln56                  (br                 ) [ 00000000000000000]
store_ln56               (store              ) [ 00000000000000000]
br_ln56                  (br                 ) [ 00000000000000000]
switch_ln56              (switch             ) [ 00111111111111110]
store_ln56               (store              ) [ 00000000000000000]
br_ln56                  (br                 ) [ 00111111111111110]
br_ln56                  (br                 ) [ 00111111111111110]
in_pkts_data_3_load      (load               ) [ 00000000000000000]
in_pkts_data_3_1_load    (load               ) [ 00000000000000000]
in_pkts_data_3_2_load    (load               ) [ 00000000000000000]
in_pkts_data_3_3_load    (load               ) [ 00000111111111110]
trunc_ln54               (trunc              ) [ 00000100000000000]
trunc_ln54_1             (trunc              ) [ 00000100000000000]
trunc_ln54_2             (trunc              ) [ 00000100000000000]
trunc_ln54_3             (trunc              ) [ 00000100000000000]
in_pkts_last_3_2         (phi                ) [ 00111111111111110]
switch_ln56              (switch             ) [ 00000000000000000]
store_ln56               (store              ) [ 00000000000000000]
br_ln56                  (br                 ) [ 00000000000000000]
store_ln56               (store              ) [ 00000000000000000]
br_ln56                  (br                 ) [ 00000000000000000]
switch_ln56              (switch             ) [ 00000000000000000]
store_ln56               (store              ) [ 00000000000000000]
br_ln56                  (br                 ) [ 00000000000000000]
store_ln56               (store              ) [ 00000000000000000]
br_ln56                  (br                 ) [ 00000000000000000]
br_ln54                  (br                 ) [ 00111111111111110]
call_ln34                (call               ) [ 00000000000000000]
call_ln36                (call               ) [ 00000000000000000]
call_ln37                (call               ) [ 00000000000000000]
call_ln38                (call               ) [ 00000000000000000]
call_ln40                (call               ) [ 00000000000000000]
in_pkts_keep_3_load      (load               ) [ 00000000000000010]
in_pkts_keep_3_1_load    (load               ) [ 00000000000000010]
in_pkts_strb_3_load      (load               ) [ 00000000000000010]
in_pkts_strb_3_1_load    (load               ) [ 00000000000000010]
in_pkts_user_3_load      (load               ) [ 00000000000000010]
in_pkts_user_3_1_load    (load               ) [ 00000000000000010]
in_pkts_last_3_load      (load               ) [ 00000000000000010]
in_pkts_id_3_load        (load               ) [ 00000000000000010]
in_pkts_id_3_1_load      (load               ) [ 00000000000000010]
in_pkts_dest_3_load      (load               ) [ 00000000000000010]
in_pkts_dest_3_1_load    (load               ) [ 00000000000000010]
call_ln42                (call               ) [ 00000000000000000]
br_ln44                  (br                 ) [ 00000000000000000]
br_ln30                  (br                 ) [ 00000000000000000]
ret_ln49                 (ret                ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_stream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_stream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_stream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="NEURONS_MEMBRANE">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="f_x_msb_4_table">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="f_x_msb_5_table">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_5_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="f_x_msb_3_table">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="f_x_msb_2_table">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="exp_x_msb_1_table">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="WEIGHTS_INDEX">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS_INDEX"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="WEIGHTS">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_layer"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_layer_1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_layer_2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_layer_3"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_layer"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_dispatch"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="in_pkts_keep_3_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_keep_3/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="in_pkts_keep_3_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_keep_3_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="in_pkts_strb_3_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_strb_3/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="in_pkts_strb_3_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_strb_3_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="in_pkts_user_3_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_user_3/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="in_pkts_user_3_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_user_3_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="in_pkts_last_3_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_last_3/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="in_pkts_id_3_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_id_3/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="in_pkts_id_3_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_id_3_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="in_pkts_dest_3_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_dest_3/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="in_pkts_dest_3_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_dest_3_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="in_pkts_data_3_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_data_3/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="in_pkts_data_3_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_data_3_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="in_pkts_data_3_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_data_3_2/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="in_pkts_data_3_3_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_data_3_3/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="out_pkts_data_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_pkts_data/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="out_pkts_keep_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_pkts_keep/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="out_pkts_strb_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_pkts_strb/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="out_pkts_user_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_pkts_user/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="out_pkts_last_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_pkts_last/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="out_pkts_id_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_pkts_id/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="out_pkts_dest_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_pkts_dest/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="empty_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="54" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="4" slack="0"/>
<pin id="208" dir="0" index="3" bw="4" slack="0"/>
<pin id="209" dir="0" index="4" bw="2" slack="0"/>
<pin id="210" dir="0" index="5" bw="1" slack="0"/>
<pin id="211" dir="0" index="6" bw="5" slack="0"/>
<pin id="212" dir="0" index="7" bw="6" slack="0"/>
<pin id="213" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="222" class="1005" name="in_pkts_last_3_1_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_last_3_1 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="in_pkts_last_3_1_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="1" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pkts_last_3_1/3 "/>
</bind>
</comp>

<comp id="234" class="1005" name="i_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="1"/>
<pin id="236" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="i_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="3" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="245" class="1005" name="in_pkts_last_3_2_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_last_3_2 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="in_pkts_last_3_2_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="1" slack="1"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="4" bw="1" slack="1"/>
<pin id="255" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="6" bw="1" slack="1"/>
<pin id="257" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="8" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pkts_last_3_2/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_input_layer_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="0" slack="0"/>
<pin id="265" dir="0" index="1" bw="16" slack="0"/>
<pin id="266" dir="0" index="2" bw="16" slack="0"/>
<pin id="267" dir="0" index="3" bw="16" slack="0"/>
<pin id="268" dir="0" index="4" bw="16" slack="0"/>
<pin id="269" dir="0" index="5" bw="16" slack="0"/>
<pin id="270" dir="0" index="6" bw="32" slack="0"/>
<pin id="271" dir="0" index="7" bw="16" slack="0"/>
<pin id="272" dir="0" index="8" bw="51" slack="0"/>
<pin id="273" dir="0" index="9" bw="64" slack="0"/>
<pin id="274" dir="0" index="10" bw="68" slack="0"/>
<pin id="275" dir="0" index="11" bw="14" slack="0"/>
<pin id="276" dir="0" index="12" bw="8" slack="0"/>
<pin id="277" dir="0" index="13" bw="1" slack="0"/>
<pin id="278" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln34/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_inner_layer_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="0" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="16" slack="0"/>
<pin id="293" dir="0" index="3" bw="32" slack="0"/>
<pin id="294" dir="0" index="4" bw="16" slack="0"/>
<pin id="295" dir="0" index="5" bw="51" slack="0"/>
<pin id="296" dir="0" index="6" bw="64" slack="0"/>
<pin id="297" dir="0" index="7" bw="68" slack="0"/>
<pin id="298" dir="0" index="8" bw="14" slack="0"/>
<pin id="299" dir="0" index="9" bw="8" slack="0"/>
<pin id="300" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_inner_layer_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="0" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="16" slack="0"/>
<pin id="315" dir="0" index="3" bw="32" slack="0"/>
<pin id="316" dir="0" index="4" bw="16" slack="0"/>
<pin id="317" dir="0" index="5" bw="51" slack="0"/>
<pin id="318" dir="0" index="6" bw="64" slack="0"/>
<pin id="319" dir="0" index="7" bw="68" slack="0"/>
<pin id="320" dir="0" index="8" bw="14" slack="0"/>
<pin id="321" dir="0" index="9" bw="8" slack="0"/>
<pin id="322" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln37/8 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_inner_layer_3_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="0" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="16" slack="0"/>
<pin id="337" dir="0" index="3" bw="32" slack="0"/>
<pin id="338" dir="0" index="4" bw="16" slack="0"/>
<pin id="339" dir="0" index="5" bw="51" slack="0"/>
<pin id="340" dir="0" index="6" bw="64" slack="0"/>
<pin id="341" dir="0" index="7" bw="68" slack="0"/>
<pin id="342" dir="0" index="8" bw="14" slack="0"/>
<pin id="343" dir="0" index="9" bw="8" slack="0"/>
<pin id="344" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/10 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_output_layer_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="0" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="16" slack="0"/>
<pin id="359" dir="0" index="3" bw="14" slack="0"/>
<pin id="360" dir="0" index="4" bw="8" slack="0"/>
<pin id="361" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln40/12 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_output_stream_dispatch_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="0" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="0" index="2" bw="4" slack="0"/>
<pin id="371" dir="0" index="3" bw="4" slack="0"/>
<pin id="372" dir="0" index="4" bw="2" slack="0"/>
<pin id="373" dir="0" index="5" bw="1" slack="0"/>
<pin id="374" dir="0" index="6" bw="5" slack="0"/>
<pin id="375" dir="0" index="7" bw="6" slack="0"/>
<pin id="376" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="377" dir="0" index="9" bw="4" slack="2147483647"/>
<pin id="378" dir="0" index="10" bw="4" slack="2147483647"/>
<pin id="379" dir="0" index="11" bw="2" slack="2147483647"/>
<pin id="380" dir="0" index="12" bw="1" slack="2147483647"/>
<pin id="381" dir="0" index="13" bw="5" slack="2147483647"/>
<pin id="382" dir="0" index="14" bw="6" slack="2147483647"/>
<pin id="383" dir="0" index="15" bw="32" slack="10"/>
<pin id="384" dir="0" index="16" bw="4" slack="0"/>
<pin id="385" dir="0" index="17" bw="4" slack="0"/>
<pin id="386" dir="0" index="18" bw="4" slack="0"/>
<pin id="387" dir="0" index="19" bw="4" slack="0"/>
<pin id="388" dir="0" index="20" bw="2" slack="0"/>
<pin id="389" dir="0" index="21" bw="2" slack="0"/>
<pin id="390" dir="0" index="22" bw="1" slack="0"/>
<pin id="391" dir="0" index="23" bw="1" slack="10"/>
<pin id="392" dir="0" index="24" bw="5" slack="0"/>
<pin id="393" dir="0" index="25" bw="5" slack="0"/>
<pin id="394" dir="0" index="26" bw="6" slack="0"/>
<pin id="395" dir="0" index="27" bw="6" slack="0"/>
<pin id="396" dir="0" index="28" bw="16" slack="0"/>
<pin id="397" dir="0" index="29" bw="1" slack="0"/>
<pin id="398" dir="1" index="30" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln42/14 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln54_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="3" slack="0"/>
<pin id="412" dir="0" index="1" bw="3" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln54_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="3" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="trunc_ln56_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="3" slack="0"/>
<pin id="424" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="in_pkts_data_0_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="54" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_pkts_data_0/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="in_pkts_keep_0_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="54" slack="0"/>
<pin id="432" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_pkts_keep_0/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="in_pkts_strb_0_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="54" slack="0"/>
<pin id="436" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_pkts_strb_0/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="in_pkts_user_0_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="54" slack="0"/>
<pin id="440" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_pkts_user_0/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="in_pkts_last_0_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="54" slack="0"/>
<pin id="444" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_pkts_last_0/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="in_pkts_id_0_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="54" slack="0"/>
<pin id="448" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_pkts_id_0/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="in_pkts_dest_0_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="54" slack="0"/>
<pin id="452" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_pkts_dest_0/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln56_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="2"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="store_ln56_store_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="2"/>
<pin id="462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln56_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="2"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="store_ln56_store_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="2"/>
<pin id="472" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln56_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="0"/>
<pin id="476" dir="0" index="1" bw="4" slack="2"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="store_ln56_store_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="0" index="1" bw="4" slack="2"/>
<pin id="482" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="store_ln56_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="0"/>
<pin id="486" dir="0" index="1" bw="4" slack="2"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="store_ln56_store_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="0"/>
<pin id="491" dir="0" index="1" bw="4" slack="2"/>
<pin id="492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="store_ln56_store_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="2" slack="0"/>
<pin id="496" dir="0" index="1" bw="2" slack="2"/>
<pin id="497" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="store_ln56_store_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="2" slack="0"/>
<pin id="501" dir="0" index="1" bw="2" slack="2"/>
<pin id="502" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln56_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="2"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="in_pkts_data_3_load_load_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="2"/>
<pin id="511" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_data_3_load/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="in_pkts_data_3_1_load_load_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="2"/>
<pin id="514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_data_3_1_load/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="in_pkts_data_3_2_load_load_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="2"/>
<pin id="517" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_data_3_2_load/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="in_pkts_data_3_3_load_load_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="2"/>
<pin id="520" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_data_3_3_load/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="trunc_ln54_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="trunc_ln54_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_1/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="trunc_ln54_2_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_2/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="trunc_ln54_3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_3/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="store_ln56_store_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="5" slack="1"/>
<pin id="543" dir="0" index="1" bw="5" slack="3"/>
<pin id="544" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="store_ln56_store_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="5" slack="1"/>
<pin id="547" dir="0" index="1" bw="5" slack="3"/>
<pin id="548" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="store_ln56_store_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="6" slack="1"/>
<pin id="551" dir="0" index="1" bw="6" slack="3"/>
<pin id="552" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="store_ln56_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="6" slack="1"/>
<pin id="555" dir="0" index="1" bw="6" slack="3"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="in_pkts_keep_3_load_load_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="12"/>
<pin id="559" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_keep_3_load/14 "/>
</bind>
</comp>

<comp id="561" class="1004" name="in_pkts_keep_3_1_load_load_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="4" slack="12"/>
<pin id="563" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_keep_3_1_load/14 "/>
</bind>
</comp>

<comp id="565" class="1004" name="in_pkts_strb_3_load_load_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="12"/>
<pin id="567" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_strb_3_load/14 "/>
</bind>
</comp>

<comp id="569" class="1004" name="in_pkts_strb_3_1_load_load_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="12"/>
<pin id="571" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_strb_3_1_load/14 "/>
</bind>
</comp>

<comp id="573" class="1004" name="in_pkts_user_3_load_load_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="2" slack="12"/>
<pin id="575" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_user_3_load/14 "/>
</bind>
</comp>

<comp id="577" class="1004" name="in_pkts_user_3_1_load_load_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="2" slack="12"/>
<pin id="579" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_user_3_1_load/14 "/>
</bind>
</comp>

<comp id="581" class="1004" name="in_pkts_last_3_load_load_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="12"/>
<pin id="583" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_last_3_load/14 "/>
</bind>
</comp>

<comp id="585" class="1004" name="in_pkts_id_3_load_load_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="5" slack="12"/>
<pin id="587" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_id_3_load/14 "/>
</bind>
</comp>

<comp id="589" class="1004" name="in_pkts_id_3_1_load_load_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="5" slack="12"/>
<pin id="591" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_id_3_1_load/14 "/>
</bind>
</comp>

<comp id="593" class="1004" name="in_pkts_dest_3_load_load_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="6" slack="12"/>
<pin id="595" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_dest_3_load/14 "/>
</bind>
</comp>

<comp id="597" class="1004" name="in_pkts_dest_3_1_load_load_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="6" slack="12"/>
<pin id="599" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_dest_3_1_load/14 "/>
</bind>
</comp>

<comp id="601" class="1005" name="in_pkts_keep_3_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="4" slack="2"/>
<pin id="603" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="in_pkts_keep_3 "/>
</bind>
</comp>

<comp id="607" class="1005" name="in_pkts_keep_3_1_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="4" slack="2"/>
<pin id="609" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="in_pkts_keep_3_1 "/>
</bind>
</comp>

<comp id="613" class="1005" name="in_pkts_strb_3_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="2"/>
<pin id="615" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="in_pkts_strb_3 "/>
</bind>
</comp>

<comp id="619" class="1005" name="in_pkts_strb_3_1_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="2"/>
<pin id="621" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="in_pkts_strb_3_1 "/>
</bind>
</comp>

<comp id="625" class="1005" name="in_pkts_user_3_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="2" slack="2"/>
<pin id="627" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="in_pkts_user_3 "/>
</bind>
</comp>

<comp id="631" class="1005" name="in_pkts_user_3_1_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="2" slack="2"/>
<pin id="633" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="in_pkts_user_3_1 "/>
</bind>
</comp>

<comp id="637" class="1005" name="in_pkts_last_3_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="2"/>
<pin id="639" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="in_pkts_last_3 "/>
</bind>
</comp>

<comp id="643" class="1005" name="in_pkts_id_3_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="5" slack="3"/>
<pin id="645" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="in_pkts_id_3 "/>
</bind>
</comp>

<comp id="649" class="1005" name="in_pkts_id_3_1_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="5" slack="3"/>
<pin id="651" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="in_pkts_id_3_1 "/>
</bind>
</comp>

<comp id="655" class="1005" name="in_pkts_dest_3_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="6" slack="3"/>
<pin id="657" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="in_pkts_dest_3 "/>
</bind>
</comp>

<comp id="661" class="1005" name="in_pkts_dest_3_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="6" slack="3"/>
<pin id="663" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="in_pkts_dest_3_1 "/>
</bind>
</comp>

<comp id="667" class="1005" name="in_pkts_data_3_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="2"/>
<pin id="669" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="in_pkts_data_3 "/>
</bind>
</comp>

<comp id="673" class="1005" name="in_pkts_data_3_1_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="2"/>
<pin id="675" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="in_pkts_data_3_1 "/>
</bind>
</comp>

<comp id="679" class="1005" name="in_pkts_data_3_2_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="2"/>
<pin id="681" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="in_pkts_data_3_2 "/>
</bind>
</comp>

<comp id="685" class="1005" name="in_pkts_data_3_3_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="2"/>
<pin id="687" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="in_pkts_data_3_3 "/>
</bind>
</comp>

<comp id="694" class="1005" name="add_ln54_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="3" slack="0"/>
<pin id="696" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="699" class="1005" name="trunc_ln56_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="2" slack="1"/>
<pin id="701" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln56 "/>
</bind>
</comp>

<comp id="703" class="1005" name="in_pkts_last_0_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="1"/>
<pin id="705" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_last_0 "/>
</bind>
</comp>

<comp id="708" class="1005" name="in_pkts_id_0_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="5" slack="1"/>
<pin id="710" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_id_0 "/>
</bind>
</comp>

<comp id="714" class="1005" name="in_pkts_dest_0_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="6" slack="1"/>
<pin id="716" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_dest_0 "/>
</bind>
</comp>

<comp id="720" class="1005" name="in_pkts_data_3_3_load_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="10"/>
<pin id="722" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="in_pkts_data_3_3_load "/>
</bind>
</comp>

<comp id="725" class="1005" name="trunc_ln54_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="16" slack="1"/>
<pin id="727" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54 "/>
</bind>
</comp>

<comp id="730" class="1005" name="trunc_ln54_1_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="16" slack="1"/>
<pin id="732" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54_1 "/>
</bind>
</comp>

<comp id="735" class="1005" name="trunc_ln54_2_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="16" slack="1"/>
<pin id="737" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54_2 "/>
</bind>
</comp>

<comp id="740" class="1005" name="trunc_ln54_3_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="16" slack="1"/>
<pin id="742" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54_3 "/>
</bind>
</comp>

<comp id="778" class="1004" name="grp_exp_core_32_32_66_s_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="780" dir="0" index="1" bw="35" slack="2147483647"/>
<pin id="781" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="782" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="783" dir="0" index="4" bw="51" slack="2147483647"/>
<pin id="784" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="785" dir="0" index="6" bw="68" slack="2147483647"/>
<pin id="786" dir="1" index="7" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="exp_r/6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="46" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="46" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="46" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="46" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="46" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="46" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="46" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="46" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="46" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="46" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="46" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="46" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="70" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="70" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="70" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="70" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="70" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="70" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="70" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="214"><net_src comp="96" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="2" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="218"><net_src comp="6" pin="0"/><net_sink comp="204" pin=4"/></net>

<net id="219"><net_src comp="8" pin="0"/><net_sink comp="204" pin=5"/></net>

<net id="220"><net_src comp="10" pin="0"/><net_sink comp="204" pin=6"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="204" pin=7"/></net>

<net id="225"><net_src comp="82" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="226" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="237"><net_src comp="84" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="245" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="259"><net_src comp="222" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="260"><net_src comp="222" pin="1"/><net_sink comp="249" pin=4"/></net>

<net id="261"><net_src comp="222" pin="1"/><net_sink comp="249" pin=6"/></net>

<net id="262"><net_src comp="249" pin="8"/><net_sink comp="245" pin=0"/></net>

<net id="279"><net_src comp="104" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="280"><net_src comp="28" pin="0"/><net_sink comp="263" pin=5"/></net>

<net id="281"><net_src comp="30" pin="0"/><net_sink comp="263" pin=6"/></net>

<net id="282"><net_src comp="32" pin="0"/><net_sink comp="263" pin=7"/></net>

<net id="283"><net_src comp="34" pin="0"/><net_sink comp="263" pin=8"/></net>

<net id="284"><net_src comp="36" pin="0"/><net_sink comp="263" pin=9"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="263" pin=10"/></net>

<net id="286"><net_src comp="40" pin="0"/><net_sink comp="263" pin=11"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="263" pin=12"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="263" pin=13"/></net>

<net id="301"><net_src comp="106" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="302"><net_src comp="44" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="303"><net_src comp="28" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="304"><net_src comp="30" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="305"><net_src comp="32" pin="0"/><net_sink comp="289" pin=4"/></net>

<net id="306"><net_src comp="34" pin="0"/><net_sink comp="289" pin=5"/></net>

<net id="307"><net_src comp="36" pin="0"/><net_sink comp="289" pin=6"/></net>

<net id="308"><net_src comp="38" pin="0"/><net_sink comp="289" pin=7"/></net>

<net id="309"><net_src comp="40" pin="0"/><net_sink comp="289" pin=8"/></net>

<net id="310"><net_src comp="42" pin="0"/><net_sink comp="289" pin=9"/></net>

<net id="323"><net_src comp="108" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="324"><net_src comp="44" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="325"><net_src comp="28" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="326"><net_src comp="30" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="327"><net_src comp="32" pin="0"/><net_sink comp="311" pin=4"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="311" pin=5"/></net>

<net id="329"><net_src comp="36" pin="0"/><net_sink comp="311" pin=6"/></net>

<net id="330"><net_src comp="38" pin="0"/><net_sink comp="311" pin=7"/></net>

<net id="331"><net_src comp="40" pin="0"/><net_sink comp="311" pin=8"/></net>

<net id="332"><net_src comp="42" pin="0"/><net_sink comp="311" pin=9"/></net>

<net id="345"><net_src comp="110" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="346"><net_src comp="44" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="347"><net_src comp="28" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="348"><net_src comp="30" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="349"><net_src comp="32" pin="0"/><net_sink comp="333" pin=4"/></net>

<net id="350"><net_src comp="34" pin="0"/><net_sink comp="333" pin=5"/></net>

<net id="351"><net_src comp="36" pin="0"/><net_sink comp="333" pin=6"/></net>

<net id="352"><net_src comp="38" pin="0"/><net_sink comp="333" pin=7"/></net>

<net id="353"><net_src comp="40" pin="0"/><net_sink comp="333" pin=8"/></net>

<net id="354"><net_src comp="42" pin="0"/><net_sink comp="333" pin=9"/></net>

<net id="362"><net_src comp="112" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="44" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="28" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="365"><net_src comp="40" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="366"><net_src comp="42" pin="0"/><net_sink comp="355" pin=4"/></net>

<net id="399"><net_src comp="114" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="400"><net_src comp="14" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="401"><net_src comp="16" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="402"><net_src comp="18" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="403"><net_src comp="20" pin="0"/><net_sink comp="367" pin=4"/></net>

<net id="404"><net_src comp="22" pin="0"/><net_sink comp="367" pin=5"/></net>

<net id="405"><net_src comp="24" pin="0"/><net_sink comp="367" pin=6"/></net>

<net id="406"><net_src comp="26" pin="0"/><net_sink comp="367" pin=7"/></net>

<net id="407"><net_src comp="222" pin="1"/><net_sink comp="367" pin=23"/></net>

<net id="408"><net_src comp="28" pin="0"/><net_sink comp="367" pin=28"/></net>

<net id="409"><net_src comp="44" pin="0"/><net_sink comp="367" pin=29"/></net>

<net id="414"><net_src comp="238" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="86" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="238" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="88" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="238" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="204" pin="8"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="204" pin="8"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="204" pin="8"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="204" pin="8"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="204" pin="8"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="204" pin="8"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="204" pin="8"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="426" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="426" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="426" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="473"><net_src comp="426" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="478"><net_src comp="430" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="430" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="434" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="434" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="438" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="438" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="442" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="524"><net_src comp="518" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="263" pin=4"/></net>

<net id="529"><net_src comp="515" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="263" pin=3"/></net>

<net id="534"><net_src comp="512" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="539"><net_src comp="509" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="560"><net_src comp="557" pin="1"/><net_sink comp="367" pin=16"/></net>

<net id="564"><net_src comp="561" pin="1"/><net_sink comp="367" pin=17"/></net>

<net id="568"><net_src comp="565" pin="1"/><net_sink comp="367" pin=18"/></net>

<net id="572"><net_src comp="569" pin="1"/><net_sink comp="367" pin=19"/></net>

<net id="576"><net_src comp="573" pin="1"/><net_sink comp="367" pin=20"/></net>

<net id="580"><net_src comp="577" pin="1"/><net_sink comp="367" pin=21"/></net>

<net id="584"><net_src comp="581" pin="1"/><net_sink comp="367" pin=22"/></net>

<net id="588"><net_src comp="585" pin="1"/><net_sink comp="367" pin=24"/></net>

<net id="592"><net_src comp="589" pin="1"/><net_sink comp="367" pin=25"/></net>

<net id="596"><net_src comp="593" pin="1"/><net_sink comp="367" pin=26"/></net>

<net id="600"><net_src comp="597" pin="1"/><net_sink comp="367" pin=27"/></net>

<net id="604"><net_src comp="116" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="610"><net_src comp="120" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="616"><net_src comp="124" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="622"><net_src comp="128" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="628"><net_src comp="132" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="634"><net_src comp="136" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="640"><net_src comp="140" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="646"><net_src comp="144" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="652"><net_src comp="148" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="658"><net_src comp="152" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="664"><net_src comp="156" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="670"><net_src comp="160" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="676"><net_src comp="164" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="682"><net_src comp="168" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="688"><net_src comp="172" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="697"><net_src comp="416" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="702"><net_src comp="422" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="442" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="711"><net_src comp="446" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="717"><net_src comp="450" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="723"><net_src comp="518" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="367" pin=15"/></net>

<net id="728"><net_src comp="521" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="263" pin=4"/></net>

<net id="733"><net_src comp="526" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="263" pin=3"/></net>

<net id="738"><net_src comp="531" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="743"><net_src comp="536" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="263" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {14 15 }
	Port: out_stream_V_keep_V | {14 15 }
	Port: out_stream_V_strb_V | {14 15 }
	Port: out_stream_V_user_V | {14 15 }
	Port: out_stream_V_last_V | {14 15 }
	Port: out_stream_V_id_V | {14 15 }
	Port: out_stream_V_dest_V | {14 15 }
	Port: NEURONS_MEMBRANE | {3 5 6 7 8 9 10 11 12 13 }
	Port: NEURONS_STATE | {3 5 6 7 8 9 10 11 12 13 14 15 }
 - Input state : 
	Port: RNI : in_stream_V_data_V | {3 }
	Port: RNI : in_stream_V_keep_V | {3 }
	Port: RNI : in_stream_V_strb_V | {3 }
	Port: RNI : in_stream_V_user_V | {3 }
	Port: RNI : in_stream_V_last_V | {3 }
	Port: RNI : in_stream_V_id_V | {3 }
	Port: RNI : in_stream_V_dest_V | {3 }
	Port: RNI : NEURONS_MEMBRANE | {3 5 6 7 8 9 10 11 12 13 14 15 }
	Port: RNI : f_x_msb_4_table | {3 5 6 7 8 9 10 11 }
	Port: RNI : f_x_msb_5_table | {3 5 6 7 8 9 10 11 }
	Port: RNI : f_x_msb_3_table | {3 5 6 7 8 9 10 11 }
	Port: RNI : f_x_msb_2_table | {3 5 6 7 8 9 10 11 }
	Port: RNI : exp_x_msb_1_table | {3 5 6 7 8 9 10 11 }
	Port: RNI : WEIGHTS_INDEX | {3 5 6 7 8 9 10 11 12 13 }
	Port: RNI : WEIGHTS | {3 5 6 7 8 9 10 11 12 13 }
	Port: RNI : NEURONS_STATE | {6 7 8 9 10 11 12 13 14 15 }
  - Chain level:
	State 1
	State 2
	State 3
		icmp_ln54 : 1
		add_ln54 : 1
		br_ln54 : 2
		trunc_ln56 : 1
		switch_ln56 : 2
		store_ln56 : 1
		store_ln56 : 1
		store_ln56 : 1
		store_ln56 : 1
		switch_ln56 : 2
		store_ln56 : 1
		store_ln56 : 1
		switch_ln56 : 2
		store_ln56 : 1
		store_ln56 : 1
		switch_ln56 : 2
		store_ln56 : 1
		store_ln56 : 1
		switch_ln56 : 2
		store_ln56 : 1
		trunc_ln54 : 1
		trunc_ln54_1 : 1
		trunc_ln54_2 : 1
		trunc_ln54_3 : 1
		call_ln34 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		call_ln42 : 1
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |       grp_input_layer_fu_263      |    89   | 60.5826 |   9362  |   5266  |
|          |      grp_inner_layer_1_fu_289     |    88   |  60.344 |   9312  |   5293  |
|          |      grp_inner_layer_2_fu_311     |    88   |  60.344 |   9310  |   5299  |
|   call   |      grp_inner_layer_3_fu_333     |    88   |  60.344 |   9307  |   5290  |
|          |      grp_output_layer_fu_355      |    0    |  12.704 |   452   |   365   |
|          | grp_output_stream_dispatch_fu_367 |    0    |  15.88  |   290   |   198   |
|          |   grp_exp_core_32_32_66_s_fu_778  |    44   |  20.644 |   3000  |   1469  |
|----------|-----------------------------------|---------|---------|---------|---------|
|   icmp   |          icmp_ln54_fu_410         |    0    |    0    |    0    |    11   |
|----------|-----------------------------------|---------|---------|---------|---------|
|    add   |          add_ln54_fu_416          |    0    |    0    |    0    |    11   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   read   |         empty_read_fu_204         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         trunc_ln56_fu_422         |    0    |    0    |    0    |    0    |
|          |         trunc_ln54_fu_521         |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln54_1_fu_526        |    0    |    0    |    0    |    0    |
|          |        trunc_ln54_2_fu_531        |    0    |    0    |    0    |    0    |
|          |        trunc_ln54_3_fu_536        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |       in_pkts_data_0_fu_426       |    0    |    0    |    0    |    0    |
|          |       in_pkts_keep_0_fu_430       |    0    |    0    |    0    |    0    |
|          |       in_pkts_strb_0_fu_434       |    0    |    0    |    0    |    0    |
|extractvalue|       in_pkts_user_0_fu_438       |    0    |    0    |    0    |    0    |
|          |       in_pkts_last_0_fu_442       |    0    |    0    |    0    |    0    |
|          |        in_pkts_id_0_fu_446        |    0    |    0    |    0    |    0    |
|          |       in_pkts_dest_0_fu_450       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |   397   | 290.843 |  41033  |  23202  |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------+--------+--------+--------+--------+
| NEURONS_MEMBRANE|    1   |    0   |    0   |    0   |
|  NEURONS_STATE  |    0   |    1   |    4   |    0   |
|     WEIGHTS     |    8   |    0   |    0   |    -   |
|  WEIGHTS_INDEX  |    1   |    0   |    0   |    -   |
|exp_x_msb_1_table|    2   |    0   |    0   |    -   |
| f_x_msb_2_table |    2   |    0   |    0   |    -   |
| f_x_msb_3_table |    2   |    0   |    0   |    -   |
| f_x_msb_4_table |    1   |    0   |    0   |    -   |
| f_x_msb_5_table |    1   |    0   |    0   |    -   |
|  out_pkts_data  |    1   |    0   |    0   |    0   |
|  out_pkts_dest  |    1   |    0   |    0   |    0   |
|   out_pkts_id   |    1   |    0   |    0   |    0   |
|  out_pkts_keep  |    0   |    8   |   16   |    0   |
|  out_pkts_last  |    0   |    2   |    4   |    0   |
|  out_pkts_strb  |    0   |    8   |   16   |    0   |
|  out_pkts_user  |    0   |    4   |    8   |    0   |
+-----------------+--------+--------+--------+--------+
|      Total      |   21   |   23   |   48   |    0   |
+-----------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln54_reg_694      |    3   |
|          i_reg_234          |    3   |
|   in_pkts_data_3_1_reg_673  |   32   |
|   in_pkts_data_3_2_reg_679  |   32   |
|in_pkts_data_3_3_load_reg_720|   32   |
|   in_pkts_data_3_3_reg_685  |   32   |
|    in_pkts_data_3_reg_667   |   32   |
|    in_pkts_dest_0_reg_714   |    6   |
|   in_pkts_dest_3_1_reg_661  |    6   |
|    in_pkts_dest_3_reg_655   |    6   |
|     in_pkts_id_0_reg_708    |    5   |
|    in_pkts_id_3_1_reg_649   |    5   |
|     in_pkts_id_3_reg_643    |    5   |
|   in_pkts_keep_3_1_reg_607  |    4   |
|    in_pkts_keep_3_reg_601   |    4   |
|    in_pkts_last_0_reg_703   |    1   |
|   in_pkts_last_3_1_reg_222  |    1   |
|   in_pkts_last_3_2_reg_245  |    1   |
|    in_pkts_last_3_reg_637   |    1   |
|   in_pkts_strb_3_1_reg_619  |    4   |
|    in_pkts_strb_3_reg_613   |    4   |
|   in_pkts_user_3_1_reg_631  |    2   |
|    in_pkts_user_3_reg_625   |    2   |
|     trunc_ln54_1_reg_730    |   16   |
|     trunc_ln54_2_reg_735    |   16   |
|     trunc_ln54_3_reg_740    |   16   |
|      trunc_ln54_reg_725     |   16   |
|      trunc_ln56_reg_699     |    2   |
+-----------------------------+--------+
|            Total            |   289  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
| in_pkts_last_3_1_reg_222 |  p0  |   2  |   1  |    2   ||    9    |
|  grp_input_layer_fu_263  |  p1  |   2  |  16  |   32   ||    9    |
|  grp_input_layer_fu_263  |  p2  |   2  |  16  |   32   ||    9    |
|  grp_input_layer_fu_263  |  p3  |   2  |  16  |   32   ||    9    |
|  grp_input_layer_fu_263  |  p4  |   2  |  16  |   32   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   130  ||   7.94  ||    45   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   397  |   290  |  41033 |  23202 |    -   |
|   Memory  |   21   |    -   |    -   |   23   |   48   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   289  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   21   |   397  |   298  |  41345 |  23295 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
