// Seed: 1441036885
module module_0 ();
  logic id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output tri id_2,
    output uwire id_3,
    output tri0 id_4,
    output supply0 id_5,
    input wand id_6,
    input wire id_7,
    input wand id_8,
    output uwire id_9,
    output wand id_10,
    output uwire id_11,
    output tri id_12,
    input tri0 id_13,
    input tri1 id_14,
    input wand id_15,
    input supply1 id_16,
    output supply0 id_17,
    output uwire id_18,
    output wire id_19,
    input wor id_20,
    output uwire id_21,
    input supply1 id_22,
    output wand id_23,
    input wor id_24,
    output supply0 id_25,
    output uwire id_26
    , id_29,
    output supply0 id_27
);
  assign id_25 = id_7;
  specify
    (id_30 => id_31) = 1;
    (negedge id_32 => (id_33 +: id_13)) = ((1'd0 - id_0), id_24);
  endspecify
  module_0 modCall_1 ();
endmodule
