|Test_top
rstn => rstn.IN14
clk_50M => clk_50M.IN4
clk_40M => clk_40M.IN2
epcs_data0 => epcs_data0.IN1
epcs_dclk <= NIOSTOP:NIOSTOP_inst.dclk_from_the_epcs
epcs_asdo <= NIOSTOP:NIOSTOP_inst.sdo_from_the_epcs
epcs_ncso <= NIOSTOP:NIOSTOP_inst.sce_from_the_epcs
ddr_csn <= ddr_top:ddrtop.mem_cs_n
ddr_cke <= ddr_top:ddrtop.mem_cke
ddr_addr[0] <= ddr_top:ddrtop.mem_addr
ddr_addr[1] <= ddr_top:ddrtop.mem_addr
ddr_addr[2] <= ddr_top:ddrtop.mem_addr
ddr_addr[3] <= ddr_top:ddrtop.mem_addr
ddr_addr[4] <= ddr_top:ddrtop.mem_addr
ddr_addr[5] <= ddr_top:ddrtop.mem_addr
ddr_addr[6] <= ddr_top:ddrtop.mem_addr
ddr_addr[7] <= ddr_top:ddrtop.mem_addr
ddr_addr[8] <= ddr_top:ddrtop.mem_addr
ddr_addr[9] <= ddr_top:ddrtop.mem_addr
ddr_addr[10] <= ddr_top:ddrtop.mem_addr
ddr_addr[11] <= ddr_top:ddrtop.mem_addr
ddr_addr[12] <= ddr_top:ddrtop.mem_addr
ddr_ba[0] <= ddr_top:ddrtop.mem_ba
ddr_ba[1] <= ddr_top:ddrtop.mem_ba
ddr_rasn <= ddr_top:ddrtop.mem_ras_n
ddr_casn <= ddr_top:ddrtop.mem_cas_n
ddr_wen <= ddr_top:ddrtop.mem_we_n
ddr_clkp <= ddr_top:ddrtop.mem_clk
ddr_clkn <= ddr_top:ddrtop.mem_clk_n
ddr_dq[0] <> ddr_top:ddrtop.mem_dq
ddr_dq[1] <> ddr_top:ddrtop.mem_dq
ddr_dq[2] <> ddr_top:ddrtop.mem_dq
ddr_dq[3] <> ddr_top:ddrtop.mem_dq
ddr_dq[4] <> ddr_top:ddrtop.mem_dq
ddr_dq[5] <> ddr_top:ddrtop.mem_dq
ddr_dq[6] <> ddr_top:ddrtop.mem_dq
ddr_dq[7] <> ddr_top:ddrtop.mem_dq
ddr_dq[8] <> ddr_top:ddrtop.mem_dq
ddr_dq[9] <> ddr_top:ddrtop.mem_dq
ddr_dq[10] <> ddr_top:ddrtop.mem_dq
ddr_dq[11] <> ddr_top:ddrtop.mem_dq
ddr_dq[12] <> ddr_top:ddrtop.mem_dq
ddr_dq[13] <> ddr_top:ddrtop.mem_dq
ddr_dq[14] <> ddr_top:ddrtop.mem_dq
ddr_dq[15] <> ddr_top:ddrtop.mem_dq
ddr_udqs <> ddr_top:ddrtop.mem_udqs
ddr_ldqs <> ddr_top:ddrtop.mem_ldqs
ddr_udm <> ddr_top:ddrtop.mem_udm
ddr_ldm <> ddr_top:ddrtop.mem_ldm
sdr_csn <= NIOSTOP:NIOSTOP_inst.zs_cs_n_from_the_sdram
sdr_cke <= NIOSTOP:NIOSTOP_inst.zs_cke_from_the_sdram
sdr_addr[0] <= NIOSTOP:NIOSTOP_inst.zs_addr_from_the_sdram
sdr_addr[1] <= NIOSTOP:NIOSTOP_inst.zs_addr_from_the_sdram
sdr_addr[2] <= NIOSTOP:NIOSTOP_inst.zs_addr_from_the_sdram
sdr_addr[3] <= NIOSTOP:NIOSTOP_inst.zs_addr_from_the_sdram
sdr_addr[4] <= NIOSTOP:NIOSTOP_inst.zs_addr_from_the_sdram
sdr_addr[5] <= NIOSTOP:NIOSTOP_inst.zs_addr_from_the_sdram
sdr_addr[6] <= NIOSTOP:NIOSTOP_inst.zs_addr_from_the_sdram
sdr_addr[7] <= NIOSTOP:NIOSTOP_inst.zs_addr_from_the_sdram
sdr_addr[8] <= NIOSTOP:NIOSTOP_inst.zs_addr_from_the_sdram
sdr_addr[9] <= NIOSTOP:NIOSTOP_inst.zs_addr_from_the_sdram
sdr_addr[10] <= NIOSTOP:NIOSTOP_inst.zs_addr_from_the_sdram
sdr_addr[11] <= NIOSTOP:NIOSTOP_inst.zs_addr_from_the_sdram
sdr_addr[12] <= NIOSTOP:NIOSTOP_inst.zs_addr_from_the_sdram
sdr_ba[0] <= NIOSTOP:NIOSTOP_inst.zs_ba_from_the_sdram
sdr_ba[1] <= NIOSTOP:NIOSTOP_inst.zs_ba_from_the_sdram
sdr_rasn <= NIOSTOP:NIOSTOP_inst.zs_ras_n_from_the_sdram
sdr_casn <= NIOSTOP:NIOSTOP_inst.zs_cas_n_from_the_sdram
sdr_wen <= NIOSTOP:NIOSTOP_inst.zs_we_n_from_the_sdram
sdr_clk <= PLL1:PLL1.c0
sdr_dq[0] <> NIOSTOP:NIOSTOP_inst.zs_dq_to_and_from_the_sdram
sdr_dq[1] <> NIOSTOP:NIOSTOP_inst.zs_dq_to_and_from_the_sdram
sdr_dq[2] <> NIOSTOP:NIOSTOP_inst.zs_dq_to_and_from_the_sdram
sdr_dq[3] <> NIOSTOP:NIOSTOP_inst.zs_dq_to_and_from_the_sdram
sdr_dq[4] <> NIOSTOP:NIOSTOP_inst.zs_dq_to_and_from_the_sdram
sdr_dq[5] <> NIOSTOP:NIOSTOP_inst.zs_dq_to_and_from_the_sdram
sdr_dq[6] <> NIOSTOP:NIOSTOP_inst.zs_dq_to_and_from_the_sdram
sdr_dq[7] <> NIOSTOP:NIOSTOP_inst.zs_dq_to_and_from_the_sdram
sdr_dq[8] <> NIOSTOP:NIOSTOP_inst.zs_dq_to_and_from_the_sdram
sdr_dq[9] <> NIOSTOP:NIOSTOP_inst.zs_dq_to_and_from_the_sdram
sdr_dq[10] <> NIOSTOP:NIOSTOP_inst.zs_dq_to_and_from_the_sdram
sdr_dq[11] <> NIOSTOP:NIOSTOP_inst.zs_dq_to_and_from_the_sdram
sdr_dq[12] <> NIOSTOP:NIOSTOP_inst.zs_dq_to_and_from_the_sdram
sdr_dq[13] <> NIOSTOP:NIOSTOP_inst.zs_dq_to_and_from_the_sdram
sdr_dq[14] <> NIOSTOP:NIOSTOP_inst.zs_dq_to_and_from_the_sdram
sdr_dq[15] <> NIOSTOP:NIOSTOP_inst.zs_dq_to_and_from_the_sdram
sdr_udm <> NIOSTOP:NIOSTOP_inst.zs_dqm_from_the_sdram
sdr_ldm <> NIOSTOP:NIOSTOP_inst.zs_dqm_from_the_sdram
lcd_rst <= LCD_top:LCDt.lcd_rst
lcd_cs <= LCD_top:LCDt.lcd_cs
lcd_rs <= LCD_top:LCDt.lcd_rs
lcd_rd <= LCD_top:LCDt.lcd_rd
lcd_wr <= LCD_top:LCDt.lcd_wr
lcd_dat[0] <= LCD_top:LCDt.lcd_dat
lcd_dat[1] <= LCD_top:LCDt.lcd_dat
lcd_dat[2] <= LCD_top:LCDt.lcd_dat
lcd_dat[3] <= LCD_top:LCDt.lcd_dat
lcd_dat[4] <= LCD_top:LCDt.lcd_dat
lcd_dat[5] <= LCD_top:LCDt.lcd_dat
lcd_dat[6] <= LCD_top:LCDt.lcd_dat
lcd_dat[7] <= LCD_top:LCDt.lcd_dat
saa_scl <= video_saa:video_saa.saa_sclk
saa_sda <> video_saa:video_saa.saa_sdat
saa_llc => saa_llc.IN2
saa_vpo[0] => saa_vpo[0].IN1
saa_vpo[1] => saa_vpo[1].IN1
saa_vpo[2] => saa_vpo[2].IN1
saa_vpo[3] => saa_vpo[3].IN1
saa_vpo[4] => saa_vpo[4].IN1
saa_vpo[5] => saa_vpo[5].IN1
saa_vpo[6] => saa_vpo[6].IN1
saa_vpo[7] => saa_vpo[7].IN1
aud_sclk <= audio_wm:audio_wm.aud_sclk
aud_sdin <= audio_wm:audio_wm.aud_sdin
aud_bclk => aud_bclk.IN1
aud_adclrc => aud_adclrc.IN1
aud_daclrc => aud_daclrc.IN1
aud_adcdat => aud_adcdat.IN1
aud_dacdat <= audio_wm:audio_wm.aud_dacdat
usb_intn => usb_intn.IN1
usb_scs <= NIOSTOP:NIOSTOP_inst.out_port_from_the_USB_SCS_O
usb_sck <= NIOSTOP:NIOSTOP_inst.out_port_from_the_USB_SCK_O
usb_sdi <= NIOSTOP:NIOSTOP_inst.out_port_from_the_USB_SDI_O
usb_sdo => usb_sdo.IN1
net_intn => _.IN1
net_woln => ~NO_FANOUT~
net_so => net_so.IN1
net_si <= NIOSTOP:NIOSTOP_inst.MOSI_from_the_LAN
net_sck <= NIOSTOP:NIOSTOP_inst.SCLK_from_the_LAN
net_csn <= NIOSTOP:NIOSTOP_inst.out_port_from_the_LAN_CS
net_rstn <= NIOSTOP:NIOSTOP_inst.out_port_from_the_LAN_RSTN
rs_rxd => rs_rxd.IN1
rs_txd <= UART_TOP:UARTt.UART_TX_O
vga_r[0] <= vga_top:VGAt.vga_r
vga_r[1] <= vga_top:VGAt.vga_r
vga_r[2] <= vga_top:VGAt.vga_r
vga_r[3] <= vga_top:VGAt.vga_r
vga_r[4] <= vga_top:VGAt.vga_r
vga_r[5] <= vga_top:VGAt.vga_r
vga_r[6] <= vga_top:VGAt.vga_r
vga_r[7] <= vga_top:VGAt.vga_r
vga_g[0] <= vga_top:VGAt.vga_g
vga_g[1] <= vga_top:VGAt.vga_g
vga_g[2] <= vga_top:VGAt.vga_g
vga_g[3] <= vga_top:VGAt.vga_g
vga_g[4] <= vga_top:VGAt.vga_g
vga_g[5] <= vga_top:VGAt.vga_g
vga_g[6] <= vga_top:VGAt.vga_g
vga_g[7] <= vga_top:VGAt.vga_g
vga_b[0] <= vga_top:VGAt.vga_b
vga_b[1] <= vga_top:VGAt.vga_b
vga_b[2] <= vga_top:VGAt.vga_b
vga_b[3] <= vga_top:VGAt.vga_b
vga_b[4] <= vga_top:VGAt.vga_b
vga_b[5] <= vga_top:VGAt.vga_b
vga_b[6] <= vga_top:VGAt.vga_b
vga_b[7] <= vga_top:VGAt.vga_b
vga_hs <= vga_top:VGAt.vga_hs
vga_vs <= vga_top:VGAt.vga_vs
vga_blk <= vga_top:VGAt.vga_blk
vga_syn <= vga_top:VGAt.vga_syn
vga_clk <= vga_top:VGAt.vga_clk
ps2_dat => ps2_dat.IN1
ps2_clk => ps2_clk.IN1
rtc_rstn <= DS1302Z_TOP:RTCt.rtc_rstn
rtc_clk <= DS1302Z_TOP:RTCt.rtc_clk
rtc_dat <> DS1302Z_TOP:RTCt.rtc_dat
ir_din => ir_din.IN1
seg7_leda <= seg7_led:seg7_led.seg7_leda
seg7_ledb <= seg7_led:seg7_led.seg7_ledb
seg7_ledc <= seg7_led:seg7_led.seg7_ledc
seg7_ledd <= seg7_led:seg7_led.seg7_ledd
seg7_lede <= seg7_led:seg7_led.seg7_lede
seg7_ledf <= seg7_led:seg7_led.seg7_ledf
seg7_ledg <= seg7_led:seg7_led.seg7_ledg
seg7_ledh <= seg7_led:seg7_led.seg7_ledh
seg7_sel0 <= seg7_led:seg7_led.seg7_sel0
seg7_sel1 <= seg7_led:seg7_led.seg7_sel1
seg7_sel2 <= seg7_led:seg7_led.seg7_sel2
seg7_sel3 <= seg7_led:seg7_led.seg7_sel3
sw_1 => sw_1.IN1
sw_2 => sw_2.IN1
sw_3 => sw_3.IN1
sw_4 => sw_4.IN1
btn_rgt => btn_rgt.IN1
btn_lft => btn_lft.IN1
btn_ent => btn_ent.IN1
led_01 <= LED_SW:LED_SW.led_01
led_02 <= LED_SW:LED_SW.led_02
led_03 <= LED_SW:LED_SW.led_03
led_04 <= LED_SW:LED_SW.led_04
ext_io[0] <= EXT_IO:EXT_IO.ext_io
ext_io[1] <= EXT_IO:EXT_IO.ext_io
ext_io[2] <= EXT_IO:EXT_IO.ext_io
ext_io[3] <= EXT_IO:EXT_IO.ext_io
ext_io[4] <= EXT_IO:EXT_IO.ext_io
ext_io[5] <= EXT_IO:EXT_IO.ext_io
ext_io[6] <= EXT_IO:EXT_IO.ext_io
ext_io[7] <= EXT_IO:EXT_IO.ext_io
ext_io[8] <= EXT_IO:EXT_IO.ext_io
ext_io[9] <= EXT_IO:EXT_IO.ext_io
ext_io[10] <= EXT_IO:EXT_IO.ext_io
ext_io[11] <= EXT_IO:EXT_IO.ext_io
ext_io[12] <= EXT_IO:EXT_IO.ext_io
ext_io[13] <= EXT_IO:EXT_IO.ext_io
ext_io[14] <= EXT_IO:EXT_IO.ext_io
ext_io[15] <= EXT_IO:EXT_IO.ext_io
ext_io[16] <= EXT_IO:EXT_IO.ext_io
ext_io[17] <= EXT_IO:EXT_IO.ext_io
ext_io[18] <= EXT_IO:EXT_IO.ext_io
ext_io[19] <= EXT_IO:EXT_IO.ext_io
ext_io[20] <= EXT_IO:EXT_IO.ext_io
ext_io[21] <= EXT_IO:EXT_IO.ext_io
ext_io[22] <= EXT_IO:EXT_IO.ext_io
ext_io[23] <= EXT_IO:EXT_IO.ext_io
ext_io[24] <= EXT_IO:EXT_IO.ext_io
ext_io[25] <= EXT_IO:EXT_IO.ext_io
ext_io[26] <= EXT_IO:EXT_IO.ext_io
ext_io[27] <= EXT_IO:EXT_IO.ext_io
ext_io[28] <= EXT_IO:EXT_IO.ext_io
ext_io[29] <= EXT_IO:EXT_IO.ext_io
ext_io[30] <= EXT_IO:EXT_IO.ext_io
ext_io[31] <= EXT_IO:EXT_IO.ext_io
ext_io[32] <= EXT_IO:EXT_IO.ext_io
ext_io[33] <= EXT_IO:EXT_IO.ext_io
ext_io[34] <= EXT_IO:EXT_IO.ext_io
ext_io[35] <= EXT_IO:EXT_IO.ext_io


|Test_top|PLL1:PLL1
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
c3 <= altpll:altpll_component.clk[3]
c4 <= altpll:altpll_component.clk[4]
locked <= altpll:altpll_component.locked


|Test_top|PLL1:PLL1|altpll:altpll_component
inclk[0] => PLL1_altpll:auto_generated.inclk[0]
inclk[1] => PLL1_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL1_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Test_top|PLL1:PLL1|altpll:altpll_component|PLL1_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|Test_top|PLL2:PLL2
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
locked <= altpll:altpll_component.locked


|Test_top|PLL2:PLL2|altpll:altpll_component
inclk[0] => PLL2_altpll:auto_generated.inclk[0]
inclk[1] => PLL2_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => PLL2_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL2_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Test_top|PLL2:PLL2|altpll:altpll_component|PLL2_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|PLL3:PLL3
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|Test_top|PLL3:PLL3|altpll:altpll_component
inclk[0] => PLL3_altpll:auto_generated.inclk[0]
inclk[1] => PLL3_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL3_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Test_top|PLL3:PLL3|altpll:altpll_component|PLL3_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|Test_top|DISP_FIFO:dispfifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_bol1:auto_generated.aclr
data[0] => dcfifo_bol1:auto_generated.data[0]
data[1] => dcfifo_bol1:auto_generated.data[1]
data[2] => dcfifo_bol1:auto_generated.data[2]
data[3] => dcfifo_bol1:auto_generated.data[3]
data[4] => dcfifo_bol1:auto_generated.data[4]
data[5] => dcfifo_bol1:auto_generated.data[5]
data[6] => dcfifo_bol1:auto_generated.data[6]
data[7] => dcfifo_bol1:auto_generated.data[7]
data[8] => dcfifo_bol1:auto_generated.data[8]
data[9] => dcfifo_bol1:auto_generated.data[9]
data[10] => dcfifo_bol1:auto_generated.data[10]
data[11] => dcfifo_bol1:auto_generated.data[11]
data[12] => dcfifo_bol1:auto_generated.data[12]
data[13] => dcfifo_bol1:auto_generated.data[13]
data[14] => dcfifo_bol1:auto_generated.data[14]
data[15] => dcfifo_bol1:auto_generated.data[15]
data[16] => dcfifo_bol1:auto_generated.data[16]
data[17] => dcfifo_bol1:auto_generated.data[17]
data[18] => dcfifo_bol1:auto_generated.data[18]
data[19] => dcfifo_bol1:auto_generated.data[19]
data[20] => dcfifo_bol1:auto_generated.data[20]
data[21] => dcfifo_bol1:auto_generated.data[21]
data[22] => dcfifo_bol1:auto_generated.data[22]
data[23] => dcfifo_bol1:auto_generated.data[23]
data[24] => dcfifo_bol1:auto_generated.data[24]
data[25] => dcfifo_bol1:auto_generated.data[25]
data[26] => dcfifo_bol1:auto_generated.data[26]
data[27] => dcfifo_bol1:auto_generated.data[27]
data[28] => dcfifo_bol1:auto_generated.data[28]
data[29] => dcfifo_bol1:auto_generated.data[29]
data[30] => dcfifo_bol1:auto_generated.data[30]
data[31] => dcfifo_bol1:auto_generated.data[31]
q[0] <= dcfifo_bol1:auto_generated.q[0]
q[1] <= dcfifo_bol1:auto_generated.q[1]
q[2] <= dcfifo_bol1:auto_generated.q[2]
q[3] <= dcfifo_bol1:auto_generated.q[3]
q[4] <= dcfifo_bol1:auto_generated.q[4]
q[5] <= dcfifo_bol1:auto_generated.q[5]
q[6] <= dcfifo_bol1:auto_generated.q[6]
q[7] <= dcfifo_bol1:auto_generated.q[7]
q[8] <= dcfifo_bol1:auto_generated.q[8]
q[9] <= dcfifo_bol1:auto_generated.q[9]
q[10] <= dcfifo_bol1:auto_generated.q[10]
q[11] <= dcfifo_bol1:auto_generated.q[11]
q[12] <= dcfifo_bol1:auto_generated.q[12]
q[13] <= dcfifo_bol1:auto_generated.q[13]
q[14] <= dcfifo_bol1:auto_generated.q[14]
q[15] <= dcfifo_bol1:auto_generated.q[15]
rdclk => dcfifo_bol1:auto_generated.rdclk
rdempty <= dcfifo_bol1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_bol1:auto_generated.rdreq
rdusedw[0] <= dcfifo_bol1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_bol1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_bol1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_bol1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_bol1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_bol1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_bol1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_bol1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_bol1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_bol1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_bol1:auto_generated.rdusedw[10]
wrclk => dcfifo_bol1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_bol1:auto_generated.wrfull
wrreq => dcfifo_bol1:auto_generated.wrreq
wrusedw[0] <= dcfifo_bol1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_bol1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_bol1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_bol1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_bol1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_bol1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_bol1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_bol1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_bol1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_bol1:auto_generated.wrusedw[9]


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => altsyncram_4f11:fifo_ram.aclr1
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_b[0].IN0
aclr => rdptr_g[10].IN0
aclr => rs_dgwp_reg[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_54e:cntr_b.aset
data[0] => altsyncram_4f11:fifo_ram.data_a[0]
data[1] => altsyncram_4f11:fifo_ram.data_a[1]
data[2] => altsyncram_4f11:fifo_ram.data_a[2]
data[3] => altsyncram_4f11:fifo_ram.data_a[3]
data[4] => altsyncram_4f11:fifo_ram.data_a[4]
data[5] => altsyncram_4f11:fifo_ram.data_a[5]
data[6] => altsyncram_4f11:fifo_ram.data_a[6]
data[7] => altsyncram_4f11:fifo_ram.data_a[7]
data[8] => altsyncram_4f11:fifo_ram.data_a[8]
data[9] => altsyncram_4f11:fifo_ram.data_a[9]
data[10] => altsyncram_4f11:fifo_ram.data_a[10]
data[11] => altsyncram_4f11:fifo_ram.data_a[11]
data[12] => altsyncram_4f11:fifo_ram.data_a[12]
data[13] => altsyncram_4f11:fifo_ram.data_a[13]
data[14] => altsyncram_4f11:fifo_ram.data_a[14]
data[15] => altsyncram_4f11:fifo_ram.data_a[15]
data[16] => altsyncram_4f11:fifo_ram.data_a[16]
data[17] => altsyncram_4f11:fifo_ram.data_a[17]
data[18] => altsyncram_4f11:fifo_ram.data_a[18]
data[19] => altsyncram_4f11:fifo_ram.data_a[19]
data[20] => altsyncram_4f11:fifo_ram.data_a[20]
data[21] => altsyncram_4f11:fifo_ram.data_a[21]
data[22] => altsyncram_4f11:fifo_ram.data_a[22]
data[23] => altsyncram_4f11:fifo_ram.data_a[23]
data[24] => altsyncram_4f11:fifo_ram.data_a[24]
data[25] => altsyncram_4f11:fifo_ram.data_a[25]
data[26] => altsyncram_4f11:fifo_ram.data_a[26]
data[27] => altsyncram_4f11:fifo_ram.data_a[27]
data[28] => altsyncram_4f11:fifo_ram.data_a[28]
data[29] => altsyncram_4f11:fifo_ram.data_a[29]
data[30] => altsyncram_4f11:fifo_ram.data_a[30]
data[31] => altsyncram_4f11:fifo_ram.data_a[31]
q[0] <= altsyncram_4f11:fifo_ram.q_b[0]
q[1] <= altsyncram_4f11:fifo_ram.q_b[1]
q[2] <= altsyncram_4f11:fifo_ram.q_b[2]
q[3] <= altsyncram_4f11:fifo_ram.q_b[3]
q[4] <= altsyncram_4f11:fifo_ram.q_b[4]
q[5] <= altsyncram_4f11:fifo_ram.q_b[5]
q[6] <= altsyncram_4f11:fifo_ram.q_b[6]
q[7] <= altsyncram_4f11:fifo_ram.q_b[7]
q[8] <= altsyncram_4f11:fifo_ram.q_b[8]
q[9] <= altsyncram_4f11:fifo_ram.q_b[9]
q[10] <= altsyncram_4f11:fifo_ram.q_b[10]
q[11] <= altsyncram_4f11:fifo_ram.q_b[11]
q[12] <= altsyncram_4f11:fifo_ram.q_b[12]
q[13] <= altsyncram_4f11:fifo_ram.q_b[13]
q[14] <= altsyncram_4f11:fifo_ram.q_b[14]
q[15] <= altsyncram_4f11:fifo_ram.q_b[15]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_4f11:fifo_ram.clock1
rdclk => dffpipe_qe9:rs_brp.clock
rdclk => dffpipe_pe9:rs_bwp.clock
rdclk => alt_synch_pipe_rld:rs_dgwp.clock
rdclk => cntr_54e:cntr_b.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_b[0].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_2lc:wrptr_g1p.clock
wrclk => altsyncram_4f11:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_uld:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter7a[10].IN0
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[10].CLK
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter7a[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|a_graycounter_2lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|altsyncram_4f11:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a0.PORTADATAIN1
data_a[17] => ram_block11a1.PORTADATAIN1
data_a[18] => ram_block11a2.PORTADATAIN1
data_a[19] => ram_block11a3.PORTADATAIN1
data_a[20] => ram_block11a4.PORTADATAIN1
data_a[21] => ram_block11a5.PORTADATAIN1
data_a[22] => ram_block11a6.PORTADATAIN1
data_a[23] => ram_block11a7.PORTADATAIN1
data_a[24] => ram_block11a8.PORTADATAIN1
data_a[25] => ram_block11a9.PORTADATAIN1
data_a[26] => ram_block11a10.PORTADATAIN1
data_a[27] => ram_block11a11.PORTADATAIN1
data_a[28] => ram_block11a12.PORTADATAIN1
data_a[29] => ram_block11a13.PORTADATAIN1
data_a[30] => ram_block11a14.PORTADATAIN1
data_a[31] => ram_block11a15.PORTADATAIN1
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|dffpipe_qe9:rs_brp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|dffpipe_pe9:rs_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|alt_synch_pipe_rld:rs_dgwp
clock => dffpipe_te9:dffpipe13.clock
clrn => dffpipe_te9:dffpipe13.clrn
d[0] => dffpipe_te9:dffpipe13.d[0]
d[1] => dffpipe_te9:dffpipe13.d[1]
d[2] => dffpipe_te9:dffpipe13.d[2]
d[3] => dffpipe_te9:dffpipe13.d[3]
d[4] => dffpipe_te9:dffpipe13.d[4]
d[5] => dffpipe_te9:dffpipe13.d[5]
d[6] => dffpipe_te9:dffpipe13.d[6]
d[7] => dffpipe_te9:dffpipe13.d[7]
d[8] => dffpipe_te9:dffpipe13.d[8]
d[9] => dffpipe_te9:dffpipe13.d[9]
d[10] => dffpipe_te9:dffpipe13.d[10]
q[0] <= dffpipe_te9:dffpipe13.q[0]
q[1] <= dffpipe_te9:dffpipe13.q[1]
q[2] <= dffpipe_te9:dffpipe13.q[2]
q[3] <= dffpipe_te9:dffpipe13.q[3]
q[4] <= dffpipe_te9:dffpipe13.q[4]
q[5] <= dffpipe_te9:dffpipe13.q[5]
q[6] <= dffpipe_te9:dffpipe13.q[6]
q[7] <= dffpipe_te9:dffpipe13.q[7]
q[8] <= dffpipe_te9:dffpipe13.q[8]
q[9] <= dffpipe_te9:dffpipe13.q[9]
q[10] <= dffpipe_te9:dffpipe13.q[10]


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_te9:dffpipe13
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|dffpipe_3dc:wraclr
clock => dffe16a[0].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[0].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|alt_synch_pipe_uld:ws_dgrp
clock => dffpipe_ue9:dffpipe16.clock
clrn => dffpipe_ue9:dffpipe16.clrn
d[0] => dffpipe_ue9:dffpipe16.d[0]
d[1] => dffpipe_ue9:dffpipe16.d[1]
d[2] => dffpipe_ue9:dffpipe16.d[2]
d[3] => dffpipe_ue9:dffpipe16.d[3]
d[4] => dffpipe_ue9:dffpipe16.d[4]
d[5] => dffpipe_ue9:dffpipe16.d[5]
d[6] => dffpipe_ue9:dffpipe16.d[6]
d[7] => dffpipe_ue9:dffpipe16.d[7]
d[8] => dffpipe_ue9:dffpipe16.d[8]
d[9] => dffpipe_ue9:dffpipe16.d[9]
d[10] => dffpipe_ue9:dffpipe16.d[10]
q[0] <= dffpipe_ue9:dffpipe16.q[0]
q[1] <= dffpipe_ue9:dffpipe16.q[1]
q[2] <= dffpipe_ue9:dffpipe16.q[2]
q[3] <= dffpipe_ue9:dffpipe16.q[3]
q[4] <= dffpipe_ue9:dffpipe16.q[4]
q[5] <= dffpipe_ue9:dffpipe16.q[5]
q[6] <= dffpipe_ue9:dffpipe16.q[6]
q[7] <= dffpipe_ue9:dffpipe16.q[7]
q[8] <= dffpipe_ue9:dffpipe16.q[8]
q[9] <= dffpipe_ue9:dffpipe16.q[9]
q[10] <= dffpipe_ue9:dffpipe16.q[10]


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_ue9:dffpipe16
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|cntr_54e:cntr_b
aset => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Test_top|dpram_64w32_64r32:saaout_ram
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|Test_top|dpram_64w32_64r32:saaout_ram|altsyncram:altsyncram_component
wren_a => altsyncram_i5k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i5k1:auto_generated.data_a[0]
data_a[1] => altsyncram_i5k1:auto_generated.data_a[1]
data_a[2] => altsyncram_i5k1:auto_generated.data_a[2]
data_a[3] => altsyncram_i5k1:auto_generated.data_a[3]
data_a[4] => altsyncram_i5k1:auto_generated.data_a[4]
data_a[5] => altsyncram_i5k1:auto_generated.data_a[5]
data_a[6] => altsyncram_i5k1:auto_generated.data_a[6]
data_a[7] => altsyncram_i5k1:auto_generated.data_a[7]
data_a[8] => altsyncram_i5k1:auto_generated.data_a[8]
data_a[9] => altsyncram_i5k1:auto_generated.data_a[9]
data_a[10] => altsyncram_i5k1:auto_generated.data_a[10]
data_a[11] => altsyncram_i5k1:auto_generated.data_a[11]
data_a[12] => altsyncram_i5k1:auto_generated.data_a[12]
data_a[13] => altsyncram_i5k1:auto_generated.data_a[13]
data_a[14] => altsyncram_i5k1:auto_generated.data_a[14]
data_a[15] => altsyncram_i5k1:auto_generated.data_a[15]
data_a[16] => altsyncram_i5k1:auto_generated.data_a[16]
data_a[17] => altsyncram_i5k1:auto_generated.data_a[17]
data_a[18] => altsyncram_i5k1:auto_generated.data_a[18]
data_a[19] => altsyncram_i5k1:auto_generated.data_a[19]
data_a[20] => altsyncram_i5k1:auto_generated.data_a[20]
data_a[21] => altsyncram_i5k1:auto_generated.data_a[21]
data_a[22] => altsyncram_i5k1:auto_generated.data_a[22]
data_a[23] => altsyncram_i5k1:auto_generated.data_a[23]
data_a[24] => altsyncram_i5k1:auto_generated.data_a[24]
data_a[25] => altsyncram_i5k1:auto_generated.data_a[25]
data_a[26] => altsyncram_i5k1:auto_generated.data_a[26]
data_a[27] => altsyncram_i5k1:auto_generated.data_a[27]
data_a[28] => altsyncram_i5k1:auto_generated.data_a[28]
data_a[29] => altsyncram_i5k1:auto_generated.data_a[29]
data_a[30] => altsyncram_i5k1:auto_generated.data_a[30]
data_a[31] => altsyncram_i5k1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_i5k1:auto_generated.address_a[0]
address_a[1] => altsyncram_i5k1:auto_generated.address_a[1]
address_a[2] => altsyncram_i5k1:auto_generated.address_a[2]
address_a[3] => altsyncram_i5k1:auto_generated.address_a[3]
address_a[4] => altsyncram_i5k1:auto_generated.address_a[4]
address_a[5] => altsyncram_i5k1:auto_generated.address_a[5]
address_b[0] => altsyncram_i5k1:auto_generated.address_b[0]
address_b[1] => altsyncram_i5k1:auto_generated.address_b[1]
address_b[2] => altsyncram_i5k1:auto_generated.address_b[2]
address_b[3] => altsyncram_i5k1:auto_generated.address_b[3]
address_b[4] => altsyncram_i5k1:auto_generated.address_b[4]
address_b[5] => altsyncram_i5k1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i5k1:auto_generated.clock0
clock1 => altsyncram_i5k1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_i5k1:auto_generated.q_b[0]
q_b[1] <= altsyncram_i5k1:auto_generated.q_b[1]
q_b[2] <= altsyncram_i5k1:auto_generated.q_b[2]
q_b[3] <= altsyncram_i5k1:auto_generated.q_b[3]
q_b[4] <= altsyncram_i5k1:auto_generated.q_b[4]
q_b[5] <= altsyncram_i5k1:auto_generated.q_b[5]
q_b[6] <= altsyncram_i5k1:auto_generated.q_b[6]
q_b[7] <= altsyncram_i5k1:auto_generated.q_b[7]
q_b[8] <= altsyncram_i5k1:auto_generated.q_b[8]
q_b[9] <= altsyncram_i5k1:auto_generated.q_b[9]
q_b[10] <= altsyncram_i5k1:auto_generated.q_b[10]
q_b[11] <= altsyncram_i5k1:auto_generated.q_b[11]
q_b[12] <= altsyncram_i5k1:auto_generated.q_b[12]
q_b[13] <= altsyncram_i5k1:auto_generated.q_b[13]
q_b[14] <= altsyncram_i5k1:auto_generated.q_b[14]
q_b[15] <= altsyncram_i5k1:auto_generated.q_b[15]
q_b[16] <= altsyncram_i5k1:auto_generated.q_b[16]
q_b[17] <= altsyncram_i5k1:auto_generated.q_b[17]
q_b[18] <= altsyncram_i5k1:auto_generated.q_b[18]
q_b[19] <= altsyncram_i5k1:auto_generated.q_b[19]
q_b[20] <= altsyncram_i5k1:auto_generated.q_b[20]
q_b[21] <= altsyncram_i5k1:auto_generated.q_b[21]
q_b[22] <= altsyncram_i5k1:auto_generated.q_b[22]
q_b[23] <= altsyncram_i5k1:auto_generated.q_b[23]
q_b[24] <= altsyncram_i5k1:auto_generated.q_b[24]
q_b[25] <= altsyncram_i5k1:auto_generated.q_b[25]
q_b[26] <= altsyncram_i5k1:auto_generated.q_b[26]
q_b[27] <= altsyncram_i5k1:auto_generated.q_b[27]
q_b[28] <= altsyncram_i5k1:auto_generated.q_b[28]
q_b[29] <= altsyncram_i5k1:auto_generated.q_b[29]
q_b[30] <= altsyncram_i5k1:auto_generated.q_b[30]
q_b[31] <= altsyncram_i5k1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Test_top|dpram_64w32_64r32:saaout_ram|altsyncram:altsyncram_component|altsyncram_i5k1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|Test_top|NIOSTOP:NIOSTOP_inst
clk => clk.IN44
reset_n => reset_n_sources.IN1
MISO_to_the_LAN => MISO_to_the_LAN.IN1
MOSI_from_the_LAN <= LAN:the_LAN.MOSI
SCLK_from_the_LAN <= LAN:the_LAN.SCLK
SS_n_from_the_LAN <= LAN:the_LAN.SS_n
out_port_from_the_LAN_CS <= LAN_CS:the_LAN_CS.out_port
out_port_from_the_LAN_RSTN <= LAN_RSTN:the_LAN_RSTN.out_port
in_port_to_the_LAN_nINT => in_port_to_the_LAN_nINT.IN1
in_port_to_the_NET_EN => in_port_to_the_NET_EN.IN1
out_port_from_the_NET_TESTDO <= NET_TESTDO:the_NET_TESTDO.out_port
out_port_from_the_USBSD_RDO[0] <= USBSD_RDO:the_USBSD_RDO.out_port
out_port_from_the_USBSD_RDO[1] <= USBSD_RDO:the_USBSD_RDO.out_port
out_port_from_the_USBSD_RDO[2] <= USBSD_RDO:the_USBSD_RDO.out_port
out_port_from_the_USBSD_RDO[3] <= USBSD_RDO:the_USBSD_RDO.out_port
out_port_from_the_USBSD_RDO[4] <= USBSD_RDO:the_USBSD_RDO.out_port
out_port_from_the_USBSD_RDO[5] <= USBSD_RDO:the_USBSD_RDO.out_port
out_port_from_the_USBSD_RDO[6] <= USBSD_RDO:the_USBSD_RDO.out_port
out_port_from_the_USBSD_RDO[7] <= USBSD_RDO:the_USBSD_RDO.out_port
out_port_from_the_USBSD_RDO[8] <= USBSD_RDO:the_USBSD_RDO.out_port
out_port_from_the_USBSD_RDO[9] <= USBSD_RDO:the_USBSD_RDO.out_port
out_port_from_the_USBSD_RDO[10] <= USBSD_RDO:the_USBSD_RDO.out_port
out_port_from_the_USBSD_RDO[11] <= USBSD_RDO:the_USBSD_RDO.out_port
out_port_from_the_USBSD_RDO[12] <= USBSD_RDO:the_USBSD_RDO.out_port
out_port_from_the_USBSD_RDO[13] <= USBSD_RDO:the_USBSD_RDO.out_port
out_port_from_the_USBSD_RDO[14] <= USBSD_RDO:the_USBSD_RDO.out_port
out_port_from_the_USBSD_RDO[15] <= USBSD_RDO:the_USBSD_RDO.out_port
out_port_from_the_USBSD_RVLD <= USBSD_RVLD:the_USBSD_RVLD.out_port
in_port_to_the_USBSD_SEL => in_port_to_the_USBSD_SEL.IN1
in_port_to_the_USB_EN => in_port_to_the_USB_EN.IN1
in_port_to_the_USB_INT_I => in_port_to_the_USB_INT_I.IN1
out_port_from_the_USB_SCK_O <= USB_SCK_O:the_USB_SCK_O.out_port
out_port_from_the_USB_SCS_O <= USB_SCS_O:the_USB_SCS_O.out_port
out_port_from_the_USB_SDI_O <= USB_SDI_O:the_USB_SDI_O.out_port
in_port_to_the_USB_SDO_I => in_port_to_the_USB_SDO_I.IN1
data0_to_the_epcs => data0_to_the_epcs.IN1
dclk_from_the_epcs <= epcs:the_epcs.dclk
sce_from_the_epcs <= epcs:the_epcs.sce
sdo_from_the_epcs <= epcs:the_epcs.sdo
out_port_from_the_pio_led[0] <= pio_led:the_pio_led.out_port
out_port_from_the_pio_led[1] <= pio_led:the_pio_led.out_port
out_port_from_the_pio_led[2] <= pio_led:the_pio_led.out_port
out_port_from_the_pio_led[3] <= pio_led:the_pio_led.out_port
zs_addr_from_the_sdram[0] <= sdram:the_sdram.zs_addr
zs_addr_from_the_sdram[1] <= sdram:the_sdram.zs_addr
zs_addr_from_the_sdram[2] <= sdram:the_sdram.zs_addr
zs_addr_from_the_sdram[3] <= sdram:the_sdram.zs_addr
zs_addr_from_the_sdram[4] <= sdram:the_sdram.zs_addr
zs_addr_from_the_sdram[5] <= sdram:the_sdram.zs_addr
zs_addr_from_the_sdram[6] <= sdram:the_sdram.zs_addr
zs_addr_from_the_sdram[7] <= sdram:the_sdram.zs_addr
zs_addr_from_the_sdram[8] <= sdram:the_sdram.zs_addr
zs_addr_from_the_sdram[9] <= sdram:the_sdram.zs_addr
zs_addr_from_the_sdram[10] <= sdram:the_sdram.zs_addr
zs_addr_from_the_sdram[11] <= sdram:the_sdram.zs_addr
zs_addr_from_the_sdram[12] <= sdram:the_sdram.zs_addr
zs_ba_from_the_sdram[0] <= sdram:the_sdram.zs_ba
zs_ba_from_the_sdram[1] <= sdram:the_sdram.zs_ba
zs_cas_n_from_the_sdram <= sdram:the_sdram.zs_cas_n
zs_cke_from_the_sdram <= sdram:the_sdram.zs_cke
zs_cs_n_from_the_sdram <= sdram:the_sdram.zs_cs_n
zs_dq_to_and_from_the_sdram[0] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[1] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[2] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[3] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[4] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[5] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[6] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[7] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[8] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[9] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[10] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[11] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[12] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[13] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[14] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[15] <> sdram:the_sdram.zs_dq
zs_dqm_from_the_sdram[0] <= sdram:the_sdram.zs_dqm
zs_dqm_from_the_sdram[1] <= sdram:the_sdram.zs_dqm
zs_ras_n_from_the_sdram <= sdram:the_sdram.zs_ras_n
zs_we_n_from_the_sdram <= sdram:the_sdram.zs_we_n


|Test_top|NIOSTOP:NIOSTOP_inst|LAN_spi_control_port_arbitrator:the_LAN_spi_control_port
LAN_spi_control_port_dataavailable => LAN_spi_control_port_dataavailable_from_sa.DATAIN
LAN_spi_control_port_endofpacket => LAN_spi_control_port_endofpacket_from_sa.DATAIN
LAN_spi_control_port_irq => LAN_spi_control_port_irq_from_sa.DATAIN
LAN_spi_control_port_readdata[0] => LAN_spi_control_port_readdata_from_sa[0].DATAIN
LAN_spi_control_port_readdata[1] => LAN_spi_control_port_readdata_from_sa[1].DATAIN
LAN_spi_control_port_readdata[2] => LAN_spi_control_port_readdata_from_sa[2].DATAIN
LAN_spi_control_port_readdata[3] => LAN_spi_control_port_readdata_from_sa[3].DATAIN
LAN_spi_control_port_readdata[4] => LAN_spi_control_port_readdata_from_sa[4].DATAIN
LAN_spi_control_port_readdata[5] => LAN_spi_control_port_readdata_from_sa[5].DATAIN
LAN_spi_control_port_readdata[6] => LAN_spi_control_port_readdata_from_sa[6].DATAIN
LAN_spi_control_port_readdata[7] => LAN_spi_control_port_readdata_from_sa[7].DATAIN
LAN_spi_control_port_readdata[8] => LAN_spi_control_port_readdata_from_sa[8].DATAIN
LAN_spi_control_port_readdata[9] => LAN_spi_control_port_readdata_from_sa[9].DATAIN
LAN_spi_control_port_readdata[10] => LAN_spi_control_port_readdata_from_sa[10].DATAIN
LAN_spi_control_port_readdata[11] => LAN_spi_control_port_readdata_from_sa[11].DATAIN
LAN_spi_control_port_readdata[12] => LAN_spi_control_port_readdata_from_sa[12].DATAIN
LAN_spi_control_port_readdata[13] => LAN_spi_control_port_readdata_from_sa[13].DATAIN
LAN_spi_control_port_readdata[14] => LAN_spi_control_port_readdata_from_sa[14].DATAIN
LAN_spi_control_port_readdata[15] => LAN_spi_control_port_readdata_from_sa[15].DATAIN
LAN_spi_control_port_readyfordata => LAN_spi_control_port_readyfordata_from_sa.DATAIN
clk => d1_LAN_spi_control_port_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => LAN_spi_control_port_address[0].DATAIN
cpu_data_master_address_to_slave[3] => LAN_spi_control_port_address[1].DATAIN
cpu_data_master_address_to_slave[4] => LAN_spi_control_port_address[2].DATAIN
cpu_data_master_address_to_slave[5] => Equal0.IN21
cpu_data_master_address_to_slave[6] => Equal0.IN20
cpu_data_master_address_to_slave[7] => Equal0.IN19
cpu_data_master_address_to_slave[8] => Equal0.IN18
cpu_data_master_address_to_slave[9] => Equal0.IN17
cpu_data_master_address_to_slave[10] => Equal0.IN16
cpu_data_master_address_to_slave[11] => Equal0.IN1
cpu_data_master_address_to_slave[12] => Equal0.IN0
cpu_data_master_address_to_slave[13] => Equal0.IN15
cpu_data_master_address_to_slave[14] => Equal0.IN14
cpu_data_master_address_to_slave[15] => Equal0.IN13
cpu_data_master_address_to_slave[16] => Equal0.IN12
cpu_data_master_address_to_slave[17] => Equal0.IN11
cpu_data_master_address_to_slave[18] => Equal0.IN10
cpu_data_master_address_to_slave[19] => Equal0.IN9
cpu_data_master_address_to_slave[20] => Equal0.IN8
cpu_data_master_address_to_slave[21] => Equal0.IN7
cpu_data_master_address_to_slave[22] => Equal0.IN6
cpu_data_master_address_to_slave[23] => Equal0.IN5
cpu_data_master_address_to_slave[24] => Equal0.IN4
cpu_data_master_address_to_slave[25] => Equal0.IN3
cpu_data_master_address_to_slave[26] => Equal0.IN2
cpu_data_master_read => cpu_data_master_requests_LAN_spi_control_port.IN0
cpu_data_master_read => LAN_spi_control_port_in_a_read_cycle.IN1
cpu_data_master_write => cpu_data_master_requests_LAN_spi_control_port.IN1
cpu_data_master_write => LAN_spi_control_port_in_a_write_cycle.IN1
cpu_data_master_writedata[0] => LAN_spi_control_port_writedata[0].DATAIN
cpu_data_master_writedata[1] => LAN_spi_control_port_writedata[1].DATAIN
cpu_data_master_writedata[2] => LAN_spi_control_port_writedata[2].DATAIN
cpu_data_master_writedata[3] => LAN_spi_control_port_writedata[3].DATAIN
cpu_data_master_writedata[4] => LAN_spi_control_port_writedata[4].DATAIN
cpu_data_master_writedata[5] => LAN_spi_control_port_writedata[5].DATAIN
cpu_data_master_writedata[6] => LAN_spi_control_port_writedata[6].DATAIN
cpu_data_master_writedata[7] => LAN_spi_control_port_writedata[7].DATAIN
cpu_data_master_writedata[8] => LAN_spi_control_port_writedata[8].DATAIN
cpu_data_master_writedata[9] => LAN_spi_control_port_writedata[9].DATAIN
cpu_data_master_writedata[10] => LAN_spi_control_port_writedata[10].DATAIN
cpu_data_master_writedata[11] => LAN_spi_control_port_writedata[11].DATAIN
cpu_data_master_writedata[12] => LAN_spi_control_port_writedata[12].DATAIN
cpu_data_master_writedata[13] => LAN_spi_control_port_writedata[13].DATAIN
cpu_data_master_writedata[14] => LAN_spi_control_port_writedata[14].DATAIN
cpu_data_master_writedata[15] => LAN_spi_control_port_writedata[15].DATAIN
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => LAN_spi_control_port_reset_n.DATAIN
reset_n => d1_LAN_spi_control_port_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
LAN_spi_control_port_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_address[2] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_chipselect <= cpu_data_master_requests_LAN_spi_control_port.DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_dataavailable_from_sa <= LAN_spi_control_port_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_endofpacket_from_sa <= LAN_spi_control_port_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_irq_from_sa <= LAN_spi_control_port_irq.DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_read_n <= LAN_spi_control_port_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_readdata_from_sa[0] <= LAN_spi_control_port_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_readdata_from_sa[1] <= LAN_spi_control_port_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_readdata_from_sa[2] <= LAN_spi_control_port_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_readdata_from_sa[3] <= LAN_spi_control_port_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_readdata_from_sa[4] <= LAN_spi_control_port_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_readdata_from_sa[5] <= LAN_spi_control_port_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_readdata_from_sa[6] <= LAN_spi_control_port_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_readdata_from_sa[7] <= LAN_spi_control_port_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_readdata_from_sa[8] <= LAN_spi_control_port_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_readdata_from_sa[9] <= LAN_spi_control_port_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_readdata_from_sa[10] <= LAN_spi_control_port_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_readdata_from_sa[11] <= LAN_spi_control_port_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_readdata_from_sa[12] <= LAN_spi_control_port_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_readdata_from_sa[13] <= LAN_spi_control_port_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_readdata_from_sa[14] <= LAN_spi_control_port_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_readdata_from_sa[15] <= LAN_spi_control_port_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_readyfordata_from_sa <= LAN_spi_control_port_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_write_n <= LAN_spi_control_port_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
LAN_spi_control_port_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_LAN_spi_control_port <= cpu_data_master_requests_LAN_spi_control_port.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_LAN_spi_control_port <= cpu_data_master_requests_LAN_spi_control_port.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_LAN_spi_control_port <= <GND>
cpu_data_master_requests_LAN_spi_control_port <= cpu_data_master_requests_LAN_spi_control_port.DB_MAX_OUTPUT_PORT_TYPE
d1_LAN_spi_control_port_end_xfer <= d1_LAN_spi_control_port_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|LAN:the_LAN
MISO => MISO_reg.DATAA
clk => MISO_reg.CLK
clk => SCLK_reg.CLK
clk => transmitting.CLK
clk => tx_holding_primed.CLK
clk => tx_holding_reg[0].CLK
clk => tx_holding_reg[1].CLK
clk => tx_holding_reg[2].CLK
clk => tx_holding_reg[3].CLK
clk => tx_holding_reg[4].CLK
clk => tx_holding_reg[5].CLK
clk => tx_holding_reg[6].CLK
clk => tx_holding_reg[7].CLK
clk => TOE.CLK
clk => ROE.CLK
clk => RRDY.CLK
clk => EOP.CLK
clk => rx_holding_reg[0].CLK
clk => rx_holding_reg[1].CLK
clk => rx_holding_reg[2].CLK
clk => rx_holding_reg[3].CLK
clk => rx_holding_reg[4].CLK
clk => rx_holding_reg[5].CLK
clk => rx_holding_reg[6].CLK
clk => rx_holding_reg[7].CLK
clk => shift_reg[0].CLK
clk => shift_reg[1].CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => stateZero.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => data_to_cpu[0]~reg0.CLK
clk => data_to_cpu[1]~reg0.CLK
clk => data_to_cpu[2]~reg0.CLK
clk => data_to_cpu[3]~reg0.CLK
clk => data_to_cpu[4]~reg0.CLK
clk => data_to_cpu[5]~reg0.CLK
clk => data_to_cpu[6]~reg0.CLK
clk => data_to_cpu[7]~reg0.CLK
clk => data_to_cpu[8]~reg0.CLK
clk => data_to_cpu[9]~reg0.CLK
clk => data_to_cpu[10]~reg0.CLK
clk => data_to_cpu[11]~reg0.CLK
clk => data_to_cpu[12]~reg0.CLK
clk => data_to_cpu[13]~reg0.CLK
clk => data_to_cpu[14]~reg0.CLK
clk => data_to_cpu[15]~reg0.CLK
clk => endofpacketvalue_reg[0].CLK
clk => endofpacketvalue_reg[1].CLK
clk => endofpacketvalue_reg[2].CLK
clk => endofpacketvalue_reg[3].CLK
clk => endofpacketvalue_reg[4].CLK
clk => endofpacketvalue_reg[5].CLK
clk => endofpacketvalue_reg[6].CLK
clk => endofpacketvalue_reg[7].CLK
clk => endofpacketvalue_reg[8].CLK
clk => endofpacketvalue_reg[9].CLK
clk => endofpacketvalue_reg[10].CLK
clk => endofpacketvalue_reg[11].CLK
clk => endofpacketvalue_reg[12].CLK
clk => endofpacketvalue_reg[13].CLK
clk => endofpacketvalue_reg[14].CLK
clk => endofpacketvalue_reg[15].CLK
clk => slowcount[0].CLK
clk => slowcount[1].CLK
clk => slowcount[2].CLK
clk => spi_slave_select_holding_reg[0].CLK
clk => spi_slave_select_holding_reg[1].CLK
clk => spi_slave_select_holding_reg[2].CLK
clk => spi_slave_select_holding_reg[3].CLK
clk => spi_slave_select_holding_reg[4].CLK
clk => spi_slave_select_holding_reg[5].CLK
clk => spi_slave_select_holding_reg[6].CLK
clk => spi_slave_select_holding_reg[7].CLK
clk => spi_slave_select_holding_reg[8].CLK
clk => spi_slave_select_holding_reg[9].CLK
clk => spi_slave_select_holding_reg[10].CLK
clk => spi_slave_select_holding_reg[11].CLK
clk => spi_slave_select_holding_reg[12].CLK
clk => spi_slave_select_holding_reg[13].CLK
clk => spi_slave_select_holding_reg[14].CLK
clk => spi_slave_select_holding_reg[15].CLK
clk => spi_slave_select_reg[0].CLK
clk => spi_slave_select_reg[1].CLK
clk => spi_slave_select_reg[2].CLK
clk => spi_slave_select_reg[3].CLK
clk => spi_slave_select_reg[4].CLK
clk => spi_slave_select_reg[5].CLK
clk => spi_slave_select_reg[6].CLK
clk => spi_slave_select_reg[7].CLK
clk => spi_slave_select_reg[8].CLK
clk => spi_slave_select_reg[9].CLK
clk => spi_slave_select_reg[10].CLK
clk => spi_slave_select_reg[11].CLK
clk => spi_slave_select_reg[12].CLK
clk => spi_slave_select_reg[13].CLK
clk => spi_slave_select_reg[14].CLK
clk => spi_slave_select_reg[15].CLK
clk => irq_reg.CLK
clk => SSO_reg.CLK
clk => iROE_reg.CLK
clk => iTOE_reg.CLK
clk => iTRDY_reg.CLK
clk => iRRDY_reg.CLK
clk => iE_reg.CLK
clk => iEOP_reg.CLK
clk => data_wr_strobe.CLK
clk => wr_strobe.CLK
clk => data_rd_strobe.CLK
clk => rd_strobe.CLK
data_from_cpu[0] => Equal8.IN15
data_from_cpu[0] => spi_slave_select_holding_reg[0].DATAIN
data_from_cpu[0] => endofpacketvalue_reg[0].DATAIN
data_from_cpu[0] => tx_holding_reg[0].DATAIN
data_from_cpu[1] => Equal8.IN14
data_from_cpu[1] => spi_slave_select_holding_reg[1].DATAIN
data_from_cpu[1] => endofpacketvalue_reg[1].DATAIN
data_from_cpu[1] => tx_holding_reg[1].DATAIN
data_from_cpu[2] => Equal8.IN13
data_from_cpu[2] => spi_slave_select_holding_reg[2].DATAIN
data_from_cpu[2] => endofpacketvalue_reg[2].DATAIN
data_from_cpu[2] => tx_holding_reg[2].DATAIN
data_from_cpu[3] => Equal8.IN12
data_from_cpu[3] => iROE_reg.DATAIN
data_from_cpu[3] => spi_slave_select_holding_reg[3].DATAIN
data_from_cpu[3] => endofpacketvalue_reg[3].DATAIN
data_from_cpu[3] => tx_holding_reg[3].DATAIN
data_from_cpu[4] => Equal8.IN11
data_from_cpu[4] => iTOE_reg.DATAIN
data_from_cpu[4] => spi_slave_select_holding_reg[4].DATAIN
data_from_cpu[4] => endofpacketvalue_reg[4].DATAIN
data_from_cpu[4] => tx_holding_reg[4].DATAIN
data_from_cpu[5] => Equal8.IN10
data_from_cpu[5] => spi_slave_select_holding_reg[5].DATAIN
data_from_cpu[5] => endofpacketvalue_reg[5].DATAIN
data_from_cpu[5] => tx_holding_reg[5].DATAIN
data_from_cpu[6] => Equal8.IN9
data_from_cpu[6] => iTRDY_reg.DATAIN
data_from_cpu[6] => spi_slave_select_holding_reg[6].DATAIN
data_from_cpu[6] => endofpacketvalue_reg[6].DATAIN
data_from_cpu[6] => tx_holding_reg[6].DATAIN
data_from_cpu[7] => Equal8.IN8
data_from_cpu[7] => iRRDY_reg.DATAIN
data_from_cpu[7] => spi_slave_select_holding_reg[7].DATAIN
data_from_cpu[7] => endofpacketvalue_reg[7].DATAIN
data_from_cpu[7] => tx_holding_reg[7].DATAIN
data_from_cpu[8] => iE_reg.DATAIN
data_from_cpu[8] => spi_slave_select_holding_reg[8].DATAIN
data_from_cpu[8] => endofpacketvalue_reg[8].DATAIN
data_from_cpu[9] => iEOP_reg.DATAIN
data_from_cpu[9] => spi_slave_select_holding_reg[9].DATAIN
data_from_cpu[9] => endofpacketvalue_reg[9].DATAIN
data_from_cpu[10] => always6.IN1
data_from_cpu[10] => SSO_reg.DATAIN
data_from_cpu[10] => spi_slave_select_holding_reg[10].DATAIN
data_from_cpu[10] => endofpacketvalue_reg[10].DATAIN
data_from_cpu[11] => spi_slave_select_holding_reg[11].DATAIN
data_from_cpu[11] => endofpacketvalue_reg[11].DATAIN
data_from_cpu[12] => spi_slave_select_holding_reg[12].DATAIN
data_from_cpu[12] => endofpacketvalue_reg[12].DATAIN
data_from_cpu[13] => spi_slave_select_holding_reg[13].DATAIN
data_from_cpu[13] => endofpacketvalue_reg[13].DATAIN
data_from_cpu[14] => spi_slave_select_holding_reg[14].DATAIN
data_from_cpu[14] => endofpacketvalue_reg[14].DATAIN
data_from_cpu[15] => spi_slave_select_holding_reg[15].DATAIN
data_from_cpu[15] => endofpacketvalue_reg[15].DATAIN
mem_addr[0] => Equal0.IN31
mem_addr[0] => Equal1.IN0
mem_addr[0] => Equal3.IN31
mem_addr[0] => Equal4.IN1
mem_addr[0] => Equal5.IN31
mem_addr[0] => Equal6.IN1
mem_addr[1] => Equal0.IN30
mem_addr[1] => Equal1.IN31
mem_addr[1] => Equal3.IN0
mem_addr[1] => Equal4.IN0
mem_addr[1] => Equal5.IN1
mem_addr[1] => Equal6.IN31
mem_addr[2] => Equal0.IN29
mem_addr[2] => Equal1.IN30
mem_addr[2] => Equal3.IN30
mem_addr[2] => Equal4.IN31
mem_addr[2] => Equal5.IN0
mem_addr[2] => Equal6.IN0
read_n => p1_rd_strobe.IN1
reset_n => MISO_reg.ACLR
reset_n => SCLK_reg.ACLR
reset_n => transmitting.ACLR
reset_n => tx_holding_primed.ACLR
reset_n => tx_holding_reg[0].ACLR
reset_n => tx_holding_reg[1].ACLR
reset_n => tx_holding_reg[2].ACLR
reset_n => tx_holding_reg[3].ACLR
reset_n => tx_holding_reg[4].ACLR
reset_n => tx_holding_reg[5].ACLR
reset_n => tx_holding_reg[6].ACLR
reset_n => tx_holding_reg[7].ACLR
reset_n => TOE.ACLR
reset_n => ROE.ACLR
reset_n => RRDY.ACLR
reset_n => EOP.ACLR
reset_n => rx_holding_reg[0].ACLR
reset_n => rx_holding_reg[1].ACLR
reset_n => rx_holding_reg[2].ACLR
reset_n => rx_holding_reg[3].ACLR
reset_n => rx_holding_reg[4].ACLR
reset_n => rx_holding_reg[5].ACLR
reset_n => rx_holding_reg[6].ACLR
reset_n => rx_holding_reg[7].ACLR
reset_n => shift_reg[0].ACLR
reset_n => shift_reg[1].ACLR
reset_n => shift_reg[2].ACLR
reset_n => shift_reg[3].ACLR
reset_n => shift_reg[4].ACLR
reset_n => shift_reg[5].ACLR
reset_n => shift_reg[6].ACLR
reset_n => shift_reg[7].ACLR
reset_n => data_to_cpu[0]~reg0.ACLR
reset_n => data_to_cpu[1]~reg0.ACLR
reset_n => data_to_cpu[2]~reg0.ACLR
reset_n => data_to_cpu[3]~reg0.ACLR
reset_n => data_to_cpu[4]~reg0.ACLR
reset_n => data_to_cpu[5]~reg0.ACLR
reset_n => data_to_cpu[6]~reg0.ACLR
reset_n => data_to_cpu[7]~reg0.ACLR
reset_n => data_to_cpu[8]~reg0.ACLR
reset_n => data_to_cpu[9]~reg0.ACLR
reset_n => data_to_cpu[10]~reg0.ACLR
reset_n => data_to_cpu[11]~reg0.ACLR
reset_n => data_to_cpu[12]~reg0.ACLR
reset_n => data_to_cpu[13]~reg0.ACLR
reset_n => data_to_cpu[14]~reg0.ACLR
reset_n => data_to_cpu[15]~reg0.ACLR
reset_n => irq_reg.ACLR
reset_n => rd_strobe.ACLR
reset_n => data_rd_strobe.ACLR
reset_n => wr_strobe.ACLR
reset_n => data_wr_strobe.ACLR
reset_n => SSO_reg.ACLR
reset_n => iROE_reg.ACLR
reset_n => iTOE_reg.ACLR
reset_n => iTRDY_reg.ACLR
reset_n => iRRDY_reg.ACLR
reset_n => iE_reg.ACLR
reset_n => iEOP_reg.ACLR
reset_n => spi_slave_select_reg[0].PRESET
reset_n => spi_slave_select_reg[1].ACLR
reset_n => spi_slave_select_reg[2].ACLR
reset_n => spi_slave_select_reg[3].ACLR
reset_n => spi_slave_select_reg[4].ACLR
reset_n => spi_slave_select_reg[5].ACLR
reset_n => spi_slave_select_reg[6].ACLR
reset_n => spi_slave_select_reg[7].ACLR
reset_n => spi_slave_select_reg[8].ACLR
reset_n => spi_slave_select_reg[9].ACLR
reset_n => spi_slave_select_reg[10].ACLR
reset_n => spi_slave_select_reg[11].ACLR
reset_n => spi_slave_select_reg[12].ACLR
reset_n => spi_slave_select_reg[13].ACLR
reset_n => spi_slave_select_reg[14].ACLR
reset_n => spi_slave_select_reg[15].ACLR
reset_n => spi_slave_select_holding_reg[0].PRESET
reset_n => spi_slave_select_holding_reg[1].ACLR
reset_n => spi_slave_select_holding_reg[2].ACLR
reset_n => spi_slave_select_holding_reg[3].ACLR
reset_n => spi_slave_select_holding_reg[4].ACLR
reset_n => spi_slave_select_holding_reg[5].ACLR
reset_n => spi_slave_select_holding_reg[6].ACLR
reset_n => spi_slave_select_holding_reg[7].ACLR
reset_n => spi_slave_select_holding_reg[8].ACLR
reset_n => spi_slave_select_holding_reg[9].ACLR
reset_n => spi_slave_select_holding_reg[10].ACLR
reset_n => spi_slave_select_holding_reg[11].ACLR
reset_n => spi_slave_select_holding_reg[12].ACLR
reset_n => spi_slave_select_holding_reg[13].ACLR
reset_n => spi_slave_select_holding_reg[14].ACLR
reset_n => spi_slave_select_holding_reg[15].ACLR
reset_n => slowcount[0].ACLR
reset_n => slowcount[1].ACLR
reset_n => slowcount[2].ACLR
reset_n => endofpacketvalue_reg[0].ACLR
reset_n => endofpacketvalue_reg[1].ACLR
reset_n => endofpacketvalue_reg[2].ACLR
reset_n => endofpacketvalue_reg[3].ACLR
reset_n => endofpacketvalue_reg[4].ACLR
reset_n => endofpacketvalue_reg[5].ACLR
reset_n => endofpacketvalue_reg[6].ACLR
reset_n => endofpacketvalue_reg[7].ACLR
reset_n => endofpacketvalue_reg[8].ACLR
reset_n => endofpacketvalue_reg[9].ACLR
reset_n => endofpacketvalue_reg[10].ACLR
reset_n => endofpacketvalue_reg[11].ACLR
reset_n => endofpacketvalue_reg[12].ACLR
reset_n => endofpacketvalue_reg[13].ACLR
reset_n => endofpacketvalue_reg[14].ACLR
reset_n => endofpacketvalue_reg[15].ACLR
reset_n => stateZero.PRESET
reset_n => state[0].ACLR
reset_n => state[1].ACLR
reset_n => state[2].ACLR
reset_n => state[3].ACLR
reset_n => state[4].ACLR
spi_select => p1_rd_strobe.IN1
spi_select => p1_wr_strobe.IN1
write_n => p1_wr_strobe.IN1
MOSI <= shift_reg[7].DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK_reg.DB_MAX_OUTPUT_PORT_TYPE
SS_n <= SS_n.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[0] <= data_to_cpu[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[1] <= data_to_cpu[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[2] <= data_to_cpu[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[3] <= data_to_cpu[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[4] <= data_to_cpu[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[5] <= data_to_cpu[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[6] <= data_to_cpu[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[7] <= data_to_cpu[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[8] <= data_to_cpu[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[9] <= data_to_cpu[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[10] <= data_to_cpu[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[11] <= data_to_cpu[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[12] <= data_to_cpu[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[13] <= data_to_cpu[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[14] <= data_to_cpu[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[15] <= data_to_cpu[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= RRDY.DB_MAX_OUTPUT_PORT_TYPE
endofpacket <= EOP.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq_reg.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= TRDY.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|LAN_CS_s1_arbitrator:the_LAN_CS_s1
LAN_CS_s1_readdata[0] => LAN_CS_s1_readdata_from_sa[0].DATAIN
LAN_CS_s1_readdata[1] => LAN_CS_s1_readdata_from_sa[1].DATAIN
LAN_CS_s1_readdata[2] => LAN_CS_s1_readdata_from_sa[2].DATAIN
LAN_CS_s1_readdata[3] => LAN_CS_s1_readdata_from_sa[3].DATAIN
LAN_CS_s1_readdata[4] => LAN_CS_s1_readdata_from_sa[4].DATAIN
LAN_CS_s1_readdata[5] => LAN_CS_s1_readdata_from_sa[5].DATAIN
LAN_CS_s1_readdata[6] => LAN_CS_s1_readdata_from_sa[6].DATAIN
LAN_CS_s1_readdata[7] => LAN_CS_s1_readdata_from_sa[7].DATAIN
LAN_CS_s1_readdata[8] => LAN_CS_s1_readdata_from_sa[8].DATAIN
LAN_CS_s1_readdata[9] => LAN_CS_s1_readdata_from_sa[9].DATAIN
LAN_CS_s1_readdata[10] => LAN_CS_s1_readdata_from_sa[10].DATAIN
LAN_CS_s1_readdata[11] => LAN_CS_s1_readdata_from_sa[11].DATAIN
LAN_CS_s1_readdata[12] => LAN_CS_s1_readdata_from_sa[12].DATAIN
LAN_CS_s1_readdata[13] => LAN_CS_s1_readdata_from_sa[13].DATAIN
LAN_CS_s1_readdata[14] => LAN_CS_s1_readdata_from_sa[14].DATAIN
LAN_CS_s1_readdata[15] => LAN_CS_s1_readdata_from_sa[15].DATAIN
LAN_CS_s1_readdata[16] => LAN_CS_s1_readdata_from_sa[16].DATAIN
LAN_CS_s1_readdata[17] => LAN_CS_s1_readdata_from_sa[17].DATAIN
LAN_CS_s1_readdata[18] => LAN_CS_s1_readdata_from_sa[18].DATAIN
LAN_CS_s1_readdata[19] => LAN_CS_s1_readdata_from_sa[19].DATAIN
LAN_CS_s1_readdata[20] => LAN_CS_s1_readdata_from_sa[20].DATAIN
LAN_CS_s1_readdata[21] => LAN_CS_s1_readdata_from_sa[21].DATAIN
LAN_CS_s1_readdata[22] => LAN_CS_s1_readdata_from_sa[22].DATAIN
LAN_CS_s1_readdata[23] => LAN_CS_s1_readdata_from_sa[23].DATAIN
LAN_CS_s1_readdata[24] => LAN_CS_s1_readdata_from_sa[24].DATAIN
LAN_CS_s1_readdata[25] => LAN_CS_s1_readdata_from_sa[25].DATAIN
LAN_CS_s1_readdata[26] => LAN_CS_s1_readdata_from_sa[26].DATAIN
LAN_CS_s1_readdata[27] => LAN_CS_s1_readdata_from_sa[27].DATAIN
LAN_CS_s1_readdata[28] => LAN_CS_s1_readdata_from_sa[28].DATAIN
LAN_CS_s1_readdata[29] => LAN_CS_s1_readdata_from_sa[29].DATAIN
LAN_CS_s1_readdata[30] => LAN_CS_s1_readdata_from_sa[30].DATAIN
LAN_CS_s1_readdata[31] => LAN_CS_s1_readdata_from_sa[31].DATAIN
clk => d1_LAN_CS_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => LAN_CS_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => LAN_CS_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN3
cpu_data_master_address_to_slave[5] => Equal0.IN2
cpu_data_master_address_to_slave[6] => Equal0.IN22
cpu_data_master_address_to_slave[7] => Equal0.IN21
cpu_data_master_address_to_slave[8] => Equal0.IN20
cpu_data_master_address_to_slave[9] => Equal0.IN19
cpu_data_master_address_to_slave[10] => Equal0.IN18
cpu_data_master_address_to_slave[11] => Equal0.IN1
cpu_data_master_address_to_slave[12] => Equal0.IN0
cpu_data_master_address_to_slave[13] => Equal0.IN17
cpu_data_master_address_to_slave[14] => Equal0.IN16
cpu_data_master_address_to_slave[15] => Equal0.IN15
cpu_data_master_address_to_slave[16] => Equal0.IN14
cpu_data_master_address_to_slave[17] => Equal0.IN13
cpu_data_master_address_to_slave[18] => Equal0.IN12
cpu_data_master_address_to_slave[19] => Equal0.IN11
cpu_data_master_address_to_slave[20] => Equal0.IN10
cpu_data_master_address_to_slave[21] => Equal0.IN9
cpu_data_master_address_to_slave[22] => Equal0.IN8
cpu_data_master_address_to_slave[23] => Equal0.IN7
cpu_data_master_address_to_slave[24] => Equal0.IN6
cpu_data_master_address_to_slave[25] => Equal0.IN5
cpu_data_master_address_to_slave[26] => Equal0.IN4
cpu_data_master_read => cpu_data_master_requests_LAN_CS_s1.IN0
cpu_data_master_read => LAN_CS_s1_in_a_read_cycle.IN1
cpu_data_master_waitrequest => cpu_data_master_qualified_request_LAN_CS_s1.IN0
cpu_data_master_write => cpu_data_master_requests_LAN_CS_s1.IN1
cpu_data_master_write => cpu_data_master_qualified_request_LAN_CS_s1.IN1
cpu_data_master_write => LAN_CS_s1_write_n.IN1
cpu_data_master_writedata[0] => LAN_CS_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => LAN_CS_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => LAN_CS_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => LAN_CS_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => LAN_CS_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => LAN_CS_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => LAN_CS_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => LAN_CS_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => LAN_CS_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => LAN_CS_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => LAN_CS_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => LAN_CS_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => LAN_CS_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => LAN_CS_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => LAN_CS_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => LAN_CS_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => LAN_CS_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => LAN_CS_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => LAN_CS_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => LAN_CS_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => LAN_CS_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => LAN_CS_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => LAN_CS_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => LAN_CS_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => LAN_CS_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => LAN_CS_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => LAN_CS_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => LAN_CS_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => LAN_CS_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => LAN_CS_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => LAN_CS_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => LAN_CS_s1_writedata[31].DATAIN
reset_n => LAN_CS_s1_reset_n.DATAIN
reset_n => d1_LAN_CS_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
LAN_CS_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_chipselect <= cpu_data_master_qualified_request_LAN_CS_s1.DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[0] <= LAN_CS_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[1] <= LAN_CS_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[2] <= LAN_CS_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[3] <= LAN_CS_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[4] <= LAN_CS_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[5] <= LAN_CS_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[6] <= LAN_CS_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[7] <= LAN_CS_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[8] <= LAN_CS_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[9] <= LAN_CS_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[10] <= LAN_CS_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[11] <= LAN_CS_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[12] <= LAN_CS_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[13] <= LAN_CS_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[14] <= LAN_CS_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[15] <= LAN_CS_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[16] <= LAN_CS_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[17] <= LAN_CS_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[18] <= LAN_CS_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[19] <= LAN_CS_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[20] <= LAN_CS_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[21] <= LAN_CS_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[22] <= LAN_CS_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[23] <= LAN_CS_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[24] <= LAN_CS_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[25] <= LAN_CS_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[26] <= LAN_CS_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[27] <= LAN_CS_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[28] <= LAN_CS_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[29] <= LAN_CS_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[30] <= LAN_CS_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_readdata_from_sa[31] <= LAN_CS_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_write_n <= LAN_CS_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
LAN_CS_s1_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_LAN_CS_s1 <= cpu_data_master_qualified_request_LAN_CS_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_LAN_CS_s1 <= cpu_data_master_qualified_request_LAN_CS_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_LAN_CS_s1 <= <GND>
cpu_data_master_requests_LAN_CS_s1 <= cpu_data_master_requests_LAN_CS_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_LAN_CS_s1_end_xfer <= d1_LAN_CS_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|LAN_CS:the_LAN_CS
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => always0.IN1
writedata[0] => data_out.DATAIN
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port <= data_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= <GND>
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|Test_top|NIOSTOP:NIOSTOP_inst|LAN_RSTN_s1_arbitrator:the_LAN_RSTN_s1
LAN_RSTN_s1_readdata[0] => LAN_RSTN_s1_readdata_from_sa[0].DATAIN
LAN_RSTN_s1_readdata[1] => LAN_RSTN_s1_readdata_from_sa[1].DATAIN
LAN_RSTN_s1_readdata[2] => LAN_RSTN_s1_readdata_from_sa[2].DATAIN
LAN_RSTN_s1_readdata[3] => LAN_RSTN_s1_readdata_from_sa[3].DATAIN
LAN_RSTN_s1_readdata[4] => LAN_RSTN_s1_readdata_from_sa[4].DATAIN
LAN_RSTN_s1_readdata[5] => LAN_RSTN_s1_readdata_from_sa[5].DATAIN
LAN_RSTN_s1_readdata[6] => LAN_RSTN_s1_readdata_from_sa[6].DATAIN
LAN_RSTN_s1_readdata[7] => LAN_RSTN_s1_readdata_from_sa[7].DATAIN
LAN_RSTN_s1_readdata[8] => LAN_RSTN_s1_readdata_from_sa[8].DATAIN
LAN_RSTN_s1_readdata[9] => LAN_RSTN_s1_readdata_from_sa[9].DATAIN
LAN_RSTN_s1_readdata[10] => LAN_RSTN_s1_readdata_from_sa[10].DATAIN
LAN_RSTN_s1_readdata[11] => LAN_RSTN_s1_readdata_from_sa[11].DATAIN
LAN_RSTN_s1_readdata[12] => LAN_RSTN_s1_readdata_from_sa[12].DATAIN
LAN_RSTN_s1_readdata[13] => LAN_RSTN_s1_readdata_from_sa[13].DATAIN
LAN_RSTN_s1_readdata[14] => LAN_RSTN_s1_readdata_from_sa[14].DATAIN
LAN_RSTN_s1_readdata[15] => LAN_RSTN_s1_readdata_from_sa[15].DATAIN
LAN_RSTN_s1_readdata[16] => LAN_RSTN_s1_readdata_from_sa[16].DATAIN
LAN_RSTN_s1_readdata[17] => LAN_RSTN_s1_readdata_from_sa[17].DATAIN
LAN_RSTN_s1_readdata[18] => LAN_RSTN_s1_readdata_from_sa[18].DATAIN
LAN_RSTN_s1_readdata[19] => LAN_RSTN_s1_readdata_from_sa[19].DATAIN
LAN_RSTN_s1_readdata[20] => LAN_RSTN_s1_readdata_from_sa[20].DATAIN
LAN_RSTN_s1_readdata[21] => LAN_RSTN_s1_readdata_from_sa[21].DATAIN
LAN_RSTN_s1_readdata[22] => LAN_RSTN_s1_readdata_from_sa[22].DATAIN
LAN_RSTN_s1_readdata[23] => LAN_RSTN_s1_readdata_from_sa[23].DATAIN
LAN_RSTN_s1_readdata[24] => LAN_RSTN_s1_readdata_from_sa[24].DATAIN
LAN_RSTN_s1_readdata[25] => LAN_RSTN_s1_readdata_from_sa[25].DATAIN
LAN_RSTN_s1_readdata[26] => LAN_RSTN_s1_readdata_from_sa[26].DATAIN
LAN_RSTN_s1_readdata[27] => LAN_RSTN_s1_readdata_from_sa[27].DATAIN
LAN_RSTN_s1_readdata[28] => LAN_RSTN_s1_readdata_from_sa[28].DATAIN
LAN_RSTN_s1_readdata[29] => LAN_RSTN_s1_readdata_from_sa[29].DATAIN
LAN_RSTN_s1_readdata[30] => LAN_RSTN_s1_readdata_from_sa[30].DATAIN
LAN_RSTN_s1_readdata[31] => LAN_RSTN_s1_readdata_from_sa[31].DATAIN
clk => d1_LAN_RSTN_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => LAN_RSTN_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => LAN_RSTN_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN3
cpu_data_master_address_to_slave[5] => Equal0.IN22
cpu_data_master_address_to_slave[6] => Equal0.IN2
cpu_data_master_address_to_slave[7] => Equal0.IN21
cpu_data_master_address_to_slave[8] => Equal0.IN20
cpu_data_master_address_to_slave[9] => Equal0.IN19
cpu_data_master_address_to_slave[10] => Equal0.IN18
cpu_data_master_address_to_slave[11] => Equal0.IN1
cpu_data_master_address_to_slave[12] => Equal0.IN0
cpu_data_master_address_to_slave[13] => Equal0.IN17
cpu_data_master_address_to_slave[14] => Equal0.IN16
cpu_data_master_address_to_slave[15] => Equal0.IN15
cpu_data_master_address_to_slave[16] => Equal0.IN14
cpu_data_master_address_to_slave[17] => Equal0.IN13
cpu_data_master_address_to_slave[18] => Equal0.IN12
cpu_data_master_address_to_slave[19] => Equal0.IN11
cpu_data_master_address_to_slave[20] => Equal0.IN10
cpu_data_master_address_to_slave[21] => Equal0.IN9
cpu_data_master_address_to_slave[22] => Equal0.IN8
cpu_data_master_address_to_slave[23] => Equal0.IN7
cpu_data_master_address_to_slave[24] => Equal0.IN6
cpu_data_master_address_to_slave[25] => Equal0.IN5
cpu_data_master_address_to_slave[26] => Equal0.IN4
cpu_data_master_read => cpu_data_master_requests_LAN_RSTN_s1.IN0
cpu_data_master_read => LAN_RSTN_s1_in_a_read_cycle.IN1
cpu_data_master_waitrequest => cpu_data_master_qualified_request_LAN_RSTN_s1.IN0
cpu_data_master_write => cpu_data_master_requests_LAN_RSTN_s1.IN1
cpu_data_master_write => cpu_data_master_qualified_request_LAN_RSTN_s1.IN1
cpu_data_master_write => LAN_RSTN_s1_write_n.IN1
cpu_data_master_writedata[0] => LAN_RSTN_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => LAN_RSTN_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => LAN_RSTN_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => LAN_RSTN_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => LAN_RSTN_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => LAN_RSTN_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => LAN_RSTN_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => LAN_RSTN_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => LAN_RSTN_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => LAN_RSTN_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => LAN_RSTN_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => LAN_RSTN_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => LAN_RSTN_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => LAN_RSTN_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => LAN_RSTN_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => LAN_RSTN_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => LAN_RSTN_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => LAN_RSTN_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => LAN_RSTN_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => LAN_RSTN_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => LAN_RSTN_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => LAN_RSTN_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => LAN_RSTN_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => LAN_RSTN_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => LAN_RSTN_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => LAN_RSTN_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => LAN_RSTN_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => LAN_RSTN_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => LAN_RSTN_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => LAN_RSTN_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => LAN_RSTN_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => LAN_RSTN_s1_writedata[31].DATAIN
reset_n => LAN_RSTN_s1_reset_n.DATAIN
reset_n => d1_LAN_RSTN_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
LAN_RSTN_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_chipselect <= cpu_data_master_qualified_request_LAN_RSTN_s1.DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[0] <= LAN_RSTN_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[1] <= LAN_RSTN_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[2] <= LAN_RSTN_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[3] <= LAN_RSTN_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[4] <= LAN_RSTN_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[5] <= LAN_RSTN_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[6] <= LAN_RSTN_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[7] <= LAN_RSTN_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[8] <= LAN_RSTN_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[9] <= LAN_RSTN_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[10] <= LAN_RSTN_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[11] <= LAN_RSTN_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[12] <= LAN_RSTN_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[13] <= LAN_RSTN_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[14] <= LAN_RSTN_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[15] <= LAN_RSTN_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[16] <= LAN_RSTN_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[17] <= LAN_RSTN_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[18] <= LAN_RSTN_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[19] <= LAN_RSTN_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[20] <= LAN_RSTN_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[21] <= LAN_RSTN_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[22] <= LAN_RSTN_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[23] <= LAN_RSTN_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[24] <= LAN_RSTN_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[25] <= LAN_RSTN_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[26] <= LAN_RSTN_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[27] <= LAN_RSTN_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[28] <= LAN_RSTN_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[29] <= LAN_RSTN_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[30] <= LAN_RSTN_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_readdata_from_sa[31] <= LAN_RSTN_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_write_n <= LAN_RSTN_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
LAN_RSTN_s1_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_LAN_RSTN_s1 <= cpu_data_master_qualified_request_LAN_RSTN_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_LAN_RSTN_s1 <= cpu_data_master_qualified_request_LAN_RSTN_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_LAN_RSTN_s1 <= <GND>
cpu_data_master_requests_LAN_RSTN_s1 <= cpu_data_master_requests_LAN_RSTN_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_LAN_RSTN_s1_end_xfer <= d1_LAN_RSTN_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|LAN_RSTN:the_LAN_RSTN
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => always0.IN1
writedata[0] => data_out.DATAIN
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port <= data_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= <GND>
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|Test_top|NIOSTOP:NIOSTOP_inst|LAN_nINT_s1_arbitrator:the_LAN_nINT_s1
LAN_nINT_s1_readdata[0] => LAN_nINT_s1_readdata_from_sa[0].DATAIN
LAN_nINT_s1_readdata[1] => LAN_nINT_s1_readdata_from_sa[1].DATAIN
LAN_nINT_s1_readdata[2] => LAN_nINT_s1_readdata_from_sa[2].DATAIN
LAN_nINT_s1_readdata[3] => LAN_nINT_s1_readdata_from_sa[3].DATAIN
LAN_nINT_s1_readdata[4] => LAN_nINT_s1_readdata_from_sa[4].DATAIN
LAN_nINT_s1_readdata[5] => LAN_nINT_s1_readdata_from_sa[5].DATAIN
LAN_nINT_s1_readdata[6] => LAN_nINT_s1_readdata_from_sa[6].DATAIN
LAN_nINT_s1_readdata[7] => LAN_nINT_s1_readdata_from_sa[7].DATAIN
LAN_nINT_s1_readdata[8] => LAN_nINT_s1_readdata_from_sa[8].DATAIN
LAN_nINT_s1_readdata[9] => LAN_nINT_s1_readdata_from_sa[9].DATAIN
LAN_nINT_s1_readdata[10] => LAN_nINT_s1_readdata_from_sa[10].DATAIN
LAN_nINT_s1_readdata[11] => LAN_nINT_s1_readdata_from_sa[11].DATAIN
LAN_nINT_s1_readdata[12] => LAN_nINT_s1_readdata_from_sa[12].DATAIN
LAN_nINT_s1_readdata[13] => LAN_nINT_s1_readdata_from_sa[13].DATAIN
LAN_nINT_s1_readdata[14] => LAN_nINT_s1_readdata_from_sa[14].DATAIN
LAN_nINT_s1_readdata[15] => LAN_nINT_s1_readdata_from_sa[15].DATAIN
LAN_nINT_s1_readdata[16] => LAN_nINT_s1_readdata_from_sa[16].DATAIN
LAN_nINT_s1_readdata[17] => LAN_nINT_s1_readdata_from_sa[17].DATAIN
LAN_nINT_s1_readdata[18] => LAN_nINT_s1_readdata_from_sa[18].DATAIN
LAN_nINT_s1_readdata[19] => LAN_nINT_s1_readdata_from_sa[19].DATAIN
LAN_nINT_s1_readdata[20] => LAN_nINT_s1_readdata_from_sa[20].DATAIN
LAN_nINT_s1_readdata[21] => LAN_nINT_s1_readdata_from_sa[21].DATAIN
LAN_nINT_s1_readdata[22] => LAN_nINT_s1_readdata_from_sa[22].DATAIN
LAN_nINT_s1_readdata[23] => LAN_nINT_s1_readdata_from_sa[23].DATAIN
LAN_nINT_s1_readdata[24] => LAN_nINT_s1_readdata_from_sa[24].DATAIN
LAN_nINT_s1_readdata[25] => LAN_nINT_s1_readdata_from_sa[25].DATAIN
LAN_nINT_s1_readdata[26] => LAN_nINT_s1_readdata_from_sa[26].DATAIN
LAN_nINT_s1_readdata[27] => LAN_nINT_s1_readdata_from_sa[27].DATAIN
LAN_nINT_s1_readdata[28] => LAN_nINT_s1_readdata_from_sa[28].DATAIN
LAN_nINT_s1_readdata[29] => LAN_nINT_s1_readdata_from_sa[29].DATAIN
LAN_nINT_s1_readdata[30] => LAN_nINT_s1_readdata_from_sa[30].DATAIN
LAN_nINT_s1_readdata[31] => LAN_nINT_s1_readdata_from_sa[31].DATAIN
clk => d1_LAN_nINT_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => LAN_nINT_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => LAN_nINT_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN22
cpu_data_master_address_to_slave[5] => Equal0.IN21
cpu_data_master_address_to_slave[6] => Equal0.IN2
cpu_data_master_address_to_slave[7] => Equal0.IN20
cpu_data_master_address_to_slave[8] => Equal0.IN19
cpu_data_master_address_to_slave[9] => Equal0.IN18
cpu_data_master_address_to_slave[10] => Equal0.IN17
cpu_data_master_address_to_slave[11] => Equal0.IN1
cpu_data_master_address_to_slave[12] => Equal0.IN0
cpu_data_master_address_to_slave[13] => Equal0.IN16
cpu_data_master_address_to_slave[14] => Equal0.IN15
cpu_data_master_address_to_slave[15] => Equal0.IN14
cpu_data_master_address_to_slave[16] => Equal0.IN13
cpu_data_master_address_to_slave[17] => Equal0.IN12
cpu_data_master_address_to_slave[18] => Equal0.IN11
cpu_data_master_address_to_slave[19] => Equal0.IN10
cpu_data_master_address_to_slave[20] => Equal0.IN9
cpu_data_master_address_to_slave[21] => Equal0.IN8
cpu_data_master_address_to_slave[22] => Equal0.IN7
cpu_data_master_address_to_slave[23] => Equal0.IN6
cpu_data_master_address_to_slave[24] => Equal0.IN5
cpu_data_master_address_to_slave[25] => Equal0.IN4
cpu_data_master_address_to_slave[26] => Equal0.IN3
cpu_data_master_read => cpu_data_master_requests_LAN_nINT_s1.IN0
cpu_data_master_read => LAN_nINT_s1_in_a_read_cycle.IN1
cpu_data_master_waitrequest => cpu_data_master_qualified_request_LAN_nINT_s1.IN0
cpu_data_master_write => cpu_data_master_requests_LAN_nINT_s1.IN1
cpu_data_master_write => cpu_data_master_qualified_request_LAN_nINT_s1.IN1
cpu_data_master_write => LAN_nINT_s1_write_n.IN1
cpu_data_master_writedata[0] => LAN_nINT_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => LAN_nINT_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => LAN_nINT_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => LAN_nINT_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => LAN_nINT_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => LAN_nINT_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => LAN_nINT_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => LAN_nINT_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => LAN_nINT_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => LAN_nINT_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => LAN_nINT_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => LAN_nINT_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => LAN_nINT_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => LAN_nINT_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => LAN_nINT_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => LAN_nINT_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => LAN_nINT_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => LAN_nINT_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => LAN_nINT_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => LAN_nINT_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => LAN_nINT_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => LAN_nINT_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => LAN_nINT_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => LAN_nINT_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => LAN_nINT_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => LAN_nINT_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => LAN_nINT_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => LAN_nINT_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => LAN_nINT_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => LAN_nINT_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => LAN_nINT_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => LAN_nINT_s1_writedata[31].DATAIN
reset_n => LAN_nINT_s1_reset_n.DATAIN
reset_n => d1_LAN_nINT_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
LAN_nINT_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_chipselect <= cpu_data_master_qualified_request_LAN_nINT_s1.DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[0] <= LAN_nINT_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[1] <= LAN_nINT_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[2] <= LAN_nINT_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[3] <= LAN_nINT_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[4] <= LAN_nINT_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[5] <= LAN_nINT_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[6] <= LAN_nINT_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[7] <= LAN_nINT_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[8] <= LAN_nINT_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[9] <= LAN_nINT_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[10] <= LAN_nINT_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[11] <= LAN_nINT_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[12] <= LAN_nINT_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[13] <= LAN_nINT_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[14] <= LAN_nINT_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[15] <= LAN_nINT_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[16] <= LAN_nINT_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[17] <= LAN_nINT_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[18] <= LAN_nINT_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[19] <= LAN_nINT_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[20] <= LAN_nINT_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[21] <= LAN_nINT_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[22] <= LAN_nINT_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[23] <= LAN_nINT_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[24] <= LAN_nINT_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[25] <= LAN_nINT_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[26] <= LAN_nINT_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[27] <= LAN_nINT_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[28] <= LAN_nINT_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[29] <= LAN_nINT_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[30] <= LAN_nINT_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_readdata_from_sa[31] <= LAN_nINT_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_write_n <= LAN_nINT_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
LAN_nINT_s1_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_LAN_nINT_s1 <= cpu_data_master_qualified_request_LAN_nINT_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_LAN_nINT_s1 <= cpu_data_master_qualified_request_LAN_nINT_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_LAN_nINT_s1 <= <GND>
cpu_data_master_requests_LAN_nINT_s1 <= cpu_data_master_requests_LAN_nINT_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_LAN_nINT_s1_end_xfer <= d1_LAN_nINT_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|LAN_nINT:the_LAN_nINT
address[0] => Equal0.IN31
address[0] => Equal1.IN30
address[1] => Equal0.IN30
address[1] => Equal1.IN61
chipselect => always1.IN0
clk => irq_mask.CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port => read_mux_out.IN1
in_port => irq.IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR
reset_n => irq_mask.ACLR
write_n => always1.IN1
writedata[0] => irq_mask.DATAIN
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|NET_EN_s1_arbitrator:the_NET_EN_s1
NET_EN_s1_readdata[0] => NET_EN_s1_readdata_from_sa[0].DATAIN
NET_EN_s1_readdata[1] => NET_EN_s1_readdata_from_sa[1].DATAIN
NET_EN_s1_readdata[2] => NET_EN_s1_readdata_from_sa[2].DATAIN
NET_EN_s1_readdata[3] => NET_EN_s1_readdata_from_sa[3].DATAIN
NET_EN_s1_readdata[4] => NET_EN_s1_readdata_from_sa[4].DATAIN
NET_EN_s1_readdata[5] => NET_EN_s1_readdata_from_sa[5].DATAIN
NET_EN_s1_readdata[6] => NET_EN_s1_readdata_from_sa[6].DATAIN
NET_EN_s1_readdata[7] => NET_EN_s1_readdata_from_sa[7].DATAIN
NET_EN_s1_readdata[8] => NET_EN_s1_readdata_from_sa[8].DATAIN
NET_EN_s1_readdata[9] => NET_EN_s1_readdata_from_sa[9].DATAIN
NET_EN_s1_readdata[10] => NET_EN_s1_readdata_from_sa[10].DATAIN
NET_EN_s1_readdata[11] => NET_EN_s1_readdata_from_sa[11].DATAIN
NET_EN_s1_readdata[12] => NET_EN_s1_readdata_from_sa[12].DATAIN
NET_EN_s1_readdata[13] => NET_EN_s1_readdata_from_sa[13].DATAIN
NET_EN_s1_readdata[14] => NET_EN_s1_readdata_from_sa[14].DATAIN
NET_EN_s1_readdata[15] => NET_EN_s1_readdata_from_sa[15].DATAIN
NET_EN_s1_readdata[16] => NET_EN_s1_readdata_from_sa[16].DATAIN
NET_EN_s1_readdata[17] => NET_EN_s1_readdata_from_sa[17].DATAIN
NET_EN_s1_readdata[18] => NET_EN_s1_readdata_from_sa[18].DATAIN
NET_EN_s1_readdata[19] => NET_EN_s1_readdata_from_sa[19].DATAIN
NET_EN_s1_readdata[20] => NET_EN_s1_readdata_from_sa[20].DATAIN
NET_EN_s1_readdata[21] => NET_EN_s1_readdata_from_sa[21].DATAIN
NET_EN_s1_readdata[22] => NET_EN_s1_readdata_from_sa[22].DATAIN
NET_EN_s1_readdata[23] => NET_EN_s1_readdata_from_sa[23].DATAIN
NET_EN_s1_readdata[24] => NET_EN_s1_readdata_from_sa[24].DATAIN
NET_EN_s1_readdata[25] => NET_EN_s1_readdata_from_sa[25].DATAIN
NET_EN_s1_readdata[26] => NET_EN_s1_readdata_from_sa[26].DATAIN
NET_EN_s1_readdata[27] => NET_EN_s1_readdata_from_sa[27].DATAIN
NET_EN_s1_readdata[28] => NET_EN_s1_readdata_from_sa[28].DATAIN
NET_EN_s1_readdata[29] => NET_EN_s1_readdata_from_sa[29].DATAIN
NET_EN_s1_readdata[30] => NET_EN_s1_readdata_from_sa[30].DATAIN
NET_EN_s1_readdata[31] => NET_EN_s1_readdata_from_sa[31].DATAIN
clk => d1_NET_EN_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => NET_EN_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => NET_EN_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN22
cpu_data_master_address_to_slave[5] => Equal0.IN21
cpu_data_master_address_to_slave[6] => Equal0.IN3
cpu_data_master_address_to_slave[7] => Equal0.IN2
cpu_data_master_address_to_slave[8] => Equal0.IN20
cpu_data_master_address_to_slave[9] => Equal0.IN19
cpu_data_master_address_to_slave[10] => Equal0.IN18
cpu_data_master_address_to_slave[11] => Equal0.IN1
cpu_data_master_address_to_slave[12] => Equal0.IN0
cpu_data_master_address_to_slave[13] => Equal0.IN17
cpu_data_master_address_to_slave[14] => Equal0.IN16
cpu_data_master_address_to_slave[15] => Equal0.IN15
cpu_data_master_address_to_slave[16] => Equal0.IN14
cpu_data_master_address_to_slave[17] => Equal0.IN13
cpu_data_master_address_to_slave[18] => Equal0.IN12
cpu_data_master_address_to_slave[19] => Equal0.IN11
cpu_data_master_address_to_slave[20] => Equal0.IN10
cpu_data_master_address_to_slave[21] => Equal0.IN9
cpu_data_master_address_to_slave[22] => Equal0.IN8
cpu_data_master_address_to_slave[23] => Equal0.IN7
cpu_data_master_address_to_slave[24] => Equal0.IN6
cpu_data_master_address_to_slave[25] => Equal0.IN5
cpu_data_master_address_to_slave[26] => Equal0.IN4
cpu_data_master_read => cpu_data_master_requests_NET_EN_s1.IN0
cpu_data_master_read => cpu_data_master_requests_NET_EN_s1.IN1
cpu_data_master_read => NET_EN_s1_in_a_read_cycle.IN1
cpu_data_master_write => cpu_data_master_requests_NET_EN_s1.IN1
reset_n => NET_EN_s1_reset_n.DATAIN
reset_n => d1_NET_EN_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
NET_EN_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[0] <= NET_EN_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[1] <= NET_EN_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[2] <= NET_EN_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[3] <= NET_EN_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[4] <= NET_EN_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[5] <= NET_EN_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[6] <= NET_EN_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[7] <= NET_EN_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[8] <= NET_EN_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[9] <= NET_EN_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[10] <= NET_EN_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[11] <= NET_EN_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[12] <= NET_EN_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[13] <= NET_EN_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[14] <= NET_EN_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[15] <= NET_EN_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[16] <= NET_EN_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[17] <= NET_EN_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[18] <= NET_EN_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[19] <= NET_EN_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[20] <= NET_EN_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[21] <= NET_EN_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[22] <= NET_EN_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[23] <= NET_EN_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[24] <= NET_EN_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[25] <= NET_EN_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[26] <= NET_EN_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[27] <= NET_EN_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[28] <= NET_EN_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[29] <= NET_EN_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[30] <= NET_EN_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_readdata_from_sa[31] <= NET_EN_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
NET_EN_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_NET_EN_s1 <= cpu_data_master_requests_NET_EN_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_NET_EN_s1 <= cpu_data_master_requests_NET_EN_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_NET_EN_s1 <= <GND>
cpu_data_master_requests_NET_EN_s1 <= cpu_data_master_requests_NET_EN_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_NET_EN_s1_end_xfer <= d1_NET_EN_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|NET_EN:the_NET_EN
address[0] => Equal0.IN31
address[1] => Equal0.IN30
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port => read_mux_out.IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|NET_TESTDO_s1_arbitrator:the_NET_TESTDO_s1
NET_TESTDO_s1_readdata[0] => NET_TESTDO_s1_readdata_from_sa[0].DATAIN
NET_TESTDO_s1_readdata[1] => NET_TESTDO_s1_readdata_from_sa[1].DATAIN
NET_TESTDO_s1_readdata[2] => NET_TESTDO_s1_readdata_from_sa[2].DATAIN
NET_TESTDO_s1_readdata[3] => NET_TESTDO_s1_readdata_from_sa[3].DATAIN
NET_TESTDO_s1_readdata[4] => NET_TESTDO_s1_readdata_from_sa[4].DATAIN
NET_TESTDO_s1_readdata[5] => NET_TESTDO_s1_readdata_from_sa[5].DATAIN
NET_TESTDO_s1_readdata[6] => NET_TESTDO_s1_readdata_from_sa[6].DATAIN
NET_TESTDO_s1_readdata[7] => NET_TESTDO_s1_readdata_from_sa[7].DATAIN
NET_TESTDO_s1_readdata[8] => NET_TESTDO_s1_readdata_from_sa[8].DATAIN
NET_TESTDO_s1_readdata[9] => NET_TESTDO_s1_readdata_from_sa[9].DATAIN
NET_TESTDO_s1_readdata[10] => NET_TESTDO_s1_readdata_from_sa[10].DATAIN
NET_TESTDO_s1_readdata[11] => NET_TESTDO_s1_readdata_from_sa[11].DATAIN
NET_TESTDO_s1_readdata[12] => NET_TESTDO_s1_readdata_from_sa[12].DATAIN
NET_TESTDO_s1_readdata[13] => NET_TESTDO_s1_readdata_from_sa[13].DATAIN
NET_TESTDO_s1_readdata[14] => NET_TESTDO_s1_readdata_from_sa[14].DATAIN
NET_TESTDO_s1_readdata[15] => NET_TESTDO_s1_readdata_from_sa[15].DATAIN
NET_TESTDO_s1_readdata[16] => NET_TESTDO_s1_readdata_from_sa[16].DATAIN
NET_TESTDO_s1_readdata[17] => NET_TESTDO_s1_readdata_from_sa[17].DATAIN
NET_TESTDO_s1_readdata[18] => NET_TESTDO_s1_readdata_from_sa[18].DATAIN
NET_TESTDO_s1_readdata[19] => NET_TESTDO_s1_readdata_from_sa[19].DATAIN
NET_TESTDO_s1_readdata[20] => NET_TESTDO_s1_readdata_from_sa[20].DATAIN
NET_TESTDO_s1_readdata[21] => NET_TESTDO_s1_readdata_from_sa[21].DATAIN
NET_TESTDO_s1_readdata[22] => NET_TESTDO_s1_readdata_from_sa[22].DATAIN
NET_TESTDO_s1_readdata[23] => NET_TESTDO_s1_readdata_from_sa[23].DATAIN
NET_TESTDO_s1_readdata[24] => NET_TESTDO_s1_readdata_from_sa[24].DATAIN
NET_TESTDO_s1_readdata[25] => NET_TESTDO_s1_readdata_from_sa[25].DATAIN
NET_TESTDO_s1_readdata[26] => NET_TESTDO_s1_readdata_from_sa[26].DATAIN
NET_TESTDO_s1_readdata[27] => NET_TESTDO_s1_readdata_from_sa[27].DATAIN
NET_TESTDO_s1_readdata[28] => NET_TESTDO_s1_readdata_from_sa[28].DATAIN
NET_TESTDO_s1_readdata[29] => NET_TESTDO_s1_readdata_from_sa[29].DATAIN
NET_TESTDO_s1_readdata[30] => NET_TESTDO_s1_readdata_from_sa[30].DATAIN
NET_TESTDO_s1_readdata[31] => NET_TESTDO_s1_readdata_from_sa[31].DATAIN
clk => d1_NET_TESTDO_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => NET_TESTDO_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => NET_TESTDO_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN4
cpu_data_master_address_to_slave[5] => Equal0.IN3
cpu_data_master_address_to_slave[6] => Equal0.IN22
cpu_data_master_address_to_slave[7] => Equal0.IN2
cpu_data_master_address_to_slave[8] => Equal0.IN21
cpu_data_master_address_to_slave[9] => Equal0.IN20
cpu_data_master_address_to_slave[10] => Equal0.IN19
cpu_data_master_address_to_slave[11] => Equal0.IN1
cpu_data_master_address_to_slave[12] => Equal0.IN0
cpu_data_master_address_to_slave[13] => Equal0.IN18
cpu_data_master_address_to_slave[14] => Equal0.IN17
cpu_data_master_address_to_slave[15] => Equal0.IN16
cpu_data_master_address_to_slave[16] => Equal0.IN15
cpu_data_master_address_to_slave[17] => Equal0.IN14
cpu_data_master_address_to_slave[18] => Equal0.IN13
cpu_data_master_address_to_slave[19] => Equal0.IN12
cpu_data_master_address_to_slave[20] => Equal0.IN11
cpu_data_master_address_to_slave[21] => Equal0.IN10
cpu_data_master_address_to_slave[22] => Equal0.IN9
cpu_data_master_address_to_slave[23] => Equal0.IN8
cpu_data_master_address_to_slave[24] => Equal0.IN7
cpu_data_master_address_to_slave[25] => Equal0.IN6
cpu_data_master_address_to_slave[26] => Equal0.IN5
cpu_data_master_read => cpu_data_master_requests_NET_TESTDO_s1.IN0
cpu_data_master_read => NET_TESTDO_s1_in_a_read_cycle.IN1
cpu_data_master_waitrequest => cpu_data_master_qualified_request_NET_TESTDO_s1.IN0
cpu_data_master_write => cpu_data_master_requests_NET_TESTDO_s1.IN1
cpu_data_master_write => cpu_data_master_qualified_request_NET_TESTDO_s1.IN1
cpu_data_master_write => NET_TESTDO_s1_write_n.IN1
cpu_data_master_writedata[0] => NET_TESTDO_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => NET_TESTDO_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => NET_TESTDO_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => NET_TESTDO_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => NET_TESTDO_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => NET_TESTDO_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => NET_TESTDO_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => NET_TESTDO_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => NET_TESTDO_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => NET_TESTDO_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => NET_TESTDO_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => NET_TESTDO_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => NET_TESTDO_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => NET_TESTDO_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => NET_TESTDO_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => NET_TESTDO_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => NET_TESTDO_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => NET_TESTDO_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => NET_TESTDO_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => NET_TESTDO_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => NET_TESTDO_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => NET_TESTDO_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => NET_TESTDO_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => NET_TESTDO_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => NET_TESTDO_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => NET_TESTDO_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => NET_TESTDO_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => NET_TESTDO_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => NET_TESTDO_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => NET_TESTDO_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => NET_TESTDO_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => NET_TESTDO_s1_writedata[31].DATAIN
reset_n => NET_TESTDO_s1_reset_n.DATAIN
reset_n => d1_NET_TESTDO_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
NET_TESTDO_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_chipselect <= cpu_data_master_qualified_request_NET_TESTDO_s1.DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[0] <= NET_TESTDO_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[1] <= NET_TESTDO_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[2] <= NET_TESTDO_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[3] <= NET_TESTDO_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[4] <= NET_TESTDO_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[5] <= NET_TESTDO_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[6] <= NET_TESTDO_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[7] <= NET_TESTDO_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[8] <= NET_TESTDO_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[9] <= NET_TESTDO_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[10] <= NET_TESTDO_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[11] <= NET_TESTDO_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[12] <= NET_TESTDO_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[13] <= NET_TESTDO_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[14] <= NET_TESTDO_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[15] <= NET_TESTDO_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[16] <= NET_TESTDO_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[17] <= NET_TESTDO_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[18] <= NET_TESTDO_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[19] <= NET_TESTDO_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[20] <= NET_TESTDO_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[21] <= NET_TESTDO_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[22] <= NET_TESTDO_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[23] <= NET_TESTDO_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[24] <= NET_TESTDO_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[25] <= NET_TESTDO_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[26] <= NET_TESTDO_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[27] <= NET_TESTDO_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[28] <= NET_TESTDO_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[29] <= NET_TESTDO_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[30] <= NET_TESTDO_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_readdata_from_sa[31] <= NET_TESTDO_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_write_n <= NET_TESTDO_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
NET_TESTDO_s1_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_NET_TESTDO_s1 <= cpu_data_master_qualified_request_NET_TESTDO_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_NET_TESTDO_s1 <= cpu_data_master_qualified_request_NET_TESTDO_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_NET_TESTDO_s1 <= <GND>
cpu_data_master_requests_NET_TESTDO_s1 <= cpu_data_master_requests_NET_TESTDO_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_NET_TESTDO_s1_end_xfer <= d1_NET_TESTDO_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|NET_TESTDO:the_NET_TESTDO
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => always0.IN1
writedata[0] => data_out.DATAIN
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port <= data_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= <GND>
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|Test_top|NIOSTOP:NIOSTOP_inst|USBSD_RDO_s1_arbitrator:the_USBSD_RDO_s1
USBSD_RDO_s1_readdata[0] => USBSD_RDO_s1_readdata_from_sa[0].DATAIN
USBSD_RDO_s1_readdata[1] => USBSD_RDO_s1_readdata_from_sa[1].DATAIN
USBSD_RDO_s1_readdata[2] => USBSD_RDO_s1_readdata_from_sa[2].DATAIN
USBSD_RDO_s1_readdata[3] => USBSD_RDO_s1_readdata_from_sa[3].DATAIN
USBSD_RDO_s1_readdata[4] => USBSD_RDO_s1_readdata_from_sa[4].DATAIN
USBSD_RDO_s1_readdata[5] => USBSD_RDO_s1_readdata_from_sa[5].DATAIN
USBSD_RDO_s1_readdata[6] => USBSD_RDO_s1_readdata_from_sa[6].DATAIN
USBSD_RDO_s1_readdata[7] => USBSD_RDO_s1_readdata_from_sa[7].DATAIN
USBSD_RDO_s1_readdata[8] => USBSD_RDO_s1_readdata_from_sa[8].DATAIN
USBSD_RDO_s1_readdata[9] => USBSD_RDO_s1_readdata_from_sa[9].DATAIN
USBSD_RDO_s1_readdata[10] => USBSD_RDO_s1_readdata_from_sa[10].DATAIN
USBSD_RDO_s1_readdata[11] => USBSD_RDO_s1_readdata_from_sa[11].DATAIN
USBSD_RDO_s1_readdata[12] => USBSD_RDO_s1_readdata_from_sa[12].DATAIN
USBSD_RDO_s1_readdata[13] => USBSD_RDO_s1_readdata_from_sa[13].DATAIN
USBSD_RDO_s1_readdata[14] => USBSD_RDO_s1_readdata_from_sa[14].DATAIN
USBSD_RDO_s1_readdata[15] => USBSD_RDO_s1_readdata_from_sa[15].DATAIN
USBSD_RDO_s1_readdata[16] => USBSD_RDO_s1_readdata_from_sa[16].DATAIN
USBSD_RDO_s1_readdata[17] => USBSD_RDO_s1_readdata_from_sa[17].DATAIN
USBSD_RDO_s1_readdata[18] => USBSD_RDO_s1_readdata_from_sa[18].DATAIN
USBSD_RDO_s1_readdata[19] => USBSD_RDO_s1_readdata_from_sa[19].DATAIN
USBSD_RDO_s1_readdata[20] => USBSD_RDO_s1_readdata_from_sa[20].DATAIN
USBSD_RDO_s1_readdata[21] => USBSD_RDO_s1_readdata_from_sa[21].DATAIN
USBSD_RDO_s1_readdata[22] => USBSD_RDO_s1_readdata_from_sa[22].DATAIN
USBSD_RDO_s1_readdata[23] => USBSD_RDO_s1_readdata_from_sa[23].DATAIN
USBSD_RDO_s1_readdata[24] => USBSD_RDO_s1_readdata_from_sa[24].DATAIN
USBSD_RDO_s1_readdata[25] => USBSD_RDO_s1_readdata_from_sa[25].DATAIN
USBSD_RDO_s1_readdata[26] => USBSD_RDO_s1_readdata_from_sa[26].DATAIN
USBSD_RDO_s1_readdata[27] => USBSD_RDO_s1_readdata_from_sa[27].DATAIN
USBSD_RDO_s1_readdata[28] => USBSD_RDO_s1_readdata_from_sa[28].DATAIN
USBSD_RDO_s1_readdata[29] => USBSD_RDO_s1_readdata_from_sa[29].DATAIN
USBSD_RDO_s1_readdata[30] => USBSD_RDO_s1_readdata_from_sa[30].DATAIN
USBSD_RDO_s1_readdata[31] => USBSD_RDO_s1_readdata_from_sa[31].DATAIN
clk => d1_USBSD_RDO_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => USBSD_RDO_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => USBSD_RDO_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN5
cpu_data_master_address_to_slave[5] => Equal0.IN4
cpu_data_master_address_to_slave[6] => Equal0.IN3
cpu_data_master_address_to_slave[7] => Equal0.IN2
cpu_data_master_address_to_slave[8] => Equal0.IN22
cpu_data_master_address_to_slave[9] => Equal0.IN21
cpu_data_master_address_to_slave[10] => Equal0.IN20
cpu_data_master_address_to_slave[11] => Equal0.IN1
cpu_data_master_address_to_slave[12] => Equal0.IN0
cpu_data_master_address_to_slave[13] => Equal0.IN19
cpu_data_master_address_to_slave[14] => Equal0.IN18
cpu_data_master_address_to_slave[15] => Equal0.IN17
cpu_data_master_address_to_slave[16] => Equal0.IN16
cpu_data_master_address_to_slave[17] => Equal0.IN15
cpu_data_master_address_to_slave[18] => Equal0.IN14
cpu_data_master_address_to_slave[19] => Equal0.IN13
cpu_data_master_address_to_slave[20] => Equal0.IN12
cpu_data_master_address_to_slave[21] => Equal0.IN11
cpu_data_master_address_to_slave[22] => Equal0.IN10
cpu_data_master_address_to_slave[23] => Equal0.IN9
cpu_data_master_address_to_slave[24] => Equal0.IN8
cpu_data_master_address_to_slave[25] => Equal0.IN7
cpu_data_master_address_to_slave[26] => Equal0.IN6
cpu_data_master_read => cpu_data_master_requests_USBSD_RDO_s1.IN0
cpu_data_master_read => USBSD_RDO_s1_in_a_read_cycle.IN1
cpu_data_master_waitrequest => cpu_data_master_qualified_request_USBSD_RDO_s1.IN0
cpu_data_master_write => cpu_data_master_requests_USBSD_RDO_s1.IN1
cpu_data_master_write => cpu_data_master_qualified_request_USBSD_RDO_s1.IN1
cpu_data_master_write => USBSD_RDO_s1_write_n.IN1
cpu_data_master_writedata[0] => USBSD_RDO_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => USBSD_RDO_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => USBSD_RDO_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => USBSD_RDO_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => USBSD_RDO_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => USBSD_RDO_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => USBSD_RDO_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => USBSD_RDO_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => USBSD_RDO_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => USBSD_RDO_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => USBSD_RDO_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => USBSD_RDO_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => USBSD_RDO_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => USBSD_RDO_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => USBSD_RDO_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => USBSD_RDO_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => USBSD_RDO_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => USBSD_RDO_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => USBSD_RDO_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => USBSD_RDO_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => USBSD_RDO_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => USBSD_RDO_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => USBSD_RDO_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => USBSD_RDO_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => USBSD_RDO_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => USBSD_RDO_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => USBSD_RDO_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => USBSD_RDO_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => USBSD_RDO_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => USBSD_RDO_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => USBSD_RDO_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => USBSD_RDO_s1_writedata[31].DATAIN
reset_n => USBSD_RDO_s1_reset_n.DATAIN
reset_n => d1_USBSD_RDO_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
USBSD_RDO_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_chipselect <= cpu_data_master_qualified_request_USBSD_RDO_s1.DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[0] <= USBSD_RDO_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[1] <= USBSD_RDO_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[2] <= USBSD_RDO_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[3] <= USBSD_RDO_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[4] <= USBSD_RDO_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[5] <= USBSD_RDO_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[6] <= USBSD_RDO_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[7] <= USBSD_RDO_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[8] <= USBSD_RDO_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[9] <= USBSD_RDO_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[10] <= USBSD_RDO_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[11] <= USBSD_RDO_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[12] <= USBSD_RDO_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[13] <= USBSD_RDO_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[14] <= USBSD_RDO_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[15] <= USBSD_RDO_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[16] <= USBSD_RDO_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[17] <= USBSD_RDO_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[18] <= USBSD_RDO_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[19] <= USBSD_RDO_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[20] <= USBSD_RDO_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[21] <= USBSD_RDO_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[22] <= USBSD_RDO_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[23] <= USBSD_RDO_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[24] <= USBSD_RDO_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[25] <= USBSD_RDO_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[26] <= USBSD_RDO_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[27] <= USBSD_RDO_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[28] <= USBSD_RDO_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[29] <= USBSD_RDO_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[30] <= USBSD_RDO_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_readdata_from_sa[31] <= USBSD_RDO_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_write_n <= USBSD_RDO_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RDO_s1_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_USBSD_RDO_s1 <= cpu_data_master_qualified_request_USBSD_RDO_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_USBSD_RDO_s1 <= cpu_data_master_qualified_request_USBSD_RDO_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_USBSD_RDO_s1 <= <GND>
cpu_data_master_requests_USBSD_RDO_s1 <= cpu_data_master_requests_USBSD_RDO_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_USBSD_RDO_s1_end_xfer <= d1_USBSD_RDO_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|USBSD_RDO:the_USBSD_RDO
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => data_out[8].DATAIN
writedata[9] => data_out[9].DATAIN
writedata[10] => data_out[10].DATAIN
writedata[11] => data_out[11].DATAIN
writedata[12] => data_out[12].DATAIN
writedata[13] => data_out[13].DATAIN
writedata[14] => data_out[14].DATAIN
writedata[15] => data_out[15].DATAIN
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
out_port[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
out_port[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
out_port[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
out_port[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
out_port[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
out_port[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
out_port[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
out_port[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|Test_top|NIOSTOP:NIOSTOP_inst|USBSD_RVLD_s1_arbitrator:the_USBSD_RVLD_s1
USBSD_RVLD_s1_readdata[0] => USBSD_RVLD_s1_readdata_from_sa[0].DATAIN
USBSD_RVLD_s1_readdata[1] => USBSD_RVLD_s1_readdata_from_sa[1].DATAIN
USBSD_RVLD_s1_readdata[2] => USBSD_RVLD_s1_readdata_from_sa[2].DATAIN
USBSD_RVLD_s1_readdata[3] => USBSD_RVLD_s1_readdata_from_sa[3].DATAIN
USBSD_RVLD_s1_readdata[4] => USBSD_RVLD_s1_readdata_from_sa[4].DATAIN
USBSD_RVLD_s1_readdata[5] => USBSD_RVLD_s1_readdata_from_sa[5].DATAIN
USBSD_RVLD_s1_readdata[6] => USBSD_RVLD_s1_readdata_from_sa[6].DATAIN
USBSD_RVLD_s1_readdata[7] => USBSD_RVLD_s1_readdata_from_sa[7].DATAIN
USBSD_RVLD_s1_readdata[8] => USBSD_RVLD_s1_readdata_from_sa[8].DATAIN
USBSD_RVLD_s1_readdata[9] => USBSD_RVLD_s1_readdata_from_sa[9].DATAIN
USBSD_RVLD_s1_readdata[10] => USBSD_RVLD_s1_readdata_from_sa[10].DATAIN
USBSD_RVLD_s1_readdata[11] => USBSD_RVLD_s1_readdata_from_sa[11].DATAIN
USBSD_RVLD_s1_readdata[12] => USBSD_RVLD_s1_readdata_from_sa[12].DATAIN
USBSD_RVLD_s1_readdata[13] => USBSD_RVLD_s1_readdata_from_sa[13].DATAIN
USBSD_RVLD_s1_readdata[14] => USBSD_RVLD_s1_readdata_from_sa[14].DATAIN
USBSD_RVLD_s1_readdata[15] => USBSD_RVLD_s1_readdata_from_sa[15].DATAIN
USBSD_RVLD_s1_readdata[16] => USBSD_RVLD_s1_readdata_from_sa[16].DATAIN
USBSD_RVLD_s1_readdata[17] => USBSD_RVLD_s1_readdata_from_sa[17].DATAIN
USBSD_RVLD_s1_readdata[18] => USBSD_RVLD_s1_readdata_from_sa[18].DATAIN
USBSD_RVLD_s1_readdata[19] => USBSD_RVLD_s1_readdata_from_sa[19].DATAIN
USBSD_RVLD_s1_readdata[20] => USBSD_RVLD_s1_readdata_from_sa[20].DATAIN
USBSD_RVLD_s1_readdata[21] => USBSD_RVLD_s1_readdata_from_sa[21].DATAIN
USBSD_RVLD_s1_readdata[22] => USBSD_RVLD_s1_readdata_from_sa[22].DATAIN
USBSD_RVLD_s1_readdata[23] => USBSD_RVLD_s1_readdata_from_sa[23].DATAIN
USBSD_RVLD_s1_readdata[24] => USBSD_RVLD_s1_readdata_from_sa[24].DATAIN
USBSD_RVLD_s1_readdata[25] => USBSD_RVLD_s1_readdata_from_sa[25].DATAIN
USBSD_RVLD_s1_readdata[26] => USBSD_RVLD_s1_readdata_from_sa[26].DATAIN
USBSD_RVLD_s1_readdata[27] => USBSD_RVLD_s1_readdata_from_sa[27].DATAIN
USBSD_RVLD_s1_readdata[28] => USBSD_RVLD_s1_readdata_from_sa[28].DATAIN
USBSD_RVLD_s1_readdata[29] => USBSD_RVLD_s1_readdata_from_sa[29].DATAIN
USBSD_RVLD_s1_readdata[30] => USBSD_RVLD_s1_readdata_from_sa[30].DATAIN
USBSD_RVLD_s1_readdata[31] => USBSD_RVLD_s1_readdata_from_sa[31].DATAIN
clk => d1_USBSD_RVLD_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => USBSD_RVLD_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => USBSD_RVLD_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN22
cpu_data_master_address_to_slave[5] => Equal0.IN21
cpu_data_master_address_to_slave[6] => Equal0.IN20
cpu_data_master_address_to_slave[7] => Equal0.IN19
cpu_data_master_address_to_slave[8] => Equal0.IN2
cpu_data_master_address_to_slave[9] => Equal0.IN18
cpu_data_master_address_to_slave[10] => Equal0.IN17
cpu_data_master_address_to_slave[11] => Equal0.IN1
cpu_data_master_address_to_slave[12] => Equal0.IN0
cpu_data_master_address_to_slave[13] => Equal0.IN16
cpu_data_master_address_to_slave[14] => Equal0.IN15
cpu_data_master_address_to_slave[15] => Equal0.IN14
cpu_data_master_address_to_slave[16] => Equal0.IN13
cpu_data_master_address_to_slave[17] => Equal0.IN12
cpu_data_master_address_to_slave[18] => Equal0.IN11
cpu_data_master_address_to_slave[19] => Equal0.IN10
cpu_data_master_address_to_slave[20] => Equal0.IN9
cpu_data_master_address_to_slave[21] => Equal0.IN8
cpu_data_master_address_to_slave[22] => Equal0.IN7
cpu_data_master_address_to_slave[23] => Equal0.IN6
cpu_data_master_address_to_slave[24] => Equal0.IN5
cpu_data_master_address_to_slave[25] => Equal0.IN4
cpu_data_master_address_to_slave[26] => Equal0.IN3
cpu_data_master_read => cpu_data_master_requests_USBSD_RVLD_s1.IN0
cpu_data_master_read => USBSD_RVLD_s1_in_a_read_cycle.IN1
cpu_data_master_waitrequest => cpu_data_master_qualified_request_USBSD_RVLD_s1.IN0
cpu_data_master_write => cpu_data_master_requests_USBSD_RVLD_s1.IN1
cpu_data_master_write => cpu_data_master_qualified_request_USBSD_RVLD_s1.IN1
cpu_data_master_write => USBSD_RVLD_s1_write_n.IN1
cpu_data_master_writedata[0] => USBSD_RVLD_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => USBSD_RVLD_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => USBSD_RVLD_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => USBSD_RVLD_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => USBSD_RVLD_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => USBSD_RVLD_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => USBSD_RVLD_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => USBSD_RVLD_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => USBSD_RVLD_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => USBSD_RVLD_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => USBSD_RVLD_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => USBSD_RVLD_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => USBSD_RVLD_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => USBSD_RVLD_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => USBSD_RVLD_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => USBSD_RVLD_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => USBSD_RVLD_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => USBSD_RVLD_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => USBSD_RVLD_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => USBSD_RVLD_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => USBSD_RVLD_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => USBSD_RVLD_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => USBSD_RVLD_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => USBSD_RVLD_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => USBSD_RVLD_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => USBSD_RVLD_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => USBSD_RVLD_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => USBSD_RVLD_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => USBSD_RVLD_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => USBSD_RVLD_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => USBSD_RVLD_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => USBSD_RVLD_s1_writedata[31].DATAIN
reset_n => USBSD_RVLD_s1_reset_n.DATAIN
reset_n => d1_USBSD_RVLD_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
USBSD_RVLD_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_chipselect <= cpu_data_master_qualified_request_USBSD_RVLD_s1.DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[0] <= USBSD_RVLD_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[1] <= USBSD_RVLD_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[2] <= USBSD_RVLD_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[3] <= USBSD_RVLD_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[4] <= USBSD_RVLD_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[5] <= USBSD_RVLD_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[6] <= USBSD_RVLD_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[7] <= USBSD_RVLD_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[8] <= USBSD_RVLD_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[9] <= USBSD_RVLD_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[10] <= USBSD_RVLD_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[11] <= USBSD_RVLD_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[12] <= USBSD_RVLD_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[13] <= USBSD_RVLD_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[14] <= USBSD_RVLD_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[15] <= USBSD_RVLD_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[16] <= USBSD_RVLD_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[17] <= USBSD_RVLD_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[18] <= USBSD_RVLD_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[19] <= USBSD_RVLD_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[20] <= USBSD_RVLD_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[21] <= USBSD_RVLD_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[22] <= USBSD_RVLD_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[23] <= USBSD_RVLD_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[24] <= USBSD_RVLD_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[25] <= USBSD_RVLD_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[26] <= USBSD_RVLD_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[27] <= USBSD_RVLD_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[28] <= USBSD_RVLD_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[29] <= USBSD_RVLD_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[30] <= USBSD_RVLD_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_readdata_from_sa[31] <= USBSD_RVLD_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_write_n <= USBSD_RVLD_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
USBSD_RVLD_s1_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_USBSD_RVLD_s1 <= cpu_data_master_qualified_request_USBSD_RVLD_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_USBSD_RVLD_s1 <= cpu_data_master_qualified_request_USBSD_RVLD_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_USBSD_RVLD_s1 <= <GND>
cpu_data_master_requests_USBSD_RVLD_s1 <= cpu_data_master_requests_USBSD_RVLD_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_USBSD_RVLD_s1_end_xfer <= d1_USBSD_RVLD_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|USBSD_RVLD:the_USBSD_RVLD
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => always0.IN1
writedata[0] => data_out.DATAIN
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port <= data_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= <GND>
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|Test_top|NIOSTOP:NIOSTOP_inst|USBSD_SEL_s1_arbitrator:the_USBSD_SEL_s1
USBSD_SEL_s1_readdata[0] => USBSD_SEL_s1_readdata_from_sa[0].DATAIN
USBSD_SEL_s1_readdata[1] => USBSD_SEL_s1_readdata_from_sa[1].DATAIN
USBSD_SEL_s1_readdata[2] => USBSD_SEL_s1_readdata_from_sa[2].DATAIN
USBSD_SEL_s1_readdata[3] => USBSD_SEL_s1_readdata_from_sa[3].DATAIN
USBSD_SEL_s1_readdata[4] => USBSD_SEL_s1_readdata_from_sa[4].DATAIN
USBSD_SEL_s1_readdata[5] => USBSD_SEL_s1_readdata_from_sa[5].DATAIN
USBSD_SEL_s1_readdata[6] => USBSD_SEL_s1_readdata_from_sa[6].DATAIN
USBSD_SEL_s1_readdata[7] => USBSD_SEL_s1_readdata_from_sa[7].DATAIN
USBSD_SEL_s1_readdata[8] => USBSD_SEL_s1_readdata_from_sa[8].DATAIN
USBSD_SEL_s1_readdata[9] => USBSD_SEL_s1_readdata_from_sa[9].DATAIN
USBSD_SEL_s1_readdata[10] => USBSD_SEL_s1_readdata_from_sa[10].DATAIN
USBSD_SEL_s1_readdata[11] => USBSD_SEL_s1_readdata_from_sa[11].DATAIN
USBSD_SEL_s1_readdata[12] => USBSD_SEL_s1_readdata_from_sa[12].DATAIN
USBSD_SEL_s1_readdata[13] => USBSD_SEL_s1_readdata_from_sa[13].DATAIN
USBSD_SEL_s1_readdata[14] => USBSD_SEL_s1_readdata_from_sa[14].DATAIN
USBSD_SEL_s1_readdata[15] => USBSD_SEL_s1_readdata_from_sa[15].DATAIN
USBSD_SEL_s1_readdata[16] => USBSD_SEL_s1_readdata_from_sa[16].DATAIN
USBSD_SEL_s1_readdata[17] => USBSD_SEL_s1_readdata_from_sa[17].DATAIN
USBSD_SEL_s1_readdata[18] => USBSD_SEL_s1_readdata_from_sa[18].DATAIN
USBSD_SEL_s1_readdata[19] => USBSD_SEL_s1_readdata_from_sa[19].DATAIN
USBSD_SEL_s1_readdata[20] => USBSD_SEL_s1_readdata_from_sa[20].DATAIN
USBSD_SEL_s1_readdata[21] => USBSD_SEL_s1_readdata_from_sa[21].DATAIN
USBSD_SEL_s1_readdata[22] => USBSD_SEL_s1_readdata_from_sa[22].DATAIN
USBSD_SEL_s1_readdata[23] => USBSD_SEL_s1_readdata_from_sa[23].DATAIN
USBSD_SEL_s1_readdata[24] => USBSD_SEL_s1_readdata_from_sa[24].DATAIN
USBSD_SEL_s1_readdata[25] => USBSD_SEL_s1_readdata_from_sa[25].DATAIN
USBSD_SEL_s1_readdata[26] => USBSD_SEL_s1_readdata_from_sa[26].DATAIN
USBSD_SEL_s1_readdata[27] => USBSD_SEL_s1_readdata_from_sa[27].DATAIN
USBSD_SEL_s1_readdata[28] => USBSD_SEL_s1_readdata_from_sa[28].DATAIN
USBSD_SEL_s1_readdata[29] => USBSD_SEL_s1_readdata_from_sa[29].DATAIN
USBSD_SEL_s1_readdata[30] => USBSD_SEL_s1_readdata_from_sa[30].DATAIN
USBSD_SEL_s1_readdata[31] => USBSD_SEL_s1_readdata_from_sa[31].DATAIN
clk => d1_USBSD_SEL_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => USBSD_SEL_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => USBSD_SEL_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN22
cpu_data_master_address_to_slave[5] => Equal0.IN4
cpu_data_master_address_to_slave[6] => Equal0.IN3
cpu_data_master_address_to_slave[7] => Equal0.IN2
cpu_data_master_address_to_slave[8] => Equal0.IN21
cpu_data_master_address_to_slave[9] => Equal0.IN20
cpu_data_master_address_to_slave[10] => Equal0.IN19
cpu_data_master_address_to_slave[11] => Equal0.IN1
cpu_data_master_address_to_slave[12] => Equal0.IN0
cpu_data_master_address_to_slave[13] => Equal0.IN18
cpu_data_master_address_to_slave[14] => Equal0.IN17
cpu_data_master_address_to_slave[15] => Equal0.IN16
cpu_data_master_address_to_slave[16] => Equal0.IN15
cpu_data_master_address_to_slave[17] => Equal0.IN14
cpu_data_master_address_to_slave[18] => Equal0.IN13
cpu_data_master_address_to_slave[19] => Equal0.IN12
cpu_data_master_address_to_slave[20] => Equal0.IN11
cpu_data_master_address_to_slave[21] => Equal0.IN10
cpu_data_master_address_to_slave[22] => Equal0.IN9
cpu_data_master_address_to_slave[23] => Equal0.IN8
cpu_data_master_address_to_slave[24] => Equal0.IN7
cpu_data_master_address_to_slave[25] => Equal0.IN6
cpu_data_master_address_to_slave[26] => Equal0.IN5
cpu_data_master_read => cpu_data_master_requests_USBSD_SEL_s1.IN0
cpu_data_master_read => cpu_data_master_requests_USBSD_SEL_s1.IN1
cpu_data_master_read => USBSD_SEL_s1_in_a_read_cycle.IN1
cpu_data_master_write => cpu_data_master_requests_USBSD_SEL_s1.IN1
reset_n => USBSD_SEL_s1_reset_n.DATAIN
reset_n => d1_USBSD_SEL_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
USBSD_SEL_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[0] <= USBSD_SEL_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[1] <= USBSD_SEL_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[2] <= USBSD_SEL_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[3] <= USBSD_SEL_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[4] <= USBSD_SEL_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[5] <= USBSD_SEL_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[6] <= USBSD_SEL_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[7] <= USBSD_SEL_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[8] <= USBSD_SEL_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[9] <= USBSD_SEL_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[10] <= USBSD_SEL_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[11] <= USBSD_SEL_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[12] <= USBSD_SEL_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[13] <= USBSD_SEL_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[14] <= USBSD_SEL_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[15] <= USBSD_SEL_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[16] <= USBSD_SEL_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[17] <= USBSD_SEL_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[18] <= USBSD_SEL_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[19] <= USBSD_SEL_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[20] <= USBSD_SEL_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[21] <= USBSD_SEL_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[22] <= USBSD_SEL_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[23] <= USBSD_SEL_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[24] <= USBSD_SEL_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[25] <= USBSD_SEL_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[26] <= USBSD_SEL_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[27] <= USBSD_SEL_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[28] <= USBSD_SEL_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[29] <= USBSD_SEL_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[30] <= USBSD_SEL_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_readdata_from_sa[31] <= USBSD_SEL_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
USBSD_SEL_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_USBSD_SEL_s1 <= cpu_data_master_requests_USBSD_SEL_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_USBSD_SEL_s1 <= cpu_data_master_requests_USBSD_SEL_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_USBSD_SEL_s1 <= <GND>
cpu_data_master_requests_USBSD_SEL_s1 <= cpu_data_master_requests_USBSD_SEL_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_USBSD_SEL_s1_end_xfer <= d1_USBSD_SEL_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|USBSD_SEL:the_USBSD_SEL
address[0] => Equal0.IN31
address[1] => Equal0.IN30
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port => read_mux_out.IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|USB_EN_s1_arbitrator:the_USB_EN_s1
USB_EN_s1_readdata[0] => USB_EN_s1_readdata_from_sa[0].DATAIN
USB_EN_s1_readdata[1] => USB_EN_s1_readdata_from_sa[1].DATAIN
USB_EN_s1_readdata[2] => USB_EN_s1_readdata_from_sa[2].DATAIN
USB_EN_s1_readdata[3] => USB_EN_s1_readdata_from_sa[3].DATAIN
USB_EN_s1_readdata[4] => USB_EN_s1_readdata_from_sa[4].DATAIN
USB_EN_s1_readdata[5] => USB_EN_s1_readdata_from_sa[5].DATAIN
USB_EN_s1_readdata[6] => USB_EN_s1_readdata_from_sa[6].DATAIN
USB_EN_s1_readdata[7] => USB_EN_s1_readdata_from_sa[7].DATAIN
USB_EN_s1_readdata[8] => USB_EN_s1_readdata_from_sa[8].DATAIN
USB_EN_s1_readdata[9] => USB_EN_s1_readdata_from_sa[9].DATAIN
USB_EN_s1_readdata[10] => USB_EN_s1_readdata_from_sa[10].DATAIN
USB_EN_s1_readdata[11] => USB_EN_s1_readdata_from_sa[11].DATAIN
USB_EN_s1_readdata[12] => USB_EN_s1_readdata_from_sa[12].DATAIN
USB_EN_s1_readdata[13] => USB_EN_s1_readdata_from_sa[13].DATAIN
USB_EN_s1_readdata[14] => USB_EN_s1_readdata_from_sa[14].DATAIN
USB_EN_s1_readdata[15] => USB_EN_s1_readdata_from_sa[15].DATAIN
USB_EN_s1_readdata[16] => USB_EN_s1_readdata_from_sa[16].DATAIN
USB_EN_s1_readdata[17] => USB_EN_s1_readdata_from_sa[17].DATAIN
USB_EN_s1_readdata[18] => USB_EN_s1_readdata_from_sa[18].DATAIN
USB_EN_s1_readdata[19] => USB_EN_s1_readdata_from_sa[19].DATAIN
USB_EN_s1_readdata[20] => USB_EN_s1_readdata_from_sa[20].DATAIN
USB_EN_s1_readdata[21] => USB_EN_s1_readdata_from_sa[21].DATAIN
USB_EN_s1_readdata[22] => USB_EN_s1_readdata_from_sa[22].DATAIN
USB_EN_s1_readdata[23] => USB_EN_s1_readdata_from_sa[23].DATAIN
USB_EN_s1_readdata[24] => USB_EN_s1_readdata_from_sa[24].DATAIN
USB_EN_s1_readdata[25] => USB_EN_s1_readdata_from_sa[25].DATAIN
USB_EN_s1_readdata[26] => USB_EN_s1_readdata_from_sa[26].DATAIN
USB_EN_s1_readdata[27] => USB_EN_s1_readdata_from_sa[27].DATAIN
USB_EN_s1_readdata[28] => USB_EN_s1_readdata_from_sa[28].DATAIN
USB_EN_s1_readdata[29] => USB_EN_s1_readdata_from_sa[29].DATAIN
USB_EN_s1_readdata[30] => USB_EN_s1_readdata_from_sa[30].DATAIN
USB_EN_s1_readdata[31] => USB_EN_s1_readdata_from_sa[31].DATAIN
clk => d1_USB_EN_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => USB_EN_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => USB_EN_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN4
cpu_data_master_address_to_slave[5] => Equal0.IN22
cpu_data_master_address_to_slave[6] => Equal0.IN3
cpu_data_master_address_to_slave[7] => Equal0.IN2
cpu_data_master_address_to_slave[8] => Equal0.IN21
cpu_data_master_address_to_slave[9] => Equal0.IN20
cpu_data_master_address_to_slave[10] => Equal0.IN19
cpu_data_master_address_to_slave[11] => Equal0.IN1
cpu_data_master_address_to_slave[12] => Equal0.IN0
cpu_data_master_address_to_slave[13] => Equal0.IN18
cpu_data_master_address_to_slave[14] => Equal0.IN17
cpu_data_master_address_to_slave[15] => Equal0.IN16
cpu_data_master_address_to_slave[16] => Equal0.IN15
cpu_data_master_address_to_slave[17] => Equal0.IN14
cpu_data_master_address_to_slave[18] => Equal0.IN13
cpu_data_master_address_to_slave[19] => Equal0.IN12
cpu_data_master_address_to_slave[20] => Equal0.IN11
cpu_data_master_address_to_slave[21] => Equal0.IN10
cpu_data_master_address_to_slave[22] => Equal0.IN9
cpu_data_master_address_to_slave[23] => Equal0.IN8
cpu_data_master_address_to_slave[24] => Equal0.IN7
cpu_data_master_address_to_slave[25] => Equal0.IN6
cpu_data_master_address_to_slave[26] => Equal0.IN5
cpu_data_master_read => cpu_data_master_requests_USB_EN_s1.IN0
cpu_data_master_read => cpu_data_master_requests_USB_EN_s1.IN1
cpu_data_master_read => USB_EN_s1_in_a_read_cycle.IN1
cpu_data_master_write => cpu_data_master_requests_USB_EN_s1.IN1
reset_n => USB_EN_s1_reset_n.DATAIN
reset_n => d1_USB_EN_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
USB_EN_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[0] <= USB_EN_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[1] <= USB_EN_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[2] <= USB_EN_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[3] <= USB_EN_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[4] <= USB_EN_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[5] <= USB_EN_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[6] <= USB_EN_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[7] <= USB_EN_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[8] <= USB_EN_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[9] <= USB_EN_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[10] <= USB_EN_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[11] <= USB_EN_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[12] <= USB_EN_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[13] <= USB_EN_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[14] <= USB_EN_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[15] <= USB_EN_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[16] <= USB_EN_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[17] <= USB_EN_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[18] <= USB_EN_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[19] <= USB_EN_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[20] <= USB_EN_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[21] <= USB_EN_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[22] <= USB_EN_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[23] <= USB_EN_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[24] <= USB_EN_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[25] <= USB_EN_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[26] <= USB_EN_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[27] <= USB_EN_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[28] <= USB_EN_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[29] <= USB_EN_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[30] <= USB_EN_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_readdata_from_sa[31] <= USB_EN_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
USB_EN_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_USB_EN_s1 <= cpu_data_master_requests_USB_EN_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_USB_EN_s1 <= cpu_data_master_requests_USB_EN_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_USB_EN_s1 <= <GND>
cpu_data_master_requests_USB_EN_s1 <= cpu_data_master_requests_USB_EN_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_USB_EN_s1_end_xfer <= d1_USB_EN_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|USB_EN:the_USB_EN
address[0] => Equal0.IN31
address[1] => Equal0.IN30
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port => read_mux_out.IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|USB_INT_I_s1_arbitrator:the_USB_INT_I_s1
USB_INT_I_s1_readdata[0] => USB_INT_I_s1_readdata_from_sa[0].DATAIN
USB_INT_I_s1_readdata[1] => USB_INT_I_s1_readdata_from_sa[1].DATAIN
USB_INT_I_s1_readdata[2] => USB_INT_I_s1_readdata_from_sa[2].DATAIN
USB_INT_I_s1_readdata[3] => USB_INT_I_s1_readdata_from_sa[3].DATAIN
USB_INT_I_s1_readdata[4] => USB_INT_I_s1_readdata_from_sa[4].DATAIN
USB_INT_I_s1_readdata[5] => USB_INT_I_s1_readdata_from_sa[5].DATAIN
USB_INT_I_s1_readdata[6] => USB_INT_I_s1_readdata_from_sa[6].DATAIN
USB_INT_I_s1_readdata[7] => USB_INT_I_s1_readdata_from_sa[7].DATAIN
USB_INT_I_s1_readdata[8] => USB_INT_I_s1_readdata_from_sa[8].DATAIN
USB_INT_I_s1_readdata[9] => USB_INT_I_s1_readdata_from_sa[9].DATAIN
USB_INT_I_s1_readdata[10] => USB_INT_I_s1_readdata_from_sa[10].DATAIN
USB_INT_I_s1_readdata[11] => USB_INT_I_s1_readdata_from_sa[11].DATAIN
USB_INT_I_s1_readdata[12] => USB_INT_I_s1_readdata_from_sa[12].DATAIN
USB_INT_I_s1_readdata[13] => USB_INT_I_s1_readdata_from_sa[13].DATAIN
USB_INT_I_s1_readdata[14] => USB_INT_I_s1_readdata_from_sa[14].DATAIN
USB_INT_I_s1_readdata[15] => USB_INT_I_s1_readdata_from_sa[15].DATAIN
USB_INT_I_s1_readdata[16] => USB_INT_I_s1_readdata_from_sa[16].DATAIN
USB_INT_I_s1_readdata[17] => USB_INT_I_s1_readdata_from_sa[17].DATAIN
USB_INT_I_s1_readdata[18] => USB_INT_I_s1_readdata_from_sa[18].DATAIN
USB_INT_I_s1_readdata[19] => USB_INT_I_s1_readdata_from_sa[19].DATAIN
USB_INT_I_s1_readdata[20] => USB_INT_I_s1_readdata_from_sa[20].DATAIN
USB_INT_I_s1_readdata[21] => USB_INT_I_s1_readdata_from_sa[21].DATAIN
USB_INT_I_s1_readdata[22] => USB_INT_I_s1_readdata_from_sa[22].DATAIN
USB_INT_I_s1_readdata[23] => USB_INT_I_s1_readdata_from_sa[23].DATAIN
USB_INT_I_s1_readdata[24] => USB_INT_I_s1_readdata_from_sa[24].DATAIN
USB_INT_I_s1_readdata[25] => USB_INT_I_s1_readdata_from_sa[25].DATAIN
USB_INT_I_s1_readdata[26] => USB_INT_I_s1_readdata_from_sa[26].DATAIN
USB_INT_I_s1_readdata[27] => USB_INT_I_s1_readdata_from_sa[27].DATAIN
USB_INT_I_s1_readdata[28] => USB_INT_I_s1_readdata_from_sa[28].DATAIN
USB_INT_I_s1_readdata[29] => USB_INT_I_s1_readdata_from_sa[29].DATAIN
USB_INT_I_s1_readdata[30] => USB_INT_I_s1_readdata_from_sa[30].DATAIN
USB_INT_I_s1_readdata[31] => USB_INT_I_s1_readdata_from_sa[31].DATAIN
clk => d1_USB_INT_I_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => USB_INT_I_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => USB_INT_I_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN22
cpu_data_master_address_to_slave[5] => Equal0.IN3
cpu_data_master_address_to_slave[6] => Equal0.IN21
cpu_data_master_address_to_slave[7] => Equal0.IN2
cpu_data_master_address_to_slave[8] => Equal0.IN20
cpu_data_master_address_to_slave[9] => Equal0.IN19
cpu_data_master_address_to_slave[10] => Equal0.IN18
cpu_data_master_address_to_slave[11] => Equal0.IN1
cpu_data_master_address_to_slave[12] => Equal0.IN0
cpu_data_master_address_to_slave[13] => Equal0.IN17
cpu_data_master_address_to_slave[14] => Equal0.IN16
cpu_data_master_address_to_slave[15] => Equal0.IN15
cpu_data_master_address_to_slave[16] => Equal0.IN14
cpu_data_master_address_to_slave[17] => Equal0.IN13
cpu_data_master_address_to_slave[18] => Equal0.IN12
cpu_data_master_address_to_slave[19] => Equal0.IN11
cpu_data_master_address_to_slave[20] => Equal0.IN10
cpu_data_master_address_to_slave[21] => Equal0.IN9
cpu_data_master_address_to_slave[22] => Equal0.IN8
cpu_data_master_address_to_slave[23] => Equal0.IN7
cpu_data_master_address_to_slave[24] => Equal0.IN6
cpu_data_master_address_to_slave[25] => Equal0.IN5
cpu_data_master_address_to_slave[26] => Equal0.IN4
cpu_data_master_read => cpu_data_master_requests_USB_INT_I_s1.IN0
cpu_data_master_read => cpu_data_master_requests_USB_INT_I_s1.IN1
cpu_data_master_read => USB_INT_I_s1_in_a_read_cycle.IN1
cpu_data_master_write => cpu_data_master_requests_USB_INT_I_s1.IN1
reset_n => USB_INT_I_s1_reset_n.DATAIN
reset_n => d1_USB_INT_I_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
USB_INT_I_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[0] <= USB_INT_I_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[1] <= USB_INT_I_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[2] <= USB_INT_I_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[3] <= USB_INT_I_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[4] <= USB_INT_I_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[5] <= USB_INT_I_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[6] <= USB_INT_I_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[7] <= USB_INT_I_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[8] <= USB_INT_I_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[9] <= USB_INT_I_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[10] <= USB_INT_I_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[11] <= USB_INT_I_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[12] <= USB_INT_I_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[13] <= USB_INT_I_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[14] <= USB_INT_I_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[15] <= USB_INT_I_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[16] <= USB_INT_I_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[17] <= USB_INT_I_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[18] <= USB_INT_I_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[19] <= USB_INT_I_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[20] <= USB_INT_I_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[21] <= USB_INT_I_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[22] <= USB_INT_I_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[23] <= USB_INT_I_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[24] <= USB_INT_I_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[25] <= USB_INT_I_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[26] <= USB_INT_I_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[27] <= USB_INT_I_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[28] <= USB_INT_I_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[29] <= USB_INT_I_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[30] <= USB_INT_I_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_readdata_from_sa[31] <= USB_INT_I_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
USB_INT_I_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_USB_INT_I_s1 <= cpu_data_master_requests_USB_INT_I_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_USB_INT_I_s1 <= cpu_data_master_requests_USB_INT_I_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_USB_INT_I_s1 <= <GND>
cpu_data_master_requests_USB_INT_I_s1 <= cpu_data_master_requests_USB_INT_I_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_USB_INT_I_s1_end_xfer <= d1_USB_INT_I_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|USB_INT_I:the_USB_INT_I
address[0] => Equal0.IN31
address[1] => Equal0.IN30
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port => read_mux_out.IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|USB_SCK_O_s1_arbitrator:the_USB_SCK_O_s1
USB_SCK_O_s1_readdata[0] => USB_SCK_O_s1_readdata_from_sa[0].DATAIN
USB_SCK_O_s1_readdata[1] => USB_SCK_O_s1_readdata_from_sa[1].DATAIN
USB_SCK_O_s1_readdata[2] => USB_SCK_O_s1_readdata_from_sa[2].DATAIN
USB_SCK_O_s1_readdata[3] => USB_SCK_O_s1_readdata_from_sa[3].DATAIN
USB_SCK_O_s1_readdata[4] => USB_SCK_O_s1_readdata_from_sa[4].DATAIN
USB_SCK_O_s1_readdata[5] => USB_SCK_O_s1_readdata_from_sa[5].DATAIN
USB_SCK_O_s1_readdata[6] => USB_SCK_O_s1_readdata_from_sa[6].DATAIN
USB_SCK_O_s1_readdata[7] => USB_SCK_O_s1_readdata_from_sa[7].DATAIN
USB_SCK_O_s1_readdata[8] => USB_SCK_O_s1_readdata_from_sa[8].DATAIN
USB_SCK_O_s1_readdata[9] => USB_SCK_O_s1_readdata_from_sa[9].DATAIN
USB_SCK_O_s1_readdata[10] => USB_SCK_O_s1_readdata_from_sa[10].DATAIN
USB_SCK_O_s1_readdata[11] => USB_SCK_O_s1_readdata_from_sa[11].DATAIN
USB_SCK_O_s1_readdata[12] => USB_SCK_O_s1_readdata_from_sa[12].DATAIN
USB_SCK_O_s1_readdata[13] => USB_SCK_O_s1_readdata_from_sa[13].DATAIN
USB_SCK_O_s1_readdata[14] => USB_SCK_O_s1_readdata_from_sa[14].DATAIN
USB_SCK_O_s1_readdata[15] => USB_SCK_O_s1_readdata_from_sa[15].DATAIN
USB_SCK_O_s1_readdata[16] => USB_SCK_O_s1_readdata_from_sa[16].DATAIN
USB_SCK_O_s1_readdata[17] => USB_SCK_O_s1_readdata_from_sa[17].DATAIN
USB_SCK_O_s1_readdata[18] => USB_SCK_O_s1_readdata_from_sa[18].DATAIN
USB_SCK_O_s1_readdata[19] => USB_SCK_O_s1_readdata_from_sa[19].DATAIN
USB_SCK_O_s1_readdata[20] => USB_SCK_O_s1_readdata_from_sa[20].DATAIN
USB_SCK_O_s1_readdata[21] => USB_SCK_O_s1_readdata_from_sa[21].DATAIN
USB_SCK_O_s1_readdata[22] => USB_SCK_O_s1_readdata_from_sa[22].DATAIN
USB_SCK_O_s1_readdata[23] => USB_SCK_O_s1_readdata_from_sa[23].DATAIN
USB_SCK_O_s1_readdata[24] => USB_SCK_O_s1_readdata_from_sa[24].DATAIN
USB_SCK_O_s1_readdata[25] => USB_SCK_O_s1_readdata_from_sa[25].DATAIN
USB_SCK_O_s1_readdata[26] => USB_SCK_O_s1_readdata_from_sa[26].DATAIN
USB_SCK_O_s1_readdata[27] => USB_SCK_O_s1_readdata_from_sa[27].DATAIN
USB_SCK_O_s1_readdata[28] => USB_SCK_O_s1_readdata_from_sa[28].DATAIN
USB_SCK_O_s1_readdata[29] => USB_SCK_O_s1_readdata_from_sa[29].DATAIN
USB_SCK_O_s1_readdata[30] => USB_SCK_O_s1_readdata_from_sa[30].DATAIN
USB_SCK_O_s1_readdata[31] => USB_SCK_O_s1_readdata_from_sa[31].DATAIN
clk => d1_USB_SCK_O_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => USB_SCK_O_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => USB_SCK_O_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN3
cpu_data_master_address_to_slave[5] => Equal0.IN22
cpu_data_master_address_to_slave[6] => Equal0.IN21
cpu_data_master_address_to_slave[7] => Equal0.IN2
cpu_data_master_address_to_slave[8] => Equal0.IN20
cpu_data_master_address_to_slave[9] => Equal0.IN19
cpu_data_master_address_to_slave[10] => Equal0.IN18
cpu_data_master_address_to_slave[11] => Equal0.IN1
cpu_data_master_address_to_slave[12] => Equal0.IN0
cpu_data_master_address_to_slave[13] => Equal0.IN17
cpu_data_master_address_to_slave[14] => Equal0.IN16
cpu_data_master_address_to_slave[15] => Equal0.IN15
cpu_data_master_address_to_slave[16] => Equal0.IN14
cpu_data_master_address_to_slave[17] => Equal0.IN13
cpu_data_master_address_to_slave[18] => Equal0.IN12
cpu_data_master_address_to_slave[19] => Equal0.IN11
cpu_data_master_address_to_slave[20] => Equal0.IN10
cpu_data_master_address_to_slave[21] => Equal0.IN9
cpu_data_master_address_to_slave[22] => Equal0.IN8
cpu_data_master_address_to_slave[23] => Equal0.IN7
cpu_data_master_address_to_slave[24] => Equal0.IN6
cpu_data_master_address_to_slave[25] => Equal0.IN5
cpu_data_master_address_to_slave[26] => Equal0.IN4
cpu_data_master_read => cpu_data_master_requests_USB_SCK_O_s1.IN0
cpu_data_master_read => USB_SCK_O_s1_in_a_read_cycle.IN1
cpu_data_master_waitrequest => cpu_data_master_qualified_request_USB_SCK_O_s1.IN0
cpu_data_master_write => cpu_data_master_requests_USB_SCK_O_s1.IN1
cpu_data_master_write => cpu_data_master_qualified_request_USB_SCK_O_s1.IN1
cpu_data_master_write => USB_SCK_O_s1_write_n.IN1
cpu_data_master_writedata[0] => USB_SCK_O_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => USB_SCK_O_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => USB_SCK_O_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => USB_SCK_O_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => USB_SCK_O_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => USB_SCK_O_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => USB_SCK_O_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => USB_SCK_O_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => USB_SCK_O_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => USB_SCK_O_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => USB_SCK_O_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => USB_SCK_O_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => USB_SCK_O_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => USB_SCK_O_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => USB_SCK_O_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => USB_SCK_O_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => USB_SCK_O_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => USB_SCK_O_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => USB_SCK_O_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => USB_SCK_O_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => USB_SCK_O_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => USB_SCK_O_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => USB_SCK_O_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => USB_SCK_O_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => USB_SCK_O_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => USB_SCK_O_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => USB_SCK_O_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => USB_SCK_O_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => USB_SCK_O_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => USB_SCK_O_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => USB_SCK_O_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => USB_SCK_O_s1_writedata[31].DATAIN
reset_n => USB_SCK_O_s1_reset_n.DATAIN
reset_n => d1_USB_SCK_O_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
USB_SCK_O_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_chipselect <= cpu_data_master_qualified_request_USB_SCK_O_s1.DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[0] <= USB_SCK_O_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[1] <= USB_SCK_O_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[2] <= USB_SCK_O_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[3] <= USB_SCK_O_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[4] <= USB_SCK_O_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[5] <= USB_SCK_O_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[6] <= USB_SCK_O_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[7] <= USB_SCK_O_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[8] <= USB_SCK_O_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[9] <= USB_SCK_O_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[10] <= USB_SCK_O_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[11] <= USB_SCK_O_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[12] <= USB_SCK_O_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[13] <= USB_SCK_O_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[14] <= USB_SCK_O_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[15] <= USB_SCK_O_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[16] <= USB_SCK_O_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[17] <= USB_SCK_O_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[18] <= USB_SCK_O_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[19] <= USB_SCK_O_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[20] <= USB_SCK_O_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[21] <= USB_SCK_O_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[22] <= USB_SCK_O_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[23] <= USB_SCK_O_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[24] <= USB_SCK_O_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[25] <= USB_SCK_O_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[26] <= USB_SCK_O_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[27] <= USB_SCK_O_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[28] <= USB_SCK_O_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[29] <= USB_SCK_O_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[30] <= USB_SCK_O_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_readdata_from_sa[31] <= USB_SCK_O_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_write_n <= USB_SCK_O_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
USB_SCK_O_s1_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_USB_SCK_O_s1 <= cpu_data_master_qualified_request_USB_SCK_O_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_USB_SCK_O_s1 <= cpu_data_master_qualified_request_USB_SCK_O_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_USB_SCK_O_s1 <= <GND>
cpu_data_master_requests_USB_SCK_O_s1 <= cpu_data_master_requests_USB_SCK_O_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_USB_SCK_O_s1_end_xfer <= d1_USB_SCK_O_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|USB_SCK_O:the_USB_SCK_O
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => always0.IN1
writedata[0] => data_out.DATAIN
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port <= data_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= <GND>
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|Test_top|NIOSTOP:NIOSTOP_inst|USB_SCS_O_s1_arbitrator:the_USB_SCS_O_s1
USB_SCS_O_s1_readdata[0] => USB_SCS_O_s1_readdata_from_sa[0].DATAIN
USB_SCS_O_s1_readdata[1] => USB_SCS_O_s1_readdata_from_sa[1].DATAIN
USB_SCS_O_s1_readdata[2] => USB_SCS_O_s1_readdata_from_sa[2].DATAIN
USB_SCS_O_s1_readdata[3] => USB_SCS_O_s1_readdata_from_sa[3].DATAIN
USB_SCS_O_s1_readdata[4] => USB_SCS_O_s1_readdata_from_sa[4].DATAIN
USB_SCS_O_s1_readdata[5] => USB_SCS_O_s1_readdata_from_sa[5].DATAIN
USB_SCS_O_s1_readdata[6] => USB_SCS_O_s1_readdata_from_sa[6].DATAIN
USB_SCS_O_s1_readdata[7] => USB_SCS_O_s1_readdata_from_sa[7].DATAIN
USB_SCS_O_s1_readdata[8] => USB_SCS_O_s1_readdata_from_sa[8].DATAIN
USB_SCS_O_s1_readdata[9] => USB_SCS_O_s1_readdata_from_sa[9].DATAIN
USB_SCS_O_s1_readdata[10] => USB_SCS_O_s1_readdata_from_sa[10].DATAIN
USB_SCS_O_s1_readdata[11] => USB_SCS_O_s1_readdata_from_sa[11].DATAIN
USB_SCS_O_s1_readdata[12] => USB_SCS_O_s1_readdata_from_sa[12].DATAIN
USB_SCS_O_s1_readdata[13] => USB_SCS_O_s1_readdata_from_sa[13].DATAIN
USB_SCS_O_s1_readdata[14] => USB_SCS_O_s1_readdata_from_sa[14].DATAIN
USB_SCS_O_s1_readdata[15] => USB_SCS_O_s1_readdata_from_sa[15].DATAIN
USB_SCS_O_s1_readdata[16] => USB_SCS_O_s1_readdata_from_sa[16].DATAIN
USB_SCS_O_s1_readdata[17] => USB_SCS_O_s1_readdata_from_sa[17].DATAIN
USB_SCS_O_s1_readdata[18] => USB_SCS_O_s1_readdata_from_sa[18].DATAIN
USB_SCS_O_s1_readdata[19] => USB_SCS_O_s1_readdata_from_sa[19].DATAIN
USB_SCS_O_s1_readdata[20] => USB_SCS_O_s1_readdata_from_sa[20].DATAIN
USB_SCS_O_s1_readdata[21] => USB_SCS_O_s1_readdata_from_sa[21].DATAIN
USB_SCS_O_s1_readdata[22] => USB_SCS_O_s1_readdata_from_sa[22].DATAIN
USB_SCS_O_s1_readdata[23] => USB_SCS_O_s1_readdata_from_sa[23].DATAIN
USB_SCS_O_s1_readdata[24] => USB_SCS_O_s1_readdata_from_sa[24].DATAIN
USB_SCS_O_s1_readdata[25] => USB_SCS_O_s1_readdata_from_sa[25].DATAIN
USB_SCS_O_s1_readdata[26] => USB_SCS_O_s1_readdata_from_sa[26].DATAIN
USB_SCS_O_s1_readdata[27] => USB_SCS_O_s1_readdata_from_sa[27].DATAIN
USB_SCS_O_s1_readdata[28] => USB_SCS_O_s1_readdata_from_sa[28].DATAIN
USB_SCS_O_s1_readdata[29] => USB_SCS_O_s1_readdata_from_sa[29].DATAIN
USB_SCS_O_s1_readdata[30] => USB_SCS_O_s1_readdata_from_sa[30].DATAIN
USB_SCS_O_s1_readdata[31] => USB_SCS_O_s1_readdata_from_sa[31].DATAIN
clk => d1_USB_SCS_O_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => USB_SCS_O_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => USB_SCS_O_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN22
cpu_data_master_address_to_slave[5] => Equal0.IN3
cpu_data_master_address_to_slave[6] => Equal0.IN2
cpu_data_master_address_to_slave[7] => Equal0.IN21
cpu_data_master_address_to_slave[8] => Equal0.IN20
cpu_data_master_address_to_slave[9] => Equal0.IN19
cpu_data_master_address_to_slave[10] => Equal0.IN18
cpu_data_master_address_to_slave[11] => Equal0.IN1
cpu_data_master_address_to_slave[12] => Equal0.IN0
cpu_data_master_address_to_slave[13] => Equal0.IN17
cpu_data_master_address_to_slave[14] => Equal0.IN16
cpu_data_master_address_to_slave[15] => Equal0.IN15
cpu_data_master_address_to_slave[16] => Equal0.IN14
cpu_data_master_address_to_slave[17] => Equal0.IN13
cpu_data_master_address_to_slave[18] => Equal0.IN12
cpu_data_master_address_to_slave[19] => Equal0.IN11
cpu_data_master_address_to_slave[20] => Equal0.IN10
cpu_data_master_address_to_slave[21] => Equal0.IN9
cpu_data_master_address_to_slave[22] => Equal0.IN8
cpu_data_master_address_to_slave[23] => Equal0.IN7
cpu_data_master_address_to_slave[24] => Equal0.IN6
cpu_data_master_address_to_slave[25] => Equal0.IN5
cpu_data_master_address_to_slave[26] => Equal0.IN4
cpu_data_master_read => cpu_data_master_requests_USB_SCS_O_s1.IN0
cpu_data_master_read => USB_SCS_O_s1_in_a_read_cycle.IN1
cpu_data_master_waitrequest => cpu_data_master_qualified_request_USB_SCS_O_s1.IN0
cpu_data_master_write => cpu_data_master_requests_USB_SCS_O_s1.IN1
cpu_data_master_write => cpu_data_master_qualified_request_USB_SCS_O_s1.IN1
cpu_data_master_write => USB_SCS_O_s1_write_n.IN1
cpu_data_master_writedata[0] => USB_SCS_O_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => USB_SCS_O_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => USB_SCS_O_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => USB_SCS_O_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => USB_SCS_O_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => USB_SCS_O_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => USB_SCS_O_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => USB_SCS_O_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => USB_SCS_O_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => USB_SCS_O_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => USB_SCS_O_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => USB_SCS_O_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => USB_SCS_O_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => USB_SCS_O_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => USB_SCS_O_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => USB_SCS_O_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => USB_SCS_O_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => USB_SCS_O_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => USB_SCS_O_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => USB_SCS_O_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => USB_SCS_O_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => USB_SCS_O_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => USB_SCS_O_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => USB_SCS_O_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => USB_SCS_O_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => USB_SCS_O_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => USB_SCS_O_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => USB_SCS_O_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => USB_SCS_O_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => USB_SCS_O_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => USB_SCS_O_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => USB_SCS_O_s1_writedata[31].DATAIN
reset_n => USB_SCS_O_s1_reset_n.DATAIN
reset_n => d1_USB_SCS_O_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
USB_SCS_O_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_chipselect <= cpu_data_master_qualified_request_USB_SCS_O_s1.DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[0] <= USB_SCS_O_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[1] <= USB_SCS_O_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[2] <= USB_SCS_O_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[3] <= USB_SCS_O_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[4] <= USB_SCS_O_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[5] <= USB_SCS_O_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[6] <= USB_SCS_O_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[7] <= USB_SCS_O_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[8] <= USB_SCS_O_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[9] <= USB_SCS_O_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[10] <= USB_SCS_O_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[11] <= USB_SCS_O_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[12] <= USB_SCS_O_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[13] <= USB_SCS_O_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[14] <= USB_SCS_O_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[15] <= USB_SCS_O_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[16] <= USB_SCS_O_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[17] <= USB_SCS_O_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[18] <= USB_SCS_O_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[19] <= USB_SCS_O_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[20] <= USB_SCS_O_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[21] <= USB_SCS_O_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[22] <= USB_SCS_O_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[23] <= USB_SCS_O_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[24] <= USB_SCS_O_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[25] <= USB_SCS_O_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[26] <= USB_SCS_O_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[27] <= USB_SCS_O_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[28] <= USB_SCS_O_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[29] <= USB_SCS_O_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[30] <= USB_SCS_O_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_readdata_from_sa[31] <= USB_SCS_O_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_write_n <= USB_SCS_O_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
USB_SCS_O_s1_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_USB_SCS_O_s1 <= cpu_data_master_qualified_request_USB_SCS_O_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_USB_SCS_O_s1 <= cpu_data_master_qualified_request_USB_SCS_O_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_USB_SCS_O_s1 <= <GND>
cpu_data_master_requests_USB_SCS_O_s1 <= cpu_data_master_requests_USB_SCS_O_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_USB_SCS_O_s1_end_xfer <= d1_USB_SCS_O_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|USB_SCS_O:the_USB_SCS_O
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => always0.IN1
writedata[0] => data_out.DATAIN
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port <= data_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= <GND>
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|Test_top|NIOSTOP:NIOSTOP_inst|USB_SDI_O_s1_arbitrator:the_USB_SDI_O_s1
USB_SDI_O_s1_readdata[0] => USB_SDI_O_s1_readdata_from_sa[0].DATAIN
USB_SDI_O_s1_readdata[1] => USB_SDI_O_s1_readdata_from_sa[1].DATAIN
USB_SDI_O_s1_readdata[2] => USB_SDI_O_s1_readdata_from_sa[2].DATAIN
USB_SDI_O_s1_readdata[3] => USB_SDI_O_s1_readdata_from_sa[3].DATAIN
USB_SDI_O_s1_readdata[4] => USB_SDI_O_s1_readdata_from_sa[4].DATAIN
USB_SDI_O_s1_readdata[5] => USB_SDI_O_s1_readdata_from_sa[5].DATAIN
USB_SDI_O_s1_readdata[6] => USB_SDI_O_s1_readdata_from_sa[6].DATAIN
USB_SDI_O_s1_readdata[7] => USB_SDI_O_s1_readdata_from_sa[7].DATAIN
USB_SDI_O_s1_readdata[8] => USB_SDI_O_s1_readdata_from_sa[8].DATAIN
USB_SDI_O_s1_readdata[9] => USB_SDI_O_s1_readdata_from_sa[9].DATAIN
USB_SDI_O_s1_readdata[10] => USB_SDI_O_s1_readdata_from_sa[10].DATAIN
USB_SDI_O_s1_readdata[11] => USB_SDI_O_s1_readdata_from_sa[11].DATAIN
USB_SDI_O_s1_readdata[12] => USB_SDI_O_s1_readdata_from_sa[12].DATAIN
USB_SDI_O_s1_readdata[13] => USB_SDI_O_s1_readdata_from_sa[13].DATAIN
USB_SDI_O_s1_readdata[14] => USB_SDI_O_s1_readdata_from_sa[14].DATAIN
USB_SDI_O_s1_readdata[15] => USB_SDI_O_s1_readdata_from_sa[15].DATAIN
USB_SDI_O_s1_readdata[16] => USB_SDI_O_s1_readdata_from_sa[16].DATAIN
USB_SDI_O_s1_readdata[17] => USB_SDI_O_s1_readdata_from_sa[17].DATAIN
USB_SDI_O_s1_readdata[18] => USB_SDI_O_s1_readdata_from_sa[18].DATAIN
USB_SDI_O_s1_readdata[19] => USB_SDI_O_s1_readdata_from_sa[19].DATAIN
USB_SDI_O_s1_readdata[20] => USB_SDI_O_s1_readdata_from_sa[20].DATAIN
USB_SDI_O_s1_readdata[21] => USB_SDI_O_s1_readdata_from_sa[21].DATAIN
USB_SDI_O_s1_readdata[22] => USB_SDI_O_s1_readdata_from_sa[22].DATAIN
USB_SDI_O_s1_readdata[23] => USB_SDI_O_s1_readdata_from_sa[23].DATAIN
USB_SDI_O_s1_readdata[24] => USB_SDI_O_s1_readdata_from_sa[24].DATAIN
USB_SDI_O_s1_readdata[25] => USB_SDI_O_s1_readdata_from_sa[25].DATAIN
USB_SDI_O_s1_readdata[26] => USB_SDI_O_s1_readdata_from_sa[26].DATAIN
USB_SDI_O_s1_readdata[27] => USB_SDI_O_s1_readdata_from_sa[27].DATAIN
USB_SDI_O_s1_readdata[28] => USB_SDI_O_s1_readdata_from_sa[28].DATAIN
USB_SDI_O_s1_readdata[29] => USB_SDI_O_s1_readdata_from_sa[29].DATAIN
USB_SDI_O_s1_readdata[30] => USB_SDI_O_s1_readdata_from_sa[30].DATAIN
USB_SDI_O_s1_readdata[31] => USB_SDI_O_s1_readdata_from_sa[31].DATAIN
clk => d1_USB_SDI_O_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => USB_SDI_O_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => USB_SDI_O_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN22
cpu_data_master_address_to_slave[5] => Equal0.IN21
cpu_data_master_address_to_slave[6] => Equal0.IN20
cpu_data_master_address_to_slave[7] => Equal0.IN2
cpu_data_master_address_to_slave[8] => Equal0.IN19
cpu_data_master_address_to_slave[9] => Equal0.IN18
cpu_data_master_address_to_slave[10] => Equal0.IN17
cpu_data_master_address_to_slave[11] => Equal0.IN1
cpu_data_master_address_to_slave[12] => Equal0.IN0
cpu_data_master_address_to_slave[13] => Equal0.IN16
cpu_data_master_address_to_slave[14] => Equal0.IN15
cpu_data_master_address_to_slave[15] => Equal0.IN14
cpu_data_master_address_to_slave[16] => Equal0.IN13
cpu_data_master_address_to_slave[17] => Equal0.IN12
cpu_data_master_address_to_slave[18] => Equal0.IN11
cpu_data_master_address_to_slave[19] => Equal0.IN10
cpu_data_master_address_to_slave[20] => Equal0.IN9
cpu_data_master_address_to_slave[21] => Equal0.IN8
cpu_data_master_address_to_slave[22] => Equal0.IN7
cpu_data_master_address_to_slave[23] => Equal0.IN6
cpu_data_master_address_to_slave[24] => Equal0.IN5
cpu_data_master_address_to_slave[25] => Equal0.IN4
cpu_data_master_address_to_slave[26] => Equal0.IN3
cpu_data_master_read => cpu_data_master_requests_USB_SDI_O_s1.IN0
cpu_data_master_read => USB_SDI_O_s1_in_a_read_cycle.IN1
cpu_data_master_waitrequest => cpu_data_master_qualified_request_USB_SDI_O_s1.IN0
cpu_data_master_write => cpu_data_master_requests_USB_SDI_O_s1.IN1
cpu_data_master_write => cpu_data_master_qualified_request_USB_SDI_O_s1.IN1
cpu_data_master_write => USB_SDI_O_s1_write_n.IN1
cpu_data_master_writedata[0] => USB_SDI_O_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => USB_SDI_O_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => USB_SDI_O_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => USB_SDI_O_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => USB_SDI_O_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => USB_SDI_O_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => USB_SDI_O_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => USB_SDI_O_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => USB_SDI_O_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => USB_SDI_O_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => USB_SDI_O_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => USB_SDI_O_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => USB_SDI_O_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => USB_SDI_O_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => USB_SDI_O_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => USB_SDI_O_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => USB_SDI_O_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => USB_SDI_O_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => USB_SDI_O_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => USB_SDI_O_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => USB_SDI_O_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => USB_SDI_O_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => USB_SDI_O_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => USB_SDI_O_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => USB_SDI_O_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => USB_SDI_O_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => USB_SDI_O_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => USB_SDI_O_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => USB_SDI_O_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => USB_SDI_O_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => USB_SDI_O_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => USB_SDI_O_s1_writedata[31].DATAIN
reset_n => USB_SDI_O_s1_reset_n.DATAIN
reset_n => d1_USB_SDI_O_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
USB_SDI_O_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_chipselect <= cpu_data_master_qualified_request_USB_SDI_O_s1.DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[0] <= USB_SDI_O_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[1] <= USB_SDI_O_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[2] <= USB_SDI_O_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[3] <= USB_SDI_O_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[4] <= USB_SDI_O_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[5] <= USB_SDI_O_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[6] <= USB_SDI_O_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[7] <= USB_SDI_O_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[8] <= USB_SDI_O_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[9] <= USB_SDI_O_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[10] <= USB_SDI_O_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[11] <= USB_SDI_O_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[12] <= USB_SDI_O_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[13] <= USB_SDI_O_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[14] <= USB_SDI_O_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[15] <= USB_SDI_O_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[16] <= USB_SDI_O_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[17] <= USB_SDI_O_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[18] <= USB_SDI_O_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[19] <= USB_SDI_O_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[20] <= USB_SDI_O_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[21] <= USB_SDI_O_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[22] <= USB_SDI_O_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[23] <= USB_SDI_O_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[24] <= USB_SDI_O_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[25] <= USB_SDI_O_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[26] <= USB_SDI_O_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[27] <= USB_SDI_O_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[28] <= USB_SDI_O_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[29] <= USB_SDI_O_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[30] <= USB_SDI_O_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_readdata_from_sa[31] <= USB_SDI_O_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_write_n <= USB_SDI_O_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
USB_SDI_O_s1_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_USB_SDI_O_s1 <= cpu_data_master_qualified_request_USB_SDI_O_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_USB_SDI_O_s1 <= cpu_data_master_qualified_request_USB_SDI_O_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_USB_SDI_O_s1 <= <GND>
cpu_data_master_requests_USB_SDI_O_s1 <= cpu_data_master_requests_USB_SDI_O_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_USB_SDI_O_s1_end_xfer <= d1_USB_SDI_O_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|USB_SDI_O:the_USB_SDI_O
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => always0.IN1
writedata[0] => data_out.DATAIN
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port <= data_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= <GND>
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|Test_top|NIOSTOP:NIOSTOP_inst|USB_SDO_I_s1_arbitrator:the_USB_SDO_I_s1
USB_SDO_I_s1_readdata[0] => USB_SDO_I_s1_readdata_from_sa[0].DATAIN
USB_SDO_I_s1_readdata[1] => USB_SDO_I_s1_readdata_from_sa[1].DATAIN
USB_SDO_I_s1_readdata[2] => USB_SDO_I_s1_readdata_from_sa[2].DATAIN
USB_SDO_I_s1_readdata[3] => USB_SDO_I_s1_readdata_from_sa[3].DATAIN
USB_SDO_I_s1_readdata[4] => USB_SDO_I_s1_readdata_from_sa[4].DATAIN
USB_SDO_I_s1_readdata[5] => USB_SDO_I_s1_readdata_from_sa[5].DATAIN
USB_SDO_I_s1_readdata[6] => USB_SDO_I_s1_readdata_from_sa[6].DATAIN
USB_SDO_I_s1_readdata[7] => USB_SDO_I_s1_readdata_from_sa[7].DATAIN
USB_SDO_I_s1_readdata[8] => USB_SDO_I_s1_readdata_from_sa[8].DATAIN
USB_SDO_I_s1_readdata[9] => USB_SDO_I_s1_readdata_from_sa[9].DATAIN
USB_SDO_I_s1_readdata[10] => USB_SDO_I_s1_readdata_from_sa[10].DATAIN
USB_SDO_I_s1_readdata[11] => USB_SDO_I_s1_readdata_from_sa[11].DATAIN
USB_SDO_I_s1_readdata[12] => USB_SDO_I_s1_readdata_from_sa[12].DATAIN
USB_SDO_I_s1_readdata[13] => USB_SDO_I_s1_readdata_from_sa[13].DATAIN
USB_SDO_I_s1_readdata[14] => USB_SDO_I_s1_readdata_from_sa[14].DATAIN
USB_SDO_I_s1_readdata[15] => USB_SDO_I_s1_readdata_from_sa[15].DATAIN
USB_SDO_I_s1_readdata[16] => USB_SDO_I_s1_readdata_from_sa[16].DATAIN
USB_SDO_I_s1_readdata[17] => USB_SDO_I_s1_readdata_from_sa[17].DATAIN
USB_SDO_I_s1_readdata[18] => USB_SDO_I_s1_readdata_from_sa[18].DATAIN
USB_SDO_I_s1_readdata[19] => USB_SDO_I_s1_readdata_from_sa[19].DATAIN
USB_SDO_I_s1_readdata[20] => USB_SDO_I_s1_readdata_from_sa[20].DATAIN
USB_SDO_I_s1_readdata[21] => USB_SDO_I_s1_readdata_from_sa[21].DATAIN
USB_SDO_I_s1_readdata[22] => USB_SDO_I_s1_readdata_from_sa[22].DATAIN
USB_SDO_I_s1_readdata[23] => USB_SDO_I_s1_readdata_from_sa[23].DATAIN
USB_SDO_I_s1_readdata[24] => USB_SDO_I_s1_readdata_from_sa[24].DATAIN
USB_SDO_I_s1_readdata[25] => USB_SDO_I_s1_readdata_from_sa[25].DATAIN
USB_SDO_I_s1_readdata[26] => USB_SDO_I_s1_readdata_from_sa[26].DATAIN
USB_SDO_I_s1_readdata[27] => USB_SDO_I_s1_readdata_from_sa[27].DATAIN
USB_SDO_I_s1_readdata[28] => USB_SDO_I_s1_readdata_from_sa[28].DATAIN
USB_SDO_I_s1_readdata[29] => USB_SDO_I_s1_readdata_from_sa[29].DATAIN
USB_SDO_I_s1_readdata[30] => USB_SDO_I_s1_readdata_from_sa[30].DATAIN
USB_SDO_I_s1_readdata[31] => USB_SDO_I_s1_readdata_from_sa[31].DATAIN
clk => d1_USB_SDO_I_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => USB_SDO_I_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => USB_SDO_I_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN4
cpu_data_master_address_to_slave[5] => Equal0.IN3
cpu_data_master_address_to_slave[6] => Equal0.IN2
cpu_data_master_address_to_slave[7] => Equal0.IN22
cpu_data_master_address_to_slave[8] => Equal0.IN21
cpu_data_master_address_to_slave[9] => Equal0.IN20
cpu_data_master_address_to_slave[10] => Equal0.IN19
cpu_data_master_address_to_slave[11] => Equal0.IN1
cpu_data_master_address_to_slave[12] => Equal0.IN0
cpu_data_master_address_to_slave[13] => Equal0.IN18
cpu_data_master_address_to_slave[14] => Equal0.IN17
cpu_data_master_address_to_slave[15] => Equal0.IN16
cpu_data_master_address_to_slave[16] => Equal0.IN15
cpu_data_master_address_to_slave[17] => Equal0.IN14
cpu_data_master_address_to_slave[18] => Equal0.IN13
cpu_data_master_address_to_slave[19] => Equal0.IN12
cpu_data_master_address_to_slave[20] => Equal0.IN11
cpu_data_master_address_to_slave[21] => Equal0.IN10
cpu_data_master_address_to_slave[22] => Equal0.IN9
cpu_data_master_address_to_slave[23] => Equal0.IN8
cpu_data_master_address_to_slave[24] => Equal0.IN7
cpu_data_master_address_to_slave[25] => Equal0.IN6
cpu_data_master_address_to_slave[26] => Equal0.IN5
cpu_data_master_read => cpu_data_master_requests_USB_SDO_I_s1.IN0
cpu_data_master_read => cpu_data_master_requests_USB_SDO_I_s1.IN1
cpu_data_master_read => USB_SDO_I_s1_in_a_read_cycle.IN1
cpu_data_master_write => cpu_data_master_requests_USB_SDO_I_s1.IN1
reset_n => USB_SDO_I_s1_reset_n.DATAIN
reset_n => d1_USB_SDO_I_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
USB_SDO_I_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[0] <= USB_SDO_I_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[1] <= USB_SDO_I_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[2] <= USB_SDO_I_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[3] <= USB_SDO_I_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[4] <= USB_SDO_I_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[5] <= USB_SDO_I_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[6] <= USB_SDO_I_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[7] <= USB_SDO_I_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[8] <= USB_SDO_I_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[9] <= USB_SDO_I_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[10] <= USB_SDO_I_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[11] <= USB_SDO_I_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[12] <= USB_SDO_I_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[13] <= USB_SDO_I_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[14] <= USB_SDO_I_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[15] <= USB_SDO_I_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[16] <= USB_SDO_I_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[17] <= USB_SDO_I_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[18] <= USB_SDO_I_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[19] <= USB_SDO_I_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[20] <= USB_SDO_I_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[21] <= USB_SDO_I_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[22] <= USB_SDO_I_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[23] <= USB_SDO_I_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[24] <= USB_SDO_I_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[25] <= USB_SDO_I_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[26] <= USB_SDO_I_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[27] <= USB_SDO_I_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[28] <= USB_SDO_I_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[29] <= USB_SDO_I_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[30] <= USB_SDO_I_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_readdata_from_sa[31] <= USB_SDO_I_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
USB_SDO_I_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_USB_SDO_I_s1 <= cpu_data_master_requests_USB_SDO_I_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_USB_SDO_I_s1 <= cpu_data_master_requests_USB_SDO_I_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_USB_SDO_I_s1 <= <GND>
cpu_data_master_requests_USB_SDO_I_s1 <= cpu_data_master_requests_USB_SDO_I_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_USB_SDO_I_s1_end_xfer <= d1_USB_SDO_I_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|USB_SDO_I:the_USB_SDO_I
address[0] => Equal0.IN31
address[1] => Equal0.IN30
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port => read_mux_out.IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module
clk => d1_cpu_jtag_debug_module_end_xfer~reg0.CLK
clk => cpu_jtag_debug_module_reg_firsttransfer.CLK
clk => cpu_jtag_debug_module_arb_addend[0].CLK
clk => cpu_jtag_debug_module_arb_addend[1].CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.CLK
clk => cpu_jtag_debug_module_slavearbiterlockenable.CLK
clk => cpu_jtag_debug_module_arb_share_counter[0].CLK
clk => cpu_jtag_debug_module_arb_share_counter[1].CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[3] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[4] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[5] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[6] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[7] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[8] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[9] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[10] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[11] => Equal0.IN14
cpu_data_master_address_to_slave[12] => Equal0.IN37
cpu_data_master_address_to_slave[13] => Equal0.IN13
cpu_data_master_address_to_slave[14] => Equal0.IN12
cpu_data_master_address_to_slave[15] => Equal0.IN11
cpu_data_master_address_to_slave[16] => Equal0.IN10
cpu_data_master_address_to_slave[17] => Equal0.IN9
cpu_data_master_address_to_slave[18] => Equal0.IN8
cpu_data_master_address_to_slave[19] => Equal0.IN7
cpu_data_master_address_to_slave[20] => Equal0.IN6
cpu_data_master_address_to_slave[21] => Equal0.IN5
cpu_data_master_address_to_slave[22] => Equal0.IN4
cpu_data_master_address_to_slave[23] => Equal0.IN3
cpu_data_master_address_to_slave[24] => Equal0.IN2
cpu_data_master_address_to_slave[25] => Equal0.IN1
cpu_data_master_address_to_slave[26] => Equal0.IN0
cpu_data_master_byteenable[0] => cpu_jtag_debug_module_byteenable.DATAB
cpu_data_master_byteenable[1] => cpu_jtag_debug_module_byteenable.DATAB
cpu_data_master_byteenable[2] => cpu_jtag_debug_module_byteenable.DATAB
cpu_data_master_byteenable[3] => cpu_jtag_debug_module_byteenable.DATAB
cpu_data_master_debugaccess => cpu_jtag_debug_module_debugaccess.DATAB
cpu_data_master_read => cpu_data_master_requests_cpu_jtag_debug_module.IN0
cpu_data_master_read => cpu_jtag_debug_module_in_a_read_cycle.IN1
cpu_data_master_waitrequest => cpu_data_master_qualified_request_cpu_jtag_debug_module.IN0
cpu_data_master_write => cpu_data_master_requests_cpu_jtag_debug_module.IN1
cpu_data_master_write => cpu_data_master_qualified_request_cpu_jtag_debug_module.IN1
cpu_data_master_write => cpu_jtag_debug_module_write.IN1
cpu_data_master_writedata[0] => cpu_jtag_debug_module_writedata[0].DATAIN
cpu_data_master_writedata[1] => cpu_jtag_debug_module_writedata[1].DATAIN
cpu_data_master_writedata[2] => cpu_jtag_debug_module_writedata[2].DATAIN
cpu_data_master_writedata[3] => cpu_jtag_debug_module_writedata[3].DATAIN
cpu_data_master_writedata[4] => cpu_jtag_debug_module_writedata[4].DATAIN
cpu_data_master_writedata[5] => cpu_jtag_debug_module_writedata[5].DATAIN
cpu_data_master_writedata[6] => cpu_jtag_debug_module_writedata[6].DATAIN
cpu_data_master_writedata[7] => cpu_jtag_debug_module_writedata[7].DATAIN
cpu_data_master_writedata[8] => cpu_jtag_debug_module_writedata[8].DATAIN
cpu_data_master_writedata[9] => cpu_jtag_debug_module_writedata[9].DATAIN
cpu_data_master_writedata[10] => cpu_jtag_debug_module_writedata[10].DATAIN
cpu_data_master_writedata[11] => cpu_jtag_debug_module_writedata[11].DATAIN
cpu_data_master_writedata[12] => cpu_jtag_debug_module_writedata[12].DATAIN
cpu_data_master_writedata[13] => cpu_jtag_debug_module_writedata[13].DATAIN
cpu_data_master_writedata[14] => cpu_jtag_debug_module_writedata[14].DATAIN
cpu_data_master_writedata[15] => cpu_jtag_debug_module_writedata[15].DATAIN
cpu_data_master_writedata[16] => cpu_jtag_debug_module_writedata[16].DATAIN
cpu_data_master_writedata[17] => cpu_jtag_debug_module_writedata[17].DATAIN
cpu_data_master_writedata[18] => cpu_jtag_debug_module_writedata[18].DATAIN
cpu_data_master_writedata[19] => cpu_jtag_debug_module_writedata[19].DATAIN
cpu_data_master_writedata[20] => cpu_jtag_debug_module_writedata[20].DATAIN
cpu_data_master_writedata[21] => cpu_jtag_debug_module_writedata[21].DATAIN
cpu_data_master_writedata[22] => cpu_jtag_debug_module_writedata[22].DATAIN
cpu_data_master_writedata[23] => cpu_jtag_debug_module_writedata[23].DATAIN
cpu_data_master_writedata[24] => cpu_jtag_debug_module_writedata[24].DATAIN
cpu_data_master_writedata[25] => cpu_jtag_debug_module_writedata[25].DATAIN
cpu_data_master_writedata[26] => cpu_jtag_debug_module_writedata[26].DATAIN
cpu_data_master_writedata[27] => cpu_jtag_debug_module_writedata[27].DATAIN
cpu_data_master_writedata[28] => cpu_jtag_debug_module_writedata[28].DATAIN
cpu_data_master_writedata[29] => cpu_jtag_debug_module_writedata[29].DATAIN
cpu_data_master_writedata[30] => cpu_jtag_debug_module_writedata[30].DATAIN
cpu_data_master_writedata[31] => cpu_jtag_debug_module_writedata[31].DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[3] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[4] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[5] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[6] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[7] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[8] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[9] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[10] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[11] => Equal1.IN14
cpu_instruction_master_address_to_slave[12] => Equal1.IN37
cpu_instruction_master_address_to_slave[13] => Equal1.IN13
cpu_instruction_master_address_to_slave[14] => Equal1.IN12
cpu_instruction_master_address_to_slave[15] => Equal1.IN11
cpu_instruction_master_address_to_slave[16] => Equal1.IN10
cpu_instruction_master_address_to_slave[17] => Equal1.IN9
cpu_instruction_master_address_to_slave[18] => Equal1.IN8
cpu_instruction_master_address_to_slave[19] => Equal1.IN7
cpu_instruction_master_address_to_slave[20] => Equal1.IN6
cpu_instruction_master_address_to_slave[21] => Equal1.IN5
cpu_instruction_master_address_to_slave[22] => Equal1.IN4
cpu_instruction_master_address_to_slave[23] => Equal1.IN3
cpu_instruction_master_address_to_slave[24] => Equal1.IN2
cpu_instruction_master_address_to_slave[25] => Equal1.IN1
cpu_instruction_master_address_to_slave[26] => Equal1.IN0
cpu_instruction_master_latency_counter => cpu_instruction_master_qualified_request_cpu_jtag_debug_module.IN0
cpu_instruction_master_read => cpu_instruction_master_requests_cpu_jtag_debug_module.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_cpu_jtag_debug_module.IN1
cpu_instruction_master_read => cpu_instruction_master_qualified_request_cpu_jtag_debug_module.IN1
cpu_instruction_master_read => cpu_jtag_debug_module_in_a_read_cycle.IN1
cpu_instruction_master_read_data_valid_sdram_s1_shift_register => cpu_instruction_master_qualified_request_cpu_jtag_debug_module.IN1
cpu_jtag_debug_module_readdata[0] => cpu_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_jtag_debug_module_readdata[1] => cpu_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_jtag_debug_module_readdata[2] => cpu_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_jtag_debug_module_readdata[3] => cpu_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_jtag_debug_module_readdata[4] => cpu_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_jtag_debug_module_readdata[5] => cpu_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_jtag_debug_module_readdata[6] => cpu_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_jtag_debug_module_readdata[7] => cpu_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_jtag_debug_module_readdata[8] => cpu_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_jtag_debug_module_readdata[9] => cpu_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_jtag_debug_module_readdata[10] => cpu_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_jtag_debug_module_readdata[11] => cpu_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_jtag_debug_module_readdata[12] => cpu_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_jtag_debug_module_readdata[13] => cpu_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_jtag_debug_module_readdata[14] => cpu_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_jtag_debug_module_readdata[15] => cpu_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_jtag_debug_module_readdata[16] => cpu_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_jtag_debug_module_readdata[17] => cpu_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_jtag_debug_module_readdata[18] => cpu_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_jtag_debug_module_readdata[19] => cpu_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_jtag_debug_module_readdata[20] => cpu_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_jtag_debug_module_readdata[21] => cpu_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_jtag_debug_module_readdata[22] => cpu_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_jtag_debug_module_readdata[23] => cpu_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_jtag_debug_module_readdata[24] => cpu_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_jtag_debug_module_readdata[25] => cpu_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_jtag_debug_module_readdata[26] => cpu_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_jtag_debug_module_readdata[27] => cpu_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_jtag_debug_module_readdata[28] => cpu_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_jtag_debug_module_readdata[29] => cpu_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_jtag_debug_module_readdata[30] => cpu_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_jtag_debug_module_readdata[31] => cpu_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_jtag_debug_module_resetrequest => cpu_jtag_debug_module_resetrequest_from_sa.DATAIN
reset_n => cpu_jtag_debug_module_reset_n.DATAIN
reset_n => d1_cpu_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter[0].ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter[1].ACLR
reset_n => cpu_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => cpu_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_jtag_debug_module_reg_firsttransfer.PRESET
cpu_data_master_granted_cpu_jtag_debug_module <= cpu_jtag_debug_module_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_cpu_jtag_debug_module <= cpu_data_master_qualified_request_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_cpu_jtag_debug_module <= <GND>
cpu_data_master_requests_cpu_jtag_debug_module <= cpu_data_master_requests_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_cpu_jtag_debug_module <= cpu_jtag_debug_module_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_cpu_jtag_debug_module <= cpu_instruction_master_qualified_request_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module <= cpu_instruction_master_read_data_valid_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_requests_cpu_jtag_debug_module <= cpu_instruction_master_requests_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[0] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[1] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[2] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[3] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[4] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[5] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[6] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[7] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[8] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_begintransfer <= cpu_jtag_debug_module_begins_xfer.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[0] <= cpu_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[1] <= cpu_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[2] <= cpu_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[3] <= cpu_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_chipselect <= cpu_jtag_debug_module_chipselect.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_debugaccess <= cpu_jtag_debug_module_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[0] <= cpu_jtag_debug_module_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[1] <= cpu_jtag_debug_module_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[2] <= cpu_jtag_debug_module_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[3] <= cpu_jtag_debug_module_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[4] <= cpu_jtag_debug_module_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[5] <= cpu_jtag_debug_module_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[6] <= cpu_jtag_debug_module_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[7] <= cpu_jtag_debug_module_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[8] <= cpu_jtag_debug_module_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[9] <= cpu_jtag_debug_module_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[10] <= cpu_jtag_debug_module_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[11] <= cpu_jtag_debug_module_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[12] <= cpu_jtag_debug_module_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[13] <= cpu_jtag_debug_module_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[14] <= cpu_jtag_debug_module_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[15] <= cpu_jtag_debug_module_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[16] <= cpu_jtag_debug_module_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[17] <= cpu_jtag_debug_module_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[18] <= cpu_jtag_debug_module_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[19] <= cpu_jtag_debug_module_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[20] <= cpu_jtag_debug_module_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[21] <= cpu_jtag_debug_module_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[22] <= cpu_jtag_debug_module_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[23] <= cpu_jtag_debug_module_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[24] <= cpu_jtag_debug_module_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[25] <= cpu_jtag_debug_module_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[26] <= cpu_jtag_debug_module_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[27] <= cpu_jtag_debug_module_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[28] <= cpu_jtag_debug_module_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[29] <= cpu_jtag_debug_module_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[30] <= cpu_jtag_debug_module_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[31] <= cpu_jtag_debug_module_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_resetrequest_from_sa <= cpu_jtag_debug_module_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_write <= cpu_jtag_debug_module_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_cpu_jtag_debug_module_end_xfer <= d1_cpu_jtag_debug_module_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu_data_master_arbitrator:the_cpu_data_master
LAN_CS_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN0
LAN_CS_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN0
LAN_RSTN_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN0
LAN_nINT_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN0
LAN_spi_control_port_irq_from_sa => cpu_data_master_irq[2].DATAIN
LAN_spi_control_port_readdata_from_sa[0] => cpu_data_master_readdata.IN0
LAN_spi_control_port_readdata_from_sa[1] => cpu_data_master_readdata.IN0
LAN_spi_control_port_readdata_from_sa[2] => cpu_data_master_readdata.IN0
LAN_spi_control_port_readdata_from_sa[3] => cpu_data_master_readdata.IN0
LAN_spi_control_port_readdata_from_sa[4] => cpu_data_master_readdata.IN0
LAN_spi_control_port_readdata_from_sa[5] => cpu_data_master_readdata.IN0
LAN_spi_control_port_readdata_from_sa[6] => cpu_data_master_readdata.IN0
LAN_spi_control_port_readdata_from_sa[7] => cpu_data_master_readdata.IN0
LAN_spi_control_port_readdata_from_sa[8] => cpu_data_master_readdata.IN0
LAN_spi_control_port_readdata_from_sa[9] => cpu_data_master_readdata.IN0
LAN_spi_control_port_readdata_from_sa[10] => cpu_data_master_readdata.IN0
LAN_spi_control_port_readdata_from_sa[11] => cpu_data_master_readdata.IN0
LAN_spi_control_port_readdata_from_sa[12] => cpu_data_master_readdata.IN0
LAN_spi_control_port_readdata_from_sa[13] => cpu_data_master_readdata.IN0
LAN_spi_control_port_readdata_from_sa[14] => cpu_data_master_readdata.IN0
LAN_spi_control_port_readdata_from_sa[15] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN0
NET_EN_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN0
NET_TESTDO_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN0
USBSD_RDO_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN0
USBSD_RVLD_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN0
USBSD_SEL_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN0
USB_EN_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN0
USB_INT_I_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN0
USB_SCK_O_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN0
USB_SCS_O_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN0
USB_SDI_O_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN0
USB_SDO_I_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN0
clk => cpu_data_master_dbs_address[0]~reg0.CLK
clk => cpu_data_master_dbs_address[1]~reg0.CLK
clk => dbs_16_reg_segment_0[0].CLK
clk => dbs_16_reg_segment_0[1].CLK
clk => dbs_16_reg_segment_0[2].CLK
clk => dbs_16_reg_segment_0[3].CLK
clk => dbs_16_reg_segment_0[4].CLK
clk => dbs_16_reg_segment_0[5].CLK
clk => dbs_16_reg_segment_0[6].CLK
clk => dbs_16_reg_segment_0[7].CLK
clk => dbs_16_reg_segment_0[8].CLK
clk => dbs_16_reg_segment_0[9].CLK
clk => dbs_16_reg_segment_0[10].CLK
clk => dbs_16_reg_segment_0[11].CLK
clk => dbs_16_reg_segment_0[12].CLK
clk => dbs_16_reg_segment_0[13].CLK
clk => dbs_16_reg_segment_0[14].CLK
clk => dbs_16_reg_segment_0[15].CLK
clk => cpu_data_master_no_byte_enables_and_last_term~reg0.CLK
clk => registered_cpu_data_master_readdata[0].CLK
clk => registered_cpu_data_master_readdata[1].CLK
clk => registered_cpu_data_master_readdata[2].CLK
clk => registered_cpu_data_master_readdata[3].CLK
clk => registered_cpu_data_master_readdata[4].CLK
clk => registered_cpu_data_master_readdata[5].CLK
clk => registered_cpu_data_master_readdata[6].CLK
clk => registered_cpu_data_master_readdata[7].CLK
clk => registered_cpu_data_master_readdata[8].CLK
clk => registered_cpu_data_master_readdata[9].CLK
clk => registered_cpu_data_master_readdata[10].CLK
clk => registered_cpu_data_master_readdata[11].CLK
clk => registered_cpu_data_master_readdata[12].CLK
clk => registered_cpu_data_master_readdata[13].CLK
clk => registered_cpu_data_master_readdata[14].CLK
clk => registered_cpu_data_master_readdata[15].CLK
clk => registered_cpu_data_master_readdata[16].CLK
clk => registered_cpu_data_master_readdata[17].CLK
clk => registered_cpu_data_master_readdata[18].CLK
clk => registered_cpu_data_master_readdata[19].CLK
clk => registered_cpu_data_master_readdata[20].CLK
clk => registered_cpu_data_master_readdata[21].CLK
clk => registered_cpu_data_master_readdata[22].CLK
clk => registered_cpu_data_master_readdata[23].CLK
clk => registered_cpu_data_master_readdata[24].CLK
clk => registered_cpu_data_master_readdata[25].CLK
clk => registered_cpu_data_master_readdata[26].CLK
clk => registered_cpu_data_master_readdata[27].CLK
clk => registered_cpu_data_master_readdata[28].CLK
clk => registered_cpu_data_master_readdata[29].CLK
clk => registered_cpu_data_master_readdata[30].CLK
clk => registered_cpu_data_master_readdata[31].CLK
clk => cpu_data_master_waitrequest~reg0.CLK
cpu_data_master_address[0] => cpu_data_master_address_to_slave[0].DATAIN
cpu_data_master_address[1] => cpu_data_master_address_to_slave[1].DATAIN
cpu_data_master_address[2] => cpu_data_master_address_to_slave[2].DATAIN
cpu_data_master_address[3] => cpu_data_master_address_to_slave[3].DATAIN
cpu_data_master_address[4] => cpu_data_master_address_to_slave[4].DATAIN
cpu_data_master_address[5] => cpu_data_master_address_to_slave[5].DATAIN
cpu_data_master_address[6] => cpu_data_master_address_to_slave[6].DATAIN
cpu_data_master_address[7] => cpu_data_master_address_to_slave[7].DATAIN
cpu_data_master_address[8] => cpu_data_master_address_to_slave[8].DATAIN
cpu_data_master_address[9] => cpu_data_master_address_to_slave[9].DATAIN
cpu_data_master_address[10] => cpu_data_master_address_to_slave[10].DATAIN
cpu_data_master_address[11] => cpu_data_master_address_to_slave[11].DATAIN
cpu_data_master_address[12] => cpu_data_master_address_to_slave[12].DATAIN
cpu_data_master_address[13] => cpu_data_master_address_to_slave[13].DATAIN
cpu_data_master_address[14] => cpu_data_master_address_to_slave[14].DATAIN
cpu_data_master_address[15] => cpu_data_master_address_to_slave[15].DATAIN
cpu_data_master_address[16] => cpu_data_master_address_to_slave[16].DATAIN
cpu_data_master_address[17] => cpu_data_master_address_to_slave[17].DATAIN
cpu_data_master_address[18] => cpu_data_master_address_to_slave[18].DATAIN
cpu_data_master_address[19] => cpu_data_master_address_to_slave[19].DATAIN
cpu_data_master_address[20] => cpu_data_master_address_to_slave[20].DATAIN
cpu_data_master_address[21] => cpu_data_master_address_to_slave[21].DATAIN
cpu_data_master_address[22] => cpu_data_master_address_to_slave[22].DATAIN
cpu_data_master_address[23] => cpu_data_master_address_to_slave[23].DATAIN
cpu_data_master_address[24] => cpu_data_master_address_to_slave[24].DATAIN
cpu_data_master_address[25] => ~NO_FANOUT~
cpu_data_master_address[26] => cpu_data_master_address_to_slave[26].DATAIN
cpu_data_master_byteenable_sdram_s1[0] => WideNor0.IN0
cpu_data_master_byteenable_sdram_s1[1] => WideNor0.IN1
cpu_data_master_granted_LAN_CS_s1 => ~NO_FANOUT~
cpu_data_master_granted_LAN_RSTN_s1 => ~NO_FANOUT~
cpu_data_master_granted_LAN_nINT_s1 => ~NO_FANOUT~
cpu_data_master_granted_LAN_spi_control_port => ~NO_FANOUT~
cpu_data_master_granted_NET_EN_s1 => ~NO_FANOUT~
cpu_data_master_granted_NET_TESTDO_s1 => ~NO_FANOUT~
cpu_data_master_granted_USBSD_RDO_s1 => ~NO_FANOUT~
cpu_data_master_granted_USBSD_RVLD_s1 => ~NO_FANOUT~
cpu_data_master_granted_USBSD_SEL_s1 => ~NO_FANOUT~
cpu_data_master_granted_USB_EN_s1 => ~NO_FANOUT~
cpu_data_master_granted_USB_INT_I_s1 => ~NO_FANOUT~
cpu_data_master_granted_USB_SCK_O_s1 => ~NO_FANOUT~
cpu_data_master_granted_USB_SCS_O_s1 => ~NO_FANOUT~
cpu_data_master_granted_USB_SDI_O_s1 => ~NO_FANOUT~
cpu_data_master_granted_USB_SDO_I_s1 => ~NO_FANOUT~
cpu_data_master_granted_cpu_jtag_debug_module => r_2.IN0
cpu_data_master_granted_epcs_epcs_control_port => r_3.IN0
cpu_data_master_granted_jtag_uart_avalon_jtag_slave => ~NO_FANOUT~
cpu_data_master_granted_pio_led_s1 => ~NO_FANOUT~
cpu_data_master_granted_sdram_s1 => r_3.IN0
cpu_data_master_granted_sdram_s1 => pre_dbs_count_enable.IN0
cpu_data_master_granted_sysid_control_slave => ~NO_FANOUT~
cpu_data_master_qualified_request_LAN_CS_s1 => r_0.IN0
cpu_data_master_qualified_request_LAN_CS_s1 => r_0.IN0
cpu_data_master_qualified_request_LAN_CS_s1 => r_0.IN0
cpu_data_master_qualified_request_LAN_RSTN_s1 => r_0.IN0
cpu_data_master_qualified_request_LAN_RSTN_s1 => r_0.IN0
cpu_data_master_qualified_request_LAN_RSTN_s1 => r_0.IN0
cpu_data_master_qualified_request_LAN_nINT_s1 => r_0.IN0
cpu_data_master_qualified_request_LAN_nINT_s1 => r_0.IN0
cpu_data_master_qualified_request_LAN_nINT_s1 => r_0.IN0
cpu_data_master_qualified_request_LAN_spi_control_port => r_0.IN1
cpu_data_master_qualified_request_NET_EN_s1 => r_0.IN0
cpu_data_master_qualified_request_NET_EN_s1 => r_0.IN0
cpu_data_master_qualified_request_NET_TESTDO_s1 => r_0.IN0
cpu_data_master_qualified_request_NET_TESTDO_s1 => r_1.IN0
cpu_data_master_qualified_request_NET_TESTDO_s1 => r_1.IN0
cpu_data_master_qualified_request_USBSD_RDO_s1 => r_1.IN0
cpu_data_master_qualified_request_USBSD_RDO_s1 => r_1.IN0
cpu_data_master_qualified_request_USBSD_RDO_s1 => r_1.IN0
cpu_data_master_qualified_request_USBSD_RVLD_s1 => r_1.IN0
cpu_data_master_qualified_request_USBSD_RVLD_s1 => r_1.IN0
cpu_data_master_qualified_request_USBSD_RVLD_s1 => r_1.IN0
cpu_data_master_qualified_request_USBSD_SEL_s1 => r_1.IN0
cpu_data_master_qualified_request_USBSD_SEL_s1 => r_1.IN0
cpu_data_master_qualified_request_USB_EN_s1 => r_1.IN0
cpu_data_master_qualified_request_USB_EN_s1 => r_1.IN0
cpu_data_master_qualified_request_USB_INT_I_s1 => r_1.IN0
cpu_data_master_qualified_request_USB_INT_I_s1 => r_1.IN0
cpu_data_master_qualified_request_USB_SCK_O_s1 => r_2.IN0
cpu_data_master_qualified_request_USB_SCK_O_s1 => r_2.IN0
cpu_data_master_qualified_request_USB_SCK_O_s1 => r_2.IN0
cpu_data_master_qualified_request_USB_SCS_O_s1 => r_2.IN0
cpu_data_master_qualified_request_USB_SCS_O_s1 => r_2.IN0
cpu_data_master_qualified_request_USB_SCS_O_s1 => r_2.IN0
cpu_data_master_qualified_request_USB_SDI_O_s1 => r_2.IN0
cpu_data_master_qualified_request_USB_SDI_O_s1 => r_2.IN0
cpu_data_master_qualified_request_USB_SDI_O_s1 => r_2.IN0
cpu_data_master_qualified_request_USB_SDO_I_s1 => r_2.IN0
cpu_data_master_qualified_request_USB_SDO_I_s1 => r_2.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_2.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_2.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_2.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_2.IN1
cpu_data_master_qualified_request_epcs_epcs_control_port => r_3.IN0
cpu_data_master_qualified_request_epcs_epcs_control_port => r_3.IN1
cpu_data_master_qualified_request_epcs_epcs_control_port => r_3.IN1
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_3.IN0
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_3.IN1
cpu_data_master_qualified_request_pio_led_s1 => r_3.IN0
cpu_data_master_qualified_request_pio_led_s1 => r_3.IN0
cpu_data_master_qualified_request_pio_led_s1 => r_3.IN0
cpu_data_master_qualified_request_sdram_s1 => r_3.IN1
cpu_data_master_qualified_request_sdram_s1 => r_3.IN0
cpu_data_master_qualified_request_sdram_s1 => r_3.IN0
cpu_data_master_qualified_request_sdram_s1 => r_3.IN1
cpu_data_master_qualified_request_sysid_control_slave => r_3.IN0
cpu_data_master_qualified_request_sysid_control_slave => r_3.IN0
cpu_data_master_read => r_0.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_2.IN1
cpu_data_master_read => r_2.IN1
cpu_data_master_read => r_2.IN1
cpu_data_master_read => r_2.IN1
cpu_data_master_read => r_2.IN1
cpu_data_master_read => r_3.IN0
cpu_data_master_read => r_3.IN1
cpu_data_master_read => r_3.IN1
cpu_data_master_read => r_3.IN1
cpu_data_master_read => r_3.IN1
cpu_data_master_read => r_3.IN1
cpu_data_master_read => r_3.IN1
cpu_data_master_read => r_2.IN1
cpu_data_master_read => r_2.IN1
cpu_data_master_read => r_2.IN1
cpu_data_master_read => r_2.IN1
cpu_data_master_read => r_2.IN1
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read_data_valid_LAN_CS_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_LAN_RSTN_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_LAN_nINT_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_LAN_spi_control_port => ~NO_FANOUT~
cpu_data_master_read_data_valid_NET_EN_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_NET_TESTDO_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_USBSD_RDO_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_USBSD_RVLD_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_USBSD_SEL_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_USB_EN_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_USB_INT_I_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_USB_SCK_O_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_USB_SCS_O_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_USB_SDI_O_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_USB_SDO_I_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_cpu_jtag_debug_module => ~NO_FANOUT~
cpu_data_master_read_data_valid_epcs_epcs_control_port => ~NO_FANOUT~
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave => ~NO_FANOUT~
cpu_data_master_read_data_valid_pio_led_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_sdram_s1 => r_3.IN1
cpu_data_master_read_data_valid_sdram_s1 => pre_dbs_count_enable.IN1
cpu_data_master_read_data_valid_sdram_s1_shift_register => ~NO_FANOUT~
cpu_data_master_read_data_valid_sysid_control_slave => ~NO_FANOUT~
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_CS_s1 => r_0.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_RSTN_s1 => r_0.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_nINT_s1 => r_0.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_LAN_spi_control_port => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_NET_TESTDO_s1 => r_0.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RDO_s1 => r_1.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_RVLD_s1 => r_1.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USBSD_SEL_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_EN_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_INT_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCK_O_s1 => r_2.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SCS_O_s1 => r_2.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDI_O_s1 => r_2.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_USB_SDO_I_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => r_2.IN1
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_requests_epcs_epcs_control_port => r_3.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => r_3.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_pio_led_s1 => r_3.IN1
cpu_data_master_requests_sdram_s1 => pre_dbs_count_enable.IN1
cpu_data_master_requests_sdram_s1 => dbs_count_enable.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => r_3.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_sdram_s1 => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_sdram_s1 => Add0.IN4
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_3.IN1
cpu_data_master_write => r_3.IN1
cpu_data_master_write => r_3.IN1
cpu_data_master_write => r_3.IN1
cpu_data_master_write => r_3.IN1
cpu_data_master_write => last_dbs_term_and_run.IN1
cpu_data_master_write => pre_dbs_count_enable.IN1
cpu_data_master_write => pre_dbs_count_enable.IN1
cpu_data_master_write => r_3.IN1
cpu_data_master_write => r_3.IN1
cpu_data_master_write => r_3.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_writedata[0] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[1] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[2] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[3] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[4] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[5] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[6] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[7] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[8] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[9] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[10] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[11] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[12] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[13] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[14] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[15] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[16] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[17] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[18] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[19] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[20] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[21] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[22] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[23] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[24] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[25] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[26] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[27] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[28] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[29] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[30] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[31] => cpu_data_master_dbs_write_16.DATAB
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_data_master_readdata.IN1
d1_LAN_CS_s1_end_xfer => ~NO_FANOUT~
d1_LAN_RSTN_s1_end_xfer => ~NO_FANOUT~
d1_LAN_nINT_s1_end_xfer => ~NO_FANOUT~
d1_LAN_spi_control_port_end_xfer => ~NO_FANOUT~
d1_NET_EN_s1_end_xfer => ~NO_FANOUT~
d1_NET_TESTDO_s1_end_xfer => ~NO_FANOUT~
d1_USBSD_RDO_s1_end_xfer => ~NO_FANOUT~
d1_USBSD_RVLD_s1_end_xfer => ~NO_FANOUT~
d1_USBSD_SEL_s1_end_xfer => ~NO_FANOUT~
d1_USB_EN_s1_end_xfer => ~NO_FANOUT~
d1_USB_INT_I_s1_end_xfer => ~NO_FANOUT~
d1_USB_SCK_O_s1_end_xfer => ~NO_FANOUT~
d1_USB_SCS_O_s1_end_xfer => ~NO_FANOUT~
d1_USB_SDI_O_s1_end_xfer => ~NO_FANOUT~
d1_USB_SDO_I_s1_end_xfer => ~NO_FANOUT~
d1_cpu_jtag_debug_module_end_xfer => ~NO_FANOUT~
d1_epcs_epcs_control_port_end_xfer => ~NO_FANOUT~
d1_jtag_uart_avalon_jtag_slave_end_xfer => ~NO_FANOUT~
d1_pio_led_s1_end_xfer => ~NO_FANOUT~
d1_sdram_s1_end_xfer => ~NO_FANOUT~
d1_sysid_control_slave_end_xfer => ~NO_FANOUT~
epcs_epcs_control_port_irq_from_sa => cpu_data_master_irq[0].DATAIN
epcs_epcs_control_port_readdata_from_sa[0] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[1] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[2] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[3] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[4] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[5] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[6] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[7] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[8] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[9] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[10] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[11] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[12] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[13] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[14] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[15] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[16] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[17] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[18] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[19] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[20] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[21] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[22] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[23] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[24] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[25] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[26] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[27] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[28] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[29] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[30] => cpu_data_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[31] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_irq_from_sa => cpu_data_master_irq[1].DATAIN
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_waitrequest_from_sa => r_3.IN1
pio_led_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
reset_n => registered_cpu_data_master_readdata[0].ACLR
reset_n => registered_cpu_data_master_readdata[1].ACLR
reset_n => registered_cpu_data_master_readdata[2].ACLR
reset_n => registered_cpu_data_master_readdata[3].ACLR
reset_n => registered_cpu_data_master_readdata[4].ACLR
reset_n => registered_cpu_data_master_readdata[5].ACLR
reset_n => registered_cpu_data_master_readdata[6].ACLR
reset_n => registered_cpu_data_master_readdata[7].ACLR
reset_n => registered_cpu_data_master_readdata[8].ACLR
reset_n => registered_cpu_data_master_readdata[9].ACLR
reset_n => registered_cpu_data_master_readdata[10].ACLR
reset_n => registered_cpu_data_master_readdata[11].ACLR
reset_n => registered_cpu_data_master_readdata[12].ACLR
reset_n => registered_cpu_data_master_readdata[13].ACLR
reset_n => registered_cpu_data_master_readdata[14].ACLR
reset_n => registered_cpu_data_master_readdata[15].ACLR
reset_n => registered_cpu_data_master_readdata[16].ACLR
reset_n => registered_cpu_data_master_readdata[17].ACLR
reset_n => registered_cpu_data_master_readdata[18].ACLR
reset_n => registered_cpu_data_master_readdata[19].ACLR
reset_n => registered_cpu_data_master_readdata[20].ACLR
reset_n => registered_cpu_data_master_readdata[21].ACLR
reset_n => registered_cpu_data_master_readdata[22].ACLR
reset_n => registered_cpu_data_master_readdata[23].ACLR
reset_n => registered_cpu_data_master_readdata[24].ACLR
reset_n => registered_cpu_data_master_readdata[25].ACLR
reset_n => registered_cpu_data_master_readdata[26].ACLR
reset_n => registered_cpu_data_master_readdata[27].ACLR
reset_n => registered_cpu_data_master_readdata[28].ACLR
reset_n => registered_cpu_data_master_readdata[29].ACLR
reset_n => registered_cpu_data_master_readdata[30].ACLR
reset_n => registered_cpu_data_master_readdata[31].ACLR
reset_n => cpu_data_master_dbs_address[0]~reg0.ACLR
reset_n => cpu_data_master_dbs_address[1]~reg0.ACLR
reset_n => cpu_data_master_no_byte_enables_and_last_term~reg0.ACLR
reset_n => cpu_data_master_waitrequest~reg0.PRESET
reset_n => dbs_16_reg_segment_0[0].ACLR
reset_n => dbs_16_reg_segment_0[1].ACLR
reset_n => dbs_16_reg_segment_0[2].ACLR
reset_n => dbs_16_reg_segment_0[3].ACLR
reset_n => dbs_16_reg_segment_0[4].ACLR
reset_n => dbs_16_reg_segment_0[5].ACLR
reset_n => dbs_16_reg_segment_0[6].ACLR
reset_n => dbs_16_reg_segment_0[7].ACLR
reset_n => dbs_16_reg_segment_0[8].ACLR
reset_n => dbs_16_reg_segment_0[9].ACLR
reset_n => dbs_16_reg_segment_0[10].ACLR
reset_n => dbs_16_reg_segment_0[11].ACLR
reset_n => dbs_16_reg_segment_0[12].ACLR
reset_n => dbs_16_reg_segment_0[13].ACLR
reset_n => dbs_16_reg_segment_0[14].ACLR
reset_n => dbs_16_reg_segment_0[15].ACLR
sdram_s1_readdata_from_sa[0] => p1_registered_cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[0] => dbs_16_reg_segment_0[0].DATAIN
sdram_s1_readdata_from_sa[1] => p1_registered_cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[1] => dbs_16_reg_segment_0[1].DATAIN
sdram_s1_readdata_from_sa[2] => p1_registered_cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[2] => dbs_16_reg_segment_0[2].DATAIN
sdram_s1_readdata_from_sa[3] => p1_registered_cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[3] => dbs_16_reg_segment_0[3].DATAIN
sdram_s1_readdata_from_sa[4] => p1_registered_cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[4] => dbs_16_reg_segment_0[4].DATAIN
sdram_s1_readdata_from_sa[5] => p1_registered_cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[5] => dbs_16_reg_segment_0[5].DATAIN
sdram_s1_readdata_from_sa[6] => p1_registered_cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[6] => dbs_16_reg_segment_0[6].DATAIN
sdram_s1_readdata_from_sa[7] => p1_registered_cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[7] => dbs_16_reg_segment_0[7].DATAIN
sdram_s1_readdata_from_sa[8] => p1_registered_cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[8] => dbs_16_reg_segment_0[8].DATAIN
sdram_s1_readdata_from_sa[9] => p1_registered_cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[9] => dbs_16_reg_segment_0[9].DATAIN
sdram_s1_readdata_from_sa[10] => p1_registered_cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[10] => dbs_16_reg_segment_0[10].DATAIN
sdram_s1_readdata_from_sa[11] => p1_registered_cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[11] => dbs_16_reg_segment_0[11].DATAIN
sdram_s1_readdata_from_sa[12] => p1_registered_cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[12] => dbs_16_reg_segment_0[12].DATAIN
sdram_s1_readdata_from_sa[13] => p1_registered_cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[13] => dbs_16_reg_segment_0[13].DATAIN
sdram_s1_readdata_from_sa[14] => p1_registered_cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[14] => dbs_16_reg_segment_0[14].DATAIN
sdram_s1_readdata_from_sa[15] => p1_registered_cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[15] => dbs_16_reg_segment_0[15].DATAIN
sdram_s1_waitrequest_from_sa => pre_dbs_count_enable.IN1
sdram_s1_waitrequest_from_sa => r_3.IN1
sysid_control_slave_readdata_from_sa[0] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[1] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[2] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[3] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[4] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[5] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[6] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[7] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[8] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[9] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[10] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[11] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[12] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[13] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[14] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[15] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[16] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[17] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[18] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[19] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[20] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[21] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[22] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[23] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[24] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[25] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[26] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[27] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[28] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[29] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[30] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[31] => cpu_data_master_readdata.IN1
cpu_data_master_address_to_slave[0] <= cpu_data_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[1] <= cpu_data_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[2] <= cpu_data_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[3] <= cpu_data_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[4] <= cpu_data_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[5] <= cpu_data_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[6] <= cpu_data_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[7] <= cpu_data_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[8] <= cpu_data_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[9] <= cpu_data_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[10] <= cpu_data_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[11] <= cpu_data_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[12] <= cpu_data_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[13] <= cpu_data_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[14] <= cpu_data_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[15] <= cpu_data_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[16] <= cpu_data_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[17] <= cpu_data_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[18] <= cpu_data_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[19] <= cpu_data_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[20] <= cpu_data_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[21] <= cpu_data_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[22] <= cpu_data_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[23] <= cpu_data_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[24] <= cpu_data_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[25] <= <GND>
cpu_data_master_address_to_slave[26] <= cpu_data_master_address[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_address[0] <= cpu_data_master_dbs_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_address[1] <= cpu_data_master_dbs_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[0] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[1] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[2] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[3] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[4] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[5] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[6] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[7] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[8] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[9] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[10] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[11] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[12] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[13] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[14] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[15] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[0] <= epcs_epcs_control_port_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[1] <= jtag_uart_avalon_jtag_slave_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[2] <= LAN_spi_control_port_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[3] <= <GND>
cpu_data_master_irq[4] <= <GND>
cpu_data_master_irq[5] <= <GND>
cpu_data_master_irq[6] <= <GND>
cpu_data_master_irq[7] <= <GND>
cpu_data_master_irq[8] <= <GND>
cpu_data_master_irq[9] <= <GND>
cpu_data_master_irq[10] <= <GND>
cpu_data_master_irq[11] <= <GND>
cpu_data_master_irq[12] <= <GND>
cpu_data_master_irq[13] <= <GND>
cpu_data_master_irq[14] <= <GND>
cpu_data_master_irq[15] <= <GND>
cpu_data_master_irq[16] <= <GND>
cpu_data_master_irq[17] <= <GND>
cpu_data_master_irq[18] <= <GND>
cpu_data_master_irq[19] <= <GND>
cpu_data_master_irq[20] <= <GND>
cpu_data_master_irq[21] <= <GND>
cpu_data_master_irq[22] <= <GND>
cpu_data_master_irq[23] <= <GND>
cpu_data_master_irq[24] <= <GND>
cpu_data_master_irq[25] <= <GND>
cpu_data_master_irq[26] <= <GND>
cpu_data_master_irq[27] <= <GND>
cpu_data_master_irq[28] <= <GND>
cpu_data_master_irq[29] <= <GND>
cpu_data_master_irq[30] <= <GND>
cpu_data_master_irq[31] <= <GND>
cpu_data_master_no_byte_enables_and_last_term <= cpu_data_master_no_byte_enables_and_last_term~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[0] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[1] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[2] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[3] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[4] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[5] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[6] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[7] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[8] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[9] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[10] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[11] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[12] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[13] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[14] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[15] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[16] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[17] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[18] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[19] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[20] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[21] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[22] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[23] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[24] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[25] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[26] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[27] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[28] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[29] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[30] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[31] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_waitrequest <= cpu_data_master_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master
clk => cpu_instruction_master_dbs_rdv_counter[0].CLK
clk => cpu_instruction_master_dbs_rdv_counter[1].CLK
clk => cpu_instruction_master_dbs_address[0]~reg0.CLK
clk => cpu_instruction_master_dbs_address[1]~reg0.CLK
clk => dbs_latent_16_reg_segment_0[0].CLK
clk => dbs_latent_16_reg_segment_0[1].CLK
clk => dbs_latent_16_reg_segment_0[2].CLK
clk => dbs_latent_16_reg_segment_0[3].CLK
clk => dbs_latent_16_reg_segment_0[4].CLK
clk => dbs_latent_16_reg_segment_0[5].CLK
clk => dbs_latent_16_reg_segment_0[6].CLK
clk => dbs_latent_16_reg_segment_0[7].CLK
clk => dbs_latent_16_reg_segment_0[8].CLK
clk => dbs_latent_16_reg_segment_0[9].CLK
clk => dbs_latent_16_reg_segment_0[10].CLK
clk => dbs_latent_16_reg_segment_0[11].CLK
clk => dbs_latent_16_reg_segment_0[12].CLK
clk => dbs_latent_16_reg_segment_0[13].CLK
clk => dbs_latent_16_reg_segment_0[14].CLK
clk => dbs_latent_16_reg_segment_0[15].CLK
clk => cpu_instruction_master_latency_counter~reg0.CLK
clk => cpu_instruction_master_read_but_no_slave_selected.CLK
cpu_instruction_master_address[0] => cpu_instruction_master_address_to_slave[0].DATAIN
cpu_instruction_master_address[1] => cpu_instruction_master_address_to_slave[1].DATAIN
cpu_instruction_master_address[2] => cpu_instruction_master_address_to_slave[2].DATAIN
cpu_instruction_master_address[3] => cpu_instruction_master_address_to_slave[3].DATAIN
cpu_instruction_master_address[4] => cpu_instruction_master_address_to_slave[4].DATAIN
cpu_instruction_master_address[5] => cpu_instruction_master_address_to_slave[5].DATAIN
cpu_instruction_master_address[6] => cpu_instruction_master_address_to_slave[6].DATAIN
cpu_instruction_master_address[7] => cpu_instruction_master_address_to_slave[7].DATAIN
cpu_instruction_master_address[8] => cpu_instruction_master_address_to_slave[8].DATAIN
cpu_instruction_master_address[9] => cpu_instruction_master_address_to_slave[9].DATAIN
cpu_instruction_master_address[10] => cpu_instruction_master_address_to_slave[10].DATAIN
cpu_instruction_master_address[11] => cpu_instruction_master_address_to_slave[11].DATAIN
cpu_instruction_master_address[12] => cpu_instruction_master_address_to_slave[12].DATAIN
cpu_instruction_master_address[13] => cpu_instruction_master_address_to_slave[13].DATAIN
cpu_instruction_master_address[14] => cpu_instruction_master_address_to_slave[14].DATAIN
cpu_instruction_master_address[15] => cpu_instruction_master_address_to_slave[15].DATAIN
cpu_instruction_master_address[16] => cpu_instruction_master_address_to_slave[16].DATAIN
cpu_instruction_master_address[17] => cpu_instruction_master_address_to_slave[17].DATAIN
cpu_instruction_master_address[18] => cpu_instruction_master_address_to_slave[18].DATAIN
cpu_instruction_master_address[19] => cpu_instruction_master_address_to_slave[19].DATAIN
cpu_instruction_master_address[20] => cpu_instruction_master_address_to_slave[20].DATAIN
cpu_instruction_master_address[21] => cpu_instruction_master_address_to_slave[21].DATAIN
cpu_instruction_master_address[22] => cpu_instruction_master_address_to_slave[22].DATAIN
cpu_instruction_master_address[23] => cpu_instruction_master_address_to_slave[23].DATAIN
cpu_instruction_master_address[24] => cpu_instruction_master_address_to_slave[24].DATAIN
cpu_instruction_master_address[25] => ~NO_FANOUT~
cpu_instruction_master_address[26] => cpu_instruction_master_address_to_slave[26].DATAIN
cpu_instruction_master_granted_cpu_jtag_debug_module => r_2.IN0
cpu_instruction_master_granted_cpu_jtag_debug_module => cpu_instruction_master_is_granted_some_slave.IN0
cpu_instruction_master_granted_epcs_epcs_control_port => r_3.IN0
cpu_instruction_master_granted_epcs_epcs_control_port => cpu_instruction_master_is_granted_some_slave.IN1
cpu_instruction_master_granted_sdram_s1 => r_3.IN0
cpu_instruction_master_granted_sdram_s1 => cpu_instruction_master_is_granted_some_slave.IN1
cpu_instruction_master_granted_sdram_s1 => pre_dbs_count_enable.IN0
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_2.IN0
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_2.IN0
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_2.IN1
cpu_instruction_master_qualified_request_epcs_epcs_control_port => r_3.IN0
cpu_instruction_master_qualified_request_epcs_epcs_control_port => cpu_instruction_master_readdata.IN0
cpu_instruction_master_qualified_request_epcs_epcs_control_port => r_3.IN0
cpu_instruction_master_qualified_request_epcs_epcs_control_port => r_3.IN1
cpu_instruction_master_qualified_request_sdram_s1 => r_3.IN0
cpu_instruction_master_qualified_request_sdram_s1 => r_3.IN0
cpu_instruction_master_qualified_request_sdram_s1 => r_3.IN1
cpu_instruction_master_read => r_2.IN0
cpu_instruction_master_read => r_3.IN0
cpu_instruction_master_read => r_3.IN1
cpu_instruction_master_read => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read => p1_cpu_instruction_master_latency_counter.IN1
cpu_instruction_master_read => pre_dbs_count_enable.IN1
cpu_instruction_master_read => r_3.IN1
cpu_instruction_master_read => r_3.IN1
cpu_instruction_master_read => r_2.IN1
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module => cpu_instruction_master_readdatavalid.IN1
cpu_instruction_master_read_data_valid_epcs_epcs_control_port => cpu_instruction_master_readdatavalid.IN1
cpu_instruction_master_read_data_valid_sdram_s1 => always2.IN1
cpu_instruction_master_read_data_valid_sdram_s1 => pre_flush_cpu_instruction_master_readdatavalid.IN1
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_dbs_rdv_counter[0].ENA
cpu_instruction_master_read_data_valid_sdram_s1 => cpu_instruction_master_dbs_rdv_counter[1].ENA
cpu_instruction_master_read_data_valid_sdram_s1_shift_register => ~NO_FANOUT~
cpu_instruction_master_requests_cpu_jtag_debug_module => r_2.IN1
cpu_instruction_master_requests_epcs_epcs_control_port => r_3.IN1
cpu_instruction_master_requests_sdram_s1 => r_3.IN1
cpu_instruction_master_requests_sdram_s1 => Add1.IN4
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_instruction_master_readdata.IN1
d1_cpu_jtag_debug_module_end_xfer => r_2.IN1
d1_epcs_epcs_control_port_end_xfer => r_3.IN1
d1_sdram_s1_end_xfer => ~NO_FANOUT~
epcs_epcs_control_port_readdata_from_sa[0] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[1] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[2] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[3] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[4] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[5] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[6] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[7] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[8] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[9] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[10] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[11] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[12] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[13] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[14] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[15] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[16] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[17] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[18] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[19] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[20] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[21] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[22] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[23] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[24] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[25] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[26] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[27] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[28] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[29] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[30] => cpu_instruction_master_readdata.IN1
epcs_epcs_control_port_readdata_from_sa[31] => cpu_instruction_master_readdata.IN1
reset_n => dbs_latent_16_reg_segment_0[0].ACLR
reset_n => dbs_latent_16_reg_segment_0[1].ACLR
reset_n => dbs_latent_16_reg_segment_0[2].ACLR
reset_n => dbs_latent_16_reg_segment_0[3].ACLR
reset_n => dbs_latent_16_reg_segment_0[4].ACLR
reset_n => dbs_latent_16_reg_segment_0[5].ACLR
reset_n => dbs_latent_16_reg_segment_0[6].ACLR
reset_n => dbs_latent_16_reg_segment_0[7].ACLR
reset_n => dbs_latent_16_reg_segment_0[8].ACLR
reset_n => dbs_latent_16_reg_segment_0[9].ACLR
reset_n => dbs_latent_16_reg_segment_0[10].ACLR
reset_n => dbs_latent_16_reg_segment_0[11].ACLR
reset_n => dbs_latent_16_reg_segment_0[12].ACLR
reset_n => dbs_latent_16_reg_segment_0[13].ACLR
reset_n => dbs_latent_16_reg_segment_0[14].ACLR
reset_n => dbs_latent_16_reg_segment_0[15].ACLR
reset_n => cpu_instruction_master_dbs_address[0]~reg0.ACLR
reset_n => cpu_instruction_master_dbs_address[1]~reg0.ACLR
reset_n => cpu_instruction_master_latency_counter~reg0.ACLR
reset_n => cpu_instruction_master_read_but_no_slave_selected.ACLR
reset_n => cpu_instruction_master_dbs_rdv_counter[0].ACLR
reset_n => cpu_instruction_master_dbs_rdv_counter[1].ACLR
sdram_s1_readdata_from_sa[0] => cpu_instruction_master_readdata.IN1
sdram_s1_readdata_from_sa[0] => dbs_latent_16_reg_segment_0[0].DATAIN
sdram_s1_readdata_from_sa[1] => cpu_instruction_master_readdata.IN1
sdram_s1_readdata_from_sa[1] => dbs_latent_16_reg_segment_0[1].DATAIN
sdram_s1_readdata_from_sa[2] => cpu_instruction_master_readdata.IN1
sdram_s1_readdata_from_sa[2] => dbs_latent_16_reg_segment_0[2].DATAIN
sdram_s1_readdata_from_sa[3] => cpu_instruction_master_readdata.IN1
sdram_s1_readdata_from_sa[3] => dbs_latent_16_reg_segment_0[3].DATAIN
sdram_s1_readdata_from_sa[4] => cpu_instruction_master_readdata.IN1
sdram_s1_readdata_from_sa[4] => dbs_latent_16_reg_segment_0[4].DATAIN
sdram_s1_readdata_from_sa[5] => cpu_instruction_master_readdata.IN1
sdram_s1_readdata_from_sa[5] => dbs_latent_16_reg_segment_0[5].DATAIN
sdram_s1_readdata_from_sa[6] => cpu_instruction_master_readdata.IN1
sdram_s1_readdata_from_sa[6] => dbs_latent_16_reg_segment_0[6].DATAIN
sdram_s1_readdata_from_sa[7] => cpu_instruction_master_readdata.IN1
sdram_s1_readdata_from_sa[7] => dbs_latent_16_reg_segment_0[7].DATAIN
sdram_s1_readdata_from_sa[8] => cpu_instruction_master_readdata.IN1
sdram_s1_readdata_from_sa[8] => dbs_latent_16_reg_segment_0[8].DATAIN
sdram_s1_readdata_from_sa[9] => cpu_instruction_master_readdata.IN1
sdram_s1_readdata_from_sa[9] => dbs_latent_16_reg_segment_0[9].DATAIN
sdram_s1_readdata_from_sa[10] => cpu_instruction_master_readdata.IN1
sdram_s1_readdata_from_sa[10] => dbs_latent_16_reg_segment_0[10].DATAIN
sdram_s1_readdata_from_sa[11] => cpu_instruction_master_readdata.IN1
sdram_s1_readdata_from_sa[11] => dbs_latent_16_reg_segment_0[11].DATAIN
sdram_s1_readdata_from_sa[12] => cpu_instruction_master_readdata.IN1
sdram_s1_readdata_from_sa[12] => dbs_latent_16_reg_segment_0[12].DATAIN
sdram_s1_readdata_from_sa[13] => cpu_instruction_master_readdata.IN1
sdram_s1_readdata_from_sa[13] => dbs_latent_16_reg_segment_0[13].DATAIN
sdram_s1_readdata_from_sa[14] => cpu_instruction_master_readdata.IN1
sdram_s1_readdata_from_sa[14] => dbs_latent_16_reg_segment_0[14].DATAIN
sdram_s1_readdata_from_sa[15] => cpu_instruction_master_readdata.IN1
sdram_s1_readdata_from_sa[15] => dbs_latent_16_reg_segment_0[15].DATAIN
sdram_s1_waitrequest_from_sa => pre_dbs_count_enable.IN1
sdram_s1_waitrequest_from_sa => r_3.IN1
cpu_instruction_master_address_to_slave[0] <= cpu_instruction_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[1] <= cpu_instruction_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[2] <= cpu_instruction_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[3] <= cpu_instruction_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[4] <= cpu_instruction_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[5] <= cpu_instruction_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[6] <= cpu_instruction_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[7] <= cpu_instruction_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[8] <= cpu_instruction_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[9] <= cpu_instruction_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[10] <= cpu_instruction_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[11] <= cpu_instruction_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[12] <= cpu_instruction_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[13] <= cpu_instruction_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[14] <= cpu_instruction_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[15] <= cpu_instruction_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[16] <= cpu_instruction_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[17] <= cpu_instruction_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[18] <= cpu_instruction_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[19] <= cpu_instruction_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[20] <= cpu_instruction_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[21] <= cpu_instruction_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[22] <= cpu_instruction_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[23] <= cpu_instruction_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[24] <= cpu_instruction_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[25] <= <GND>
cpu_instruction_master_address_to_slave[26] <= cpu_instruction_master_address[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_dbs_address[0] <= cpu_instruction_master_dbs_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_dbs_address[1] <= cpu_instruction_master_dbs_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_latency_counter <= cpu_instruction_master_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[0] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[1] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[2] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[3] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[4] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[5] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[6] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[7] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[8] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[9] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[10] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[11] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[12] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[13] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[14] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[15] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[16] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[17] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[18] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[19] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[20] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[21] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[22] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[23] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[24] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[25] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[26] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[27] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[28] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[29] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[30] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[31] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdatavalid <= cpu_instruction_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_waitrequest <= cpu_instruction_master_run.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu
clk => clk.IN8
d_irq[0] => A_ipending_reg_irq0_nxt.IN0
d_irq[1] => A_ipending_reg_irq1_nxt.IN0
d_irq[2] => A_ipending_reg_irq2_nxt.IN0
d_irq[3] => ~NO_FANOUT~
d_irq[4] => ~NO_FANOUT~
d_irq[5] => ~NO_FANOUT~
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => A_slow_inst_result_nxt[0].DATAB
d_readdata[0] => d_readdata_d1[0].DATAIN
d_readdata[1] => A_slow_inst_result_nxt[1].DATAB
d_readdata[1] => d_readdata_d1[1].DATAIN
d_readdata[2] => A_slow_inst_result_nxt[2].DATAB
d_readdata[2] => d_readdata_d1[2].DATAIN
d_readdata[3] => A_slow_inst_result_nxt[3].DATAB
d_readdata[3] => d_readdata_d1[3].DATAIN
d_readdata[4] => A_slow_inst_result_nxt[4].DATAB
d_readdata[4] => d_readdata_d1[4].DATAIN
d_readdata[5] => A_slow_inst_result_nxt[5].DATAB
d_readdata[5] => d_readdata_d1[5].DATAIN
d_readdata[6] => A_slow_inst_result_nxt[6].DATAB
d_readdata[6] => d_readdata_d1[6].DATAIN
d_readdata[7] => A_slow_inst_result_nxt[7].DATAB
d_readdata[7] => d_readdata_d1[7].DATAIN
d_readdata[8] => A_slow_inst_result_nxt[8].DATAB
d_readdata[8] => d_readdata_d1[8].DATAIN
d_readdata[9] => A_slow_inst_result_nxt[9].DATAB
d_readdata[9] => d_readdata_d1[9].DATAIN
d_readdata[10] => A_slow_inst_result_nxt[10].DATAB
d_readdata[10] => d_readdata_d1[10].DATAIN
d_readdata[11] => A_slow_inst_result_nxt[11].DATAB
d_readdata[11] => d_readdata_d1[11].DATAIN
d_readdata[12] => A_slow_inst_result_nxt[12].DATAB
d_readdata[12] => d_readdata_d1[12].DATAIN
d_readdata[13] => A_slow_inst_result_nxt[13].DATAB
d_readdata[13] => d_readdata_d1[13].DATAIN
d_readdata[14] => A_slow_inst_result_nxt[14].DATAB
d_readdata[14] => d_readdata_d1[14].DATAIN
d_readdata[15] => A_slow_inst_result_nxt[15].DATAB
d_readdata[15] => d_readdata_d1[15].DATAIN
d_readdata[16] => A_slow_inst_result_nxt[16].DATAB
d_readdata[16] => d_readdata_d1[16].DATAIN
d_readdata[17] => A_slow_inst_result_nxt[17].DATAB
d_readdata[17] => d_readdata_d1[17].DATAIN
d_readdata[18] => A_slow_inst_result_nxt[18].DATAB
d_readdata[18] => d_readdata_d1[18].DATAIN
d_readdata[19] => A_slow_inst_result_nxt[19].DATAB
d_readdata[19] => d_readdata_d1[19].DATAIN
d_readdata[20] => A_slow_inst_result_nxt[20].DATAB
d_readdata[20] => d_readdata_d1[20].DATAIN
d_readdata[21] => A_slow_inst_result_nxt[21].DATAB
d_readdata[21] => d_readdata_d1[21].DATAIN
d_readdata[22] => A_slow_inst_result_nxt[22].DATAB
d_readdata[22] => d_readdata_d1[22].DATAIN
d_readdata[23] => A_slow_inst_result_nxt[23].DATAB
d_readdata[23] => d_readdata_d1[23].DATAIN
d_readdata[24] => A_slow_inst_result_nxt[24].DATAB
d_readdata[24] => d_readdata_d1[24].DATAIN
d_readdata[25] => A_slow_inst_result_nxt[25].DATAB
d_readdata[25] => d_readdata_d1[25].DATAIN
d_readdata[26] => A_slow_inst_result_nxt[26].DATAB
d_readdata[26] => d_readdata_d1[26].DATAIN
d_readdata[27] => A_slow_inst_result_nxt[27].DATAB
d_readdata[27] => d_readdata_d1[27].DATAIN
d_readdata[28] => A_slow_inst_result_nxt[28].DATAB
d_readdata[28] => d_readdata_d1[28].DATAIN
d_readdata[29] => A_slow_inst_result_nxt[29].DATAB
d_readdata[29] => d_readdata_d1[29].DATAIN
d_readdata[30] => A_slow_inst_result_nxt[30].DATAB
d_readdata[30] => d_readdata_d1[30].DATAIN
d_readdata[31] => A_slow_inst_result_nxt[31].DATAB
d_readdata[31] => d_readdata_d1[31].DATAIN
d_waitrequest => d_read_nxt.IN0
d_waitrequest => d_write_nxt.IN0
d_waitrequest => A_mem_stall_stop_nxt.DATAB
d_waitrequest => av_rd_data_transfer.IN0
i_readdata[0] => i_readdata_d1[0].DATAIN
i_readdata[1] => i_readdata_d1[1].DATAIN
i_readdata[2] => i_readdata_d1[2].DATAIN
i_readdata[3] => i_readdata_d1[3].DATAIN
i_readdata[4] => i_readdata_d1[4].DATAIN
i_readdata[5] => i_readdata_d1[5].DATAIN
i_readdata[6] => i_readdata_d1[6].DATAIN
i_readdata[7] => i_readdata_d1[7].DATAIN
i_readdata[8] => i_readdata_d1[8].DATAIN
i_readdata[9] => i_readdata_d1[9].DATAIN
i_readdata[10] => i_readdata_d1[10].DATAIN
i_readdata[11] => i_readdata_d1[11].DATAIN
i_readdata[12] => i_readdata_d1[12].DATAIN
i_readdata[13] => i_readdata_d1[13].DATAIN
i_readdata[14] => i_readdata_d1[14].DATAIN
i_readdata[15] => i_readdata_d1[15].DATAIN
i_readdata[16] => i_readdata_d1[16].DATAIN
i_readdata[17] => i_readdata_d1[17].DATAIN
i_readdata[18] => i_readdata_d1[18].DATAIN
i_readdata[19] => i_readdata_d1[19].DATAIN
i_readdata[20] => i_readdata_d1[20].DATAIN
i_readdata[21] => i_readdata_d1[21].DATAIN
i_readdata[22] => i_readdata_d1[22].DATAIN
i_readdata[23] => i_readdata_d1[23].DATAIN
i_readdata[24] => i_readdata_d1[24].DATAIN
i_readdata[25] => i_readdata_d1[25].DATAIN
i_readdata[26] => i_readdata_d1[26].DATAIN
i_readdata[27] => i_readdata_d1[27].DATAIN
i_readdata[28] => i_readdata_d1[28].DATAIN
i_readdata[29] => i_readdata_d1[29].DATAIN
i_readdata[30] => i_readdata_d1[30].DATAIN
i_readdata[31] => i_readdata_d1[31].DATAIN
i_readdatavalid => i_readdatavalid.IN1
i_waitrequest => i_read_nxt.IN1
i_waitrequest => ic_fill_req_accepted.IN0
jtag_debug_module_address[0] => jtag_debug_module_address[0].IN1
jtag_debug_module_address[1] => jtag_debug_module_address[1].IN1
jtag_debug_module_address[2] => jtag_debug_module_address[2].IN1
jtag_debug_module_address[3] => jtag_debug_module_address[3].IN1
jtag_debug_module_address[4] => jtag_debug_module_address[4].IN1
jtag_debug_module_address[5] => jtag_debug_module_address[5].IN1
jtag_debug_module_address[6] => jtag_debug_module_address[6].IN1
jtag_debug_module_address[7] => jtag_debug_module_address[7].IN1
jtag_debug_module_address[8] => jtag_debug_module_address[8].IN1
jtag_debug_module_begintransfer => jtag_debug_module_begintransfer.IN1
jtag_debug_module_byteenable[0] => jtag_debug_module_byteenable[0].IN1
jtag_debug_module_byteenable[1] => jtag_debug_module_byteenable[1].IN1
jtag_debug_module_byteenable[2] => jtag_debug_module_byteenable[2].IN1
jtag_debug_module_byteenable[3] => jtag_debug_module_byteenable[3].IN1
jtag_debug_module_debugaccess => jtag_debug_module_debugaccess.IN1
jtag_debug_module_select => jtag_debug_module_select.IN1
jtag_debug_module_write => jtag_debug_module_write.IN1
jtag_debug_module_writedata[0] => jtag_debug_module_writedata[0].IN1
jtag_debug_module_writedata[1] => jtag_debug_module_writedata[1].IN1
jtag_debug_module_writedata[2] => jtag_debug_module_writedata[2].IN1
jtag_debug_module_writedata[3] => jtag_debug_module_writedata[3].IN1
jtag_debug_module_writedata[4] => jtag_debug_module_writedata[4].IN1
jtag_debug_module_writedata[5] => jtag_debug_module_writedata[5].IN1
jtag_debug_module_writedata[6] => jtag_debug_module_writedata[6].IN1
jtag_debug_module_writedata[7] => jtag_debug_module_writedata[7].IN1
jtag_debug_module_writedata[8] => jtag_debug_module_writedata[8].IN1
jtag_debug_module_writedata[9] => jtag_debug_module_writedata[9].IN1
jtag_debug_module_writedata[10] => jtag_debug_module_writedata[10].IN1
jtag_debug_module_writedata[11] => jtag_debug_module_writedata[11].IN1
jtag_debug_module_writedata[12] => jtag_debug_module_writedata[12].IN1
jtag_debug_module_writedata[13] => jtag_debug_module_writedata[13].IN1
jtag_debug_module_writedata[14] => jtag_debug_module_writedata[14].IN1
jtag_debug_module_writedata[15] => jtag_debug_module_writedata[15].IN1
jtag_debug_module_writedata[16] => jtag_debug_module_writedata[16].IN1
jtag_debug_module_writedata[17] => jtag_debug_module_writedata[17].IN1
jtag_debug_module_writedata[18] => jtag_debug_module_writedata[18].IN1
jtag_debug_module_writedata[19] => jtag_debug_module_writedata[19].IN1
jtag_debug_module_writedata[20] => jtag_debug_module_writedata[20].IN1
jtag_debug_module_writedata[21] => jtag_debug_module_writedata[21].IN1
jtag_debug_module_writedata[22] => jtag_debug_module_writedata[22].IN1
jtag_debug_module_writedata[23] => jtag_debug_module_writedata[23].IN1
jtag_debug_module_writedata[24] => jtag_debug_module_writedata[24].IN1
jtag_debug_module_writedata[25] => jtag_debug_module_writedata[25].IN1
jtag_debug_module_writedata[26] => jtag_debug_module_writedata[26].IN1
jtag_debug_module_writedata[27] => jtag_debug_module_writedata[27].IN1
jtag_debug_module_writedata[28] => jtag_debug_module_writedata[28].IN1
jtag_debug_module_writedata[29] => jtag_debug_module_writedata[29].IN1
jtag_debug_module_writedata[30] => jtag_debug_module_writedata[30].IN1
jtag_debug_module_writedata[31] => jtag_debug_module_writedata[31].IN1
reset_n => reset_n.IN3
d_address[0] <= A_mem_baddr[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= A_mem_baddr[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= A_mem_baddr[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= A_mem_baddr[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= A_mem_baddr[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= A_mem_baddr[5].DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= A_mem_baddr[6].DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= A_mem_baddr[7].DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= A_mem_baddr[8].DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= A_mem_baddr[9].DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= A_mem_baddr[10].DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= A_mem_baddr[11].DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= A_mem_baddr[12].DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= A_mem_baddr[13].DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= A_mem_baddr[14].DB_MAX_OUTPUT_PORT_TYPE
d_address[15] <= A_mem_baddr[15].DB_MAX_OUTPUT_PORT_TYPE
d_address[16] <= A_mem_baddr[16].DB_MAX_OUTPUT_PORT_TYPE
d_address[17] <= A_mem_baddr[17].DB_MAX_OUTPUT_PORT_TYPE
d_address[18] <= A_mem_baddr[18].DB_MAX_OUTPUT_PORT_TYPE
d_address[19] <= A_mem_baddr[19].DB_MAX_OUTPUT_PORT_TYPE
d_address[20] <= A_mem_baddr[20].DB_MAX_OUTPUT_PORT_TYPE
d_address[21] <= A_mem_baddr[21].DB_MAX_OUTPUT_PORT_TYPE
d_address[22] <= A_mem_baddr[22].DB_MAX_OUTPUT_PORT_TYPE
d_address[23] <= A_mem_baddr[23].DB_MAX_OUTPUT_PORT_TYPE
d_address[24] <= A_mem_baddr[24].DB_MAX_OUTPUT_PORT_TYPE
d_address[25] <= A_mem_baddr[25].DB_MAX_OUTPUT_PORT_TYPE
d_address[26] <= A_mem_baddr[26].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= A_mem_byte_en[0].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= A_mem_byte_en[1].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= A_mem_byte_en[2].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= A_mem_byte_en[3].DB_MAX_OUTPUT_PORT_TYPE
d_read <= d_read.DB_MAX_OUTPUT_PORT_TYPE
d_write <= d_write.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[0] <= A_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= A_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= A_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= A_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= A_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= A_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= A_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= A_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= A_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= A_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= A_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= A_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= A_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= A_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= A_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= A_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= A_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= A_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= A_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= A_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= A_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= A_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= A_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= A_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= A_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= A_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= A_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= A_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= A_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= A_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= A_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= A_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
i_address[0] <= i_address[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[1] <= i_address[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[2] <= i_address[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= i_address[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= i_address[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= ic_fill_line[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= ic_fill_line[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= ic_fill_line[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= ic_fill_line[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= ic_fill_line[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= ic_fill_line[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= ic_fill_line[6].DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= i_address[12].DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= i_address[13].DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= i_address[14].DB_MAX_OUTPUT_PORT_TYPE
i_address[15] <= i_address[15].DB_MAX_OUTPUT_PORT_TYPE
i_address[16] <= i_address[16].DB_MAX_OUTPUT_PORT_TYPE
i_address[17] <= i_address[17].DB_MAX_OUTPUT_PORT_TYPE
i_address[18] <= i_address[18].DB_MAX_OUTPUT_PORT_TYPE
i_address[19] <= i_address[19].DB_MAX_OUTPUT_PORT_TYPE
i_address[20] <= i_address[20].DB_MAX_OUTPUT_PORT_TYPE
i_address[21] <= i_address[21].DB_MAX_OUTPUT_PORT_TYPE
i_address[22] <= i_address[22].DB_MAX_OUTPUT_PORT_TYPE
i_address[23] <= i_address[23].DB_MAX_OUTPUT_PORT_TYPE
i_address[24] <= i_address[24].DB_MAX_OUTPUT_PORT_TYPE
i_address[25] <= i_address[25].DB_MAX_OUTPUT_PORT_TYPE
i_address[26] <= i_address[26].DB_MAX_OUTPUT_PORT_TYPE
i_read <= i_read.DB_MAX_OUTPUT_PORT_TYPE
jtag_debug_module_debugaccess_to_roms <= cpu_nios2_oci:the_cpu_nios2_oci.jtag_debug_module_debugaccess_to_roms
jtag_debug_module_readdata[0] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[1] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[2] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[3] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[4] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[5] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[6] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[7] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[8] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[9] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[10] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[11] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[12] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[13] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[14] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[15] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[16] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[17] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[18] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[19] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[20] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[21] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[22] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[23] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[24] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[25] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[26] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[27] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[28] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[29] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[30] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[31] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_resetrequest <= cpu_nios2_oci:the_cpu_nios2_oci.resetrequest


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench
A_bstatus_reg[0] => ~NO_FANOUT~
A_bstatus_reg[1] => ~NO_FANOUT~
A_bstatus_reg[2] => ~NO_FANOUT~
A_bstatus_reg[3] => ~NO_FANOUT~
A_bstatus_reg[4] => ~NO_FANOUT~
A_bstatus_reg[5] => ~NO_FANOUT~
A_bstatus_reg[6] => ~NO_FANOUT~
A_bstatus_reg[7] => ~NO_FANOUT~
A_bstatus_reg[8] => ~NO_FANOUT~
A_bstatus_reg[9] => ~NO_FANOUT~
A_bstatus_reg[10] => ~NO_FANOUT~
A_bstatus_reg[11] => ~NO_FANOUT~
A_bstatus_reg[12] => ~NO_FANOUT~
A_bstatus_reg[13] => ~NO_FANOUT~
A_bstatus_reg[14] => ~NO_FANOUT~
A_bstatus_reg[15] => ~NO_FANOUT~
A_bstatus_reg[16] => ~NO_FANOUT~
A_bstatus_reg[17] => ~NO_FANOUT~
A_bstatus_reg[18] => ~NO_FANOUT~
A_bstatus_reg[19] => ~NO_FANOUT~
A_bstatus_reg[20] => ~NO_FANOUT~
A_bstatus_reg[21] => ~NO_FANOUT~
A_bstatus_reg[22] => ~NO_FANOUT~
A_bstatus_reg[23] => ~NO_FANOUT~
A_bstatus_reg[24] => ~NO_FANOUT~
A_bstatus_reg[25] => ~NO_FANOUT~
A_bstatus_reg[26] => ~NO_FANOUT~
A_bstatus_reg[27] => ~NO_FANOUT~
A_bstatus_reg[28] => ~NO_FANOUT~
A_bstatus_reg[29] => ~NO_FANOUT~
A_bstatus_reg[30] => ~NO_FANOUT~
A_bstatus_reg[31] => ~NO_FANOUT~
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_ctrl_ld_non_io => ~NO_FANOUT~
A_dst_regnum[0] => ~NO_FANOUT~
A_dst_regnum[1] => ~NO_FANOUT~
A_dst_regnum[2] => ~NO_FANOUT~
A_dst_regnum[3] => ~NO_FANOUT~
A_dst_regnum[4] => ~NO_FANOUT~
A_en => ~NO_FANOUT~
A_estatus_reg[0] => ~NO_FANOUT~
A_estatus_reg[1] => ~NO_FANOUT~
A_estatus_reg[2] => ~NO_FANOUT~
A_estatus_reg[3] => ~NO_FANOUT~
A_estatus_reg[4] => ~NO_FANOUT~
A_estatus_reg[5] => ~NO_FANOUT~
A_estatus_reg[6] => ~NO_FANOUT~
A_estatus_reg[7] => ~NO_FANOUT~
A_estatus_reg[8] => ~NO_FANOUT~
A_estatus_reg[9] => ~NO_FANOUT~
A_estatus_reg[10] => ~NO_FANOUT~
A_estatus_reg[11] => ~NO_FANOUT~
A_estatus_reg[12] => ~NO_FANOUT~
A_estatus_reg[13] => ~NO_FANOUT~
A_estatus_reg[14] => ~NO_FANOUT~
A_estatus_reg[15] => ~NO_FANOUT~
A_estatus_reg[16] => ~NO_FANOUT~
A_estatus_reg[17] => ~NO_FANOUT~
A_estatus_reg[18] => ~NO_FANOUT~
A_estatus_reg[19] => ~NO_FANOUT~
A_estatus_reg[20] => ~NO_FANOUT~
A_estatus_reg[21] => ~NO_FANOUT~
A_estatus_reg[22] => ~NO_FANOUT~
A_estatus_reg[23] => ~NO_FANOUT~
A_estatus_reg[24] => ~NO_FANOUT~
A_estatus_reg[25] => ~NO_FANOUT~
A_estatus_reg[26] => ~NO_FANOUT~
A_estatus_reg[27] => ~NO_FANOUT~
A_estatus_reg[28] => ~NO_FANOUT~
A_estatus_reg[29] => ~NO_FANOUT~
A_estatus_reg[30] => ~NO_FANOUT~
A_estatus_reg[31] => ~NO_FANOUT~
A_ienable_reg[0] => ~NO_FANOUT~
A_ienable_reg[1] => ~NO_FANOUT~
A_ienable_reg[2] => ~NO_FANOUT~
A_ienable_reg[3] => ~NO_FANOUT~
A_ienable_reg[4] => ~NO_FANOUT~
A_ienable_reg[5] => ~NO_FANOUT~
A_ienable_reg[6] => ~NO_FANOUT~
A_ienable_reg[7] => ~NO_FANOUT~
A_ienable_reg[8] => ~NO_FANOUT~
A_ienable_reg[9] => ~NO_FANOUT~
A_ienable_reg[10] => ~NO_FANOUT~
A_ienable_reg[11] => ~NO_FANOUT~
A_ienable_reg[12] => ~NO_FANOUT~
A_ienable_reg[13] => ~NO_FANOUT~
A_ienable_reg[14] => ~NO_FANOUT~
A_ienable_reg[15] => ~NO_FANOUT~
A_ienable_reg[16] => ~NO_FANOUT~
A_ienable_reg[17] => ~NO_FANOUT~
A_ienable_reg[18] => ~NO_FANOUT~
A_ienable_reg[19] => ~NO_FANOUT~
A_ienable_reg[20] => ~NO_FANOUT~
A_ienable_reg[21] => ~NO_FANOUT~
A_ienable_reg[22] => ~NO_FANOUT~
A_ienable_reg[23] => ~NO_FANOUT~
A_ienable_reg[24] => ~NO_FANOUT~
A_ienable_reg[25] => ~NO_FANOUT~
A_ienable_reg[26] => ~NO_FANOUT~
A_ienable_reg[27] => ~NO_FANOUT~
A_ienable_reg[28] => ~NO_FANOUT~
A_ienable_reg[29] => ~NO_FANOUT~
A_ienable_reg[30] => ~NO_FANOUT~
A_ienable_reg[31] => ~NO_FANOUT~
A_ipending_reg[0] => ~NO_FANOUT~
A_ipending_reg[1] => ~NO_FANOUT~
A_ipending_reg[2] => ~NO_FANOUT~
A_ipending_reg[3] => ~NO_FANOUT~
A_ipending_reg[4] => ~NO_FANOUT~
A_ipending_reg[5] => ~NO_FANOUT~
A_ipending_reg[6] => ~NO_FANOUT~
A_ipending_reg[7] => ~NO_FANOUT~
A_ipending_reg[8] => ~NO_FANOUT~
A_ipending_reg[9] => ~NO_FANOUT~
A_ipending_reg[10] => ~NO_FANOUT~
A_ipending_reg[11] => ~NO_FANOUT~
A_ipending_reg[12] => ~NO_FANOUT~
A_ipending_reg[13] => ~NO_FANOUT~
A_ipending_reg[14] => ~NO_FANOUT~
A_ipending_reg[15] => ~NO_FANOUT~
A_ipending_reg[16] => ~NO_FANOUT~
A_ipending_reg[17] => ~NO_FANOUT~
A_ipending_reg[18] => ~NO_FANOUT~
A_ipending_reg[19] => ~NO_FANOUT~
A_ipending_reg[20] => ~NO_FANOUT~
A_ipending_reg[21] => ~NO_FANOUT~
A_ipending_reg[22] => ~NO_FANOUT~
A_ipending_reg[23] => ~NO_FANOUT~
A_ipending_reg[24] => ~NO_FANOUT~
A_ipending_reg[25] => ~NO_FANOUT~
A_ipending_reg[26] => ~NO_FANOUT~
A_ipending_reg[27] => ~NO_FANOUT~
A_ipending_reg[28] => ~NO_FANOUT~
A_ipending_reg[29] => ~NO_FANOUT~
A_ipending_reg[30] => ~NO_FANOUT~
A_ipending_reg[31] => ~NO_FANOUT~
A_iw[0] => ~NO_FANOUT~
A_iw[1] => ~NO_FANOUT~
A_iw[2] => ~NO_FANOUT~
A_iw[3] => ~NO_FANOUT~
A_iw[4] => ~NO_FANOUT~
A_iw[5] => ~NO_FANOUT~
A_iw[6] => ~NO_FANOUT~
A_iw[7] => ~NO_FANOUT~
A_iw[8] => ~NO_FANOUT~
A_iw[9] => ~NO_FANOUT~
A_iw[10] => ~NO_FANOUT~
A_iw[11] => ~NO_FANOUT~
A_iw[12] => ~NO_FANOUT~
A_iw[13] => ~NO_FANOUT~
A_iw[14] => ~NO_FANOUT~
A_iw[15] => ~NO_FANOUT~
A_iw[16] => ~NO_FANOUT~
A_iw[17] => ~NO_FANOUT~
A_iw[18] => ~NO_FANOUT~
A_iw[19] => ~NO_FANOUT~
A_iw[20] => ~NO_FANOUT~
A_iw[21] => ~NO_FANOUT~
A_iw[22] => ~NO_FANOUT~
A_iw[23] => ~NO_FANOUT~
A_iw[24] => ~NO_FANOUT~
A_iw[25] => ~NO_FANOUT~
A_iw[26] => ~NO_FANOUT~
A_iw[27] => ~NO_FANOUT~
A_iw[28] => ~NO_FANOUT~
A_iw[29] => ~NO_FANOUT~
A_iw[30] => ~NO_FANOUT~
A_iw[31] => ~NO_FANOUT~
A_mem_byte_en[0] => ~NO_FANOUT~
A_mem_byte_en[1] => ~NO_FANOUT~
A_mem_byte_en[2] => ~NO_FANOUT~
A_mem_byte_en[3] => ~NO_FANOUT~
A_op_hbreak => ~NO_FANOUT~
A_op_intr => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_pcb[25] => ~NO_FANOUT~
A_pcb[26] => ~NO_FANOUT~
A_st_data[0] => ~NO_FANOUT~
A_st_data[1] => ~NO_FANOUT~
A_st_data[2] => ~NO_FANOUT~
A_st_data[3] => ~NO_FANOUT~
A_st_data[4] => ~NO_FANOUT~
A_st_data[5] => ~NO_FANOUT~
A_st_data[6] => ~NO_FANOUT~
A_st_data[7] => ~NO_FANOUT~
A_st_data[8] => ~NO_FANOUT~
A_st_data[9] => ~NO_FANOUT~
A_st_data[10] => ~NO_FANOUT~
A_st_data[11] => ~NO_FANOUT~
A_st_data[12] => ~NO_FANOUT~
A_st_data[13] => ~NO_FANOUT~
A_st_data[14] => ~NO_FANOUT~
A_st_data[15] => ~NO_FANOUT~
A_st_data[16] => ~NO_FANOUT~
A_st_data[17] => ~NO_FANOUT~
A_st_data[18] => ~NO_FANOUT~
A_st_data[19] => ~NO_FANOUT~
A_st_data[20] => ~NO_FANOUT~
A_st_data[21] => ~NO_FANOUT~
A_st_data[22] => ~NO_FANOUT~
A_st_data[23] => ~NO_FANOUT~
A_st_data[24] => ~NO_FANOUT~
A_st_data[25] => ~NO_FANOUT~
A_st_data[26] => ~NO_FANOUT~
A_st_data[27] => ~NO_FANOUT~
A_st_data[28] => ~NO_FANOUT~
A_st_data[29] => ~NO_FANOUT~
A_st_data[30] => ~NO_FANOUT~
A_st_data[31] => ~NO_FANOUT~
A_status_reg[0] => ~NO_FANOUT~
A_status_reg[1] => ~NO_FANOUT~
A_status_reg[2] => ~NO_FANOUT~
A_status_reg[3] => ~NO_FANOUT~
A_status_reg[4] => ~NO_FANOUT~
A_status_reg[5] => ~NO_FANOUT~
A_status_reg[6] => ~NO_FANOUT~
A_status_reg[7] => ~NO_FANOUT~
A_status_reg[8] => ~NO_FANOUT~
A_status_reg[9] => ~NO_FANOUT~
A_status_reg[10] => ~NO_FANOUT~
A_status_reg[11] => ~NO_FANOUT~
A_status_reg[12] => ~NO_FANOUT~
A_status_reg[13] => ~NO_FANOUT~
A_status_reg[14] => ~NO_FANOUT~
A_status_reg[15] => ~NO_FANOUT~
A_status_reg[16] => ~NO_FANOUT~
A_status_reg[17] => ~NO_FANOUT~
A_status_reg[18] => ~NO_FANOUT~
A_status_reg[19] => ~NO_FANOUT~
A_status_reg[20] => ~NO_FANOUT~
A_status_reg[21] => ~NO_FANOUT~
A_status_reg[22] => ~NO_FANOUT~
A_status_reg[23] => ~NO_FANOUT~
A_status_reg[24] => ~NO_FANOUT~
A_status_reg[25] => ~NO_FANOUT~
A_status_reg[26] => ~NO_FANOUT~
A_status_reg[27] => ~NO_FANOUT~
A_status_reg[28] => ~NO_FANOUT~
A_status_reg[29] => ~NO_FANOUT~
A_status_reg[30] => ~NO_FANOUT~
A_status_reg[31] => ~NO_FANOUT~
A_valid => ~NO_FANOUT~
A_wr_data_unfiltered[0] => A_wr_data_filtered[0].DATAIN
A_wr_data_unfiltered[1] => A_wr_data_filtered[1].DATAIN
A_wr_data_unfiltered[2] => A_wr_data_filtered[2].DATAIN
A_wr_data_unfiltered[3] => A_wr_data_filtered[3].DATAIN
A_wr_data_unfiltered[4] => A_wr_data_filtered[4].DATAIN
A_wr_data_unfiltered[5] => A_wr_data_filtered[5].DATAIN
A_wr_data_unfiltered[6] => A_wr_data_filtered[6].DATAIN
A_wr_data_unfiltered[7] => A_wr_data_filtered[7].DATAIN
A_wr_data_unfiltered[8] => A_wr_data_filtered[8].DATAIN
A_wr_data_unfiltered[9] => A_wr_data_filtered[9].DATAIN
A_wr_data_unfiltered[10] => A_wr_data_filtered[10].DATAIN
A_wr_data_unfiltered[11] => A_wr_data_filtered[11].DATAIN
A_wr_data_unfiltered[12] => A_wr_data_filtered[12].DATAIN
A_wr_data_unfiltered[13] => A_wr_data_filtered[13].DATAIN
A_wr_data_unfiltered[14] => A_wr_data_filtered[14].DATAIN
A_wr_data_unfiltered[15] => A_wr_data_filtered[15].DATAIN
A_wr_data_unfiltered[16] => A_wr_data_filtered[16].DATAIN
A_wr_data_unfiltered[17] => A_wr_data_filtered[17].DATAIN
A_wr_data_unfiltered[18] => A_wr_data_filtered[18].DATAIN
A_wr_data_unfiltered[19] => A_wr_data_filtered[19].DATAIN
A_wr_data_unfiltered[20] => A_wr_data_filtered[20].DATAIN
A_wr_data_unfiltered[21] => A_wr_data_filtered[21].DATAIN
A_wr_data_unfiltered[22] => A_wr_data_filtered[22].DATAIN
A_wr_data_unfiltered[23] => A_wr_data_filtered[23].DATAIN
A_wr_data_unfiltered[24] => A_wr_data_filtered[24].DATAIN
A_wr_data_unfiltered[25] => A_wr_data_filtered[25].DATAIN
A_wr_data_unfiltered[26] => A_wr_data_filtered[26].DATAIN
A_wr_data_unfiltered[27] => A_wr_data_filtered[27].DATAIN
A_wr_data_unfiltered[28] => A_wr_data_filtered[28].DATAIN
A_wr_data_unfiltered[29] => A_wr_data_filtered[29].DATAIN
A_wr_data_unfiltered[30] => A_wr_data_filtered[30].DATAIN
A_wr_data_unfiltered[31] => A_wr_data_filtered[31].DATAIN
A_wr_dst_reg => ~NO_FANOUT~
E_add_br_to_taken_history_unfiltered => E_add_br_to_taken_history_filtered.DATAIN
E_logic_result[0] => Equal0.IN31
E_logic_result[1] => Equal0.IN30
E_logic_result[2] => Equal0.IN29
E_logic_result[3] => Equal0.IN28
E_logic_result[4] => Equal0.IN27
E_logic_result[5] => Equal0.IN26
E_logic_result[6] => Equal0.IN25
E_logic_result[7] => Equal0.IN24
E_logic_result[8] => Equal0.IN23
E_logic_result[9] => Equal0.IN22
E_logic_result[10] => Equal0.IN21
E_logic_result[11] => Equal0.IN20
E_logic_result[12] => Equal0.IN19
E_logic_result[13] => Equal0.IN18
E_logic_result[14] => Equal0.IN17
E_logic_result[15] => Equal0.IN16
E_logic_result[16] => Equal0.IN15
E_logic_result[17] => Equal0.IN14
E_logic_result[18] => Equal0.IN13
E_logic_result[19] => Equal0.IN12
E_logic_result[20] => Equal0.IN11
E_logic_result[21] => Equal0.IN10
E_logic_result[22] => Equal0.IN9
E_logic_result[23] => Equal0.IN8
E_logic_result[24] => Equal0.IN7
E_logic_result[25] => Equal0.IN6
E_logic_result[26] => Equal0.IN5
E_logic_result[27] => Equal0.IN4
E_logic_result[28] => Equal0.IN3
E_logic_result[29] => Equal0.IN2
E_logic_result[30] => Equal0.IN1
E_logic_result[31] => Equal0.IN0
E_valid => ~NO_FANOUT~
M_bht_ptr_unfiltered[0] => M_bht_ptr_filtered[0].DATAIN
M_bht_ptr_unfiltered[1] => M_bht_ptr_filtered[1].DATAIN
M_bht_ptr_unfiltered[2] => M_bht_ptr_filtered[2].DATAIN
M_bht_ptr_unfiltered[3] => M_bht_ptr_filtered[3].DATAIN
M_bht_ptr_unfiltered[4] => M_bht_ptr_filtered[4].DATAIN
M_bht_ptr_unfiltered[5] => M_bht_ptr_filtered[5].DATAIN
M_bht_ptr_unfiltered[6] => M_bht_ptr_filtered[6].DATAIN
M_bht_ptr_unfiltered[7] => M_bht_ptr_filtered[7].DATAIN
M_bht_wr_data_unfiltered[0] => M_bht_wr_data_filtered[0].DATAIN
M_bht_wr_data_unfiltered[1] => M_bht_wr_data_filtered[1].DATAIN
M_bht_wr_en_unfiltered => M_bht_wr_en_filtered.DATAIN
M_mem_baddr[0] => ~NO_FANOUT~
M_mem_baddr[1] => ~NO_FANOUT~
M_mem_baddr[2] => ~NO_FANOUT~
M_mem_baddr[3] => ~NO_FANOUT~
M_mem_baddr[4] => ~NO_FANOUT~
M_mem_baddr[5] => ~NO_FANOUT~
M_mem_baddr[6] => ~NO_FANOUT~
M_mem_baddr[7] => ~NO_FANOUT~
M_mem_baddr[8] => ~NO_FANOUT~
M_mem_baddr[9] => ~NO_FANOUT~
M_mem_baddr[10] => ~NO_FANOUT~
M_mem_baddr[11] => ~NO_FANOUT~
M_mem_baddr[12] => ~NO_FANOUT~
M_mem_baddr[13] => ~NO_FANOUT~
M_mem_baddr[14] => ~NO_FANOUT~
M_mem_baddr[15] => ~NO_FANOUT~
M_mem_baddr[16] => ~NO_FANOUT~
M_mem_baddr[17] => ~NO_FANOUT~
M_mem_baddr[18] => ~NO_FANOUT~
M_mem_baddr[19] => ~NO_FANOUT~
M_mem_baddr[20] => ~NO_FANOUT~
M_mem_baddr[21] => ~NO_FANOUT~
M_mem_baddr[22] => ~NO_FANOUT~
M_mem_baddr[23] => ~NO_FANOUT~
M_mem_baddr[24] => ~NO_FANOUT~
M_mem_baddr[25] => ~NO_FANOUT~
M_mem_baddr[26] => ~NO_FANOUT~
M_target_pcb[0] => ~NO_FANOUT~
M_target_pcb[1] => ~NO_FANOUT~
M_target_pcb[2] => ~NO_FANOUT~
M_target_pcb[3] => ~NO_FANOUT~
M_target_pcb[4] => ~NO_FANOUT~
M_target_pcb[5] => ~NO_FANOUT~
M_target_pcb[6] => ~NO_FANOUT~
M_target_pcb[7] => ~NO_FANOUT~
M_target_pcb[8] => ~NO_FANOUT~
M_target_pcb[9] => ~NO_FANOUT~
M_target_pcb[10] => ~NO_FANOUT~
M_target_pcb[11] => ~NO_FANOUT~
M_target_pcb[12] => ~NO_FANOUT~
M_target_pcb[13] => ~NO_FANOUT~
M_target_pcb[14] => ~NO_FANOUT~
M_target_pcb[15] => ~NO_FANOUT~
M_target_pcb[16] => ~NO_FANOUT~
M_target_pcb[17] => ~NO_FANOUT~
M_target_pcb[18] => ~NO_FANOUT~
M_target_pcb[19] => ~NO_FANOUT~
M_target_pcb[20] => ~NO_FANOUT~
M_target_pcb[21] => ~NO_FANOUT~
M_target_pcb[22] => ~NO_FANOUT~
M_target_pcb[23] => ~NO_FANOUT~
M_target_pcb[24] => ~NO_FANOUT~
M_target_pcb[25] => ~NO_FANOUT~
M_target_pcb[26] => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
W_dst_regnum[0] => ~NO_FANOUT~
W_dst_regnum[1] => ~NO_FANOUT~
W_dst_regnum[2] => ~NO_FANOUT~
W_dst_regnum[3] => ~NO_FANOUT~
W_dst_regnum[4] => ~NO_FANOUT~
W_iw[0] => ~NO_FANOUT~
W_iw[1] => ~NO_FANOUT~
W_iw[2] => ~NO_FANOUT~
W_iw[3] => ~NO_FANOUT~
W_iw[4] => ~NO_FANOUT~
W_iw[5] => ~NO_FANOUT~
W_iw[6] => ~NO_FANOUT~
W_iw[7] => ~NO_FANOUT~
W_iw[8] => ~NO_FANOUT~
W_iw[9] => ~NO_FANOUT~
W_iw[10] => ~NO_FANOUT~
W_iw[11] => ~NO_FANOUT~
W_iw[12] => ~NO_FANOUT~
W_iw[13] => ~NO_FANOUT~
W_iw[14] => ~NO_FANOUT~
W_iw[15] => ~NO_FANOUT~
W_iw[16] => ~NO_FANOUT~
W_iw[17] => ~NO_FANOUT~
W_iw[18] => ~NO_FANOUT~
W_iw[19] => ~NO_FANOUT~
W_iw[20] => ~NO_FANOUT~
W_iw[21] => ~NO_FANOUT~
W_iw[22] => ~NO_FANOUT~
W_iw[23] => ~NO_FANOUT~
W_iw[24] => ~NO_FANOUT~
W_iw[25] => ~NO_FANOUT~
W_iw[26] => ~NO_FANOUT~
W_iw[27] => ~NO_FANOUT~
W_iw[28] => ~NO_FANOUT~
W_iw[29] => ~NO_FANOUT~
W_iw[30] => ~NO_FANOUT~
W_iw[31] => ~NO_FANOUT~
W_iw_op[0] => ~NO_FANOUT~
W_iw_op[1] => ~NO_FANOUT~
W_iw_op[2] => ~NO_FANOUT~
W_iw_op[3] => ~NO_FANOUT~
W_iw_op[4] => ~NO_FANOUT~
W_iw_op[5] => ~NO_FANOUT~
W_iw_opx[0] => ~NO_FANOUT~
W_iw_opx[1] => ~NO_FANOUT~
W_iw_opx[2] => ~NO_FANOUT~
W_iw_opx[3] => ~NO_FANOUT~
W_iw_opx[4] => ~NO_FANOUT~
W_iw_opx[5] => ~NO_FANOUT~
W_pcb[0] => ~NO_FANOUT~
W_pcb[1] => ~NO_FANOUT~
W_pcb[2] => ~NO_FANOUT~
W_pcb[3] => ~NO_FANOUT~
W_pcb[4] => ~NO_FANOUT~
W_pcb[5] => ~NO_FANOUT~
W_pcb[6] => ~NO_FANOUT~
W_pcb[7] => ~NO_FANOUT~
W_pcb[8] => ~NO_FANOUT~
W_pcb[9] => ~NO_FANOUT~
W_pcb[10] => ~NO_FANOUT~
W_pcb[11] => ~NO_FANOUT~
W_pcb[12] => ~NO_FANOUT~
W_pcb[13] => ~NO_FANOUT~
W_pcb[14] => ~NO_FANOUT~
W_pcb[15] => ~NO_FANOUT~
W_pcb[16] => ~NO_FANOUT~
W_pcb[17] => ~NO_FANOUT~
W_pcb[18] => ~NO_FANOUT~
W_pcb[19] => ~NO_FANOUT~
W_pcb[20] => ~NO_FANOUT~
W_pcb[21] => ~NO_FANOUT~
W_pcb[22] => ~NO_FANOUT~
W_pcb[23] => ~NO_FANOUT~
W_pcb[24] => ~NO_FANOUT~
W_pcb[25] => ~NO_FANOUT~
W_pcb[26] => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_wr_dst_reg => ~NO_FANOUT~
clk => ~NO_FANOUT~
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_address[20] => ~NO_FANOUT~
d_address[21] => ~NO_FANOUT~
d_address[22] => ~NO_FANOUT~
d_address[23] => ~NO_FANOUT~
d_address[24] => ~NO_FANOUT~
d_address[25] => ~NO_FANOUT~
d_address[26] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write => ~NO_FANOUT~
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_address[18] => ~NO_FANOUT~
i_address[19] => ~NO_FANOUT~
i_address[20] => ~NO_FANOUT~
i_address[21] => ~NO_FANOUT~
i_address[22] => ~NO_FANOUT~
i_address[23] => ~NO_FANOUT~
i_address[24] => ~NO_FANOUT~
i_address[25] => ~NO_FANOUT~
i_address[26] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdatavalid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
A_wr_data_filtered[0] <= A_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[1] <= A_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[2] <= A_wr_data_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[3] <= A_wr_data_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[4] <= A_wr_data_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[5] <= A_wr_data_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[6] <= A_wr_data_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[7] <= A_wr_data_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[8] <= A_wr_data_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[9] <= A_wr_data_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[10] <= A_wr_data_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[11] <= A_wr_data_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[12] <= A_wr_data_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[13] <= A_wr_data_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[14] <= A_wr_data_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[15] <= A_wr_data_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[16] <= A_wr_data_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[17] <= A_wr_data_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[18] <= A_wr_data_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[19] <= A_wr_data_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[20] <= A_wr_data_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[21] <= A_wr_data_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[22] <= A_wr_data_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[23] <= A_wr_data_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[24] <= A_wr_data_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[25] <= A_wr_data_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[26] <= A_wr_data_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[27] <= A_wr_data_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[28] <= A_wr_data_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[29] <= A_wr_data_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[30] <= A_wr_data_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[31] <= A_wr_data_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE
E_add_br_to_taken_history_filtered <= E_add_br_to_taken_history_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
E_src1_eq_src2 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[0] <= M_bht_ptr_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[1] <= M_bht_ptr_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[2] <= M_bht_ptr_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[3] <= M_bht_ptr_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[4] <= M_bht_ptr_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[5] <= M_bht_ptr_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[6] <= M_bht_ptr_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[7] <= M_bht_ptr_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[0] <= M_bht_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[1] <= M_bht_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_en_filtered <= M_bht_wr_en_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
test_has_ended <= <GND>


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram
wren_a => altsyncram_cjd1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_cjd1:auto_generated.rden_b
data_a[0] => altsyncram_cjd1:auto_generated.data_a[0]
data_a[1] => altsyncram_cjd1:auto_generated.data_a[1]
data_a[2] => altsyncram_cjd1:auto_generated.data_a[2]
data_a[3] => altsyncram_cjd1:auto_generated.data_a[3]
data_a[4] => altsyncram_cjd1:auto_generated.data_a[4]
data_a[5] => altsyncram_cjd1:auto_generated.data_a[5]
data_a[6] => altsyncram_cjd1:auto_generated.data_a[6]
data_a[7] => altsyncram_cjd1:auto_generated.data_a[7]
data_a[8] => altsyncram_cjd1:auto_generated.data_a[8]
data_a[9] => altsyncram_cjd1:auto_generated.data_a[9]
data_a[10] => altsyncram_cjd1:auto_generated.data_a[10]
data_a[11] => altsyncram_cjd1:auto_generated.data_a[11]
data_a[12] => altsyncram_cjd1:auto_generated.data_a[12]
data_a[13] => altsyncram_cjd1:auto_generated.data_a[13]
data_a[14] => altsyncram_cjd1:auto_generated.data_a[14]
data_a[15] => altsyncram_cjd1:auto_generated.data_a[15]
data_a[16] => altsyncram_cjd1:auto_generated.data_a[16]
data_a[17] => altsyncram_cjd1:auto_generated.data_a[17]
data_a[18] => altsyncram_cjd1:auto_generated.data_a[18]
data_a[19] => altsyncram_cjd1:auto_generated.data_a[19]
data_a[20] => altsyncram_cjd1:auto_generated.data_a[20]
data_a[21] => altsyncram_cjd1:auto_generated.data_a[21]
data_a[22] => altsyncram_cjd1:auto_generated.data_a[22]
data_a[23] => altsyncram_cjd1:auto_generated.data_a[23]
data_a[24] => altsyncram_cjd1:auto_generated.data_a[24]
data_a[25] => altsyncram_cjd1:auto_generated.data_a[25]
data_a[26] => altsyncram_cjd1:auto_generated.data_a[26]
data_a[27] => altsyncram_cjd1:auto_generated.data_a[27]
data_a[28] => altsyncram_cjd1:auto_generated.data_a[28]
data_a[29] => altsyncram_cjd1:auto_generated.data_a[29]
data_a[30] => altsyncram_cjd1:auto_generated.data_a[30]
data_a[31] => altsyncram_cjd1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_cjd1:auto_generated.address_a[0]
address_a[1] => altsyncram_cjd1:auto_generated.address_a[1]
address_a[2] => altsyncram_cjd1:auto_generated.address_a[2]
address_a[3] => altsyncram_cjd1:auto_generated.address_a[3]
address_a[4] => altsyncram_cjd1:auto_generated.address_a[4]
address_a[5] => altsyncram_cjd1:auto_generated.address_a[5]
address_a[6] => altsyncram_cjd1:auto_generated.address_a[6]
address_a[7] => altsyncram_cjd1:auto_generated.address_a[7]
address_a[8] => altsyncram_cjd1:auto_generated.address_a[8]
address_a[9] => altsyncram_cjd1:auto_generated.address_a[9]
address_b[0] => altsyncram_cjd1:auto_generated.address_b[0]
address_b[1] => altsyncram_cjd1:auto_generated.address_b[1]
address_b[2] => altsyncram_cjd1:auto_generated.address_b[2]
address_b[3] => altsyncram_cjd1:auto_generated.address_b[3]
address_b[4] => altsyncram_cjd1:auto_generated.address_b[4]
address_b[5] => altsyncram_cjd1:auto_generated.address_b[5]
address_b[6] => altsyncram_cjd1:auto_generated.address_b[6]
address_b[7] => altsyncram_cjd1:auto_generated.address_b[7]
address_b[8] => altsyncram_cjd1:auto_generated.address_b[8]
address_b[9] => altsyncram_cjd1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cjd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_cjd1:auto_generated.q_b[0]
q_b[1] <= altsyncram_cjd1:auto_generated.q_b[1]
q_b[2] <= altsyncram_cjd1:auto_generated.q_b[2]
q_b[3] <= altsyncram_cjd1:auto_generated.q_b[3]
q_b[4] <= altsyncram_cjd1:auto_generated.q_b[4]
q_b[5] <= altsyncram_cjd1:auto_generated.q_b[5]
q_b[6] <= altsyncram_cjd1:auto_generated.q_b[6]
q_b[7] <= altsyncram_cjd1:auto_generated.q_b[7]
q_b[8] <= altsyncram_cjd1:auto_generated.q_b[8]
q_b[9] <= altsyncram_cjd1:auto_generated.q_b[9]
q_b[10] <= altsyncram_cjd1:auto_generated.q_b[10]
q_b[11] <= altsyncram_cjd1:auto_generated.q_b[11]
q_b[12] <= altsyncram_cjd1:auto_generated.q_b[12]
q_b[13] <= altsyncram_cjd1:auto_generated.q_b[13]
q_b[14] <= altsyncram_cjd1:auto_generated.q_b[14]
q_b[15] <= altsyncram_cjd1:auto_generated.q_b[15]
q_b[16] <= altsyncram_cjd1:auto_generated.q_b[16]
q_b[17] <= altsyncram_cjd1:auto_generated.q_b[17]
q_b[18] <= altsyncram_cjd1:auto_generated.q_b[18]
q_b[19] <= altsyncram_cjd1:auto_generated.q_b[19]
q_b[20] <= altsyncram_cjd1:auto_generated.q_b[20]
q_b[21] <= altsyncram_cjd1:auto_generated.q_b[21]
q_b[22] <= altsyncram_cjd1:auto_generated.q_b[22]
q_b[23] <= altsyncram_cjd1:auto_generated.q_b[23]
q_b[24] <= altsyncram_cjd1:auto_generated.q_b[24]
q_b[25] <= altsyncram_cjd1:auto_generated.q_b[25]
q_b[26] <= altsyncram_cjd1:auto_generated.q_b[26]
q_b[27] <= altsyncram_cjd1:auto_generated.q_b[27]
q_b[28] <= altsyncram_cjd1:auto_generated.q_b[28]
q_b[29] <= altsyncram_cjd1:auto_generated.q_b[29]
q_b[30] <= altsyncram_cjd1:auto_generated.q_b[30]
q_b[31] <= altsyncram_cjd1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram
wren_a => altsyncram_k5g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_k5g1:auto_generated.rden_b
data_a[0] => altsyncram_k5g1:auto_generated.data_a[0]
data_a[1] => altsyncram_k5g1:auto_generated.data_a[1]
data_a[2] => altsyncram_k5g1:auto_generated.data_a[2]
data_a[3] => altsyncram_k5g1:auto_generated.data_a[3]
data_a[4] => altsyncram_k5g1:auto_generated.data_a[4]
data_a[5] => altsyncram_k5g1:auto_generated.data_a[5]
data_a[6] => altsyncram_k5g1:auto_generated.data_a[6]
data_a[7] => altsyncram_k5g1:auto_generated.data_a[7]
data_a[8] => altsyncram_k5g1:auto_generated.data_a[8]
data_a[9] => altsyncram_k5g1:auto_generated.data_a[9]
data_a[10] => altsyncram_k5g1:auto_generated.data_a[10]
data_a[11] => altsyncram_k5g1:auto_generated.data_a[11]
data_a[12] => altsyncram_k5g1:auto_generated.data_a[12]
data_a[13] => altsyncram_k5g1:auto_generated.data_a[13]
data_a[14] => altsyncram_k5g1:auto_generated.data_a[14]
data_a[15] => altsyncram_k5g1:auto_generated.data_a[15]
data_a[16] => altsyncram_k5g1:auto_generated.data_a[16]
data_a[17] => altsyncram_k5g1:auto_generated.data_a[17]
data_a[18] => altsyncram_k5g1:auto_generated.data_a[18]
data_a[19] => altsyncram_k5g1:auto_generated.data_a[19]
data_a[20] => altsyncram_k5g1:auto_generated.data_a[20]
data_a[21] => altsyncram_k5g1:auto_generated.data_a[21]
data_a[22] => altsyncram_k5g1:auto_generated.data_a[22]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
address_a[0] => altsyncram_k5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_k5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_k5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_k5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_k5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_k5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_k5g1:auto_generated.address_a[6]
address_b[0] => altsyncram_k5g1:auto_generated.address_b[0]
address_b[1] => altsyncram_k5g1:auto_generated.address_b[1]
address_b[2] => altsyncram_k5g1:auto_generated.address_b[2]
address_b[3] => altsyncram_k5g1:auto_generated.address_b[3]
address_b[4] => altsyncram_k5g1:auto_generated.address_b[4]
address_b[5] => altsyncram_k5g1:auto_generated.address_b[5]
address_b[6] => altsyncram_k5g1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_b[0] <= altsyncram_k5g1:auto_generated.q_b[0]
q_b[1] <= altsyncram_k5g1:auto_generated.q_b[1]
q_b[2] <= altsyncram_k5g1:auto_generated.q_b[2]
q_b[3] <= altsyncram_k5g1:auto_generated.q_b[3]
q_b[4] <= altsyncram_k5g1:auto_generated.q_b[4]
q_b[5] <= altsyncram_k5g1:auto_generated.q_b[5]
q_b[6] <= altsyncram_k5g1:auto_generated.q_b[6]
q_b[7] <= altsyncram_k5g1:auto_generated.q_b[7]
q_b[8] <= altsyncram_k5g1:auto_generated.q_b[8]
q_b[9] <= altsyncram_k5g1:auto_generated.q_b[9]
q_b[10] <= altsyncram_k5g1:auto_generated.q_b[10]
q_b[11] <= altsyncram_k5g1:auto_generated.q_b[11]
q_b[12] <= altsyncram_k5g1:auto_generated.q_b[12]
q_b[13] <= altsyncram_k5g1:auto_generated.q_b[13]
q_b[14] <= altsyncram_k5g1:auto_generated.q_b[14]
q_b[15] <= altsyncram_k5g1:auto_generated.q_b[15]
q_b[16] <= altsyncram_k5g1:auto_generated.q_b[16]
q_b[17] <= altsyncram_k5g1:auto_generated.q_b[17]
q_b[18] <= altsyncram_k5g1:auto_generated.q_b[18]
q_b[19] <= altsyncram_k5g1:auto_generated.q_b[19]
q_b[20] <= altsyncram_k5g1:auto_generated.q_b[20]
q_b[21] <= altsyncram_k5g1:auto_generated.q_b[21]
q_b[22] <= altsyncram_k5g1:auto_generated.q_b[22]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_k5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_bht_module:cpu_bht
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram
wren_a => altsyncram_bpf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_bpf1:auto_generated.rden_b
data_a[0] => altsyncram_bpf1:auto_generated.data_a[0]
data_a[1] => altsyncram_bpf1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_bpf1:auto_generated.address_a[0]
address_a[1] => altsyncram_bpf1:auto_generated.address_a[1]
address_a[2] => altsyncram_bpf1:auto_generated.address_a[2]
address_a[3] => altsyncram_bpf1:auto_generated.address_a[3]
address_a[4] => altsyncram_bpf1:auto_generated.address_a[4]
address_a[5] => altsyncram_bpf1:auto_generated.address_a[5]
address_a[6] => altsyncram_bpf1:auto_generated.address_a[6]
address_a[7] => altsyncram_bpf1:auto_generated.address_a[7]
address_b[0] => altsyncram_bpf1:auto_generated.address_b[0]
address_b[1] => altsyncram_bpf1:auto_generated.address_b[1]
address_b[2] => altsyncram_bpf1:auto_generated.address_b[2]
address_b[3] => altsyncram_bpf1:auto_generated.address_b[3]
address_b[4] => altsyncram_bpf1:auto_generated.address_b[4]
address_b[5] => altsyncram_bpf1:auto_generated.address_b[5]
address_b[6] => altsyncram_bpf1:auto_generated.address_b[6]
address_b[7] => altsyncram_bpf1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bpf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_bpf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_bpf1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_b7f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_b7f1:auto_generated.data_a[0]
data_a[1] => altsyncram_b7f1:auto_generated.data_a[1]
data_a[2] => altsyncram_b7f1:auto_generated.data_a[2]
data_a[3] => altsyncram_b7f1:auto_generated.data_a[3]
data_a[4] => altsyncram_b7f1:auto_generated.data_a[4]
data_a[5] => altsyncram_b7f1:auto_generated.data_a[5]
data_a[6] => altsyncram_b7f1:auto_generated.data_a[6]
data_a[7] => altsyncram_b7f1:auto_generated.data_a[7]
data_a[8] => altsyncram_b7f1:auto_generated.data_a[8]
data_a[9] => altsyncram_b7f1:auto_generated.data_a[9]
data_a[10] => altsyncram_b7f1:auto_generated.data_a[10]
data_a[11] => altsyncram_b7f1:auto_generated.data_a[11]
data_a[12] => altsyncram_b7f1:auto_generated.data_a[12]
data_a[13] => altsyncram_b7f1:auto_generated.data_a[13]
data_a[14] => altsyncram_b7f1:auto_generated.data_a[14]
data_a[15] => altsyncram_b7f1:auto_generated.data_a[15]
data_a[16] => altsyncram_b7f1:auto_generated.data_a[16]
data_a[17] => altsyncram_b7f1:auto_generated.data_a[17]
data_a[18] => altsyncram_b7f1:auto_generated.data_a[18]
data_a[19] => altsyncram_b7f1:auto_generated.data_a[19]
data_a[20] => altsyncram_b7f1:auto_generated.data_a[20]
data_a[21] => altsyncram_b7f1:auto_generated.data_a[21]
data_a[22] => altsyncram_b7f1:auto_generated.data_a[22]
data_a[23] => altsyncram_b7f1:auto_generated.data_a[23]
data_a[24] => altsyncram_b7f1:auto_generated.data_a[24]
data_a[25] => altsyncram_b7f1:auto_generated.data_a[25]
data_a[26] => altsyncram_b7f1:auto_generated.data_a[26]
data_a[27] => altsyncram_b7f1:auto_generated.data_a[27]
data_a[28] => altsyncram_b7f1:auto_generated.data_a[28]
data_a[29] => altsyncram_b7f1:auto_generated.data_a[29]
data_a[30] => altsyncram_b7f1:auto_generated.data_a[30]
data_a[31] => altsyncram_b7f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_b7f1:auto_generated.address_a[0]
address_a[1] => altsyncram_b7f1:auto_generated.address_a[1]
address_a[2] => altsyncram_b7f1:auto_generated.address_a[2]
address_a[3] => altsyncram_b7f1:auto_generated.address_a[3]
address_a[4] => altsyncram_b7f1:auto_generated.address_a[4]
address_b[0] => altsyncram_b7f1:auto_generated.address_b[0]
address_b[1] => altsyncram_b7f1:auto_generated.address_b[1]
address_b[2] => altsyncram_b7f1:auto_generated.address_b[2]
address_b[3] => altsyncram_b7f1:auto_generated.address_b[3]
address_b[4] => altsyncram_b7f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b7f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_b7f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_b7f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_b7f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_b7f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_b7f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_b7f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_b7f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_b7f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_b7f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_b7f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_b7f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_b7f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_b7f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_b7f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_b7f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_b7f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_b7f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_b7f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_b7f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_b7f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_b7f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_b7f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_b7f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_b7f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_b7f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_b7f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_b7f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_b7f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_b7f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_b7f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_b7f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_b7f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_c7f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_c7f1:auto_generated.data_a[0]
data_a[1] => altsyncram_c7f1:auto_generated.data_a[1]
data_a[2] => altsyncram_c7f1:auto_generated.data_a[2]
data_a[3] => altsyncram_c7f1:auto_generated.data_a[3]
data_a[4] => altsyncram_c7f1:auto_generated.data_a[4]
data_a[5] => altsyncram_c7f1:auto_generated.data_a[5]
data_a[6] => altsyncram_c7f1:auto_generated.data_a[6]
data_a[7] => altsyncram_c7f1:auto_generated.data_a[7]
data_a[8] => altsyncram_c7f1:auto_generated.data_a[8]
data_a[9] => altsyncram_c7f1:auto_generated.data_a[9]
data_a[10] => altsyncram_c7f1:auto_generated.data_a[10]
data_a[11] => altsyncram_c7f1:auto_generated.data_a[11]
data_a[12] => altsyncram_c7f1:auto_generated.data_a[12]
data_a[13] => altsyncram_c7f1:auto_generated.data_a[13]
data_a[14] => altsyncram_c7f1:auto_generated.data_a[14]
data_a[15] => altsyncram_c7f1:auto_generated.data_a[15]
data_a[16] => altsyncram_c7f1:auto_generated.data_a[16]
data_a[17] => altsyncram_c7f1:auto_generated.data_a[17]
data_a[18] => altsyncram_c7f1:auto_generated.data_a[18]
data_a[19] => altsyncram_c7f1:auto_generated.data_a[19]
data_a[20] => altsyncram_c7f1:auto_generated.data_a[20]
data_a[21] => altsyncram_c7f1:auto_generated.data_a[21]
data_a[22] => altsyncram_c7f1:auto_generated.data_a[22]
data_a[23] => altsyncram_c7f1:auto_generated.data_a[23]
data_a[24] => altsyncram_c7f1:auto_generated.data_a[24]
data_a[25] => altsyncram_c7f1:auto_generated.data_a[25]
data_a[26] => altsyncram_c7f1:auto_generated.data_a[26]
data_a[27] => altsyncram_c7f1:auto_generated.data_a[27]
data_a[28] => altsyncram_c7f1:auto_generated.data_a[28]
data_a[29] => altsyncram_c7f1:auto_generated.data_a[29]
data_a[30] => altsyncram_c7f1:auto_generated.data_a[30]
data_a[31] => altsyncram_c7f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_c7f1:auto_generated.address_a[0]
address_a[1] => altsyncram_c7f1:auto_generated.address_a[1]
address_a[2] => altsyncram_c7f1:auto_generated.address_a[2]
address_a[3] => altsyncram_c7f1:auto_generated.address_a[3]
address_a[4] => altsyncram_c7f1:auto_generated.address_a[4]
address_b[0] => altsyncram_c7f1:auto_generated.address_b[0]
address_b[1] => altsyncram_c7f1:auto_generated.address_b[1]
address_b[2] => altsyncram_c7f1:auto_generated.address_b[2]
address_b[3] => altsyncram_c7f1:auto_generated.address_b[3]
address_b[4] => altsyncram_c7f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c7f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_c7f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_c7f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_c7f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_c7f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_c7f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_c7f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_c7f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_c7f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_c7f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_c7f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_c7f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_c7f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_c7f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_c7f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_c7f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_c7f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_c7f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_c7f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_c7f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_c7f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_c7f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_c7f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_c7f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_c7f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_c7f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_c7f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_c7f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_c7f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_c7f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_c7f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_c7f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_c7f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell
A_mul_src1[0] => A_mul_src1[0].IN1
A_mul_src1[1] => A_mul_src1[1].IN1
A_mul_src1[2] => A_mul_src1[2].IN1
A_mul_src1[3] => A_mul_src1[3].IN1
A_mul_src1[4] => A_mul_src1[4].IN1
A_mul_src1[5] => A_mul_src1[5].IN1
A_mul_src1[6] => A_mul_src1[6].IN1
A_mul_src1[7] => A_mul_src1[7].IN1
A_mul_src1[8] => A_mul_src1[8].IN1
A_mul_src1[9] => A_mul_src1[9].IN1
A_mul_src1[10] => A_mul_src1[10].IN1
A_mul_src1[11] => A_mul_src1[11].IN1
A_mul_src1[12] => A_mul_src1[12].IN1
A_mul_src1[13] => A_mul_src1[13].IN1
A_mul_src1[14] => A_mul_src1[14].IN1
A_mul_src1[15] => A_mul_src1[15].IN1
A_mul_src1[16] => A_mul_src1[16].IN1
A_mul_src1[17] => A_mul_src1[17].IN1
A_mul_src1[18] => A_mul_src1[18].IN1
A_mul_src1[19] => A_mul_src1[19].IN1
A_mul_src1[20] => A_mul_src1[20].IN1
A_mul_src1[21] => A_mul_src1[21].IN1
A_mul_src1[22] => A_mul_src1[22].IN1
A_mul_src1[23] => A_mul_src1[23].IN1
A_mul_src1[24] => A_mul_src1[24].IN1
A_mul_src1[25] => A_mul_src1[25].IN1
A_mul_src1[26] => A_mul_src1[26].IN1
A_mul_src1[27] => A_mul_src1[27].IN1
A_mul_src1[28] => A_mul_src1[28].IN1
A_mul_src1[29] => A_mul_src1[29].IN1
A_mul_src1[30] => A_mul_src1[30].IN1
A_mul_src1[31] => A_mul_src1[31].IN1
A_mul_src2[0] => A_mul_src2[0].IN2
A_mul_src2[1] => A_mul_src2[1].IN2
A_mul_src2[2] => A_mul_src2[2].IN2
A_mul_src2[3] => A_mul_src2[3].IN2
A_mul_src2[4] => A_mul_src2[4].IN2
A_mul_src2[5] => A_mul_src2[5].IN2
A_mul_src2[6] => A_mul_src2[6].IN2
A_mul_src2[7] => A_mul_src2[7].IN2
A_mul_src2[8] => A_mul_src2[8].IN2
A_mul_src2[9] => A_mul_src2[9].IN2
A_mul_src2[10] => A_mul_src2[10].IN2
A_mul_src2[11] => A_mul_src2[11].IN2
A_mul_src2[12] => A_mul_src2[12].IN2
A_mul_src2[13] => A_mul_src2[13].IN2
A_mul_src2[14] => A_mul_src2[14].IN2
A_mul_src2[15] => A_mul_src2[15].IN2
A_mul_src2[16] => ~NO_FANOUT~
A_mul_src2[17] => ~NO_FANOUT~
A_mul_src2[18] => ~NO_FANOUT~
A_mul_src2[19] => ~NO_FANOUT~
A_mul_src2[20] => ~NO_FANOUT~
A_mul_src2[21] => ~NO_FANOUT~
A_mul_src2[22] => ~NO_FANOUT~
A_mul_src2[23] => ~NO_FANOUT~
A_mul_src2[24] => ~NO_FANOUT~
A_mul_src2[25] => ~NO_FANOUT~
A_mul_src2[26] => ~NO_FANOUT~
A_mul_src2[27] => ~NO_FANOUT~
A_mul_src2[28] => ~NO_FANOUT~
A_mul_src2[29] => ~NO_FANOUT~
A_mul_src2[30] => ~NO_FANOUT~
A_mul_src2[31] => ~NO_FANOUT~
clk => clk.IN2
reset_n => mul_clr.IN2
A_mul_cell_result[0] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[1] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[2] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[3] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[4] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[5] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[6] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[7] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[8] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[9] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[10] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[11] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[12] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[13] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[14] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[15] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_mgr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_mgr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_mgr2:auto_generated.dataa[0]
dataa[1] => mult_add_mgr2:auto_generated.dataa[1]
dataa[2] => mult_add_mgr2:auto_generated.dataa[2]
dataa[3] => mult_add_mgr2:auto_generated.dataa[3]
dataa[4] => mult_add_mgr2:auto_generated.dataa[4]
dataa[5] => mult_add_mgr2:auto_generated.dataa[5]
dataa[6] => mult_add_mgr2:auto_generated.dataa[6]
dataa[7] => mult_add_mgr2:auto_generated.dataa[7]
dataa[8] => mult_add_mgr2:auto_generated.dataa[8]
dataa[9] => mult_add_mgr2:auto_generated.dataa[9]
dataa[10] => mult_add_mgr2:auto_generated.dataa[10]
dataa[11] => mult_add_mgr2:auto_generated.dataa[11]
dataa[12] => mult_add_mgr2:auto_generated.dataa[12]
dataa[13] => mult_add_mgr2:auto_generated.dataa[13]
dataa[14] => mult_add_mgr2:auto_generated.dataa[14]
dataa[15] => mult_add_mgr2:auto_generated.dataa[15]
datab[0] => mult_add_mgr2:auto_generated.datab[0]
datab[1] => mult_add_mgr2:auto_generated.datab[1]
datab[2] => mult_add_mgr2:auto_generated.datab[2]
datab[3] => mult_add_mgr2:auto_generated.datab[3]
datab[4] => mult_add_mgr2:auto_generated.datab[4]
datab[5] => mult_add_mgr2:auto_generated.datab[5]
datab[6] => mult_add_mgr2:auto_generated.datab[6]
datab[7] => mult_add_mgr2:auto_generated.datab[7]
datab[8] => mult_add_mgr2:auto_generated.datab[8]
datab[9] => mult_add_mgr2:auto_generated.datab[9]
datab[10] => mult_add_mgr2:auto_generated.datab[10]
datab[11] => mult_add_mgr2:auto_generated.datab[11]
datab[12] => mult_add_mgr2:auto_generated.datab[12]
datab[13] => mult_add_mgr2:auto_generated.datab[13]
datab[14] => mult_add_mgr2:auto_generated.datab[14]
datab[15] => mult_add_mgr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_mgr2:auto_generated.result[0]
result[1] <= mult_add_mgr2:auto_generated.result[1]
result[2] <= mult_add_mgr2:auto_generated.result[2]
result[3] <= mult_add_mgr2:auto_generated.result[3]
result[4] <= mult_add_mgr2:auto_generated.result[4]
result[5] <= mult_add_mgr2:auto_generated.result[5]
result[6] <= mult_add_mgr2:auto_generated.result[6]
result[7] <= mult_add_mgr2:auto_generated.result[7]
result[8] <= mult_add_mgr2:auto_generated.result[8]
result[9] <= mult_add_mgr2:auto_generated.result[9]
result[10] <= mult_add_mgr2:auto_generated.result[10]
result[11] <= mult_add_mgr2:auto_generated.result[11]
result[12] <= mult_add_mgr2:auto_generated.result[12]
result[13] <= mult_add_mgr2:auto_generated.result[13]
result[14] <= mult_add_mgr2:auto_generated.result[14]
result[15] <= mult_add_mgr2:auto_generated.result[15]
result[16] <= mult_add_mgr2:auto_generated.result[16]
result[17] <= mult_add_mgr2:auto_generated.result[17]
result[18] <= mult_add_mgr2:auto_generated.result[18]
result[19] <= mult_add_mgr2:auto_generated.result[19]
result[20] <= mult_add_mgr2:auto_generated.result[20]
result[21] <= mult_add_mgr2:auto_generated.result[21]
result[22] <= mult_add_mgr2:auto_generated.result[22]
result[23] <= mult_add_mgr2:auto_generated.result[23]
result[24] <= mult_add_mgr2:auto_generated.result[24]
result[25] <= mult_add_mgr2:auto_generated.result[25]
result[26] <= mult_add_mgr2:auto_generated.result[26]
result[27] <= mult_add_mgr2:auto_generated.result[27]
result[28] <= mult_add_mgr2:auto_generated.result[28]
result[29] <= mult_add_mgr2:auto_generated.result[29]
result[30] <= mult_add_mgr2:auto_generated.result[30]
result[31] <= mult_add_mgr2:auto_generated.result[31]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated
aclr0 => ded_mult_ks81:ded_mult1.aclr[0]
clock0 => ded_mult_ks81:ded_mult1.clock[0]
dataa[0] => ded_mult_ks81:ded_mult1.dataa[0]
dataa[1] => ded_mult_ks81:ded_mult1.dataa[1]
dataa[2] => ded_mult_ks81:ded_mult1.dataa[2]
dataa[3] => ded_mult_ks81:ded_mult1.dataa[3]
dataa[4] => ded_mult_ks81:ded_mult1.dataa[4]
dataa[5] => ded_mult_ks81:ded_mult1.dataa[5]
dataa[6] => ded_mult_ks81:ded_mult1.dataa[6]
dataa[7] => ded_mult_ks81:ded_mult1.dataa[7]
dataa[8] => ded_mult_ks81:ded_mult1.dataa[8]
dataa[9] => ded_mult_ks81:ded_mult1.dataa[9]
dataa[10] => ded_mult_ks81:ded_mult1.dataa[10]
dataa[11] => ded_mult_ks81:ded_mult1.dataa[11]
dataa[12] => ded_mult_ks81:ded_mult1.dataa[12]
dataa[13] => ded_mult_ks81:ded_mult1.dataa[13]
dataa[14] => ded_mult_ks81:ded_mult1.dataa[14]
dataa[15] => ded_mult_ks81:ded_mult1.dataa[15]
datab[0] => ded_mult_ks81:ded_mult1.datab[0]
datab[1] => ded_mult_ks81:ded_mult1.datab[1]
datab[2] => ded_mult_ks81:ded_mult1.datab[2]
datab[3] => ded_mult_ks81:ded_mult1.datab[3]
datab[4] => ded_mult_ks81:ded_mult1.datab[4]
datab[5] => ded_mult_ks81:ded_mult1.datab[5]
datab[6] => ded_mult_ks81:ded_mult1.datab[6]
datab[7] => ded_mult_ks81:ded_mult1.datab[7]
datab[8] => ded_mult_ks81:ded_mult1.datab[8]
datab[9] => ded_mult_ks81:ded_mult1.datab[9]
datab[10] => ded_mult_ks81:ded_mult1.datab[10]
datab[11] => ded_mult_ks81:ded_mult1.datab[11]
datab[12] => ded_mult_ks81:ded_mult1.datab[12]
datab[13] => ded_mult_ks81:ded_mult1.datab[13]
datab[14] => ded_mult_ks81:ded_mult1.datab[14]
datab[15] => ded_mult_ks81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pre_result[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pre_result[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pre_result[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pre_result[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pre_result[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pre_result[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pre_result[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pre_result[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pre_result[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pre_result[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pre_result[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pre_result[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pre_result[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pre_result[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pre_result[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pre_result[31].DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_ogr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_ogr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_ogr2:auto_generated.dataa[0]
dataa[1] => mult_add_ogr2:auto_generated.dataa[1]
dataa[2] => mult_add_ogr2:auto_generated.dataa[2]
dataa[3] => mult_add_ogr2:auto_generated.dataa[3]
dataa[4] => mult_add_ogr2:auto_generated.dataa[4]
dataa[5] => mult_add_ogr2:auto_generated.dataa[5]
dataa[6] => mult_add_ogr2:auto_generated.dataa[6]
dataa[7] => mult_add_ogr2:auto_generated.dataa[7]
dataa[8] => mult_add_ogr2:auto_generated.dataa[8]
dataa[9] => mult_add_ogr2:auto_generated.dataa[9]
dataa[10] => mult_add_ogr2:auto_generated.dataa[10]
dataa[11] => mult_add_ogr2:auto_generated.dataa[11]
dataa[12] => mult_add_ogr2:auto_generated.dataa[12]
dataa[13] => mult_add_ogr2:auto_generated.dataa[13]
dataa[14] => mult_add_ogr2:auto_generated.dataa[14]
dataa[15] => mult_add_ogr2:auto_generated.dataa[15]
datab[0] => mult_add_ogr2:auto_generated.datab[0]
datab[1] => mult_add_ogr2:auto_generated.datab[1]
datab[2] => mult_add_ogr2:auto_generated.datab[2]
datab[3] => mult_add_ogr2:auto_generated.datab[3]
datab[4] => mult_add_ogr2:auto_generated.datab[4]
datab[5] => mult_add_ogr2:auto_generated.datab[5]
datab[6] => mult_add_ogr2:auto_generated.datab[6]
datab[7] => mult_add_ogr2:auto_generated.datab[7]
datab[8] => mult_add_ogr2:auto_generated.datab[8]
datab[9] => mult_add_ogr2:auto_generated.datab[9]
datab[10] => mult_add_ogr2:auto_generated.datab[10]
datab[11] => mult_add_ogr2:auto_generated.datab[11]
datab[12] => mult_add_ogr2:auto_generated.datab[12]
datab[13] => mult_add_ogr2:auto_generated.datab[13]
datab[14] => mult_add_ogr2:auto_generated.datab[14]
datab[15] => mult_add_ogr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_ogr2:auto_generated.result[0]
result[1] <= mult_add_ogr2:auto_generated.result[1]
result[2] <= mult_add_ogr2:auto_generated.result[2]
result[3] <= mult_add_ogr2:auto_generated.result[3]
result[4] <= mult_add_ogr2:auto_generated.result[4]
result[5] <= mult_add_ogr2:auto_generated.result[5]
result[6] <= mult_add_ogr2:auto_generated.result[6]
result[7] <= mult_add_ogr2:auto_generated.result[7]
result[8] <= mult_add_ogr2:auto_generated.result[8]
result[9] <= mult_add_ogr2:auto_generated.result[9]
result[10] <= mult_add_ogr2:auto_generated.result[10]
result[11] <= mult_add_ogr2:auto_generated.result[11]
result[12] <= mult_add_ogr2:auto_generated.result[12]
result[13] <= mult_add_ogr2:auto_generated.result[13]
result[14] <= mult_add_ogr2:auto_generated.result[14]
result[15] <= mult_add_ogr2:auto_generated.result[15]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated
aclr0 => ded_mult_ks81:ded_mult1.aclr[0]
clock0 => ded_mult_ks81:ded_mult1.clock[0]
dataa[0] => ded_mult_ks81:ded_mult1.dataa[0]
dataa[1] => ded_mult_ks81:ded_mult1.dataa[1]
dataa[2] => ded_mult_ks81:ded_mult1.dataa[2]
dataa[3] => ded_mult_ks81:ded_mult1.dataa[3]
dataa[4] => ded_mult_ks81:ded_mult1.dataa[4]
dataa[5] => ded_mult_ks81:ded_mult1.dataa[5]
dataa[6] => ded_mult_ks81:ded_mult1.dataa[6]
dataa[7] => ded_mult_ks81:ded_mult1.dataa[7]
dataa[8] => ded_mult_ks81:ded_mult1.dataa[8]
dataa[9] => ded_mult_ks81:ded_mult1.dataa[9]
dataa[10] => ded_mult_ks81:ded_mult1.dataa[10]
dataa[11] => ded_mult_ks81:ded_mult1.dataa[11]
dataa[12] => ded_mult_ks81:ded_mult1.dataa[12]
dataa[13] => ded_mult_ks81:ded_mult1.dataa[13]
dataa[14] => ded_mult_ks81:ded_mult1.dataa[14]
dataa[15] => ded_mult_ks81:ded_mult1.dataa[15]
datab[0] => ded_mult_ks81:ded_mult1.datab[0]
datab[1] => ded_mult_ks81:ded_mult1.datab[1]
datab[2] => ded_mult_ks81:ded_mult1.datab[2]
datab[3] => ded_mult_ks81:ded_mult1.datab[3]
datab[4] => ded_mult_ks81:ded_mult1.datab[4]
datab[5] => ded_mult_ks81:ded_mult1.datab[5]
datab[6] => ded_mult_ks81:ded_mult1.datab[6]
datab[7] => ded_mult_ks81:ded_mult1.datab[7]
datab[8] => ded_mult_ks81:ded_mult1.datab[8]
datab[9] => ded_mult_ks81:ded_mult1.datab[9]
datab[10] => ded_mult_ks81:ded_mult1.datab[10]
datab[11] => ded_mult_ks81:ded_mult1.datab[11]
datab[12] => ded_mult_ks81:ded_mult1.datab[12]
datab[13] => ded_mult_ks81:ded_mult1.datab[13]
datab[14] => ded_mult_ks81:ded_mult1.datab[14]
datab[15] => ded_mult_ks81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci
A_cmp_result => A_cmp_result.IN1
A_ctrl_exception => A_ctrl_exception.IN1
A_ctrl_ld => A_ctrl_ld.IN1
A_ctrl_st => A_ctrl_st.IN1
A_en => A_en.IN2
A_mem_baddr[0] => A_mem_baddr[0].IN1
A_mem_baddr[1] => A_mem_baddr[1].IN1
A_mem_baddr[2] => A_mem_baddr[2].IN1
A_mem_baddr[3] => A_mem_baddr[3].IN1
A_mem_baddr[4] => A_mem_baddr[4].IN1
A_mem_baddr[5] => A_mem_baddr[5].IN1
A_mem_baddr[6] => A_mem_baddr[6].IN1
A_mem_baddr[7] => A_mem_baddr[7].IN1
A_mem_baddr[8] => A_mem_baddr[8].IN1
A_mem_baddr[9] => A_mem_baddr[9].IN1
A_mem_baddr[10] => A_mem_baddr[10].IN1
A_mem_baddr[11] => A_mem_baddr[11].IN1
A_mem_baddr[12] => A_mem_baddr[12].IN1
A_mem_baddr[13] => A_mem_baddr[13].IN1
A_mem_baddr[14] => A_mem_baddr[14].IN1
A_mem_baddr[15] => A_mem_baddr[15].IN1
A_mem_baddr[16] => A_mem_baddr[16].IN1
A_mem_baddr[17] => A_mem_baddr[17].IN1
A_mem_baddr[18] => A_mem_baddr[18].IN1
A_mem_baddr[19] => A_mem_baddr[19].IN1
A_mem_baddr[20] => A_mem_baddr[20].IN1
A_mem_baddr[21] => A_mem_baddr[21].IN1
A_mem_baddr[22] => A_mem_baddr[22].IN1
A_mem_baddr[23] => A_mem_baddr[23].IN1
A_mem_baddr[24] => A_mem_baddr[24].IN1
A_mem_baddr[25] => A_mem_baddr[25].IN1
A_mem_baddr[26] => A_mem_baddr[26].IN1
A_op_beq => A_op_beq.IN1
A_op_bge => A_op_bge.IN1
A_op_bgeu => A_op_bgeu.IN1
A_op_blt => A_op_blt.IN1
A_op_bltu => A_op_bltu.IN1
A_op_bne => A_op_bne.IN1
A_op_br => A_op_br.IN1
A_op_bret => A_op_bret.IN1
A_op_call => A_op_call.IN1
A_op_callr => A_op_callr.IN1
A_op_eret => A_op_eret.IN1
A_op_jmp => A_op_jmp.IN1
A_op_jmpi => A_op_jmpi.IN1
A_op_ret => A_op_ret.IN1
A_pcb[0] => A_pcb[0].IN1
A_pcb[1] => A_pcb[1].IN1
A_pcb[2] => A_pcb[2].IN1
A_pcb[3] => A_pcb[3].IN1
A_pcb[4] => A_pcb[4].IN1
A_pcb[5] => A_pcb[5].IN1
A_pcb[6] => A_pcb[6].IN1
A_pcb[7] => A_pcb[7].IN1
A_pcb[8] => A_pcb[8].IN1
A_pcb[9] => A_pcb[9].IN1
A_pcb[10] => A_pcb[10].IN1
A_pcb[11] => A_pcb[11].IN1
A_pcb[12] => A_pcb[12].IN1
A_pcb[13] => A_pcb[13].IN1
A_pcb[14] => A_pcb[14].IN1
A_pcb[15] => A_pcb[15].IN1
A_pcb[16] => A_pcb[16].IN1
A_pcb[17] => A_pcb[17].IN1
A_pcb[18] => A_pcb[18].IN1
A_pcb[19] => A_pcb[19].IN1
A_pcb[20] => A_pcb[20].IN1
A_pcb[21] => A_pcb[21].IN1
A_pcb[22] => A_pcb[22].IN1
A_pcb[23] => A_pcb[23].IN1
A_pcb[24] => A_pcb[24].IN1
A_pcb[25] => A_pcb[25].IN1
A_pcb[26] => A_pcb[26].IN1
A_st_data[0] => A_st_data[0].IN1
A_st_data[1] => A_st_data[1].IN1
A_st_data[2] => A_st_data[2].IN1
A_st_data[3] => A_st_data[3].IN1
A_st_data[4] => A_st_data[4].IN1
A_st_data[5] => A_st_data[5].IN1
A_st_data[6] => A_st_data[6].IN1
A_st_data[7] => A_st_data[7].IN1
A_st_data[8] => A_st_data[8].IN1
A_st_data[9] => A_st_data[9].IN1
A_st_data[10] => A_st_data[10].IN1
A_st_data[11] => A_st_data[11].IN1
A_st_data[12] => A_st_data[12].IN1
A_st_data[13] => A_st_data[13].IN1
A_st_data[14] => A_st_data[14].IN1
A_st_data[15] => A_st_data[15].IN1
A_st_data[16] => A_st_data[16].IN1
A_st_data[17] => A_st_data[17].IN1
A_st_data[18] => A_st_data[18].IN1
A_st_data[19] => A_st_data[19].IN1
A_st_data[20] => A_st_data[20].IN1
A_st_data[21] => A_st_data[21].IN1
A_st_data[22] => A_st_data[22].IN1
A_st_data[23] => A_st_data[23].IN1
A_st_data[24] => A_st_data[24].IN1
A_st_data[25] => A_st_data[25].IN1
A_st_data[26] => A_st_data[26].IN1
A_st_data[27] => A_st_data[27].IN1
A_st_data[28] => A_st_data[28].IN1
A_st_data[29] => A_st_data[29].IN1
A_st_data[30] => A_st_data[30].IN1
A_st_data[31] => A_st_data[31].IN1
A_valid => A_valid.IN2
A_wr_data_filtered[0] => A_wr_data_filtered[0].IN2
A_wr_data_filtered[1] => A_wr_data_filtered[1].IN2
A_wr_data_filtered[2] => A_wr_data_filtered[2].IN2
A_wr_data_filtered[3] => A_wr_data_filtered[3].IN2
A_wr_data_filtered[4] => A_wr_data_filtered[4].IN2
A_wr_data_filtered[5] => A_wr_data_filtered[5].IN2
A_wr_data_filtered[6] => A_wr_data_filtered[6].IN2
A_wr_data_filtered[7] => A_wr_data_filtered[7].IN2
A_wr_data_filtered[8] => A_wr_data_filtered[8].IN2
A_wr_data_filtered[9] => A_wr_data_filtered[9].IN2
A_wr_data_filtered[10] => A_wr_data_filtered[10].IN2
A_wr_data_filtered[11] => A_wr_data_filtered[11].IN2
A_wr_data_filtered[12] => A_wr_data_filtered[12].IN2
A_wr_data_filtered[13] => A_wr_data_filtered[13].IN2
A_wr_data_filtered[14] => A_wr_data_filtered[14].IN2
A_wr_data_filtered[15] => A_wr_data_filtered[15].IN2
A_wr_data_filtered[16] => A_wr_data_filtered[16].IN2
A_wr_data_filtered[17] => A_wr_data_filtered[17].IN2
A_wr_data_filtered[18] => A_wr_data_filtered[18].IN2
A_wr_data_filtered[19] => A_wr_data_filtered[19].IN2
A_wr_data_filtered[20] => A_wr_data_filtered[20].IN2
A_wr_data_filtered[21] => A_wr_data_filtered[21].IN2
A_wr_data_filtered[22] => A_wr_data_filtered[22].IN2
A_wr_data_filtered[23] => A_wr_data_filtered[23].IN2
A_wr_data_filtered[24] => A_wr_data_filtered[24].IN2
A_wr_data_filtered[25] => A_wr_data_filtered[25].IN2
A_wr_data_filtered[26] => A_wr_data_filtered[26].IN2
A_wr_data_filtered[27] => A_wr_data_filtered[27].IN2
A_wr_data_filtered[28] => A_wr_data_filtered[28].IN2
A_wr_data_filtered[29] => A_wr_data_filtered[29].IN2
A_wr_data_filtered[30] => A_wr_data_filtered[30].IN2
A_wr_data_filtered[31] => A_wr_data_filtered[31].IN2
D_en => D_en.IN1
E_en => E_en.IN1
E_valid => E_valid.IN1
F_pc[0] => F_pc[0].IN1
F_pc[1] => F_pc[1].IN1
F_pc[2] => F_pc[2].IN1
F_pc[3] => F_pc[3].IN1
F_pc[4] => F_pc[4].IN1
F_pc[5] => F_pc[5].IN1
F_pc[6] => F_pc[6].IN1
F_pc[7] => F_pc[7].IN1
F_pc[8] => F_pc[8].IN1
F_pc[9] => F_pc[9].IN1
F_pc[10] => F_pc[10].IN1
F_pc[11] => F_pc[11].IN1
F_pc[12] => F_pc[12].IN1
F_pc[13] => F_pc[13].IN1
F_pc[14] => F_pc[14].IN1
F_pc[15] => F_pc[15].IN1
F_pc[16] => F_pc[16].IN1
F_pc[17] => F_pc[17].IN1
F_pc[18] => F_pc[18].IN1
F_pc[19] => F_pc[19].IN1
F_pc[20] => F_pc[20].IN1
F_pc[21] => F_pc[21].IN1
F_pc[22] => F_pc[22].IN1
F_pc[23] => F_pc[23].IN1
F_pc[24] => F_pc[24].IN1
M_en => M_en.IN1
address[0] => address[0].IN2
address[1] => address[1].IN2
address[2] => address[2].IN2
address[3] => address[3].IN2
address[4] => address[4].IN2
address[5] => address[5].IN2
address[6] => address[6].IN2
address[7] => address[7].IN2
address[8] => address[8].IN2
begintransfer => begintransfer.IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => chipselect.IN2
clk => clk.IN12
debugaccess => debugaccess.IN2
hbreak_enabled => hbreak_enabled.IN1
reset => reset.IN1
reset_n => reset_n.IN8
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
write => write.IN2
writedata[0] => writedata[0].IN2
writedata[1] => writedata[1].IN2
writedata[2] => writedata[2].IN2
writedata[3] => writedata[3].IN2
writedata[4] => writedata[4].IN2
writedata[5] => writedata[5].IN2
writedata[6] => writedata[6].IN2
writedata[7] => writedata[7].IN2
writedata[8] => writedata[8].IN2
writedata[9] => writedata[9].IN2
writedata[10] => writedata[10].IN2
writedata[11] => writedata[11].IN2
writedata[12] => writedata[12].IN2
writedata[13] => writedata[13].IN2
writedata[14] => writedata[14].IN2
writedata[15] => writedata[15].IN2
writedata[16] => writedata[16].IN2
writedata[17] => writedata[17].IN2
writedata[18] => writedata[18].IN2
writedata[19] => writedata[19].IN2
writedata[20] => writedata[20].IN2
writedata[21] => writedata[21].IN2
writedata[22] => writedata[22].IN2
writedata[23] => writedata[23].IN2
writedata[24] => writedata[24].IN2
writedata[25] => writedata[25].IN2
writedata[26] => writedata[26].IN2
writedata[27] => writedata[27].IN2
writedata[28] => writedata[28].IN2
writedata[29] => writedata[29].IN2
writedata[30] => writedata[30].IN2
writedata[31] => writedata[31].IN2
jtag_debug_module_debugaccess_to_roms <= debugack.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.oci_hbreak_req
oci_ienable[0] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[1] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[2] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[3] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[4] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[5] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[6] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[7] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[8] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[9] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[10] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[11] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[12] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[13] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[14] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[15] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[16] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[17] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[18] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[19] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[20] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[21] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[22] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[23] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[24] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[25] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[26] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[27] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[28] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[29] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[30] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[31] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_single_step_mode <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_single_step_mode
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug
clk => monitor_go~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_ready~reg0.CLK
clk => resetlatch~reg0.CLK
clk => jtag_break.CLK
clk => resetrequest~reg0.CLK
clk => probepresent.CLK
dbrk_break => oci_hbreak_req.IN1
debugreq => always0.IN0
debugreq => oci_hbreak_req.IN1
hbreak_enabled => always0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => probepresent.OUTPUTSELECT
jdo[19] => probepresent.OUTPUTSELECT
jdo[20] => jtag_break.OUTPUTSELECT
jdo[21] => jtag_break.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => always1.IN0
jdo[24] => resetlatch.OUTPUTSELECT
jdo[25] => always1.IN0
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => monitor_go~reg0.ACLR
jrst_n => monitor_error~reg0.ACLR
jrst_n => monitor_ready~reg0.ACLR
jrst_n => jtag_break.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => probepresent.ACLR
jrst_n => resetlatch~reg0.ENA
ocireg_ers => always1.IN0
ocireg_mrs => always1.IN0
reset => jtag_break.OUTPUTSELECT
reset => resetlatch.OUTPUTSELECT
st_ready_test_idle => monitor_go.OUTPUTSELECT
take_action_ocimem_a => jtag_break.OUTPUTSELECT
take_action_ocimem_a => resetlatch.OUTPUTSELECT
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => always1.IN1
take_action_ocireg => always1.IN1
xbrk_break => oci_hbreak_req.IN1
debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
monitor_error <= monitor_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_go <= monitor_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_ready <= monitor_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= oci_hbreak_req.DB_MAX_OUTPUT_PORT_TYPE
resetlatch <= resetlatch~reg0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => comb.IN1
begintransfer => avalon.IN0
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => comb.IN0
clk => clk.IN2
debugaccess => comb.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => MonDReg.DATAB
jdo[4] => MonDReg.DATAB
jdo[5] => MonDReg.DATAB
jdo[6] => MonDReg.DATAB
jdo[7] => MonDReg.DATAB
jdo[8] => MonDReg.DATAB
jdo[9] => MonDReg.DATAB
jdo[10] => MonDReg.DATAB
jdo[11] => MonDReg.DATAB
jdo[12] => MonDReg.DATAB
jdo[13] => MonDReg.DATAB
jdo[14] => MonDReg.DATAB
jdo[15] => MonDReg.DATAB
jdo[16] => MonDReg.DATAB
jdo[17] => MonDReg.DATAB
jdo[17] => MonAReg.DATAB
jdo[18] => MonDReg.DATAB
jdo[19] => MonDReg.DATAB
jdo[20] => MonDReg.DATAB
jdo[21] => MonDReg.DATAB
jdo[22] => MonDReg.DATAB
jdo[23] => MonDReg.DATAB
jdo[24] => MonDReg.DATAB
jdo[25] => MonDReg.DATAB
jdo[26] => MonDReg.DATAB
jdo[26] => MonAReg.DATAB
jdo[27] => MonDReg.DATAB
jdo[27] => MonAReg.DATAB
jdo[28] => MonDReg.DATAB
jdo[28] => MonAReg.DATAB
jdo[29] => MonDReg.DATAB
jdo[29] => MonAReg.DATAB
jdo[30] => MonDReg.DATAB
jdo[30] => MonAReg.DATAB
jdo[31] => MonDReg.DATAB
jdo[31] => MonAReg.DATAB
jdo[32] => MonDReg.DATAB
jdo[32] => MonAReg.DATAB
jdo[33] => MonDReg.DATAB
jdo[33] => MonAReg.DATAB
jdo[34] => MonDReg.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => MonDReg[0]~reg0.ACLR
jrst_n => MonDReg[1]~reg0.ACLR
jrst_n => MonDReg[2]~reg0.ACLR
jrst_n => MonDReg[3]~reg0.ACLR
jrst_n => MonDReg[4]~reg0.ACLR
jrst_n => MonDReg[5]~reg0.ACLR
jrst_n => MonDReg[6]~reg0.ACLR
jrst_n => MonDReg[7]~reg0.ACLR
jrst_n => MonDReg[8]~reg0.ACLR
jrst_n => MonDReg[9]~reg0.ACLR
jrst_n => MonDReg[10]~reg0.ACLR
jrst_n => MonDReg[11]~reg0.ACLR
jrst_n => MonDReg[12]~reg0.ACLR
jrst_n => MonDReg[13]~reg0.ACLR
jrst_n => MonDReg[14]~reg0.ACLR
jrst_n => MonDReg[15]~reg0.ACLR
jrst_n => MonDReg[16]~reg0.ACLR
jrst_n => MonDReg[17]~reg0.ACLR
jrst_n => MonDReg[18]~reg0.ACLR
jrst_n => MonDReg[19]~reg0.ACLR
jrst_n => MonDReg[20]~reg0.ACLR
jrst_n => MonDReg[21]~reg0.ACLR
jrst_n => MonDReg[22]~reg0.ACLR
jrst_n => MonDReg[23]~reg0.ACLR
jrst_n => MonDReg[24]~reg0.ACLR
jrst_n => MonDReg[25]~reg0.ACLR
jrst_n => MonDReg[26]~reg0.ACLR
jrst_n => MonDReg[27]~reg0.ACLR
jrst_n => MonDReg[28]~reg0.ACLR
jrst_n => MonDReg[29]~reg0.ACLR
jrst_n => MonDReg[30]~reg0.ACLR
jrst_n => MonDReg[31]~reg0.ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonWr.ACLR
resetrequest => avalon.IN1
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonRd.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonWr.OUTPUTSELECT
write => comb.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
MonDReg[0] <= MonDReg[0].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[1] <= MonDReg[1].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[2] <= MonDReg[2].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[3] <= MonDReg[3].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[4] <= MonDReg[4].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[5] <= MonDReg[5].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[6] <= MonDReg[6].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[7] <= MonDReg[7].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[8] <= MonDReg[8].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[9] <= MonDReg[9].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[10] <= MonDReg[10].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[11] <= MonDReg[11].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[12] <= MonDReg[12].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[13] <= MonDReg[13].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[14] <= MonDReg[14].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[15] <= MonDReg[15].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[16] <= MonDReg[16].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[17] <= MonDReg[17].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[18] <= MonDReg[18].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[19] <= MonDReg[19].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[20] <= MonDReg[20].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[21] <= MonDReg[21].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[22] <= MonDReg[22].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[23] <= MonDReg[23].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[24] <= MonDReg[24].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[25] <= MonDReg[25].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[26] <= MonDReg[26].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[27] <= MonDReg[27].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[28] <= MonDReg[28].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[29] <= MonDReg[29].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[30] <= MonDReg[30].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[31] <= MonDReg[31].DB_MAX_OUTPUT_PORT_TYPE
oci_ram_readdata[0] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[1] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[2] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[3] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[4] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[5] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[6] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[7] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[8] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[9] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[10] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[11] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[12] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[13] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[14] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[15] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[16] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[17] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[18] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[19] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[20] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[21] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[22] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[23] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[24] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[25] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[26] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[27] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[28] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[29] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[30] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[31] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
byteena_a[0] => byteena_a[0].IN1
byteena_a[1] => byteena_a[1].IN1
byteena_a[2] => byteena_a[2].IN1
byteena_a[3] => byteena_a[3].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_f572:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_f572:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_f572:auto_generated.data_a[0]
data_a[1] => altsyncram_f572:auto_generated.data_a[1]
data_a[2] => altsyncram_f572:auto_generated.data_a[2]
data_a[3] => altsyncram_f572:auto_generated.data_a[3]
data_a[4] => altsyncram_f572:auto_generated.data_a[4]
data_a[5] => altsyncram_f572:auto_generated.data_a[5]
data_a[6] => altsyncram_f572:auto_generated.data_a[6]
data_a[7] => altsyncram_f572:auto_generated.data_a[7]
data_a[8] => altsyncram_f572:auto_generated.data_a[8]
data_a[9] => altsyncram_f572:auto_generated.data_a[9]
data_a[10] => altsyncram_f572:auto_generated.data_a[10]
data_a[11] => altsyncram_f572:auto_generated.data_a[11]
data_a[12] => altsyncram_f572:auto_generated.data_a[12]
data_a[13] => altsyncram_f572:auto_generated.data_a[13]
data_a[14] => altsyncram_f572:auto_generated.data_a[14]
data_a[15] => altsyncram_f572:auto_generated.data_a[15]
data_a[16] => altsyncram_f572:auto_generated.data_a[16]
data_a[17] => altsyncram_f572:auto_generated.data_a[17]
data_a[18] => altsyncram_f572:auto_generated.data_a[18]
data_a[19] => altsyncram_f572:auto_generated.data_a[19]
data_a[20] => altsyncram_f572:auto_generated.data_a[20]
data_a[21] => altsyncram_f572:auto_generated.data_a[21]
data_a[22] => altsyncram_f572:auto_generated.data_a[22]
data_a[23] => altsyncram_f572:auto_generated.data_a[23]
data_a[24] => altsyncram_f572:auto_generated.data_a[24]
data_a[25] => altsyncram_f572:auto_generated.data_a[25]
data_a[26] => altsyncram_f572:auto_generated.data_a[26]
data_a[27] => altsyncram_f572:auto_generated.data_a[27]
data_a[28] => altsyncram_f572:auto_generated.data_a[28]
data_a[29] => altsyncram_f572:auto_generated.data_a[29]
data_a[30] => altsyncram_f572:auto_generated.data_a[30]
data_a[31] => altsyncram_f572:auto_generated.data_a[31]
data_b[0] => altsyncram_f572:auto_generated.data_b[0]
data_b[1] => altsyncram_f572:auto_generated.data_b[1]
data_b[2] => altsyncram_f572:auto_generated.data_b[2]
data_b[3] => altsyncram_f572:auto_generated.data_b[3]
data_b[4] => altsyncram_f572:auto_generated.data_b[4]
data_b[5] => altsyncram_f572:auto_generated.data_b[5]
data_b[6] => altsyncram_f572:auto_generated.data_b[6]
data_b[7] => altsyncram_f572:auto_generated.data_b[7]
data_b[8] => altsyncram_f572:auto_generated.data_b[8]
data_b[9] => altsyncram_f572:auto_generated.data_b[9]
data_b[10] => altsyncram_f572:auto_generated.data_b[10]
data_b[11] => altsyncram_f572:auto_generated.data_b[11]
data_b[12] => altsyncram_f572:auto_generated.data_b[12]
data_b[13] => altsyncram_f572:auto_generated.data_b[13]
data_b[14] => altsyncram_f572:auto_generated.data_b[14]
data_b[15] => altsyncram_f572:auto_generated.data_b[15]
data_b[16] => altsyncram_f572:auto_generated.data_b[16]
data_b[17] => altsyncram_f572:auto_generated.data_b[17]
data_b[18] => altsyncram_f572:auto_generated.data_b[18]
data_b[19] => altsyncram_f572:auto_generated.data_b[19]
data_b[20] => altsyncram_f572:auto_generated.data_b[20]
data_b[21] => altsyncram_f572:auto_generated.data_b[21]
data_b[22] => altsyncram_f572:auto_generated.data_b[22]
data_b[23] => altsyncram_f572:auto_generated.data_b[23]
data_b[24] => altsyncram_f572:auto_generated.data_b[24]
data_b[25] => altsyncram_f572:auto_generated.data_b[25]
data_b[26] => altsyncram_f572:auto_generated.data_b[26]
data_b[27] => altsyncram_f572:auto_generated.data_b[27]
data_b[28] => altsyncram_f572:auto_generated.data_b[28]
data_b[29] => altsyncram_f572:auto_generated.data_b[29]
data_b[30] => altsyncram_f572:auto_generated.data_b[30]
data_b[31] => altsyncram_f572:auto_generated.data_b[31]
address_a[0] => altsyncram_f572:auto_generated.address_a[0]
address_a[1] => altsyncram_f572:auto_generated.address_a[1]
address_a[2] => altsyncram_f572:auto_generated.address_a[2]
address_a[3] => altsyncram_f572:auto_generated.address_a[3]
address_a[4] => altsyncram_f572:auto_generated.address_a[4]
address_a[5] => altsyncram_f572:auto_generated.address_a[5]
address_a[6] => altsyncram_f572:auto_generated.address_a[6]
address_a[7] => altsyncram_f572:auto_generated.address_a[7]
address_b[0] => altsyncram_f572:auto_generated.address_b[0]
address_b[1] => altsyncram_f572:auto_generated.address_b[1]
address_b[2] => altsyncram_f572:auto_generated.address_b[2]
address_b[3] => altsyncram_f572:auto_generated.address_b[3]
address_b[4] => altsyncram_f572:auto_generated.address_b[4]
address_b[5] => altsyncram_f572:auto_generated.address_b[5]
address_b[6] => altsyncram_f572:auto_generated.address_b[6]
address_b[7] => altsyncram_f572:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f572:auto_generated.clock0
clock1 => altsyncram_f572:auto_generated.clock1
clocken0 => altsyncram_f572:auto_generated.clocken0
clocken1 => altsyncram_f572:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_f572:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_f572:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_f572:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_f572:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_f572:auto_generated.q_a[0]
q_a[1] <= altsyncram_f572:auto_generated.q_a[1]
q_a[2] <= altsyncram_f572:auto_generated.q_a[2]
q_a[3] <= altsyncram_f572:auto_generated.q_a[3]
q_a[4] <= altsyncram_f572:auto_generated.q_a[4]
q_a[5] <= altsyncram_f572:auto_generated.q_a[5]
q_a[6] <= altsyncram_f572:auto_generated.q_a[6]
q_a[7] <= altsyncram_f572:auto_generated.q_a[7]
q_a[8] <= altsyncram_f572:auto_generated.q_a[8]
q_a[9] <= altsyncram_f572:auto_generated.q_a[9]
q_a[10] <= altsyncram_f572:auto_generated.q_a[10]
q_a[11] <= altsyncram_f572:auto_generated.q_a[11]
q_a[12] <= altsyncram_f572:auto_generated.q_a[12]
q_a[13] <= altsyncram_f572:auto_generated.q_a[13]
q_a[14] <= altsyncram_f572:auto_generated.q_a[14]
q_a[15] <= altsyncram_f572:auto_generated.q_a[15]
q_a[16] <= altsyncram_f572:auto_generated.q_a[16]
q_a[17] <= altsyncram_f572:auto_generated.q_a[17]
q_a[18] <= altsyncram_f572:auto_generated.q_a[18]
q_a[19] <= altsyncram_f572:auto_generated.q_a[19]
q_a[20] <= altsyncram_f572:auto_generated.q_a[20]
q_a[21] <= altsyncram_f572:auto_generated.q_a[21]
q_a[22] <= altsyncram_f572:auto_generated.q_a[22]
q_a[23] <= altsyncram_f572:auto_generated.q_a[23]
q_a[24] <= altsyncram_f572:auto_generated.q_a[24]
q_a[25] <= altsyncram_f572:auto_generated.q_a[25]
q_a[26] <= altsyncram_f572:auto_generated.q_a[26]
q_a[27] <= altsyncram_f572:auto_generated.q_a[27]
q_a[28] <= altsyncram_f572:auto_generated.q_a[28]
q_a[29] <= altsyncram_f572:auto_generated.q_a[29]
q_a[30] <= altsyncram_f572:auto_generated.q_a[30]
q_a[31] <= altsyncram_f572:auto_generated.q_a[31]
q_b[0] <= altsyncram_f572:auto_generated.q_b[0]
q_b[1] <= altsyncram_f572:auto_generated.q_b[1]
q_b[2] <= altsyncram_f572:auto_generated.q_b[2]
q_b[3] <= altsyncram_f572:auto_generated.q_b[3]
q_b[4] <= altsyncram_f572:auto_generated.q_b[4]
q_b[5] <= altsyncram_f572:auto_generated.q_b[5]
q_b[6] <= altsyncram_f572:auto_generated.q_b[6]
q_b[7] <= altsyncram_f572:auto_generated.q_b[7]
q_b[8] <= altsyncram_f572:auto_generated.q_b[8]
q_b[9] <= altsyncram_f572:auto_generated.q_b[9]
q_b[10] <= altsyncram_f572:auto_generated.q_b[10]
q_b[11] <= altsyncram_f572:auto_generated.q_b[11]
q_b[12] <= altsyncram_f572:auto_generated.q_b[12]
q_b[13] <= altsyncram_f572:auto_generated.q_b[13]
q_b[14] <= altsyncram_f572:auto_generated.q_b[14]
q_b[15] <= altsyncram_f572:auto_generated.q_b[15]
q_b[16] <= altsyncram_f572:auto_generated.q_b[16]
q_b[17] <= altsyncram_f572:auto_generated.q_b[17]
q_b[18] <= altsyncram_f572:auto_generated.q_b[18]
q_b[19] <= altsyncram_f572:auto_generated.q_b[19]
q_b[20] <= altsyncram_f572:auto_generated.q_b[20]
q_b[21] <= altsyncram_f572:auto_generated.q_b[21]
q_b[22] <= altsyncram_f572:auto_generated.q_b[22]
q_b[23] <= altsyncram_f572:auto_generated.q_b[23]
q_b[24] <= altsyncram_f572:auto_generated.q_b[24]
q_b[25] <= altsyncram_f572:auto_generated.q_b[25]
q_b[26] <= altsyncram_f572:auto_generated.q_b[26]
q_b[27] <= altsyncram_f572:auto_generated.q_b[27]
q_b[28] <= altsyncram_f572:auto_generated.q_b[28]
q_b[29] <= altsyncram_f572:auto_generated.q_b[29]
q_b[30] <= altsyncram_f572:auto_generated.q_b[30]
q_b[31] <= altsyncram_f572:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg
address[0] => Equal0.IN8
address[0] => Equal1.IN1
address[1] => Equal0.IN7
address[1] => Equal1.IN8
address[2] => Equal0.IN6
address[2] => Equal1.IN7
address[3] => Equal0.IN5
address[3] => Equal1.IN6
address[4] => Equal0.IN4
address[4] => Equal1.IN5
address[5] => Equal0.IN3
address[5] => Equal1.IN4
address[6] => Equal0.IN2
address[6] => Equal1.IN3
address[7] => Equal0.IN1
address[7] => Equal1.IN2
address[8] => Equal0.IN0
address[8] => Equal1.IN0
chipselect => write_strobe.IN0
clk => oci_ienable[0]~reg0.CLK
clk => oci_ienable[1]~reg0.CLK
clk => oci_ienable[2]~reg0.CLK
clk => oci_ienable[3]~reg0.CLK
clk => oci_ienable[4]~reg0.CLK
clk => oci_ienable[5]~reg0.CLK
clk => oci_ienable[6]~reg0.CLK
clk => oci_ienable[7]~reg0.CLK
clk => oci_ienable[8]~reg0.CLK
clk => oci_ienable[9]~reg0.CLK
clk => oci_ienable[10]~reg0.CLK
clk => oci_ienable[11]~reg0.CLK
clk => oci_ienable[12]~reg0.CLK
clk => oci_ienable[13]~reg0.CLK
clk => oci_ienable[14]~reg0.CLK
clk => oci_ienable[15]~reg0.CLK
clk => oci_ienable[16]~reg0.CLK
clk => oci_ienable[17]~reg0.CLK
clk => oci_ienable[18]~reg0.CLK
clk => oci_ienable[19]~reg0.CLK
clk => oci_ienable[20]~reg0.CLK
clk => oci_ienable[21]~reg0.CLK
clk => oci_ienable[22]~reg0.CLK
clk => oci_ienable[23]~reg0.CLK
clk => oci_ienable[24]~reg0.CLK
clk => oci_ienable[25]~reg0.CLK
clk => oci_ienable[26]~reg0.CLK
clk => oci_ienable[27]~reg0.CLK
clk => oci_ienable[28]~reg0.CLK
clk => oci_ienable[29]~reg0.CLK
clk => oci_ienable[30]~reg0.CLK
clk => oci_ienable[31]~reg0.CLK
clk => oci_single_step_mode~reg0.CLK
debugaccess => write_strobe.IN1
monitor_error => oci_reg_readdata.DATAB
monitor_go => oci_reg_readdata.DATAB
monitor_ready => oci_reg_readdata.DATAB
reset_n => oci_ienable[0]~reg0.PRESET
reset_n => oci_ienable[1]~reg0.PRESET
reset_n => oci_ienable[2]~reg0.PRESET
reset_n => oci_ienable[3]~reg0.ACLR
reset_n => oci_ienable[4]~reg0.ACLR
reset_n => oci_ienable[5]~reg0.ACLR
reset_n => oci_ienable[6]~reg0.ACLR
reset_n => oci_ienable[7]~reg0.ACLR
reset_n => oci_ienable[8]~reg0.ACLR
reset_n => oci_ienable[9]~reg0.ACLR
reset_n => oci_ienable[10]~reg0.ACLR
reset_n => oci_ienable[11]~reg0.ACLR
reset_n => oci_ienable[12]~reg0.ACLR
reset_n => oci_ienable[13]~reg0.ACLR
reset_n => oci_ienable[14]~reg0.ACLR
reset_n => oci_ienable[15]~reg0.ACLR
reset_n => oci_ienable[16]~reg0.ACLR
reset_n => oci_ienable[17]~reg0.ACLR
reset_n => oci_ienable[18]~reg0.ACLR
reset_n => oci_ienable[19]~reg0.ACLR
reset_n => oci_ienable[20]~reg0.ACLR
reset_n => oci_ienable[21]~reg0.ACLR
reset_n => oci_ienable[22]~reg0.ACLR
reset_n => oci_ienable[23]~reg0.ACLR
reset_n => oci_ienable[24]~reg0.ACLR
reset_n => oci_ienable[25]~reg0.ACLR
reset_n => oci_ienable[26]~reg0.ACLR
reset_n => oci_ienable[27]~reg0.ACLR
reset_n => oci_ienable[28]~reg0.ACLR
reset_n => oci_ienable[29]~reg0.ACLR
reset_n => oci_ienable[30]~reg0.ACLR
reset_n => oci_ienable[31]~reg0.ACLR
reset_n => oci_single_step_mode~reg0.ACLR
write => write_strobe.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => oci_ienable[0]~reg0.DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[1] => oci_ienable[1]~reg0.DATAIN
writedata[2] => oci_ienable[2]~reg0.DATAIN
writedata[3] => oci_single_step_mode~reg0.DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
oci_ienable[0] <= oci_ienable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[1] <= oci_ienable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[2] <= oci_ienable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[3] <= oci_ienable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[4] <= oci_ienable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[5] <= oci_ienable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[6] <= oci_ienable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[7] <= oci_ienable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[8] <= oci_ienable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[9] <= oci_ienable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[10] <= oci_ienable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[11] <= oci_ienable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[12] <= oci_ienable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[13] <= oci_ienable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[14] <= oci_ienable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[15] <= oci_ienable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[16] <= oci_ienable[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[17] <= oci_ienable[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[18] <= oci_ienable[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[19] <= oci_ienable[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[20] <= oci_ienable[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[21] <= oci_ienable[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[22] <= oci_ienable[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[23] <= oci_ienable[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[24] <= oci_ienable[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[25] <= oci_ienable[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[26] <= oci_ienable[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[27] <= oci_ienable[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[28] <= oci_ienable[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[29] <= oci_ienable[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[30] <= oci_ienable[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[31] <= oci_ienable[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[0] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[1] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[2] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[3] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[4] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[5] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[6] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[7] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[8] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[9] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[10] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[11] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[12] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[13] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[14] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[15] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[16] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[17] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[18] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[19] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[20] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[21] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[22] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[23] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[24] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[25] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[26] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[27] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[28] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[29] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[30] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[31] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_single_step_mode <= oci_single_step_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
take_action_ocireg <= take_action_ocireg.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break
clk => trigger_state.CLK
clk => break_readreg[0]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => trigbrktype~reg0.CLK
dbrk_break => trigbrktype.OUTPUTSELECT
dbrk_goto0 => always2.IN0
dbrk_goto1 => always2.IN0
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => break_readreg[0]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => trigbrktype~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break.IN0
take_action_break_b => take_action_any_break.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
xbrk_goto0 => always2.IN1
xbrk_goto1 => always2.IN1
break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0_latch <= <GND>
dbrk_hit1_latch <= <GND>
dbrk_hit2_latch <= <GND>
dbrk_hit3_latch <= <GND>
trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[0] <= <GND>
xbrk_ctrl0[1] <= <GND>
xbrk_ctrl0[2] <= <GND>
xbrk_ctrl0[3] <= <GND>
xbrk_ctrl0[4] <= <GND>
xbrk_ctrl0[5] <= <GND>
xbrk_ctrl0[6] <= <GND>
xbrk_ctrl0[7] <= <GND>
xbrk_ctrl1[0] <= <GND>
xbrk_ctrl1[1] <= <GND>
xbrk_ctrl1[2] <= <GND>
xbrk_ctrl1[3] <= <GND>
xbrk_ctrl1[4] <= <GND>
xbrk_ctrl1[5] <= <GND>
xbrk_ctrl1[6] <= <GND>
xbrk_ctrl1[7] <= <GND>
xbrk_ctrl2[0] <= <GND>
xbrk_ctrl2[1] <= <GND>
xbrk_ctrl2[2] <= <GND>
xbrk_ctrl2[3] <= <GND>
xbrk_ctrl2[4] <= <GND>
xbrk_ctrl2[5] <= <GND>
xbrk_ctrl2[6] <= <GND>
xbrk_ctrl2[7] <= <GND>
xbrk_ctrl3[0] <= <GND>
xbrk_ctrl3[1] <= <GND>
xbrk_ctrl3[2] <= <GND>
xbrk_ctrl3[3] <= <GND>
xbrk_ctrl3[4] <= <GND>
xbrk_ctrl3[5] <= <GND>
xbrk_ctrl3[6] <= <GND>
xbrk_ctrl3[7] <= <GND>


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk
D_en => ~NO_FANOUT~
E_en => xbrk_break~reg0.ENA
E_en => E_xbrk_traceon.ENA
E_en => E_xbrk_traceoff.ENA
E_en => E_xbrk_trigout.ENA
E_en => E_xbrk_goto0.ENA
E_en => E_xbrk_goto1.ENA
E_valid => M_xbrk_traceon.IN1
E_valid => M_xbrk_traceoff.IN1
E_valid => M_xbrk_trigout.IN1
E_valid => M_xbrk_goto0.IN1
E_valid => M_xbrk_goto1.IN1
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
F_pc[15] => ~NO_FANOUT~
F_pc[16] => ~NO_FANOUT~
F_pc[17] => ~NO_FANOUT~
F_pc[18] => ~NO_FANOUT~
F_pc[19] => ~NO_FANOUT~
F_pc[20] => ~NO_FANOUT~
F_pc[21] => ~NO_FANOUT~
F_pc[22] => ~NO_FANOUT~
F_pc[23] => ~NO_FANOUT~
F_pc[24] => ~NO_FANOUT~
M_en => M_xbrk_traceon.ENA
M_en => M_xbrk_traceoff.ENA
M_en => M_xbrk_trigout.ENA
M_en => M_xbrk_goto0.ENA
M_en => M_xbrk_goto1.ENA
clk => M_xbrk_goto1.CLK
clk => M_xbrk_goto0.CLK
clk => M_xbrk_trigout.CLK
clk => M_xbrk_traceoff.CLK
clk => M_xbrk_traceon.CLK
clk => E_xbrk_goto1.CLK
clk => E_xbrk_goto0.CLK
clk => E_xbrk_trigout.CLK
clk => E_xbrk_traceoff.CLK
clk => E_xbrk_traceon.CLK
clk => xbrk_break~reg0.CLK
reset_n => xbrk_break~reg0.ACLR
reset_n => M_xbrk_goto0.ACLR
reset_n => M_xbrk_goto1.ACLR
reset_n => M_xbrk_traceoff.ACLR
reset_n => M_xbrk_traceon.ACLR
reset_n => M_xbrk_trigout.ACLR
reset_n => E_xbrk_traceon.ACLR
reset_n => E_xbrk_traceoff.ACLR
reset_n => E_xbrk_trigout.ACLR
reset_n => E_xbrk_goto0.ACLR
reset_n => E_xbrk_goto1.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
xbrk_ctrl0[0] => ~NO_FANOUT~
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => ~NO_FANOUT~
xbrk_ctrl0[5] => ~NO_FANOUT~
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => ~NO_FANOUT~
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => ~NO_FANOUT~
xbrk_ctrl1[5] => ~NO_FANOUT~
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~
xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto0 <= M_xbrk_goto0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto1 <= M_xbrk_goto1.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceoff <= M_xbrk_traceoff.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceon <= M_xbrk_traceon.DB_MAX_OUTPUT_PORT_TYPE
xbrk_trigout <= M_xbrk_trigout.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk
A_ctrl_ld => cpu_d_read.IN0
A_ctrl_st => cpu_d_write.IN0
A_en => cpu_d_wait.DATAIN
A_mem_baddr[0] => cpu_d_address[0].DATAIN
A_mem_baddr[1] => cpu_d_address[1].DATAIN
A_mem_baddr[2] => cpu_d_address[2].DATAIN
A_mem_baddr[3] => cpu_d_address[3].DATAIN
A_mem_baddr[4] => cpu_d_address[4].DATAIN
A_mem_baddr[5] => cpu_d_address[5].DATAIN
A_mem_baddr[6] => cpu_d_address[6].DATAIN
A_mem_baddr[7] => cpu_d_address[7].DATAIN
A_mem_baddr[8] => cpu_d_address[8].DATAIN
A_mem_baddr[9] => cpu_d_address[9].DATAIN
A_mem_baddr[10] => cpu_d_address[10].DATAIN
A_mem_baddr[11] => cpu_d_address[11].DATAIN
A_mem_baddr[12] => cpu_d_address[12].DATAIN
A_mem_baddr[13] => cpu_d_address[13].DATAIN
A_mem_baddr[14] => cpu_d_address[14].DATAIN
A_mem_baddr[15] => cpu_d_address[15].DATAIN
A_mem_baddr[16] => cpu_d_address[16].DATAIN
A_mem_baddr[17] => cpu_d_address[17].DATAIN
A_mem_baddr[18] => cpu_d_address[18].DATAIN
A_mem_baddr[19] => cpu_d_address[19].DATAIN
A_mem_baddr[20] => cpu_d_address[20].DATAIN
A_mem_baddr[21] => cpu_d_address[21].DATAIN
A_mem_baddr[22] => cpu_d_address[22].DATAIN
A_mem_baddr[23] => cpu_d_address[23].DATAIN
A_mem_baddr[24] => cpu_d_address[24].DATAIN
A_mem_baddr[25] => cpu_d_address[25].DATAIN
A_mem_baddr[26] => cpu_d_address[26].DATAIN
A_st_data[0] => cpu_d_writedata[0].DATAIN
A_st_data[1] => cpu_d_writedata[1].DATAIN
A_st_data[2] => cpu_d_writedata[2].DATAIN
A_st_data[3] => cpu_d_writedata[3].DATAIN
A_st_data[4] => cpu_d_writedata[4].DATAIN
A_st_data[5] => cpu_d_writedata[5].DATAIN
A_st_data[6] => cpu_d_writedata[6].DATAIN
A_st_data[7] => cpu_d_writedata[7].DATAIN
A_st_data[8] => cpu_d_writedata[8].DATAIN
A_st_data[9] => cpu_d_writedata[9].DATAIN
A_st_data[10] => cpu_d_writedata[10].DATAIN
A_st_data[11] => cpu_d_writedata[11].DATAIN
A_st_data[12] => cpu_d_writedata[12].DATAIN
A_st_data[13] => cpu_d_writedata[13].DATAIN
A_st_data[14] => cpu_d_writedata[14].DATAIN
A_st_data[15] => cpu_d_writedata[15].DATAIN
A_st_data[16] => cpu_d_writedata[16].DATAIN
A_st_data[17] => cpu_d_writedata[17].DATAIN
A_st_data[18] => cpu_d_writedata[18].DATAIN
A_st_data[19] => cpu_d_writedata[19].DATAIN
A_st_data[20] => cpu_d_writedata[20].DATAIN
A_st_data[21] => cpu_d_writedata[21].DATAIN
A_st_data[22] => cpu_d_writedata[22].DATAIN
A_st_data[23] => cpu_d_writedata[23].DATAIN
A_st_data[24] => cpu_d_writedata[24].DATAIN
A_st_data[25] => cpu_d_writedata[25].DATAIN
A_st_data[26] => cpu_d_writedata[26].DATAIN
A_st_data[27] => cpu_d_writedata[27].DATAIN
A_st_data[28] => cpu_d_writedata[28].DATAIN
A_st_data[29] => cpu_d_writedata[29].DATAIN
A_st_data[30] => cpu_d_writedata[30].DATAIN
A_st_data[31] => cpu_d_writedata[31].DATAIN
A_valid => cpu_d_read.IN1
A_valid => cpu_d_write.IN1
A_wr_data_filtered[0] => cpu_d_readdata[0].DATAIN
A_wr_data_filtered[1] => cpu_d_readdata[1].DATAIN
A_wr_data_filtered[2] => cpu_d_readdata[2].DATAIN
A_wr_data_filtered[3] => cpu_d_readdata[3].DATAIN
A_wr_data_filtered[4] => cpu_d_readdata[4].DATAIN
A_wr_data_filtered[5] => cpu_d_readdata[5].DATAIN
A_wr_data_filtered[6] => cpu_d_readdata[6].DATAIN
A_wr_data_filtered[7] => cpu_d_readdata[7].DATAIN
A_wr_data_filtered[8] => cpu_d_readdata[8].DATAIN
A_wr_data_filtered[9] => cpu_d_readdata[9].DATAIN
A_wr_data_filtered[10] => cpu_d_readdata[10].DATAIN
A_wr_data_filtered[11] => cpu_d_readdata[11].DATAIN
A_wr_data_filtered[12] => cpu_d_readdata[12].DATAIN
A_wr_data_filtered[13] => cpu_d_readdata[13].DATAIN
A_wr_data_filtered[14] => cpu_d_readdata[14].DATAIN
A_wr_data_filtered[15] => cpu_d_readdata[15].DATAIN
A_wr_data_filtered[16] => cpu_d_readdata[16].DATAIN
A_wr_data_filtered[17] => cpu_d_readdata[17].DATAIN
A_wr_data_filtered[18] => cpu_d_readdata[18].DATAIN
A_wr_data_filtered[19] => cpu_d_readdata[19].DATAIN
A_wr_data_filtered[20] => cpu_d_readdata[20].DATAIN
A_wr_data_filtered[21] => cpu_d_readdata[21].DATAIN
A_wr_data_filtered[22] => cpu_d_readdata[22].DATAIN
A_wr_data_filtered[23] => cpu_d_readdata[23].DATAIN
A_wr_data_filtered[24] => cpu_d_readdata[24].DATAIN
A_wr_data_filtered[25] => cpu_d_readdata[25].DATAIN
A_wr_data_filtered[26] => cpu_d_readdata[26].DATAIN
A_wr_data_filtered[27] => cpu_d_readdata[27].DATAIN
A_wr_data_filtered[28] => cpu_d_readdata[28].DATAIN
A_wr_data_filtered[29] => cpu_d_readdata[29].DATAIN
A_wr_data_filtered[30] => cpu_d_readdata[30].DATAIN
A_wr_data_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_goto1~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break~reg0.CLK
debugack => dbrk_break.DATAB
reset_n => dbrk_goto1~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => dbrk_break~reg0.ACLR
cpu_d_address[0] <= A_mem_baddr[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[1] <= A_mem_baddr[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[2] <= A_mem_baddr[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[3] <= A_mem_baddr[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[4] <= A_mem_baddr[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[5] <= A_mem_baddr[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[6] <= A_mem_baddr[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[7] <= A_mem_baddr[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[8] <= A_mem_baddr[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[9] <= A_mem_baddr[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[10] <= A_mem_baddr[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[11] <= A_mem_baddr[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[12] <= A_mem_baddr[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[13] <= A_mem_baddr[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[14] <= A_mem_baddr[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[15] <= A_mem_baddr[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[16] <= A_mem_baddr[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[17] <= A_mem_baddr[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[18] <= A_mem_baddr[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[19] <= A_mem_baddr[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[20] <= A_mem_baddr[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[21] <= A_mem_baddr[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[22] <= A_mem_baddr[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[23] <= A_mem_baddr[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[24] <= A_mem_baddr[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[25] <= A_mem_baddr[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[26] <= A_mem_baddr[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_read <= cpu_d_read.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[0] <= A_wr_data_filtered[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[1] <= A_wr_data_filtered[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[2] <= A_wr_data_filtered[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[3] <= A_wr_data_filtered[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[4] <= A_wr_data_filtered[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[5] <= A_wr_data_filtered[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[6] <= A_wr_data_filtered[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[7] <= A_wr_data_filtered[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[8] <= A_wr_data_filtered[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[9] <= A_wr_data_filtered[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[10] <= A_wr_data_filtered[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[11] <= A_wr_data_filtered[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[12] <= A_wr_data_filtered[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[13] <= A_wr_data_filtered[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[14] <= A_wr_data_filtered[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[15] <= A_wr_data_filtered[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[16] <= A_wr_data_filtered[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[17] <= A_wr_data_filtered[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[18] <= A_wr_data_filtered[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[19] <= A_wr_data_filtered[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[20] <= A_wr_data_filtered[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[21] <= A_wr_data_filtered[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[22] <= A_wr_data_filtered[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[23] <= A_wr_data_filtered[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[24] <= A_wr_data_filtered[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[25] <= A_wr_data_filtered[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[26] <= A_wr_data_filtered[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[27] <= A_wr_data_filtered[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[28] <= A_wr_data_filtered[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[29] <= A_wr_data_filtered[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[30] <= A_wr_data_filtered[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[31] <= A_wr_data_filtered[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_wait <= A_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_write <= cpu_d_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[0] <= A_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[1] <= A_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[2] <= A_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[3] <= A_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[4] <= A_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[5] <= A_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[6] <= A_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[7] <= A_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[8] <= A_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[9] <= A_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[10] <= A_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[11] <= A_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[12] <= A_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[13] <= A_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[14] <= A_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[15] <= A_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[16] <= A_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[17] <= A_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[18] <= A_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[19] <= A_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[20] <= A_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[21] <= A_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[22] <= A_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[23] <= A_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[24] <= A_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[25] <= A_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[26] <= A_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[27] <= A_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[28] <= A_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[29] <= A_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[30] <= A_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[31] <= A_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk_break <= dbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_en => instr_retired.IN0
A_op_beq => ~NO_FANOUT~
A_op_bge => ~NO_FANOUT~
A_op_bgeu => ~NO_FANOUT~
A_op_blt => ~NO_FANOUT~
A_op_bltu => ~NO_FANOUT~
A_op_bne => ~NO_FANOUT~
A_op_br => ~NO_FANOUT~
A_op_bret => ~NO_FANOUT~
A_op_call => ~NO_FANOUT~
A_op_callr => ~NO_FANOUT~
A_op_eret => ~NO_FANOUT~
A_op_jmp => ~NO_FANOUT~
A_op_jmpi => ~NO_FANOUT~
A_op_ret => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_pcb[25] => ~NO_FANOUT~
A_pcb[26] => ~NO_FANOUT~
A_valid => instr_retired.IN1
A_wr_data_filtered[0] => ~NO_FANOUT~
A_wr_data_filtered[1] => ~NO_FANOUT~
A_wr_data_filtered[2] => ~NO_FANOUT~
A_wr_data_filtered[3] => ~NO_FANOUT~
A_wr_data_filtered[4] => ~NO_FANOUT~
A_wr_data_filtered[5] => ~NO_FANOUT~
A_wr_data_filtered[6] => ~NO_FANOUT~
A_wr_data_filtered[7] => ~NO_FANOUT~
A_wr_data_filtered[8] => ~NO_FANOUT~
A_wr_data_filtered[9] => ~NO_FANOUT~
A_wr_data_filtered[10] => ~NO_FANOUT~
A_wr_data_filtered[11] => ~NO_FANOUT~
A_wr_data_filtered[12] => ~NO_FANOUT~
A_wr_data_filtered[13] => ~NO_FANOUT~
A_wr_data_filtered[14] => ~NO_FANOUT~
A_wr_data_filtered[15] => ~NO_FANOUT~
A_wr_data_filtered[16] => ~NO_FANOUT~
A_wr_data_filtered[17] => ~NO_FANOUT~
A_wr_data_filtered[18] => ~NO_FANOUT~
A_wr_data_filtered[19] => ~NO_FANOUT~
A_wr_data_filtered[20] => ~NO_FANOUT~
A_wr_data_filtered[21] => ~NO_FANOUT~
A_wr_data_filtered[22] => ~NO_FANOUT~
A_wr_data_filtered[23] => ~NO_FANOUT~
A_wr_data_filtered[24] => ~NO_FANOUT~
A_wr_data_filtered[25] => ~NO_FANOUT~
A_wr_data_filtered[26] => ~NO_FANOUT~
A_wr_data_filtered[27] => ~NO_FANOUT~
A_wr_data_filtered[28] => ~NO_FANOUT~
A_wr_data_filtered[29] => ~NO_FANOUT~
A_wr_data_filtered[30] => ~NO_FANOUT~
A_wr_data_filtered[31] => ~NO_FANOUT~
clk => dct_count[0]~reg0.CLK
clk => dct_count[1]~reg0.CLK
clk => dct_count[2]~reg0.CLK
clk => dct_count[3]~reg0.CLK
clk => dct_buffer[0]~reg0.CLK
clk => dct_buffer[1]~reg0.CLK
clk => dct_buffer[2]~reg0.CLK
clk => dct_buffer[3]~reg0.CLK
clk => dct_buffer[4]~reg0.CLK
clk => dct_buffer[5]~reg0.CLK
clk => dct_buffer[6]~reg0.CLK
clk => dct_buffer[7]~reg0.CLK
clk => dct_buffer[8]~reg0.CLK
clk => dct_buffer[9]~reg0.CLK
clk => dct_buffer[10]~reg0.CLK
clk => dct_buffer[11]~reg0.CLK
clk => dct_buffer[12]~reg0.CLK
clk => dct_buffer[13]~reg0.CLK
clk => dct_buffer[14]~reg0.CLK
clk => dct_buffer[15]~reg0.CLK
clk => dct_buffer[16]~reg0.CLK
clk => dct_buffer[17]~reg0.CLK
clk => dct_buffer[18]~reg0.CLK
clk => dct_buffer[19]~reg0.CLK
clk => dct_buffer[20]~reg0.CLK
clk => dct_buffer[21]~reg0.CLK
clk => dct_buffer[22]~reg0.CLK
clk => dct_buffer[23]~reg0.CLK
clk => dct_buffer[24]~reg0.CLK
clk => dct_buffer[25]~reg0.CLK
clk => dct_buffer[26]~reg0.CLK
clk => dct_buffer[27]~reg0.CLK
clk => dct_buffer[28]~reg0.CLK
clk => dct_buffer[29]~reg0.CLK
clk => itm[0]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[35]~reg0.CLK
clk => d1_debugack.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
debugack => d1_debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => dct_count[0]~reg0.ACLR
jrst_n => dct_count[1]~reg0.ACLR
jrst_n => dct_count[2]~reg0.ACLR
jrst_n => dct_count[3]~reg0.ACLR
jrst_n => dct_buffer[0]~reg0.ACLR
jrst_n => dct_buffer[1]~reg0.ACLR
jrst_n => dct_buffer[2]~reg0.ACLR
jrst_n => dct_buffer[3]~reg0.ACLR
jrst_n => dct_buffer[4]~reg0.ACLR
jrst_n => dct_buffer[5]~reg0.ACLR
jrst_n => dct_buffer[6]~reg0.ACLR
jrst_n => dct_buffer[7]~reg0.ACLR
jrst_n => dct_buffer[8]~reg0.ACLR
jrst_n => dct_buffer[9]~reg0.ACLR
jrst_n => dct_buffer[10]~reg0.ACLR
jrst_n => dct_buffer[11]~reg0.ACLR
jrst_n => dct_buffer[12]~reg0.ACLR
jrst_n => dct_buffer[13]~reg0.ACLR
jrst_n => dct_buffer[14]~reg0.ACLR
jrst_n => dct_buffer[15]~reg0.ACLR
jrst_n => dct_buffer[16]~reg0.ACLR
jrst_n => dct_buffer[17]~reg0.ACLR
jrst_n => dct_buffer[18]~reg0.ACLR
jrst_n => dct_buffer[19]~reg0.ACLR
jrst_n => dct_buffer[20]~reg0.ACLR
jrst_n => dct_buffer[21]~reg0.ACLR
jrst_n => dct_buffer[22]~reg0.ACLR
jrst_n => dct_buffer[23]~reg0.ACLR
jrst_n => dct_buffer[24]~reg0.ACLR
jrst_n => dct_buffer[25]~reg0.ACLR
jrst_n => dct_buffer[26]~reg0.ACLR
jrst_n => dct_buffer[27]~reg0.ACLR
jrst_n => dct_buffer[28]~reg0.ACLR
jrst_n => dct_buffer[29]~reg0.ACLR
jrst_n => itm[0]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[35]~reg0.ACLR
reset_n => d1_debugack.ACLR
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~
dct_buffer[0] <= dct_buffer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[1] <= dct_buffer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[2] <= dct_buffer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[3] <= dct_buffer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[4] <= dct_buffer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[5] <= dct_buffer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[6] <= dct_buffer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[7] <= dct_buffer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[8] <= dct_buffer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[9] <= dct_buffer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[10] <= dct_buffer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[11] <= dct_buffer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[12] <= dct_buffer[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[13] <= dct_buffer[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[14] <= dct_buffer[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[15] <= dct_buffer[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[16] <= dct_buffer[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[17] <= dct_buffer[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[18] <= dct_buffer[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[19] <= dct_buffer[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[20] <= dct_buffer[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[21] <= dct_buffer[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[22] <= dct_buffer[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[23] <= dct_buffer[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[24] <= dct_buffer[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[25] <= dct_buffer[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[26] <= dct_buffer[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[27] <= dct_buffer[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[28] <= dct_buffer[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[29] <= dct_buffer[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[0] <= dct_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[1] <= dct_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[2] <= dct_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[3] <= dct_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[0] <= itm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[1] <= itm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[2] <= itm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[3] <= itm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[4] <= itm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[5] <= itm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[6] <= itm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[7] <= itm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[8] <= itm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[9] <= itm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[10] <= itm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[11] <= itm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[12] <= itm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[13] <= itm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[14] <= itm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[15] <= itm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[16] <= itm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[17] <= itm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[18] <= itm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[19] <= itm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[20] <= itm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[21] <= itm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[22] <= itm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[23] <= itm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[24] <= itm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[25] <= itm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[26] <= itm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[27] <= itm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[28] <= itm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[29] <= itm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[30] <= itm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[31] <= itm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[32] <= itm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[33] <= itm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[34] <= itm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[35] <= itm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[0] <= <GND>
trc_ctrl[1] <= <GND>
trc_ctrl[2] <= <GND>
trc_ctrl[3] <= <GND>
trc_ctrl[4] <= <GND>
trc_ctrl[5] <= <GND>
trc_ctrl[6] <= <GND>
trc_ctrl[7] <= <GND>
trc_ctrl[8] <= <GND>
trc_ctrl[9] <= <GND>
trc_ctrl[10] <= <GND>
trc_ctrl[11] <= <GND>
trc_ctrl[12] <= <GND>
trc_ctrl[13] <= <GND>
trc_ctrl[14] <= <GND>
trc_ctrl[15] <= <GND>
trc_on <= <GND>


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace
clk => dtm[0]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[35]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_address[15] => ~NO_FANOUT~
cpu_d_address[16] => ~NO_FANOUT~
cpu_d_address[17] => ~NO_FANOUT~
cpu_d_address[18] => ~NO_FANOUT~
cpu_d_address[19] => ~NO_FANOUT~
cpu_d_address[20] => ~NO_FANOUT~
cpu_d_address[21] => ~NO_FANOUT~
cpu_d_address[22] => ~NO_FANOUT~
cpu_d_address[23] => ~NO_FANOUT~
cpu_d_address[24] => ~NO_FANOUT~
cpu_d_address[25] => ~NO_FANOUT~
cpu_d_address[26] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => dtm[0]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[35]~reg0.ACLR
trc_ctrl[0] => trc_ctrl[0].IN1
trc_ctrl[1] => trc_ctrl[1].IN1
trc_ctrl[2] => trc_ctrl[2].IN1
trc_ctrl[3] => trc_ctrl[3].IN1
trc_ctrl[4] => trc_ctrl[4].IN1
trc_ctrl[5] => trc_ctrl[5].IN1
trc_ctrl[6] => trc_ctrl[6].IN1
trc_ctrl[7] => trc_ctrl[7].IN1
trc_ctrl[8] => trc_ctrl[8].IN1
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Decoder0.IN2
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Decoder0.IN1
ctrl[6] => Decoder1.IN1
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Decoder0.IN0
ctrl[7] => Decoder1.IN0
ctrl[8] => ~NO_FANOUT~
td_mode[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
td_mode[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN0
atm[33] => WideOr1.IN1
atm[34] => WideOr1.IN2
atm[35] => WideOr1.IN3
clk => fifocount[0].CLK
clk => fifocount[1].CLK
clk => fifocount[2].CLK
clk => fifocount[3].CLK
clk => fifocount[4].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this.IN0
dbrk_traceon => trc_this.IN1
dct_buffer[0] => dct_buffer[0].IN1
dct_buffer[1] => dct_buffer[1].IN1
dct_buffer[2] => dct_buffer[2].IN1
dct_buffer[3] => dct_buffer[3].IN1
dct_buffer[4] => dct_buffer[4].IN1
dct_buffer[5] => dct_buffer[5].IN1
dct_buffer[6] => dct_buffer[6].IN1
dct_buffer[7] => dct_buffer[7].IN1
dct_buffer[8] => dct_buffer[8].IN1
dct_buffer[9] => dct_buffer[9].IN1
dct_buffer[10] => dct_buffer[10].IN1
dct_buffer[11] => dct_buffer[11].IN1
dct_buffer[12] => dct_buffer[12].IN1
dct_buffer[13] => dct_buffer[13].IN1
dct_buffer[14] => dct_buffer[14].IN1
dct_buffer[15] => dct_buffer[15].IN1
dct_buffer[16] => dct_buffer[16].IN1
dct_buffer[17] => dct_buffer[17].IN1
dct_buffer[18] => dct_buffer[18].IN1
dct_buffer[19] => dct_buffer[19].IN1
dct_buffer[20] => dct_buffer[20].IN1
dct_buffer[21] => dct_buffer[21].IN1
dct_buffer[22] => dct_buffer[22].IN1
dct_buffer[23] => dct_buffer[23].IN1
dct_buffer[24] => dct_buffer[24].IN1
dct_buffer[25] => dct_buffer[25].IN1
dct_buffer[26] => dct_buffer[26].IN1
dct_buffer[27] => dct_buffer[27].IN1
dct_buffer[28] => dct_buffer[28].IN1
dct_buffer[29] => dct_buffer[29].IN1
dct_count[0] => dct_count[0].IN1
dct_count[1] => dct_count[1].IN1
dct_count[2] => dct_count[2].IN1
dct_count[3] => dct_count[3].IN1
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN0
dtm[33] => WideOr2.IN1
dtm[34] => WideOr2.IN2
dtm[35] => WideOr2.IN3
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifocount[0].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[4].ACLR
reset_n => ~NO_FANOUT~
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
trc_on => trc_this.IN1
tw[0] <= itm[0].DB_MAX_OUTPUT_PORT_TYPE
tw[1] <= itm[1].DB_MAX_OUTPUT_PORT_TYPE
tw[2] <= itm[2].DB_MAX_OUTPUT_PORT_TYPE
tw[3] <= itm[3].DB_MAX_OUTPUT_PORT_TYPE
tw[4] <= itm[4].DB_MAX_OUTPUT_PORT_TYPE
tw[5] <= itm[5].DB_MAX_OUTPUT_PORT_TYPE
tw[6] <= itm[6].DB_MAX_OUTPUT_PORT_TYPE
tw[7] <= itm[7].DB_MAX_OUTPUT_PORT_TYPE
tw[8] <= itm[8].DB_MAX_OUTPUT_PORT_TYPE
tw[9] <= itm[9].DB_MAX_OUTPUT_PORT_TYPE
tw[10] <= itm[10].DB_MAX_OUTPUT_PORT_TYPE
tw[11] <= itm[11].DB_MAX_OUTPUT_PORT_TYPE
tw[12] <= itm[12].DB_MAX_OUTPUT_PORT_TYPE
tw[13] <= itm[13].DB_MAX_OUTPUT_PORT_TYPE
tw[14] <= itm[14].DB_MAX_OUTPUT_PORT_TYPE
tw[15] <= itm[15].DB_MAX_OUTPUT_PORT_TYPE
tw[16] <= itm[16].DB_MAX_OUTPUT_PORT_TYPE
tw[17] <= itm[17].DB_MAX_OUTPUT_PORT_TYPE
tw[18] <= itm[18].DB_MAX_OUTPUT_PORT_TYPE
tw[19] <= itm[19].DB_MAX_OUTPUT_PORT_TYPE
tw[20] <= itm[20].DB_MAX_OUTPUT_PORT_TYPE
tw[21] <= itm[21].DB_MAX_OUTPUT_PORT_TYPE
tw[22] <= itm[22].DB_MAX_OUTPUT_PORT_TYPE
tw[23] <= itm[23].DB_MAX_OUTPUT_PORT_TYPE
tw[24] <= itm[24].DB_MAX_OUTPUT_PORT_TYPE
tw[25] <= itm[25].DB_MAX_OUTPUT_PORT_TYPE
tw[26] <= itm[26].DB_MAX_OUTPUT_PORT_TYPE
tw[27] <= itm[27].DB_MAX_OUTPUT_PORT_TYPE
tw[28] <= itm[28].DB_MAX_OUTPUT_PORT_TYPE
tw[29] <= itm[29].DB_MAX_OUTPUT_PORT_TYPE
tw[30] <= itm[30].DB_MAX_OUTPUT_PORT_TYPE
tw[31] <= itm[31].DB_MAX_OUTPUT_PORT_TYPE
tw[32] <= itm[32].DB_MAX_OUTPUT_PORT_TYPE
tw[33] <= itm[33].DB_MAX_OUTPUT_PORT_TYPE
tw[34] <= itm[34].DB_MAX_OUTPUT_PORT_TYPE
tw[35] <= itm[35].DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count
atm_valid => Decoder0.IN1
dtm_valid => Decoder0.IN2
itm_valid => Decoder0.IN0
compute_tm_count[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
compute_tm_count[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => Equal0.IN0
fifowp_inc[0] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[1] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[2] <= <GND>
fifowp_inc[3] <= <GND>


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => fifocount_inc.DATAB
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => fifocount_inc.DATAB
tm_count[1] => Equal0.IN0
fifocount_inc[0] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[1] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[2] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[3] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[4] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench
dct_buffer[0] => ~NO_FANOUT~
dct_buffer[1] => ~NO_FANOUT~
dct_buffer[2] => ~NO_FANOUT~
dct_buffer[3] => ~NO_FANOUT~
dct_buffer[4] => ~NO_FANOUT~
dct_buffer[5] => ~NO_FANOUT~
dct_buffer[6] => ~NO_FANOUT~
dct_buffer[7] => ~NO_FANOUT~
dct_buffer[8] => ~NO_FANOUT~
dct_buffer[9] => ~NO_FANOUT~
dct_buffer[10] => ~NO_FANOUT~
dct_buffer[11] => ~NO_FANOUT~
dct_buffer[12] => ~NO_FANOUT~
dct_buffer[13] => ~NO_FANOUT~
dct_buffer[14] => ~NO_FANOUT~
dct_buffer[15] => ~NO_FANOUT~
dct_buffer[16] => ~NO_FANOUT~
dct_buffer[17] => ~NO_FANOUT~
dct_buffer[18] => ~NO_FANOUT~
dct_buffer[19] => ~NO_FANOUT~
dct_buffer[20] => ~NO_FANOUT~
dct_buffer[21] => ~NO_FANOUT~
dct_buffer[22] => ~NO_FANOUT~
dct_buffer[23] => ~NO_FANOUT~
dct_buffer[24] => ~NO_FANOUT~
dct_buffer[25] => ~NO_FANOUT~
dct_buffer[26] => ~NO_FANOUT~
dct_buffer[27] => ~NO_FANOUT~
dct_buffer[28] => ~NO_FANOUT~
dct_buffer[29] => ~NO_FANOUT~
dct_count[0] => ~NO_FANOUT~
dct_count[1] => ~NO_FANOUT~
dct_count[2] => ~NO_FANOUT~
dct_count[3] => ~NO_FANOUT~
test_ending => ~NO_FANOUT~
test_has_ended => ~NO_FANOUT~


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~
tr_clk <= <GND>
tr_data[0] <= <GND>
tr_data[1] <= <GND>
tr_data[2] <= <GND>
tr_data[3] <= <GND>
tr_data[4] <= <GND>
tr_data[5] <= <GND>
tr_data[6] <= <GND>
tr_data[7] <= <GND>
tr_data[8] <= <GND>
tr_data[9] <= <GND>
tr_data[10] <= <GND>
tr_data[11] <= <GND>
tr_data[12] <= <GND>
tr_data[13] <= <GND>
tr_data[14] <= <GND>
tr_data[15] <= <GND>
tr_data[16] <= <GND>
tr_data[17] <= <GND>


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im
clk => clk.IN2
jdo[0] => ~NO_FANOUT~
jdo[1] => jdo[1].IN1
jdo[2] => jdo[2].IN1
jdo[3] => jdo[3].IN1
jdo[4] => jdo[4].IN1
jdo[5] => jdo[5].IN1
jdo[6] => jdo[6].IN1
jdo[7] => jdo[7].IN1
jdo[8] => jdo[8].IN1
jdo[9] => jdo[9].IN1
jdo[10] => jdo[10].IN1
jdo[11] => jdo[11].IN1
jdo[12] => jdo[12].IN1
jdo[13] => jdo[13].IN1
jdo[14] => jdo[14].IN1
jdo[15] => jdo[15].IN1
jdo[16] => jdo[16].IN1
jdo[17] => jdo[17].IN1
jdo[18] => jdo[18].IN1
jdo[19] => jdo[19].IN1
jdo[20] => jdo[20].IN1
jdo[21] => jdo[21].IN1
jdo[22] => jdo[22].IN1
jdo[23] => jdo[23].IN1
jdo[24] => jdo[24].IN1
jdo[25] => jdo[25].IN1
jdo[26] => jdo[26].IN1
jdo[27] => jdo[27].IN1
jdo[28] => jdo[28].IN1
jdo[29] => jdo[29].IN1
jdo[30] => jdo[30].IN1
jdo[31] => jdo[31].IN1
jdo[32] => jdo[32].IN1
jdo[33] => jdo[33].IN1
jdo[34] => jdo[34].IN1
jdo[35] => jdo[35].IN1
jdo[36] => jdo[36].IN1
jdo[37] => ~NO_FANOUT~
jrst_n => trc_wrap~reg0.ACLR
jrst_n => trc_im_addr[0]~reg0.ACLR
jrst_n => trc_im_addr[1]~reg0.ACLR
jrst_n => trc_im_addr[2]~reg0.ACLR
jrst_n => trc_im_addr[3]~reg0.ACLR
jrst_n => trc_im_addr[4]~reg0.ACLR
jrst_n => trc_im_addr[5]~reg0.ACLR
jrst_n => trc_im_addr[6]~reg0.ACLR
reset_n => trc_jtag_addr[0].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[16].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => always1.IN0
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_b => take_action_tracemem_b.IN1
take_no_action_tracemem_a => always1.IN1
trc_ctrl[0] => comb.IN1
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => trc_im_data[0].IN1
tw[1] => trc_im_data[1].IN1
tw[2] => trc_im_data[2].IN1
tw[3] => trc_im_data[3].IN1
tw[4] => trc_im_data[4].IN1
tw[5] => trc_im_data[5].IN1
tw[6] => trc_im_data[6].IN1
tw[7] => trc_im_data[7].IN1
tw[8] => trc_im_data[8].IN1
tw[9] => trc_im_data[9].IN1
tw[10] => trc_im_data[10].IN1
tw[11] => trc_im_data[11].IN1
tw[12] => trc_im_data[12].IN1
tw[13] => trc_im_data[13].IN1
tw[14] => trc_im_data[14].IN1
tw[15] => trc_im_data[15].IN1
tw[16] => trc_im_data[16].IN1
tw[17] => trc_im_data[17].IN1
tw[18] => trc_im_data[18].IN1
tw[19] => trc_im_data[19].IN1
tw[20] => trc_im_data[20].IN1
tw[21] => trc_im_data[21].IN1
tw[22] => trc_im_data[22].IN1
tw[23] => trc_im_data[23].IN1
tw[24] => trc_im_data[24].IN1
tw[25] => trc_im_data[25].IN1
tw[26] => trc_im_data[26].IN1
tw[27] => trc_im_data[27].IN1
tw[28] => trc_im_data[28].IN1
tw[29] => trc_im_data[29].IN1
tw[30] => trc_im_data[30].IN1
tw[31] => trc_im_data[31].IN1
tw[32] => trc_im_data[32].IN1
tw[33] => trc_im_data[33].IN1
tw[34] => trc_im_data[34].IN1
tw[35] => trc_im_data[35].IN1
tracemem_on <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
tracemem_trcdata[0] <= <GND>
tracemem_trcdata[1] <= <GND>
tracemem_trcdata[2] <= <GND>
tracemem_trcdata[3] <= <GND>
tracemem_trcdata[4] <= <GND>
tracemem_trcdata[5] <= <GND>
tracemem_trcdata[6] <= <GND>
tracemem_trcdata[7] <= <GND>
tracemem_trcdata[8] <= <GND>
tracemem_trcdata[9] <= <GND>
tracemem_trcdata[10] <= <GND>
tracemem_trcdata[11] <= <GND>
tracemem_trcdata[12] <= <GND>
tracemem_trcdata[13] <= <GND>
tracemem_trcdata[14] <= <GND>
tracemem_trcdata[15] <= <GND>
tracemem_trcdata[16] <= <GND>
tracemem_trcdata[17] <= <GND>
tracemem_trcdata[18] <= <GND>
tracemem_trcdata[19] <= <GND>
tracemem_trcdata[20] <= <GND>
tracemem_trcdata[21] <= <GND>
tracemem_trcdata[22] <= <GND>
tracemem_trcdata[23] <= <GND>
tracemem_trcdata[24] <= <GND>
tracemem_trcdata[25] <= <GND>
tracemem_trcdata[26] <= <GND>
tracemem_trcdata[27] <= <GND>
tracemem_trcdata[28] <= <GND>
tracemem_trcdata[29] <= <GND>
tracemem_trcdata[30] <= <GND>
tracemem_trcdata[31] <= <GND>
tracemem_trcdata[32] <= <GND>
tracemem_trcdata[33] <= <GND>
tracemem_trcdata[34] <= <GND>
tracemem_trcdata[35] <= <GND>
tracemem_tw <= tracemem_tw.DB_MAX_OUTPUT_PORT_TYPE
trc_enb <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[0] <= trc_im_addr[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[1] <= trc_im_addr[1].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[2] <= trc_im_addr[2].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[3] <= trc_im_addr[3].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[4] <= trc_im_addr[4].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[5] <= trc_im_addr[5].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[6] <= trc_im_addr[6].DB_MAX_OUTPUT_PORT_TYPE
trc_wrap <= trc_wrap~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_wrap_traceoff <= xbrk_wrap_traceoff.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_a[32] => data_a[32].IN1
data_a[33] => data_a[33].IN1
data_a[34] => data_a[34].IN1
data_a[35] => data_a[35].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
data_b[32] => data_b[32].IN1
data_b[33] => data_b[33].IN1
data_b[34] => data_b[34].IN1
data_b[35] => data_b[35].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_a[32] <= altsyncram:the_altsyncram.q_a
q_a[33] <= altsyncram:the_altsyncram.q_a
q_a[34] <= altsyncram:the_altsyncram.q_a
q_a[35] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b
q_b[32] <= altsyncram:the_altsyncram.q_b
q_b[33] <= altsyncram:the_altsyncram.q_b
q_b[34] <= altsyncram:the_altsyncram.q_b
q_b[35] <= altsyncram:the_altsyncram.q_b


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_0a02:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_0a02:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0a02:auto_generated.data_a[0]
data_a[1] => altsyncram_0a02:auto_generated.data_a[1]
data_a[2] => altsyncram_0a02:auto_generated.data_a[2]
data_a[3] => altsyncram_0a02:auto_generated.data_a[3]
data_a[4] => altsyncram_0a02:auto_generated.data_a[4]
data_a[5] => altsyncram_0a02:auto_generated.data_a[5]
data_a[6] => altsyncram_0a02:auto_generated.data_a[6]
data_a[7] => altsyncram_0a02:auto_generated.data_a[7]
data_a[8] => altsyncram_0a02:auto_generated.data_a[8]
data_a[9] => altsyncram_0a02:auto_generated.data_a[9]
data_a[10] => altsyncram_0a02:auto_generated.data_a[10]
data_a[11] => altsyncram_0a02:auto_generated.data_a[11]
data_a[12] => altsyncram_0a02:auto_generated.data_a[12]
data_a[13] => altsyncram_0a02:auto_generated.data_a[13]
data_a[14] => altsyncram_0a02:auto_generated.data_a[14]
data_a[15] => altsyncram_0a02:auto_generated.data_a[15]
data_a[16] => altsyncram_0a02:auto_generated.data_a[16]
data_a[17] => altsyncram_0a02:auto_generated.data_a[17]
data_a[18] => altsyncram_0a02:auto_generated.data_a[18]
data_a[19] => altsyncram_0a02:auto_generated.data_a[19]
data_a[20] => altsyncram_0a02:auto_generated.data_a[20]
data_a[21] => altsyncram_0a02:auto_generated.data_a[21]
data_a[22] => altsyncram_0a02:auto_generated.data_a[22]
data_a[23] => altsyncram_0a02:auto_generated.data_a[23]
data_a[24] => altsyncram_0a02:auto_generated.data_a[24]
data_a[25] => altsyncram_0a02:auto_generated.data_a[25]
data_a[26] => altsyncram_0a02:auto_generated.data_a[26]
data_a[27] => altsyncram_0a02:auto_generated.data_a[27]
data_a[28] => altsyncram_0a02:auto_generated.data_a[28]
data_a[29] => altsyncram_0a02:auto_generated.data_a[29]
data_a[30] => altsyncram_0a02:auto_generated.data_a[30]
data_a[31] => altsyncram_0a02:auto_generated.data_a[31]
data_a[32] => altsyncram_0a02:auto_generated.data_a[32]
data_a[33] => altsyncram_0a02:auto_generated.data_a[33]
data_a[34] => altsyncram_0a02:auto_generated.data_a[34]
data_a[35] => altsyncram_0a02:auto_generated.data_a[35]
data_b[0] => altsyncram_0a02:auto_generated.data_b[0]
data_b[1] => altsyncram_0a02:auto_generated.data_b[1]
data_b[2] => altsyncram_0a02:auto_generated.data_b[2]
data_b[3] => altsyncram_0a02:auto_generated.data_b[3]
data_b[4] => altsyncram_0a02:auto_generated.data_b[4]
data_b[5] => altsyncram_0a02:auto_generated.data_b[5]
data_b[6] => altsyncram_0a02:auto_generated.data_b[6]
data_b[7] => altsyncram_0a02:auto_generated.data_b[7]
data_b[8] => altsyncram_0a02:auto_generated.data_b[8]
data_b[9] => altsyncram_0a02:auto_generated.data_b[9]
data_b[10] => altsyncram_0a02:auto_generated.data_b[10]
data_b[11] => altsyncram_0a02:auto_generated.data_b[11]
data_b[12] => altsyncram_0a02:auto_generated.data_b[12]
data_b[13] => altsyncram_0a02:auto_generated.data_b[13]
data_b[14] => altsyncram_0a02:auto_generated.data_b[14]
data_b[15] => altsyncram_0a02:auto_generated.data_b[15]
data_b[16] => altsyncram_0a02:auto_generated.data_b[16]
data_b[17] => altsyncram_0a02:auto_generated.data_b[17]
data_b[18] => altsyncram_0a02:auto_generated.data_b[18]
data_b[19] => altsyncram_0a02:auto_generated.data_b[19]
data_b[20] => altsyncram_0a02:auto_generated.data_b[20]
data_b[21] => altsyncram_0a02:auto_generated.data_b[21]
data_b[22] => altsyncram_0a02:auto_generated.data_b[22]
data_b[23] => altsyncram_0a02:auto_generated.data_b[23]
data_b[24] => altsyncram_0a02:auto_generated.data_b[24]
data_b[25] => altsyncram_0a02:auto_generated.data_b[25]
data_b[26] => altsyncram_0a02:auto_generated.data_b[26]
data_b[27] => altsyncram_0a02:auto_generated.data_b[27]
data_b[28] => altsyncram_0a02:auto_generated.data_b[28]
data_b[29] => altsyncram_0a02:auto_generated.data_b[29]
data_b[30] => altsyncram_0a02:auto_generated.data_b[30]
data_b[31] => altsyncram_0a02:auto_generated.data_b[31]
data_b[32] => altsyncram_0a02:auto_generated.data_b[32]
data_b[33] => altsyncram_0a02:auto_generated.data_b[33]
data_b[34] => altsyncram_0a02:auto_generated.data_b[34]
data_b[35] => altsyncram_0a02:auto_generated.data_b[35]
address_a[0] => altsyncram_0a02:auto_generated.address_a[0]
address_a[1] => altsyncram_0a02:auto_generated.address_a[1]
address_a[2] => altsyncram_0a02:auto_generated.address_a[2]
address_a[3] => altsyncram_0a02:auto_generated.address_a[3]
address_a[4] => altsyncram_0a02:auto_generated.address_a[4]
address_a[5] => altsyncram_0a02:auto_generated.address_a[5]
address_a[6] => altsyncram_0a02:auto_generated.address_a[6]
address_b[0] => altsyncram_0a02:auto_generated.address_b[0]
address_b[1] => altsyncram_0a02:auto_generated.address_b[1]
address_b[2] => altsyncram_0a02:auto_generated.address_b[2]
address_b[3] => altsyncram_0a02:auto_generated.address_b[3]
address_b[4] => altsyncram_0a02:auto_generated.address_b[4]
address_b[5] => altsyncram_0a02:auto_generated.address_b[5]
address_b[6] => altsyncram_0a02:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0a02:auto_generated.clock0
clock1 => altsyncram_0a02:auto_generated.clock1
clocken0 => altsyncram_0a02:auto_generated.clocken0
clocken1 => altsyncram_0a02:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0a02:auto_generated.q_a[0]
q_a[1] <= altsyncram_0a02:auto_generated.q_a[1]
q_a[2] <= altsyncram_0a02:auto_generated.q_a[2]
q_a[3] <= altsyncram_0a02:auto_generated.q_a[3]
q_a[4] <= altsyncram_0a02:auto_generated.q_a[4]
q_a[5] <= altsyncram_0a02:auto_generated.q_a[5]
q_a[6] <= altsyncram_0a02:auto_generated.q_a[6]
q_a[7] <= altsyncram_0a02:auto_generated.q_a[7]
q_a[8] <= altsyncram_0a02:auto_generated.q_a[8]
q_a[9] <= altsyncram_0a02:auto_generated.q_a[9]
q_a[10] <= altsyncram_0a02:auto_generated.q_a[10]
q_a[11] <= altsyncram_0a02:auto_generated.q_a[11]
q_a[12] <= altsyncram_0a02:auto_generated.q_a[12]
q_a[13] <= altsyncram_0a02:auto_generated.q_a[13]
q_a[14] <= altsyncram_0a02:auto_generated.q_a[14]
q_a[15] <= altsyncram_0a02:auto_generated.q_a[15]
q_a[16] <= altsyncram_0a02:auto_generated.q_a[16]
q_a[17] <= altsyncram_0a02:auto_generated.q_a[17]
q_a[18] <= altsyncram_0a02:auto_generated.q_a[18]
q_a[19] <= altsyncram_0a02:auto_generated.q_a[19]
q_a[20] <= altsyncram_0a02:auto_generated.q_a[20]
q_a[21] <= altsyncram_0a02:auto_generated.q_a[21]
q_a[22] <= altsyncram_0a02:auto_generated.q_a[22]
q_a[23] <= altsyncram_0a02:auto_generated.q_a[23]
q_a[24] <= altsyncram_0a02:auto_generated.q_a[24]
q_a[25] <= altsyncram_0a02:auto_generated.q_a[25]
q_a[26] <= altsyncram_0a02:auto_generated.q_a[26]
q_a[27] <= altsyncram_0a02:auto_generated.q_a[27]
q_a[28] <= altsyncram_0a02:auto_generated.q_a[28]
q_a[29] <= altsyncram_0a02:auto_generated.q_a[29]
q_a[30] <= altsyncram_0a02:auto_generated.q_a[30]
q_a[31] <= altsyncram_0a02:auto_generated.q_a[31]
q_a[32] <= altsyncram_0a02:auto_generated.q_a[32]
q_a[33] <= altsyncram_0a02:auto_generated.q_a[33]
q_a[34] <= altsyncram_0a02:auto_generated.q_a[34]
q_a[35] <= altsyncram_0a02:auto_generated.q_a[35]
q_b[0] <= altsyncram_0a02:auto_generated.q_b[0]
q_b[1] <= altsyncram_0a02:auto_generated.q_b[1]
q_b[2] <= altsyncram_0a02:auto_generated.q_b[2]
q_b[3] <= altsyncram_0a02:auto_generated.q_b[3]
q_b[4] <= altsyncram_0a02:auto_generated.q_b[4]
q_b[5] <= altsyncram_0a02:auto_generated.q_b[5]
q_b[6] <= altsyncram_0a02:auto_generated.q_b[6]
q_b[7] <= altsyncram_0a02:auto_generated.q_b[7]
q_b[8] <= altsyncram_0a02:auto_generated.q_b[8]
q_b[9] <= altsyncram_0a02:auto_generated.q_b[9]
q_b[10] <= altsyncram_0a02:auto_generated.q_b[10]
q_b[11] <= altsyncram_0a02:auto_generated.q_b[11]
q_b[12] <= altsyncram_0a02:auto_generated.q_b[12]
q_b[13] <= altsyncram_0a02:auto_generated.q_b[13]
q_b[14] <= altsyncram_0a02:auto_generated.q_b[14]
q_b[15] <= altsyncram_0a02:auto_generated.q_b[15]
q_b[16] <= altsyncram_0a02:auto_generated.q_b[16]
q_b[17] <= altsyncram_0a02:auto_generated.q_b[17]
q_b[18] <= altsyncram_0a02:auto_generated.q_b[18]
q_b[19] <= altsyncram_0a02:auto_generated.q_b[19]
q_b[20] <= altsyncram_0a02:auto_generated.q_b[20]
q_b[21] <= altsyncram_0a02:auto_generated.q_b[21]
q_b[22] <= altsyncram_0a02:auto_generated.q_b[22]
q_b[23] <= altsyncram_0a02:auto_generated.q_b[23]
q_b[24] <= altsyncram_0a02:auto_generated.q_b[24]
q_b[25] <= altsyncram_0a02:auto_generated.q_b[25]
q_b[26] <= altsyncram_0a02:auto_generated.q_b[26]
q_b[27] <= altsyncram_0a02:auto_generated.q_b[27]
q_b[28] <= altsyncram_0a02:auto_generated.q_b[28]
q_b[29] <= altsyncram_0a02:auto_generated.q_b[29]
q_b[30] <= altsyncram_0a02:auto_generated.q_b[30]
q_b[31] <= altsyncram_0a02:auto_generated.q_b[31]
q_b[32] <= altsyncram_0a02:auto_generated.q_b[32]
q_b[33] <= altsyncram_0a02:auto_generated.q_b[33]
q_b[34] <= altsyncram_0a02:auto_generated.q_b[34]
q_b[35] <= altsyncram_0a02:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE
wren_b => ram_block1a32.PORTBWE
wren_b => ram_block1a33.PORTBWE
wren_b => ram_block1a34.PORTBWE
wren_b => ram_block1a35.PORTBWE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper
MonDReg[0] => MonDReg[0].IN1
MonDReg[1] => MonDReg[1].IN1
MonDReg[2] => MonDReg[2].IN1
MonDReg[3] => MonDReg[3].IN1
MonDReg[4] => MonDReg[4].IN1
MonDReg[5] => MonDReg[5].IN1
MonDReg[6] => MonDReg[6].IN1
MonDReg[7] => MonDReg[7].IN1
MonDReg[8] => MonDReg[8].IN1
MonDReg[9] => MonDReg[9].IN1
MonDReg[10] => MonDReg[10].IN1
MonDReg[11] => MonDReg[11].IN1
MonDReg[12] => MonDReg[12].IN1
MonDReg[13] => MonDReg[13].IN1
MonDReg[14] => MonDReg[14].IN1
MonDReg[15] => MonDReg[15].IN1
MonDReg[16] => MonDReg[16].IN1
MonDReg[17] => MonDReg[17].IN1
MonDReg[18] => MonDReg[18].IN1
MonDReg[19] => MonDReg[19].IN1
MonDReg[20] => MonDReg[20].IN1
MonDReg[21] => MonDReg[21].IN1
MonDReg[22] => MonDReg[22].IN1
MonDReg[23] => MonDReg[23].IN1
MonDReg[24] => MonDReg[24].IN1
MonDReg[25] => MonDReg[25].IN1
MonDReg[26] => MonDReg[26].IN1
MonDReg[27] => MonDReg[27].IN1
MonDReg[28] => MonDReg[28].IN1
MonDReg[29] => MonDReg[29].IN1
MonDReg[30] => MonDReg[30].IN1
MonDReg[31] => MonDReg[31].IN1
break_readreg[0] => break_readreg[0].IN1
break_readreg[1] => break_readreg[1].IN1
break_readreg[2] => break_readreg[2].IN1
break_readreg[3] => break_readreg[3].IN1
break_readreg[4] => break_readreg[4].IN1
break_readreg[5] => break_readreg[5].IN1
break_readreg[6] => break_readreg[6].IN1
break_readreg[7] => break_readreg[7].IN1
break_readreg[8] => break_readreg[8].IN1
break_readreg[9] => break_readreg[9].IN1
break_readreg[10] => break_readreg[10].IN1
break_readreg[11] => break_readreg[11].IN1
break_readreg[12] => break_readreg[12].IN1
break_readreg[13] => break_readreg[13].IN1
break_readreg[14] => break_readreg[14].IN1
break_readreg[15] => break_readreg[15].IN1
break_readreg[16] => break_readreg[16].IN1
break_readreg[17] => break_readreg[17].IN1
break_readreg[18] => break_readreg[18].IN1
break_readreg[19] => break_readreg[19].IN1
break_readreg[20] => break_readreg[20].IN1
break_readreg[21] => break_readreg[21].IN1
break_readreg[22] => break_readreg[22].IN1
break_readreg[23] => break_readreg[23].IN1
break_readreg[24] => break_readreg[24].IN1
break_readreg[25] => break_readreg[25].IN1
break_readreg[26] => break_readreg[26].IN1
break_readreg[27] => break_readreg[27].IN1
break_readreg[28] => break_readreg[28].IN1
break_readreg[29] => break_readreg[29].IN1
break_readreg[30] => break_readreg[30].IN1
break_readreg[31] => break_readreg[31].IN1
clk => clk.IN1
dbrk_hit0_latch => dbrk_hit0_latch.IN1
dbrk_hit1_latch => dbrk_hit1_latch.IN1
dbrk_hit2_latch => dbrk_hit2_latch.IN1
dbrk_hit3_latch => dbrk_hit3_latch.IN1
debugack => debugack.IN1
monitor_error => monitor_error.IN1
monitor_ready => monitor_ready.IN1
reset_n => reset_n.IN1
resetlatch => resetlatch.IN1
tracemem_on => tracemem_on.IN1
tracemem_trcdata[0] => tracemem_trcdata[0].IN1
tracemem_trcdata[1] => tracemem_trcdata[1].IN1
tracemem_trcdata[2] => tracemem_trcdata[2].IN1
tracemem_trcdata[3] => tracemem_trcdata[3].IN1
tracemem_trcdata[4] => tracemem_trcdata[4].IN1
tracemem_trcdata[5] => tracemem_trcdata[5].IN1
tracemem_trcdata[6] => tracemem_trcdata[6].IN1
tracemem_trcdata[7] => tracemem_trcdata[7].IN1
tracemem_trcdata[8] => tracemem_trcdata[8].IN1
tracemem_trcdata[9] => tracemem_trcdata[9].IN1
tracemem_trcdata[10] => tracemem_trcdata[10].IN1
tracemem_trcdata[11] => tracemem_trcdata[11].IN1
tracemem_trcdata[12] => tracemem_trcdata[12].IN1
tracemem_trcdata[13] => tracemem_trcdata[13].IN1
tracemem_trcdata[14] => tracemem_trcdata[14].IN1
tracemem_trcdata[15] => tracemem_trcdata[15].IN1
tracemem_trcdata[16] => tracemem_trcdata[16].IN1
tracemem_trcdata[17] => tracemem_trcdata[17].IN1
tracemem_trcdata[18] => tracemem_trcdata[18].IN1
tracemem_trcdata[19] => tracemem_trcdata[19].IN1
tracemem_trcdata[20] => tracemem_trcdata[20].IN1
tracemem_trcdata[21] => tracemem_trcdata[21].IN1
tracemem_trcdata[22] => tracemem_trcdata[22].IN1
tracemem_trcdata[23] => tracemem_trcdata[23].IN1
tracemem_trcdata[24] => tracemem_trcdata[24].IN1
tracemem_trcdata[25] => tracemem_trcdata[25].IN1
tracemem_trcdata[26] => tracemem_trcdata[26].IN1
tracemem_trcdata[27] => tracemem_trcdata[27].IN1
tracemem_trcdata[28] => tracemem_trcdata[28].IN1
tracemem_trcdata[29] => tracemem_trcdata[29].IN1
tracemem_trcdata[30] => tracemem_trcdata[30].IN1
tracemem_trcdata[31] => tracemem_trcdata[31].IN1
tracemem_trcdata[32] => tracemem_trcdata[32].IN1
tracemem_trcdata[33] => tracemem_trcdata[33].IN1
tracemem_trcdata[34] => tracemem_trcdata[34].IN1
tracemem_trcdata[35] => tracemem_trcdata[35].IN1
tracemem_tw => tracemem_tw.IN1
trc_im_addr[0] => trc_im_addr[0].IN1
trc_im_addr[1] => trc_im_addr[1].IN1
trc_im_addr[2] => trc_im_addr[2].IN1
trc_im_addr[3] => trc_im_addr[3].IN1
trc_im_addr[4] => trc_im_addr[4].IN1
trc_im_addr[5] => trc_im_addr[5].IN1
trc_im_addr[6] => trc_im_addr[6].IN1
trc_on => trc_on.IN1
trc_wrap => trc_wrap.IN1
trigbrktype => trigbrktype.IN1
trigger_state_1 => trigger_state_1.IN1
jdo[0] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[1] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[2] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[3] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[4] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[5] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[6] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[7] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[8] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[9] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[10] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[11] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[12] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[13] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[14] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[15] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[16] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[17] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[18] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[19] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[20] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[21] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[22] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[23] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[24] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[25] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[26] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[27] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[28] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[29] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[30] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[31] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[32] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[33] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[34] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[35] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[36] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[37] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jrst_n <= cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.jrst_n
st_ready_test_idle <= cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.st_ready_test_idle
take_action_break_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_a
take_action_break_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_b
take_action_break_c <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_c
take_action_ocimem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_ocimem_a
take_action_ocimem_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_ocimem_b
take_action_tracectrl <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracectrl
take_action_tracemem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracemem_a
take_action_tracemem_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracemem_b
take_no_action_break_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_a
take_no_action_break_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_b
take_no_action_break_c <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_c
take_no_action_ocimem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_ocimem_a
take_no_action_tracemem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_tracemem_a


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN1
MonDReg[16] => Mux20.IN1
MonDReg[17] => Mux19.IN1
MonDReg[18] => Mux18.IN1
MonDReg[19] => Mux17.IN1
MonDReg[20] => Mux16.IN1
MonDReg[21] => Mux15.IN1
MonDReg[22] => Mux14.IN1
MonDReg[23] => Mux13.IN1
MonDReg[24] => Mux12.IN1
MonDReg[25] => Mux11.IN1
MonDReg[26] => Mux10.IN1
MonDReg[27] => Mux9.IN1
MonDReg[28] => Mux8.IN1
MonDReg[29] => Mux7.IN1
MonDReg[30] => Mux6.IN1
MonDReg[31] => Mux5.IN1
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN2
break_readreg[16] => Mux20.IN2
break_readreg[17] => Mux19.IN2
break_readreg[18] => Mux18.IN2
break_readreg[19] => Mux17.IN2
break_readreg[20] => Mux16.IN2
break_readreg[21] => Mux15.IN2
break_readreg[22] => Mux14.IN2
break_readreg[23] => Mux13.IN2
break_readreg[24] => Mux12.IN2
break_readreg[25] => Mux11.IN2
break_readreg[26] => Mux10.IN2
break_readreg[27] => Mux9.IN2
break_readreg[28] => Mux8.IN2
break_readreg[29] => Mux7.IN2
break_readreg[30] => Mux6.IN2
break_readreg[31] => Mux5.IN2
dbrk_hit0_latch => Mux4.IN1
dbrk_hit1_latch => Mux3.IN1
dbrk_hit2_latch => Mux2.IN1
dbrk_hit3_latch => Mux1.IN2
debugack => debugack.IN1
ir_in[0] => Mux0.IN3
ir_in[0] => Mux1.IN4
ir_in[0] => Mux2.IN3
ir_in[0] => Mux3.IN3
ir_in[0] => Mux4.IN3
ir_in[0] => Mux5.IN4
ir_in[0] => Mux6.IN4
ir_in[0] => Mux7.IN4
ir_in[0] => Mux8.IN4
ir_in[0] => Mux9.IN4
ir_in[0] => Mux10.IN4
ir_in[0] => Mux11.IN4
ir_in[0] => Mux12.IN4
ir_in[0] => Mux13.IN4
ir_in[0] => Mux14.IN4
ir_in[0] => Mux15.IN4
ir_in[0] => Mux16.IN4
ir_in[0] => Mux17.IN4
ir_in[0] => Mux18.IN4
ir_in[0] => Mux19.IN4
ir_in[0] => Mux20.IN4
ir_in[0] => Mux21.IN4
ir_in[0] => Mux22.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux28.IN4
ir_in[0] => Mux29.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux36.IN3
ir_in[0] => Mux37.IN1
ir_in[0] => Decoder0.IN1
ir_in[1] => Mux0.IN2
ir_in[1] => Mux1.IN3
ir_in[1] => Mux2.IN2
ir_in[1] => Mux3.IN2
ir_in[1] => Mux4.IN2
ir_in[1] => Mux5.IN3
ir_in[1] => Mux6.IN3
ir_in[1] => Mux7.IN3
ir_in[1] => Mux8.IN3
ir_in[1] => Mux9.IN3
ir_in[1] => Mux10.IN3
ir_in[1] => Mux11.IN3
ir_in[1] => Mux12.IN3
ir_in[1] => Mux13.IN3
ir_in[1] => Mux14.IN3
ir_in[1] => Mux15.IN3
ir_in[1] => Mux16.IN3
ir_in[1] => Mux17.IN3
ir_in[1] => Mux18.IN3
ir_in[1] => Mux19.IN3
ir_in[1] => Mux20.IN3
ir_in[1] => Mux21.IN3
ir_in[1] => Mux22.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux28.IN3
ir_in[1] => Mux29.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux36.IN2
ir_in[1] => Mux37.IN0
ir_in[1] => Decoder0.IN0
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN4
monitor_ready => monitor_ready.IN1
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN4
tck => tck.IN2
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tracemem_on => Mux1.IN5
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN5
tracemem_trcdata[17] => Mux20.IN5
tracemem_trcdata[18] => Mux19.IN5
tracemem_trcdata[19] => Mux18.IN5
tracemem_trcdata[20] => Mux17.IN5
tracemem_trcdata[21] => Mux16.IN5
tracemem_trcdata[22] => Mux15.IN5
tracemem_trcdata[23] => Mux14.IN5
tracemem_trcdata[24] => Mux13.IN5
tracemem_trcdata[25] => Mux12.IN5
tracemem_trcdata[26] => Mux11.IN5
tracemem_trcdata[27] => Mux10.IN5
tracemem_trcdata[28] => Mux9.IN5
tracemem_trcdata[29] => Mux8.IN5
tracemem_trcdata[30] => Mux7.IN5
tracemem_trcdata[31] => Mux6.IN5
tracemem_trcdata[32] => Mux5.IN5
tracemem_trcdata[33] => Mux4.IN5
tracemem_trcdata[34] => Mux3.IN5
tracemem_trcdata[35] => Mux2.IN4
tracemem_tw => Mux0.IN4
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN5
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jrst_n <= unxcomplemented_resetxx1.DB_MAX_OUTPUT_PORT_TYPE
sr[0] <= sr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[1] <= sr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[2] <= sr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[3] <= sr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[4] <= sr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[5] <= sr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[6] <= sr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[7] <= sr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[8] <= sr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[9] <= sr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[10] <= sr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[11] <= sr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[12] <= sr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[13] <= sr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[14] <= sr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[15] <= sr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[16] <= sr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[17] <= sr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[18] <= sr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[19] <= sr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[20] <= sr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[21] <= sr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[22] <= sr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[23] <= sr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[24] <= sr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[25] <= sr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[26] <= sr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[27] <= sr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[28] <= sr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[29] <= sr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[30] <= sr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[31] <= sr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[32] <= sr[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[33] <= sr[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[34] <= sr[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[35] <= sr[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[36] <= sr[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[37] <= sr[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st_ready_test_idle <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk
clk => clk.IN2
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => jdo[0]~reg0.DATAIN
sr[1] => jdo[1]~reg0.DATAIN
sr[2] => jdo[2]~reg0.DATAIN
sr[3] => jdo[3]~reg0.DATAIN
sr[4] => jdo[4]~reg0.DATAIN
sr[5] => jdo[5]~reg0.DATAIN
sr[6] => jdo[6]~reg0.DATAIN
sr[7] => jdo[7]~reg0.DATAIN
sr[8] => jdo[8]~reg0.DATAIN
sr[9] => jdo[9]~reg0.DATAIN
sr[10] => jdo[10]~reg0.DATAIN
sr[11] => jdo[11]~reg0.DATAIN
sr[12] => jdo[12]~reg0.DATAIN
sr[13] => jdo[13]~reg0.DATAIN
sr[14] => jdo[14]~reg0.DATAIN
sr[15] => jdo[15]~reg0.DATAIN
sr[16] => jdo[16]~reg0.DATAIN
sr[17] => jdo[17]~reg0.DATAIN
sr[18] => jdo[18]~reg0.DATAIN
sr[19] => jdo[19]~reg0.DATAIN
sr[20] => jdo[20]~reg0.DATAIN
sr[21] => jdo[21]~reg0.DATAIN
sr[22] => jdo[22]~reg0.DATAIN
sr[23] => jdo[23]~reg0.DATAIN
sr[24] => jdo[24]~reg0.DATAIN
sr[25] => jdo[25]~reg0.DATAIN
sr[26] => jdo[26]~reg0.DATAIN
sr[27] => jdo[27]~reg0.DATAIN
sr[28] => jdo[28]~reg0.DATAIN
sr[29] => jdo[29]~reg0.DATAIN
sr[30] => jdo[30]~reg0.DATAIN
sr[31] => jdo[31]~reg0.DATAIN
sr[32] => jdo[32]~reg0.DATAIN
sr[33] => jdo[33]~reg0.DATAIN
sr[34] => jdo[34]~reg0.DATAIN
sr[35] => jdo[35]~reg0.DATAIN
sr[36] => jdo[36]~reg0.DATAIN
sr[37] => jdo[37]~reg0.DATAIN
vs_udr => vs_udr.IN1
vs_uir => vs_uir.IN1
jdo[0] <= jdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[1] <= jdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[2] <= jdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[3] <= jdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[4] <= jdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[5] <= jdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[6] <= jdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[7] <= jdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[8] <= jdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[9] <= jdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[10] <= jdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[11] <= jdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[12] <= jdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[13] <= jdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[14] <= jdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[15] <= jdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[16] <= jdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[17] <= jdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[18] <= jdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[19] <= jdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[20] <= jdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[21] <= jdo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[22] <= jdo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[23] <= jdo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[24] <= jdo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[25] <= jdo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[26] <= jdo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[27] <= jdo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[28] <= jdo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[29] <= jdo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[30] <= jdo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[31] <= jdo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[32] <= jdo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[33] <= jdo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[34] <= jdo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[35] <= jdo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[36] <= jdo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[37] <= jdo[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_a <= take_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_b <= take_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_c <= take_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_a <= take_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_b <= take_action_ocimem_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracectrl <= take_action_tracectrl.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_a <= take_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_b <= take_action_tracemem_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_a <= take_no_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_b <= take_no_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_c <= take_no_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_ocimem_a <= take_no_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_tracemem_a <= take_no_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
usr_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr.IN1
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_udr.IN1
jtag_state_udr => virtual_state_uir.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN0
usr1 => virtual_dr_scan.IN0
clr => ~NO_FANOUT~
ena => virtual_dr_scan.IN1
ena => virtual_ir_scan.IN1
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN
tdo <= usr_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= usr_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= usr_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port
clk => d1_epcs_epcs_control_port_end_xfer~reg0.CLK
clk => epcs_epcs_control_port_reg_firsttransfer.CLK
clk => epcs_epcs_control_port_arb_addend[0].CLK
clk => epcs_epcs_control_port_arb_addend[1].CLK
clk => epcs_epcs_control_port_saved_chosen_master_vector[0].CLK
clk => epcs_epcs_control_port_saved_chosen_master_vector[1].CLK
clk => last_cycle_cpu_data_master_granted_slave_epcs_epcs_control_port.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_epcs_epcs_control_port.CLK
clk => epcs_epcs_control_port_slavearbiterlockenable.CLK
clk => epcs_epcs_control_port_arb_share_counter[0].CLK
clk => epcs_epcs_control_port_arb_share_counter[1].CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => epcs_epcs_control_port_address.DATAB
cpu_data_master_address_to_slave[3] => epcs_epcs_control_port_address.DATAB
cpu_data_master_address_to_slave[4] => epcs_epcs_control_port_address.DATAB
cpu_data_master_address_to_slave[5] => epcs_epcs_control_port_address.DATAB
cpu_data_master_address_to_slave[6] => epcs_epcs_control_port_address.DATAB
cpu_data_master_address_to_slave[7] => epcs_epcs_control_port_address.DATAB
cpu_data_master_address_to_slave[8] => epcs_epcs_control_port_address.DATAB
cpu_data_master_address_to_slave[9] => epcs_epcs_control_port_address.DATAB
cpu_data_master_address_to_slave[10] => epcs_epcs_control_port_address.DATAB
cpu_data_master_address_to_slave[11] => Equal0.IN15
cpu_data_master_address_to_slave[12] => Equal0.IN14
cpu_data_master_address_to_slave[13] => Equal0.IN13
cpu_data_master_address_to_slave[14] => Equal0.IN12
cpu_data_master_address_to_slave[15] => Equal0.IN11
cpu_data_master_address_to_slave[16] => Equal0.IN10
cpu_data_master_address_to_slave[17] => Equal0.IN9
cpu_data_master_address_to_slave[18] => Equal0.IN8
cpu_data_master_address_to_slave[19] => Equal0.IN7
cpu_data_master_address_to_slave[20] => Equal0.IN6
cpu_data_master_address_to_slave[21] => Equal0.IN5
cpu_data_master_address_to_slave[22] => Equal0.IN4
cpu_data_master_address_to_slave[23] => Equal0.IN3
cpu_data_master_address_to_slave[24] => Equal0.IN2
cpu_data_master_address_to_slave[25] => Equal0.IN1
cpu_data_master_address_to_slave[26] => Equal0.IN0
cpu_data_master_read => cpu_data_master_requests_epcs_epcs_control_port.IN0
cpu_data_master_read => epcs_epcs_control_port_in_a_read_cycle.IN1
cpu_data_master_write => cpu_data_master_requests_epcs_epcs_control_port.IN1
cpu_data_master_write => in_a_write_cycle.IN1
cpu_data_master_writedata[0] => epcs_epcs_control_port_writedata[0].DATAIN
cpu_data_master_writedata[1] => epcs_epcs_control_port_writedata[1].DATAIN
cpu_data_master_writedata[2] => epcs_epcs_control_port_writedata[2].DATAIN
cpu_data_master_writedata[3] => epcs_epcs_control_port_writedata[3].DATAIN
cpu_data_master_writedata[4] => epcs_epcs_control_port_writedata[4].DATAIN
cpu_data_master_writedata[5] => epcs_epcs_control_port_writedata[5].DATAIN
cpu_data_master_writedata[6] => epcs_epcs_control_port_writedata[6].DATAIN
cpu_data_master_writedata[7] => epcs_epcs_control_port_writedata[7].DATAIN
cpu_data_master_writedata[8] => epcs_epcs_control_port_writedata[8].DATAIN
cpu_data_master_writedata[9] => epcs_epcs_control_port_writedata[9].DATAIN
cpu_data_master_writedata[10] => epcs_epcs_control_port_writedata[10].DATAIN
cpu_data_master_writedata[11] => epcs_epcs_control_port_writedata[11].DATAIN
cpu_data_master_writedata[12] => epcs_epcs_control_port_writedata[12].DATAIN
cpu_data_master_writedata[13] => epcs_epcs_control_port_writedata[13].DATAIN
cpu_data_master_writedata[14] => epcs_epcs_control_port_writedata[14].DATAIN
cpu_data_master_writedata[15] => epcs_epcs_control_port_writedata[15].DATAIN
cpu_data_master_writedata[16] => epcs_epcs_control_port_writedata[16].DATAIN
cpu_data_master_writedata[17] => epcs_epcs_control_port_writedata[17].DATAIN
cpu_data_master_writedata[18] => epcs_epcs_control_port_writedata[18].DATAIN
cpu_data_master_writedata[19] => epcs_epcs_control_port_writedata[19].DATAIN
cpu_data_master_writedata[20] => epcs_epcs_control_port_writedata[20].DATAIN
cpu_data_master_writedata[21] => epcs_epcs_control_port_writedata[21].DATAIN
cpu_data_master_writedata[22] => epcs_epcs_control_port_writedata[22].DATAIN
cpu_data_master_writedata[23] => epcs_epcs_control_port_writedata[23].DATAIN
cpu_data_master_writedata[24] => epcs_epcs_control_port_writedata[24].DATAIN
cpu_data_master_writedata[25] => epcs_epcs_control_port_writedata[25].DATAIN
cpu_data_master_writedata[26] => epcs_epcs_control_port_writedata[26].DATAIN
cpu_data_master_writedata[27] => epcs_epcs_control_port_writedata[27].DATAIN
cpu_data_master_writedata[28] => epcs_epcs_control_port_writedata[28].DATAIN
cpu_data_master_writedata[29] => epcs_epcs_control_port_writedata[29].DATAIN
cpu_data_master_writedata[30] => epcs_epcs_control_port_writedata[30].DATAIN
cpu_data_master_writedata[31] => epcs_epcs_control_port_writedata[31].DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => epcs_epcs_control_port_address.DATAA
cpu_instruction_master_address_to_slave[3] => epcs_epcs_control_port_address.DATAA
cpu_instruction_master_address_to_slave[4] => epcs_epcs_control_port_address.DATAA
cpu_instruction_master_address_to_slave[5] => epcs_epcs_control_port_address.DATAA
cpu_instruction_master_address_to_slave[6] => epcs_epcs_control_port_address.DATAA
cpu_instruction_master_address_to_slave[7] => epcs_epcs_control_port_address.DATAA
cpu_instruction_master_address_to_slave[8] => epcs_epcs_control_port_address.DATAA
cpu_instruction_master_address_to_slave[9] => epcs_epcs_control_port_address.DATAA
cpu_instruction_master_address_to_slave[10] => epcs_epcs_control_port_address.DATAA
cpu_instruction_master_address_to_slave[11] => Equal1.IN15
cpu_instruction_master_address_to_slave[12] => Equal1.IN14
cpu_instruction_master_address_to_slave[13] => Equal1.IN13
cpu_instruction_master_address_to_slave[14] => Equal1.IN12
cpu_instruction_master_address_to_slave[15] => Equal1.IN11
cpu_instruction_master_address_to_slave[16] => Equal1.IN10
cpu_instruction_master_address_to_slave[17] => Equal1.IN9
cpu_instruction_master_address_to_slave[18] => Equal1.IN8
cpu_instruction_master_address_to_slave[19] => Equal1.IN7
cpu_instruction_master_address_to_slave[20] => Equal1.IN6
cpu_instruction_master_address_to_slave[21] => Equal1.IN5
cpu_instruction_master_address_to_slave[22] => Equal1.IN4
cpu_instruction_master_address_to_slave[23] => Equal1.IN3
cpu_instruction_master_address_to_slave[24] => Equal1.IN2
cpu_instruction_master_address_to_slave[25] => Equal1.IN1
cpu_instruction_master_address_to_slave[26] => Equal1.IN0
cpu_instruction_master_latency_counter => cpu_instruction_master_qualified_request_epcs_epcs_control_port.IN0
cpu_instruction_master_read => cpu_instruction_master_requests_epcs_epcs_control_port.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_epcs_epcs_control_port.IN1
cpu_instruction_master_read => cpu_instruction_master_qualified_request_epcs_epcs_control_port.IN1
cpu_instruction_master_read => epcs_epcs_control_port_in_a_read_cycle.IN1
cpu_instruction_master_read_data_valid_sdram_s1_shift_register => cpu_instruction_master_qualified_request_epcs_epcs_control_port.IN1
epcs_epcs_control_port_dataavailable => epcs_epcs_control_port_dataavailable_from_sa.DATAIN
epcs_epcs_control_port_endofpacket => epcs_epcs_control_port_endofpacket_from_sa.DATAIN
epcs_epcs_control_port_irq => epcs_epcs_control_port_irq_from_sa.DATAIN
epcs_epcs_control_port_readdata[0] => epcs_epcs_control_port_readdata_from_sa[0].DATAIN
epcs_epcs_control_port_readdata[1] => epcs_epcs_control_port_readdata_from_sa[1].DATAIN
epcs_epcs_control_port_readdata[2] => epcs_epcs_control_port_readdata_from_sa[2].DATAIN
epcs_epcs_control_port_readdata[3] => epcs_epcs_control_port_readdata_from_sa[3].DATAIN
epcs_epcs_control_port_readdata[4] => epcs_epcs_control_port_readdata_from_sa[4].DATAIN
epcs_epcs_control_port_readdata[5] => epcs_epcs_control_port_readdata_from_sa[5].DATAIN
epcs_epcs_control_port_readdata[6] => epcs_epcs_control_port_readdata_from_sa[6].DATAIN
epcs_epcs_control_port_readdata[7] => epcs_epcs_control_port_readdata_from_sa[7].DATAIN
epcs_epcs_control_port_readdata[8] => epcs_epcs_control_port_readdata_from_sa[8].DATAIN
epcs_epcs_control_port_readdata[9] => epcs_epcs_control_port_readdata_from_sa[9].DATAIN
epcs_epcs_control_port_readdata[10] => epcs_epcs_control_port_readdata_from_sa[10].DATAIN
epcs_epcs_control_port_readdata[11] => epcs_epcs_control_port_readdata_from_sa[11].DATAIN
epcs_epcs_control_port_readdata[12] => epcs_epcs_control_port_readdata_from_sa[12].DATAIN
epcs_epcs_control_port_readdata[13] => epcs_epcs_control_port_readdata_from_sa[13].DATAIN
epcs_epcs_control_port_readdata[14] => epcs_epcs_control_port_readdata_from_sa[14].DATAIN
epcs_epcs_control_port_readdata[15] => epcs_epcs_control_port_readdata_from_sa[15].DATAIN
epcs_epcs_control_port_readdata[16] => epcs_epcs_control_port_readdata_from_sa[16].DATAIN
epcs_epcs_control_port_readdata[17] => epcs_epcs_control_port_readdata_from_sa[17].DATAIN
epcs_epcs_control_port_readdata[18] => epcs_epcs_control_port_readdata_from_sa[18].DATAIN
epcs_epcs_control_port_readdata[19] => epcs_epcs_control_port_readdata_from_sa[19].DATAIN
epcs_epcs_control_port_readdata[20] => epcs_epcs_control_port_readdata_from_sa[20].DATAIN
epcs_epcs_control_port_readdata[21] => epcs_epcs_control_port_readdata_from_sa[21].DATAIN
epcs_epcs_control_port_readdata[22] => epcs_epcs_control_port_readdata_from_sa[22].DATAIN
epcs_epcs_control_port_readdata[23] => epcs_epcs_control_port_readdata_from_sa[23].DATAIN
epcs_epcs_control_port_readdata[24] => epcs_epcs_control_port_readdata_from_sa[24].DATAIN
epcs_epcs_control_port_readdata[25] => epcs_epcs_control_port_readdata_from_sa[25].DATAIN
epcs_epcs_control_port_readdata[26] => epcs_epcs_control_port_readdata_from_sa[26].DATAIN
epcs_epcs_control_port_readdata[27] => epcs_epcs_control_port_readdata_from_sa[27].DATAIN
epcs_epcs_control_port_readdata[28] => epcs_epcs_control_port_readdata_from_sa[28].DATAIN
epcs_epcs_control_port_readdata[29] => epcs_epcs_control_port_readdata_from_sa[29].DATAIN
epcs_epcs_control_port_readdata[30] => epcs_epcs_control_port_readdata_from_sa[30].DATAIN
epcs_epcs_control_port_readdata[31] => epcs_epcs_control_port_readdata_from_sa[31].DATAIN
epcs_epcs_control_port_readyfordata => epcs_epcs_control_port_readyfordata_from_sa.DATAIN
reset_n => epcs_epcs_control_port_reset_n.DATAIN
reset_n => d1_epcs_epcs_control_port_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => epcs_epcs_control_port_arb_share_counter[0].ACLR
reset_n => epcs_epcs_control_port_arb_share_counter[1].ACLR
reset_n => epcs_epcs_control_port_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_epcs_epcs_control_port.ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_epcs_epcs_control_port.ACLR
reset_n => epcs_epcs_control_port_saved_chosen_master_vector[0].ACLR
reset_n => epcs_epcs_control_port_saved_chosen_master_vector[1].ACLR
reset_n => epcs_epcs_control_port_arb_addend[0].PRESET
reset_n => epcs_epcs_control_port_arb_addend[1].ACLR
reset_n => epcs_epcs_control_port_reg_firsttransfer.PRESET
cpu_data_master_granted_epcs_epcs_control_port <= epcs_epcs_control_port_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_epcs_epcs_control_port <= cpu_data_master_qualified_request_epcs_epcs_control_port.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_epcs_epcs_control_port <= <GND>
cpu_data_master_requests_epcs_epcs_control_port <= cpu_data_master_requests_epcs_epcs_control_port.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_epcs_epcs_control_port <= epcs_epcs_control_port_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_epcs_epcs_control_port <= cpu_instruction_master_qualified_request_epcs_epcs_control_port.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_epcs_epcs_control_port <= cpu_instruction_master_read_data_valid_epcs_epcs_control_port.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_requests_epcs_epcs_control_port <= cpu_instruction_master_requests_epcs_epcs_control_port.DB_MAX_OUTPUT_PORT_TYPE
d1_epcs_epcs_control_port_end_xfer <= d1_epcs_epcs_control_port_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_address[0] <= epcs_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_address[1] <= epcs_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_address[2] <= epcs_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_address[3] <= epcs_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_address[4] <= epcs_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_address[5] <= epcs_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_address[6] <= epcs_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_address[7] <= epcs_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_address[8] <= epcs_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_chipselect <= epcs_epcs_control_port_chipselect.DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_dataavailable_from_sa <= epcs_epcs_control_port_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_endofpacket_from_sa <= epcs_epcs_control_port_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_irq_from_sa <= epcs_epcs_control_port_irq.DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_read_n <= in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[0] <= epcs_epcs_control_port_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[1] <= epcs_epcs_control_port_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[2] <= epcs_epcs_control_port_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[3] <= epcs_epcs_control_port_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[4] <= epcs_epcs_control_port_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[5] <= epcs_epcs_control_port_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[6] <= epcs_epcs_control_port_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[7] <= epcs_epcs_control_port_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[8] <= epcs_epcs_control_port_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[9] <= epcs_epcs_control_port_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[10] <= epcs_epcs_control_port_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[11] <= epcs_epcs_control_port_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[12] <= epcs_epcs_control_port_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[13] <= epcs_epcs_control_port_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[14] <= epcs_epcs_control_port_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[15] <= epcs_epcs_control_port_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[16] <= epcs_epcs_control_port_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[17] <= epcs_epcs_control_port_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[18] <= epcs_epcs_control_port_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[19] <= epcs_epcs_control_port_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[20] <= epcs_epcs_control_port_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[21] <= epcs_epcs_control_port_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[22] <= epcs_epcs_control_port_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[23] <= epcs_epcs_control_port_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[24] <= epcs_epcs_control_port_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[25] <= epcs_epcs_control_port_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[26] <= epcs_epcs_control_port_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[27] <= epcs_epcs_control_port_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[28] <= epcs_epcs_control_port_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[29] <= epcs_epcs_control_port_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[30] <= epcs_epcs_control_port_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readdata_from_sa[31] <= epcs_epcs_control_port_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_readyfordata_from_sa <= epcs_epcs_control_port_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_write_n <= in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
epcs_epcs_control_port_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|epcs:the_epcs
address[0] => mem_addr[0].IN2
address[1] => mem_addr[1].IN2
address[2] => mem_addr[2].IN2
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => epcs_select.IN0
chipselect => epcs_select.IN1
clk => clk.IN2
data0 => MISO.IN1
read_n => read_n.IN1
reset_n => reset_n.IN1
write_n => write_n.IN1
writedata[0] => data_from_cpu[0].IN1
writedata[1] => data_from_cpu[1].IN1
writedata[2] => data_from_cpu[2].IN1
writedata[3] => data_from_cpu[3].IN1
writedata[4] => data_from_cpu[4].IN1
writedata[5] => data_from_cpu[5].IN1
writedata[6] => data_from_cpu[6].IN1
writedata[7] => data_from_cpu[7].IN1
writedata[8] => data_from_cpu[8].IN1
writedata[9] => data_from_cpu[9].IN1
writedata[10] => data_from_cpu[10].IN1
writedata[11] => data_from_cpu[11].IN1
writedata[12] => data_from_cpu[12].IN1
writedata[13] => data_from_cpu[13].IN1
writedata[14] => data_from_cpu[14].IN1
writedata[15] => data_from_cpu[15].IN1
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
dataavailable <= epcs_sub:the_epcs_sub.dataavailable
dclk <= epcs_sub:the_epcs_sub.SCLK
endofpacket <= epcs_sub:the_epcs_sub.endofpacket
irq <= epcs_sub:the_epcs_sub.irq
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= epcs_sub:the_epcs_sub.readyfordata
sce <= epcs_sub:the_epcs_sub.SS_n
sdo <= epcs_sub:the_epcs_sub.MOSI


|Test_top|NIOSTOP:NIOSTOP_inst|epcs:the_epcs|epcs_sub:the_epcs_sub
MISO => MISO_reg.DATAA
clk => MISO_reg.CLK
clk => SCLK_reg.CLK
clk => transmitting.CLK
clk => tx_holding_primed.CLK
clk => tx_holding_reg[0].CLK
clk => tx_holding_reg[1].CLK
clk => tx_holding_reg[2].CLK
clk => tx_holding_reg[3].CLK
clk => tx_holding_reg[4].CLK
clk => tx_holding_reg[5].CLK
clk => tx_holding_reg[6].CLK
clk => tx_holding_reg[7].CLK
clk => TOE.CLK
clk => ROE.CLK
clk => RRDY.CLK
clk => EOP.CLK
clk => rx_holding_reg[0].CLK
clk => rx_holding_reg[1].CLK
clk => rx_holding_reg[2].CLK
clk => rx_holding_reg[3].CLK
clk => rx_holding_reg[4].CLK
clk => rx_holding_reg[5].CLK
clk => rx_holding_reg[6].CLK
clk => rx_holding_reg[7].CLK
clk => shift_reg[0].CLK
clk => shift_reg[1].CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => stateZero.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => data_to_cpu[0]~reg0.CLK
clk => data_to_cpu[1]~reg0.CLK
clk => data_to_cpu[2]~reg0.CLK
clk => data_to_cpu[3]~reg0.CLK
clk => data_to_cpu[4]~reg0.CLK
clk => data_to_cpu[5]~reg0.CLK
clk => data_to_cpu[6]~reg0.CLK
clk => data_to_cpu[7]~reg0.CLK
clk => data_to_cpu[8]~reg0.CLK
clk => data_to_cpu[9]~reg0.CLK
clk => data_to_cpu[10]~reg0.CLK
clk => data_to_cpu[11]~reg0.CLK
clk => data_to_cpu[12]~reg0.CLK
clk => data_to_cpu[13]~reg0.CLK
clk => data_to_cpu[14]~reg0.CLK
clk => data_to_cpu[15]~reg0.CLK
clk => endofpacketvalue_reg[0].CLK
clk => endofpacketvalue_reg[1].CLK
clk => endofpacketvalue_reg[2].CLK
clk => endofpacketvalue_reg[3].CLK
clk => endofpacketvalue_reg[4].CLK
clk => endofpacketvalue_reg[5].CLK
clk => endofpacketvalue_reg[6].CLK
clk => endofpacketvalue_reg[7].CLK
clk => endofpacketvalue_reg[8].CLK
clk => endofpacketvalue_reg[9].CLK
clk => endofpacketvalue_reg[10].CLK
clk => endofpacketvalue_reg[11].CLK
clk => endofpacketvalue_reg[12].CLK
clk => endofpacketvalue_reg[13].CLK
clk => endofpacketvalue_reg[14].CLK
clk => endofpacketvalue_reg[15].CLK
clk => slowcount[0].CLK
clk => slowcount[1].CLK
clk => epcs_slave_select_holding_reg[0].CLK
clk => epcs_slave_select_holding_reg[1].CLK
clk => epcs_slave_select_holding_reg[2].CLK
clk => epcs_slave_select_holding_reg[3].CLK
clk => epcs_slave_select_holding_reg[4].CLK
clk => epcs_slave_select_holding_reg[5].CLK
clk => epcs_slave_select_holding_reg[6].CLK
clk => epcs_slave_select_holding_reg[7].CLK
clk => epcs_slave_select_holding_reg[8].CLK
clk => epcs_slave_select_holding_reg[9].CLK
clk => epcs_slave_select_holding_reg[10].CLK
clk => epcs_slave_select_holding_reg[11].CLK
clk => epcs_slave_select_holding_reg[12].CLK
clk => epcs_slave_select_holding_reg[13].CLK
clk => epcs_slave_select_holding_reg[14].CLK
clk => epcs_slave_select_holding_reg[15].CLK
clk => epcs_slave_select_reg[0].CLK
clk => epcs_slave_select_reg[1].CLK
clk => epcs_slave_select_reg[2].CLK
clk => epcs_slave_select_reg[3].CLK
clk => epcs_slave_select_reg[4].CLK
clk => epcs_slave_select_reg[5].CLK
clk => epcs_slave_select_reg[6].CLK
clk => epcs_slave_select_reg[7].CLK
clk => epcs_slave_select_reg[8].CLK
clk => epcs_slave_select_reg[9].CLK
clk => epcs_slave_select_reg[10].CLK
clk => epcs_slave_select_reg[11].CLK
clk => epcs_slave_select_reg[12].CLK
clk => epcs_slave_select_reg[13].CLK
clk => epcs_slave_select_reg[14].CLK
clk => epcs_slave_select_reg[15].CLK
clk => irq_reg.CLK
clk => SSO_reg.CLK
clk => iROE_reg.CLK
clk => iTOE_reg.CLK
clk => iTRDY_reg.CLK
clk => iRRDY_reg.CLK
clk => iE_reg.CLK
clk => iEOP_reg.CLK
clk => data_wr_strobe.CLK
clk => wr_strobe.CLK
clk => data_rd_strobe.CLK
clk => rd_strobe.CLK
data_from_cpu[0] => Equal8.IN15
data_from_cpu[0] => epcs_slave_select_holding_reg[0].DATAIN
data_from_cpu[0] => endofpacketvalue_reg[0].DATAIN
data_from_cpu[0] => tx_holding_reg[0].DATAIN
data_from_cpu[1] => Equal8.IN14
data_from_cpu[1] => epcs_slave_select_holding_reg[1].DATAIN
data_from_cpu[1] => endofpacketvalue_reg[1].DATAIN
data_from_cpu[1] => tx_holding_reg[1].DATAIN
data_from_cpu[2] => Equal8.IN13
data_from_cpu[2] => epcs_slave_select_holding_reg[2].DATAIN
data_from_cpu[2] => endofpacketvalue_reg[2].DATAIN
data_from_cpu[2] => tx_holding_reg[2].DATAIN
data_from_cpu[3] => Equal8.IN12
data_from_cpu[3] => iROE_reg.DATAIN
data_from_cpu[3] => epcs_slave_select_holding_reg[3].DATAIN
data_from_cpu[3] => endofpacketvalue_reg[3].DATAIN
data_from_cpu[3] => tx_holding_reg[3].DATAIN
data_from_cpu[4] => Equal8.IN11
data_from_cpu[4] => iTOE_reg.DATAIN
data_from_cpu[4] => epcs_slave_select_holding_reg[4].DATAIN
data_from_cpu[4] => endofpacketvalue_reg[4].DATAIN
data_from_cpu[4] => tx_holding_reg[4].DATAIN
data_from_cpu[5] => Equal8.IN10
data_from_cpu[5] => epcs_slave_select_holding_reg[5].DATAIN
data_from_cpu[5] => endofpacketvalue_reg[5].DATAIN
data_from_cpu[5] => tx_holding_reg[5].DATAIN
data_from_cpu[6] => Equal8.IN9
data_from_cpu[6] => iTRDY_reg.DATAIN
data_from_cpu[6] => epcs_slave_select_holding_reg[6].DATAIN
data_from_cpu[6] => endofpacketvalue_reg[6].DATAIN
data_from_cpu[6] => tx_holding_reg[6].DATAIN
data_from_cpu[7] => Equal8.IN8
data_from_cpu[7] => iRRDY_reg.DATAIN
data_from_cpu[7] => epcs_slave_select_holding_reg[7].DATAIN
data_from_cpu[7] => endofpacketvalue_reg[7].DATAIN
data_from_cpu[7] => tx_holding_reg[7].DATAIN
data_from_cpu[8] => iE_reg.DATAIN
data_from_cpu[8] => epcs_slave_select_holding_reg[8].DATAIN
data_from_cpu[8] => endofpacketvalue_reg[8].DATAIN
data_from_cpu[9] => iEOP_reg.DATAIN
data_from_cpu[9] => epcs_slave_select_holding_reg[9].DATAIN
data_from_cpu[9] => endofpacketvalue_reg[9].DATAIN
data_from_cpu[10] => always6.IN1
data_from_cpu[10] => SSO_reg.DATAIN
data_from_cpu[10] => epcs_slave_select_holding_reg[10].DATAIN
data_from_cpu[10] => endofpacketvalue_reg[10].DATAIN
data_from_cpu[11] => epcs_slave_select_holding_reg[11].DATAIN
data_from_cpu[11] => endofpacketvalue_reg[11].DATAIN
data_from_cpu[12] => epcs_slave_select_holding_reg[12].DATAIN
data_from_cpu[12] => endofpacketvalue_reg[12].DATAIN
data_from_cpu[13] => epcs_slave_select_holding_reg[13].DATAIN
data_from_cpu[13] => endofpacketvalue_reg[13].DATAIN
data_from_cpu[14] => epcs_slave_select_holding_reg[14].DATAIN
data_from_cpu[14] => endofpacketvalue_reg[14].DATAIN
data_from_cpu[15] => epcs_slave_select_holding_reg[15].DATAIN
data_from_cpu[15] => endofpacketvalue_reg[15].DATAIN
epcs_select => p1_rd_strobe.IN1
epcs_select => p1_wr_strobe.IN1
mem_addr[0] => Equal0.IN31
mem_addr[0] => Equal1.IN0
mem_addr[0] => Equal3.IN31
mem_addr[0] => Equal4.IN1
mem_addr[0] => Equal5.IN31
mem_addr[0] => Equal6.IN1
mem_addr[1] => Equal0.IN30
mem_addr[1] => Equal1.IN31
mem_addr[1] => Equal3.IN0
mem_addr[1] => Equal4.IN0
mem_addr[1] => Equal5.IN1
mem_addr[1] => Equal6.IN31
mem_addr[2] => Equal0.IN29
mem_addr[2] => Equal1.IN30
mem_addr[2] => Equal3.IN30
mem_addr[2] => Equal4.IN31
mem_addr[2] => Equal5.IN0
mem_addr[2] => Equal6.IN0
read_n => p1_rd_strobe.IN1
reset_n => MISO_reg.ACLR
reset_n => SCLK_reg.ACLR
reset_n => transmitting.ACLR
reset_n => tx_holding_primed.ACLR
reset_n => tx_holding_reg[0].ACLR
reset_n => tx_holding_reg[1].ACLR
reset_n => tx_holding_reg[2].ACLR
reset_n => tx_holding_reg[3].ACLR
reset_n => tx_holding_reg[4].ACLR
reset_n => tx_holding_reg[5].ACLR
reset_n => tx_holding_reg[6].ACLR
reset_n => tx_holding_reg[7].ACLR
reset_n => TOE.ACLR
reset_n => ROE.ACLR
reset_n => RRDY.ACLR
reset_n => EOP.ACLR
reset_n => rx_holding_reg[0].ACLR
reset_n => rx_holding_reg[1].ACLR
reset_n => rx_holding_reg[2].ACLR
reset_n => rx_holding_reg[3].ACLR
reset_n => rx_holding_reg[4].ACLR
reset_n => rx_holding_reg[5].ACLR
reset_n => rx_holding_reg[6].ACLR
reset_n => rx_holding_reg[7].ACLR
reset_n => shift_reg[0].ACLR
reset_n => shift_reg[1].ACLR
reset_n => shift_reg[2].ACLR
reset_n => shift_reg[3].ACLR
reset_n => shift_reg[4].ACLR
reset_n => shift_reg[5].ACLR
reset_n => shift_reg[6].ACLR
reset_n => shift_reg[7].ACLR
reset_n => data_to_cpu[0]~reg0.ACLR
reset_n => data_to_cpu[1]~reg0.ACLR
reset_n => data_to_cpu[2]~reg0.ACLR
reset_n => data_to_cpu[3]~reg0.ACLR
reset_n => data_to_cpu[4]~reg0.ACLR
reset_n => data_to_cpu[5]~reg0.ACLR
reset_n => data_to_cpu[6]~reg0.ACLR
reset_n => data_to_cpu[7]~reg0.ACLR
reset_n => data_to_cpu[8]~reg0.ACLR
reset_n => data_to_cpu[9]~reg0.ACLR
reset_n => data_to_cpu[10]~reg0.ACLR
reset_n => data_to_cpu[11]~reg0.ACLR
reset_n => data_to_cpu[12]~reg0.ACLR
reset_n => data_to_cpu[13]~reg0.ACLR
reset_n => data_to_cpu[14]~reg0.ACLR
reset_n => data_to_cpu[15]~reg0.ACLR
reset_n => irq_reg.ACLR
reset_n => rd_strobe.ACLR
reset_n => data_rd_strobe.ACLR
reset_n => wr_strobe.ACLR
reset_n => data_wr_strobe.ACLR
reset_n => SSO_reg.ACLR
reset_n => iROE_reg.ACLR
reset_n => iTOE_reg.ACLR
reset_n => iTRDY_reg.ACLR
reset_n => iRRDY_reg.ACLR
reset_n => iE_reg.ACLR
reset_n => iEOP_reg.ACLR
reset_n => epcs_slave_select_reg[0].PRESET
reset_n => epcs_slave_select_reg[1].ACLR
reset_n => epcs_slave_select_reg[2].ACLR
reset_n => epcs_slave_select_reg[3].ACLR
reset_n => epcs_slave_select_reg[4].ACLR
reset_n => epcs_slave_select_reg[5].ACLR
reset_n => epcs_slave_select_reg[6].ACLR
reset_n => epcs_slave_select_reg[7].ACLR
reset_n => epcs_slave_select_reg[8].ACLR
reset_n => epcs_slave_select_reg[9].ACLR
reset_n => epcs_slave_select_reg[10].ACLR
reset_n => epcs_slave_select_reg[11].ACLR
reset_n => epcs_slave_select_reg[12].ACLR
reset_n => epcs_slave_select_reg[13].ACLR
reset_n => epcs_slave_select_reg[14].ACLR
reset_n => epcs_slave_select_reg[15].ACLR
reset_n => epcs_slave_select_holding_reg[0].PRESET
reset_n => epcs_slave_select_holding_reg[1].ACLR
reset_n => epcs_slave_select_holding_reg[2].ACLR
reset_n => epcs_slave_select_holding_reg[3].ACLR
reset_n => epcs_slave_select_holding_reg[4].ACLR
reset_n => epcs_slave_select_holding_reg[5].ACLR
reset_n => epcs_slave_select_holding_reg[6].ACLR
reset_n => epcs_slave_select_holding_reg[7].ACLR
reset_n => epcs_slave_select_holding_reg[8].ACLR
reset_n => epcs_slave_select_holding_reg[9].ACLR
reset_n => epcs_slave_select_holding_reg[10].ACLR
reset_n => epcs_slave_select_holding_reg[11].ACLR
reset_n => epcs_slave_select_holding_reg[12].ACLR
reset_n => epcs_slave_select_holding_reg[13].ACLR
reset_n => epcs_slave_select_holding_reg[14].ACLR
reset_n => epcs_slave_select_holding_reg[15].ACLR
reset_n => slowcount[0].ACLR
reset_n => slowcount[1].ACLR
reset_n => endofpacketvalue_reg[0].ACLR
reset_n => endofpacketvalue_reg[1].ACLR
reset_n => endofpacketvalue_reg[2].ACLR
reset_n => endofpacketvalue_reg[3].ACLR
reset_n => endofpacketvalue_reg[4].ACLR
reset_n => endofpacketvalue_reg[5].ACLR
reset_n => endofpacketvalue_reg[6].ACLR
reset_n => endofpacketvalue_reg[7].ACLR
reset_n => endofpacketvalue_reg[8].ACLR
reset_n => endofpacketvalue_reg[9].ACLR
reset_n => endofpacketvalue_reg[10].ACLR
reset_n => endofpacketvalue_reg[11].ACLR
reset_n => endofpacketvalue_reg[12].ACLR
reset_n => endofpacketvalue_reg[13].ACLR
reset_n => endofpacketvalue_reg[14].ACLR
reset_n => endofpacketvalue_reg[15].ACLR
reset_n => stateZero.PRESET
reset_n => state[0].ACLR
reset_n => state[1].ACLR
reset_n => state[2].ACLR
reset_n => state[3].ACLR
reset_n => state[4].ACLR
write_n => p1_wr_strobe.IN1
MOSI <= shift_reg[7].DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK_reg.DB_MAX_OUTPUT_PORT_TYPE
SS_n <= SS_n.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[0] <= data_to_cpu[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[1] <= data_to_cpu[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[2] <= data_to_cpu[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[3] <= data_to_cpu[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[4] <= data_to_cpu[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[5] <= data_to_cpu[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[6] <= data_to_cpu[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[7] <= data_to_cpu[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[8] <= data_to_cpu[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[9] <= data_to_cpu[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[10] <= data_to_cpu[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[11] <= data_to_cpu[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[12] <= data_to_cpu[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[13] <= data_to_cpu[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[14] <= data_to_cpu[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[15] <= data_to_cpu[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= RRDY.DB_MAX_OUTPUT_PORT_TYPE
endofpacket <= EOP.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq_reg.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= TRDY.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|epcs:the_epcs|altsyncram:the_boot_copier_rom
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sc31:auto_generated.address_a[0]
address_a[1] => altsyncram_sc31:auto_generated.address_a[1]
address_a[2] => altsyncram_sc31:auto_generated.address_a[2]
address_a[3] => altsyncram_sc31:auto_generated.address_a[3]
address_a[4] => altsyncram_sc31:auto_generated.address_a[4]
address_a[5] => altsyncram_sc31:auto_generated.address_a[5]
address_a[6] => altsyncram_sc31:auto_generated.address_a[6]
address_a[7] => altsyncram_sc31:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sc31:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sc31:auto_generated.q_a[0]
q_a[1] <= altsyncram_sc31:auto_generated.q_a[1]
q_a[2] <= altsyncram_sc31:auto_generated.q_a[2]
q_a[3] <= altsyncram_sc31:auto_generated.q_a[3]
q_a[4] <= altsyncram_sc31:auto_generated.q_a[4]
q_a[5] <= altsyncram_sc31:auto_generated.q_a[5]
q_a[6] <= altsyncram_sc31:auto_generated.q_a[6]
q_a[7] <= altsyncram_sc31:auto_generated.q_a[7]
q_a[8] <= altsyncram_sc31:auto_generated.q_a[8]
q_a[9] <= altsyncram_sc31:auto_generated.q_a[9]
q_a[10] <= altsyncram_sc31:auto_generated.q_a[10]
q_a[11] <= altsyncram_sc31:auto_generated.q_a[11]
q_a[12] <= altsyncram_sc31:auto_generated.q_a[12]
q_a[13] <= altsyncram_sc31:auto_generated.q_a[13]
q_a[14] <= altsyncram_sc31:auto_generated.q_a[14]
q_a[15] <= altsyncram_sc31:auto_generated.q_a[15]
q_a[16] <= altsyncram_sc31:auto_generated.q_a[16]
q_a[17] <= altsyncram_sc31:auto_generated.q_a[17]
q_a[18] <= altsyncram_sc31:auto_generated.q_a[18]
q_a[19] <= altsyncram_sc31:auto_generated.q_a[19]
q_a[20] <= altsyncram_sc31:auto_generated.q_a[20]
q_a[21] <= altsyncram_sc31:auto_generated.q_a[21]
q_a[22] <= altsyncram_sc31:auto_generated.q_a[22]
q_a[23] <= altsyncram_sc31:auto_generated.q_a[23]
q_a[24] <= altsyncram_sc31:auto_generated.q_a[24]
q_a[25] <= altsyncram_sc31:auto_generated.q_a[25]
q_a[26] <= altsyncram_sc31:auto_generated.q_a[26]
q_a[27] <= altsyncram_sc31:auto_generated.q_a[27]
q_a[28] <= altsyncram_sc31:auto_generated.q_a[28]
q_a[29] <= altsyncram_sc31:auto_generated.q_a[29]
q_a[30] <= altsyncram_sc31:auto_generated.q_a[30]
q_a[31] <= altsyncram_sc31:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Test_top|NIOSTOP:NIOSTOP_inst|epcs:the_epcs|altsyncram:the_boot_copier_rom|altsyncram_sc31:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave
clk => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => jtag_uart_avalon_jtag_slave_address.DATAIN
cpu_data_master_address_to_slave[3] => Equal0.IN4
cpu_data_master_address_to_slave[4] => Equal0.IN3
cpu_data_master_address_to_slave[5] => Equal0.IN23
cpu_data_master_address_to_slave[6] => Equal0.IN22
cpu_data_master_address_to_slave[7] => Equal0.IN21
cpu_data_master_address_to_slave[8] => Equal0.IN2
cpu_data_master_address_to_slave[9] => Equal0.IN20
cpu_data_master_address_to_slave[10] => Equal0.IN19
cpu_data_master_address_to_slave[11] => Equal0.IN1
cpu_data_master_address_to_slave[12] => Equal0.IN0
cpu_data_master_address_to_slave[13] => Equal0.IN18
cpu_data_master_address_to_slave[14] => Equal0.IN17
cpu_data_master_address_to_slave[15] => Equal0.IN16
cpu_data_master_address_to_slave[16] => Equal0.IN15
cpu_data_master_address_to_slave[17] => Equal0.IN14
cpu_data_master_address_to_slave[18] => Equal0.IN13
cpu_data_master_address_to_slave[19] => Equal0.IN12
cpu_data_master_address_to_slave[20] => Equal0.IN11
cpu_data_master_address_to_slave[21] => Equal0.IN10
cpu_data_master_address_to_slave[22] => Equal0.IN9
cpu_data_master_address_to_slave[23] => Equal0.IN8
cpu_data_master_address_to_slave[24] => Equal0.IN7
cpu_data_master_address_to_slave[25] => Equal0.IN6
cpu_data_master_address_to_slave[26] => Equal0.IN5
cpu_data_master_read => cpu_data_master_requests_jtag_uart_avalon_jtag_slave.IN0
cpu_data_master_read => cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.IN0
cpu_data_master_read => jtag_uart_avalon_jtag_slave_in_a_read_cycle.IN1
cpu_data_master_waitrequest => cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.IN0
cpu_data_master_waitrequest => cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.IN1
cpu_data_master_write => cpu_data_master_requests_jtag_uart_avalon_jtag_slave.IN1
cpu_data_master_write => cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.IN1
cpu_data_master_write => jtag_uart_avalon_jtag_slave_in_a_write_cycle.IN1
cpu_data_master_writedata[0] => jtag_uart_avalon_jtag_slave_writedata[0].DATAIN
cpu_data_master_writedata[1] => jtag_uart_avalon_jtag_slave_writedata[1].DATAIN
cpu_data_master_writedata[2] => jtag_uart_avalon_jtag_slave_writedata[2].DATAIN
cpu_data_master_writedata[3] => jtag_uart_avalon_jtag_slave_writedata[3].DATAIN
cpu_data_master_writedata[4] => jtag_uart_avalon_jtag_slave_writedata[4].DATAIN
cpu_data_master_writedata[5] => jtag_uart_avalon_jtag_slave_writedata[5].DATAIN
cpu_data_master_writedata[6] => jtag_uart_avalon_jtag_slave_writedata[6].DATAIN
cpu_data_master_writedata[7] => jtag_uart_avalon_jtag_slave_writedata[7].DATAIN
cpu_data_master_writedata[8] => jtag_uart_avalon_jtag_slave_writedata[8].DATAIN
cpu_data_master_writedata[9] => jtag_uart_avalon_jtag_slave_writedata[9].DATAIN
cpu_data_master_writedata[10] => jtag_uart_avalon_jtag_slave_writedata[10].DATAIN
cpu_data_master_writedata[11] => jtag_uart_avalon_jtag_slave_writedata[11].DATAIN
cpu_data_master_writedata[12] => jtag_uart_avalon_jtag_slave_writedata[12].DATAIN
cpu_data_master_writedata[13] => jtag_uart_avalon_jtag_slave_writedata[13].DATAIN
cpu_data_master_writedata[14] => jtag_uart_avalon_jtag_slave_writedata[14].DATAIN
cpu_data_master_writedata[15] => jtag_uart_avalon_jtag_slave_writedata[15].DATAIN
cpu_data_master_writedata[16] => jtag_uart_avalon_jtag_slave_writedata[16].DATAIN
cpu_data_master_writedata[17] => jtag_uart_avalon_jtag_slave_writedata[17].DATAIN
cpu_data_master_writedata[18] => jtag_uart_avalon_jtag_slave_writedata[18].DATAIN
cpu_data_master_writedata[19] => jtag_uart_avalon_jtag_slave_writedata[19].DATAIN
cpu_data_master_writedata[20] => jtag_uart_avalon_jtag_slave_writedata[20].DATAIN
cpu_data_master_writedata[21] => jtag_uart_avalon_jtag_slave_writedata[21].DATAIN
cpu_data_master_writedata[22] => jtag_uart_avalon_jtag_slave_writedata[22].DATAIN
cpu_data_master_writedata[23] => jtag_uart_avalon_jtag_slave_writedata[23].DATAIN
cpu_data_master_writedata[24] => jtag_uart_avalon_jtag_slave_writedata[24].DATAIN
cpu_data_master_writedata[25] => jtag_uart_avalon_jtag_slave_writedata[25].DATAIN
cpu_data_master_writedata[26] => jtag_uart_avalon_jtag_slave_writedata[26].DATAIN
cpu_data_master_writedata[27] => jtag_uart_avalon_jtag_slave_writedata[27].DATAIN
cpu_data_master_writedata[28] => jtag_uart_avalon_jtag_slave_writedata[28].DATAIN
cpu_data_master_writedata[29] => jtag_uart_avalon_jtag_slave_writedata[29].DATAIN
cpu_data_master_writedata[30] => jtag_uart_avalon_jtag_slave_writedata[30].DATAIN
cpu_data_master_writedata[31] => jtag_uart_avalon_jtag_slave_writedata[31].DATAIN
jtag_uart_avalon_jtag_slave_dataavailable => jtag_uart_avalon_jtag_slave_dataavailable_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_irq => jtag_uart_avalon_jtag_slave_irq_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_readdata[0] => jtag_uart_avalon_jtag_slave_readdata_from_sa[0].DATAIN
jtag_uart_avalon_jtag_slave_readdata[1] => jtag_uart_avalon_jtag_slave_readdata_from_sa[1].DATAIN
jtag_uart_avalon_jtag_slave_readdata[2] => jtag_uart_avalon_jtag_slave_readdata_from_sa[2].DATAIN
jtag_uart_avalon_jtag_slave_readdata[3] => jtag_uart_avalon_jtag_slave_readdata_from_sa[3].DATAIN
jtag_uart_avalon_jtag_slave_readdata[4] => jtag_uart_avalon_jtag_slave_readdata_from_sa[4].DATAIN
jtag_uart_avalon_jtag_slave_readdata[5] => jtag_uart_avalon_jtag_slave_readdata_from_sa[5].DATAIN
jtag_uart_avalon_jtag_slave_readdata[6] => jtag_uart_avalon_jtag_slave_readdata_from_sa[6].DATAIN
jtag_uart_avalon_jtag_slave_readdata[7] => jtag_uart_avalon_jtag_slave_readdata_from_sa[7].DATAIN
jtag_uart_avalon_jtag_slave_readdata[8] => jtag_uart_avalon_jtag_slave_readdata_from_sa[8].DATAIN
jtag_uart_avalon_jtag_slave_readdata[9] => jtag_uart_avalon_jtag_slave_readdata_from_sa[9].DATAIN
jtag_uart_avalon_jtag_slave_readdata[10] => jtag_uart_avalon_jtag_slave_readdata_from_sa[10].DATAIN
jtag_uart_avalon_jtag_slave_readdata[11] => jtag_uart_avalon_jtag_slave_readdata_from_sa[11].DATAIN
jtag_uart_avalon_jtag_slave_readdata[12] => jtag_uart_avalon_jtag_slave_readdata_from_sa[12].DATAIN
jtag_uart_avalon_jtag_slave_readdata[13] => jtag_uart_avalon_jtag_slave_readdata_from_sa[13].DATAIN
jtag_uart_avalon_jtag_slave_readdata[14] => jtag_uart_avalon_jtag_slave_readdata_from_sa[14].DATAIN
jtag_uart_avalon_jtag_slave_readdata[15] => jtag_uart_avalon_jtag_slave_readdata_from_sa[15].DATAIN
jtag_uart_avalon_jtag_slave_readdata[16] => jtag_uart_avalon_jtag_slave_readdata_from_sa[16].DATAIN
jtag_uart_avalon_jtag_slave_readdata[17] => jtag_uart_avalon_jtag_slave_readdata_from_sa[17].DATAIN
jtag_uart_avalon_jtag_slave_readdata[18] => jtag_uart_avalon_jtag_slave_readdata_from_sa[18].DATAIN
jtag_uart_avalon_jtag_slave_readdata[19] => jtag_uart_avalon_jtag_slave_readdata_from_sa[19].DATAIN
jtag_uart_avalon_jtag_slave_readdata[20] => jtag_uart_avalon_jtag_slave_readdata_from_sa[20].DATAIN
jtag_uart_avalon_jtag_slave_readdata[21] => jtag_uart_avalon_jtag_slave_readdata_from_sa[21].DATAIN
jtag_uart_avalon_jtag_slave_readdata[22] => jtag_uart_avalon_jtag_slave_readdata_from_sa[22].DATAIN
jtag_uart_avalon_jtag_slave_readdata[23] => jtag_uart_avalon_jtag_slave_readdata_from_sa[23].DATAIN
jtag_uart_avalon_jtag_slave_readdata[24] => jtag_uart_avalon_jtag_slave_readdata_from_sa[24].DATAIN
jtag_uart_avalon_jtag_slave_readdata[25] => jtag_uart_avalon_jtag_slave_readdata_from_sa[25].DATAIN
jtag_uart_avalon_jtag_slave_readdata[26] => jtag_uart_avalon_jtag_slave_readdata_from_sa[26].DATAIN
jtag_uart_avalon_jtag_slave_readdata[27] => jtag_uart_avalon_jtag_slave_readdata_from_sa[27].DATAIN
jtag_uart_avalon_jtag_slave_readdata[28] => jtag_uart_avalon_jtag_slave_readdata_from_sa[28].DATAIN
jtag_uart_avalon_jtag_slave_readdata[29] => jtag_uart_avalon_jtag_slave_readdata_from_sa[29].DATAIN
jtag_uart_avalon_jtag_slave_readdata[30] => jtag_uart_avalon_jtag_slave_readdata_from_sa[30].DATAIN
jtag_uart_avalon_jtag_slave_readdata[31] => jtag_uart_avalon_jtag_slave_readdata_from_sa[31].DATAIN
jtag_uart_avalon_jtag_slave_readyfordata => jtag_uart_avalon_jtag_slave_readyfordata_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_read.IN1
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_write.IN1
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waitrequest_from_sa.DATAIN
reset_n => jtag_uart_avalon_jtag_slave_reset_n.DATAIN
reset_n => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.PRESET
cpu_data_master_granted_jtag_uart_avalon_jtag_slave <= cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave <= cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave <= <GND>
cpu_data_master_requests_jtag_uart_avalon_jtag_slave <= cpu_data_master_requests_jtag_uart_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_jtag_uart_avalon_jtag_slave_end_xfer <= d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_address <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_chipselect <= cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_dataavailable_from_sa <= jtag_uart_avalon_jtag_slave_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_irq_from_sa <= jtag_uart_avalon_jtag_slave_irq.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_read_n <= jtag_uart_avalon_jtag_slave_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] <= jtag_uart_avalon_jtag_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] <= jtag_uart_avalon_jtag_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] <= jtag_uart_avalon_jtag_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] <= jtag_uart_avalon_jtag_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] <= jtag_uart_avalon_jtag_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] <= jtag_uart_avalon_jtag_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] <= jtag_uart_avalon_jtag_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] <= jtag_uart_avalon_jtag_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] <= jtag_uart_avalon_jtag_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] <= jtag_uart_avalon_jtag_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] <= jtag_uart_avalon_jtag_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] <= jtag_uart_avalon_jtag_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] <= jtag_uart_avalon_jtag_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] <= jtag_uart_avalon_jtag_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] <= jtag_uart_avalon_jtag_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] <= jtag_uart_avalon_jtag_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] <= jtag_uart_avalon_jtag_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] <= jtag_uart_avalon_jtag_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] <= jtag_uart_avalon_jtag_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] <= jtag_uart_avalon_jtag_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] <= jtag_uart_avalon_jtag_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] <= jtag_uart_avalon_jtag_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] <= jtag_uart_avalon_jtag_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] <= jtag_uart_avalon_jtag_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] <= jtag_uart_avalon_jtag_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] <= jtag_uart_avalon_jtag_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] <= jtag_uart_avalon_jtag_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] <= jtag_uart_avalon_jtag_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] <= jtag_uart_avalon_jtag_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] <= jtag_uart_avalon_jtag_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] <= jtag_uart_avalon_jtag_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] <= jtag_uart_avalon_jtag_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readyfordata_from_sa <= jtag_uart_avalon_jtag_slave_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_waitrequest_from_sa <= jtag_uart_avalon_jtag_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_write_n <= jtag_uart_avalon_jtag_slave_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart
av_address => ien_AF.OUTPUTSELECT
av_address => ien_AE.OUTPUTSELECT
av_address => ac.OUTPUTSELECT
av_address => fifo_wr.OUTPUTSELECT
av_address => woverflow.OUTPUTSELECT
av_address => rvalid.OUTPUTSELECT
av_address => read_0.DATAB
av_address => fifo_rd.IN1
av_chipselect => av_waitrequest.IN1
av_chipselect => always2.IN0
av_chipselect => always2.IN0
av_chipselect => fifo_rd.IN0
av_read_n => always2.IN1
av_read_n => av_waitrequest.IN0
av_read_n => fifo_rd.IN1
av_write_n => always2.IN1
av_write_n => av_waitrequest.IN1
av_writedata[0] => fifo_wdata[0].IN1
av_writedata[1] => fifo_wdata[1].IN1
av_writedata[2] => fifo_wdata[2].IN1
av_writedata[3] => fifo_wdata[3].IN1
av_writedata[4] => fifo_wdata[4].IN1
av_writedata[5] => fifo_wdata[5].IN1
av_writedata[6] => fifo_wdata[6].IN1
av_writedata[7] => fifo_wdata[7].IN1
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => always2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => clk.IN3
rst_n => rst_n.IN2
av_irq <= av_irq.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= ipen_AF.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= ipen_AE.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= <GND>
av_readdata[12] <= jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.fifo_EF
av_readdata[13] <= jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_FF
av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= <GND>
av_readdata[24] <= <GND>
av_readdata[25] <= <GND>
av_readdata[26] <= <GND>
av_readdata[27] <= <GND>
av_readdata[28] <= <GND>
av_readdata[29] <= <GND>
av_readdata[30] <= <GND>
av_readdata[31] <= <GND>
av_waitrequest <= av_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_wdata[0] => fifo_wdata[0].IN1
fifo_wdata[1] => fifo_wdata[1].IN1
fifo_wdata[2] => fifo_wdata[2].IN1
fifo_wdata[3] => fifo_wdata[3].IN1
fifo_wdata[4] => fifo_wdata[4].IN1
fifo_wdata[5] => fifo_wdata[5].IN1
fifo_wdata[6] => fifo_wdata[6].IN1
fifo_wdata[7] => fifo_wdata[7].IN1
fifo_wr => fifo_wr.IN1
rd_wfifo => rd_wfifo.IN1
fifo_FF <= scfifo:wfifo.full
r_dat[0] <= scfifo:wfifo.q
r_dat[1] <= scfifo:wfifo.q
r_dat[2] <= scfifo:wfifo.q
r_dat[3] <= scfifo:wfifo.q
r_dat[4] <= scfifo:wfifo.q
r_dat[5] <= scfifo:wfifo.q
r_dat[6] <= scfifo:wfifo.q
r_dat[7] <= scfifo:wfifo.q
wfifo_empty <= scfifo:wfifo.empty
wfifo_used[0] <= scfifo:wfifo.usedw
wfifo_used[1] <= scfifo:wfifo.usedw
wfifo_used[2] <= scfifo:wfifo.usedw
wfifo_used[3] <= scfifo:wfifo.usedw
wfifo_used[4] <= scfifo:wfifo.usedw
wfifo_used[5] <= scfifo:wfifo.usedw


|Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
data[0] => scfifo_jr21:auto_generated.data[0]
data[1] => scfifo_jr21:auto_generated.data[1]
data[2] => scfifo_jr21:auto_generated.data[2]
data[3] => scfifo_jr21:auto_generated.data[3]
data[4] => scfifo_jr21:auto_generated.data[4]
data[5] => scfifo_jr21:auto_generated.data[5]
data[6] => scfifo_jr21:auto_generated.data[6]
data[7] => scfifo_jr21:auto_generated.data[7]
q[0] <= scfifo_jr21:auto_generated.q[0]
q[1] <= scfifo_jr21:auto_generated.q[1]
q[2] <= scfifo_jr21:auto_generated.q[2]
q[3] <= scfifo_jr21:auto_generated.q[3]
q[4] <= scfifo_jr21:auto_generated.q[4]
q[5] <= scfifo_jr21:auto_generated.q[5]
q[6] <= scfifo_jr21:auto_generated.q[6]
q[7] <= scfifo_jr21:auto_generated.q[7]
wrreq => scfifo_jr21:auto_generated.wrreq
rdreq => scfifo_jr21:auto_generated.rdreq
clock => scfifo_jr21:auto_generated.clock
aclr => scfifo_jr21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_jr21:auto_generated.empty
full <= scfifo_jr21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_jr21:auto_generated.usedw[0]
usedw[1] <= scfifo_jr21:auto_generated.usedw[1]
usedw[2] <= scfifo_jr21:auto_generated.usedw[2]
usedw[3] <= scfifo_jr21:auto_generated.usedw[3]
usedw[4] <= scfifo_jr21:auto_generated.usedw[4]
usedw[5] <= scfifo_jr21:auto_generated.usedw[5]


|Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated
aclr => a_dpfifo_q131:dpfifo.aclr
clock => a_dpfifo_q131:dpfifo.clock
data[0] => a_dpfifo_q131:dpfifo.data[0]
data[1] => a_dpfifo_q131:dpfifo.data[1]
data[2] => a_dpfifo_q131:dpfifo.data[2]
data[3] => a_dpfifo_q131:dpfifo.data[3]
data[4] => a_dpfifo_q131:dpfifo.data[4]
data[5] => a_dpfifo_q131:dpfifo.data[5]
data[6] => a_dpfifo_q131:dpfifo.data[6]
data[7] => a_dpfifo_q131:dpfifo.data[7]
empty <= a_dpfifo_q131:dpfifo.empty
full <= a_dpfifo_q131:dpfifo.full
q[0] <= a_dpfifo_q131:dpfifo.q[0]
q[1] <= a_dpfifo_q131:dpfifo.q[1]
q[2] <= a_dpfifo_q131:dpfifo.q[2]
q[3] <= a_dpfifo_q131:dpfifo.q[3]
q[4] <= a_dpfifo_q131:dpfifo.q[4]
q[5] <= a_dpfifo_q131:dpfifo.q[5]
q[6] <= a_dpfifo_q131:dpfifo.q[6]
q[7] <= a_dpfifo_q131:dpfifo.q[7]
rdreq => a_dpfifo_q131:dpfifo.rreq
usedw[0] <= a_dpfifo_q131:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q131:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q131:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q131:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q131:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q131:dpfifo.usedw[5]
wrreq => a_dpfifo_q131:dpfifo.wreq


|Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_1ob:rd_ptr_count.aclr
aclr => cntr_1ob:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_nl21:FIFOram.inclock
clock => dpram_nl21:FIFOram.outclock
clock => cntr_1ob:rd_ptr_count.clock
clock => cntr_1ob:wr_ptr.clock
data[0] => dpram_nl21:FIFOram.data[0]
data[1] => dpram_nl21:FIFOram.data[1]
data[2] => dpram_nl21:FIFOram.data[2]
data[3] => dpram_nl21:FIFOram.data[3]
data[4] => dpram_nl21:FIFOram.data[4]
data[5] => dpram_nl21:FIFOram.data[5]
data[6] => dpram_nl21:FIFOram.data[6]
data[7] => dpram_nl21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_nl21:FIFOram.q[0]
q[1] <= dpram_nl21:FIFOram.q[1]
q[2] <= dpram_nl21:FIFOram.q[2]
q[3] <= dpram_nl21:FIFOram.q[3]
q[4] <= dpram_nl21:FIFOram.q[4]
q[5] <= dpram_nl21:FIFOram.q[5]
q[6] <= dpram_nl21:FIFOram.q[6]
q[7] <= dpram_nl21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_1ob:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_1ob:rd_ptr_count.sclr
sclr => cntr_1ob:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_nl21:FIFOram.wren
wreq => cntr_1ob:wr_ptr.cnt_en


|Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_do7:count_usedw.aclr
clock => cntr_do7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_do7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_do7:count_usedw.updown


|Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram
data[0] => altsyncram_r1m1:altsyncram1.data_a[0]
data[1] => altsyncram_r1m1:altsyncram1.data_a[1]
data[2] => altsyncram_r1m1:altsyncram1.data_a[2]
data[3] => altsyncram_r1m1:altsyncram1.data_a[3]
data[4] => altsyncram_r1m1:altsyncram1.data_a[4]
data[5] => altsyncram_r1m1:altsyncram1.data_a[5]
data[6] => altsyncram_r1m1:altsyncram1.data_a[6]
data[7] => altsyncram_r1m1:altsyncram1.data_a[7]
inclock => altsyncram_r1m1:altsyncram1.clock0
outclock => altsyncram_r1m1:altsyncram1.clock1
outclocken => altsyncram_r1m1:altsyncram1.clocken1
q[0] <= altsyncram_r1m1:altsyncram1.q_b[0]
q[1] <= altsyncram_r1m1:altsyncram1.q_b[1]
q[2] <= altsyncram_r1m1:altsyncram1.q_b[2]
q[3] <= altsyncram_r1m1:altsyncram1.q_b[3]
q[4] <= altsyncram_r1m1:altsyncram1.q_b[4]
q[5] <= altsyncram_r1m1:altsyncram1.q_b[5]
q[6] <= altsyncram_r1m1:altsyncram1.q_b[6]
q[7] <= altsyncram_r1m1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_r1m1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_r1m1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_r1m1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_r1m1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_r1m1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_r1m1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_r1m1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_r1m1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_r1m1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_r1m1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_r1m1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_r1m1:altsyncram1.address_a[5]
wren => altsyncram_r1m1:altsyncram1.wren_a


|Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_rd => fifo_rd.IN1
rst_n => ~NO_FANOUT~
t_dat[0] => t_dat[0].IN1
t_dat[1] => t_dat[1].IN1
t_dat[2] => t_dat[2].IN1
t_dat[3] => t_dat[3].IN1
t_dat[4] => t_dat[4].IN1
t_dat[5] => t_dat[5].IN1
t_dat[6] => t_dat[6].IN1
t_dat[7] => t_dat[7].IN1
wr_rfifo => wr_rfifo.IN1
fifo_EF <= scfifo:rfifo.empty
fifo_rdata[0] <= scfifo:rfifo.q
fifo_rdata[1] <= scfifo:rfifo.q
fifo_rdata[2] <= scfifo:rfifo.q
fifo_rdata[3] <= scfifo:rfifo.q
fifo_rdata[4] <= scfifo:rfifo.q
fifo_rdata[5] <= scfifo:rfifo.q
fifo_rdata[6] <= scfifo:rfifo.q
fifo_rdata[7] <= scfifo:rfifo.q
rfifo_full <= scfifo:rfifo.full
rfifo_used[0] <= scfifo:rfifo.usedw
rfifo_used[1] <= scfifo:rfifo.usedw
rfifo_used[2] <= scfifo:rfifo.usedw
rfifo_used[3] <= scfifo:rfifo.usedw
rfifo_used[4] <= scfifo:rfifo.usedw
rfifo_used[5] <= scfifo:rfifo.usedw


|Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
data[0] => scfifo_jr21:auto_generated.data[0]
data[1] => scfifo_jr21:auto_generated.data[1]
data[2] => scfifo_jr21:auto_generated.data[2]
data[3] => scfifo_jr21:auto_generated.data[3]
data[4] => scfifo_jr21:auto_generated.data[4]
data[5] => scfifo_jr21:auto_generated.data[5]
data[6] => scfifo_jr21:auto_generated.data[6]
data[7] => scfifo_jr21:auto_generated.data[7]
q[0] <= scfifo_jr21:auto_generated.q[0]
q[1] <= scfifo_jr21:auto_generated.q[1]
q[2] <= scfifo_jr21:auto_generated.q[2]
q[3] <= scfifo_jr21:auto_generated.q[3]
q[4] <= scfifo_jr21:auto_generated.q[4]
q[5] <= scfifo_jr21:auto_generated.q[5]
q[6] <= scfifo_jr21:auto_generated.q[6]
q[7] <= scfifo_jr21:auto_generated.q[7]
wrreq => scfifo_jr21:auto_generated.wrreq
rdreq => scfifo_jr21:auto_generated.rdreq
clock => scfifo_jr21:auto_generated.clock
aclr => scfifo_jr21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_jr21:auto_generated.empty
full <= scfifo_jr21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_jr21:auto_generated.usedw[0]
usedw[1] <= scfifo_jr21:auto_generated.usedw[1]
usedw[2] <= scfifo_jr21:auto_generated.usedw[2]
usedw[3] <= scfifo_jr21:auto_generated.usedw[3]
usedw[4] <= scfifo_jr21:auto_generated.usedw[4]
usedw[5] <= scfifo_jr21:auto_generated.usedw[5]


|Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated
aclr => a_dpfifo_q131:dpfifo.aclr
clock => a_dpfifo_q131:dpfifo.clock
data[0] => a_dpfifo_q131:dpfifo.data[0]
data[1] => a_dpfifo_q131:dpfifo.data[1]
data[2] => a_dpfifo_q131:dpfifo.data[2]
data[3] => a_dpfifo_q131:dpfifo.data[3]
data[4] => a_dpfifo_q131:dpfifo.data[4]
data[5] => a_dpfifo_q131:dpfifo.data[5]
data[6] => a_dpfifo_q131:dpfifo.data[6]
data[7] => a_dpfifo_q131:dpfifo.data[7]
empty <= a_dpfifo_q131:dpfifo.empty
full <= a_dpfifo_q131:dpfifo.full
q[0] <= a_dpfifo_q131:dpfifo.q[0]
q[1] <= a_dpfifo_q131:dpfifo.q[1]
q[2] <= a_dpfifo_q131:dpfifo.q[2]
q[3] <= a_dpfifo_q131:dpfifo.q[3]
q[4] <= a_dpfifo_q131:dpfifo.q[4]
q[5] <= a_dpfifo_q131:dpfifo.q[5]
q[6] <= a_dpfifo_q131:dpfifo.q[6]
q[7] <= a_dpfifo_q131:dpfifo.q[7]
rdreq => a_dpfifo_q131:dpfifo.rreq
usedw[0] <= a_dpfifo_q131:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q131:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q131:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q131:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q131:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q131:dpfifo.usedw[5]
wrreq => a_dpfifo_q131:dpfifo.wreq


|Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_1ob:rd_ptr_count.aclr
aclr => cntr_1ob:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_nl21:FIFOram.inclock
clock => dpram_nl21:FIFOram.outclock
clock => cntr_1ob:rd_ptr_count.clock
clock => cntr_1ob:wr_ptr.clock
data[0] => dpram_nl21:FIFOram.data[0]
data[1] => dpram_nl21:FIFOram.data[1]
data[2] => dpram_nl21:FIFOram.data[2]
data[3] => dpram_nl21:FIFOram.data[3]
data[4] => dpram_nl21:FIFOram.data[4]
data[5] => dpram_nl21:FIFOram.data[5]
data[6] => dpram_nl21:FIFOram.data[6]
data[7] => dpram_nl21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_nl21:FIFOram.q[0]
q[1] <= dpram_nl21:FIFOram.q[1]
q[2] <= dpram_nl21:FIFOram.q[2]
q[3] <= dpram_nl21:FIFOram.q[3]
q[4] <= dpram_nl21:FIFOram.q[4]
q[5] <= dpram_nl21:FIFOram.q[5]
q[6] <= dpram_nl21:FIFOram.q[6]
q[7] <= dpram_nl21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_1ob:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_1ob:rd_ptr_count.sclr
sclr => cntr_1ob:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_nl21:FIFOram.wren
wreq => cntr_1ob:wr_ptr.cnt_en


|Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_do7:count_usedw.aclr
clock => cntr_do7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_do7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_do7:count_usedw.updown


|Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram
data[0] => altsyncram_r1m1:altsyncram1.data_a[0]
data[1] => altsyncram_r1m1:altsyncram1.data_a[1]
data[2] => altsyncram_r1m1:altsyncram1.data_a[2]
data[3] => altsyncram_r1m1:altsyncram1.data_a[3]
data[4] => altsyncram_r1m1:altsyncram1.data_a[4]
data[5] => altsyncram_r1m1:altsyncram1.data_a[5]
data[6] => altsyncram_r1m1:altsyncram1.data_a[6]
data[7] => altsyncram_r1m1:altsyncram1.data_a[7]
inclock => altsyncram_r1m1:altsyncram1.clock0
outclock => altsyncram_r1m1:altsyncram1.clock1
outclocken => altsyncram_r1m1:altsyncram1.clocken1
q[0] <= altsyncram_r1m1:altsyncram1.q_b[0]
q[1] <= altsyncram_r1m1:altsyncram1.q_b[1]
q[2] <= altsyncram_r1m1:altsyncram1.q_b[2]
q[3] <= altsyncram_r1m1:altsyncram1.q_b[3]
q[4] <= altsyncram_r1m1:altsyncram1.q_b[4]
q[5] <= altsyncram_r1m1:altsyncram1.q_b[5]
q[6] <= altsyncram_r1m1:altsyncram1.q_b[6]
q[7] <= altsyncram_r1m1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_r1m1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_r1m1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_r1m1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_r1m1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_r1m1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_r1m1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_r1m1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_r1m1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_r1m1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_r1m1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_r1m1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_r1m1:altsyncram1.address_a[5]
wren => altsyncram_r1m1:altsyncram1.wren_a


|Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
raw_tck => write_stalled.CLK
raw_tck => wdata[0].CLK
raw_tck => wdata[1].CLK
raw_tck => wdata[2].CLK
raw_tck => wdata[3].CLK
raw_tck => wdata[4].CLK
raw_tck => wdata[5].CLK
raw_tck => wdata[6].CLK
raw_tck => wdata[7].CLK
raw_tck => write.CLK
raw_tck => read.CLK
raw_tck => read_req.CLK
raw_tck => write_valid.CLK
raw_tck => count[0].CLK
raw_tck => count[1].CLK
raw_tck => count[2].CLK
raw_tck => count[3].CLK
raw_tck => count[4].CLK
raw_tck => count[5].CLK
raw_tck => count[6].CLK
raw_tck => count[7].CLK
raw_tck => count[8].CLK
raw_tck => count[9].CLK
raw_tck => state.CLK
raw_tck => user_saw_rvalid.CLK
raw_tck => td_shift[0].CLK
raw_tck => td_shift[1].CLK
raw_tck => td_shift[2].CLK
raw_tck => td_shift[3].CLK
raw_tck => td_shift[4].CLK
raw_tck => td_shift[5].CLK
raw_tck => td_shift[6].CLK
raw_tck => td_shift[7].CLK
raw_tck => td_shift[8].CLK
raw_tck => td_shift[9].CLK
raw_tck => td_shift[10].CLK
raw_tck => tck_t_dav.CLK
raw_tck => jupdate.CLK
raw_tck => tdo~reg0.CLK
tck => ~NO_FANOUT~
tdi => td_shift.OUTPUTSELECT
tdi => count.OUTPUTSELECT
tdi => state.OUTPUTSELECT
tdi => wdata.DATAB
tdi => always0.IN1
tdi => wdata.DATAB
tdi => td_shift.DATAB
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
usr1 => always0.IN0
clr => jupdate.ACLR
clr => tdo~reg0.ACLR
clr => write_stalled.ACLR
clr => wdata[0].ACLR
clr => wdata[1].ACLR
clr => wdata[2].ACLR
clr => wdata[3].ACLR
clr => wdata[4].ACLR
clr => wdata[5].ACLR
clr => wdata[6].ACLR
clr => wdata[7].ACLR
clr => write.ACLR
clr => read.ACLR
clr => read_req.ACLR
clr => write_valid.ACLR
clr => count[0].ACLR
clr => count[1].ACLR
clr => count[2].ACLR
clr => count[3].ACLR
clr => count[4].ACLR
clr => count[5].ACLR
clr => count[6].ACLR
clr => count[7].ACLR
clr => count[8].ACLR
clr => count[9].PRESET
clr => state.ACLR
clr => user_saw_rvalid.ACLR
clr => td_shift[0].ACLR
clr => td_shift[1].ACLR
clr => td_shift[2].ACLR
clr => td_shift[3].ACLR
clr => td_shift[4].ACLR
clr => td_shift[5].ACLR
clr => td_shift[6].ACLR
clr => td_shift[7].ACLR
clr => td_shift[8].ACLR
clr => td_shift[9].ACLR
clr => td_shift[10].ACLR
clr => tck_t_dav.ACLR
ena => always0.IN1
ir_in[0] => Decoder1.IN0
ir_in[0] => ir_out[0].DATAIN
tdo <= tdo~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
ir_out[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_state_cdr => state.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => write.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => user_saw_rvalid.OUTPUTSELECT
jtag_state_sdr => read.OUTPUTSELECT
jtag_state_sdr => write_valid.OUTPUTSELECT
jtag_state_sdr => read_req.OUTPUTSELECT
jtag_state_sdr => write_stalled.OUTPUTSELECT
jtag_state_sdr => state.OUTPUTSELECT
jtag_state_udr => jupdate.OUTPUTSELECT
clk => t_pause~reg0.CLK
clk => t_ena~reg0.CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rvalid.CLK
clk => rvalid0.CLK
clk => r_ena1.CLK
clk => jupdate2.CLK
clk => jupdate1.CLK
clk => write2.CLK
clk => write1.CLK
clk => read2.CLK
clk => read1.CLK
clk => rst2.CLK
clk => rst1.CLK
rst_n => t_pause~reg0.ACLR
rst_n => t_ena~reg0.ACLR
rst_n => rdata[0].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[7].ACLR
rst_n => rvalid.ACLR
rst_n => rvalid0.ACLR
rst_n => r_ena1.ACLR
rst_n => jupdate2.ACLR
rst_n => jupdate1.ACLR
rst_n => write2.ACLR
rst_n => write1.ACLR
rst_n => read2.ACLR
rst_n => read1.ACLR
rst_n => rst2.PRESET
rst_n => rst1.PRESET
r_ena <= r_ena.DB_MAX_OUTPUT_PORT_TYPE
r_val => r_ena.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => always2.IN1
t_dav => tck_t_dav.DATAIN
t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_dat[0] <= t_dat[0].DB_MAX_OUTPUT_PORT_TYPE
t_dat[1] <= t_dat[1].DB_MAX_OUTPUT_PORT_TYPE
t_dat[2] <= t_dat[2].DB_MAX_OUTPUT_PORT_TYPE
t_dat[3] <= t_dat[3].DB_MAX_OUTPUT_PORT_TYPE
t_dat[4] <= t_dat[4].DB_MAX_OUTPUT_PORT_TYPE
t_dat[5] <= t_dat[5].DB_MAX_OUTPUT_PORT_TYPE
t_dat[6] <= t_dat[6].DB_MAX_OUTPUT_PORT_TYPE
t_dat[7] <= t_dat[7].DB_MAX_OUTPUT_PORT_TYPE
t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|pio_led_s1_arbitrator:the_pio_led_s1
clk => d1_pio_led_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => pio_led_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => pio_led_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN22
cpu_data_master_address_to_slave[5] => Equal0.IN2
cpu_data_master_address_to_slave[6] => Equal0.IN21
cpu_data_master_address_to_slave[7] => Equal0.IN20
cpu_data_master_address_to_slave[8] => Equal0.IN19
cpu_data_master_address_to_slave[9] => Equal0.IN18
cpu_data_master_address_to_slave[10] => Equal0.IN17
cpu_data_master_address_to_slave[11] => Equal0.IN1
cpu_data_master_address_to_slave[12] => Equal0.IN0
cpu_data_master_address_to_slave[13] => Equal0.IN16
cpu_data_master_address_to_slave[14] => Equal0.IN15
cpu_data_master_address_to_slave[15] => Equal0.IN14
cpu_data_master_address_to_slave[16] => Equal0.IN13
cpu_data_master_address_to_slave[17] => Equal0.IN12
cpu_data_master_address_to_slave[18] => Equal0.IN11
cpu_data_master_address_to_slave[19] => Equal0.IN10
cpu_data_master_address_to_slave[20] => Equal0.IN9
cpu_data_master_address_to_slave[21] => Equal0.IN8
cpu_data_master_address_to_slave[22] => Equal0.IN7
cpu_data_master_address_to_slave[23] => Equal0.IN6
cpu_data_master_address_to_slave[24] => Equal0.IN5
cpu_data_master_address_to_slave[25] => Equal0.IN4
cpu_data_master_address_to_slave[26] => Equal0.IN3
cpu_data_master_read => cpu_data_master_requests_pio_led_s1.IN0
cpu_data_master_read => pio_led_s1_in_a_read_cycle.IN1
cpu_data_master_waitrequest => cpu_data_master_qualified_request_pio_led_s1.IN0
cpu_data_master_write => cpu_data_master_requests_pio_led_s1.IN1
cpu_data_master_write => cpu_data_master_qualified_request_pio_led_s1.IN1
cpu_data_master_write => pio_led_s1_write_n.IN1
cpu_data_master_writedata[0] => pio_led_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => pio_led_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => pio_led_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => pio_led_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => pio_led_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => pio_led_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => pio_led_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => pio_led_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => pio_led_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => pio_led_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => pio_led_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => pio_led_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => pio_led_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => pio_led_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => pio_led_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => pio_led_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => pio_led_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => pio_led_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => pio_led_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => pio_led_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => pio_led_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => pio_led_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => pio_led_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => pio_led_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => pio_led_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => pio_led_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => pio_led_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => pio_led_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => pio_led_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => pio_led_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => pio_led_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => pio_led_s1_writedata[31].DATAIN
pio_led_s1_readdata[0] => pio_led_s1_readdata_from_sa[0].DATAIN
pio_led_s1_readdata[1] => pio_led_s1_readdata_from_sa[1].DATAIN
pio_led_s1_readdata[2] => pio_led_s1_readdata_from_sa[2].DATAIN
pio_led_s1_readdata[3] => pio_led_s1_readdata_from_sa[3].DATAIN
pio_led_s1_readdata[4] => pio_led_s1_readdata_from_sa[4].DATAIN
pio_led_s1_readdata[5] => pio_led_s1_readdata_from_sa[5].DATAIN
pio_led_s1_readdata[6] => pio_led_s1_readdata_from_sa[6].DATAIN
pio_led_s1_readdata[7] => pio_led_s1_readdata_from_sa[7].DATAIN
pio_led_s1_readdata[8] => pio_led_s1_readdata_from_sa[8].DATAIN
pio_led_s1_readdata[9] => pio_led_s1_readdata_from_sa[9].DATAIN
pio_led_s1_readdata[10] => pio_led_s1_readdata_from_sa[10].DATAIN
pio_led_s1_readdata[11] => pio_led_s1_readdata_from_sa[11].DATAIN
pio_led_s1_readdata[12] => pio_led_s1_readdata_from_sa[12].DATAIN
pio_led_s1_readdata[13] => pio_led_s1_readdata_from_sa[13].DATAIN
pio_led_s1_readdata[14] => pio_led_s1_readdata_from_sa[14].DATAIN
pio_led_s1_readdata[15] => pio_led_s1_readdata_from_sa[15].DATAIN
pio_led_s1_readdata[16] => pio_led_s1_readdata_from_sa[16].DATAIN
pio_led_s1_readdata[17] => pio_led_s1_readdata_from_sa[17].DATAIN
pio_led_s1_readdata[18] => pio_led_s1_readdata_from_sa[18].DATAIN
pio_led_s1_readdata[19] => pio_led_s1_readdata_from_sa[19].DATAIN
pio_led_s1_readdata[20] => pio_led_s1_readdata_from_sa[20].DATAIN
pio_led_s1_readdata[21] => pio_led_s1_readdata_from_sa[21].DATAIN
pio_led_s1_readdata[22] => pio_led_s1_readdata_from_sa[22].DATAIN
pio_led_s1_readdata[23] => pio_led_s1_readdata_from_sa[23].DATAIN
pio_led_s1_readdata[24] => pio_led_s1_readdata_from_sa[24].DATAIN
pio_led_s1_readdata[25] => pio_led_s1_readdata_from_sa[25].DATAIN
pio_led_s1_readdata[26] => pio_led_s1_readdata_from_sa[26].DATAIN
pio_led_s1_readdata[27] => pio_led_s1_readdata_from_sa[27].DATAIN
pio_led_s1_readdata[28] => pio_led_s1_readdata_from_sa[28].DATAIN
pio_led_s1_readdata[29] => pio_led_s1_readdata_from_sa[29].DATAIN
pio_led_s1_readdata[30] => pio_led_s1_readdata_from_sa[30].DATAIN
pio_led_s1_readdata[31] => pio_led_s1_readdata_from_sa[31].DATAIN
reset_n => pio_led_s1_reset_n.DATAIN
reset_n => d1_pio_led_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_data_master_granted_pio_led_s1 <= cpu_data_master_qualified_request_pio_led_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_pio_led_s1 <= cpu_data_master_qualified_request_pio_led_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_pio_led_s1 <= <GND>
cpu_data_master_requests_pio_led_s1 <= cpu_data_master_requests_pio_led_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_pio_led_s1_end_xfer <= d1_pio_led_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_chipselect <= cpu_data_master_qualified_request_pio_led_s1.DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[0] <= pio_led_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[1] <= pio_led_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[2] <= pio_led_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[3] <= pio_led_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[4] <= pio_led_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[5] <= pio_led_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[6] <= pio_led_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[7] <= pio_led_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[8] <= pio_led_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[9] <= pio_led_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[10] <= pio_led_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[11] <= pio_led_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[12] <= pio_led_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[13] <= pio_led_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[14] <= pio_led_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[15] <= pio_led_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[16] <= pio_led_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[17] <= pio_led_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[18] <= pio_led_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[19] <= pio_led_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[20] <= pio_led_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[21] <= pio_led_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[22] <= pio_led_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[23] <= pio_led_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[24] <= pio_led_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[25] <= pio_led_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[26] <= pio_led_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[27] <= pio_led_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[28] <= pio_led_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[29] <= pio_led_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[30] <= pio_led_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[31] <= pio_led_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_write_n <= pio_led_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|pio_led:the_pio_led
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|Test_top|NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1
clk => clk.IN2
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[3] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[4] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[5] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[6] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[7] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[8] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[9] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[10] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[11] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[12] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[13] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[14] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[15] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[16] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[17] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[18] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[19] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[20] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[21] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[22] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[23] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[24] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[25] => Equal0.IN1
cpu_data_master_address_to_slave[26] => Equal0.IN0
cpu_data_master_byteenable[0] => cpu_data_master_byteenable_sdram_s1.DATAB
cpu_data_master_byteenable[1] => cpu_data_master_byteenable_sdram_s1.DATAB
cpu_data_master_byteenable[2] => cpu_data_master_byteenable_sdram_s1.DATAA
cpu_data_master_byteenable[3] => cpu_data_master_byteenable_sdram_s1.DATAA
cpu_data_master_dbs_address[0] => ~NO_FANOUT~
cpu_data_master_dbs_address[1] => sdram_s1_address.DATAB
cpu_data_master_dbs_address[1] => cpu_data_master_byteenable_sdram_s1.OUTPUTSELECT
cpu_data_master_dbs_address[1] => cpu_data_master_byteenable_sdram_s1.OUTPUTSELECT
cpu_data_master_dbs_write_16[0] => sdram_s1_writedata[0].DATAIN
cpu_data_master_dbs_write_16[1] => sdram_s1_writedata[1].DATAIN
cpu_data_master_dbs_write_16[2] => sdram_s1_writedata[2].DATAIN
cpu_data_master_dbs_write_16[3] => sdram_s1_writedata[3].DATAIN
cpu_data_master_dbs_write_16[4] => sdram_s1_writedata[4].DATAIN
cpu_data_master_dbs_write_16[5] => sdram_s1_writedata[5].DATAIN
cpu_data_master_dbs_write_16[6] => sdram_s1_writedata[6].DATAIN
cpu_data_master_dbs_write_16[7] => sdram_s1_writedata[7].DATAIN
cpu_data_master_dbs_write_16[8] => sdram_s1_writedata[8].DATAIN
cpu_data_master_dbs_write_16[9] => sdram_s1_writedata[9].DATAIN
cpu_data_master_dbs_write_16[10] => sdram_s1_writedata[10].DATAIN
cpu_data_master_dbs_write_16[11] => sdram_s1_writedata[11].DATAIN
cpu_data_master_dbs_write_16[12] => sdram_s1_writedata[12].DATAIN
cpu_data_master_dbs_write_16[13] => sdram_s1_writedata[13].DATAIN
cpu_data_master_dbs_write_16[14] => sdram_s1_writedata[14].DATAIN
cpu_data_master_dbs_write_16[15] => sdram_s1_writedata[15].DATAIN
cpu_data_master_no_byte_enables_and_last_term => cpu_data_master_qualified_request_sdram_s1.IN0
cpu_data_master_read => cpu_data_master_requests_sdram_s1.IN0
cpu_data_master_read => cpu_data_master_qualified_request_sdram_s1.IN1
cpu_data_master_read => sdram_s1_in_a_read_cycle.IN0
cpu_data_master_waitrequest => cpu_data_master_qualified_request_sdram_s1.IN1
cpu_data_master_waitrequest => cpu_data_master_qualified_request_sdram_s1.IN1
cpu_data_master_write => cpu_data_master_requests_sdram_s1.IN1
cpu_data_master_write => cpu_data_master_qualified_request_sdram_s1.IN1
cpu_data_master_write => in_a_write_cycle.IN0
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => sdram_s1_address.DATAA
cpu_instruction_master_address_to_slave[3] => sdram_s1_address.DATAA
cpu_instruction_master_address_to_slave[4] => sdram_s1_address.DATAA
cpu_instruction_master_address_to_slave[5] => sdram_s1_address.DATAA
cpu_instruction_master_address_to_slave[6] => sdram_s1_address.DATAA
cpu_instruction_master_address_to_slave[7] => sdram_s1_address.DATAA
cpu_instruction_master_address_to_slave[8] => sdram_s1_address.DATAA
cpu_instruction_master_address_to_slave[9] => sdram_s1_address.DATAA
cpu_instruction_master_address_to_slave[10] => sdram_s1_address.DATAA
cpu_instruction_master_address_to_slave[11] => sdram_s1_address.DATAA
cpu_instruction_master_address_to_slave[12] => sdram_s1_address.DATAA
cpu_instruction_master_address_to_slave[13] => sdram_s1_address.DATAA
cpu_instruction_master_address_to_slave[14] => sdram_s1_address.DATAA
cpu_instruction_master_address_to_slave[15] => sdram_s1_address.DATAA
cpu_instruction_master_address_to_slave[16] => sdram_s1_address.DATAA
cpu_instruction_master_address_to_slave[17] => sdram_s1_address.DATAA
cpu_instruction_master_address_to_slave[18] => sdram_s1_address.DATAA
cpu_instruction_master_address_to_slave[19] => sdram_s1_address.DATAA
cpu_instruction_master_address_to_slave[20] => sdram_s1_address.DATAA
cpu_instruction_master_address_to_slave[21] => sdram_s1_address.DATAA
cpu_instruction_master_address_to_slave[22] => sdram_s1_address.DATAA
cpu_instruction_master_address_to_slave[23] => sdram_s1_address.DATAA
cpu_instruction_master_address_to_slave[24] => sdram_s1_address.DATAA
cpu_instruction_master_address_to_slave[25] => Equal1.IN1
cpu_instruction_master_address_to_slave[26] => Equal1.IN0
cpu_instruction_master_dbs_address[0] => ~NO_FANOUT~
cpu_instruction_master_dbs_address[1] => sdram_s1_address.DATAA
cpu_instruction_master_latency_counter => LessThan0.IN2
cpu_instruction_master_latency_counter => cpu_instruction_master_qualified_request_sdram_s1.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_sdram_s1.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_sdram_s1.IN1
cpu_instruction_master_read => cpu_instruction_master_qualified_request_sdram_s1.IN1
cpu_instruction_master_read => sdram_s1_in_a_read_cycle.IN0
reset_n => reset_n.IN2
sdram_s1_readdata[0] => sdram_s1_readdata_from_sa[0].DATAIN
sdram_s1_readdata[1] => sdram_s1_readdata_from_sa[1].DATAIN
sdram_s1_readdata[2] => sdram_s1_readdata_from_sa[2].DATAIN
sdram_s1_readdata[3] => sdram_s1_readdata_from_sa[3].DATAIN
sdram_s1_readdata[4] => sdram_s1_readdata_from_sa[4].DATAIN
sdram_s1_readdata[5] => sdram_s1_readdata_from_sa[5].DATAIN
sdram_s1_readdata[6] => sdram_s1_readdata_from_sa[6].DATAIN
sdram_s1_readdata[7] => sdram_s1_readdata_from_sa[7].DATAIN
sdram_s1_readdata[8] => sdram_s1_readdata_from_sa[8].DATAIN
sdram_s1_readdata[9] => sdram_s1_readdata_from_sa[9].DATAIN
sdram_s1_readdata[10] => sdram_s1_readdata_from_sa[10].DATAIN
sdram_s1_readdata[11] => sdram_s1_readdata_from_sa[11].DATAIN
sdram_s1_readdata[12] => sdram_s1_readdata_from_sa[12].DATAIN
sdram_s1_readdata[13] => sdram_s1_readdata_from_sa[13].DATAIN
sdram_s1_readdata[14] => sdram_s1_readdata_from_sa[14].DATAIN
sdram_s1_readdata[15] => sdram_s1_readdata_from_sa[15].DATAIN
sdram_s1_readdatavalid => sdram_s1_move_on_to_next_transaction.IN2
sdram_s1_waitrequest => sdram_s1_waits_for_read.IN1
sdram_s1_waitrequest => sdram_s1_waits_for_write.IN1
sdram_s1_waitrequest => sdram_s1_waitrequest_from_sa.DATAIN
cpu_data_master_byteenable_sdram_s1[0] <= cpu_data_master_byteenable_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_byteenable_sdram_s1[1] <= cpu_data_master_byteenable_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_sdram_s1 <= cpu_data_master_granted_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_sdram_s1 <= cpu_data_master_qualified_request_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_sdram_s1 <= cpu_data_master_read_data_valid_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_sdram_s1_shift_register <= rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1.fifo_contains_ones_n
cpu_data_master_requests_sdram_s1 <= cpu_data_master_requests_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_sdram_s1 <= cpu_instruction_master_granted_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_sdram_s1 <= cpu_instruction_master_qualified_request_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_sdram_s1 <= cpu_instruction_master_read_data_valid_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_sdram_s1_shift_register <= rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1.fifo_contains_ones_n
cpu_instruction_master_requests_sdram_s1 <= cpu_instruction_master_requests_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_sdram_s1_end_xfer <= d1_sdram_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[0] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[1] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[2] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[3] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[4] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[5] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[6] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[7] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[8] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[9] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[10] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[11] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[12] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[13] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[14] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[15] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[16] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[17] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[18] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[19] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[20] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[21] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[22] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[23] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_byteenable_n[0] <= sdram_s1_byteenable_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_byteenable_n[1] <= sdram_s1_byteenable_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_chipselect <= sdram_s1_chipselect.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_read_n <= sdram_s1_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[0] <= sdram_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[1] <= sdram_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[2] <= sdram_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[3] <= sdram_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[4] <= sdram_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[5] <= sdram_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[6] <= sdram_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[7] <= sdram_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[8] <= sdram_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[9] <= sdram_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[10] <= sdram_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[11] <= sdram_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[12] <= sdram_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[13] <= sdram_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[14] <= sdram_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[15] <= sdram_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_waitrequest_from_sa <= sdram_s1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_write_n <= in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[0] <= cpu_data_master_dbs_write_16[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[1] <= cpu_data_master_dbs_write_16[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[2] <= cpu_data_master_dbs_write_16[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[3] <= cpu_data_master_dbs_write_16[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[4] <= cpu_data_master_dbs_write_16[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[5] <= cpu_data_master_dbs_write_16[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[6] <= cpu_data_master_dbs_write_16[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[7] <= cpu_data_master_dbs_write_16[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[8] <= cpu_data_master_dbs_write_16[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[9] <= cpu_data_master_dbs_write_16[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[10] <= cpu_data_master_dbs_write_16[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[11] <= cpu_data_master_dbs_write_16[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[12] <= cpu_data_master_dbs_write_16[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[13] <= cpu_data_master_dbs_write_16[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[14] <= cpu_data_master_dbs_write_16[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[15] <= cpu_data_master_dbs_write_16[15].DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1
clear_fifo => always1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always12.IN0
clear_fifo => always13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always12.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => always13.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1
clear_fifo => always1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always12.IN0
clear_fifo => always13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always12.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => always13.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|sdram:the_sdram
az_addr[0] => az_addr[0].IN1
az_addr[1] => az_addr[1].IN1
az_addr[2] => az_addr[2].IN1
az_addr[3] => az_addr[3].IN1
az_addr[4] => az_addr[4].IN1
az_addr[5] => az_addr[5].IN1
az_addr[6] => az_addr[6].IN1
az_addr[7] => az_addr[7].IN1
az_addr[8] => az_addr[8].IN1
az_addr[9] => az_addr[9].IN1
az_addr[10] => az_addr[10].IN1
az_addr[11] => az_addr[11].IN1
az_addr[12] => az_addr[12].IN1
az_addr[13] => az_addr[13].IN1
az_addr[14] => az_addr[14].IN1
az_addr[15] => az_addr[15].IN1
az_addr[16] => az_addr[16].IN1
az_addr[17] => az_addr[17].IN1
az_addr[18] => az_addr[18].IN1
az_addr[19] => az_addr[19].IN1
az_addr[20] => az_addr[20].IN1
az_addr[21] => az_addr[21].IN1
az_addr[22] => az_addr[22].IN1
az_addr[23] => az_addr[23].IN1
az_be_n[0] => comb.DATAA
az_be_n[1] => comb.DATAA
az_cs => ~NO_FANOUT~
az_data[0] => az_data[0].IN1
az_data[1] => az_data[1].IN1
az_data[2] => az_data[2].IN1
az_data[3] => az_data[3].IN1
az_data[4] => az_data[4].IN1
az_data[5] => az_data[5].IN1
az_data[6] => az_data[6].IN1
az_data[7] => az_data[7].IN1
az_data[8] => az_data[8].IN1
az_data[9] => az_data[9].IN1
az_data[10] => az_data[10].IN1
az_data[11] => az_data[11].IN1
az_data[12] => az_data[12].IN1
az_data[13] => az_data[13].IN1
az_data[14] => az_data[14].IN1
az_data[15] => az_data[15].IN1
az_rd_n => comb.IN0
az_wr_n => az_wr_n.IN1
clk => clk.IN1
reset_n => reset_n.IN1
za_data[0] <= za_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[1] <= za_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[2] <= za_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[3] <= za_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[4] <= za_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[5] <= za_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[6] <= za_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[7] <= za_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[8] <= za_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[9] <= za_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[10] <= za_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[11] <= za_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[12] <= za_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[13] <= za_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[14] <= za_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[15] <= za_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_valid <= za_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_waitrequest <= sdram_input_efifo_module:the_sdram_input_efifo_module.full
zs_addr[0] <= zs_addr[0].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[1] <= zs_addr[1].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[2] <= zs_addr[2].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[3] <= zs_addr[3].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[4] <= zs_addr[4].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[5] <= zs_addr[5].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[6] <= zs_addr[6].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[7] <= zs_addr[7].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[8] <= zs_addr[8].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[9] <= zs_addr[9].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[10] <= zs_addr[10].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[11] <= zs_addr[11].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[12] <= zs_addr[12].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[0] <= zs_ba[0].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[1] <= zs_ba[1].DB_MAX_OUTPUT_PORT_TYPE
zs_cas_n <= zs_cas_n.DB_MAX_OUTPUT_PORT_TYPE
zs_cke <= <VCC>
zs_cs_n <= zs_cs_n.DB_MAX_OUTPUT_PORT_TYPE
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]
zs_dqm[0] <= zs_dqm[0].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[1] <= zs_dqm[1].DB_MAX_OUTPUT_PORT_TYPE
zs_ras_n <= zs_ras_n.DB_MAX_OUTPUT_PORT_TYPE
zs_we_n <= zs_we_n.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entry_0[41].CLK
clk => entry_0[42].CLK
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entry_1[41].CLK
clk => entry_1[42].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN2
rd => Mux1.IN4
rd => Mux2.IN4
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN3
wr => Mux1.IN5
wr => Mux2.IN5
wr => Mux3.IN5
wr => always2.IN1
wr_data[0] => entry_1.DATAB
wr_data[0] => entry_0.DATAA
wr_data[1] => entry_1.DATAB
wr_data[1] => entry_0.DATAA
wr_data[2] => entry_1.DATAB
wr_data[2] => entry_0.DATAA
wr_data[3] => entry_1.DATAB
wr_data[3] => entry_0.DATAA
wr_data[4] => entry_1.DATAB
wr_data[4] => entry_0.DATAA
wr_data[5] => entry_1.DATAB
wr_data[5] => entry_0.DATAA
wr_data[6] => entry_1.DATAB
wr_data[6] => entry_0.DATAA
wr_data[7] => entry_1.DATAB
wr_data[7] => entry_0.DATAA
wr_data[8] => entry_1.DATAB
wr_data[8] => entry_0.DATAA
wr_data[9] => entry_1.DATAB
wr_data[9] => entry_0.DATAA
wr_data[10] => entry_1.DATAB
wr_data[10] => entry_0.DATAA
wr_data[11] => entry_1.DATAB
wr_data[11] => entry_0.DATAA
wr_data[12] => entry_1.DATAB
wr_data[12] => entry_0.DATAA
wr_data[13] => entry_1.DATAB
wr_data[13] => entry_0.DATAA
wr_data[14] => entry_1.DATAB
wr_data[14] => entry_0.DATAA
wr_data[15] => entry_1.DATAB
wr_data[15] => entry_0.DATAA
wr_data[16] => entry_1.DATAB
wr_data[16] => entry_0.DATAA
wr_data[17] => entry_1.DATAB
wr_data[17] => entry_0.DATAA
wr_data[18] => entry_1.DATAB
wr_data[18] => entry_0.DATAA
wr_data[19] => entry_1.DATAB
wr_data[19] => entry_0.DATAA
wr_data[20] => entry_1.DATAB
wr_data[20] => entry_0.DATAA
wr_data[21] => entry_1.DATAB
wr_data[21] => entry_0.DATAA
wr_data[22] => entry_1.DATAB
wr_data[22] => entry_0.DATAA
wr_data[23] => entry_1.DATAB
wr_data[23] => entry_0.DATAA
wr_data[24] => entry_1.DATAB
wr_data[24] => entry_0.DATAA
wr_data[25] => entry_1.DATAB
wr_data[25] => entry_0.DATAA
wr_data[26] => entry_1.DATAB
wr_data[26] => entry_0.DATAA
wr_data[27] => entry_1.DATAB
wr_data[27] => entry_0.DATAA
wr_data[28] => entry_1.DATAB
wr_data[28] => entry_0.DATAA
wr_data[29] => entry_1.DATAB
wr_data[29] => entry_0.DATAA
wr_data[30] => entry_1.DATAB
wr_data[30] => entry_0.DATAA
wr_data[31] => entry_1.DATAB
wr_data[31] => entry_0.DATAA
wr_data[32] => entry_1.DATAB
wr_data[32] => entry_0.DATAA
wr_data[33] => entry_1.DATAB
wr_data[33] => entry_0.DATAA
wr_data[34] => entry_1.DATAB
wr_data[34] => entry_0.DATAA
wr_data[35] => entry_1.DATAB
wr_data[35] => entry_0.DATAA
wr_data[36] => entry_1.DATAB
wr_data[36] => entry_0.DATAA
wr_data[37] => entry_1.DATAB
wr_data[37] => entry_0.DATAA
wr_data[38] => entry_1.DATAB
wr_data[38] => entry_0.DATAA
wr_data[39] => entry_1.DATAB
wr_data[39] => entry_0.DATAA
wr_data[40] => entry_1.DATAB
wr_data[40] => entry_0.DATAA
wr_data[41] => entry_1.DATAB
wr_data[41] => entry_0.DATAA
wr_data[42] => entry_1.DATAB
wr_data[42] => entry_0.DATAA
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[32] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[33] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[34] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[35] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[36] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[37] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[38] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[39] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[40] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[41] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[42] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|sysid_control_slave_arbitrator:the_sysid_control_slave
clk => d1_sysid_control_slave_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => sysid_control_slave_address.DATAIN
cpu_data_master_address_to_slave[3] => Equal0.IN23
cpu_data_master_address_to_slave[4] => Equal0.IN3
cpu_data_master_address_to_slave[5] => Equal0.IN22
cpu_data_master_address_to_slave[6] => Equal0.IN21
cpu_data_master_address_to_slave[7] => Equal0.IN20
cpu_data_master_address_to_slave[8] => Equal0.IN2
cpu_data_master_address_to_slave[9] => Equal0.IN19
cpu_data_master_address_to_slave[10] => Equal0.IN18
cpu_data_master_address_to_slave[11] => Equal0.IN1
cpu_data_master_address_to_slave[12] => Equal0.IN0
cpu_data_master_address_to_slave[13] => Equal0.IN17
cpu_data_master_address_to_slave[14] => Equal0.IN16
cpu_data_master_address_to_slave[15] => Equal0.IN15
cpu_data_master_address_to_slave[16] => Equal0.IN14
cpu_data_master_address_to_slave[17] => Equal0.IN13
cpu_data_master_address_to_slave[18] => Equal0.IN12
cpu_data_master_address_to_slave[19] => Equal0.IN11
cpu_data_master_address_to_slave[20] => Equal0.IN10
cpu_data_master_address_to_slave[21] => Equal0.IN9
cpu_data_master_address_to_slave[22] => Equal0.IN8
cpu_data_master_address_to_slave[23] => Equal0.IN7
cpu_data_master_address_to_slave[24] => Equal0.IN6
cpu_data_master_address_to_slave[25] => Equal0.IN5
cpu_data_master_address_to_slave[26] => Equal0.IN4
cpu_data_master_read => cpu_data_master_requests_sysid_control_slave.IN0
cpu_data_master_read => cpu_data_master_requests_sysid_control_slave.IN1
cpu_data_master_read => sysid_control_slave_in_a_read_cycle.IN1
cpu_data_master_write => cpu_data_master_requests_sysid_control_slave.IN1
reset_n => sysid_control_slave_reset_n.DATAIN
reset_n => d1_sysid_control_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sysid_control_slave_readdata[0] => sysid_control_slave_readdata_from_sa[0].DATAIN
sysid_control_slave_readdata[1] => sysid_control_slave_readdata_from_sa[1].DATAIN
sysid_control_slave_readdata[2] => sysid_control_slave_readdata_from_sa[2].DATAIN
sysid_control_slave_readdata[3] => sysid_control_slave_readdata_from_sa[3].DATAIN
sysid_control_slave_readdata[4] => sysid_control_slave_readdata_from_sa[4].DATAIN
sysid_control_slave_readdata[5] => sysid_control_slave_readdata_from_sa[5].DATAIN
sysid_control_slave_readdata[6] => sysid_control_slave_readdata_from_sa[6].DATAIN
sysid_control_slave_readdata[7] => sysid_control_slave_readdata_from_sa[7].DATAIN
sysid_control_slave_readdata[8] => sysid_control_slave_readdata_from_sa[8].DATAIN
sysid_control_slave_readdata[9] => sysid_control_slave_readdata_from_sa[9].DATAIN
sysid_control_slave_readdata[10] => sysid_control_slave_readdata_from_sa[10].DATAIN
sysid_control_slave_readdata[11] => sysid_control_slave_readdata_from_sa[11].DATAIN
sysid_control_slave_readdata[12] => sysid_control_slave_readdata_from_sa[12].DATAIN
sysid_control_slave_readdata[13] => sysid_control_slave_readdata_from_sa[13].DATAIN
sysid_control_slave_readdata[14] => sysid_control_slave_readdata_from_sa[14].DATAIN
sysid_control_slave_readdata[15] => sysid_control_slave_readdata_from_sa[15].DATAIN
sysid_control_slave_readdata[16] => sysid_control_slave_readdata_from_sa[16].DATAIN
sysid_control_slave_readdata[17] => sysid_control_slave_readdata_from_sa[17].DATAIN
sysid_control_slave_readdata[18] => sysid_control_slave_readdata_from_sa[18].DATAIN
sysid_control_slave_readdata[19] => sysid_control_slave_readdata_from_sa[19].DATAIN
sysid_control_slave_readdata[20] => sysid_control_slave_readdata_from_sa[20].DATAIN
sysid_control_slave_readdata[21] => sysid_control_slave_readdata_from_sa[21].DATAIN
sysid_control_slave_readdata[22] => sysid_control_slave_readdata_from_sa[22].DATAIN
sysid_control_slave_readdata[23] => sysid_control_slave_readdata_from_sa[23].DATAIN
sysid_control_slave_readdata[24] => sysid_control_slave_readdata_from_sa[24].DATAIN
sysid_control_slave_readdata[25] => sysid_control_slave_readdata_from_sa[25].DATAIN
sysid_control_slave_readdata[26] => sysid_control_slave_readdata_from_sa[26].DATAIN
sysid_control_slave_readdata[27] => sysid_control_slave_readdata_from_sa[27].DATAIN
sysid_control_slave_readdata[28] => sysid_control_slave_readdata_from_sa[28].DATAIN
sysid_control_slave_readdata[29] => sysid_control_slave_readdata_from_sa[29].DATAIN
sysid_control_slave_readdata[30] => sysid_control_slave_readdata_from_sa[30].DATAIN
sysid_control_slave_readdata[31] => sysid_control_slave_readdata_from_sa[31].DATAIN
cpu_data_master_granted_sysid_control_slave <= cpu_data_master_requests_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_sysid_control_slave <= cpu_data_master_requests_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_sysid_control_slave <= <GND>
cpu_data_master_requests_sysid_control_slave <= cpu_data_master_requests_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_sysid_control_slave_end_xfer <= d1_sysid_control_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_address <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[0] <= sysid_control_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[1] <= sysid_control_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[2] <= sysid_control_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[3] <= sysid_control_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[4] <= sysid_control_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[5] <= sysid_control_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[6] <= sysid_control_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[7] <= sysid_control_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[8] <= sysid_control_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[9] <= sysid_control_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[10] <= sysid_control_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[11] <= sysid_control_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[12] <= sysid_control_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[13] <= sysid_control_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[14] <= sysid_control_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[15] <= sysid_control_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[16] <= sysid_control_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[17] <= sysid_control_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[18] <= sysid_control_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[19] <= sysid_control_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[20] <= sysid_control_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[21] <= sysid_control_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[22] <= sysid_control_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[23] <= sysid_control_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[24] <= sysid_control_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[25] <= sysid_control_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[26] <= sysid_control_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[27] <= sysid_control_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[28] <= sysid_control_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[29] <= sysid_control_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[30] <= sysid_control_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[31] <= sysid_control_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|NIOSTOP:NIOSTOP_inst|sysid:the_sysid
address => readdata[30].DATAIN
address => readdata[28].DATAIN
address => readdata[25].DATAIN
address => readdata[22].DATAIN
address => readdata[18].DATAIN
address => readdata[17].DATAIN
address => readdata[16].DATAIN
address => readdata[10].DATAIN
address => readdata[9].DATAIN
address => readdata[8].DATAIN
address => readdata[7].DATAIN
address => readdata[6].DATAIN
address => readdata[4].DATAIN
address => readdata[3].DATAIN
address => readdata[2].DATAIN
address => readdata[1].DATAIN
clock => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
readdata[0] <= <GND>
readdata[1] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= <GND>
readdata[6] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= <GND>
readdata[30] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= <GND>


|Test_top|NIOSTOP:NIOSTOP_inst|NIOSTOP_reset_clk_domain_synch_module:NIOSTOP_reset_clk_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|dispctrl:dispctrl
rstn => disprow[0].ACLR
rstn => disprow[1].ACLR
rstn => disprow[2].ACLR
rstn => disprow[3].ACLR
rstn => disprow[4].ACLR
rstn => disprow[5].ACLR
rstn => disprow[6].ACLR
rstn => disprow[7].ACLR
rstn => dispcol[0].ACLR
rstn => dispcol[1].ACLR
rstn => dispcol[2].ACLR
rstn => dispcol[3].ACLR
rstn => dispcol[4].ACLR
rstn => dispcol[5].ACLR
rstn => dispcol[6].ACLR
rstn => dispcol[7].ACLR
rstn => dispcol[8].ACLR
rstn => dispdat[0]~reg0.ACLR
rstn => dispdat[1]~reg0.ACLR
rstn => dispdat[2]~reg0.ACLR
rstn => dispdat[3]~reg0.ACLR
rstn => dispdat[4]~reg0.ACLR
rstn => dispdat[5]~reg0.ACLR
rstn => dispdat[6]~reg0.ACLR
rstn => dispdat[7]~reg0.ACLR
rstn => dispdat[8]~reg0.ACLR
rstn => dispdat[9]~reg0.ACLR
rstn => dispdat[10]~reg0.ACLR
rstn => dispdat[11]~reg0.ACLR
rstn => dispdat[12]~reg0.ACLR
rstn => dispdat[13]~reg0.ACLR
rstn => dispdat[14]~reg0.ACLR
rstn => dispdat[15]~reg0.ACLR
rstn => displast~reg0.ACLR
rstn => disprdy~reg0.ACLR
rstn => dispinit0.ACLR
rstn => dispinit~reg0.ACLR
rstn => adcrsel.ACLR
rstn => adcdly[0].ACLR
rstn => adcdly[1].ACLR
rstn => adcdly[2].ACLR
rstn => adcdly[3].ACLR
rstn => adcdly[4].ACLR
rstn => adcdly[5].ACLR
rstn => adcdly[6].ACLR
rstn => adcdly[7].ACLR
rstn => adcdisprq~reg0.ACLR
rstn => extfrmi.ACLR
rstn => extfrmi2.ACLR
rstn => extfrmi1.ACLR
rstn => extfrmi0.ACLR
rstn => tmpdata[0].ACLR
rstn => tmpdata[1].ACLR
rstn => tmpdata[2].ACLR
rstn => tmpdata[3].ACLR
rstn => tmpdata[4].ACLR
rstn => tmpdata[5].ACLR
rstn => tmpdata[6].ACLR
rstn => tmpdata[7].ACLR
rstn => tmpdata[8].ACLR
rstn => tmpdata[9].ACLR
rstn => tmpdata[10].ACLR
rstn => tmpdata[11].ACLR
rstn => tmpdata[12].ACLR
rstn => tmpdata[13].ACLR
rstn => tmpdata[14].ACLR
rstn => tmpdata[15].ACLR
rstn => dispfrmi.ACLR
rstn => time40ms.ACLR
rstn => tmscnt[0].ACLR
rstn => tmscnt[1].ACLR
rstn => tmscnt[2].ACLR
rstn => tmscnt[3].ACLR
rstn => tmscnt[4].ACLR
rstn => tmscnt[5].ACLR
rstn => time1ms.ACLR
rstn => timecnt[0].ACLR
rstn => timecnt[1].ACLR
rstn => timecnt[2].ACLR
rstn => timecnt[3].ACLR
rstn => timecnt[4].ACLR
rstn => timecnt[5].ACLR
rstn => timecnt[6].ACLR
rstn => timecnt[7].ACLR
rstn => timecnt[8].ACLR
rstn => timecnt[9].ACLR
rstn => timecnt[10].ACLR
rstn => timecnt[11].ACLR
rstn => timecnt[12].ACLR
rstn => timecnt[13].ACLR
rstn => timecnt[14].ACLR
rstn => timecnt[15].ACLR
rstn => timecnt[16].ACLR
clk => dispfrmi.CLK
clk => time40ms.CLK
clk => tmscnt[0].CLK
clk => tmscnt[1].CLK
clk => tmscnt[2].CLK
clk => tmscnt[3].CLK
clk => tmscnt[4].CLK
clk => tmscnt[5].CLK
clk => time1ms.CLK
clk => timecnt[0].CLK
clk => timecnt[1].CLK
clk => timecnt[2].CLK
clk => timecnt[3].CLK
clk => timecnt[4].CLK
clk => timecnt[5].CLK
clk => timecnt[6].CLK
clk => timecnt[7].CLK
clk => timecnt[8].CLK
clk => timecnt[9].CLK
clk => timecnt[10].CLK
clk => timecnt[11].CLK
clk => timecnt[12].CLK
clk => timecnt[13].CLK
clk => timecnt[14].CLK
clk => timecnt[15].CLK
clk => timecnt[16].CLK
clk => tmpdata[0].CLK
clk => tmpdata[1].CLK
clk => tmpdata[2].CLK
clk => tmpdata[3].CLK
clk => tmpdata[4].CLK
clk => tmpdata[5].CLK
clk => tmpdata[6].CLK
clk => tmpdata[7].CLK
clk => tmpdata[8].CLK
clk => tmpdata[9].CLK
clk => tmpdata[10].CLK
clk => tmpdata[11].CLK
clk => tmpdata[12].CLK
clk => tmpdata[13].CLK
clk => tmpdata[14].CLK
clk => tmpdata[15].CLK
clk => adcrsel.CLK
clk => adcdly[0].CLK
clk => adcdly[1].CLK
clk => adcdly[2].CLK
clk => adcdly[3].CLK
clk => adcdly[4].CLK
clk => adcdly[5].CLK
clk => adcdly[6].CLK
clk => adcdly[7].CLK
clk => adcdisprq~reg0.CLK
clk => disprow[0].CLK
clk => disprow[1].CLK
clk => disprow[2].CLK
clk => disprow[3].CLK
clk => disprow[4].CLK
clk => disprow[5].CLK
clk => disprow[6].CLK
clk => disprow[7].CLK
clk => dispcol[0].CLK
clk => dispcol[1].CLK
clk => dispcol[2].CLK
clk => dispcol[3].CLK
clk => dispcol[4].CLK
clk => dispcol[5].CLK
clk => dispcol[6].CLK
clk => dispcol[7].CLK
clk => dispcol[8].CLK
clk => dispdat[0]~reg0.CLK
clk => dispdat[1]~reg0.CLK
clk => dispdat[2]~reg0.CLK
clk => dispdat[3]~reg0.CLK
clk => dispdat[4]~reg0.CLK
clk => dispdat[5]~reg0.CLK
clk => dispdat[6]~reg0.CLK
clk => dispdat[7]~reg0.CLK
clk => dispdat[8]~reg0.CLK
clk => dispdat[9]~reg0.CLK
clk => dispdat[10]~reg0.CLK
clk => dispdat[11]~reg0.CLK
clk => dispdat[12]~reg0.CLK
clk => dispdat[13]~reg0.CLK
clk => dispdat[14]~reg0.CLK
clk => dispdat[15]~reg0.CLK
clk => displast~reg0.CLK
clk => disprdy~reg0.CLK
clk => dispinit0.CLK
clk => dispinit~reg0.CLK
clk => extfrmi.CLK
clk => extfrmi2.CLK
clk => extfrmi1.CLK
clk => extfrmi0.CLK
dispdrq => dispcol.OUTPUTSELECT
dispdrq => dispcol.OUTPUTSELECT
dispdrq => dispcol.OUTPUTSELECT
dispdrq => dispcol.OUTPUTSELECT
dispdrq => dispcol.OUTPUTSELECT
dispdrq => dispcol.OUTPUTSELECT
dispdrq => dispcol.OUTPUTSELECT
dispdrq => dispcol.OUTPUTSELECT
dispdrq => dispcol.OUTPUTSELECT
dispdrq => disprow.OUTPUTSELECT
dispdrq => disprow.OUTPUTSELECT
dispdrq => disprow.OUTPUTSELECT
dispdrq => disprow.OUTPUTSELECT
dispdrq => disprow.OUTPUTSELECT
dispdrq => disprow.OUTPUTSELECT
dispdrq => disprow.OUTPUTSELECT
dispdrq => disprow.OUTPUTSELECT
dispdrq => vfiforrq.DATAIN
disptype[0] => Equal0.IN3
disptype[0] => Equal1.IN1
disptype[1] => Equal0.IN2
disptype[1] => Equal1.IN0
dispext => dispinit0.OUTPUTSELECT
dispexti => always1.IN1
dispexti => extfrmi0.DATAIN
vfifordo[0] => dispdat.DATAB
vfifordo[1] => dispdat.DATAB
vfifordo[2] => dispdat.DATAB
vfifordo[3] => dispdat.DATAB
vfifordo[4] => dispdat.DATAB
vfifordo[5] => dispdat.DATAB
vfifordo[6] => dispdat.DATAB
vfifordo[7] => dispdat.DATAB
vfifordo[8] => dispdat.DATAB
vfifordo[9] => dispdat.DATAB
vfifordo[10] => dispdat.DATAB
vfifordo[11] => dispdat.DATAB
vfifordo[12] => dispdat.DATAB
vfifordo[13] => dispdat.DATAB
vfifordo[14] => dispdat.DATAB
vfifordo[15] => dispdat.DATAB
vfiforemp => disprdy.DATAB
vfiforuse[0] => ~NO_FANOUT~
vfiforuse[1] => ~NO_FANOUT~
vfiforuse[2] => ~NO_FANOUT~
vfiforuse[3] => ~NO_FANOUT~
vfiforuse[4] => ~NO_FANOUT~
vfiforuse[5] => ~NO_FANOUT~
vfiforuse[6] => ~NO_FANOUT~
vfiforuse[7] => ~NO_FANOUT~
vfiforuse[8] => ~NO_FANOUT~
vfiforuse[9] => ~NO_FANOUT~
vfiforuse[10] => ~NO_FANOUT~
adcdispdi[0] => ~NO_FANOUT~
adcdispdi[1] => ~NO_FANOUT~
adcdispdi[2] => ~NO_FANOUT~
adcdispdi[3] => ~NO_FANOUT~
adcdispdi[4] => ~NO_FANOUT~
adcdispdi[5] => ~NO_FANOUT~
adcdispdi[6] => ~NO_FANOUT~
adcdispdi[7] => ~NO_FANOUT~
adcdispwsel => adcrsel.DATAIN
dispinit <= dispinit~reg0.DB_MAX_OUTPUT_PORT_TYPE
dispdat[0] <= dispdat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dispdat[1] <= dispdat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dispdat[2] <= dispdat[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dispdat[3] <= dispdat[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dispdat[4] <= dispdat[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dispdat[5] <= dispdat[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dispdat[6] <= dispdat[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dispdat[7] <= dispdat[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dispdat[8] <= dispdat[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dispdat[9] <= dispdat[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dispdat[10] <= dispdat[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dispdat[11] <= dispdat[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dispdat[12] <= dispdat[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dispdat[13] <= dispdat[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dispdat[14] <= dispdat[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dispdat[15] <= dispdat[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disprdy <= disprdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
displast <= displast~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfiforrq <= dispdrq.DB_MAX_OUTPUT_PORT_TYPE
adcdisprq <= adcdisprq~reg0.DB_MAX_OUTPUT_PORT_TYPE
adcdispra[0] <= dispcol[0].DB_MAX_OUTPUT_PORT_TYPE
adcdispra[1] <= dispcol[1].DB_MAX_OUTPUT_PORT_TYPE
adcdispra[2] <= dispcol[2].DB_MAX_OUTPUT_PORT_TYPE
adcdispra[3] <= dispcol[3].DB_MAX_OUTPUT_PORT_TYPE
adcdispra[4] <= dispcol[4].DB_MAX_OUTPUT_PORT_TYPE
adcdispra[5] <= dispcol[5].DB_MAX_OUTPUT_PORT_TYPE
adcdispra[6] <= dispcol[6].DB_MAX_OUTPUT_PORT_TYPE
adcdispra[7] <= dispcol[7].DB_MAX_OUTPUT_PORT_TYPE
adcdispra[8] <= dispcol[8].DB_MAX_OUTPUT_PORT_TYPE
adcdispra[9] <= adcrsel.DB_MAX_OUTPUT_PORT_TYPE
test <= <GND>


|Test_top|LED_SW:LED_SW
rstn => sw4_on.ACLR
rstn => sw3_on.ACLR
rstn => sw2_on.ACLR
rstn => sw1_on.ACLR
rstn => rspcnt4[0].ACLR
rstn => rspcnt4[1].ACLR
rstn => rspcnt4[2].ACLR
rstn => rspcnt4[3].ACLR
rstn => rspcnt4[4].ACLR
rstn => rspcnt4[5].ACLR
rstn => rspcnt4[6].ACLR
rstn => rspcnt4[7].ACLR
rstn => rspcnt4[8].ACLR
rstn => rspcnt4[9].ACLR
rstn => rspcnt4[10].ACLR
rstn => rspcnt4[11].ACLR
rstn => rspcnt4[12].ACLR
rstn => rspcnt4[13].ACLR
rstn => rspcnt4[14].ACLR
rstn => rspcnt4[15].ACLR
rstn => rspcnt4[16].ACLR
rstn => rspcnt4[17].ACLR
rstn => rspcnt3[0].ACLR
rstn => rspcnt3[1].ACLR
rstn => rspcnt3[2].ACLR
rstn => rspcnt3[3].ACLR
rstn => rspcnt3[4].ACLR
rstn => rspcnt3[5].ACLR
rstn => rspcnt3[6].ACLR
rstn => rspcnt3[7].ACLR
rstn => rspcnt3[8].ACLR
rstn => rspcnt3[9].ACLR
rstn => rspcnt3[10].ACLR
rstn => rspcnt3[11].ACLR
rstn => rspcnt3[12].ACLR
rstn => rspcnt3[13].ACLR
rstn => rspcnt3[14].ACLR
rstn => rspcnt3[15].ACLR
rstn => rspcnt3[16].ACLR
rstn => rspcnt3[17].ACLR
rstn => rspcnt2[0].ACLR
rstn => rspcnt2[1].ACLR
rstn => rspcnt2[2].ACLR
rstn => rspcnt2[3].ACLR
rstn => rspcnt2[4].ACLR
rstn => rspcnt2[5].ACLR
rstn => rspcnt2[6].ACLR
rstn => rspcnt2[7].ACLR
rstn => rspcnt2[8].ACLR
rstn => rspcnt2[9].ACLR
rstn => rspcnt2[10].ACLR
rstn => rspcnt2[11].ACLR
rstn => rspcnt2[12].ACLR
rstn => rspcnt2[13].ACLR
rstn => rspcnt2[14].ACLR
rstn => rspcnt2[15].ACLR
rstn => rspcnt2[16].ACLR
rstn => rspcnt2[17].ACLR
rstn => rspcnt1[0].ACLR
rstn => rspcnt1[1].ACLR
rstn => rspcnt1[2].ACLR
rstn => rspcnt1[3].ACLR
rstn => rspcnt1[4].ACLR
rstn => rspcnt1[5].ACLR
rstn => rspcnt1[6].ACLR
rstn => rspcnt1[7].ACLR
rstn => rspcnt1[8].ACLR
rstn => rspcnt1[9].ACLR
rstn => rspcnt1[10].ACLR
rstn => rspcnt1[11].ACLR
rstn => rspcnt1[12].ACLR
rstn => rspcnt1[13].ACLR
rstn => rspcnt1[14].ACLR
rstn => rspcnt1[15].ACLR
rstn => rspcnt1[16].ACLR
rstn => rspcnt1[17].ACLR
rstn => sw4rsp0.ACLR
rstn => sw3rsp0.ACLR
rstn => sw2rsp0.ACLR
rstn => sw1rsp0.ACLR
rstn => sw4rsp.PRESET
rstn => sw3rsp.PRESET
rstn => sw2rsp.PRESET
rstn => sw1rsp.PRESET
rstn => extio_en~reg0.ACLR
rstn => aud_en~reg0.ACLR
rstn => adda_en~reg0.ACLR
rstn => seg7_adda[0]~reg0.ACLR
rstn => seg7_adda[1]~reg0.ACLR
rstn => seg7_adda[2]~reg0.ACLR
rstn => seg7_adda[3]~reg0.ACLR
rstn => seg7_adda[4]~reg0.ACLR
rstn => seg7_adda[5]~reg0.ACLR
rstn => seg7_adda[6]~reg0.ACLR
rstn => seg7_adda[7]~reg0.ACLR
rstn => seg7_adda[8]~reg0.ACLR
rstn => seg7_adda[9]~reg0.ACLR
rstn => seg7_adda[10]~reg0.ACLR
rstn => seg7_adda[11]~reg0.ACLR
rstn => seg7_adda[12]~reg0.ACLR
rstn => seg7_adda[13]~reg0.ACLR
rstn => seg7_adda[14]~reg0.ACLR
rstn => seg7_adda[15]~reg0.ACLR
rstn => led_04~reg0.ACLR
rstn => led_03~reg0.ACLR
rstn => led_02~reg0.ACLR
rstn => led_01~reg0.ACLR
rstn => seg7_type[0]~reg0.ACLR
rstn => seg7_type[1]~reg0.ACLR
rstn => seg7_type[2]~reg0.ACLR
rstn => seg7_type[3]~reg0.ACLR
rstn => seg7_dusbsd[0]~reg0.ACLR
rstn => seg7_dusbsd[1]~reg0.ACLR
rstn => seg7_dusbsd[2]~reg0.ACLR
rstn => seg7_dusbsd[3]~reg0.ACLR
rstn => seg7_dusbsd[4]~reg0.ACLR
rstn => seg7_dusbsd[5]~reg0.ACLR
rstn => seg7_dusbsd[6]~reg0.ACLR
rstn => seg7_dusbsd[7]~reg0.ACLR
rstn => seg7_dusbsd[8]~reg0.ACLR
rstn => seg7_dusbsd[9]~reg0.ACLR
rstn => seg7_dusbsd[10]~reg0.ACLR
rstn => seg7_dusbsd[11]~reg0.ACLR
rstn => seg7_dusbsd[12]~reg0.ACLR
rstn => seg7_dusbsd[13]~reg0.ACLR
rstn => seg7_dusbsd[14]~reg0.ACLR
rstn => seg7_dusbsd[15]~reg0.ACLR
rstn => dispext~reg0.ACLR
rstn => disptype[0]~reg0.ACLR
rstn => disptype[1]~reg0.ACLR
rstn => vga_en~reg0.ACLR
rstn => usbsd_sel~reg0.ACLR
rstn => usbsd_en~reg0.ACLR
rstn => net_en~reg0.ACLR
rstn => ir_led.ACLR
rstn => btn_ok.ACLR
rstn => btn6.ACLR
rstn => btn3.ACLR
rstn => btn2.ACLR
rstn => brspcnt6[0].ACLR
rstn => brspcnt6[1].ACLR
rstn => brspcnt6[2].ACLR
rstn => brspcnt6[3].ACLR
rstn => brspcnt6[4].ACLR
rstn => brspcnt6[5].ACLR
rstn => brspcnt6[6].ACLR
rstn => brspcnt6[7].ACLR
rstn => brspcnt6[8].ACLR
rstn => brspcnt6[9].ACLR
rstn => brspcnt6[10].ACLR
rstn => brspcnt6[11].ACLR
rstn => brspcnt6[12].ACLR
rstn => brspcnt6[13].ACLR
rstn => brspcnt6[14].ACLR
rstn => brspcnt6[15].ACLR
rstn => brspcnt3[0].ACLR
rstn => brspcnt3[1].ACLR
rstn => brspcnt3[2].ACLR
rstn => brspcnt3[3].ACLR
rstn => brspcnt3[4].ACLR
rstn => brspcnt3[5].ACLR
rstn => brspcnt3[6].ACLR
rstn => brspcnt3[7].ACLR
rstn => brspcnt3[8].ACLR
rstn => brspcnt3[9].ACLR
rstn => brspcnt3[10].ACLR
rstn => brspcnt3[11].ACLR
rstn => brspcnt3[12].ACLR
rstn => brspcnt3[13].ACLR
rstn => brspcnt3[14].ACLR
rstn => brspcnt3[15].ACLR
rstn => brspcnt2[0].ACLR
rstn => brspcnt2[1].ACLR
rstn => brspcnt2[2].ACLR
rstn => brspcnt2[3].ACLR
rstn => brspcnt2[4].ACLR
rstn => brspcnt2[5].ACLR
rstn => brspcnt2[6].ACLR
rstn => brspcnt2[7].ACLR
rstn => brspcnt2[8].ACLR
rstn => brspcnt2[9].ACLR
rstn => brspcnt2[10].ACLR
rstn => brspcnt2[11].ACLR
rstn => brspcnt2[12].ACLR
rstn => brspcnt2[13].ACLR
rstn => brspcnt2[14].ACLR
rstn => brspcnt2[15].ACLR
rstn => btn6rsp0.ACLR
rstn => btn3rsp0.ACLR
rstn => btn2rsp0.ACLR
rstn => btn6rsp.ACLR
rstn => btn3rsp.ACLR
rstn => btn2rsp.ACLR
rstn => timecnt[0].ACLR
rstn => timecnt[1].ACLR
rstn => timecnt[2].ACLR
rstn => timecnt[3].ACLR
rstn => timecnt[4].ACLR
rstn => timecnt[5].ACLR
rstn => timecnt[6].ACLR
rstn => timecnt[7].ACLR
rstn => timecnt[8].ACLR
rstn => timecnt[9].ACLR
rstn => timecnt[10].ACLR
rstn => timecnt[11].ACLR
rstn => timecnt[12].ACLR
rstn => timecnt[13].ACLR
rstn => timecnt[14].ACLR
rstn => timecnt[15].ACLR
rstn => timecnt[16].ACLR
rstn => timecnt[17].ACLR
rstn => timecnt[18].ACLR
rstn => timecnt[19].ACLR
rstn => timecnt[20].ACLR
rstn => timecnt[21].ACLR
rstn => timecnt[22].ACLR
rstn => timecnt[23].ACLR
rstn => timecnt[24].ACLR
rstn => timecnt[25].ACLR
rstn => ledtmp4.ACLR
rstn => ledtmp3.ACLR
rstn => ledtmp2.ACLR
rstn => ledtmp1.ACLR
clk30M => extio_en~reg0.CLK
clk30M => aud_en~reg0.CLK
clk30M => adda_en~reg0.CLK
clk30M => seg7_adda[0]~reg0.CLK
clk30M => seg7_adda[1]~reg0.CLK
clk30M => seg7_adda[2]~reg0.CLK
clk30M => seg7_adda[3]~reg0.CLK
clk30M => seg7_adda[4]~reg0.CLK
clk30M => seg7_adda[5]~reg0.CLK
clk30M => seg7_adda[6]~reg0.CLK
clk30M => seg7_adda[7]~reg0.CLK
clk30M => seg7_adda[8]~reg0.CLK
clk30M => seg7_adda[9]~reg0.CLK
clk30M => seg7_adda[10]~reg0.CLK
clk30M => seg7_adda[11]~reg0.CLK
clk30M => seg7_adda[12]~reg0.CLK
clk30M => seg7_adda[13]~reg0.CLK
clk30M => seg7_adda[14]~reg0.CLK
clk30M => seg7_adda[15]~reg0.CLK
clk30M => timecnt[0].CLK
clk30M => timecnt[1].CLK
clk30M => timecnt[2].CLK
clk30M => timecnt[3].CLK
clk30M => timecnt[4].CLK
clk30M => timecnt[5].CLK
clk30M => timecnt[6].CLK
clk30M => timecnt[7].CLK
clk30M => timecnt[8].CLK
clk30M => timecnt[9].CLK
clk30M => timecnt[10].CLK
clk30M => timecnt[11].CLK
clk30M => timecnt[12].CLK
clk30M => timecnt[13].CLK
clk30M => timecnt[14].CLK
clk30M => timecnt[15].CLK
clk30M => timecnt[16].CLK
clk30M => timecnt[17].CLK
clk30M => timecnt[18].CLK
clk30M => timecnt[19].CLK
clk30M => timecnt[20].CLK
clk30M => timecnt[21].CLK
clk30M => timecnt[22].CLK
clk30M => timecnt[23].CLK
clk30M => timecnt[24].CLK
clk30M => timecnt[25].CLK
clk30M => ledtmp4.CLK
clk30M => ledtmp3.CLK
clk30M => ledtmp2.CLK
clk30M => ledtmp1.CLK
clk30M => btn_ok.CLK
clk30M => btn6.CLK
clk30M => btn3.CLK
clk30M => btn2.CLK
clk30M => brspcnt6[0].CLK
clk30M => brspcnt6[1].CLK
clk30M => brspcnt6[2].CLK
clk30M => brspcnt6[3].CLK
clk30M => brspcnt6[4].CLK
clk30M => brspcnt6[5].CLK
clk30M => brspcnt6[6].CLK
clk30M => brspcnt6[7].CLK
clk30M => brspcnt6[8].CLK
clk30M => brspcnt6[9].CLK
clk30M => brspcnt6[10].CLK
clk30M => brspcnt6[11].CLK
clk30M => brspcnt6[12].CLK
clk30M => brspcnt6[13].CLK
clk30M => brspcnt6[14].CLK
clk30M => brspcnt6[15].CLK
clk30M => brspcnt3[0].CLK
clk30M => brspcnt3[1].CLK
clk30M => brspcnt3[2].CLK
clk30M => brspcnt3[3].CLK
clk30M => brspcnt3[4].CLK
clk30M => brspcnt3[5].CLK
clk30M => brspcnt3[6].CLK
clk30M => brspcnt3[7].CLK
clk30M => brspcnt3[8].CLK
clk30M => brspcnt3[9].CLK
clk30M => brspcnt3[10].CLK
clk30M => brspcnt3[11].CLK
clk30M => brspcnt3[12].CLK
clk30M => brspcnt3[13].CLK
clk30M => brspcnt3[14].CLK
clk30M => brspcnt3[15].CLK
clk30M => brspcnt2[0].CLK
clk30M => brspcnt2[1].CLK
clk30M => brspcnt2[2].CLK
clk30M => brspcnt2[3].CLK
clk30M => brspcnt2[4].CLK
clk30M => brspcnt2[5].CLK
clk30M => brspcnt2[6].CLK
clk30M => brspcnt2[7].CLK
clk30M => brspcnt2[8].CLK
clk30M => brspcnt2[9].CLK
clk30M => brspcnt2[10].CLK
clk30M => brspcnt2[11].CLK
clk30M => brspcnt2[12].CLK
clk30M => brspcnt2[13].CLK
clk30M => brspcnt2[14].CLK
clk30M => brspcnt2[15].CLK
clk30M => btn6rsp0.CLK
clk30M => btn3rsp0.CLK
clk30M => btn2rsp0.CLK
clk30M => btn6rsp.CLK
clk30M => btn3rsp.CLK
clk30M => btn2rsp.CLK
clk30M => sw4_on.CLK
clk30M => sw3_on.CLK
clk30M => sw2_on.CLK
clk30M => sw1_on.CLK
clk30M => rspcnt4[0].CLK
clk30M => rspcnt4[1].CLK
clk30M => rspcnt4[2].CLK
clk30M => rspcnt4[3].CLK
clk30M => rspcnt4[4].CLK
clk30M => rspcnt4[5].CLK
clk30M => rspcnt4[6].CLK
clk30M => rspcnt4[7].CLK
clk30M => rspcnt4[8].CLK
clk30M => rspcnt4[9].CLK
clk30M => rspcnt4[10].CLK
clk30M => rspcnt4[11].CLK
clk30M => rspcnt4[12].CLK
clk30M => rspcnt4[13].CLK
clk30M => rspcnt4[14].CLK
clk30M => rspcnt4[15].CLK
clk30M => rspcnt4[16].CLK
clk30M => rspcnt4[17].CLK
clk30M => rspcnt3[0].CLK
clk30M => rspcnt3[1].CLK
clk30M => rspcnt3[2].CLK
clk30M => rspcnt3[3].CLK
clk30M => rspcnt3[4].CLK
clk30M => rspcnt3[5].CLK
clk30M => rspcnt3[6].CLK
clk30M => rspcnt3[7].CLK
clk30M => rspcnt3[8].CLK
clk30M => rspcnt3[9].CLK
clk30M => rspcnt3[10].CLK
clk30M => rspcnt3[11].CLK
clk30M => rspcnt3[12].CLK
clk30M => rspcnt3[13].CLK
clk30M => rspcnt3[14].CLK
clk30M => rspcnt3[15].CLK
clk30M => rspcnt3[16].CLK
clk30M => rspcnt3[17].CLK
clk30M => rspcnt2[0].CLK
clk30M => rspcnt2[1].CLK
clk30M => rspcnt2[2].CLK
clk30M => rspcnt2[3].CLK
clk30M => rspcnt2[4].CLK
clk30M => rspcnt2[5].CLK
clk30M => rspcnt2[6].CLK
clk30M => rspcnt2[7].CLK
clk30M => rspcnt2[8].CLK
clk30M => rspcnt2[9].CLK
clk30M => rspcnt2[10].CLK
clk30M => rspcnt2[11].CLK
clk30M => rspcnt2[12].CLK
clk30M => rspcnt2[13].CLK
clk30M => rspcnt2[14].CLK
clk30M => rspcnt2[15].CLK
clk30M => rspcnt2[16].CLK
clk30M => rspcnt2[17].CLK
clk30M => rspcnt1[0].CLK
clk30M => rspcnt1[1].CLK
clk30M => rspcnt1[2].CLK
clk30M => rspcnt1[3].CLK
clk30M => rspcnt1[4].CLK
clk30M => rspcnt1[5].CLK
clk30M => rspcnt1[6].CLK
clk30M => rspcnt1[7].CLK
clk30M => rspcnt1[8].CLK
clk30M => rspcnt1[9].CLK
clk30M => rspcnt1[10].CLK
clk30M => rspcnt1[11].CLK
clk30M => rspcnt1[12].CLK
clk30M => rspcnt1[13].CLK
clk30M => rspcnt1[14].CLK
clk30M => rspcnt1[15].CLK
clk30M => rspcnt1[16].CLK
clk30M => rspcnt1[17].CLK
clk30M => sw4rsp0.CLK
clk30M => sw3rsp0.CLK
clk30M => sw2rsp0.CLK
clk30M => sw1rsp0.CLK
clk30M => sw4rsp.CLK
clk30M => sw3rsp.CLK
clk30M => sw2rsp.CLK
clk30M => sw1rsp.CLK
clk30M => seg7_type[0]~reg0.CLK
clk30M => seg7_type[1]~reg0.CLK
clk30M => seg7_type[2]~reg0.CLK
clk30M => seg7_type[3]~reg0.CLK
clk30M => led_04~reg0.CLK
clk30M => led_03~reg0.CLK
clk30M => led_02~reg0.CLK
clk30M => led_01~reg0.CLK
clk100M => seg7_dusbsd[0]~reg0.CLK
clk100M => seg7_dusbsd[1]~reg0.CLK
clk100M => seg7_dusbsd[2]~reg0.CLK
clk100M => seg7_dusbsd[3]~reg0.CLK
clk100M => seg7_dusbsd[4]~reg0.CLK
clk100M => seg7_dusbsd[5]~reg0.CLK
clk100M => seg7_dusbsd[6]~reg0.CLK
clk100M => seg7_dusbsd[7]~reg0.CLK
clk100M => seg7_dusbsd[8]~reg0.CLK
clk100M => seg7_dusbsd[9]~reg0.CLK
clk100M => seg7_dusbsd[10]~reg0.CLK
clk100M => seg7_dusbsd[11]~reg0.CLK
clk100M => seg7_dusbsd[12]~reg0.CLK
clk100M => seg7_dusbsd[13]~reg0.CLK
clk100M => seg7_dusbsd[14]~reg0.CLK
clk100M => seg7_dusbsd[15]~reg0.CLK
clk100M => usbsd_sel~reg0.CLK
clk100M => usbsd_en~reg0.CLK
clk100M => net_en~reg0.CLK
clk100M => dispext~reg0.CLK
clk100M => disptype[0]~reg0.CLK
clk100M => disptype[1]~reg0.CLK
clk100M => ir_led.CLK
clk100M => vga_en~reg0.CLK
sw_1 => always7.IN1
sw_1 => sw1rsp0.DATAIN
sw_2 => always7.IN1
sw_2 => sw2rsp0.DATAIN
sw_3 => always7.IN1
sw_3 => sw3rsp0.DATAIN
sw_4 => always7.IN1
sw_4 => sw4rsp0.DATAIN
btn_rgt => always8.IN1
btn_rgt => btn2rsp0.DATAIN
btn_lft => always8.IN1
btn_lft => btn3rsp0.DATAIN
btn_ent => always8.IN1
btn_ent => btn6rsp0.DATAIN
ir_vld => ir_led.ENA
net_testdo => Mux0.IN12
usbsd_rdo[0] => seg7_dusbsd.DATAB
usbsd_rdo[1] => seg7_dusbsd.DATAB
usbsd_rdo[1] => seg7_dusbsd.DATAB
usbsd_rdo[2] => seg7_dusbsd.DATAB
usbsd_rdo[2] => seg7_dusbsd.DATAB
usbsd_rdo[3] => seg7_dusbsd.DATAB
usbsd_rdo[3] => seg7_dusbsd.DATAB
usbsd_rdo[4] => seg7_dusbsd.DATAB
usbsd_rdo[5] => seg7_dusbsd.DATAB
usbsd_rdo[5] => seg7_dusbsd.DATAB
usbsd_rdo[6] => seg7_dusbsd.DATAB
usbsd_rdo[6] => seg7_dusbsd.DATAB
usbsd_rdo[7] => seg7_dusbsd.DATAB
usbsd_rdo[7] => seg7_dusbsd.DATAB
usbsd_rdo[8] => seg7_dusbsd.DATAB
usbsd_rdo[9] => seg7_dusbsd.DATAB
usbsd_rdo[9] => seg7_dusbsd.DATAB
usbsd_rdo[10] => seg7_dusbsd.DATAB
usbsd_rdo[10] => seg7_dusbsd.DATAB
usbsd_rdo[11] => seg7_dusbsd.DATAB
usbsd_rdo[11] => seg7_dusbsd.DATAB
usbsd_rdo[12] => seg7_dusbsd.DATAB
usbsd_rdo[13] => seg7_dusbsd.DATAB
usbsd_rdo[13] => seg7_dusbsd.DATAB
usbsd_rdo[14] => seg7_dusbsd.DATAB
usbsd_rdo[14] => seg7_dusbsd.DATAB
usbsd_rdo[15] => seg7_dusbsd.DATAB
usbsd_rdo[15] => seg7_dusbsd.DATAB
usbsd_rvld => Mux0.IN13
usbsd_rvld => Mux0.IN14
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
usbsd_rvld => seg7_dusbsd.OUTPUTSELECT
led_01 <= led_01~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_02 <= led_02~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_03 <= led_03~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_04 <= led_04~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_type[0] <= seg7_type[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_type[1] <= seg7_type[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_type[2] <= seg7_type[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_type[3] <= seg7_type[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_adda[0] <= seg7_adda[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_adda[1] <= seg7_adda[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_adda[2] <= seg7_adda[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_adda[3] <= seg7_adda[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_adda[4] <= seg7_adda[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_adda[5] <= seg7_adda[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_adda[6] <= seg7_adda[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_adda[7] <= seg7_adda[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_adda[8] <= seg7_adda[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_adda[9] <= seg7_adda[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_adda[10] <= seg7_adda[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_adda[11] <= seg7_adda[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_adda[12] <= seg7_adda[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_adda[13] <= seg7_adda[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_adda[14] <= seg7_adda[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_adda[15] <= seg7_adda[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_dusbsd[0] <= seg7_dusbsd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_dusbsd[1] <= seg7_dusbsd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_dusbsd[2] <= seg7_dusbsd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_dusbsd[3] <= seg7_dusbsd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_dusbsd[4] <= seg7_dusbsd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_dusbsd[5] <= seg7_dusbsd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_dusbsd[6] <= seg7_dusbsd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_dusbsd[7] <= seg7_dusbsd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_dusbsd[8] <= seg7_dusbsd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_dusbsd[9] <= seg7_dusbsd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_dusbsd[10] <= seg7_dusbsd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_dusbsd[11] <= seg7_dusbsd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_dusbsd[12] <= seg7_dusbsd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_dusbsd[13] <= seg7_dusbsd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_dusbsd[14] <= seg7_dusbsd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg7_dusbsd[15] <= seg7_dusbsd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disptype[0] <= disptype[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disptype[1] <= disptype[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dispext <= dispext~reg0.DB_MAX_OUTPUT_PORT_TYPE
adda_en <= adda_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
aud_en <= aud_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_en <= vga_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
net_en <= net_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
usbsd_en <= usbsd_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
usbsd_sel <= usbsd_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
extio_en <= extio_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|LCD_top:LCDt
rstn => dispstart.ACLR
rstn => parstart.ACLR
rstn => dlyback[0].ACLR
rstn => dlyback[1].ACLR
rstn => dlyback[2].ACLR
rstn => dly1ms[0].ACLR
rstn => dly1ms[1].ACLR
rstn => dly1ms[2].ACLR
rstn => dly1ms[3].ACLR
rstn => dly1ms[4].ACLR
rstn => dly1ms[5].ACLR
rstn => dly1ms[6].ACLR
rstn => dlycnt[0].ACLR
rstn => dlycnt[1].ACLR
rstn => dlycnt[2].ACLR
rstn => dlycnt[3].ACLR
rstn => dlycnt[4].ACLR
rstn => dlycnt[5].ACLR
rstn => dlycnt[6].ACLR
rstn => dlycnt[7].ACLR
rstn => dlycnt[8].ACLR
rstn => dlycnt[9].ACLR
rstn => dlycnt[10].ACLR
rstn => dlycnt[11].ACLR
rstn => dlycnt[12].ACLR
rstn => dlycnt[13].ACLR
rstn => dlycnt[14].ACLR
rstn => dlycnt[15].ACLR
rstn => dlycnt[16].ACLR
rstn => lcd_rst~reg0.PRESET
rstn => wpixcnt[0].ACLR
rstn => wpixcnt[1].ACLR
rstn => wpixcnt[2].ACLR
rstn => wpixcnt[3].ACLR
rstn => wdone.ACLR
rstn => wpixfst.ACLR
rstn => wdly[0].ACLR
rstn => wdly[1].ACLR
rstn => wdly[2].ACLR
rstn => lcd_dat[0]~reg0.ACLR
rstn => lcd_dat[1]~reg0.ACLR
rstn => lcd_dat[2]~reg0.ACLR
rstn => lcd_dat[3]~reg0.ACLR
rstn => lcd_dat[4]~reg0.ACLR
rstn => lcd_dat[5]~reg0.ACLR
rstn => lcd_dat[6]~reg0.ACLR
rstn => lcd_dat[7]~reg0.ACLR
rstn => lcd_wr~reg0.PRESET
rstn => lcd_rd~reg0.PRESET
rstn => lcd_rs~reg0.PRESET
rstn => lcd_cs~reg0.PRESET
rstn => dispfrmi.ACLR
rstn => time40ms.ACLR
rstn => tmscnt[0].ACLR
rstn => tmscnt[1].ACLR
rstn => tmscnt[2].ACLR
rstn => tmscnt[3].ACLR
rstn => tmscnt[4].ACLR
rstn => tmscnt[5].ACLR
rstn => time1ms.ACLR
rstn => timecnt[0].ACLR
rstn => timecnt[1].ACLR
rstn => timecnt[2].ACLR
rstn => timecnt[3].ACLR
rstn => timecnt[4].ACLR
rstn => timecnt[5].ACLR
rstn => timecnt[6].ACLR
rstn => timecnt[7].ACLR
rstn => timecnt[8].ACLR
rstn => timecnt[9].ACLR
rstn => timecnt[10].ACLR
rstn => timecnt[11].ACLR
rstn => timecnt[12].ACLR
rstn => timecnt[13].ACLR
rstn => timecnt[14].ACLR
rstn => timecnt[15].ACLR
rstn => timecnt[16].ACLR
rstn => paradone.ACLR
rstn => pdlycnt1[0].ACLR
rstn => pdlycnt1[1].ACLR
rstn => pdlycnt1[2].ACLR
rstn => pdlycnt1[3].ACLR
rstn => pdlycnt[0].ACLR
rstn => pdlycnt[1].ACLR
rstn => pdlycnt[2].ACLR
rstn => pdlycnt[3].ACLR
rstn => pdlycnt[4].ACLR
rstn => pdlycnt[5].ACLR
rstn => pdlycnt[6].ACLR
rstn => pdlycnt[7].ACLR
rstn => pdlycnt[8].ACLR
rstn => pdlycnt[9].ACLR
rstn => pdlycnt[10].ACLR
rstn => pdlycnt[11].ACLR
rstn => pdlycnt[12].ACLR
rstn => pdlycnt[13].ACLR
rstn => pdlycnt[14].ACLR
rstn => pdlycnt[15].ACLR
rstn => pdlycnt[16].ACLR
rstn => pdlycnt[17].ACLR
rstn => pdlycnt[18].ACLR
rstn => pdlycnt[19].ACLR
rstn => pdlycnt[20].ACLR
rstn => wstyle[0].ACLR
rstn => wstyle[1].ACLR
rstn => wstart.ACLR
rstn => wparacnt[0].ACLR
rstn => wparacnt[1].ACLR
rstn => wparacnt[2].ACLR
rstn => wparacnt[3].ACLR
rstn => wparacnt[4].ACLR
rstn => wparacnt[5].ACLR
rstn => wparacnt[6].ACLR
rstn => pdlysty[0].ACLR
rstn => pdlysty[1].ACLR
rstn => wdata[0].ACLR
rstn => wdata[1].ACLR
rstn => wdata[2].ACLR
rstn => wdata[3].ACLR
rstn => wdata[4].ACLR
rstn => wdata[5].ACLR
rstn => wdata[6].ACLR
rstn => wdata[7].ACLR
rstn => wdata[8].ACLR
rstn => wdata[9].ACLR
rstn => wdata[10].ACLR
rstn => wdata[11].ACLR
rstn => wdata[12].ACLR
rstn => wdata[13].ACLR
rstn => wdata[14].ACLR
rstn => wdata[15].ACLR
rstn => dispwrti.ACLR
rstn => dctrl~7.DATAIN
rstn => pctrl~11.DATAIN
rstn => wctrl~14.DATAIN
rstn => ctrl~12.DATAIN
clk => dispfrmi.CLK
clk => time40ms.CLK
clk => tmscnt[0].CLK
clk => tmscnt[1].CLK
clk => tmscnt[2].CLK
clk => tmscnt[3].CLK
clk => tmscnt[4].CLK
clk => tmscnt[5].CLK
clk => time1ms.CLK
clk => timecnt[0].CLK
clk => timecnt[1].CLK
clk => timecnt[2].CLK
clk => timecnt[3].CLK
clk => timecnt[4].CLK
clk => timecnt[5].CLK
clk => timecnt[6].CLK
clk => timecnt[7].CLK
clk => timecnt[8].CLK
clk => timecnt[9].CLK
clk => timecnt[10].CLK
clk => timecnt[11].CLK
clk => timecnt[12].CLK
clk => timecnt[13].CLK
clk => timecnt[14].CLK
clk => timecnt[15].CLK
clk => timecnt[16].CLK
clk => dispwrti.CLK
clk => pdlysty[0].CLK
clk => pdlysty[1].CLK
clk => wdata[0].CLK
clk => wdata[1].CLK
clk => wdata[2].CLK
clk => wdata[3].CLK
clk => wdata[4].CLK
clk => wdata[5].CLK
clk => wdata[6].CLK
clk => wdata[7].CLK
clk => wdata[8].CLK
clk => wdata[9].CLK
clk => wdata[10].CLK
clk => wdata[11].CLK
clk => wdata[12].CLK
clk => wdata[13].CLK
clk => wdata[14].CLK
clk => wdata[15].CLK
clk => paradone.CLK
clk => pdlycnt1[0].CLK
clk => pdlycnt1[1].CLK
clk => pdlycnt1[2].CLK
clk => pdlycnt1[3].CLK
clk => pdlycnt[0].CLK
clk => pdlycnt[1].CLK
clk => pdlycnt[2].CLK
clk => pdlycnt[3].CLK
clk => pdlycnt[4].CLK
clk => pdlycnt[5].CLK
clk => pdlycnt[6].CLK
clk => pdlycnt[7].CLK
clk => pdlycnt[8].CLK
clk => pdlycnt[9].CLK
clk => pdlycnt[10].CLK
clk => pdlycnt[11].CLK
clk => pdlycnt[12].CLK
clk => pdlycnt[13].CLK
clk => pdlycnt[14].CLK
clk => pdlycnt[15].CLK
clk => pdlycnt[16].CLK
clk => pdlycnt[17].CLK
clk => pdlycnt[18].CLK
clk => pdlycnt[19].CLK
clk => pdlycnt[20].CLK
clk => wstyle[0].CLK
clk => wstyle[1].CLK
clk => wstart.CLK
clk => wparacnt[0].CLK
clk => wparacnt[1].CLK
clk => wparacnt[2].CLK
clk => wparacnt[3].CLK
clk => wparacnt[4].CLK
clk => wparacnt[5].CLK
clk => wparacnt[6].CLK
clk => wpixcnt[0].CLK
clk => wpixcnt[1].CLK
clk => wpixcnt[2].CLK
clk => wpixcnt[3].CLK
clk => wdone.CLK
clk => wpixfst.CLK
clk => wdly[0].CLK
clk => wdly[1].CLK
clk => wdly[2].CLK
clk => lcd_dat[0]~reg0.CLK
clk => lcd_dat[1]~reg0.CLK
clk => lcd_dat[2]~reg0.CLK
clk => lcd_dat[3]~reg0.CLK
clk => lcd_dat[4]~reg0.CLK
clk => lcd_dat[5]~reg0.CLK
clk => lcd_dat[6]~reg0.CLK
clk => lcd_dat[7]~reg0.CLK
clk => lcd_wr~reg0.CLK
clk => lcd_rd~reg0.CLK
clk => lcd_rs~reg0.CLK
clk => lcd_cs~reg0.CLK
clk => dispstart.CLK
clk => parstart.CLK
clk => dlyback[0].CLK
clk => dlyback[1].CLK
clk => dlyback[2].CLK
clk => dly1ms[0].CLK
clk => dly1ms[1].CLK
clk => dly1ms[2].CLK
clk => dly1ms[3].CLK
clk => dly1ms[4].CLK
clk => dly1ms[5].CLK
clk => dly1ms[6].CLK
clk => dlycnt[0].CLK
clk => dlycnt[1].CLK
clk => dlycnt[2].CLK
clk => dlycnt[3].CLK
clk => dlycnt[4].CLK
clk => dlycnt[5].CLK
clk => dlycnt[6].CLK
clk => dlycnt[7].CLK
clk => dlycnt[8].CLK
clk => dlycnt[9].CLK
clk => dlycnt[10].CLK
clk => dlycnt[11].CLK
clk => dlycnt[12].CLK
clk => dlycnt[13].CLK
clk => dlycnt[14].CLK
clk => dlycnt[15].CLK
clk => dlycnt[16].CLK
clk => lcd_rst~reg0.CLK
clk => dctrl~5.DATAIN
clk => pctrl~9.DATAIN
clk => wctrl~12.DATAIN
clk => ctrl~10.DATAIN
dispinit => dctrl.OUTPUTSELECT
dispinit => dctrl.OUTPUTSELECT
dispinit => dctrl.OUTPUTSELECT
dispinit => dctrl.OUTPUTSELECT
dispdat[0] => lcd_dat.DATAA
dispdat[1] => lcd_dat.DATAA
dispdat[2] => lcd_dat.DATAA
dispdat[3] => lcd_dat.DATAA
dispdat[4] => lcd_dat.DATAA
dispdat[5] => lcd_dat.DATAA
dispdat[6] => lcd_dat.DATAA
dispdat[7] => lcd_dat.DATAA
dispdat[8] => lcd_dat.DATAA
dispdat[9] => lcd_dat.DATAA
dispdat[10] => lcd_dat.DATAA
dispdat[11] => lcd_dat.DATAA
dispdat[12] => lcd_dat.DATAA
dispdat[13] => lcd_dat.DATAA
dispdat[14] => lcd_dat.DATAA
dispdat[15] => lcd_dat.DATAA
disprdy => wctrl.OUTPUTSELECT
disprdy => wctrl.OUTPUTSELECT
disprdy => wctrl.OUTPUTSELECT
disprdy => wctrl.OUTPUTSELECT
disprdy => wctrl.OUTPUTSELECT
disprdy => wctrl.OUTPUTSELECT
disprdy => wctrl.OUTPUTSELECT
disprdy => wctrl.OUTPUTSELECT
disprdy => wctrl.OUTPUTSELECT
disprdy => wctrl.OUTPUTSELECT
disprdy => wctrl.OUTPUTSELECT
disprdy => Selector44.IN10
disprdy => Selector52.IN6
displast => lcd_rs.OUTPUTSELECT
displast => dctrl.OUTPUTSELECT
displast => dctrl.OUTPUTSELECT
displast => dctrl.OUTPUTSELECT
displast => dctrl.OUTPUTSELECT
displast => Selector42.IN9
displast => Selector51.IN6
lcd_rst <= lcd_rst~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_cs <= lcd_cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rs <= lcd_rs~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rd <= lcd_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_wr <= lcd_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_dat[0] <= lcd_dat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_dat[1] <= lcd_dat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_dat[2] <= lcd_dat[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_dat[3] <= lcd_dat[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_dat[4] <= lcd_dat[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_dat[5] <= lcd_dat[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_dat[6] <= lcd_dat[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_dat[7] <= lcd_dat[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dispdrq <= dispdrq.DB_MAX_OUTPUT_PORT_TYPE
test <= dispfrmi.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|video_saa:video_saa
rstn => rowvld.ACLR
rstn => vidrow[0].ACLR
rstn => vidrow[1].ACLR
rstn => vidrow[2].ACLR
rstn => vidrow[3].ACLR
rstn => vidrow[4].ACLR
rstn => vidrow[5].ACLR
rstn => vidrow[6].ACLR
rstn => vidrow[7].ACLR
rstn => vidrow[8].ACLR
rstn => vdatawf~reg0.ACLR
rstn => vdatawi~reg0.ACLR
rstn => vin0_wtfrmf.ACLR
rstn => vin0_wcnt[0].ACLR
rstn => vin0_wcnt[1].ACLR
rstn => vin0_wcnt[2].ACLR
rstn => vin0_wcnt[3].ACLR
rstn => vin0_wcnt[4].ACLR
rstn => vin0_wcnt[5].ACLR
rstn => vin0_wcnt[6].ACLR
rstn => rowtime.ACLR
rstn => rowrspcnt[0].ACLR
rstn => rowrspcnt[1].ACLR
rstn => rowrspcnt[2].ACLR
rstn => rowrspcnt[3].ACLR
rstn => rowrspcnt[4].ACLR
rstn => rowrspcnt[5].ACLR
rstn => rowrspcnt[6].ACLR
rstn => rowrspcnt[7].ACLR
rstn => rowrspcnt[8].ACLR
rstn => rowrspcnt[9].ACLR
rstn => rowrspcnt[10].ACLR
rstn => vin_uflg.ACLR
rstn => vin_yflg.ACLR
rstn => vin0_cwa0[0].ACLR
rstn => vin0_cwa0[1].ACLR
rstn => vin0_cwa0[2].ACLR
rstn => vin0_cwa0[3].ACLR
rstn => vin0_cwa0[4].ACLR
rstn => vin0_cwa0[5].ACLR
rstn => vin0_wa0[0].ACLR
rstn => vin0_wa0[1].ACLR
rstn => vin0_wa0[2].ACLR
rstn => vin0_wa0[3].ACLR
rstn => vin0_wa0[4].ACLR
rstn => vin0_wa0[5].ACLR
rstn => vin0_wa0[6].ACLR
rstn => vin0_wa0[7].ACLR
rstn => vin0_wa00[0].ACLR
rstn => vin0_wa00[1].ACLR
rstn => vin0_wa00[2].ACLR
rstn => vin0_wa00[3].ACLR
rstn => vin0_wa00[4].ACLR
rstn => vin0_wa00[5].ACLR
rstn => vin0_wa00[6].ACLR
rstn => vin0_wa00[7].ACLR
rstn => vin_vld.ACLR
rstn => vin0_wdi0[0].ACLR
rstn => vin0_wdi0[1].ACLR
rstn => vin0_wdi0[2].ACLR
rstn => vin0_wdi0[3].ACLR
rstn => vin0_wdi0[4].ACLR
rstn => vin0_wdi0[5].ACLR
rstn => vin0_wdi0[6].ACLR
rstn => vin0_wdi0[7].ACLR
rstn => vin01_we.ACLR
rstn => vin01_wa[0].ACLR
rstn => vin01_wa[1].ACLR
rstn => vin01_wa[2].ACLR
rstn => vin01_wa[3].ACLR
rstn => vin01_wa[4].ACLR
rstn => vin01_wa[5].ACLR
rstn => vin01_wa[6].ACLR
rstn => vin01_wa[7].ACLR
rstn => vin01_wa[8].ACLR
rstn => vin01_wdi[0].ACLR
rstn => vin01_wdi[1].ACLR
rstn => vin01_wdi[2].ACLR
rstn => vin01_wdi[3].ACLR
rstn => vin01_wdi[4].ACLR
rstn => vin01_wdi[5].ACLR
rstn => vin01_wdi[6].ACLR
rstn => vin01_wdi[7].ACLR
rstn => rgbtmp[0].ACLR
rstn => rgbtmp[1].ACLR
rstn => rgbtmp[2].ACLR
rstn => rgbtmp[3].ACLR
rstn => rgbtmp[4].ACLR
rstn => rgbtmp[5].ACLR
rstn => rgbtmp[6].ACLR
rstn => rgbtmp[7].ACLR
rstn => rgbtmp[8].ACLR
rstn => rgbtmp[9].ACLR
rstn => rgbtmp[10].ACLR
rstn => rgbtmp[11].ACLR
rstn => rgbtmp[12].ACLR
rstn => rgbtmp[13].ACLR
rstn => rgbtmp[14].ACLR
rstn => rgbtmp[15].ACLR
rstn => rgbwa[0]~reg0.ACLR
rstn => rgbwa[1]~reg0.ACLR
rstn => rgbwa[2]~reg0.ACLR
rstn => rgbwa[3]~reg0.ACLR
rstn => rgbwa[4]~reg0.ACLR
rstn => rgbwa[5]~reg0.ACLR
rstn => rgbwe~reg0.ACLR
rstn => rgbdo[0]~reg0.ACLR
rstn => rgbdo[1]~reg0.ACLR
rstn => rgbdo[2]~reg0.ACLR
rstn => rgbdo[3]~reg0.ACLR
rstn => rgbdo[4]~reg0.ACLR
rstn => rgbdo[5]~reg0.ACLR
rstn => rgbdo[6]~reg0.ACLR
rstn => rgbdo[7]~reg0.ACLR
rstn => rgbdo[8]~reg0.ACLR
rstn => rgbdo[9]~reg0.ACLR
rstn => rgbdo[10]~reg0.ACLR
rstn => rgbdo[11]~reg0.ACLR
rstn => rgbdo[12]~reg0.ACLR
rstn => rgbdo[13]~reg0.ACLR
rstn => rgbdo[14]~reg0.ACLR
rstn => rgbdo[15]~reg0.ACLR
rstn => rgbdo[16]~reg0.ACLR
rstn => rgbdo[17]~reg0.ACLR
rstn => rgbdo[18]~reg0.ACLR
rstn => rgbdo[19]~reg0.ACLR
rstn => rgbdo[20]~reg0.ACLR
rstn => rgbdo[21]~reg0.ACLR
rstn => rgbdo[22]~reg0.ACLR
rstn => rgbdo[23]~reg0.ACLR
rstn => rgbdo[24]~reg0.ACLR
rstn => rgbdo[25]~reg0.ACLR
rstn => rgbdo[26]~reg0.ACLR
rstn => rgbdo[27]~reg0.ACLR
rstn => rgbdo[28]~reg0.ACLR
rstn => rgbdo[29]~reg0.ACLR
rstn => rgbdo[30]~reg0.ACLR
rstn => rgbdo[31]~reg0.ACLR
rstn => i2c_sclk.PRESET
rstn => vin_fldi.ACLR
rstn => vin_odd.ACLR
rstn => vin_sav.ACLR
rstn => vin_syni.ACLR
rstn => vin0d4[0].ACLR
rstn => vin0d4[1].ACLR
rstn => vin0d4[2].ACLR
rstn => vin0d4[3].ACLR
rstn => vin0d4[4].ACLR
rstn => vin0d4[5].ACLR
rstn => vin0d4[6].ACLR
rstn => vin0d4[7].ACLR
rstn => vin0d3[0].ACLR
rstn => vin0d3[1].ACLR
rstn => vin0d3[2].ACLR
rstn => vin0d3[3].ACLR
rstn => vin0d3[4].ACLR
rstn => vin0d3[5].ACLR
rstn => vin0d3[6].ACLR
rstn => vin0d3[7].ACLR
rstn => vin0d2[0].ACLR
rstn => vin0d2[1].ACLR
rstn => vin0d2[2].ACLR
rstn => vin0d2[3].ACLR
rstn => vin0d2[4].ACLR
rstn => vin0d2[5].ACLR
rstn => vin0d2[6].ACLR
rstn => vin0d2[7].ACLR
rstn => vin0d1[0].ACLR
rstn => vin0d1[1].ACLR
rstn => vin0d1[2].ACLR
rstn => vin0d1[3].ACLR
rstn => vin0d1[4].ACLR
rstn => vin0d1[5].ACLR
rstn => vin0d1[6].ACLR
rstn => vin0d1[7].ACLR
rstn => clk200k.ACLR
rstn => clkcnt[0].ACLR
rstn => clkcnt[1].ACLR
rstn => clkcnt[2].ACLR
rstn => clkcnt[3].ACLR
rstn => clkcnt[4].ACLR
rstn => clkcnt[5].ACLR
rstn => clkcnt[6].ACLR
rstn => clkcnt[7].ACLR
rstn => clkcnt[8].ACLR
rstn => seti1.ACLR
rstn => seti0.ACLR
rstn => i2cseti.ACLR
rstn => i2cwcnt[0].ACLR
rstn => i2cwcnt[1].ACLR
rstn => i2cwcnt[2].ACLR
rstn => i2cwcnt[3].ACLR
rstn => i2cwcnt[4].ACLR
rstn => i2cwcnt[5].ACLR
rstn => i2cwcnt[6].ACLR
rstn => i2ctcnt[0].ACLR
rstn => i2ctcnt[1].ACLR
rstn => i2ctcnt[2].ACLR
rstn => i2ctcnt[3].ACLR
rstn => i2ctcnt[4].ACLR
rstn => i2ctcnt[5].ACLR
rstn => i2ctcnt[6].ACLR
rstn => i2ctcnt[7].ACLR
rstn => i2cwflg.ACLR
rstn => i2c_wdata[0].ACLR
rstn => i2c_wdata[1].ACLR
rstn => i2c_wdata[2].ACLR
rstn => i2c_wdata[3].ACLR
rstn => i2c_wdata[4].ACLR
rstn => i2c_wdata[5].ACLR
rstn => i2c_wdata[6].ACLR
rstn => i2c_wdata[7].ACLR
rstn => i2c_waddr[0].ACLR
rstn => i2c_waddr[1].ACLR
rstn => i2c_waddr[2].ACLR
rstn => i2c_waddr[3].ACLR
rstn => i2c_waddr[4].ACLR
rstn => i2c_waddr[5].ACLR
rstn => i2c_waddr[6].ACLR
rstn => i2c_waddr[7].ACLR
rstn => i2crwi.ACLR
rstn => i2c_cnt[0].ACLR
rstn => i2c_cnt[1].ACLR
rstn => i2c_cnt[2].ACLR
rstn => i2c_cnt[3].ACLR
rstn => i2c_cnt[4].ACLR
rstn => i2c_cnt[5].ACLR
rstn => i2c_cnt[6].ACLR
rstn => i2c_cnt[7].ACLR
rstn => i2c_oe.PRESET
rstn => i2c_sdat.PRESET
rstn => yuvwa[0].ACLR
rstn => yuvwa[1].ACLR
rstn => yuvwa[2].ACLR
rstn => yuvwa[3].ACLR
rstn => yuvwa[4].ACLR
rstn => yuvwa[5].ACLR
rstn => yuvwa[6].ACLR
rstn => yuvvld.ACLR
rstn => vdtmp[0].ACLR
rstn => vdtmp[1].ACLR
rstn => vdtmp[2].ACLR
rstn => vdtmp[3].ACLR
rstn => vdtmp[4].ACLR
rstn => vdtmp[5].ACLR
rstn => vdtmp[6].ACLR
rstn => vdtmp[7].ACLR
rstn => udtmp[0].ACLR
rstn => udtmp[1].ACLR
rstn => udtmp[2].ACLR
rstn => udtmp[3].ACLR
rstn => udtmp[4].ACLR
rstn => udtmp[5].ACLR
rstn => udtmp[6].ACLR
rstn => udtmp[7].ACLR
rstn => ydtmp[0].ACLR
rstn => ydtmp[1].ACLR
rstn => ydtmp[2].ACLR
rstn => ydtmp[3].ACLR
rstn => ydtmp[4].ACLR
rstn => ydtmp[5].ACLR
rstn => ydtmp[6].ACLR
rstn => ydtmp[7].ACLR
rstn => vdata[0].ACLR
rstn => vdata[1].ACLR
rstn => vdata[2].ACLR
rstn => vdata[3].ACLR
rstn => vdata[4].ACLR
rstn => vdata[5].ACLR
rstn => vdata[6].ACLR
rstn => vdata[7].ACLR
rstn => udata[0].ACLR
rstn => udata[1].ACLR
rstn => udata[2].ACLR
rstn => udata[3].ACLR
rstn => udata[4].ACLR
rstn => udata[5].ACLR
rstn => udata[6].ACLR
rstn => udata[7].ACLR
rstn => ydata[0].ACLR
rstn => ydata[1].ACLR
rstn => ydata[2].ACLR
rstn => ydata[3].ACLR
rstn => ydata[4].ACLR
rstn => ydata[5].ACLR
rstn => ydata[6].ACLR
rstn => ydata[7].ACLR
rstn => bdata[3].ACLR
rstn => bdata[4].ACLR
rstn => bdata[5].ACLR
rstn => bdata[6].ACLR
rstn => bdata[7].ACLR
rstn => bdata0[3].ACLR
rstn => bdata0[4].ACLR
rstn => bdata0[5].ACLR
rstn => bdata0[6].ACLR
rstn => bdata0[7].ACLR
rstn => bdata0[8].ACLR
rstn => bdata0[9].ACLR
rstn => gdata[2].ACLR
rstn => gdata[3].ACLR
rstn => gdata[4].ACLR
rstn => gdata[5].ACLR
rstn => gdata[6].ACLR
rstn => gdata[7].ACLR
rstn => gdata0[2].ACLR
rstn => gdata0[3].ACLR
rstn => gdata0[4].ACLR
rstn => gdata0[5].ACLR
rstn => gdata0[6].ACLR
rstn => gdata0[7].ACLR
rstn => gdata0[8].ACLR
rstn => gdata0[9].ACLR
rstn => rdata[3].ACLR
rstn => rdata[4].ACLR
rstn => rdata[5].ACLR
rstn => rdata[6].ACLR
rstn => rdata[7].ACLR
rstn => rdata0[3].ACLR
rstn => rdata0[4].ACLR
rstn => rdata0[5].ACLR
rstn => rdata0[6].ACLR
rstn => rdata0[7].ACLR
rstn => rdata0[8].ACLR
rstn => rdata0[9].ACLR
rstn => bdoff[0].ACLR
rstn => bdoff[1].ACLR
rstn => bdoff[2].ACLR
rstn => bdoff[3].ACLR
rstn => bdoff[4].ACLR
rstn => bdoff[5].ACLR
rstn => bdoff[6].ACLR
rstn => bdoff[7].ACLR
rstn => bdoff[8].ACLR
rstn => ud198[8].ACLR
rstn => ud198[9].ACLR
rstn => ud198[10].ACLR
rstn => ud198[11].ACLR
rstn => ud198[12].ACLR
rstn => ud198[13].ACLR
rstn => ud198[14].ACLR
rstn => ud198[15].ACLR
rstn => ud6[0].ACLR
rstn => ud6[1].ACLR
rstn => ud6[2].ACLR
rstn => ud6[3].ACLR
rstn => ud6[4].ACLR
rstn => ud6[5].ACLR
rstn => ud6[6].ACLR
rstn => ud6[7].ACLR
rstn => ud6[8].ACLR
rstn => ud6[9].ACLR
rstn => ud6[10].ACLR
rstn => ud192[0].ACLR
rstn => ud192[1].ACLR
rstn => ud192[2].ACLR
rstn => ud192[3].ACLR
rstn => ud192[4].ACLR
rstn => ud192[5].ACLR
rstn => ud192[6].ACLR
rstn => ud192[7].ACLR
rstn => ud192[8].ACLR
rstn => ud192[9].ACLR
rstn => ud192[10].ACLR
rstn => ud192[11].ACLR
rstn => ud192[12].ACLR
rstn => ud192[13].ACLR
rstn => ud192[14].ACLR
rstn => ud192[15].ACLR
rstn => gdoff[0].ACLR
rstn => gdoff[1].ACLR
rstn => gdoff[2].ACLR
rstn => gdoff[3].ACLR
rstn => gdoff[4].ACLR
rstn => gdoff[5].ACLR
rstn => gdoff[6].ACLR
rstn => gdoff[7].ACLR
rstn => gdoff[8].ACLR
rstn => vd184[8].ACLR
rstn => vd184[9].ACLR
rstn => vd184[10].ACLR
rstn => vd184[11].ACLR
rstn => vd184[12].ACLR
rstn => vd184[13].ACLR
rstn => vd184[14].ACLR
rstn => vd184[15].ACLR
rstn => ud88[8].ACLR
rstn => ud88[9].ACLR
rstn => ud88[10].ACLR
rstn => ud88[11].ACLR
rstn => ud88[12].ACLR
rstn => ud88[13].ACLR
rstn => ud88[14].ACLR
rstn => ud80[0].ACLR
rstn => ud80[1].ACLR
rstn => ud80[2].ACLR
rstn => ud80[3].ACLR
rstn => ud80[4].ACLR
rstn => ud80[5].ACLR
rstn => ud80[6].ACLR
rstn => ud80[7].ACLR
rstn => ud80[8].ACLR
rstn => ud80[9].ACLR
rstn => ud80[10].ACLR
rstn => ud80[11].ACLR
rstn => ud80[12].ACLR
rstn => ud80[13].ACLR
rstn => ud80[14].ACLR
rstn => rdoff[0].ACLR
rstn => rdoff[1].ACLR
rstn => rdoff[2].ACLR
rstn => rdoff[3].ACLR
rstn => rdoff[4].ACLR
rstn => rdoff[5].ACLR
rstn => rdoff[6].ACLR
rstn => rdoff[7].ACLR
rstn => rdoff[8].ACLR
rstn => vd103[8].ACLR
rstn => vd103[9].ACLR
rstn => vd103[10].ACLR
rstn => vd103[11].ACLR
rstn => vd103[12].ACLR
rstn => vd103[13].ACLR
rstn => vd103[14].ACLR
rstn => vd7[0].ACLR
rstn => vd7[1].ACLR
rstn => vd7[2].ACLR
rstn => vd7[3].ACLR
rstn => vd7[4].ACLR
rstn => vd7[5].ACLR
rstn => vd7[6].ACLR
rstn => vd7[7].ACLR
rstn => vd7[8].ACLR
rstn => vd7[9].ACLR
rstn => vd7[10].ACLR
rstn => vd96[0].ACLR
rstn => vd96[1].ACLR
rstn => vd96[2].ACLR
rstn => vd96[3].ACLR
rstn => vd96[4].ACLR
rstn => vd96[5].ACLR
rstn => vd96[6].ACLR
rstn => vd96[7].ACLR
rstn => vd96[8].ACLR
rstn => vd96[9].ACLR
rstn => vd96[10].ACLR
rstn => vd96[11].ACLR
rstn => vd96[12].ACLR
rstn => vd96[13].ACLR
rstn => vd96[14].ACLR
rstn => yuvwa5[0].ACLR
rstn => yuvwa5[1].ACLR
rstn => yuvwa5[2].ACLR
rstn => yuvwa5[3].ACLR
rstn => yuvwa5[4].ACLR
rstn => yuvwa5[5].ACLR
rstn => yuvwa5[6].ACLR
rstn => yuvwa4[0].ACLR
rstn => yuvwa4[1].ACLR
rstn => yuvwa4[2].ACLR
rstn => yuvwa4[3].ACLR
rstn => yuvwa4[4].ACLR
rstn => yuvwa4[5].ACLR
rstn => yuvwa4[6].ACLR
rstn => yuvwa3[0].ACLR
rstn => yuvwa3[1].ACLR
rstn => yuvwa3[2].ACLR
rstn => yuvwa3[3].ACLR
rstn => yuvwa3[4].ACLR
rstn => yuvwa3[5].ACLR
rstn => yuvwa3[6].ACLR
rstn => yuvwa2[0].ACLR
rstn => yuvwa2[1].ACLR
rstn => yuvwa2[2].ACLR
rstn => yuvwa2[3].ACLR
rstn => yuvwa2[4].ACLR
rstn => yuvwa2[5].ACLR
rstn => yuvwa2[6].ACLR
rstn => yuvwa1[0].ACLR
rstn => yuvwa1[1].ACLR
rstn => yuvwa1[2].ACLR
rstn => yuvwa1[3].ACLR
rstn => yuvwa1[4].ACLR
rstn => yuvwa1[5].ACLR
rstn => yuvwa1[6].ACLR
rstn => yuvvld5.ACLR
rstn => yuvvld4.ACLR
rstn => yuvvld3.ACLR
rstn => yuvvld2.ACLR
rstn => yuvvld1.ACLR
rstn => signy3[0].ACLR
rstn => signy3[1].ACLR
rstn => signy3[2].ACLR
rstn => signy3[3].ACLR
rstn => signy3[4].ACLR
rstn => signy3[5].ACLR
rstn => signy3[6].ACLR
rstn => signy3[7].ACLR
rstn => signy3[8].ACLR
rstn => signv2[0].ACLR
rstn => signv2[1].ACLR
rstn => signv2[2].ACLR
rstn => signv2[3].ACLR
rstn => signv2[4].ACLR
rstn => signv2[5].ACLR
rstn => signv2[6].ACLR
rstn => signv2[7].ACLR
rstn => signu2[0].ACLR
rstn => signu2[1].ACLR
rstn => signu2[2].ACLR
rstn => signu2[3].ACLR
rstn => signu2[4].ACLR
rstn => signu2[5].ACLR
rstn => signu2[6].ACLR
rstn => signu2[7].ACLR
rstn => signy2[0].ACLR
rstn => signy2[1].ACLR
rstn => signy2[2].ACLR
rstn => signy2[3].ACLR
rstn => signy2[4].ACLR
rstn => signy2[5].ACLR
rstn => signy2[6].ACLR
rstn => signy2[7].ACLR
rstn => signy2[8].ACLR
rstn => signv1[0].ACLR
rstn => signv1[1].ACLR
rstn => signv1[2].ACLR
rstn => signv1[3].ACLR
rstn => signv1[4].ACLR
rstn => signv1[5].ACLR
rstn => signv1[6].ACLR
rstn => signv1[7].ACLR
rstn => signu1[0].ACLR
rstn => signu1[1].ACLR
rstn => signu1[2].ACLR
rstn => signu1[3].ACLR
rstn => signu1[4].ACLR
rstn => signu1[5].ACLR
rstn => signu1[6].ACLR
rstn => signu1[7].ACLR
rstn => signy1[0].ACLR
rstn => signy1[1].ACLR
rstn => signy1[2].ACLR
rstn => signy1[3].ACLR
rstn => signy1[4].ACLR
rstn => signy1[5].ACLR
rstn => signy1[6].ACLR
rstn => signy1[7].ACLR
rstn => signy1[8].ACLR
rstn => signv[0].ACLR
rstn => signv[1].ACLR
rstn => signv[2].ACLR
rstn => signv[3].ACLR
rstn => signv[4].ACLR
rstn => signv[5].ACLR
rstn => signv[6].ACLR
rstn => signv[7].ACLR
rstn => signu[0].ACLR
rstn => signu[1].ACLR
rstn => signu[2].ACLR
rstn => signu[3].ACLR
rstn => signu[4].ACLR
rstn => signu[5].ACLR
rstn => signu[6].ACLR
rstn => signu[7].ACLR
rstn => signy[0].ACLR
rstn => signy[1].ACLR
rstn => signy[2].ACLR
rstn => signy[3].ACLR
rstn => signy[4].ACLR
rstn => signy[5].ACLR
rstn => signy[6].ACLR
rstn => signy[7].ACLR
rstn => signy[8].ACLR
rstn => i2c_ctrl~6.DATAIN
clk100M => clk200k.CLK
clk100M => clkcnt[0].CLK
clk100M => clkcnt[1].CLK
clk100M => clkcnt[2].CLK
clk100M => clkcnt[3].CLK
clk100M => clkcnt[4].CLK
clk100M => clkcnt[5].CLK
clk100M => clkcnt[6].CLK
clk100M => clkcnt[7].CLK
clk100M => clkcnt[8].CLK
pllok => always1.IN1
pllok => seti0.DATAIN
saa_sclk <= i2c_sclk.DB_MAX_OUTPUT_PORT_TYPE
saa_sdat <> saa_sdat
saa_llc => rgbtmp[0].CLK
saa_llc => rgbtmp[1].CLK
saa_llc => rgbtmp[2].CLK
saa_llc => rgbtmp[3].CLK
saa_llc => rgbtmp[4].CLK
saa_llc => rgbtmp[5].CLK
saa_llc => rgbtmp[6].CLK
saa_llc => rgbtmp[7].CLK
saa_llc => rgbtmp[8].CLK
saa_llc => rgbtmp[9].CLK
saa_llc => rgbtmp[10].CLK
saa_llc => rgbtmp[11].CLK
saa_llc => rgbtmp[12].CLK
saa_llc => rgbtmp[13].CLK
saa_llc => rgbtmp[14].CLK
saa_llc => rgbtmp[15].CLK
saa_llc => rgbwa[0]~reg0.CLK
saa_llc => rgbwa[1]~reg0.CLK
saa_llc => rgbwa[2]~reg0.CLK
saa_llc => rgbwa[3]~reg0.CLK
saa_llc => rgbwa[4]~reg0.CLK
saa_llc => rgbwa[5]~reg0.CLK
saa_llc => rgbwe~reg0.CLK
saa_llc => rgbdo[0]~reg0.CLK
saa_llc => rgbdo[1]~reg0.CLK
saa_llc => rgbdo[2]~reg0.CLK
saa_llc => rgbdo[3]~reg0.CLK
saa_llc => rgbdo[4]~reg0.CLK
saa_llc => rgbdo[5]~reg0.CLK
saa_llc => rgbdo[6]~reg0.CLK
saa_llc => rgbdo[7]~reg0.CLK
saa_llc => rgbdo[8]~reg0.CLK
saa_llc => rgbdo[9]~reg0.CLK
saa_llc => rgbdo[10]~reg0.CLK
saa_llc => rgbdo[11]~reg0.CLK
saa_llc => rgbdo[12]~reg0.CLK
saa_llc => rgbdo[13]~reg0.CLK
saa_llc => rgbdo[14]~reg0.CLK
saa_llc => rgbdo[15]~reg0.CLK
saa_llc => rgbdo[16]~reg0.CLK
saa_llc => rgbdo[17]~reg0.CLK
saa_llc => rgbdo[18]~reg0.CLK
saa_llc => rgbdo[19]~reg0.CLK
saa_llc => rgbdo[20]~reg0.CLK
saa_llc => rgbdo[21]~reg0.CLK
saa_llc => rgbdo[22]~reg0.CLK
saa_llc => rgbdo[23]~reg0.CLK
saa_llc => rgbdo[24]~reg0.CLK
saa_llc => rgbdo[25]~reg0.CLK
saa_llc => rgbdo[26]~reg0.CLK
saa_llc => rgbdo[27]~reg0.CLK
saa_llc => rgbdo[28]~reg0.CLK
saa_llc => rgbdo[29]~reg0.CLK
saa_llc => rgbdo[30]~reg0.CLK
saa_llc => rgbdo[31]~reg0.CLK
saa_llc => bdata[3].CLK
saa_llc => bdata[4].CLK
saa_llc => bdata[5].CLK
saa_llc => bdata[6].CLK
saa_llc => bdata[7].CLK
saa_llc => bdata0[3].CLK
saa_llc => bdata0[4].CLK
saa_llc => bdata0[5].CLK
saa_llc => bdata0[6].CLK
saa_llc => bdata0[7].CLK
saa_llc => bdata0[8].CLK
saa_llc => bdata0[9].CLK
saa_llc => gdata[2].CLK
saa_llc => gdata[3].CLK
saa_llc => gdata[4].CLK
saa_llc => gdata[5].CLK
saa_llc => gdata[6].CLK
saa_llc => gdata[7].CLK
saa_llc => gdata0[2].CLK
saa_llc => gdata0[3].CLK
saa_llc => gdata0[4].CLK
saa_llc => gdata0[5].CLK
saa_llc => gdata0[6].CLK
saa_llc => gdata0[7].CLK
saa_llc => gdata0[8].CLK
saa_llc => gdata0[9].CLK
saa_llc => rdata[3].CLK
saa_llc => rdata[4].CLK
saa_llc => rdata[5].CLK
saa_llc => rdata[6].CLK
saa_llc => rdata[7].CLK
saa_llc => rdata0[3].CLK
saa_llc => rdata0[4].CLK
saa_llc => rdata0[5].CLK
saa_llc => rdata0[6].CLK
saa_llc => rdata0[7].CLK
saa_llc => rdata0[8].CLK
saa_llc => rdata0[9].CLK
saa_llc => bdoff[0].CLK
saa_llc => bdoff[1].CLK
saa_llc => bdoff[2].CLK
saa_llc => bdoff[3].CLK
saa_llc => bdoff[4].CLK
saa_llc => bdoff[5].CLK
saa_llc => bdoff[6].CLK
saa_llc => bdoff[7].CLK
saa_llc => bdoff[8].CLK
saa_llc => ud198[8].CLK
saa_llc => ud198[9].CLK
saa_llc => ud198[10].CLK
saa_llc => ud198[11].CLK
saa_llc => ud198[12].CLK
saa_llc => ud198[13].CLK
saa_llc => ud198[14].CLK
saa_llc => ud198[15].CLK
saa_llc => ud6[0].CLK
saa_llc => ud6[1].CLK
saa_llc => ud6[2].CLK
saa_llc => ud6[3].CLK
saa_llc => ud6[4].CLK
saa_llc => ud6[5].CLK
saa_llc => ud6[6].CLK
saa_llc => ud6[7].CLK
saa_llc => ud6[8].CLK
saa_llc => ud6[9].CLK
saa_llc => ud6[10].CLK
saa_llc => ud192[0].CLK
saa_llc => ud192[1].CLK
saa_llc => ud192[2].CLK
saa_llc => ud192[3].CLK
saa_llc => ud192[4].CLK
saa_llc => ud192[5].CLK
saa_llc => ud192[6].CLK
saa_llc => ud192[7].CLK
saa_llc => ud192[8].CLK
saa_llc => ud192[9].CLK
saa_llc => ud192[10].CLK
saa_llc => ud192[11].CLK
saa_llc => ud192[12].CLK
saa_llc => ud192[13].CLK
saa_llc => ud192[14].CLK
saa_llc => ud192[15].CLK
saa_llc => gdoff[0].CLK
saa_llc => gdoff[1].CLK
saa_llc => gdoff[2].CLK
saa_llc => gdoff[3].CLK
saa_llc => gdoff[4].CLK
saa_llc => gdoff[5].CLK
saa_llc => gdoff[6].CLK
saa_llc => gdoff[7].CLK
saa_llc => gdoff[8].CLK
saa_llc => vd184[8].CLK
saa_llc => vd184[9].CLK
saa_llc => vd184[10].CLK
saa_llc => vd184[11].CLK
saa_llc => vd184[12].CLK
saa_llc => vd184[13].CLK
saa_llc => vd184[14].CLK
saa_llc => vd184[15].CLK
saa_llc => ud88[8].CLK
saa_llc => ud88[9].CLK
saa_llc => ud88[10].CLK
saa_llc => ud88[11].CLK
saa_llc => ud88[12].CLK
saa_llc => ud88[13].CLK
saa_llc => ud88[14].CLK
saa_llc => ud80[0].CLK
saa_llc => ud80[1].CLK
saa_llc => ud80[2].CLK
saa_llc => ud80[3].CLK
saa_llc => ud80[4].CLK
saa_llc => ud80[5].CLK
saa_llc => ud80[6].CLK
saa_llc => ud80[7].CLK
saa_llc => ud80[8].CLK
saa_llc => ud80[9].CLK
saa_llc => ud80[10].CLK
saa_llc => ud80[11].CLK
saa_llc => ud80[12].CLK
saa_llc => ud80[13].CLK
saa_llc => ud80[14].CLK
saa_llc => rdoff[0].CLK
saa_llc => rdoff[1].CLK
saa_llc => rdoff[2].CLK
saa_llc => rdoff[3].CLK
saa_llc => rdoff[4].CLK
saa_llc => rdoff[5].CLK
saa_llc => rdoff[6].CLK
saa_llc => rdoff[7].CLK
saa_llc => rdoff[8].CLK
saa_llc => vd103[8].CLK
saa_llc => vd103[9].CLK
saa_llc => vd103[10].CLK
saa_llc => vd103[11].CLK
saa_llc => vd103[12].CLK
saa_llc => vd103[13].CLK
saa_llc => vd103[14].CLK
saa_llc => vd7[0].CLK
saa_llc => vd7[1].CLK
saa_llc => vd7[2].CLK
saa_llc => vd7[3].CLK
saa_llc => vd7[4].CLK
saa_llc => vd7[5].CLK
saa_llc => vd7[6].CLK
saa_llc => vd7[7].CLK
saa_llc => vd7[8].CLK
saa_llc => vd7[9].CLK
saa_llc => vd7[10].CLK
saa_llc => vd96[0].CLK
saa_llc => vd96[1].CLK
saa_llc => vd96[2].CLK
saa_llc => vd96[3].CLK
saa_llc => vd96[4].CLK
saa_llc => vd96[5].CLK
saa_llc => vd96[6].CLK
saa_llc => vd96[7].CLK
saa_llc => vd96[8].CLK
saa_llc => vd96[9].CLK
saa_llc => vd96[10].CLK
saa_llc => vd96[11].CLK
saa_llc => vd96[12].CLK
saa_llc => vd96[13].CLK
saa_llc => vd96[14].CLK
saa_llc => yuvwa5[0].CLK
saa_llc => yuvwa5[1].CLK
saa_llc => yuvwa5[2].CLK
saa_llc => yuvwa5[3].CLK
saa_llc => yuvwa5[4].CLK
saa_llc => yuvwa5[5].CLK
saa_llc => yuvwa5[6].CLK
saa_llc => yuvwa4[0].CLK
saa_llc => yuvwa4[1].CLK
saa_llc => yuvwa4[2].CLK
saa_llc => yuvwa4[3].CLK
saa_llc => yuvwa4[4].CLK
saa_llc => yuvwa4[5].CLK
saa_llc => yuvwa4[6].CLK
saa_llc => yuvwa3[0].CLK
saa_llc => yuvwa3[1].CLK
saa_llc => yuvwa3[2].CLK
saa_llc => yuvwa3[3].CLK
saa_llc => yuvwa3[4].CLK
saa_llc => yuvwa3[5].CLK
saa_llc => yuvwa3[6].CLK
saa_llc => yuvwa2[0].CLK
saa_llc => yuvwa2[1].CLK
saa_llc => yuvwa2[2].CLK
saa_llc => yuvwa2[3].CLK
saa_llc => yuvwa2[4].CLK
saa_llc => yuvwa2[5].CLK
saa_llc => yuvwa2[6].CLK
saa_llc => yuvwa1[0].CLK
saa_llc => yuvwa1[1].CLK
saa_llc => yuvwa1[2].CLK
saa_llc => yuvwa1[3].CLK
saa_llc => yuvwa1[4].CLK
saa_llc => yuvwa1[5].CLK
saa_llc => yuvwa1[6].CLK
saa_llc => yuvvld5.CLK
saa_llc => yuvvld4.CLK
saa_llc => yuvvld3.CLK
saa_llc => yuvvld2.CLK
saa_llc => yuvvld1.CLK
saa_llc => signy3[0].CLK
saa_llc => signy3[1].CLK
saa_llc => signy3[2].CLK
saa_llc => signy3[3].CLK
saa_llc => signy3[4].CLK
saa_llc => signy3[5].CLK
saa_llc => signy3[6].CLK
saa_llc => signy3[7].CLK
saa_llc => signy3[8].CLK
saa_llc => signv2[0].CLK
saa_llc => signv2[1].CLK
saa_llc => signv2[2].CLK
saa_llc => signv2[3].CLK
saa_llc => signv2[4].CLK
saa_llc => signv2[5].CLK
saa_llc => signv2[6].CLK
saa_llc => signv2[7].CLK
saa_llc => signu2[0].CLK
saa_llc => signu2[1].CLK
saa_llc => signu2[2].CLK
saa_llc => signu2[3].CLK
saa_llc => signu2[4].CLK
saa_llc => signu2[5].CLK
saa_llc => signu2[6].CLK
saa_llc => signu2[7].CLK
saa_llc => signy2[0].CLK
saa_llc => signy2[1].CLK
saa_llc => signy2[2].CLK
saa_llc => signy2[3].CLK
saa_llc => signy2[4].CLK
saa_llc => signy2[5].CLK
saa_llc => signy2[6].CLK
saa_llc => signy2[7].CLK
saa_llc => signy2[8].CLK
saa_llc => signv1[0].CLK
saa_llc => signv1[1].CLK
saa_llc => signv1[2].CLK
saa_llc => signv1[3].CLK
saa_llc => signv1[4].CLK
saa_llc => signv1[5].CLK
saa_llc => signv1[6].CLK
saa_llc => signv1[7].CLK
saa_llc => signu1[0].CLK
saa_llc => signu1[1].CLK
saa_llc => signu1[2].CLK
saa_llc => signu1[3].CLK
saa_llc => signu1[4].CLK
saa_llc => signu1[5].CLK
saa_llc => signu1[6].CLK
saa_llc => signu1[7].CLK
saa_llc => signy1[0].CLK
saa_llc => signy1[1].CLK
saa_llc => signy1[2].CLK
saa_llc => signy1[3].CLK
saa_llc => signy1[4].CLK
saa_llc => signy1[5].CLK
saa_llc => signy1[6].CLK
saa_llc => signy1[7].CLK
saa_llc => signy1[8].CLK
saa_llc => signv[0].CLK
saa_llc => signv[1].CLK
saa_llc => signv[2].CLK
saa_llc => signv[3].CLK
saa_llc => signv[4].CLK
saa_llc => signv[5].CLK
saa_llc => signv[6].CLK
saa_llc => signv[7].CLK
saa_llc => signu[0].CLK
saa_llc => signu[1].CLK
saa_llc => signu[2].CLK
saa_llc => signu[3].CLK
saa_llc => signu[4].CLK
saa_llc => signu[5].CLK
saa_llc => signu[6].CLK
saa_llc => signu[7].CLK
saa_llc => signy[0].CLK
saa_llc => signy[1].CLK
saa_llc => signy[2].CLK
saa_llc => signy[3].CLK
saa_llc => signy[4].CLK
saa_llc => signy[5].CLK
saa_llc => signy[6].CLK
saa_llc => signy[7].CLK
saa_llc => signy[8].CLK
saa_llc => yuvwa[0].CLK
saa_llc => yuvwa[1].CLK
saa_llc => yuvwa[2].CLK
saa_llc => yuvwa[3].CLK
saa_llc => yuvwa[4].CLK
saa_llc => yuvwa[5].CLK
saa_llc => yuvwa[6].CLK
saa_llc => yuvvld.CLK
saa_llc => vdtmp[0].CLK
saa_llc => vdtmp[1].CLK
saa_llc => vdtmp[2].CLK
saa_llc => vdtmp[3].CLK
saa_llc => vdtmp[4].CLK
saa_llc => vdtmp[5].CLK
saa_llc => vdtmp[6].CLK
saa_llc => vdtmp[7].CLK
saa_llc => udtmp[0].CLK
saa_llc => udtmp[1].CLK
saa_llc => udtmp[2].CLK
saa_llc => udtmp[3].CLK
saa_llc => udtmp[4].CLK
saa_llc => udtmp[5].CLK
saa_llc => udtmp[6].CLK
saa_llc => udtmp[7].CLK
saa_llc => ydtmp[0].CLK
saa_llc => ydtmp[1].CLK
saa_llc => ydtmp[2].CLK
saa_llc => ydtmp[3].CLK
saa_llc => ydtmp[4].CLK
saa_llc => ydtmp[5].CLK
saa_llc => ydtmp[6].CLK
saa_llc => ydtmp[7].CLK
saa_llc => vdata[0].CLK
saa_llc => vdata[1].CLK
saa_llc => vdata[2].CLK
saa_llc => vdata[3].CLK
saa_llc => vdata[4].CLK
saa_llc => vdata[5].CLK
saa_llc => vdata[6].CLK
saa_llc => vdata[7].CLK
saa_llc => udata[0].CLK
saa_llc => udata[1].CLK
saa_llc => udata[2].CLK
saa_llc => udata[3].CLK
saa_llc => udata[4].CLK
saa_llc => udata[5].CLK
saa_llc => udata[6].CLK
saa_llc => udata[7].CLK
saa_llc => ydata[0].CLK
saa_llc => ydata[1].CLK
saa_llc => ydata[2].CLK
saa_llc => ydata[3].CLK
saa_llc => ydata[4].CLK
saa_llc => ydata[5].CLK
saa_llc => ydata[6].CLK
saa_llc => ydata[7].CLK
saa_llc => rowvld.CLK
saa_llc => vidrow[0].CLK
saa_llc => vidrow[1].CLK
saa_llc => vidrow[2].CLK
saa_llc => vidrow[3].CLK
saa_llc => vidrow[4].CLK
saa_llc => vidrow[5].CLK
saa_llc => vidrow[6].CLK
saa_llc => vidrow[7].CLK
saa_llc => vidrow[8].CLK
saa_llc => vdatawf~reg0.CLK
saa_llc => vdatawi~reg0.CLK
saa_llc => vin0_wtfrmf.CLK
saa_llc => vin0_wcnt[0].CLK
saa_llc => vin0_wcnt[1].CLK
saa_llc => vin0_wcnt[2].CLK
saa_llc => vin0_wcnt[3].CLK
saa_llc => vin0_wcnt[4].CLK
saa_llc => vin0_wcnt[5].CLK
saa_llc => vin0_wcnt[6].CLK
saa_llc => rowtime.CLK
saa_llc => rowrspcnt[0].CLK
saa_llc => rowrspcnt[1].CLK
saa_llc => rowrspcnt[2].CLK
saa_llc => rowrspcnt[3].CLK
saa_llc => rowrspcnt[4].CLK
saa_llc => rowrspcnt[5].CLK
saa_llc => rowrspcnt[6].CLK
saa_llc => rowrspcnt[7].CLK
saa_llc => rowrspcnt[8].CLK
saa_llc => rowrspcnt[9].CLK
saa_llc => rowrspcnt[10].CLK
saa_llc => vin_uflg.CLK
saa_llc => vin_yflg.CLK
saa_llc => vin0_cwa0[0].CLK
saa_llc => vin0_cwa0[1].CLK
saa_llc => vin0_cwa0[2].CLK
saa_llc => vin0_cwa0[3].CLK
saa_llc => vin0_cwa0[4].CLK
saa_llc => vin0_cwa0[5].CLK
saa_llc => vin0_wa0[0].CLK
saa_llc => vin0_wa0[1].CLK
saa_llc => vin0_wa0[2].CLK
saa_llc => vin0_wa0[3].CLK
saa_llc => vin0_wa0[4].CLK
saa_llc => vin0_wa0[5].CLK
saa_llc => vin0_wa0[6].CLK
saa_llc => vin0_wa0[7].CLK
saa_llc => vin0_wa00[0].CLK
saa_llc => vin0_wa00[1].CLK
saa_llc => vin0_wa00[2].CLK
saa_llc => vin0_wa00[3].CLK
saa_llc => vin0_wa00[4].CLK
saa_llc => vin0_wa00[5].CLK
saa_llc => vin0_wa00[6].CLK
saa_llc => vin0_wa00[7].CLK
saa_llc => vin_vld.CLK
saa_llc => vin0_wdi0[0].CLK
saa_llc => vin0_wdi0[1].CLK
saa_llc => vin0_wdi0[2].CLK
saa_llc => vin0_wdi0[3].CLK
saa_llc => vin0_wdi0[4].CLK
saa_llc => vin0_wdi0[5].CLK
saa_llc => vin0_wdi0[6].CLK
saa_llc => vin0_wdi0[7].CLK
saa_llc => vin01_we.CLK
saa_llc => vin01_wa[0].CLK
saa_llc => vin01_wa[1].CLK
saa_llc => vin01_wa[2].CLK
saa_llc => vin01_wa[3].CLK
saa_llc => vin01_wa[4].CLK
saa_llc => vin01_wa[5].CLK
saa_llc => vin01_wa[6].CLK
saa_llc => vin01_wa[7].CLK
saa_llc => vin01_wa[8].CLK
saa_llc => vin01_wdi[0].CLK
saa_llc => vin01_wdi[1].CLK
saa_llc => vin01_wdi[2].CLK
saa_llc => vin01_wdi[3].CLK
saa_llc => vin01_wdi[4].CLK
saa_llc => vin01_wdi[5].CLK
saa_llc => vin01_wdi[6].CLK
saa_llc => vin01_wdi[7].CLK
saa_llc => vin_fldi.CLK
saa_llc => vin_odd.CLK
saa_llc => vin_sav.CLK
saa_llc => vin_syni.CLK
saa_llc => vin0d4[0].CLK
saa_llc => vin0d4[1].CLK
saa_llc => vin0d4[2].CLK
saa_llc => vin0d4[3].CLK
saa_llc => vin0d4[4].CLK
saa_llc => vin0d4[5].CLK
saa_llc => vin0d4[6].CLK
saa_llc => vin0d4[7].CLK
saa_llc => vin0d3[0].CLK
saa_llc => vin0d3[1].CLK
saa_llc => vin0d3[2].CLK
saa_llc => vin0d3[3].CLK
saa_llc => vin0d3[4].CLK
saa_llc => vin0d3[5].CLK
saa_llc => vin0d3[6].CLK
saa_llc => vin0d3[7].CLK
saa_llc => vin0d2[0].CLK
saa_llc => vin0d2[1].CLK
saa_llc => vin0d2[2].CLK
saa_llc => vin0d2[3].CLK
saa_llc => vin0d2[4].CLK
saa_llc => vin0d2[5].CLK
saa_llc => vin0d2[6].CLK
saa_llc => vin0d2[7].CLK
saa_llc => vin0d1[0].CLK
saa_llc => vin0d1[1].CLK
saa_llc => vin0d1[2].CLK
saa_llc => vin0d1[3].CLK
saa_llc => vin0d1[4].CLK
saa_llc => vin0d1[5].CLK
saa_llc => vin0d1[6].CLK
saa_llc => vin0d1[7].CLK
saa_vpo[0] => vin0d1[0].DATAIN
saa_vpo[1] => vin0d1[1].DATAIN
saa_vpo[2] => vin0d1[2].DATAIN
saa_vpo[3] => vin0d1[3].DATAIN
saa_vpo[4] => vin0d1[4].DATAIN
saa_vpo[5] => vin0d1[5].DATAIN
saa_vpo[6] => vin0d1[6].DATAIN
saa_vpo[7] => vin0d1[7].DATAIN
rgbdo[0] <= rgbdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[1] <= rgbdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[2] <= rgbdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[3] <= rgbdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[4] <= rgbdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[5] <= rgbdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[6] <= rgbdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[7] <= rgbdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[8] <= rgbdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[9] <= rgbdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[10] <= rgbdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[11] <= rgbdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[12] <= rgbdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[13] <= rgbdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[14] <= rgbdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[15] <= rgbdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[16] <= rgbdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[17] <= rgbdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[18] <= rgbdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[19] <= rgbdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[20] <= rgbdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[21] <= rgbdo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[22] <= rgbdo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[23] <= rgbdo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[24] <= rgbdo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[25] <= rgbdo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[26] <= rgbdo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[27] <= rgbdo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[28] <= rgbdo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[29] <= rgbdo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[30] <= rgbdo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbdo[31] <= rgbdo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbwe <= rgbwe~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbwa[0] <= rgbwa[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbwa[1] <= rgbwa[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbwa[2] <= rgbwa[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbwa[3] <= rgbwa[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbwa[4] <= rgbwa[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbwa[5] <= rgbwa[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vdatawi <= vdatawi~reg0.DB_MAX_OUTPUT_PORT_TYPE
vdatawf <= vdatawf~reg0.DB_MAX_OUTPUT_PORT_TYPE
test <= vin_fldi.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|audio_wm:audio_wm
rstn => i2cwcnt[0].ACLR
rstn => i2cwcnt[1].ACLR
rstn => i2cwcnt[2].ACLR
rstn => i2cwcnt[3].ACLR
rstn => i2cwcnt[4].ACLR
rstn => i2cwcnt[5].ACLR
rstn => i2cwcnt[6].ACLR
rstn => i2ctcnt[0].ACLR
rstn => i2ctcnt[1].ACLR
rstn => i2ctcnt[2].ACLR
rstn => i2ctcnt[3].ACLR
rstn => i2ctcnt[4].ACLR
rstn => i2ctcnt[5].ACLR
rstn => i2ctcnt[6].ACLR
rstn => i2ctcnt[7].ACLR
rstn => i2cwflg.ACLR
rstn => i2c_wdata[0].ACLR
rstn => i2c_wdata[1].ACLR
rstn => i2c_wdata[2].ACLR
rstn => i2c_wdata[3].ACLR
rstn => i2c_wdata[4].ACLR
rstn => i2c_wdata[5].ACLR
rstn => i2c_wdata[6].ACLR
rstn => i2c_wdata[7].ACLR
rstn => i2c_waddr[0].ACLR
rstn => i2c_waddr[1].ACLR
rstn => i2c_waddr[2].ACLR
rstn => i2c_waddr[3].ACLR
rstn => i2c_waddr[4].ACLR
rstn => i2c_waddr[5].ACLR
rstn => i2c_waddr[6].ACLR
rstn => i2c_waddr[7].ACLR
rstn => i2crwi.ACLR
rstn => clk200k.ACLR
rstn => clkcnt[0].ACLR
rstn => clkcnt[1].ACLR
rstn => clkcnt[2].ACLR
rstn => clkcnt[3].ACLR
rstn => clkcnt[4].ACLR
rstn => clkcnt[5].ACLR
rstn => clkcnt[6].ACLR
rstn => clkcnt[7].ACLR
rstn => clkcnt[8].ACLR
rstn => i2c_sclk.PRESET
rstn => i2c_sdat.PRESET
rstn => aud_dacdat~reg0.ACLR
rstn => seti1.ACLR
rstn => seti0.ACLR
rstn => i2cseti.ACLR
rstn => i2c_cnt[0].ACLR
rstn => i2c_cnt[1].ACLR
rstn => i2c_cnt[2].ACLR
rstn => i2c_cnt[3].ACLR
rstn => i2c_cnt[4].ACLR
rstn => i2c_cnt[5].ACLR
rstn => i2c_cnt[6].ACLR
rstn => i2c_cnt[7].ACLR
rstn => lindat[0].ACLR
rstn => lindat[1].ACLR
rstn => lindat[2].ACLR
rstn => lindat[3].ACLR
rstn => lindat[4].ACLR
rstn => lindat[5].ACLR
rstn => lindat[6].ACLR
rstn => lindat[7].ACLR
rstn => lindat[8].ACLR
rstn => lindat[9].ACLR
rstn => lindat[10].ACLR
rstn => lindat[11].ACLR
rstn => lindat[12].ACLR
rstn => lindat[13].ACLR
rstn => lindat[14].ACLR
rstn => lindat[15].ACLR
rstn => lindat[16].ACLR
rstn => lindat[17].ACLR
rstn => lindat[18].ACLR
rstn => lindat[19].ACLR
rstn => lindat[20].ACLR
rstn => lindat[21].ACLR
rstn => lindat[22].ACLR
rstn => lindat[23].ACLR
rstn => linvld0.ACLR
rstn => linrsp[0].ACLR
rstn => linrsp[1].ACLR
rstn => linrsp[2].ACLR
rstn => linrsp[3].ACLR
rstn => linrsp[4].ACLR
rstn => linrsp[5].ACLR
rstn => linrsp[6].ACLR
rstn => linrsp[7].ACLR
rstn => linrsp[8].ACLR
rstn => linrsp[9].ACLR
rstn => linrsp[10].ACLR
rstn => linrsp[11].ACLR
rstn => linrsp[12].ACLR
rstn => linrsp[13].ACLR
rstn => linrsp[14].ACLR
rstn => linrsp[15].ACLR
rstn => linrsp[16].ACLR
rstn => linrsp[17].ACLR
rstn => linrsp[18].ACLR
rstn => linrsp[19].ACLR
rstn => linrsp[20].ACLR
rstn => linrsp[21].ACLR
rstn => linrsp[22].ACLR
rstn => linrsp[23].ACLR
rstn => lrspcnt[0].ACLR
rstn => lrspcnt[1].ACLR
rstn => lrspcnt[2].ACLR
rstn => lrspcnt[3].ACLR
rstn => lrspcnt[4].ACLR
rstn => lrsptime.ACLR
rstn => adclrc1.ACLR
rstn => rindat[0].ACLR
rstn => rindat[1].ACLR
rstn => rindat[2].ACLR
rstn => rindat[3].ACLR
rstn => rindat[4].ACLR
rstn => rindat[5].ACLR
rstn => rindat[6].ACLR
rstn => rindat[7].ACLR
rstn => rindat[8].ACLR
rstn => rindat[9].ACLR
rstn => rindat[10].ACLR
rstn => rindat[11].ACLR
rstn => rindat[12].ACLR
rstn => rindat[13].ACLR
rstn => rindat[14].ACLR
rstn => rindat[15].ACLR
rstn => rindat[16].ACLR
rstn => rindat[17].ACLR
rstn => rindat[18].ACLR
rstn => rindat[19].ACLR
rstn => rindat[20].ACLR
rstn => rindat[21].ACLR
rstn => rindat[22].ACLR
rstn => rindat[23].ACLR
rstn => rinvld0.ACLR
rstn => rinrsp[0].ACLR
rstn => rinrsp[1].ACLR
rstn => rinrsp[2].ACLR
rstn => rinrsp[3].ACLR
rstn => rinrsp[4].ACLR
rstn => rinrsp[5].ACLR
rstn => rinrsp[6].ACLR
rstn => rinrsp[7].ACLR
rstn => rinrsp[8].ACLR
rstn => rinrsp[9].ACLR
rstn => rinrsp[10].ACLR
rstn => rinrsp[11].ACLR
rstn => rinrsp[12].ACLR
rstn => rinrsp[13].ACLR
rstn => rinrsp[14].ACLR
rstn => rinrsp[15].ACLR
rstn => rinrsp[16].ACLR
rstn => rinrsp[17].ACLR
rstn => rinrsp[18].ACLR
rstn => rinrsp[19].ACLR
rstn => rinrsp[20].ACLR
rstn => rinrsp[21].ACLR
rstn => rinrsp[22].ACLR
rstn => rinrsp[23].ACLR
rstn => rrspcnt[0].ACLR
rstn => rrspcnt[1].ACLR
rstn => rrspcnt[2].ACLR
rstn => rrspcnt[3].ACLR
rstn => rrspcnt[4].ACLR
rstn => rrsptime.ACLR
rstn => daclrc1.ACLR
rstn => ldocnt[0].ACLR
rstn => ldocnt[1].ACLR
rstn => ldocnt[2].ACLR
rstn => ldocnt[3].ACLR
rstn => ldocnt[4].ACLR
rstn => ldotime.ACLR
rstn => ldodat[0].ACLR
rstn => ldodat[1].ACLR
rstn => ldodat[2].ACLR
rstn => ldodat[3].ACLR
rstn => ldodat[4].ACLR
rstn => ldodat[5].ACLR
rstn => ldodat[6].ACLR
rstn => ldodat[7].ACLR
rstn => ldodat[8].ACLR
rstn => ldodat[9].ACLR
rstn => ldodat[10].ACLR
rstn => ldodat[11].ACLR
rstn => ldodat[12].ACLR
rstn => ldodat[13].ACLR
rstn => ldodat[14].ACLR
rstn => ldodat[15].ACLR
rstn => ldodat[16].ACLR
rstn => ldodat[17].ACLR
rstn => ldodat[18].ACLR
rstn => ldodat[19].ACLR
rstn => ldodat[20].ACLR
rstn => ldodat[21].ACLR
rstn => ldodat[22].ACLR
rstn => ldodat[23].ACLR
rstn => rdocnt[0].ACLR
rstn => rdocnt[1].ACLR
rstn => rdocnt[2].ACLR
rstn => rdocnt[3].ACLR
rstn => rdocnt[4].ACLR
rstn => rdotime.ACLR
rstn => rdodat[0].ACLR
rstn => rdodat[1].ACLR
rstn => rdodat[2].ACLR
rstn => rdodat[3].ACLR
rstn => rdodat[4].ACLR
rstn => rdodat[5].ACLR
rstn => rdodat[6].ACLR
rstn => rdodat[7].ACLR
rstn => rdodat[8].ACLR
rstn => rdodat[9].ACLR
rstn => rdodat[10].ACLR
rstn => rdodat[11].ACLR
rstn => rdodat[12].ACLR
rstn => rdodat[13].ACLR
rstn => rdodat[14].ACLR
rstn => rdodat[15].ACLR
rstn => rdodat[16].ACLR
rstn => rdodat[17].ACLR
rstn => rdodat[18].ACLR
rstn => rdodat[19].ACLR
rstn => rdodat[20].ACLR
rstn => rdodat[21].ACLR
rstn => rdodat[22].ACLR
rstn => rdodat[23].ACLR
rstn => i2c_ctrl~6.DATAIN
clk100M => clk200k.CLK
clk100M => clkcnt[0].CLK
clk100M => clkcnt[1].CLK
clk100M => clkcnt[2].CLK
clk100M => clkcnt[3].CLK
clk100M => clkcnt[4].CLK
clk100M => clkcnt[5].CLK
clk100M => clkcnt[6].CLK
clk100M => clkcnt[7].CLK
clk100M => clkcnt[8].CLK
aud_en => always1.IN1
aud_en => seti0.DATAIN
aud_bclk => rdocnt[0].CLK
aud_bclk => rdocnt[1].CLK
aud_bclk => rdocnt[2].CLK
aud_bclk => rdocnt[3].CLK
aud_bclk => rdocnt[4].CLK
aud_bclk => rdotime.CLK
aud_bclk => rdodat[0].CLK
aud_bclk => rdodat[1].CLK
aud_bclk => rdodat[2].CLK
aud_bclk => rdodat[3].CLK
aud_bclk => rdodat[4].CLK
aud_bclk => rdodat[5].CLK
aud_bclk => rdodat[6].CLK
aud_bclk => rdodat[7].CLK
aud_bclk => rdodat[8].CLK
aud_bclk => rdodat[9].CLK
aud_bclk => rdodat[10].CLK
aud_bclk => rdodat[11].CLK
aud_bclk => rdodat[12].CLK
aud_bclk => rdodat[13].CLK
aud_bclk => rdodat[14].CLK
aud_bclk => rdodat[15].CLK
aud_bclk => rdodat[16].CLK
aud_bclk => rdodat[17].CLK
aud_bclk => rdodat[18].CLK
aud_bclk => rdodat[19].CLK
aud_bclk => rdodat[20].CLK
aud_bclk => rdodat[21].CLK
aud_bclk => rdodat[22].CLK
aud_bclk => rdodat[23].CLK
aud_bclk => daclrc1.CLK
aud_bclk => ldocnt[0].CLK
aud_bclk => ldocnt[1].CLK
aud_bclk => ldocnt[2].CLK
aud_bclk => ldocnt[3].CLK
aud_bclk => ldocnt[4].CLK
aud_bclk => ldotime.CLK
aud_bclk => ldodat[0].CLK
aud_bclk => ldodat[1].CLK
aud_bclk => ldodat[2].CLK
aud_bclk => ldodat[3].CLK
aud_bclk => ldodat[4].CLK
aud_bclk => ldodat[5].CLK
aud_bclk => ldodat[6].CLK
aud_bclk => ldodat[7].CLK
aud_bclk => ldodat[8].CLK
aud_bclk => ldodat[9].CLK
aud_bclk => ldodat[10].CLK
aud_bclk => ldodat[11].CLK
aud_bclk => ldodat[12].CLK
aud_bclk => ldodat[13].CLK
aud_bclk => ldodat[14].CLK
aud_bclk => ldodat[15].CLK
aud_bclk => ldodat[16].CLK
aud_bclk => ldodat[17].CLK
aud_bclk => ldodat[18].CLK
aud_bclk => ldodat[19].CLK
aud_bclk => ldodat[20].CLK
aud_bclk => ldodat[21].CLK
aud_bclk => ldodat[22].CLK
aud_bclk => ldodat[23].CLK
aud_bclk => rindat[0].CLK
aud_bclk => rindat[1].CLK
aud_bclk => rindat[2].CLK
aud_bclk => rindat[3].CLK
aud_bclk => rindat[4].CLK
aud_bclk => rindat[5].CLK
aud_bclk => rindat[6].CLK
aud_bclk => rindat[7].CLK
aud_bclk => rindat[8].CLK
aud_bclk => rindat[9].CLK
aud_bclk => rindat[10].CLK
aud_bclk => rindat[11].CLK
aud_bclk => rindat[12].CLK
aud_bclk => rindat[13].CLK
aud_bclk => rindat[14].CLK
aud_bclk => rindat[15].CLK
aud_bclk => rindat[16].CLK
aud_bclk => rindat[17].CLK
aud_bclk => rindat[18].CLK
aud_bclk => rindat[19].CLK
aud_bclk => rindat[20].CLK
aud_bclk => rindat[21].CLK
aud_bclk => rindat[22].CLK
aud_bclk => rindat[23].CLK
aud_bclk => rinvld0.CLK
aud_bclk => rinrsp[0].CLK
aud_bclk => rinrsp[1].CLK
aud_bclk => rinrsp[2].CLK
aud_bclk => rinrsp[3].CLK
aud_bclk => rinrsp[4].CLK
aud_bclk => rinrsp[5].CLK
aud_bclk => rinrsp[6].CLK
aud_bclk => rinrsp[7].CLK
aud_bclk => rinrsp[8].CLK
aud_bclk => rinrsp[9].CLK
aud_bclk => rinrsp[10].CLK
aud_bclk => rinrsp[11].CLK
aud_bclk => rinrsp[12].CLK
aud_bclk => rinrsp[13].CLK
aud_bclk => rinrsp[14].CLK
aud_bclk => rinrsp[15].CLK
aud_bclk => rinrsp[16].CLK
aud_bclk => rinrsp[17].CLK
aud_bclk => rinrsp[18].CLK
aud_bclk => rinrsp[19].CLK
aud_bclk => rinrsp[20].CLK
aud_bclk => rinrsp[21].CLK
aud_bclk => rinrsp[22].CLK
aud_bclk => rinrsp[23].CLK
aud_bclk => rrspcnt[0].CLK
aud_bclk => rrspcnt[1].CLK
aud_bclk => rrspcnt[2].CLK
aud_bclk => rrspcnt[3].CLK
aud_bclk => rrspcnt[4].CLK
aud_bclk => rrsptime.CLK
aud_bclk => lindat[0].CLK
aud_bclk => lindat[1].CLK
aud_bclk => lindat[2].CLK
aud_bclk => lindat[3].CLK
aud_bclk => lindat[4].CLK
aud_bclk => lindat[5].CLK
aud_bclk => lindat[6].CLK
aud_bclk => lindat[7].CLK
aud_bclk => lindat[8].CLK
aud_bclk => lindat[9].CLK
aud_bclk => lindat[10].CLK
aud_bclk => lindat[11].CLK
aud_bclk => lindat[12].CLK
aud_bclk => lindat[13].CLK
aud_bclk => lindat[14].CLK
aud_bclk => lindat[15].CLK
aud_bclk => lindat[16].CLK
aud_bclk => lindat[17].CLK
aud_bclk => lindat[18].CLK
aud_bclk => lindat[19].CLK
aud_bclk => lindat[20].CLK
aud_bclk => lindat[21].CLK
aud_bclk => lindat[22].CLK
aud_bclk => lindat[23].CLK
aud_bclk => linvld0.CLK
aud_bclk => linrsp[0].CLK
aud_bclk => linrsp[1].CLK
aud_bclk => linrsp[2].CLK
aud_bclk => linrsp[3].CLK
aud_bclk => linrsp[4].CLK
aud_bclk => linrsp[5].CLK
aud_bclk => linrsp[6].CLK
aud_bclk => linrsp[7].CLK
aud_bclk => linrsp[8].CLK
aud_bclk => linrsp[9].CLK
aud_bclk => linrsp[10].CLK
aud_bclk => linrsp[11].CLK
aud_bclk => linrsp[12].CLK
aud_bclk => linrsp[13].CLK
aud_bclk => linrsp[14].CLK
aud_bclk => linrsp[15].CLK
aud_bclk => linrsp[16].CLK
aud_bclk => linrsp[17].CLK
aud_bclk => linrsp[18].CLK
aud_bclk => linrsp[19].CLK
aud_bclk => linrsp[20].CLK
aud_bclk => linrsp[21].CLK
aud_bclk => linrsp[22].CLK
aud_bclk => linrsp[23].CLK
aud_bclk => lrspcnt[0].CLK
aud_bclk => lrspcnt[1].CLK
aud_bclk => lrspcnt[2].CLK
aud_bclk => lrspcnt[3].CLK
aud_bclk => lrspcnt[4].CLK
aud_bclk => lrsptime.CLK
aud_bclk => adclrc1.CLK
aud_bclk => aud_dacdat~reg0.CLK
aud_sclk <= i2c_sclk.DB_MAX_OUTPUT_PORT_TYPE
aud_sdin <= i2c_sdat.DB_MAX_OUTPUT_PORT_TYPE
aud_adcdat => linrsp.DATAB
aud_adcdat => linrsp.DATAB
aud_adcdat => linrsp.DATAB
aud_adcdat => linrsp.DATAB
aud_adcdat => linrsp.DATAB
aud_adcdat => linrsp.DATAB
aud_adcdat => linrsp.DATAB
aud_adcdat => linrsp.DATAB
aud_adcdat => linrsp.DATAB
aud_adcdat => linrsp.DATAB
aud_adcdat => linrsp.DATAB
aud_adcdat => linrsp.DATAB
aud_adcdat => linrsp.DATAB
aud_adcdat => linrsp.DATAB
aud_adcdat => linrsp.DATAB
aud_adcdat => linrsp.DATAB
aud_adcdat => linrsp.DATAB
aud_adcdat => linrsp.DATAB
aud_adcdat => linrsp.DATAB
aud_adcdat => linrsp.DATAB
aud_adcdat => linrsp.DATAB
aud_adcdat => linrsp.DATAB
aud_adcdat => linrsp.DATAB
aud_adcdat => linrsp.DATAB
aud_adcdat => rinrsp.DATAB
aud_adcdat => rinrsp.DATAB
aud_adcdat => rinrsp.DATAB
aud_adcdat => rinrsp.DATAB
aud_adcdat => rinrsp.DATAB
aud_adcdat => rinrsp.DATAB
aud_adcdat => rinrsp.DATAB
aud_adcdat => rinrsp.DATAB
aud_adcdat => rinrsp.DATAB
aud_adcdat => rinrsp.DATAB
aud_adcdat => rinrsp.DATAB
aud_adcdat => rinrsp.DATAB
aud_adcdat => rinrsp.DATAB
aud_adcdat => rinrsp.DATAB
aud_adcdat => rinrsp.DATAB
aud_adcdat => rinrsp.DATAB
aud_adcdat => rinrsp.DATAB
aud_adcdat => rinrsp.DATAB
aud_adcdat => rinrsp.DATAB
aud_adcdat => rinrsp.DATAB
aud_adcdat => rinrsp.DATAB
aud_adcdat => rinrsp.DATAB
aud_adcdat => rinrsp.DATAB
aud_adcdat => rinrsp.DATAB
aud_adclrc => always8.IN1
aud_adclrc => adclrc1.DATAIN
aud_adclrc => always7.IN1
aud_daclrc => always10.IN1
aud_daclrc => daclrc1.DATAIN
aud_daclrc => always9.IN1
aud_dacdat <= aud_dacdat~reg0.DB_MAX_OUTPUT_PORT_TYPE
test <= <GND>


|Test_top|IR_TOP:IR_TOP
clk100M => ir_vld~reg0.CLK
clk100M => ir_data[0]~reg0.CLK
clk100M => ir_data[1]~reg0.CLK
clk100M => ir_data[2]~reg0.CLK
clk100M => ir_data[3]~reg0.CLK
clk100M => ir_data[4]~reg0.CLK
clk100M => ir_data[5]~reg0.CLK
clk100M => ir_data[6]~reg0.CLK
clk100M => ir_data[7]~reg0.CLK
clk100M => ir_data[8]~reg0.CLK
clk100M => ir_data[9]~reg0.CLK
clk100M => ir_data[10]~reg0.CLK
clk100M => ir_data[11]~reg0.CLK
clk100M => ir_data[12]~reg0.CLK
clk100M => ir_data[13]~reg0.CLK
clk100M => ir_data[14]~reg0.CLK
clk100M => ir_data[15]~reg0.CLK
clk100M => ir_data[16]~reg0.CLK
clk100M => ir_data[17]~reg0.CLK
clk100M => ir_data[18]~reg0.CLK
clk100M => ir_data[19]~reg0.CLK
clk100M => ir_data[20]~reg0.CLK
clk100M => ir_data[21]~reg0.CLK
clk100M => ir_data[22]~reg0.CLK
clk100M => ir_data[23]~reg0.CLK
clk100M => ir_data[24]~reg0.CLK
clk100M => ir_data[25]~reg0.CLK
clk100M => ir_data[26]~reg0.CLK
clk100M => ir_data[27]~reg0.CLK
clk100M => ir_data[28]~reg0.CLK
clk100M => ir_data[29]~reg0.CLK
clk100M => ir_data[30]~reg0.CLK
clk100M => ir_data[31]~reg0.CLK
clk100M => bintime2.CLK
clk100M => bintime1.CLK
clk100M => bin32_vld.CLK
clk100M => bin_dat[0].CLK
clk100M => bin_dat[1].CLK
clk100M => bin_dat[2].CLK
clk100M => bin_dat[3].CLK
clk100M => bin_dat[4].CLK
clk100M => bin_dat[5].CLK
clk100M => bin_dat[6].CLK
clk100M => bin_dat[7].CLK
clk100M => bin_dat[8].CLK
clk100M => bin_dat[9].CLK
clk100M => bin_dat[10].CLK
clk100M => bin_dat[11].CLK
clk100M => bin_dat[12].CLK
clk100M => bin_dat[13].CLK
clk100M => bin_dat[14].CLK
clk100M => bin_dat[15].CLK
clk100M => bin_dat[16].CLK
clk100M => bin_dat[17].CLK
clk100M => bin_dat[18].CLK
clk100M => bin_dat[19].CLK
clk100M => bin_dat[20].CLK
clk100M => bin_dat[21].CLK
clk100M => bin_dat[22].CLK
clk100M => bin_dat[23].CLK
clk100M => bin_dat[24].CLK
clk100M => bin_dat[25].CLK
clk100M => bin_dat[26].CLK
clk100M => bin_dat[27].CLK
clk100M => bin_dat[28].CLK
clk100M => bin_dat[29].CLK
clk100M => bin_dat[30].CLK
clk100M => bin_dat[31].CLK
clk100M => bintime.CLK
clk100M => bincnt[0].CLK
clk100M => bincnt[1].CLK
clk100M => bincnt[2].CLK
clk100M => bincnt[3].CLK
clk100M => bincnt[4].CLK
clk100M => bincnt[5].CLK
clk100M => bincnt[6].CLK
clk100M => bin_1.CLK
clk100M => bin_0.CLK
clk100M => headrpt.CLK
clk100M => headflg.CLK
clk100M => high_225ms.CLK
clk100M => high_17ms.CLK
clk100M => high_56ms.CLK
clk100M => low_56ms.CLK
clk100M => high_45ms.CLK
clk100M => low_9ms.CLK
clk100M => highend2.CLK
clk100M => highend1.CLK
clk100M => highend.CLK
clk100M => htimelast[15].CLK
clk100M => htimelast[16].CLK
clk100M => htimelast[17].CLK
clk100M => htimelast[18].CLK
clk100M => htimelast[19].CLK
clk100M => htimelast[20].CLK
clk100M => htimecnt[0].CLK
clk100M => htimecnt[1].CLK
clk100M => htimecnt[2].CLK
clk100M => htimecnt[3].CLK
clk100M => htimecnt[4].CLK
clk100M => htimecnt[5].CLK
clk100M => htimecnt[6].CLK
clk100M => htimecnt[7].CLK
clk100M => htimecnt[8].CLK
clk100M => htimecnt[9].CLK
clk100M => htimecnt[10].CLK
clk100M => htimecnt[11].CLK
clk100M => htimecnt[12].CLK
clk100M => htimecnt[13].CLK
clk100M => htimecnt[14].CLK
clk100M => htimecnt[15].CLK
clk100M => htimecnt[16].CLK
clk100M => htimecnt[17].CLK
clk100M => htimecnt[18].CLK
clk100M => htimecnt[19].CLK
clk100M => htimecnt[20].CLK
clk100M => ltimelast[14].CLK
clk100M => ltimelast[15].CLK
clk100M => ltimelast[16].CLK
clk100M => ltimelast[17].CLK
clk100M => ltimelast[18].CLK
clk100M => ltimelast[19].CLK
clk100M => ltimelast[20].CLK
clk100M => ltimecnt[0].CLK
clk100M => ltimecnt[1].CLK
clk100M => ltimecnt[2].CLK
clk100M => ltimecnt[3].CLK
clk100M => ltimecnt[4].CLK
clk100M => ltimecnt[5].CLK
clk100M => ltimecnt[6].CLK
clk100M => ltimecnt[7].CLK
clk100M => ltimecnt[8].CLK
clk100M => ltimecnt[9].CLK
clk100M => ltimecnt[10].CLK
clk100M => ltimecnt[11].CLK
clk100M => ltimecnt[12].CLK
clk100M => ltimecnt[13].CLK
clk100M => ltimecnt[14].CLK
clk100M => ltimecnt[15].CLK
clk100M => ltimecnt[16].CLK
clk100M => ltimecnt[17].CLK
clk100M => ltimecnt[18].CLK
clk100M => ltimecnt[19].CLK
clk100M => ltimecnt[20].CLK
clk100M => irdin3.CLK
clk100M => irdin2.CLK
clk100M => irdin1.CLK
clk100M => ir_reg1.CLK
clk100M => ir_reg.CLK
clk100M => ctrl~5.DATAIN
rstn => bin_1.ACLR
rstn => bin_0.ACLR
rstn => headrpt.ACLR
rstn => headflg.ACLR
rstn => high_225ms.ACLR
rstn => high_17ms.ACLR
rstn => high_56ms.ACLR
rstn => low_56ms.ACLR
rstn => high_45ms.ACLR
rstn => low_9ms.ACLR
rstn => highend2.ACLR
rstn => highend1.ACLR
rstn => highend.ACLR
rstn => htimelast[15].ACLR
rstn => htimelast[16].ACLR
rstn => htimelast[17].ACLR
rstn => htimelast[18].ACLR
rstn => htimelast[19].ACLR
rstn => htimelast[20].ACLR
rstn => htimecnt[0].ACLR
rstn => htimecnt[1].ACLR
rstn => htimecnt[2].ACLR
rstn => htimecnt[3].ACLR
rstn => htimecnt[4].ACLR
rstn => htimecnt[5].ACLR
rstn => htimecnt[6].ACLR
rstn => htimecnt[7].ACLR
rstn => htimecnt[8].ACLR
rstn => htimecnt[9].ACLR
rstn => htimecnt[10].ACLR
rstn => htimecnt[11].ACLR
rstn => htimecnt[12].ACLR
rstn => htimecnt[13].ACLR
rstn => htimecnt[14].ACLR
rstn => htimecnt[15].ACLR
rstn => htimecnt[16].ACLR
rstn => htimecnt[17].ACLR
rstn => htimecnt[18].ACLR
rstn => htimecnt[19].ACLR
rstn => htimecnt[20].ACLR
rstn => ltimelast[14].ACLR
rstn => ltimelast[15].ACLR
rstn => ltimelast[16].ACLR
rstn => ltimelast[17].ACLR
rstn => ltimelast[18].ACLR
rstn => ltimelast[19].ACLR
rstn => ltimelast[20].ACLR
rstn => ltimecnt[0].ACLR
rstn => ltimecnt[1].ACLR
rstn => ltimecnt[2].ACLR
rstn => ltimecnt[3].ACLR
rstn => ltimecnt[4].ACLR
rstn => ltimecnt[5].ACLR
rstn => ltimecnt[6].ACLR
rstn => ltimecnt[7].ACLR
rstn => ltimecnt[8].ACLR
rstn => ltimecnt[9].ACLR
rstn => ltimecnt[10].ACLR
rstn => ltimecnt[11].ACLR
rstn => ltimecnt[12].ACLR
rstn => ltimecnt[13].ACLR
rstn => ltimecnt[14].ACLR
rstn => ltimecnt[15].ACLR
rstn => ltimecnt[16].ACLR
rstn => ltimecnt[17].ACLR
rstn => ltimecnt[18].ACLR
rstn => ltimecnt[19].ACLR
rstn => ltimecnt[20].ACLR
rstn => irdin3.ACLR
rstn => irdin2.ACLR
rstn => irdin1.ACLR
rstn => ir_reg1.ACLR
rstn => ir_reg.ACLR
rstn => ir_vld~reg0.ACLR
rstn => ir_data[0]~reg0.ACLR
rstn => ir_data[1]~reg0.ACLR
rstn => ir_data[2]~reg0.ACLR
rstn => ir_data[3]~reg0.ACLR
rstn => ir_data[4]~reg0.ACLR
rstn => ir_data[5]~reg0.ACLR
rstn => ir_data[6]~reg0.ACLR
rstn => ir_data[7]~reg0.ACLR
rstn => ir_data[8]~reg0.ACLR
rstn => ir_data[9]~reg0.ACLR
rstn => ir_data[10]~reg0.ACLR
rstn => ir_data[11]~reg0.ACLR
rstn => ir_data[12]~reg0.ACLR
rstn => ir_data[13]~reg0.ACLR
rstn => ir_data[14]~reg0.ACLR
rstn => ir_data[15]~reg0.ACLR
rstn => ir_data[16]~reg0.ACLR
rstn => ir_data[17]~reg0.ACLR
rstn => ir_data[18]~reg0.ACLR
rstn => ir_data[19]~reg0.ACLR
rstn => ir_data[20]~reg0.ACLR
rstn => ir_data[21]~reg0.ACLR
rstn => ir_data[22]~reg0.ACLR
rstn => ir_data[23]~reg0.ACLR
rstn => ir_data[24]~reg0.ACLR
rstn => ir_data[25]~reg0.ACLR
rstn => ir_data[26]~reg0.ACLR
rstn => ir_data[27]~reg0.ACLR
rstn => ir_data[28]~reg0.ACLR
rstn => ir_data[29]~reg0.ACLR
rstn => ir_data[30]~reg0.ACLR
rstn => ir_data[31]~reg0.ACLR
rstn => bintime2.ACLR
rstn => bintime1.ACLR
rstn => bin32_vld.ACLR
rstn => bin_dat[0].ACLR
rstn => bin_dat[1].ACLR
rstn => bin_dat[2].ACLR
rstn => bin_dat[3].ACLR
rstn => bin_dat[4].ACLR
rstn => bin_dat[5].ACLR
rstn => bin_dat[6].ACLR
rstn => bin_dat[7].ACLR
rstn => bin_dat[8].ACLR
rstn => bin_dat[9].ACLR
rstn => bin_dat[10].ACLR
rstn => bin_dat[11].ACLR
rstn => bin_dat[12].ACLR
rstn => bin_dat[13].ACLR
rstn => bin_dat[14].ACLR
rstn => bin_dat[15].ACLR
rstn => bin_dat[16].ACLR
rstn => bin_dat[17].ACLR
rstn => bin_dat[18].ACLR
rstn => bin_dat[19].ACLR
rstn => bin_dat[20].ACLR
rstn => bin_dat[21].ACLR
rstn => bin_dat[22].ACLR
rstn => bin_dat[23].ACLR
rstn => bin_dat[24].ACLR
rstn => bin_dat[25].ACLR
rstn => bin_dat[26].ACLR
rstn => bin_dat[27].ACLR
rstn => bin_dat[28].ACLR
rstn => bin_dat[29].ACLR
rstn => bin_dat[30].ACLR
rstn => bin_dat[31].ACLR
rstn => bintime.ACLR
rstn => bincnt[0].ACLR
rstn => bincnt[1].ACLR
rstn => bincnt[2].ACLR
rstn => bincnt[3].ACLR
rstn => bincnt[4].ACLR
rstn => bincnt[5].ACLR
rstn => bincnt[6].ACLR
rstn => ctrl~7.DATAIN
ir_din => irdin1.DATAIN
ir_din => always0.IN1
ir_data[0] <= ir_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[1] <= ir_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[2] <= ir_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[3] <= ir_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[4] <= ir_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[5] <= ir_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[6] <= ir_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[7] <= ir_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[8] <= ir_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[9] <= ir_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[10] <= ir_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[11] <= ir_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[12] <= ir_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[13] <= ir_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[14] <= ir_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[15] <= ir_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[16] <= ir_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[17] <= ir_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[18] <= ir_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[19] <= ir_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[20] <= ir_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[21] <= ir_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[22] <= ir_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[23] <= ir_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[24] <= ir_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[25] <= ir_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[26] <= ir_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[27] <= ir_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[28] <= ir_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[29] <= ir_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[30] <= ir_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_data[31] <= ir_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_vld <= ir_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE
test <= test.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|DS1302Z_TOP:RTCt
rstn => rstn.IN1
clk50M => clk50M.IN1
rtc_rstn <= DS1302_CTL:I_DS1302_CTL.rtc_rstn
rtc_clk <= DS1302_CTL:I_DS1302_CTL.rtc_clk
rtc_dat <> DS1302_CTL:I_DS1302_CTL.rtc_dat
rtc_time[0] <= SEC_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
rtc_time[1] <= SEC_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
rtc_time[2] <= SEC_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
rtc_time[3] <= SEC_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
rtc_time[4] <= SEC_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
rtc_time[5] <= SEC_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
rtc_time[6] <= SEC_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
rtc_time[7] <= SEC_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
rtc_time[8] <= MIN_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
rtc_time[9] <= MIN_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
rtc_time[10] <= MIN_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
rtc_time[11] <= MIN_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
rtc_time[12] <= MIN_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
rtc_time[13] <= MIN_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
rtc_time[14] <= MIN_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
rtc_time[15] <= MIN_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
rtc_time[16] <= HR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
rtc_time[17] <= HR_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
rtc_time[18] <= HR_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
rtc_time[19] <= HR_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
rtc_time[20] <= HR_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
rtc_time[21] <= HR_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
rtc_time[22] <= HR_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
rtc_time[23] <= HR_DATA[7].DB_MAX_OUTPUT_PORT_TYPE


|Test_top|DS1302Z_TOP:RTCt|DS1302_CTL:I_DS1302_CTL
rstn => DATA_R[0]~reg0.ACLR
rstn => DATA_R[1]~reg0.ACLR
rstn => DATA_R[2]~reg0.ACLR
rstn => DATA_R[3]~reg0.ACLR
rstn => DATA_R[4]~reg0.ACLR
rstn => DATA_R[5]~reg0.ACLR
rstn => DATA_R[6]~reg0.ACLR
rstn => DATA_R[7]~reg0.ACLR
rstn => rtc_clk~reg0.ACLR
rstn => RTC_BUSY~reg0.PRESET
rstn => SHIFT_REG_W[0].ACLR
rstn => SHIFT_REG_W[1].ACLR
rstn => SHIFT_REG_W[2].ACLR
rstn => SHIFT_REG_W[3].ACLR
rstn => SHIFT_REG_W[4].ACLR
rstn => SHIFT_REG_W[5].ACLR
rstn => SHIFT_REG_W[6].ACLR
rstn => SHIFT_REG_W[7].ACLR
rstn => SHIFT_REG_R[0].ACLR
rstn => SHIFT_REG_R[1].ACLR
rstn => SHIFT_REG_R[2].ACLR
rstn => SHIFT_REG_R[3].ACLR
rstn => SHIFT_REG_R[4].ACLR
rstn => SHIFT_REG_R[5].ACLR
rstn => SHIFT_REG_R[6].ACLR
rstn => SHIFT_REG_R[7].ACLR
rstn => TIME_CNT[0].ACLR
rstn => TIME_CNT[1].ACLR
rstn => TIME_CNT[2].ACLR
rstn => TIME_CNT[3].ACLR
rstn => TIME_CNT[4].ACLR
rstn => TIME_CNT[5].ACLR
rstn => TIME_CNT[6].ACLR
rstn => BIT_CNT[0].ACLR
rstn => BIT_CNT[1].ACLR
rstn => BIT_CNT[2].ACLR
rstn => BIT_CNT[3].ACLR
rstn => SM_RTC_CS~3.DATAIN
clk50M => rtc_clk~reg0.CLK
clk50M => BIT_CNT[0].CLK
clk50M => BIT_CNT[1].CLK
clk50M => BIT_CNT[2].CLK
clk50M => BIT_CNT[3].CLK
clk50M => TIME_CNT[0].CLK
clk50M => TIME_CNT[1].CLK
clk50M => TIME_CNT[2].CLK
clk50M => TIME_CNT[3].CLK
clk50M => TIME_CNT[4].CLK
clk50M => TIME_CNT[5].CLK
clk50M => TIME_CNT[6].CLK
clk50M => SHIFT_REG_R[0].CLK
clk50M => SHIFT_REG_R[1].CLK
clk50M => SHIFT_REG_R[2].CLK
clk50M => SHIFT_REG_R[3].CLK
clk50M => SHIFT_REG_R[4].CLK
clk50M => SHIFT_REG_R[5].CLK
clk50M => SHIFT_REG_R[6].CLK
clk50M => SHIFT_REG_R[7].CLK
clk50M => SHIFT_REG_W[0].CLK
clk50M => SHIFT_REG_W[1].CLK
clk50M => SHIFT_REG_W[2].CLK
clk50M => SHIFT_REG_W[3].CLK
clk50M => SHIFT_REG_W[4].CLK
clk50M => SHIFT_REG_W[5].CLK
clk50M => SHIFT_REG_W[6].CLK
clk50M => SHIFT_REG_W[7].CLK
clk50M => RTC_BUSY~reg0.CLK
clk50M => DATA_R[0]~reg0.CLK
clk50M => DATA_R[1]~reg0.CLK
clk50M => DATA_R[2]~reg0.CLK
clk50M => DATA_R[3]~reg0.CLK
clk50M => DATA_R[4]~reg0.CLK
clk50M => DATA_R[5]~reg0.CLK
clk50M => DATA_R[6]~reg0.CLK
clk50M => DATA_R[7]~reg0.CLK
clk50M => SM_RTC_CS~1.DATAIN
OP_RTC_START => Selector1.IN3
OP_RTC_START => Selector0.IN1
OP_WR => always5.IN0
OP_WR => always15.IN1
OP_WR => always15.IN1
OP_WR => always5.IN0
OP_ADDR[0] => ~NO_FANOUT~
OP_ADDR[1] => SHIFT_REG_W_N.DATAB
OP_ADDR[1] => SHIFT_REG_W_N[1].DATAB
OP_ADDR[2] => SHIFT_REG_W_N.DATAB
OP_ADDR[2] => SHIFT_REG_W_N[2].DATAB
OP_ADDR[3] => SHIFT_REG_W_N.DATAB
OP_ADDR[3] => SHIFT_REG_W_N[3].DATAB
OP_ADDR[4] => SHIFT_REG_W_N.DATAB
OP_ADDR[4] => SHIFT_REG_W_N[4].DATAB
OP_ADDR[5] => SHIFT_REG_W_N.DATAB
OP_ADDR[5] => SHIFT_REG_W_N[5].DATAB
OP_ADDR[6] => SHIFT_REG_W_N.DATAB
OP_ADDR[6] => SHIFT_REG_W_N[6].DATAB
OP_ADDR[7] => SHIFT_REG_W_N.DATAB
OP_ADDR[7] => SHIFT_REG_W_N[7].DATAB
rtc_rstn <= rtc_rstn.DB_MAX_OUTPUT_PORT_TYPE
rtc_clk <= rtc_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_dat <> rtc_dat
DATA_W[0] => SHIFT_REG_W_N.DATAB
DATA_W[1] => SHIFT_REG_W_N.DATAB
DATA_W[2] => SHIFT_REG_W_N.DATAB
DATA_W[3] => SHIFT_REG_W_N.DATAB
DATA_W[4] => SHIFT_REG_W_N.DATAB
DATA_W[5] => SHIFT_REG_W_N.DATAB
DATA_W[6] => SHIFT_REG_W_N.DATAB
DATA_W[7] => SHIFT_REG_W_N.DATAB
DATA_R[0] <= DATA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_R[1] <= DATA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_R[2] <= DATA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_R[3] <= DATA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_R[4] <= DATA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_R[5] <= DATA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_R[6] <= DATA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_R[7] <= DATA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RTC_BUSY <= RTC_BUSY~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|vga_top:VGAt
clk65M => frmdtmp[0].CLK
clk65M => frmdtmp[1].CLK
clk65M => frmdtmp[2].CLK
clk65M => frmdtmp[3].CLK
clk65M => frmdtmp[4].CLK
clk65M => frmdtmp[5].CLK
clk65M => frmdtmp[6].CLK
clk65M => frmdtmp[7].CLK
clk65M => hpixcnt[0].CLK
clk65M => hpixcnt[1].CLK
clk65M => hpixcnt[2].CLK
clk65M => hpixcnt[3].CLK
clk65M => hpixcnt[4].CLK
clk65M => hpixcnt[5].CLK
clk65M => hpixcnt[6].CLK
clk65M => hpixcnt[7].CLK
clk65M => hpixcnt[8].CLK
clk65M => hpixcnt[9].CLK
clk65M => vga_b[0]~reg0.CLK
clk65M => vga_b[1]~reg0.CLK
clk65M => vga_b[2]~reg0.CLK
clk65M => vga_b[3]~reg0.CLK
clk65M => vga_b[4]~reg0.CLK
clk65M => vga_b[5]~reg0.CLK
clk65M => vga_b[6]~reg0.CLK
clk65M => vga_b[7]~reg0.CLK
clk65M => vga_g[0]~reg0.CLK
clk65M => vga_g[1]~reg0.CLK
clk65M => vga_g[2]~reg0.CLK
clk65M => vga_g[3]~reg0.CLK
clk65M => vga_g[4]~reg0.CLK
clk65M => vga_g[5]~reg0.CLK
clk65M => vga_g[6]~reg0.CLK
clk65M => vga_g[7]~reg0.CLK
clk65M => vga_r[0]~reg0.CLK
clk65M => vga_r[1]~reg0.CLK
clk65M => vga_r[2]~reg0.CLK
clk65M => vga_r[3]~reg0.CLK
clk65M => vga_r[4]~reg0.CLK
clk65M => vga_r[5]~reg0.CLK
clk65M => vga_r[6]~reg0.CLK
clk65M => vga_r[7]~reg0.CLK
clk65M => frminit.CLK
clk65M => vdisply.CLK
clk65M => hdisply.CLK
clk65M => vgahs1.CLK
clk65M => vga_vs~reg0.CLK
clk65M => vga_hs~reg0.CLK
clk65M => vcnt[0].CLK
clk65M => vcnt[1].CLK
clk65M => vcnt[2].CLK
clk65M => vcnt[3].CLK
clk65M => vcnt[4].CLK
clk65M => vcnt[5].CLK
clk65M => vcnt[6].CLK
clk65M => vcnt[7].CLK
clk65M => vcnt[8].CLK
clk65M => vcnt[9].CLK
clk65M => hcnt[0].CLK
clk65M => hcnt[1].CLK
clk65M => hcnt[2].CLK
clk65M => hcnt[3].CLK
clk65M => hcnt[4].CLK
clk65M => hcnt[5].CLK
clk65M => hcnt[6].CLK
clk65M => hcnt[7].CLK
clk65M => hcnt[8].CLK
clk65M => hcnt[9].CLK
clk65M => hcnt[10].CLK
clk65M => vga_clk.DATAIN
rstn => frmdtmp[0].ACLR
rstn => frmdtmp[1].ACLR
rstn => frmdtmp[2].PRESET
rstn => frmdtmp[3].ACLR
rstn => frmdtmp[4].ACLR
rstn => frmdtmp[5].PRESET
rstn => frmdtmp[6].PRESET
rstn => frmdtmp[7].ACLR
rstn => hpixcnt[0].ACLR
rstn => hpixcnt[1].ACLR
rstn => hpixcnt[2].ACLR
rstn => hpixcnt[3].ACLR
rstn => hpixcnt[4].ACLR
rstn => hpixcnt[5].ACLR
rstn => hpixcnt[6].ACLR
rstn => hpixcnt[7].ACLR
rstn => hpixcnt[8].ACLR
rstn => hpixcnt[9].ACLR
rstn => vga_b[0]~reg0.ACLR
rstn => vga_b[1]~reg0.ACLR
rstn => vga_b[2]~reg0.ACLR
rstn => vga_b[3]~reg0.ACLR
rstn => vga_b[4]~reg0.ACLR
rstn => vga_b[5]~reg0.ACLR
rstn => vga_b[6]~reg0.ACLR
rstn => vga_b[7]~reg0.ACLR
rstn => vga_g[0]~reg0.ACLR
rstn => vga_g[1]~reg0.ACLR
rstn => vga_g[2]~reg0.ACLR
rstn => vga_g[3]~reg0.ACLR
rstn => vga_g[4]~reg0.ACLR
rstn => vga_g[5]~reg0.ACLR
rstn => vga_g[6]~reg0.ACLR
rstn => vga_g[7]~reg0.ACLR
rstn => vga_r[0]~reg0.ACLR
rstn => vga_r[1]~reg0.ACLR
rstn => vga_r[2]~reg0.ACLR
rstn => vga_r[3]~reg0.ACLR
rstn => vga_r[4]~reg0.ACLR
rstn => vga_r[5]~reg0.ACLR
rstn => vga_r[6]~reg0.ACLR
rstn => vga_r[7]~reg0.ACLR
rstn => frminit.ACLR
rstn => vdisply.ACLR
rstn => hdisply.ACLR
rstn => vgahs1.ACLR
rstn => vga_vs~reg0.PRESET
rstn => vga_hs~reg0.PRESET
rstn => vcnt[0].ACLR
rstn => vcnt[1].ACLR
rstn => vcnt[2].ACLR
rstn => vcnt[3].ACLR
rstn => vcnt[4].ACLR
rstn => vcnt[5].ACLR
rstn => vcnt[6].ACLR
rstn => vcnt[7].ACLR
rstn => vcnt[8].ACLR
rstn => vcnt[9].ACLR
rstn => hcnt[0].ACLR
rstn => hcnt[1].ACLR
rstn => hcnt[2].ACLR
rstn => hcnt[3].ACLR
rstn => hcnt[4].ACLR
rstn => hcnt[5].ACLR
rstn => hcnt[6].ACLR
rstn => hcnt[7].ACLR
rstn => hcnt[8].ACLR
rstn => hcnt[9].ACLR
rstn => hcnt[10].ACLR
vga_en => vga_r.OUTPUTSELECT
vga_en => vga_r.OUTPUTSELECT
vga_en => vga_r.OUTPUTSELECT
vga_en => vga_r.OUTPUTSELECT
vga_en => vga_r.OUTPUTSELECT
vga_en => vga_r.OUTPUTSELECT
vga_en => vga_r.OUTPUTSELECT
vga_en => vga_r.OUTPUTSELECT
vga_en => vga_g.OUTPUTSELECT
vga_en => vga_g.OUTPUTSELECT
vga_en => vga_g.OUTPUTSELECT
vga_en => vga_g.OUTPUTSELECT
vga_en => vga_g.OUTPUTSELECT
vga_en => vga_g.OUTPUTSELECT
vga_en => vga_g.OUTPUTSELECT
vga_en => vga_g.OUTPUTSELECT
vga_en => vga_b.OUTPUTSELECT
vga_en => vga_b.OUTPUTSELECT
vga_en => vga_b.OUTPUTSELECT
vga_en => vga_b.OUTPUTSELECT
vga_en => vga_b.OUTPUTSELECT
vga_en => vga_b.OUTPUTSELECT
vga_en => vga_b.OUTPUTSELECT
vga_en => vga_b.OUTPUTSELECT
vga_hs <= vga_hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_vs <= vga_vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[0] <= vga_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= vga_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= vga_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= vga_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[4] <= vga_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[5] <= vga_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[6] <= vga_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[7] <= vga_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= vga_g[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= vga_g[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= vga_g[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= vga_g[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[4] <= vga_g[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[5] <= vga_g[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[6] <= vga_g[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[7] <= vga_g[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= vga_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= vga_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= vga_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= vga_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[4] <= vga_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[5] <= vga_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[6] <= vga_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[7] <= vga_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blk <= vga_blk.DB_MAX_OUTPUT_PORT_TYPE
vga_syn <= <GND>
vga_clk <= clk65M.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|UART_TOP:UARTt
SYSCLK => SYSCLK.IN2
RST_B => RST_B_SYNC.ACLR
UART_RX_I => UART_RX_I.IN1
UART_TX_O <= UART_TX:I_UART_TX.UART_TX_O
uart_recdi[0] <= UART_RX:I_UART_RX.UART_RX_DATA
uart_recdi[1] <= UART_RX:I_UART_RX.UART_RX_DATA
uart_recdi[2] <= UART_RX:I_UART_RX.UART_RX_DATA
uart_recdi[3] <= UART_RX:I_UART_RX.UART_RX_DATA
uart_recdi[4] <= UART_RX:I_UART_RX.UART_RX_DATA
uart_recdi[5] <= UART_RX:I_UART_RX.UART_RX_DATA
uart_recdi[6] <= UART_RX:I_UART_RX.UART_RX_DATA
uart_recdi[7] <= UART_RX:I_UART_RX.UART_RX_DATA


|Test_top|UART_TOP:UARTt|UART_TX:I_UART_TX
SYSCLK => UART_TX_O~reg0.CLK
SYSCLK => BIT_CNT[0].CLK
SYSCLK => BIT_CNT[1].CLK
SYSCLK => BIT_CNT[2].CLK
SYSCLK => BIT_CNT[3].CLK
SYSCLK => SHIFT_DATA[0].CLK
SYSCLK => SHIFT_DATA[1].CLK
SYSCLK => SHIFT_DATA[2].CLK
SYSCLK => SHIFT_DATA[3].CLK
SYSCLK => SHIFT_DATA[4].CLK
SYSCLK => SHIFT_DATA[5].CLK
SYSCLK => SHIFT_DATA[6].CLK
SYSCLK => SHIFT_DATA[7].CLK
SYSCLK => SHIFT_DATA[8].CLK
SYSCLK => SHIFT_DATA[9].CLK
SYSCLK => SHIFT_DATA[10].CLK
SYSCLK => TIME_CNT[0].CLK
SYSCLK => TIME_CNT[1].CLK
SYSCLK => TIME_CNT[2].CLK
SYSCLK => TIME_CNT[3].CLK
SYSCLK => TIME_CNT[4].CLK
SYSCLK => TIME_CNT[5].CLK
SYSCLK => TIME_CNT[6].CLK
SYSCLK => TIME_CNT[7].CLK
SYSCLK => TIME_CNT[8].CLK
SYSCLK => TIME_CNT[9].CLK
SYSCLK => TX_BUSY~reg0.CLK
SYSCLK => START_REG[0].CLK
SYSCLK => START_REG[1].CLK
SYSCLK => PARITY_CNT.CLK
SYSCLK => UART_TX_CS~1.DATAIN
RST_B => TIME_CNT[0].ACLR
RST_B => TIME_CNT[1].ACLR
RST_B => TIME_CNT[2].ACLR
RST_B => TIME_CNT[3].ACLR
RST_B => TIME_CNT[4].ACLR
RST_B => TIME_CNT[5].ACLR
RST_B => TIME_CNT[6].ACLR
RST_B => TIME_CNT[7].ACLR
RST_B => TIME_CNT[8].ACLR
RST_B => TIME_CNT[9].ACLR
RST_B => UART_TX_O~reg0.PRESET
RST_B => TX_BUSY~reg0.ACLR
RST_B => PARITY_CNT.ACLR
RST_B => START_REG[0].ACLR
RST_B => START_REG[1].ACLR
RST_B => SHIFT_DATA[0].ACLR
RST_B => SHIFT_DATA[1].ACLR
RST_B => SHIFT_DATA[2].ACLR
RST_B => SHIFT_DATA[3].ACLR
RST_B => SHIFT_DATA[4].ACLR
RST_B => SHIFT_DATA[5].ACLR
RST_B => SHIFT_DATA[6].ACLR
RST_B => SHIFT_DATA[7].ACLR
RST_B => SHIFT_DATA[8].ACLR
RST_B => SHIFT_DATA[9].ACLR
RST_B => SHIFT_DATA[10].ACLR
RST_B => BIT_CNT[0].ACLR
RST_B => BIT_CNT[1].ACLR
RST_B => BIT_CNT[2].ACLR
RST_B => BIT_CNT[3].ACLR
RST_B => UART_TX_CS~3.DATAIN
START => START_REG[0].DATAIN
UART_TX_DATA[0] => SHIFT_DATA_N[1].DATAB
UART_TX_DATA[1] => SHIFT_DATA_N[2].DATAB
UART_TX_DATA[2] => SHIFT_DATA_N[3].DATAB
UART_TX_DATA[3] => SHIFT_DATA_N[4].DATAB
UART_TX_DATA[4] => SHIFT_DATA_N[5].DATAB
UART_TX_DATA[5] => SHIFT_DATA_N[6].DATAB
UART_TX_DATA[6] => SHIFT_DATA_N[7].DATAB
UART_TX_DATA[7] => SHIFT_DATA_N[8].DATAB
UART_TX_O <= UART_TX_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
TX_BUSY <= TX_BUSY~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|UART_TOP:UARTt|UART_RX:I_UART_RX
SYSCLK => UART_RX_DATA[0]~reg0.CLK
SYSCLK => UART_RX_DATA[1]~reg0.CLK
SYSCLK => UART_RX_DATA[2]~reg0.CLK
SYSCLK => UART_RX_DATA[3]~reg0.CLK
SYSCLK => UART_RX_DATA[4]~reg0.CLK
SYSCLK => UART_RX_DATA[5]~reg0.CLK
SYSCLK => UART_RX_DATA[6]~reg0.CLK
SYSCLK => UART_RX_DATA[7]~reg0.CLK
SYSCLK => UART_RX_SHIFT_REG[0].CLK
SYSCLK => UART_RX_SHIFT_REG[1].CLK
SYSCLK => UART_RX_SHIFT_REG[2].CLK
SYSCLK => UART_RX_SHIFT_REG[3].CLK
SYSCLK => UART_RX_SHIFT_REG[4].CLK
SYSCLK => UART_RX_SHIFT_REG[5].CLK
SYSCLK => UART_RX_SHIFT_REG[6].CLK
SYSCLK => UART_RX_SHIFT_REG[7].CLK
SYSCLK => START_REG[0].CLK
SYSCLK => START_REG[1].CLK
SYSCLK => TIME_CNT[0].CLK
SYSCLK => TIME_CNT[1].CLK
SYSCLK => TIME_CNT[2].CLK
SYSCLK => TIME_CNT[3].CLK
SYSCLK => TIME_CNT[4].CLK
SYSCLK => TIME_CNT[5].CLK
SYSCLK => TIME_CNT[6].CLK
SYSCLK => TIME_CNT[7].CLK
SYSCLK => TIME_CNT[8].CLK
SYSCLK => TIME_CNT[9].CLK
SYSCLK => TIME_CNT[10].CLK
SYSCLK => TIME_CNT[11].CLK
SYSCLK => TIME_CNT[12].CLK
RST_B => TIME_CNT[0].ACLR
RST_B => TIME_CNT[1].ACLR
RST_B => TIME_CNT[2].ACLR
RST_B => TIME_CNT[3].ACLR
RST_B => TIME_CNT[4].ACLR
RST_B => TIME_CNT[5].ACLR
RST_B => TIME_CNT[6].ACLR
RST_B => TIME_CNT[7].ACLR
RST_B => TIME_CNT[8].ACLR
RST_B => TIME_CNT[9].ACLR
RST_B => TIME_CNT[10].ACLR
RST_B => TIME_CNT[11].ACLR
RST_B => TIME_CNT[12].ACLR
RST_B => UART_RX_DATA[0]~reg0.ACLR
RST_B => UART_RX_DATA[1]~reg0.ACLR
RST_B => UART_RX_DATA[2]~reg0.ACLR
RST_B => UART_RX_DATA[3]~reg0.ACLR
RST_B => UART_RX_DATA[4]~reg0.ACLR
RST_B => UART_RX_DATA[5]~reg0.ACLR
RST_B => UART_RX_DATA[6]~reg0.ACLR
RST_B => UART_RX_DATA[7]~reg0.ACLR
RST_B => START_REG[0].PRESET
RST_B => START_REG[1].PRESET
RST_B => UART_RX_SHIFT_REG[0].ACLR
RST_B => UART_RX_SHIFT_REG[1].ACLR
RST_B => UART_RX_SHIFT_REG[2].ACLR
RST_B => UART_RX_SHIFT_REG[3].ACLR
RST_B => UART_RX_SHIFT_REG[4].ACLR
RST_B => UART_RX_SHIFT_REG[5].ACLR
RST_B => UART_RX_SHIFT_REG[6].ACLR
RST_B => UART_RX_SHIFT_REG[7].ACLR
UART_RX_I => START_REG_N.DATAA
UART_RX_I => UART_RX_SHIFT_REG[7].DATAIN
UART_RX_DATA[0] <= UART_RX_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UART_RX_DATA[1] <= UART_RX_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UART_RX_DATA[2] <= UART_RX_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UART_RX_DATA[3] <= UART_RX_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UART_RX_DATA[4] <= UART_RX_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UART_RX_DATA[5] <= UART_RX_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UART_RX_DATA[6] <= UART_RX_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UART_RX_DATA[7] <= UART_RX_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|PS2_TOP:PS2t
SYSCLK => DATA_VLD~reg0.CLK
SYSCLK => DATA_REC0[0].CLK
SYSCLK => DATA_REC0[1].CLK
SYSCLK => DATA_REC0[2].CLK
SYSCLK => DATA_REC0[3].CLK
SYSCLK => DATA_REC0[4].CLK
SYSCLK => DATA_REC0[5].CLK
SYSCLK => DATA_REC0[6].CLK
SYSCLK => DATA_REC0[7].CLK
SYSCLK => DATA_SHIFT[0].CLK
SYSCLK => DATA_SHIFT[1].CLK
SYSCLK => DATA_SHIFT[2].CLK
SYSCLK => DATA_SHIFT[3].CLK
SYSCLK => DATA_SHIFT[4].CLK
SYSCLK => DATA_SHIFT[5].CLK
SYSCLK => DATA_SHIFT[6].CLK
SYSCLK => DATA_SHIFT[7].CLK
SYSCLK => DATA_SHIFT[8].CLK
SYSCLK => DATA_SHIFT[9].CLK
SYSCLK => DATA_SHIFT[10].CLK
SYSCLK => DATA_SHIFT[11].CLK
SYSCLK => DATA_SHIFT[12].CLK
SYSCLK => DATA_SHIFT[13].CLK
SYSCLK => DATA_SHIFT[14].CLK
SYSCLK => DATA_SHIFT[15].CLK
SYSCLK => DATA_SHIFT[16].CLK
SYSCLK => DATA_SHIFT[17].CLK
SYSCLK => DATA_SHIFT[18].CLK
SYSCLK => DATA_SHIFT[19].CLK
SYSCLK => DATA_SHIFT[20].CLK
SYSCLK => DATA_SHIFT[21].CLK
SYSCLK => DATA_SHIFT[22].CLK
SYSCLK => DATA_SHIFT[23].CLK
SYSCLK => BIT_SHIFT[1].CLK
SYSCLK => BIT_SHIFT[2].CLK
SYSCLK => BIT_SHIFT[3].CLK
SYSCLK => BIT_SHIFT[4].CLK
SYSCLK => BIT_SHIFT[5].CLK
SYSCLK => BIT_SHIFT[6].CLK
SYSCLK => BIT_SHIFT[7].CLK
SYSCLK => BIT_SHIFT[8].CLK
SYSCLK => BIT_SHIFT[9].CLK
SYSCLK => BIT_SHIFT[10].CLK
SYSCLK => BIT_CNT[0].CLK
SYSCLK => BIT_CNT[1].CLK
SYSCLK => BIT_CNT[2].CLK
SYSCLK => BIT_CNT[3].CLK
SYSCLK => PS2_CLK_REG[0].CLK
SYSCLK => PS2_CLK_REG[1].CLK
SYSCLK => TIME_CNT[0].CLK
SYSCLK => TIME_CNT[1].CLK
SYSCLK => TIME_CNT[2].CLK
SYSCLK => TIME_CNT[3].CLK
SYSCLK => TIME_CNT[4].CLK
SYSCLK => TIME_CNT[5].CLK
SYSCLK => TIME_CNT[6].CLK
SYSCLK => TIME_CNT[7].CLK
SYSCLK => TIME_CNT[8].CLK
SYSCLK => TIME_CNT[9].CLK
SYSCLK => TIME_CNT[10].CLK
SYSCLK => TIME_CNT[11].CLK
SYSCLK => TIME_CNT[12].CLK
SYSCLK => TIME_CNT[13].CLK
SYSCLK => TIME_CNT[14].CLK
SYSCLK => TIME_CNT[15].CLK
SYSCLK => TIME_CNT[16].CLK
SYSCLK => TIME_CNT[17].CLK
SYSCLK => TIME_CNT[18].CLK
SYSCLK => TIME_CNT[19].CLK
SYSCLK => TIME_CNT[20].CLK
SYSCLK => TIME_CNT[21].CLK
SYSCLK => TIME_CNT[22].CLK
SYSCLK => TIME_CNT[23].CLK
SYSCLK => TIME_CNT[24].CLK
SYSCLK => TIME_CNT[25].CLK
SYSCLK => TIME_CNT[26].CLK
SYSCLK => TIME_CNT[27].CLK
SYSCLK => TIME_CNT[28].CLK
SYSCLK => TIME_CNT[29].CLK
SYSCLK => TIME_CNT[30].CLK
SYSCLK => TIME_CNT[31].CLK
RST_B => TIME_CNT[0].ACLR
RST_B => TIME_CNT[1].ACLR
RST_B => TIME_CNT[2].ACLR
RST_B => TIME_CNT[3].ACLR
RST_B => TIME_CNT[4].ACLR
RST_B => TIME_CNT[5].ACLR
RST_B => TIME_CNT[6].ACLR
RST_B => TIME_CNT[7].ACLR
RST_B => TIME_CNT[8].ACLR
RST_B => TIME_CNT[9].ACLR
RST_B => TIME_CNT[10].ACLR
RST_B => TIME_CNT[11].ACLR
RST_B => TIME_CNT[12].ACLR
RST_B => TIME_CNT[13].ACLR
RST_B => TIME_CNT[14].ACLR
RST_B => TIME_CNT[15].ACLR
RST_B => TIME_CNT[16].ACLR
RST_B => TIME_CNT[17].ACLR
RST_B => TIME_CNT[18].ACLR
RST_B => TIME_CNT[19].ACLR
RST_B => TIME_CNT[20].ACLR
RST_B => TIME_CNT[21].ACLR
RST_B => TIME_CNT[22].ACLR
RST_B => TIME_CNT[23].ACLR
RST_B => TIME_CNT[24].ACLR
RST_B => TIME_CNT[25].ACLR
RST_B => TIME_CNT[26].ACLR
RST_B => TIME_CNT[27].ACLR
RST_B => TIME_CNT[28].ACLR
RST_B => TIME_CNT[29].ACLR
RST_B => TIME_CNT[30].ACLR
RST_B => TIME_CNT[31].ACLR
RST_B => DATA_REC0[0].ACLR
RST_B => DATA_REC0[1].ACLR
RST_B => DATA_REC0[2].ACLR
RST_B => DATA_REC0[3].ACLR
RST_B => DATA_REC0[4].ACLR
RST_B => DATA_REC0[5].ACLR
RST_B => DATA_REC0[6].ACLR
RST_B => DATA_REC0[7].ACLR
RST_B => DATA_VLD~reg0.ACLR
RST_B => PS2_CLK_REG[0].PRESET
RST_B => PS2_CLK_REG[1].PRESET
RST_B => BIT_CNT[0].ACLR
RST_B => BIT_CNT[1].ACLR
RST_B => BIT_CNT[2].ACLR
RST_B => BIT_CNT[3].ACLR
RST_B => BIT_SHIFT[1].ACLR
RST_B => BIT_SHIFT[2].ACLR
RST_B => BIT_SHIFT[3].ACLR
RST_B => BIT_SHIFT[4].ACLR
RST_B => BIT_SHIFT[5].ACLR
RST_B => BIT_SHIFT[6].ACLR
RST_B => BIT_SHIFT[7].ACLR
RST_B => BIT_SHIFT[8].ACLR
RST_B => BIT_SHIFT[9].ACLR
RST_B => BIT_SHIFT[10].ACLR
RST_B => DATA_SHIFT[0].ACLR
RST_B => DATA_SHIFT[1].ACLR
RST_B => DATA_SHIFT[2].ACLR
RST_B => DATA_SHIFT[3].ACLR
RST_B => DATA_SHIFT[4].ACLR
RST_B => DATA_SHIFT[5].ACLR
RST_B => DATA_SHIFT[6].ACLR
RST_B => DATA_SHIFT[7].ACLR
RST_B => DATA_SHIFT[8].ACLR
RST_B => DATA_SHIFT[9].ACLR
RST_B => DATA_SHIFT[10].ACLR
RST_B => DATA_SHIFT[11].ACLR
RST_B => DATA_SHIFT[12].ACLR
RST_B => DATA_SHIFT[13].ACLR
RST_B => DATA_SHIFT[14].ACLR
RST_B => DATA_SHIFT[15].ACLR
RST_B => DATA_SHIFT[16].ACLR
RST_B => DATA_SHIFT[17].ACLR
RST_B => DATA_SHIFT[18].ACLR
RST_B => DATA_SHIFT[19].ACLR
RST_B => DATA_SHIFT[20].ACLR
RST_B => DATA_SHIFT[21].ACLR
RST_B => DATA_SHIFT[22].ACLR
RST_B => DATA_SHIFT[23].ACLR
PS2_CLK => PS2_CLK_REG_N[0].DATAA
PS2_CLK => TIME_CNT_N[31].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[30].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[29].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[28].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[27].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[26].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[25].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[24].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[23].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[22].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[21].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[20].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[19].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[18].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[17].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[16].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[15].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[14].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[13].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[12].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[11].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[10].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[9].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[8].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[7].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[6].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[5].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[4].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[3].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[2].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[1].OUTPUTSELECT
PS2_CLK => TIME_CNT_N[0].OUTPUTSELECT
PS2_DATA => BIT_SHIFT_N.DATAB
DATA_REC[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
DATA_REC[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
DATA_REC[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
DATA_REC[3] <= DATA_SEQ.DB_MAX_OUTPUT_PORT_TYPE
DATA_REC[4] <= <GND>
DATA_REC[5] <= <GND>
DATA_REC[6] <= <GND>
DATA_REC[7] <= <GND>
DATA_REC[8] <= DATA_REC0[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_REC[9] <= DATA_REC0[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_REC[10] <= DATA_REC0[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_REC[11] <= DATA_REC0[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_REC[12] <= DATA_REC0[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_REC[13] <= DATA_REC0[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_REC[14] <= DATA_REC0[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_REC[15] <= DATA_REC0[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_VLD <= DATA_VLD~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|seg7_led:seg7_led
rstn => ledsel[0].ACLR
rstn => ledsel[1].ACLR
rstn => time1ms.ACLR
rstn => timecnt[0].ACLR
rstn => timecnt[1].ACLR
rstn => timecnt[2].ACLR
rstn => timecnt[3].ACLR
rstn => timecnt[4].ACLR
rstn => timecnt[5].ACLR
rstn => timecnt[6].ACLR
rstn => timecnt[7].ACLR
rstn => timecnt[8].ACLR
rstn => timecnt[9].ACLR
rstn => timecnt[10].ACLR
rstn => timecnt[11].ACLR
rstn => timecnt[12].ACLR
rstn => timecnt[13].ACLR
rstn => timecnt[14].ACLR
rstn => timecnt[15].ACLR
rstn => timecnt[16].ACLR
rstn => led_data3[0].ACLR
rstn => led_data3[1].ACLR
rstn => led_data3[2].ACLR
rstn => led_data3[3].ACLR
rstn => led_data2[0].ACLR
rstn => led_data2[1].ACLR
rstn => led_data2[2].ACLR
rstn => led_data2[3].ACLR
rstn => led_data1[0].ACLR
rstn => led_data1[1].ACLR
rstn => led_data1[2].ACLR
rstn => led_data1[3].ACLR
rstn => led_data0[0].ACLR
rstn => led_data0[1].ACLR
rstn => led_data0[2].ACLR
rstn => led_data0[3].ACLR
clk => led_data3[0].CLK
clk => led_data3[1].CLK
clk => led_data3[2].CLK
clk => led_data3[3].CLK
clk => led_data2[0].CLK
clk => led_data2[1].CLK
clk => led_data2[2].CLK
clk => led_data2[3].CLK
clk => led_data1[0].CLK
clk => led_data1[1].CLK
clk => led_data1[2].CLK
clk => led_data1[3].CLK
clk => led_data0[0].CLK
clk => led_data0[1].CLK
clk => led_data0[2].CLK
clk => led_data0[3].CLK
clk => ledsel[0].CLK
clk => ledsel[1].CLK
clk => time1ms.CLK
clk => timecnt[0].CLK
clk => timecnt[1].CLK
clk => timecnt[2].CLK
clk => timecnt[3].CLK
clk => timecnt[4].CLK
clk => timecnt[5].CLK
clk => timecnt[6].CLK
clk => timecnt[7].CLK
clk => timecnt[8].CLK
clk => timecnt[9].CLK
clk => timecnt[10].CLK
clk => timecnt[11].CLK
clk => timecnt[12].CLK
clk => timecnt[13].CLK
clk => timecnt[14].CLK
clk => timecnt[15].CLK
clk => timecnt[16].CLK
seg7_type[0] => Mux7.IN15
seg7_type[0] => Mux8.IN15
seg7_type[0] => Mux9.IN15
seg7_type[0] => Mux10.IN15
seg7_type[0] => Mux11.IN15
seg7_type[0] => Mux12.IN15
seg7_type[0] => Mux13.IN15
seg7_type[0] => Mux14.IN15
seg7_type[0] => Mux15.IN13
seg7_type[0] => Mux16.IN13
seg7_type[0] => Mux17.IN13
seg7_type[0] => Mux18.IN13
seg7_type[0] => Mux19.IN13
seg7_type[0] => Mux20.IN13
seg7_type[0] => Mux21.IN13
seg7_type[0] => Mux22.IN13
seg7_type[1] => Mux7.IN14
seg7_type[1] => Mux8.IN14
seg7_type[1] => Mux9.IN14
seg7_type[1] => Mux10.IN14
seg7_type[1] => Mux11.IN14
seg7_type[1] => Mux12.IN14
seg7_type[1] => Mux13.IN14
seg7_type[1] => Mux14.IN14
seg7_type[1] => Mux15.IN12
seg7_type[1] => Mux16.IN12
seg7_type[1] => Mux17.IN12
seg7_type[1] => Mux18.IN12
seg7_type[1] => Mux19.IN12
seg7_type[1] => Mux20.IN12
seg7_type[1] => Mux21.IN12
seg7_type[1] => Mux22.IN12
seg7_type[2] => Mux7.IN13
seg7_type[2] => Mux8.IN13
seg7_type[2] => Mux9.IN13
seg7_type[2] => Mux10.IN13
seg7_type[2] => Mux11.IN13
seg7_type[2] => Mux12.IN13
seg7_type[2] => Mux13.IN13
seg7_type[2] => Mux14.IN13
seg7_type[2] => Mux15.IN11
seg7_type[2] => Mux16.IN11
seg7_type[2] => Mux17.IN11
seg7_type[2] => Mux18.IN11
seg7_type[2] => Mux19.IN11
seg7_type[2] => Mux20.IN11
seg7_type[2] => Mux21.IN11
seg7_type[2] => Mux22.IN11
seg7_type[3] => Mux7.IN12
seg7_type[3] => Mux8.IN12
seg7_type[3] => Mux9.IN12
seg7_type[3] => Mux10.IN12
seg7_type[3] => Mux11.IN12
seg7_type[3] => Mux12.IN12
seg7_type[3] => Mux13.IN12
seg7_type[3] => Mux14.IN12
seg7_type[3] => Mux15.IN10
seg7_type[3] => Mux16.IN10
seg7_type[3] => Mux17.IN10
seg7_type[3] => Mux18.IN10
seg7_type[3] => Mux19.IN10
seg7_type[3] => Mux20.IN10
seg7_type[3] => Mux21.IN10
seg7_type[3] => Mux22.IN10
seg7_adda[0] => ~NO_FANOUT~
seg7_adda[1] => ~NO_FANOUT~
seg7_adda[2] => ~NO_FANOUT~
seg7_adda[3] => ~NO_FANOUT~
seg7_adda[4] => ~NO_FANOUT~
seg7_adda[5] => ~NO_FANOUT~
seg7_adda[6] => ~NO_FANOUT~
seg7_adda[7] => ~NO_FANOUT~
seg7_adda[8] => ~NO_FANOUT~
seg7_adda[9] => ~NO_FANOUT~
seg7_adda[10] => ~NO_FANOUT~
seg7_adda[11] => ~NO_FANOUT~
seg7_adda[12] => ~NO_FANOUT~
seg7_adda[13] => ~NO_FANOUT~
seg7_adda[14] => ~NO_FANOUT~
seg7_adda[15] => ~NO_FANOUT~
seg7_irdi[0] => Mux22.IN14
seg7_irdi[1] => Mux21.IN14
seg7_irdi[2] => Mux20.IN14
seg7_irdi[3] => Mux19.IN14
seg7_irdi[4] => Mux18.IN14
seg7_irdi[5] => Mux17.IN14
seg7_irdi[6] => Mux16.IN14
seg7_irdi[7] => Mux15.IN14
seg7_dsdi[0] => Mux22.IN15
seg7_dsdi[1] => Mux21.IN15
seg7_dsdi[2] => Mux20.IN15
seg7_dsdi[3] => Mux19.IN15
seg7_dsdi[4] => Mux18.IN15
seg7_dsdi[5] => Mux17.IN15
seg7_dsdi[6] => Mux16.IN15
seg7_dsdi[7] => Mux15.IN15
seg7_dsdi[8] => Mux14.IN16
seg7_dsdi[9] => Mux13.IN16
seg7_dsdi[10] => Mux12.IN16
seg7_dsdi[11] => Mux11.IN16
seg7_dsdi[12] => Mux10.IN16
seg7_dsdi[13] => Mux9.IN16
seg7_dsdi[14] => Mux8.IN16
seg7_dsdi[15] => Mux7.IN16
seg7_uartdi[0] => Mux22.IN16
seg7_uartdi[1] => Mux21.IN16
seg7_uartdi[2] => Mux20.IN16
seg7_uartdi[3] => Mux19.IN16
seg7_uartdi[4] => Mux18.IN16
seg7_uartdi[5] => Mux17.IN16
seg7_uartdi[6] => Mux16.IN16
seg7_uartdi[7] => Mux15.IN16
seg7_ps2di[0] => Mux22.IN17
seg7_ps2di[1] => Mux21.IN17
seg7_ps2di[2] => Mux20.IN17
seg7_ps2di[3] => Mux19.IN17
seg7_ps2di[4] => Mux18.IN17
seg7_ps2di[5] => Mux17.IN17
seg7_ps2di[6] => Mux16.IN17
seg7_ps2di[7] => Mux15.IN17
seg7_ps2di[8] => Mux14.IN17
seg7_ps2di[9] => Mux13.IN17
seg7_ps2di[10] => Mux12.IN17
seg7_ps2di[11] => Mux11.IN17
seg7_ps2di[12] => Mux10.IN17
seg7_ps2di[13] => Mux9.IN17
seg7_ps2di[14] => Mux8.IN17
seg7_ps2di[15] => Mux7.IN17
seg7_flshrdo[0] => ~NO_FANOUT~
seg7_flshrdo[1] => ~NO_FANOUT~
seg7_flshrdo[2] => ~NO_FANOUT~
seg7_flshrdo[3] => ~NO_FANOUT~
seg7_flshrdo[4] => ~NO_FANOUT~
seg7_flshrdo[5] => ~NO_FANOUT~
seg7_flshrdo[6] => ~NO_FANOUT~
seg7_flshrdo[7] => ~NO_FANOUT~
seg7_flshrdo[8] => ~NO_FANOUT~
seg7_flshrdo[9] => ~NO_FANOUT~
seg7_flshrdo[10] => ~NO_FANOUT~
seg7_flshrdo[11] => ~NO_FANOUT~
seg7_flshrdo[12] => ~NO_FANOUT~
seg7_flshrdo[13] => ~NO_FANOUT~
seg7_flshrdo[14] => ~NO_FANOUT~
seg7_flshrdo[15] => ~NO_FANOUT~
seg7_dusbsd[0] => Mux22.IN18
seg7_dusbsd[0] => Mux22.IN19
seg7_dusbsd[1] => Mux21.IN18
seg7_dusbsd[1] => Mux21.IN19
seg7_dusbsd[2] => Mux20.IN18
seg7_dusbsd[2] => Mux20.IN19
seg7_dusbsd[3] => Mux19.IN18
seg7_dusbsd[3] => Mux19.IN19
seg7_dusbsd[4] => Mux18.IN18
seg7_dusbsd[4] => Mux18.IN19
seg7_dusbsd[5] => Mux17.IN18
seg7_dusbsd[5] => Mux17.IN19
seg7_dusbsd[6] => Mux16.IN18
seg7_dusbsd[6] => Mux16.IN19
seg7_dusbsd[7] => Mux15.IN18
seg7_dusbsd[7] => Mux15.IN19
seg7_dusbsd[8] => Mux14.IN18
seg7_dusbsd[8] => Mux14.IN19
seg7_dusbsd[9] => Mux13.IN18
seg7_dusbsd[9] => Mux13.IN19
seg7_dusbsd[10] => Mux12.IN18
seg7_dusbsd[10] => Mux12.IN19
seg7_dusbsd[11] => Mux11.IN18
seg7_dusbsd[11] => Mux11.IN19
seg7_dusbsd[12] => Mux10.IN18
seg7_dusbsd[12] => Mux10.IN19
seg7_dusbsd[13] => Mux9.IN18
seg7_dusbsd[13] => Mux9.IN19
seg7_dusbsd[14] => Mux8.IN18
seg7_dusbsd[14] => Mux8.IN19
seg7_dusbsd[15] => Mux7.IN18
seg7_dusbsd[15] => Mux7.IN19
seg7_leda <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
seg7_ledb <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg7_ledc <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg7_ledd <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg7_lede <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg7_ledf <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg7_ledg <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg7_ledh <= <VCC>
seg7_sel0 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
seg7_sel1 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
seg7_sel2 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
seg7_sel3 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|EXT_IO:EXT_IO
rstn => ncnt[0].ACLR
rstn => ncnt[1].ACLR
rstn => ncnt[2].ACLR
rstn => ncnt[3].ACLR
rstn => ncnt[4].ACLR
rstn => ncnt[5].ACLR
rstn => ncnt[6].ACLR
rstn => ncnt[7].ACLR
rstn => ncnt[8].ACLR
rstn => ncnt[9].ACLR
rstn => ncnt[10].ACLR
rstn => ncnt[11].ACLR
rstn => ncnt[12].ACLR
rstn => ncnt[13].ACLR
rstn => ncnt[14].ACLR
rstn => ncnt[15].ACLR
clk40M => ncnt[0].CLK
clk40M => ncnt[1].CLK
clk40M => ncnt[2].CLK
clk40M => ncnt[3].CLK
clk40M => ncnt[4].CLK
clk40M => ncnt[5].CLK
clk40M => ncnt[6].CLK
clk40M => ncnt[7].CLK
clk40M => ncnt[8].CLK
clk40M => ncnt[9].CLK
clk40M => ncnt[10].CLK
clk40M => ncnt[11].CLK
clk40M => ncnt[12].CLK
clk40M => ncnt[13].CLK
clk40M => ncnt[14].CLK
clk40M => ncnt[15].CLK
extio_en => ncnt.OUTPUTSELECT
extio_en => ncnt.OUTPUTSELECT
extio_en => ncnt.OUTPUTSELECT
extio_en => ncnt.OUTPUTSELECT
extio_en => ncnt.OUTPUTSELECT
extio_en => ncnt.OUTPUTSELECT
extio_en => ncnt.OUTPUTSELECT
extio_en => ncnt.OUTPUTSELECT
extio_en => ncnt.OUTPUTSELECT
extio_en => ncnt.OUTPUTSELECT
extio_en => ncnt.OUTPUTSELECT
extio_en => ncnt.OUTPUTSELECT
extio_en => ncnt.OUTPUTSELECT
extio_en => ncnt.OUTPUTSELECT
extio_en => ncnt.OUTPUTSELECT
extio_en => ncnt.OUTPUTSELECT
ext_io[0] <= ncnt[12].DB_MAX_OUTPUT_PORT_TYPE
ext_io[1] <= ncnt[13].DB_MAX_OUTPUT_PORT_TYPE
ext_io[2] <= ncnt[14].DB_MAX_OUTPUT_PORT_TYPE
ext_io[3] <= ncnt[15].DB_MAX_OUTPUT_PORT_TYPE
ext_io[4] <= ncnt[12].DB_MAX_OUTPUT_PORT_TYPE
ext_io[5] <= ncnt[13].DB_MAX_OUTPUT_PORT_TYPE
ext_io[6] <= ncnt[14].DB_MAX_OUTPUT_PORT_TYPE
ext_io[7] <= ncnt[15].DB_MAX_OUTPUT_PORT_TYPE
ext_io[8] <= ncnt[12].DB_MAX_OUTPUT_PORT_TYPE
ext_io[9] <= ncnt[13].DB_MAX_OUTPUT_PORT_TYPE
ext_io[10] <= ncnt[14].DB_MAX_OUTPUT_PORT_TYPE
ext_io[11] <= ncnt[15].DB_MAX_OUTPUT_PORT_TYPE
ext_io[12] <= ncnt[12].DB_MAX_OUTPUT_PORT_TYPE
ext_io[13] <= ncnt[13].DB_MAX_OUTPUT_PORT_TYPE
ext_io[14] <= ncnt[14].DB_MAX_OUTPUT_PORT_TYPE
ext_io[15] <= ncnt[15].DB_MAX_OUTPUT_PORT_TYPE
ext_io[16] <= ncnt[12].DB_MAX_OUTPUT_PORT_TYPE
ext_io[17] <= ncnt[13].DB_MAX_OUTPUT_PORT_TYPE
ext_io[18] <= ncnt[14].DB_MAX_OUTPUT_PORT_TYPE
ext_io[19] <= ncnt[15].DB_MAX_OUTPUT_PORT_TYPE
ext_io[20] <= ncnt[12].DB_MAX_OUTPUT_PORT_TYPE
ext_io[21] <= ncnt[13].DB_MAX_OUTPUT_PORT_TYPE
ext_io[22] <= ncnt[14].DB_MAX_OUTPUT_PORT_TYPE
ext_io[23] <= ncnt[15].DB_MAX_OUTPUT_PORT_TYPE
ext_io[24] <= ncnt[12].DB_MAX_OUTPUT_PORT_TYPE
ext_io[25] <= ncnt[13].DB_MAX_OUTPUT_PORT_TYPE
ext_io[26] <= ncnt[14].DB_MAX_OUTPUT_PORT_TYPE
ext_io[27] <= ncnt[15].DB_MAX_OUTPUT_PORT_TYPE
ext_io[28] <= ncnt[12].DB_MAX_OUTPUT_PORT_TYPE
ext_io[29] <= ncnt[13].DB_MAX_OUTPUT_PORT_TYPE
ext_io[30] <= ncnt[14].DB_MAX_OUTPUT_PORT_TYPE
ext_io[31] <= ncnt[15].DB_MAX_OUTPUT_PORT_TYPE
ext_io[32] <= ncnt[12].DB_MAX_OUTPUT_PORT_TYPE
ext_io[33] <= ncnt[13].DB_MAX_OUTPUT_PORT_TYPE
ext_io[34] <= ncnt[14].DB_MAX_OUTPUT_PORT_TYPE
ext_io[35] <= ncnt[15].DB_MAX_OUTPUT_PORT_TYPE


|Test_top|ddr_top:ddrtop
rstn => rstn.IN2
clkddr => clkddr.IN2
clkdrdqs => clkdrdqs.IN1
clkdrrd => clkdrrd.IN1
vinwi => vinwi.IN1
vinwfi => vinwfi.IN1
viewrdfi => ~NO_FANOUT~
viewrdrq => ~NO_FANOUT~
vinrdo[0] => vinrdo[0].IN1
vinrdo[1] => vinrdo[1].IN1
vinrdo[2] => vinrdo[2].IN1
vinrdo[3] => vinrdo[3].IN1
vinrdo[4] => vinrdo[4].IN1
vinrdo[5] => vinrdo[5].IN1
vinrdo[6] => vinrdo[6].IN1
vinrdo[7] => vinrdo[7].IN1
vinrdo[8] => vinrdo[8].IN1
vinrdo[9] => vinrdo[9].IN1
vinrdo[10] => vinrdo[10].IN1
vinrdo[11] => vinrdo[11].IN1
vinrdo[12] => vinrdo[12].IN1
vinrdo[13] => vinrdo[13].IN1
vinrdo[14] => vinrdo[14].IN1
vinrdo[15] => vinrdo[15].IN1
vinrdo[16] => vinrdo[16].IN1
vinrdo[17] => vinrdo[17].IN1
vinrdo[18] => vinrdo[18].IN1
vinrdo[19] => vinrdo[19].IN1
vinrdo[20] => vinrdo[20].IN1
vinrdo[21] => vinrdo[21].IN1
vinrdo[22] => vinrdo[22].IN1
vinrdo[23] => vinrdo[23].IN1
vinrdo[24] => vinrdo[24].IN1
vinrdo[25] => vinrdo[25].IN1
vinrdo[26] => vinrdo[26].IN1
vinrdo[27] => vinrdo[27].IN1
vinrdo[28] => vinrdo[28].IN1
vinrdo[29] => vinrdo[29].IN1
vinrdo[30] => vinrdo[30].IN1
vinrdo[31] => vinrdo[31].IN1
vfifowf => ~NO_FANOUT~
vfifowuse[0] => ~NO_FANOUT~
vfifowuse[1] => ~NO_FANOUT~
vfifowuse[2] => ~NO_FANOUT~
vfifowuse[3] => ~NO_FANOUT~
vfifowuse[4] => ~NO_FANOUT~
vfifowuse[5] => ~NO_FANOUT~
vfifowuse[6] => ~NO_FANOUT~
vfifowuse[7] => ~NO_FANOUT~
vfifowuse[8] => ~NO_FANOUT~
vfifowuse[9] => vfifowrq.DATAIN
mem_cs_n <= ddr_ctrl:ddrctrl.mem_cs_n
mem_cke <= ddr_ctrl:ddrctrl.mem_cke
mem_addr[0] <= ddr_ctrl:ddrctrl.mem_addr
mem_addr[1] <= ddr_ctrl:ddrctrl.mem_addr
mem_addr[2] <= ddr_ctrl:ddrctrl.mem_addr
mem_addr[3] <= ddr_ctrl:ddrctrl.mem_addr
mem_addr[4] <= ddr_ctrl:ddrctrl.mem_addr
mem_addr[5] <= ddr_ctrl:ddrctrl.mem_addr
mem_addr[6] <= ddr_ctrl:ddrctrl.mem_addr
mem_addr[7] <= ddr_ctrl:ddrctrl.mem_addr
mem_addr[8] <= ddr_ctrl:ddrctrl.mem_addr
mem_addr[9] <= ddr_ctrl:ddrctrl.mem_addr
mem_addr[10] <= ddr_ctrl:ddrctrl.mem_addr
mem_addr[11] <= ddr_ctrl:ddrctrl.mem_addr
mem_addr[12] <= ddr_ctrl:ddrctrl.mem_addr
mem_ba[0] <= ddr_ctrl:ddrctrl.mem_ba
mem_ba[1] <= ddr_ctrl:ddrctrl.mem_ba
mem_ras_n <= ddr_ctrl:ddrctrl.mem_ras_n
mem_cas_n <= ddr_ctrl:ddrctrl.mem_cas_n
mem_we_n <= ddr_ctrl:ddrctrl.mem_we_n
mem_clk <= ddr_ctrl:ddrctrl.mem_clk
mem_clk_n <= ddr_ctrl:ddrctrl.mem_clk_n
mem_dq[0] <> ddr_ctrl:ddrctrl.mem_dq
mem_dq[1] <> ddr_ctrl:ddrctrl.mem_dq
mem_dq[2] <> ddr_ctrl:ddrctrl.mem_dq
mem_dq[3] <> ddr_ctrl:ddrctrl.mem_dq
mem_dq[4] <> ddr_ctrl:ddrctrl.mem_dq
mem_dq[5] <> ddr_ctrl:ddrctrl.mem_dq
mem_dq[6] <> ddr_ctrl:ddrctrl.mem_dq
mem_dq[7] <> ddr_ctrl:ddrctrl.mem_dq
mem_dq[8] <> ddr_ctrl:ddrctrl.mem_dq
mem_dq[9] <> ddr_ctrl:ddrctrl.mem_dq
mem_dq[10] <> ddr_ctrl:ddrctrl.mem_dq
mem_dq[11] <> ddr_ctrl:ddrctrl.mem_dq
mem_dq[12] <> ddr_ctrl:ddrctrl.mem_dq
mem_dq[13] <> ddr_ctrl:ddrctrl.mem_dq
mem_dq[14] <> ddr_ctrl:ddrctrl.mem_dq
mem_dq[15] <> ddr_ctrl:ddrctrl.mem_dq
mem_udqs <> ddr_ctrl:ddrctrl.mem_udqs
mem_ldqs <> ddr_ctrl:ddrctrl.mem_ldqs
mem_udm <> <GND>
mem_ldm <> <GND>
pllok => pllok.IN1
loc_done <= loc_done.DB_MAX_OUTPUT_PORT_TYPE
loc_rdy <= loc_rdy.DB_MAX_OUTPUT_PORT_TYPE
drrdata[0] <= ddr_ctrl:ddrctrl.drrdata
drrdata[1] <= ddr_ctrl:ddrctrl.drrdata
drrdata[2] <= ddr_ctrl:ddrctrl.drrdata
drrdata[3] <= ddr_ctrl:ddrctrl.drrdata
drrdata[4] <= ddr_ctrl:ddrctrl.drrdata
drrdata[5] <= ddr_ctrl:ddrctrl.drrdata
drrdata[6] <= ddr_ctrl:ddrctrl.drrdata
drrdata[7] <= ddr_ctrl:ddrctrl.drrdata
drrdata[8] <= ddr_ctrl:ddrctrl.drrdata
drrdata[9] <= ddr_ctrl:ddrctrl.drrdata
drrdata[10] <= ddr_ctrl:ddrctrl.drrdata
drrdata[11] <= ddr_ctrl:ddrctrl.drrdata
drrdata[12] <= ddr_ctrl:ddrctrl.drrdata
drrdata[13] <= ddr_ctrl:ddrctrl.drrdata
drrdata[14] <= ddr_ctrl:ddrctrl.drrdata
drrdata[15] <= ddr_ctrl:ddrctrl.drrdata
drrdata[16] <= ddr_ctrl:ddrctrl.drrdata
drrdata[17] <= ddr_ctrl:ddrctrl.drrdata
drrdata[18] <= ddr_ctrl:ddrctrl.drrdata
drrdata[19] <= ddr_ctrl:ddrctrl.drrdata
drrdata[20] <= ddr_ctrl:ddrctrl.drrdata
drrdata[21] <= ddr_ctrl:ddrctrl.drrdata
drrdata[22] <= ddr_ctrl:ddrctrl.drrdata
drrdata[23] <= ddr_ctrl:ddrctrl.drrdata
drrdata[24] <= ddr_ctrl:ddrctrl.drrdata
drrdata[25] <= ddr_ctrl:ddrctrl.drrdata
drrdata[26] <= ddr_ctrl:ddrctrl.drrdata
drrdata[27] <= ddr_ctrl:ddrctrl.drrdata
drrdata[28] <= ddr_ctrl:ddrctrl.drrdata
drrdata[29] <= ddr_ctrl:ddrctrl.drrdata
drrdata[30] <= ddr_ctrl:ddrctrl.drrdata
drrdata[31] <= ddr_ctrl:ddrctrl.drrdata
drrvld <= ddr_ctrl:ddrctrl.drrvld
vinra[0] <= ddr_rw:ddr_rw.vinra
vinra[1] <= ddr_rw:ddr_rw.vinra
vinra[2] <= ddr_rw:ddr_rw.vinra
vinra[3] <= ddr_rw:ddr_rw.vinra
vinra[4] <= ddr_rw:ddr_rw.vinra
vinra[5] <= ddr_rw:ddr_rw.vinra
vfifoclr <= vfifoclr~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[0] <= vfifowdi[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[1] <= vfifowdi[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[2] <= vfifowdi[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[3] <= vfifowdi[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[4] <= vfifowdi[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[5] <= vfifowdi[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[6] <= vfifowdi[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[7] <= vfifowdi[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[8] <= vfifowdi[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[9] <= vfifowdi[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[10] <= vfifowdi[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[11] <= vfifowdi[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[12] <= vfifowdi[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[13] <= vfifowdi[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[14] <= vfifowdi[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[15] <= vfifowdi[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[16] <= vfifowdi[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[17] <= vfifowdi[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[18] <= vfifowdi[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[19] <= vfifowdi[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[20] <= vfifowdi[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[21] <= vfifowdi[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[22] <= vfifowdi[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[23] <= vfifowdi[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[24] <= vfifowdi[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[25] <= vfifowdi[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[26] <= vfifowdi[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[27] <= vfifowdi[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[28] <= vfifowdi[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[29] <= vfifowdi[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[30] <= vfifowdi[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowdi[31] <= vfifowdi[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifowe <= vfifowe~reg0.DB_MAX_OUTPUT_PORT_TYPE
vfifofrmi <= vfifofrmi.DB_MAX_OUTPUT_PORT_TYPE
test <= <GND>


|Test_top|ddr_top:ddrtop|ddr_rw:ddr_rw
rstn => addrwflg.ACLR
rstn => rcnt[0].ACLR
rstn => rcnt[1].ACLR
rstn => rcnt[2].ACLR
rstn => rcnt[3].ACLR
rstn => rcnt[4].ACLR
rstn => rcnt[5].ACLR
rstn => rcnt[6].ACLR
rstn => rcnt[7].ACLR
rstn => rdviewdone.ACLR
rstn => rdfst.ACLR
rstn => drrnum[0].ACLR
rstn => drrnum[1].ACLR
rstn => drrnum[2].ACLR
rstn => drrnum[3].ACLR
rstn => drrnum[4].ACLR
rstn => drrnum[5].ACLR
rstn => drrnum[6].ACLR
rstn => drrnum[7].ACLR
rstn => drwnum[0].ACLR
rstn => drwnum[1].ACLR
rstn => drwnum[2].ACLR
rstn => drwnum[3].ACLR
rstn => drwnum[4].ACLR
rstn => drwnum[5].ACLR
rstn => wcnt[0].ACLR
rstn => wcnt[1].ACLR
rstn => wcnt[2].ACLR
rstn => wcnt[3].ACLR
rstn => wcnt[4].ACLR
rstn => wcnt[5].ACLR
rstn => wcnt[6].ACLR
rstn => wcnt[7].ACLR
rstn => wrtfst.ACLR
rstn => loc_rshrq~reg0.ACLR
rstn => loc_rreq~reg0.ACLR
rstn => loc_wreq~reg0.ACLR
rstn => loc_wdata[0]~reg0.ACLR
rstn => loc_wdata[1]~reg0.ACLR
rstn => loc_wdata[2]~reg0.ACLR
rstn => loc_wdata[3]~reg0.ACLR
rstn => loc_wdata[4]~reg0.ACLR
rstn => loc_wdata[5]~reg0.ACLR
rstn => loc_wdata[6]~reg0.ACLR
rstn => loc_wdata[7]~reg0.ACLR
rstn => loc_wdata[8]~reg0.ACLR
rstn => loc_wdata[9]~reg0.ACLR
rstn => loc_wdata[10]~reg0.ACLR
rstn => loc_wdata[11]~reg0.ACLR
rstn => loc_wdata[12]~reg0.ACLR
rstn => loc_wdata[13]~reg0.ACLR
rstn => loc_wdata[14]~reg0.ACLR
rstn => loc_wdata[15]~reg0.ACLR
rstn => loc_wdata[16]~reg0.ACLR
rstn => loc_wdata[17]~reg0.ACLR
rstn => loc_wdata[18]~reg0.ACLR
rstn => loc_wdata[19]~reg0.ACLR
rstn => loc_wdata[20]~reg0.ACLR
rstn => loc_wdata[21]~reg0.ACLR
rstn => loc_wdata[22]~reg0.ACLR
rstn => loc_wdata[23]~reg0.ACLR
rstn => loc_wdata[24]~reg0.ACLR
rstn => loc_wdata[25]~reg0.ACLR
rstn => loc_wdata[26]~reg0.ACLR
rstn => loc_wdata[27]~reg0.ACLR
rstn => loc_wdata[28]~reg0.ACLR
rstn => loc_wdata[29]~reg0.ACLR
rstn => loc_wdata[30]~reg0.ACLR
rstn => loc_wdata[31]~reg0.ACLR
rstn => vinra[0]~reg0.ACLR
rstn => vinra[1]~reg0.ACLR
rstn => vinra[2]~reg0.ACLR
rstn => vinra[3]~reg0.ACLR
rstn => vinra[4]~reg0.ACLR
rstn => vinra[5]~reg0.ACLR
rstn => wfrmcnt[0].ACLR
rstn => wfrmcnt[1].ACLR
rstn => wfrmcnt[2].ACLR
rstn => wfrmcnt[3].ACLR
rstn => wfrmcnt[4].ACLR
rstn => wfrmcnt[5].ACLR
rstn => wfrmcnt[6].ACLR
rstn => vinwrt2.ACLR
rstn => vinwrt1.ACLR
rstn => vinwrt3.ACLR
rstn => vinwrqi.ACLR
rstn => vinwfrmi.ACLR
rstn => loc_wreq1.ACLR
rstn => wtdrwfrmf.ACLR
rstn => wtdrwtran.ACLR
rstn => wrtaddr[0].ACLR
rstn => wrtaddr[1].ACLR
rstn => wrtaddr[2].ACLR
rstn => wrtaddr[3].ACLR
rstn => wrtaddr[4].ACLR
rstn => wrtaddr[5].ACLR
rstn => wrtaddr[6].ACLR
rstn => wrtaddr[7].ACLR
rstn => wrtaddr[8].ACLR
rstn => wrtaddr[9].ACLR
rstn => wrtaddr[10].ACLR
rstn => wrtaddr[11].ACLR
rstn => wrtaddr[12].ACLR
rstn => wrtaddr[13].ACLR
rstn => wrtaddr[14].ACLR
rstn => wrtaddr[15].ACLR
rstn => wrtaddr[16].ACLR
rstn => wrtaddr[17].ACLR
rstn => wrtaddr[18].ACLR
rstn => wrtaddr[19].ACLR
rstn => wrtaddr[20].ACLR
rstn => wrtaddr[21].ACLR
rstn => wrtaddr[22].ACLR
rstn => wrtaddr[23].ACLR
rstn => rdaddr[0].ACLR
rstn => rdaddr[1].ACLR
rstn => rdaddr[2].ACLR
rstn => rdaddr[3].ACLR
rstn => rdaddr[4].ACLR
rstn => rdaddr[5].ACLR
rstn => rdaddr[6].ACLR
rstn => rdaddr[7].ACLR
rstn => rdaddr[8].ACLR
rstn => rdaddr[9].ACLR
rstn => rdaddr[10].ACLR
rstn => rdaddr[11].ACLR
rstn => rdaddr[12].ACLR
rstn => rdaddr[13].ACLR
rstn => rdaddr[14].ACLR
rstn => rdaddr[15].ACLR
rstn => rdaddr[16].ACLR
rstn => rdaddr[17].ACLR
rstn => rdaddr[18].ACLR
rstn => rdaddr[19].ACLR
rstn => rdaddr[20].ACLR
rstn => rdaddr[21].ACLR
rstn => rdaddr[22].ACLR
rstn => rdaddr[23].ACLR
rstn => timer[0].ACLR
rstn => timer[1].ACLR
rstn => timer[2].ACLR
rstn => timer[3].ACLR
rstn => timer[4].ACLR
rstn => timer[5].ACLR
rstn => timer[6].ACLR
rstn => timer[7].ACLR
rstn => timer[8].ACLR
rstn => timer[9].ACLR
rstn => timer[10].ACLR
rstn => timefrsh.ACLR
rstn => timerd.ACLR
rstn => timewrt.ACLR
rstn => timer50_1.ACLR
rstn => rfrmcnt[0].ACLR
rstn => rfrmcnt[1].ACLR
rstn => rfrmcnt[2].ACLR
rstn => rfrmcnt[3].ACLR
rstn => rfrmcnt[4].ACLR
rstn => rfrmcnt[5].ACLR
rstn => rfrmcnt[6].ACLR
rstn => viewfrmfst.ACLR
rstn => rdcnt32[0].ACLR
rstn => rdcnt32[1].ACLR
rstn => rdcnt32[2].ACLR
rstn => rdcnt32[3].ACLR
rstn => rdcnt32[4].ACLR
rstn => rdcnt32[5].ACLR
rstn => rdcnt32[6].ACLR
rstn => rdcnt32[7].ACLR
rstn => rdcnt32[8].ACLR
rstn => rdcnt32[9].ACLR
rstn => rdcnt32[10].ACLR
rstn => wrtcnt32[0].ACLR
rstn => wrtcnt32[1].ACLR
rstn => wrtcnt32[2].ACLR
rstn => wrtcnt32[3].ACLR
rstn => wrtcnt32[4].ACLR
rstn => wrtcnt32[5].ACLR
rstn => wrtcnt32[6].ACLR
rstn => wrtcnt32[7].ACLR
rstn => wrtcnt32[8].ACLR
rstn => wrtcnt32[9].ACLR
rstn => wrtcnt32[10].ACLR
rstn => wrtreq1.ACLR
rstn => wrtreq0.ACLR
rstn => readrq.ACLR
rstn => wrtrq.ACLR
rstn => rfrshrq.ACLR
rstn => CTRL~10.DATAIN
clkddr => addrwflg.CLK
clkddr => rcnt[0].CLK
clkddr => rcnt[1].CLK
clkddr => rcnt[2].CLK
clkddr => rcnt[3].CLK
clkddr => rcnt[4].CLK
clkddr => rcnt[5].CLK
clkddr => rcnt[6].CLK
clkddr => rcnt[7].CLK
clkddr => rdviewdone.CLK
clkddr => rdfst.CLK
clkddr => drrnum[0].CLK
clkddr => drrnum[1].CLK
clkddr => drrnum[2].CLK
clkddr => drrnum[3].CLK
clkddr => drrnum[4].CLK
clkddr => drrnum[5].CLK
clkddr => drrnum[6].CLK
clkddr => drrnum[7].CLK
clkddr => drwnum[0].CLK
clkddr => drwnum[1].CLK
clkddr => drwnum[2].CLK
clkddr => drwnum[3].CLK
clkddr => drwnum[4].CLK
clkddr => drwnum[5].CLK
clkddr => wcnt[0].CLK
clkddr => wcnt[1].CLK
clkddr => wcnt[2].CLK
clkddr => wcnt[3].CLK
clkddr => wcnt[4].CLK
clkddr => wcnt[5].CLK
clkddr => wcnt[6].CLK
clkddr => wcnt[7].CLK
clkddr => wrtfst.CLK
clkddr => loc_rshrq~reg0.CLK
clkddr => loc_rreq~reg0.CLK
clkddr => loc_wreq~reg0.CLK
clkddr => rfrmcnt[0].CLK
clkddr => rfrmcnt[1].CLK
clkddr => rfrmcnt[2].CLK
clkddr => rfrmcnt[3].CLK
clkddr => rfrmcnt[4].CLK
clkddr => rfrmcnt[5].CLK
clkddr => rfrmcnt[6].CLK
clkddr => viewfrmfst.CLK
clkddr => rdcnt32[0].CLK
clkddr => rdcnt32[1].CLK
clkddr => rdcnt32[2].CLK
clkddr => rdcnt32[3].CLK
clkddr => rdcnt32[4].CLK
clkddr => rdcnt32[5].CLK
clkddr => rdcnt32[6].CLK
clkddr => rdcnt32[7].CLK
clkddr => rdcnt32[8].CLK
clkddr => rdcnt32[9].CLK
clkddr => rdcnt32[10].CLK
clkddr => wrtcnt32[0].CLK
clkddr => wrtcnt32[1].CLK
clkddr => wrtcnt32[2].CLK
clkddr => wrtcnt32[3].CLK
clkddr => wrtcnt32[4].CLK
clkddr => wrtcnt32[5].CLK
clkddr => wrtcnt32[6].CLK
clkddr => wrtcnt32[7].CLK
clkddr => wrtcnt32[8].CLK
clkddr => wrtcnt32[9].CLK
clkddr => wrtcnt32[10].CLK
clkddr => wrtreq1.CLK
clkddr => wrtreq0.CLK
clkddr => readrq.CLK
clkddr => wrtrq.CLK
clkddr => rfrshrq.CLK
clkddr => timefrsh.CLK
clkddr => timerd.CLK
clkddr => timewrt.CLK
clkddr => timer50_1.CLK
clkddr => timer[0].CLK
clkddr => timer[1].CLK
clkddr => timer[2].CLK
clkddr => timer[3].CLK
clkddr => timer[4].CLK
clkddr => timer[5].CLK
clkddr => timer[6].CLK
clkddr => timer[7].CLK
clkddr => timer[8].CLK
clkddr => timer[9].CLK
clkddr => timer[10].CLK
clkddr => rdaddr[0].CLK
clkddr => rdaddr[1].CLK
clkddr => rdaddr[2].CLK
clkddr => rdaddr[3].CLK
clkddr => rdaddr[4].CLK
clkddr => rdaddr[5].CLK
clkddr => rdaddr[6].CLK
clkddr => rdaddr[7].CLK
clkddr => rdaddr[8].CLK
clkddr => rdaddr[9].CLK
clkddr => rdaddr[10].CLK
clkddr => rdaddr[11].CLK
clkddr => rdaddr[12].CLK
clkddr => rdaddr[13].CLK
clkddr => rdaddr[14].CLK
clkddr => rdaddr[15].CLK
clkddr => rdaddr[16].CLK
clkddr => rdaddr[17].CLK
clkddr => rdaddr[18].CLK
clkddr => rdaddr[19].CLK
clkddr => rdaddr[20].CLK
clkddr => rdaddr[21].CLK
clkddr => rdaddr[22].CLK
clkddr => rdaddr[23].CLK
clkddr => loc_wdata[0]~reg0.CLK
clkddr => loc_wdata[1]~reg0.CLK
clkddr => loc_wdata[2]~reg0.CLK
clkddr => loc_wdata[3]~reg0.CLK
clkddr => loc_wdata[4]~reg0.CLK
clkddr => loc_wdata[5]~reg0.CLK
clkddr => loc_wdata[6]~reg0.CLK
clkddr => loc_wdata[7]~reg0.CLK
clkddr => loc_wdata[8]~reg0.CLK
clkddr => loc_wdata[9]~reg0.CLK
clkddr => loc_wdata[10]~reg0.CLK
clkddr => loc_wdata[11]~reg0.CLK
clkddr => loc_wdata[12]~reg0.CLK
clkddr => loc_wdata[13]~reg0.CLK
clkddr => loc_wdata[14]~reg0.CLK
clkddr => loc_wdata[15]~reg0.CLK
clkddr => loc_wdata[16]~reg0.CLK
clkddr => loc_wdata[17]~reg0.CLK
clkddr => loc_wdata[18]~reg0.CLK
clkddr => loc_wdata[19]~reg0.CLK
clkddr => loc_wdata[20]~reg0.CLK
clkddr => loc_wdata[21]~reg0.CLK
clkddr => loc_wdata[22]~reg0.CLK
clkddr => loc_wdata[23]~reg0.CLK
clkddr => loc_wdata[24]~reg0.CLK
clkddr => loc_wdata[25]~reg0.CLK
clkddr => loc_wdata[26]~reg0.CLK
clkddr => loc_wdata[27]~reg0.CLK
clkddr => loc_wdata[28]~reg0.CLK
clkddr => loc_wdata[29]~reg0.CLK
clkddr => loc_wdata[30]~reg0.CLK
clkddr => loc_wdata[31]~reg0.CLK
clkddr => wrtaddr[0].CLK
clkddr => wrtaddr[1].CLK
clkddr => wrtaddr[2].CLK
clkddr => wrtaddr[3].CLK
clkddr => wrtaddr[4].CLK
clkddr => wrtaddr[5].CLK
clkddr => wrtaddr[6].CLK
clkddr => wrtaddr[7].CLK
clkddr => wrtaddr[8].CLK
clkddr => wrtaddr[9].CLK
clkddr => wrtaddr[10].CLK
clkddr => wrtaddr[11].CLK
clkddr => wrtaddr[12].CLK
clkddr => wrtaddr[13].CLK
clkddr => wrtaddr[14].CLK
clkddr => wrtaddr[15].CLK
clkddr => wrtaddr[16].CLK
clkddr => wrtaddr[17].CLK
clkddr => wrtaddr[18].CLK
clkddr => wrtaddr[19].CLK
clkddr => wrtaddr[20].CLK
clkddr => wrtaddr[21].CLK
clkddr => wrtaddr[22].CLK
clkddr => wrtaddr[23].CLK
clkddr => vinra[0]~reg0.CLK
clkddr => vinra[1]~reg0.CLK
clkddr => vinra[2]~reg0.CLK
clkddr => vinra[3]~reg0.CLK
clkddr => vinra[4]~reg0.CLK
clkddr => vinra[5]~reg0.CLK
clkddr => loc_wreq1.CLK
clkddr => wtdrwfrmf.CLK
clkddr => wtdrwtran.CLK
clkddr => wfrmcnt[0].CLK
clkddr => wfrmcnt[1].CLK
clkddr => wfrmcnt[2].CLK
clkddr => wfrmcnt[3].CLK
clkddr => wfrmcnt[4].CLK
clkddr => wfrmcnt[5].CLK
clkddr => wfrmcnt[6].CLK
clkddr => vinwrt2.CLK
clkddr => vinwrt1.CLK
clkddr => vinwrt3.CLK
clkddr => vinwrqi.CLK
clkddr => vinwfrmi.CLK
clkddr => CTRL~8.DATAIN
drinitok => CTRL.OUTPUTSELECT
drinitok => CTRL.OUTPUTSELECT
drinitok => CTRL.OUTPUTSELECT
drinitok => CTRL.OUTPUTSELECT
drinitok => CTRL.OUTPUTSELECT
drinitok => CTRL.OUTPUTSELECT
drinitok => CTRL.OUTPUTSELECT
drrdy => wcnt.OUTPUTSELECT
drrdy => wcnt.OUTPUTSELECT
drrdy => wcnt.OUTPUTSELECT
drrdy => wcnt.OUTPUTSELECT
drrdy => wcnt.OUTPUTSELECT
drrdy => wcnt.OUTPUTSELECT
drrdy => wcnt.OUTPUTSELECT
drrdy => wcnt.OUTPUTSELECT
drrdy => loc_wreq.OUTPUTSELECT
drrdy => CTRL.OUTPUTSELECT
drrdy => CTRL.OUTPUTSELECT
drrdy => CTRL.OUTPUTSELECT
drrdy => CTRL.OUTPUTSELECT
drrdy => CTRL.OUTPUTSELECT
drrdy => CTRL.OUTPUTSELECT
drrdy => CTRL.OUTPUTSELECT
drrdy => rcnt.OUTPUTSELECT
drrdy => rcnt.OUTPUTSELECT
drrdy => rcnt.OUTPUTSELECT
drrdy => rcnt.OUTPUTSELECT
drrdy => rcnt.OUTPUTSELECT
drrdy => rcnt.OUTPUTSELECT
drrdy => rcnt.OUTPUTSELECT
drrdy => rcnt.OUTPUTSELECT
drrdy => loc_rreq.OUTPUTSELECT
drrdy => rdviewdone.OUTPUTSELECT
drrdy => CTRL.OUTPUTSELECT
drrdy => CTRL.OUTPUTSELECT
drrdy => CTRL.OUTPUTSELECT
drrdy => CTRL.OUTPUTSELECT
drrdy => CTRL.OUTPUTSELECT
drrdy => CTRL.OUTPUTSELECT
drrdy => CTRL.OUTPUTSELECT
vinwi => always0.IN1
vinwi => vinwrt1.DATAIN
vinwfi => vinwfrmi.DATAIN
viewrdfi => viewfrmfst.OUTPUTSELECT
viewrdfi => rfrmcnt[6].ENA
viewrdfi => rfrmcnt[5].ENA
viewrdfi => rfrmcnt[4].ENA
viewrdfi => rfrmcnt[3].ENA
viewrdfi => rfrmcnt[2].ENA
viewrdfi => rfrmcnt[1].ENA
viewrdfi => rfrmcnt[0].ENA
viewrdrq => always8.IN1
vinrdo[0] => loc_wdata[0]~reg0.DATAIN
vinrdo[1] => loc_wdata[1]~reg0.DATAIN
vinrdo[2] => loc_wdata[2]~reg0.DATAIN
vinrdo[3] => loc_wdata[3]~reg0.DATAIN
vinrdo[4] => loc_wdata[4]~reg0.DATAIN
vinrdo[5] => loc_wdata[5]~reg0.DATAIN
vinrdo[6] => loc_wdata[6]~reg0.DATAIN
vinrdo[7] => loc_wdata[7]~reg0.DATAIN
vinrdo[8] => loc_wdata[8]~reg0.DATAIN
vinrdo[9] => loc_wdata[9]~reg0.DATAIN
vinrdo[10] => loc_wdata[10]~reg0.DATAIN
vinrdo[11] => loc_wdata[11]~reg0.DATAIN
vinrdo[12] => loc_wdata[12]~reg0.DATAIN
vinrdo[13] => loc_wdata[13]~reg0.DATAIN
vinrdo[14] => loc_wdata[14]~reg0.DATAIN
vinrdo[15] => loc_wdata[15]~reg0.DATAIN
vinrdo[16] => loc_wdata[16]~reg0.DATAIN
vinrdo[17] => loc_wdata[17]~reg0.DATAIN
vinrdo[18] => loc_wdata[18]~reg0.DATAIN
vinrdo[19] => loc_wdata[19]~reg0.DATAIN
vinrdo[20] => loc_wdata[20]~reg0.DATAIN
vinrdo[21] => loc_wdata[21]~reg0.DATAIN
vinrdo[22] => loc_wdata[22]~reg0.DATAIN
vinrdo[23] => loc_wdata[23]~reg0.DATAIN
vinrdo[24] => loc_wdata[24]~reg0.DATAIN
vinrdo[25] => loc_wdata[25]~reg0.DATAIN
vinrdo[26] => loc_wdata[26]~reg0.DATAIN
vinrdo[27] => loc_wdata[27]~reg0.DATAIN
vinrdo[28] => loc_wdata[28]~reg0.DATAIN
vinrdo[29] => loc_wdata[29]~reg0.DATAIN
vinrdo[30] => loc_wdata[30]~reg0.DATAIN
vinrdo[31] => loc_wdata[31]~reg0.DATAIN
loc_wreq <= loc_wreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_rreq <= loc_rreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_rshrq <= loc_rshrq~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_addr[0] <= loc_addr.DB_MAX_OUTPUT_PORT_TYPE
loc_addr[1] <= loc_addr.DB_MAX_OUTPUT_PORT_TYPE
loc_addr[2] <= loc_addr.DB_MAX_OUTPUT_PORT_TYPE
loc_addr[3] <= loc_addr.DB_MAX_OUTPUT_PORT_TYPE
loc_addr[4] <= loc_addr.DB_MAX_OUTPUT_PORT_TYPE
loc_addr[5] <= loc_addr.DB_MAX_OUTPUT_PORT_TYPE
loc_addr[6] <= loc_addr.DB_MAX_OUTPUT_PORT_TYPE
loc_addr[7] <= loc_addr.DB_MAX_OUTPUT_PORT_TYPE
loc_addr[8] <= loc_addr.DB_MAX_OUTPUT_PORT_TYPE
loc_addr[9] <= loc_addr.DB_MAX_OUTPUT_PORT_TYPE
loc_addr[10] <= loc_addr.DB_MAX_OUTPUT_PORT_TYPE
loc_addr[11] <= loc_addr.DB_MAX_OUTPUT_PORT_TYPE
loc_addr[12] <= loc_addr.DB_MAX_OUTPUT_PORT_TYPE
loc_addr[13] <= loc_addr.DB_MAX_OUTPUT_PORT_TYPE
loc_addr[14] <= loc_addr.DB_MAX_OUTPUT_PORT_TYPE
loc_addr[15] <= loc_addr.DB_MAX_OUTPUT_PORT_TYPE
loc_addr[16] <= loc_addr.DB_MAX_OUTPUT_PORT_TYPE
loc_addr[17] <= loc_addr.DB_MAX_OUTPUT_PORT_TYPE
loc_addr[18] <= loc_addr.DB_MAX_OUTPUT_PORT_TYPE
loc_addr[19] <= loc_addr.DB_MAX_OUTPUT_PORT_TYPE
loc_addr[20] <= loc_addr.DB_MAX_OUTPUT_PORT_TYPE
loc_addr[21] <= loc_addr.DB_MAX_OUTPUT_PORT_TYPE
loc_addr[22] <= loc_addr.DB_MAX_OUTPUT_PORT_TYPE
loc_addr[23] <= loc_addr.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[0] <= loc_wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[1] <= loc_wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[2] <= loc_wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[3] <= loc_wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[4] <= loc_wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[5] <= loc_wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[6] <= loc_wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[7] <= loc_wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[8] <= loc_wdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[9] <= loc_wdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[10] <= loc_wdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[11] <= loc_wdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[12] <= loc_wdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[13] <= loc_wdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[14] <= loc_wdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[15] <= loc_wdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[16] <= loc_wdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[17] <= loc_wdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[18] <= loc_wdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[19] <= loc_wdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[20] <= loc_wdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[21] <= loc_wdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[22] <= loc_wdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[23] <= loc_wdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[24] <= loc_wdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[25] <= loc_wdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[26] <= loc_wdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[27] <= loc_wdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[28] <= loc_wdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[29] <= loc_wdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[30] <= loc_wdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_wdata[31] <= loc_wdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vinra[0] <= vinra[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vinra[1] <= vinra[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vinra[2] <= vinra[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vinra[3] <= vinra[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vinra[4] <= vinra[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vinra[5] <= vinra[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test <= <GND>


|Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl
rstn => test~reg0.ACLR
rstn => loc_rdy~reg0.ACLR
rstn => loc_done~reg0.ACLR
rstn => dqrflg.ACLR
rstn => dqwflg.ACLR
rstn => drwflg.ACLR
rstn => initdone.ACLR
rstn => ba[0].ACLR
rstn => ba[1].ACLR
rstn => addr[0].ACLR
rstn => addr[1].ACLR
rstn => addr[2].ACLR
rstn => addr[3].ACLR
rstn => addr[4].ACLR
rstn => addr[5].ACLR
rstn => addr[6].ACLR
rstn => addr[7].ACLR
rstn => addr[8].ACLR
rstn => addr[9].ACLR
rstn => addr[10].ACLR
rstn => addr[11].ACLR
rstn => addr[12].ACLR
rstn => cnt[0].ACLR
rstn => cnt[1].ACLR
rstn => cnt[2].ACLR
rstn => n[0].ACLR
rstn => n[1].ACLR
rstn => n[2].ACLR
rstn => n[3].ACLR
rstn => n[4].ACLR
rstn => n[5].ACLR
rstn => n[6].ACLR
rstn => n[7].ACLR
rstn => m[0].ACLR
rstn => m[1].ACLR
rstn => m[2].ACLR
rstn => m[3].ACLR
rstn => m[4].ACLR
rstn => m[5].ACLR
rstn => m[6].ACLR
rstn => m[7].ACLR
rstn => mem_ckex.ACLR
rstn => drrvld~reg0.ACLR
rstn => drrdata[0]~reg0.ACLR
rstn => drrdata[1]~reg0.ACLR
rstn => drrdata[2]~reg0.ACLR
rstn => drrdata[3]~reg0.ACLR
rstn => drrdata[4]~reg0.ACLR
rstn => drrdata[5]~reg0.ACLR
rstn => drrdata[6]~reg0.ACLR
rstn => drrdata[7]~reg0.ACLR
rstn => drrdata[8]~reg0.ACLR
rstn => drrdata[9]~reg0.ACLR
rstn => drrdata[10]~reg0.ACLR
rstn => drrdata[11]~reg0.ACLR
rstn => drrdata[12]~reg0.ACLR
rstn => drrdata[13]~reg0.ACLR
rstn => drrdata[14]~reg0.ACLR
rstn => drrdata[15]~reg0.ACLR
rstn => drrdata[16]~reg0.ACLR
rstn => drrdata[17]~reg0.ACLR
rstn => drrdata[18]~reg0.ACLR
rstn => drrdata[19]~reg0.ACLR
rstn => drrdata[20]~reg0.ACLR
rstn => drrdata[21]~reg0.ACLR
rstn => drrdata[22]~reg0.ACLR
rstn => drrdata[23]~reg0.ACLR
rstn => drrdata[24]~reg0.ACLR
rstn => drrdata[25]~reg0.ACLR
rstn => drrdata[26]~reg0.ACLR
rstn => drrdata[27]~reg0.ACLR
rstn => drrdata[28]~reg0.ACLR
rstn => drrdata[29]~reg0.ACLR
rstn => drrdata[30]~reg0.ACLR
rstn => drrdata[31]~reg0.ACLR
rstn => mem_addr[0]~reg0.ACLR
rstn => mem_addr[1]~reg0.ACLR
rstn => mem_addr[2]~reg0.ACLR
rstn => mem_addr[3]~reg0.ACLR
rstn => mem_addr[4]~reg0.ACLR
rstn => mem_addr[5]~reg0.ACLR
rstn => mem_addr[6]~reg0.ACLR
rstn => mem_addr[7]~reg0.ACLR
rstn => mem_addr[8]~reg0.ACLR
rstn => mem_addr[9]~reg0.ACLR
rstn => mem_addr[10]~reg0.ACLR
rstn => mem_addr[11]~reg0.ACLR
rstn => mem_addr[12]~reg0.ACLR
rstn => mem_ba[0]~reg0.ACLR
rstn => mem_ba[1]~reg0.ACLR
rstn => mem_we_n~reg0.PRESET
rstn => mem_ras_n~reg0.PRESET
rstn => mem_cs_n~reg0.ACLR
rstn => mem_cke~reg0.ACLR
rstn => dqs_l.ACLR
rstn => dqs_h.ACLR
rstn => dqswflg.ACLR
rstn => dqs_oe.ACLR
rstn => wdreg64[0].ACLR
rstn => wdreg64[1].ACLR
rstn => wdreg64[2].ACLR
rstn => wdreg64[3].ACLR
rstn => wdreg64[4].ACLR
rstn => wdreg64[5].ACLR
rstn => wdreg64[6].ACLR
rstn => wdreg64[7].ACLR
rstn => wdreg64[8].ACLR
rstn => wdreg64[9].ACLR
rstn => wdreg64[10].ACLR
rstn => wdreg64[11].ACLR
rstn => wdreg64[12].ACLR
rstn => wdreg64[13].ACLR
rstn => wdreg64[14].ACLR
rstn => wdreg64[15].ACLR
rstn => wdreg64[16].ACLR
rstn => wdreg64[17].ACLR
rstn => wdreg64[18].ACLR
rstn => wdreg64[19].ACLR
rstn => wdreg64[20].ACLR
rstn => wdreg64[21].ACLR
rstn => wdreg64[22].ACLR
rstn => wdreg64[23].ACLR
rstn => wdreg64[24].ACLR
rstn => wdreg64[25].ACLR
rstn => wdreg64[26].ACLR
rstn => wdreg64[27].ACLR
rstn => wdreg64[28].ACLR
rstn => wdreg64[29].ACLR
rstn => wdreg64[30].ACLR
rstn => wdreg64[31].ACLR
rstn => drwdo64l[0].ACLR
rstn => drwdo64l[1].ACLR
rstn => drwdo64l[2].ACLR
rstn => drwdo64l[3].ACLR
rstn => drwdo64l[4].ACLR
rstn => drwdo64l[5].ACLR
rstn => drwdo64l[6].ACLR
rstn => drwdo64l[7].ACLR
rstn => drwdo64l[8].ACLR
rstn => drwdo64l[9].ACLR
rstn => drwdo64l[10].ACLR
rstn => drwdo64l[11].ACLR
rstn => drwdo64l[12].ACLR
rstn => drwdo64l[13].ACLR
rstn => drwdo64l[14].ACLR
rstn => drwdo64l[15].ACLR
rstn => drwdo64h[0].ACLR
rstn => drwdo64h[1].ACLR
rstn => drwdo64h[2].ACLR
rstn => drwdo64h[3].ACLR
rstn => drwdo64h[4].ACLR
rstn => drwdo64h[5].ACLR
rstn => drwdo64h[6].ACLR
rstn => drwdo64h[7].ACLR
rstn => drwdo64h[8].ACLR
rstn => drwdo64h[9].ACLR
rstn => drwdo64h[10].ACLR
rstn => drwdo64h[11].ACLR
rstn => drwdo64h[12].ACLR
rstn => drwdo64h[13].ACLR
rstn => drwdo64h[14].ACLR
rstn => drwdo64h[15].ACLR
rstn => dqrflg5.ACLR
rstn => dqrflg4.ACLR
rstn => dqrflg3.ACLR
rstn => dqrflg2.ACLR
rstn => dqrflg1.ACLR
rstn => cmd[0].PRESET
rstn => cmd[1].PRESET
rstn => cmd[2].PRESET
rstn => cmd[3].ACLR
rstn => ictrl~15.DATAIN
rstn => mem_cas_n~reg0.ENA
clkddr => clkddr.IN4
clkdrdqs => clkdrdqs.IN2
clkdrrd => clkdrrd.IN2
pllok => always9.IN1
drrdata[0] <= drrdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[1] <= drrdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[2] <= drrdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[3] <= drrdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[4] <= drrdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[5] <= drrdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[6] <= drrdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[7] <= drrdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[8] <= drrdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[9] <= drrdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[10] <= drrdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[11] <= drrdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[12] <= drrdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[13] <= drrdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[14] <= drrdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[15] <= drrdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[16] <= drrdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[17] <= drrdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[18] <= drrdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[19] <= drrdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[20] <= drrdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[21] <= drrdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[22] <= drrdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[23] <= drrdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[24] <= drrdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[25] <= drrdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[26] <= drrdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[27] <= drrdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[28] <= drrdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[29] <= drrdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[30] <= drrdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrdata[31] <= drrdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drrvld <= drrvld~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_cs_n <= mem_cs_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_cke <= mem_cke~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[0] <= mem_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= mem_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= mem_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= mem_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= mem_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= mem_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= mem_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= mem_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[8] <= mem_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[9] <= mem_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[10] <= mem_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[11] <= mem_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[12] <= mem_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_ba[0] <= mem_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_ba[1] <= mem_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_ras_n <= mem_ras_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_cas_n <= mem_cas_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_we_n <= mem_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_clk <= ckoutp:ck_pout.dataout
mem_clk_n <= ckoutp:ck_nout.dataout
mem_dq[0] <> mydq:mydq1.padio
mem_dq[1] <> mydq:mydq1.padio
mem_dq[2] <> mydq:mydq1.padio
mem_dq[3] <> mydq:mydq1.padio
mem_dq[4] <> mydq:mydq1.padio
mem_dq[5] <> mydq:mydq1.padio
mem_dq[6] <> mydq:mydq1.padio
mem_dq[7] <> mydq:mydq1.padio
mem_dq[8] <> mydq:mydq0.padio
mem_dq[9] <> mydq:mydq0.padio
mem_dq[10] <> mydq:mydq0.padio
mem_dq[11] <> mydq:mydq0.padio
mem_dq[12] <> mydq:mydq0.padio
mem_dq[13] <> mydq:mydq0.padio
mem_dq[14] <> mydq:mydq0.padio
mem_dq[15] <> mydq:mydq0.padio
mem_udqs <> mybidir:mybidir0.padio
mem_ldqs <> mybidir:mybidir1.padio
loc_wreq => always9.IN0
loc_wreq => ictrl.DATAB
loc_wreq => loc_rdy.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.OUTPUTSELECT
loc_wreq => ictrl.DATAB
loc_rreq => always9.IN1
loc_rreq => loc_rdy.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rreq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => ictrl.OUTPUTSELECT
loc_rshrq => loc_rdy.DATAA
loc_wdata[0] => wdreg64[0].DATAIN
loc_wdata[1] => wdreg64[1].DATAIN
loc_wdata[2] => wdreg64[2].DATAIN
loc_wdata[3] => wdreg64[3].DATAIN
loc_wdata[4] => wdreg64[4].DATAIN
loc_wdata[5] => wdreg64[5].DATAIN
loc_wdata[6] => wdreg64[6].DATAIN
loc_wdata[7] => wdreg64[7].DATAIN
loc_wdata[8] => wdreg64[8].DATAIN
loc_wdata[9] => wdreg64[9].DATAIN
loc_wdata[10] => wdreg64[10].DATAIN
loc_wdata[11] => wdreg64[11].DATAIN
loc_wdata[12] => wdreg64[12].DATAIN
loc_wdata[13] => wdreg64[13].DATAIN
loc_wdata[14] => wdreg64[14].DATAIN
loc_wdata[15] => wdreg64[15].DATAIN
loc_wdata[16] => wdreg64[16].DATAIN
loc_wdata[17] => wdreg64[17].DATAIN
loc_wdata[18] => wdreg64[18].DATAIN
loc_wdata[19] => wdreg64[19].DATAIN
loc_wdata[20] => wdreg64[20].DATAIN
loc_wdata[21] => wdreg64[21].DATAIN
loc_wdata[22] => wdreg64[22].DATAIN
loc_wdata[23] => wdreg64[23].DATAIN
loc_wdata[24] => wdreg64[24].DATAIN
loc_wdata[25] => wdreg64[25].DATAIN
loc_wdata[26] => wdreg64[26].DATAIN
loc_wdata[27] => wdreg64[27].DATAIN
loc_wdata[28] => wdreg64[28].DATAIN
loc_wdata[29] => wdreg64[29].DATAIN
loc_wdata[30] => wdreg64[30].DATAIN
loc_wdata[31] => wdreg64[31].DATAIN
loc_addr[0] => Selector51.IN6
loc_addr[1] => Selector50.IN6
loc_addr[2] => Selector49.IN6
loc_addr[3] => Selector48.IN8
loc_addr[4] => Selector47.IN8
loc_addr[5] => Selector46.IN6
loc_addr[6] => Selector45.IN6
loc_addr[7] => Selector44.IN7
loc_addr[8] => Selector52.IN6
loc_addr[9] => Selector51.IN5
loc_addr[10] => Selector50.IN5
loc_addr[11] => Selector49.IN5
loc_addr[12] => Selector48.IN7
loc_addr[13] => Selector47.IN7
loc_addr[14] => Selector46.IN5
loc_addr[15] => Selector45.IN5
loc_addr[16] => Selector44.IN6
loc_addr[17] => Selector43.IN4
loc_addr[18] => Selector42.IN6
loc_addr[19] => Selector41.IN4
loc_addr[20] => Selector40.IN4
loc_addr[21] => Selector57.IN5
loc_addr[22] => Selector56.IN4
loc_addr[23] => ~NO_FANOUT~
loc_done <= loc_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc_rdy <= loc_rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
test <= test~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir0
datain_h[0] => datain_h[0].IN1
datain_l[0] => datain_l[0].IN1
inclock => inclock.IN1
oe => oe.IN1
outclock => outclock.IN1
dataout_h[0] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_l[0] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
padio[0] <> altddio_bidir:ALTDDIO_BIDIR_component.padio


|Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir0|altddio_bidir:ALTDDIO_BIDIR_component
datain_h[0] => ddio_bidir_a4p:auto_generated.datain_h[0]
datain_l[0] => ddio_bidir_a4p:auto_generated.datain_l[0]
inclock => ddio_bidir_a4p:auto_generated.inclock
inclocken => ~NO_FANOUT~
outclock => ddio_bidir_a4p:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
oe => ddio_bidir_a4p:auto_generated.oe
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
dataout_h[0] <= ddio_bidir_a4p:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_bidir_a4p:auto_generated.dataout_l[0]
combout[0] <= <GND>
dqsundelayedout[0] <= <GND>
padio[0] <> ddio_bidir_a4p:auto_generated.padio[0]
oe_out[0] <= <GND>


|Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir0|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK
oe => tri_buf1a[0].OE
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL
padio[0] <> tri_buf1a[0]


|Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir1
datain_h[0] => datain_h[0].IN1
datain_l[0] => datain_l[0].IN1
inclock => inclock.IN1
oe => oe.IN1
outclock => outclock.IN1
dataout_h[0] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_l[0] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
padio[0] <> altddio_bidir:ALTDDIO_BIDIR_component.padio


|Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir1|altddio_bidir:ALTDDIO_BIDIR_component
datain_h[0] => ddio_bidir_a4p:auto_generated.datain_h[0]
datain_l[0] => ddio_bidir_a4p:auto_generated.datain_l[0]
inclock => ddio_bidir_a4p:auto_generated.inclock
inclocken => ~NO_FANOUT~
outclock => ddio_bidir_a4p:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
oe => ddio_bidir_a4p:auto_generated.oe
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
dataout_h[0] <= ddio_bidir_a4p:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_bidir_a4p:auto_generated.dataout_l[0]
combout[0] <= <GND>
dqsundelayedout[0] <= <GND>
padio[0] <> ddio_bidir_a4p:auto_generated.padio[0]
oe_out[0] <= <GND>


|Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir1|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK
oe => tri_buf1a[0].OE
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL
padio[0] <> tri_buf1a[0]


|Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0
datain_h[0] => datain_h[0].IN1
datain_h[1] => datain_h[1].IN1
datain_h[2] => datain_h[2].IN1
datain_h[3] => datain_h[3].IN1
datain_h[4] => datain_h[4].IN1
datain_h[5] => datain_h[5].IN1
datain_h[6] => datain_h[6].IN1
datain_h[7] => datain_h[7].IN1
datain_l[0] => datain_l[0].IN1
datain_l[1] => datain_l[1].IN1
datain_l[2] => datain_l[2].IN1
datain_l[3] => datain_l[3].IN1
datain_l[4] => datain_l[4].IN1
datain_l[5] => datain_l[5].IN1
datain_l[6] => datain_l[6].IN1
datain_l[7] => datain_l[7].IN1
inclock => inclock.IN1
oe => oe.IN1
outclock => outclock.IN1
dataout_h[0] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_h
dataout_h[1] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_h
dataout_h[2] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_h
dataout_h[3] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_h
dataout_h[4] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_h
dataout_h[5] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_h
dataout_h[6] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_h
dataout_h[7] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_h
dataout_l[0] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_l
dataout_l[1] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_l
dataout_l[2] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_l
dataout_l[3] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_l
dataout_l[4] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_l
dataout_l[5] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_l
dataout_l[6] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_l
dataout_l[7] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_l
padio[0] <> mydq_dq_a6o:mydq_dq_a6o_component.padio
padio[1] <> mydq_dq_a6o:mydq_dq_a6o_component.padio
padio[2] <> mydq_dq_a6o:mydq_dq_a6o_component.padio
padio[3] <> mydq_dq_a6o:mydq_dq_a6o_component.padio
padio[4] <> mydq_dq_a6o:mydq_dq_a6o_component.padio
padio[5] <> mydq_dq_a6o:mydq_dq_a6o_component.padio
padio[6] <> mydq_dq_a6o:mydq_dq_a6o_component.padio
padio[7] <> mydq_dq_a6o:mydq_dq_a6o_component.padio


|Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component
datain_h[0] => ddio_outa_0.DATAINHI
datain_h[1] => ddio_outa_1.DATAINHI
datain_h[2] => ddio_outa_2.DATAINHI
datain_h[3] => ddio_outa_3.DATAINHI
datain_h[4] => ddio_outa_4.DATAINHI
datain_h[5] => ddio_outa_5.DATAINHI
datain_h[6] => ddio_outa_6.DATAINHI
datain_h[7] => ddio_outa_7.DATAINHI
datain_l[0] => ddio_outa_0.DATAINLO
datain_l[1] => ddio_outa_1.DATAINLO
datain_l[2] => ddio_outa_2.DATAINLO
datain_l[3] => ddio_outa_3.DATAINLO
datain_l[4] => ddio_outa_4.DATAINLO
datain_l[5] => ddio_outa_5.DATAINLO
datain_l[6] => ddio_outa_6.DATAINLO
datain_l[7] => ddio_outa_7.DATAINLO
dataout_h[0] <= dataout_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[1] <= dataout_h[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[2] <= dataout_h[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[3] <= dataout_h[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[4] <= dataout_h[4].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[5] <= dataout_h[5].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[6] <= dataout_h[6].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[7] <= dataout_h[7].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[1] <= input_latch_l[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[2] <= input_latch_l[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[3] <= input_latch_l[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[4] <= input_latch_l[4].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[5] <= input_latch_l[5].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[6] <= input_latch_l[6].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[7] <= input_latch_l[7].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].CLK
inclock => input_cell_l[1].CLK
inclock => input_cell_l[2].CLK
inclock => input_cell_l[3].CLK
inclock => input_cell_l[4].CLK
inclock => input_cell_l[5].CLK
inclock => input_cell_l[6].CLK
inclock => input_cell_l[7].CLK
inclock => input_latch_l[0].CLK
inclock => input_latch_l[1].CLK
inclock => input_latch_l[2].CLK
inclock => input_latch_l[3].CLK
inclock => input_latch_l[4].CLK
inclock => input_latch_l[5].CLK
inclock => input_latch_l[6].CLK
inclock => input_latch_l[7].CLK
inclock => input_cell_h[0].CLK
inclock => input_cell_h[1].CLK
inclock => input_cell_h[2].CLK
inclock => input_cell_h[3].CLK
inclock => input_cell_h[4].CLK
inclock => input_cell_h[5].CLK
inclock => input_cell_h[6].CLK
inclock => input_cell_h[7].CLK
oe => wire_tri_buf1a_out[7].OE
oe => wire_tri_buf1a_out[6].OE
oe => wire_tri_buf1a_out[5].OE
oe => wire_tri_buf1a_out[4].OE
oe => wire_tri_buf1a_out[3].OE
oe => wire_tri_buf1a_out[2].OE
oe => wire_tri_buf1a_out[1].OE
oe => wire_tri_buf1a_out[0].OE
outclock => ddio_outa_0.CLKHI
outclock => ddio_outa_0.CLKLO
outclock => ddio_outa_0.MUXSEL
outclock => ddio_outa_1.CLKHI
outclock => ddio_outa_1.CLKLO
outclock => ddio_outa_1.MUXSEL
outclock => ddio_outa_2.CLKHI
outclock => ddio_outa_2.CLKLO
outclock => ddio_outa_2.MUXSEL
outclock => ddio_outa_3.CLKHI
outclock => ddio_outa_3.CLKLO
outclock => ddio_outa_3.MUXSEL
outclock => ddio_outa_4.CLKHI
outclock => ddio_outa_4.CLKLO
outclock => ddio_outa_4.MUXSEL
outclock => ddio_outa_5.CLKHI
outclock => ddio_outa_5.CLKLO
outclock => ddio_outa_5.MUXSEL
outclock => ddio_outa_6.CLKHI
outclock => ddio_outa_6.CLKLO
outclock => ddio_outa_6.MUXSEL
outclock => ddio_outa_7.CLKHI
outclock => ddio_outa_7.CLKLO
outclock => ddio_outa_7.MUXSEL
padio[0] <> padio[0]
padio[1] <> padio[1]
padio[2] <> padio[2]
padio[3] <> padio[3]
padio[4] <> padio[4]
padio[5] <> padio[5]
padio[6] <> padio[6]
padio[7] <> padio[7]


|Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1
datain_h[0] => datain_h[0].IN1
datain_h[1] => datain_h[1].IN1
datain_h[2] => datain_h[2].IN1
datain_h[3] => datain_h[3].IN1
datain_h[4] => datain_h[4].IN1
datain_h[5] => datain_h[5].IN1
datain_h[6] => datain_h[6].IN1
datain_h[7] => datain_h[7].IN1
datain_l[0] => datain_l[0].IN1
datain_l[1] => datain_l[1].IN1
datain_l[2] => datain_l[2].IN1
datain_l[3] => datain_l[3].IN1
datain_l[4] => datain_l[4].IN1
datain_l[5] => datain_l[5].IN1
datain_l[6] => datain_l[6].IN1
datain_l[7] => datain_l[7].IN1
inclock => inclock.IN1
oe => oe.IN1
outclock => outclock.IN1
dataout_h[0] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_h
dataout_h[1] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_h
dataout_h[2] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_h
dataout_h[3] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_h
dataout_h[4] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_h
dataout_h[5] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_h
dataout_h[6] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_h
dataout_h[7] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_h
dataout_l[0] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_l
dataout_l[1] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_l
dataout_l[2] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_l
dataout_l[3] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_l
dataout_l[4] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_l
dataout_l[5] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_l
dataout_l[6] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_l
dataout_l[7] <= mydq_dq_a6o:mydq_dq_a6o_component.dataout_l
padio[0] <> mydq_dq_a6o:mydq_dq_a6o_component.padio
padio[1] <> mydq_dq_a6o:mydq_dq_a6o_component.padio
padio[2] <> mydq_dq_a6o:mydq_dq_a6o_component.padio
padio[3] <> mydq_dq_a6o:mydq_dq_a6o_component.padio
padio[4] <> mydq_dq_a6o:mydq_dq_a6o_component.padio
padio[5] <> mydq_dq_a6o:mydq_dq_a6o_component.padio
padio[6] <> mydq_dq_a6o:mydq_dq_a6o_component.padio
padio[7] <> mydq_dq_a6o:mydq_dq_a6o_component.padio


|Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component
datain_h[0] => ddio_outa_0.DATAINHI
datain_h[1] => ddio_outa_1.DATAINHI
datain_h[2] => ddio_outa_2.DATAINHI
datain_h[3] => ddio_outa_3.DATAINHI
datain_h[4] => ddio_outa_4.DATAINHI
datain_h[5] => ddio_outa_5.DATAINHI
datain_h[6] => ddio_outa_6.DATAINHI
datain_h[7] => ddio_outa_7.DATAINHI
datain_l[0] => ddio_outa_0.DATAINLO
datain_l[1] => ddio_outa_1.DATAINLO
datain_l[2] => ddio_outa_2.DATAINLO
datain_l[3] => ddio_outa_3.DATAINLO
datain_l[4] => ddio_outa_4.DATAINLO
datain_l[5] => ddio_outa_5.DATAINLO
datain_l[6] => ddio_outa_6.DATAINLO
datain_l[7] => ddio_outa_7.DATAINLO
dataout_h[0] <= dataout_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[1] <= dataout_h[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[2] <= dataout_h[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[3] <= dataout_h[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[4] <= dataout_h[4].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[5] <= dataout_h[5].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[6] <= dataout_h[6].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[7] <= dataout_h[7].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[1] <= input_latch_l[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[2] <= input_latch_l[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[3] <= input_latch_l[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[4] <= input_latch_l[4].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[5] <= input_latch_l[5].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[6] <= input_latch_l[6].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[7] <= input_latch_l[7].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].CLK
inclock => input_cell_l[1].CLK
inclock => input_cell_l[2].CLK
inclock => input_cell_l[3].CLK
inclock => input_cell_l[4].CLK
inclock => input_cell_l[5].CLK
inclock => input_cell_l[6].CLK
inclock => input_cell_l[7].CLK
inclock => input_latch_l[0].CLK
inclock => input_latch_l[1].CLK
inclock => input_latch_l[2].CLK
inclock => input_latch_l[3].CLK
inclock => input_latch_l[4].CLK
inclock => input_latch_l[5].CLK
inclock => input_latch_l[6].CLK
inclock => input_latch_l[7].CLK
inclock => input_cell_h[0].CLK
inclock => input_cell_h[1].CLK
inclock => input_cell_h[2].CLK
inclock => input_cell_h[3].CLK
inclock => input_cell_h[4].CLK
inclock => input_cell_h[5].CLK
inclock => input_cell_h[6].CLK
inclock => input_cell_h[7].CLK
oe => wire_tri_buf1a_out[7].OE
oe => wire_tri_buf1a_out[6].OE
oe => wire_tri_buf1a_out[5].OE
oe => wire_tri_buf1a_out[4].OE
oe => wire_tri_buf1a_out[3].OE
oe => wire_tri_buf1a_out[2].OE
oe => wire_tri_buf1a_out[1].OE
oe => wire_tri_buf1a_out[0].OE
outclock => ddio_outa_0.CLKHI
outclock => ddio_outa_0.CLKLO
outclock => ddio_outa_0.MUXSEL
outclock => ddio_outa_1.CLKHI
outclock => ddio_outa_1.CLKLO
outclock => ddio_outa_1.MUXSEL
outclock => ddio_outa_2.CLKHI
outclock => ddio_outa_2.CLKLO
outclock => ddio_outa_2.MUXSEL
outclock => ddio_outa_3.CLKHI
outclock => ddio_outa_3.CLKLO
outclock => ddio_outa_3.MUXSEL
outclock => ddio_outa_4.CLKHI
outclock => ddio_outa_4.CLKLO
outclock => ddio_outa_4.MUXSEL
outclock => ddio_outa_5.CLKHI
outclock => ddio_outa_5.CLKLO
outclock => ddio_outa_5.MUXSEL
outclock => ddio_outa_6.CLKHI
outclock => ddio_outa_6.CLKLO
outclock => ddio_outa_6.MUXSEL
outclock => ddio_outa_7.CLKHI
outclock => ddio_outa_7.CLKLO
outclock => ddio_outa_7.MUXSEL
padio[0] <> padio[0]
padio[1] <> padio[1]
padio[2] <> padio[2]
padio[3] <> padio[3]
padio[4] <> padio[4]
padio[5] <> padio[5]
padio[6] <> padio[6]
padio[7] <> padio[7]


|Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_pout
datain_h[0] => datain_h[0].IN1
datain_l[0] => datain_l[0].IN1
outclock => outclock.IN1
dataout[0] <= altddio_out:ALTDDIO_OUT_component.dataout


|Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_pout|altddio_out:ALTDDIO_OUT_component
datain_h[0] => ddio_out_p9j:auto_generated.datain_h[0]
datain_l[0] => ddio_out_p9j:auto_generated.datain_l[0]
outclock => ddio_out_p9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_p9j:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_pout|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_nout
datain_h[0] => datain_h[0].IN1
datain_l[0] => datain_l[0].IN1
outclock => outclock.IN1
dataout[0] <= altddio_out:ALTDDIO_OUT_component.dataout


|Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_nout|altddio_out:ALTDDIO_OUT_component
datain_h[0] => ddio_out_p9j:auto_generated.datain_h[0]
datain_l[0] => ddio_out_p9j:auto_generated.datain_l[0]
outclock => ddio_out_p9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_p9j:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_nout|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


