Covered -- Verilog Coverage Verbose Report
==========================================

LINE COVERAGE RESULTS BY MODULE
-------------------------------
Module                    Filename                 Hit/ Miss/Total    Percent hit
---------------------------------------------------------------------------------
  main                    sbit_sel1.v                5/    0/    5      100%
=================================================================================

TOGGLE COVERAGE RESULTS BY MODULE
---------------------------------
Module                    Filename                         Toggle 0 -> 1                       Toggle 1 -> 0
                                                   Hit/ Miss/Total    Percent hit      Hit/ Miss/Total    Percent hit
---------------------------------------------------------------------------------------------------------------------
  main                    sbit_sel1.v                7/    5/   12       58%             8/    4/   12       67%

Module: main, File: sbit_sel1.v
--------------------------------------------------------
Signals not getting 100% toggle coverage

Signal                    Toggle
----------------------------------------------------------------------------------
sel                       0->1: 3'b000
......................... 1->0: 3'b010 ...
z                         0->1: 4'b1101
......................... 1->0: 4'b1101 ...
b                         0->1: 1'b0
......................... 1->0: 1'b0 ...
===============================================================================================================

COMBINATIONAL LOGIC COVERAGE RESULTS BY MODULE
----------------------------------------------
Module                    Filename                     Logical Combinations
                                                  Hit/Miss/Total    Percent hit
-------------------------------------------------------------------------------
  main                    sbit_sel1.v              10/   2/  12       83%

Module: main, File: sbit_sel1.v
--------------------------------------------------------
Missed Combinations
====================================================
 Line #     Expression
====================================================
      8:    assign  b  = z[2]
                         |1-|


Expression 1
^^^^^^^^^^^^^ - []
 Value
-------
   1

====================================================
 Line #     Expression
====================================================
     11:    assign  e  = z[(sel + 1)]
                           |---1---| 


Expression 1
^^^^^^^^^^^^^ - +
 L | R | Value
---+---+------
 0 | 0 |    0
 1+| 0 |    1


=================================================================================

FINITE STATE MACHINE COVERAGE RESULTS BY MODULE
-----------------------------------------------
                                                               State                             Arc
Module                    Filename                Hit/Miss/Total    Percent Hit    Hit/Miss/Total    Percent hit
----------------------------------------------------------------------------------------------------------------
  main                    sbit_sel1.v               0/   0/   0      100%            0/   0/   0      100%
=================================================================================

