          <!-- Start of Marvell switch tag section -->
          <div class="post">
            <h2 class="title">
                Marvell switch tag
            </h2>
            <div class="entry">
                <h3 class="subtitle">Switch tag structure</h3>
The Marvell (Ethertyped or not) DSA tagged frames contain a
proprietary tag inserted between the source address field and the
type/length field in the Ethernet header.

The DSA tag is 4 octets. It contains the source (or target) switch
device and port or trunk numbers. It is placed in the frame on top
of the standard IEEE tag.

The EDSA tag is 8 octets. It contains a programmable Ethernet type,
two reserved octets (always 0), and a standard DSA tag.

<pre>
     7   6   5   4   3   2   1   0  
   .   .   .   .   .   .   .   .   .
 0 +---+---+---+---+---+---+---+---+  --
   |  Prog. DSA Ether Type [15:8]  |  |
+1 +---+---+---+---+---+---+---+---+  |
   |  Prog. DSA Ether Type [7:0]   |  | EDSA tag
+1 +---+---+---+---+---+---+---+---+  |
   |     Reserved (0x00 0x00)      |  |
+2 +---+---+---+---+---+---+---+---+  |  --
   | Mode  |b29|   Switch Device   |  |  |
+1 +---+---+---+---+---+---+---+---+  |  |
   |    Switch Port    |b18|b17|b16|  |  |
+1 +---+---+---+---+---+---+---+---+  |  | DSA tag
   | PRI [2:0] |b12|  VID [11:8]   |  |  |
+1 +---+---+---+---+---+---+---+---+  |  |
   |           VID [7:0]           |  |  |
+1 +---+---+---+---+---+---+---+---+  -- --
</pre>

                    <h4 class="subtitle">To_CPU frame mode (ingress)</h4>
The DSA tag mode <code>0x0</code> describes a To_CPU frame.

If the <code>b29</code> bit is set, the original frame contained an IEEE tag
converted into a DSA tag, otherwise the frame was originally untagged
and the DSA tag was added to the frame.

The switch device and port bits define the numbers of the original
source device and port where the frame first ingressed.

Bits <code>b18</code>, <code>b17</code> and <code>b12</code> are the frame
type code bits 2, 1 and 0 respectively, describing the kind of To_CPU frame:
<ul>
<li><code>0x0</code> for BPDU (MGMT) Trap</li>
<li><code>0x1</code> for Frame2Reg Response</li>
<li><code>0x2</code> for IGMP/MLD Trap</li>
<li><code>0x3</code> Policy Trap</li>
<li><code>0x4</code> for ARP Mirror</li>
<li><code>0x5</code> Policy Mirror</li>
</ul>

The <code>b16</code> bit is the original frame's CFI bit if it was IEEE tagged.

The PRI bits define the priority assigned to the frame when it entered
the source device.

The VID bits define the VLAN identifier assigned to the frame when
it entered the source device.

                    <h4 class="subtitle">From_CPU frame mode (egress)</h4>
The DSA tag mode <code>0x1</code> describes a From_CPU frame.

If the <code>b29</code> bit is set, the frame egresses the target port with an
IEEE tag, otherwise the frame egresses the target port untagged.

The switch device and port bits define the numbers of the target
device and port where the frame must egress.

The <code>b16</code> bit is used as the frame's IEEE tag CFI bit if the frame
egresses the target port tagged.

The PRI bits define the IEEE tag priority of the frame if it egresses
the target port tagged, otherwise they indicate the egress queue the
frame is to be switched to.

The VID bits define the IEEE VID of the frame if it egresses the
target port tagged, otherwise they are ignored.

                    <h4 class="subtitle">To_Sniffer frame mode (ingress)</h4>
The DSA tag mode <code>0x2</code> describes a To_Sniffer frame.

If the <code>b29</code> bit is set, the original frame contained an IEEE tag
converted into a DSA tag, otherwise the frame was originally untagged
and the DSA tag was added to the frame.

The switch device and port bits define the numbers of the original
source device and port where the frame first ingressed.

If the <code>b18</code> bit is set, the frame came from an ingress source port,
otherwise it came from an egress source port.

The <code>b16</code> bit is the original frame's CFI bit if it was IEEE tagged.

The PRI bits define the priority assigned to the frame when it entered
the source device.

The VID bits define the VLAN identifier assigned to the frame when
it entered the source device.

                    <h4 class="subtitle">Forward DSA tag frame mode (egress)</h4>
The DSA tag mode <code>0x3</code> describes a Forward frame.

The <code>b29</code> bit is used to inform the egress port to consider the frame
as tagged if set, otherwise as untagged.

The PRI bits are used as the IEEE tag priority of the frame.

The VID bits are used as the IEEE VID of the frame.

                    <h4 class="subtitle">Forward DSA tag frame mode (ingress)</h4>
The DSA tag mode <code>0x3</code> describes a Forward frame.

If the <code>b29</code> bit is set, the original frame contained an IEEE tag
converted into a DSA tag, otherwise the frame was originally untagged
and the DSA tag was added to the frame.

The switch device and port bits define the numbers of the original
source device and port where the frame first ingressed.

If the <code>b18</code> bit is set, the switch port bits indicate a trunk ID,
otherwise a port number.

The <code>b16</code> bit is the original frame's CFI bit if it was IEEE tagged.

The PRI bits define the priority assigned to the frame when it entered
the source device.

The VID bits define the VLAN identifier assigned to the frame when
it entered the source device.
            </div>
            <!-- End of Marvell switch tag section -->
          </div>
