$date
	Fri Mar 07 11:25:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # inp $end
$var reg 1 $ rst $end
$var reg 1 % start $end
$scope module DT $end
$var wire 1 " clk $end
$var wire 1 # inp $end
$var wire 1 $ rst $end
$var wire 1 % start $end
$var parameter 2 & S0 $end
$var parameter 2 ' S1 $end
$var parameter 2 ( S2 $end
$var parameter 2 ) S3 $end
$var reg 2 * NState [1:0] $end
$var reg 2 + PState [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 )
b10 (
b1 '
b0 &
$end
#0
$dumpvars
b0 +
bx *
0%
1$
x#
0"
x!
$end
#5
1"
0$
#10
b1 *
0"
1%
0#
#15
b1 +
1"
#20
b10 *
0"
1#
#25
b0 *
b10 +
1"
#30
b11 *
0"
0#
#35
1!
b11 +
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
