{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716126020799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716126020800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 20:40:20 2024 " "Processing started: Sun May 19 20:40:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716126020800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716126020800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716126020800 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716126021055 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716126021055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../RISC-V singer cycle/PC.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716126027786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716126027786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/mux_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/mux_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_PETCH " "Found entity 1: MUX_PETCH" {  } { { "../RISC-V singer cycle/MUX_FETCH.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/MUX_FETCH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716126027788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716126027788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/memory_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/memory_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_instruction " "Found entity 1: Memory_instruction" {  } { { "../RISC-V singer cycle/Memory_instruction.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Memory_instruction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716126027789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716126027789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/add_fectch.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/add_fectch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_Fetch " "Found entity 1: Add_Fetch" {  } { { "../RISC-V singer cycle/Add_Fectch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Add_Fectch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716126027790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716126027790 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Top_Fetch.v(26) " "Verilog HDL Module Instantiation warning at Top_Fetch.v(26): ignored dangling comma in List of Port Connections" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716126027791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/top_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/top_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Fetch " "Found entity 1: Top_Fetch" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716126027791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716126027791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../RISC-V singer cycle/control_unit.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716126027792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716126027792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/risc-v.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/risc-v.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716126028061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_decoder " "Found entity 1: Main_decoder" {  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716126028062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716126028062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 ALU_decoder.v(10) " "Verilog HDL Expression warning at ALU_decoder.v(10): truncated literal to match 3 bits" {  } { { "../RISC-V singer cycle/ALU_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/ALU_decoder.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1716126028064 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 ALU_decoder.v(11) " "Verilog HDL Expression warning at ALU_decoder.v(11): truncated literal to match 3 bits" {  } { { "../RISC-V singer cycle/ALU_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/ALU_decoder.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1716126028064 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 ALU_decoder.v(12) " "Verilog HDL Expression warning at ALU_decoder.v(12): truncated literal to match 3 bits" {  } { { "../RISC-V singer cycle/ALU_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/ALU_decoder.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1716126028064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_decoder " "Found entity 1: ALU_decoder" {  } { { "../RISC-V singer cycle/ALU_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/ALU_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716126028064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716126028064 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_unit " "Elaborating entity \"control_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716126028089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_decoder Main_decoder:main " "Elaborating entity \"Main_decoder\" for hierarchy \"Main_decoder:main\"" {  } { { "../RISC-V singer cycle/control_unit.v" "main" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/control_unit.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716126028091 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Main_decoder.v(12) " "Verilog HDL Case Statement warning at Main_decoder.v(12): incomplete case statement has no default case item" {  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1716126028092 "|control_unit|Main_decoder:main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite Main_decoder.v(11) " "Verilog HDL Always Construct warning at Main_decoder.v(11): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716126028093 "|control_unit|Main_decoder:main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ImmSrc Main_decoder.v(11) " "Verilog HDL Always Construct warning at Main_decoder.v(11): inferring latch(es) for variable \"ImmSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716126028093 "|control_unit|Main_decoder:main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc Main_decoder.v(11) " "Verilog HDL Always Construct warning at Main_decoder.v(11): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716126028093 "|control_unit|Main_decoder:main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Memwrite Main_decoder.v(11) " "Verilog HDL Always Construct warning at Main_decoder.v(11): inferring latch(es) for variable \"Memwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716126028093 "|control_unit|Main_decoder:main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch Main_decoder.v(11) " "Verilog HDL Always Construct warning at Main_decoder.v(11): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716126028094 "|control_unit|Main_decoder:main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp Main_decoder.v(11) " "Verilog HDL Always Construct warning at Main_decoder.v(11): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716126028094 "|control_unit|Main_decoder:main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ResultSrc Main_decoder.v(11) " "Verilog HDL Always Construct warning at Main_decoder.v(11): inferring latch(es) for variable \"ResultSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716126028094 "|control_unit|Main_decoder:main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultSrc Main_decoder.v(11) " "Inferred latch for \"ResultSrc\" at Main_decoder.v(11)" {  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716126028095 "|control_unit|Main_decoder:main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] Main_decoder.v(11) " "Inferred latch for \"ALUOp\[0\]\" at Main_decoder.v(11)" {  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716126028095 "|control_unit|Main_decoder:main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] Main_decoder.v(11) " "Inferred latch for \"ALUOp\[1\]\" at Main_decoder.v(11)" {  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716126028095 "|control_unit|Main_decoder:main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch Main_decoder.v(11) " "Inferred latch for \"Branch\" at Main_decoder.v(11)" {  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716126028095 "|control_unit|Main_decoder:main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memwrite Main_decoder.v(11) " "Inferred latch for \"Memwrite\" at Main_decoder.v(11)" {  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716126028096 "|control_unit|Main_decoder:main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc Main_decoder.v(11) " "Inferred latch for \"ALUSrc\" at Main_decoder.v(11)" {  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716126028096 "|control_unit|Main_decoder:main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[0\] Main_decoder.v(11) " "Inferred latch for \"ImmSrc\[0\]\" at Main_decoder.v(11)" {  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716126028096 "|control_unit|Main_decoder:main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[1\] Main_decoder.v(11) " "Inferred latch for \"ImmSrc\[1\]\" at Main_decoder.v(11)" {  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716126028096 "|control_unit|Main_decoder:main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite Main_decoder.v(11) " "Inferred latch for \"RegWrite\" at Main_decoder.v(11)" {  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716126028096 "|control_unit|Main_decoder:main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_decoder ALU_decoder:decode_1 " "Elaborating entity \"ALU_decoder\" for hierarchy \"ALU_decoder:decode_1\"" {  } { { "../RISC-V singer cycle/control_unit.v" "decode_1" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/control_unit.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716126028107 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUOp ALU_decoder.v(24) " "Verilog HDL Always Construct warning at ALU_decoder.v(24): variable \"ALUOp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RISC-V singer cycle/ALU_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/ALU_decoder.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716126028108 "|control_unit|ALU_decoder:decode_1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_decoder.v(25) " "Verilog HDL Case Statement warning at ALU_decoder.v(25): incomplete case statement has no default case item" {  } { { "../RISC-V singer cycle/ALU_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/ALU_decoder.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1716126028108 "|control_unit|ALU_decoder:decode_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUOp ALU_decoder.v(54) " "Verilog HDL Always Construct warning at ALU_decoder.v(54): variable \"ALUOp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RISC-V singer cycle/ALU_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/ALU_decoder.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716126028109 "|control_unit|ALU_decoder:decode_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct3 ALU_decoder.v(55) " "Verilog HDL Always Construct warning at ALU_decoder.v(55): variable \"funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RISC-V singer cycle/ALU_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/ALU_decoder.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716126028109 "|control_unit|ALU_decoder:decode_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUOp ALU_decoder.v(84) " "Verilog HDL Always Construct warning at ALU_decoder.v(84): variable \"ALUOp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RISC-V singer cycle/ALU_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/ALU_decoder.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716126028109 "|control_unit|ALU_decoder:decode_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct3 ALU_decoder.v(89) " "Verilog HDL Always Construct warning at ALU_decoder.v(89): variable \"funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RISC-V singer cycle/ALU_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/ALU_decoder.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716126028109 "|control_unit|ALU_decoder:decode_1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_decoder.v(89) " "Verilog HDL Case Statement warning at ALU_decoder.v(89): incomplete case statement has no default case item" {  } { { "../RISC-V singer cycle/ALU_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/ALU_decoder.v" 89 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1716126028109 "|control_unit|ALU_decoder:decode_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControl ALU_decoder.v(23) " "Verilog HDL Always Construct warning at ALU_decoder.v(23): inferring latch(es) for variable \"ALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "../RISC-V singer cycle/ALU_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/ALU_decoder.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716126028109 "|control_unit|ALU_decoder:decode_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] ALU_decoder.v(54) " "Inferred latch for \"ALUControl\[0\]\" at ALU_decoder.v(54)" {  } { { "../RISC-V singer cycle/ALU_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/ALU_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716126028109 "|control_unit|ALU_decoder:decode_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] ALU_decoder.v(54) " "Inferred latch for \"ALUControl\[1\]\" at ALU_decoder.v(54)" {  } { { "../RISC-V singer cycle/ALU_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/ALU_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716126028110 "|control_unit|ALU_decoder:decode_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] ALU_decoder.v(54) " "Inferred latch for \"ALUControl\[2\]\" at ALU_decoder.v(54)" {  } { { "../RISC-V singer cycle/ALU_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/ALU_decoder.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716126028110 "|control_unit|ALU_decoder:decode_1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Main_decoder:main\|RegWrite " "Latch Main_decoder:main\|RegWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "../RISC-V singer cycle/control_unit.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716126028428 ""}  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716126028428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Main_decoder:main\|ImmSrc\[0\] " "Latch Main_decoder:main\|ImmSrc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "../RISC-V singer cycle/control_unit.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716126028428 ""}  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716126028428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Main_decoder:main\|ImmSrc\[1\] " "Latch Main_decoder:main\|ImmSrc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "../RISC-V singer cycle/control_unit.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716126028428 ""}  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716126028428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Main_decoder:main\|ALUSrc " "Latch Main_decoder:main\|ALUSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "../RISC-V singer cycle/control_unit.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716126028428 ""}  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716126028428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Main_decoder:main\|Memwrite " "Latch Main_decoder:main\|Memwrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "../RISC-V singer cycle/control_unit.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716126028428 ""}  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716126028428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Main_decoder:main\|ResultSrc " "Latch Main_decoder:main\|ResultSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "../RISC-V singer cycle/control_unit.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716126028428 ""}  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716126028428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_decoder:decode_1\|ALUControl\[0\] " "Latch ALU_decoder:decode_1\|ALUControl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Main_decoder:main\|ALUOp\[0\] " "Ports D and ENA on the latch are fed by the same signal Main_decoder:main\|ALUOp\[0\]" {  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716126028428 ""}  } { { "../RISC-V singer cycle/ALU_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/ALU_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716126028428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_decoder:decode_1\|ALUControl\[1\] " "Latch ALU_decoder:decode_1\|ALUControl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Main_decoder:main\|ALUOp\[0\] " "Ports D and ENA on the latch are fed by the same signal Main_decoder:main\|ALUOp\[0\]" {  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716126028428 ""}  } { { "../RISC-V singer cycle/ALU_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/ALU_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716126028428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_decoder:decode_1\|ALUControl\[2\] " "Latch ALU_decoder:decode_1\|ALUControl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Main_decoder:main\|ALUOp\[0\] " "Ports D and ENA on the latch are fed by the same signal Main_decoder:main\|ALUOp\[0\]" {  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716126028428 ""}  } { { "../RISC-V singer cycle/ALU_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/ALU_decoder.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716126028428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Main_decoder:main\|Branch " "Latch Main_decoder:main\|Branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "../RISC-V singer cycle/control_unit.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716126028429 ""}  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716126028429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Main_decoder:main\|ALUOp\[1\] " "Latch Main_decoder:main\|ALUOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "../RISC-V singer cycle/control_unit.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716126028429 ""}  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716126028429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Main_decoder:main\|ALUOp\[0\] " "Latch Main_decoder:main\|ALUOp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "../RISC-V singer cycle/control_unit.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716126028429 ""}  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716126028429 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716126028506 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716126028731 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716126028731 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716126028767 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716126028767 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716126028767 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716126028767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716126028782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 20:40:28 2024 " "Processing ended: Sun May 19 20:40:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716126028782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716126028782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716126028782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716126028782 ""}
