# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do adder2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/lab3 {C:/intelFPGA_lite/lab3/router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:21 on Sep 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/lab3" C:/intelFPGA_lite/lab3/router.sv 
# -- Compiling module router
# 
# Top level modules:
# 	router
# End time: 09:32:21 on Sep 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/lab3 {C:/intelFPGA_lite/lab3/ripple_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:21 on Sep 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/lab3" C:/intelFPGA_lite/lab3/ripple_adder.sv 
# -- Compiling module full_adder
# -- Compiling module ripple_adder
# 
# Top level modules:
# 	ripple_adder
# End time: 09:32:21 on Sep 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/lab3 {C:/intelFPGA_lite/lab3/reg_17.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:21 on Sep 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/lab3" C:/intelFPGA_lite/lab3/reg_17.sv 
# -- Compiling module reg_17
# 
# Top level modules:
# 	reg_17
# End time: 09:32:21 on Sep 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/lab3 {C:/intelFPGA_lite/lab3/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:21 on Sep 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/lab3" C:/intelFPGA_lite/lab3/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 09:32:21 on Sep 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/lab3 {C:/intelFPGA_lite/lab3/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:21 on Sep 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/lab3" C:/intelFPGA_lite/lab3/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 09:32:21 on Sep 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/lab3 {C:/intelFPGA_lite/lab3/adder2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:21 on Sep 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/lab3" C:/intelFPGA_lite/lab3/adder2.sv 
# -- Compiling module adder2
# 
# Top level modules:
# 	adder2
# End time: 09:32:21 on Sep 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.ripple_adder
# vsim work.ripple_adder 
# Start time: 09:32:58 on Sep 14,2022
# Loading sv_std.std
# Loading work.ripple_adder
# Loading work.full_adder
# End time: 09:33:09 on Sep 14,2022, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
