module adder (
    input clk,  // clock
    input rst,  // reset
    input binaryone,
    input binarytwo,
    input carryin,
    output carryout,
    output sumout
    )
   {

  always {
    carryout = (binaryone ^ binarytwo) & carryin | binaryone & binarytwo ;
    sumout = (binaryone ^ binarytwo) ^carryin;
  }
}
