INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PurplE/AppData/Roaming/Xilinx/Vivado/Documents/Processor_Design/Processor_Design.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PurplE/AppData/Roaming/Xilinx/Vivado/Documents/Processor_Design/Processor_Design.srcs/sim_1/new/proc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
