// Seed: 241347710
module module_0 (
    output wor id_0,
    input tri id_1,
    output tri0 id_2,
    input tri0 id_3,
    input tri id_4,
    input supply1 id_5,
    output uwire id_6,
    output tri0 id_7,
    input wor id_8
    , id_10
);
  id_11(
      .id_0(1),
      .id_1(id_10),
      .id_2(1),
      .id_3(1'h0 == id_10),
      .id_4(id_7 && id_2),
      .id_5(),
      .id_6(id_6),
      .id_7(1),
      .id_8(1),
      .id_9("" > id_7)
  );
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    output supply1 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input logic id_8,
    input wand id_9,
    output logic id_10,
    output uwire id_11
);
  assign id_10 = id_8;
  module_0(
      id_0, id_4, id_2, id_5, id_6, id_5, id_11, id_2, id_1
  );
  always @(negedge 1) begin
    id_10 <= 1 != "" - 1 ? 1 : 1 == id_7;
  end
endmodule
