

================================================================
== Vivado HLS Report for 'calc'
================================================================
* Date:           Sat Jan 11 14:24:37 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        IP_latest_2020_Enero
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.000|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |   41|  50000039|   41|  50000039|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+----------+----------+-----------+-----------+--------------+----------+
        |          |     Latency    | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name| min |    max   |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+-----+----------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |   36|  50000034|        37|          2|          2| 1 ~ 25000000 |    yes   |
        +----------+-----+----------+----------+-----------+-----------+--------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    112|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     40|    2308|   4720|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    449|
|Register         |        0|      -|    1370|    160|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     40|    3678|   5441|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     18|       3|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+
    |                      Instance                      |                     Module                    | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+
    |GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128  |GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1  |        0|      7|  381|  936|
    |GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U129  |GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1  |        0|      7|  381|  936|
    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U122    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1    |        0|      3|  143|  321|
    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U123    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1    |        0|      3|  143|  321|
    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1    |        0|      3|  143|  321|
    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U125    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1    |        0|      3|  143|  321|
    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U126    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1    |        0|      3|  143|  321|
    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U127    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1    |        0|      3|  143|  321|
    |GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120   |GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1   |        0|      2|  296|  438|
    |GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U121   |GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1   |        0|      2|  296|  438|
    |GapJunctionIP_mul_27ns_29ns_56_3_1_U130             |GapJunctionIP_mul_27ns_29ns_56_3_1             |        0|      4|   96|   46|
    +----------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+
    |Total                                               |                                               |        0|     40| 2308| 4720|
    +----------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_252_p2       |     +    |      0|  0|  63|          56|           1|
    |F_V_data_01_status                  |    and   |      0|  0|   2|           1|           1|
    |V_V_data_01_status                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001           |    and   |      0|  0|   2|           1|           1|
    |fixedData_V_data0_status            |    and   |      0|  0|   2|           1|           1|
    |processedData_V_data0_status        |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_247_p2          |   icmp   |      0|  0|  29|          56|          56|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state41_pp0_stage0_iter18  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage1_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 112|         122|          68|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |F_V_data_0_blk_n                         |   9|          2|    1|          2|
    |F_V_data_1_blk_n                         |   9|          2|    1|          2|
    |F_V_data_2_blk_n                         |   9|          2|    1|          2|
    |F_V_data_3_blk_n                         |   9|          2|    1|          2|
    |V_V_data_0_blk_n                         |   9|          2|    1|          2|
    |V_V_data_1_blk_n                         |   9|          2|    1|          2|
    |V_V_data_2_blk_n                         |   9|          2|    1|          2|
    |V_V_data_3_blk_n                         |   9|          2|    1|          2|
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter18                 |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_176_p4  |   9|          2|   56|        112|
    |fixedData_V_data_blk_n                   |   9|          2|    1|          2|
    |fixedData_V_tlast_V_blk_n                |   9|          2|    1|          2|
    |grp_fu_183_p1                            |  15|          3|   32|         96|
    |grp_fu_187_p1                            |  15|          3|   32|         96|
    |grp_fu_191_p0                            |  15|          3|   32|         96|
    |grp_fu_191_p1                            |  15|          3|   32|         96|
    |grp_fu_195_p0                            |  15|          3|   32|         96|
    |grp_fu_195_p1                            |  15|          3|   32|         96|
    |grp_fu_199_p0                            |  15|          3|   32|         96|
    |grp_fu_204_p0                            |  15|          3|   32|         96|
    |grp_fu_209_p0                            |  15|          3|   32|         96|
    |grp_fu_209_p1                            |  15|          3|   32|         96|
    |grp_fu_213_p0                            |  15|          3|   32|         96|
    |grp_fu_213_p1                            |  15|          3|   32|         96|
    |grp_fu_217_p1                            |  15|          3|   32|         96|
    |grp_fu_222_p1                            |  15|          3|   32|         96|
    |indvar_flatten_reg_172                   |   9|          2|   56|        112|
    |processedData_V_data_1_blk_n             |   9|          2|    1|          2|
    |processedData_V_data_2_blk_n             |   9|          2|    1|          2|
    |processedData_V_data_3_blk_n             |   9|          2|    1|          2|
    |processedData_V_data_blk_n               |   9|          2|    1|          2|
    |simConfig_BLOCK_NUMBERS_V_blk_n          |   9|          2|    1|          2|
    |simConfig_BLOCK_NUMBERS_V_out_blk_n      |   9|          2|    1|          2|
    |simConfig_rowsToSimulate_V_blk_n         |   9|          2|    1|          2|
    |simConfig_rowsToSimulate_V_out_blk_n     |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 449|         94|  581|       1616|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   7|   0|    7|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9       |   1|   0|    1|          0|
    |bound_reg_298                 |  56|   0|   56|          0|
    |exitcond_flatten_reg_303      |   1|   0|    1|          0|
    |indvar_flatten_next_reg_307   |  56|   0|   56|          0|
    |indvar_flatten_reg_172        |  56|   0|   56|          0|
    |simConfig_BLOCK_NUMB_reg_283  |  27|   0|   27|          0|
    |simConfig_rowsToSimu_reg_278  |  27|   0|   27|          0|
    |tmp_60_1_i_i_i_reg_375        |  32|   0|   32|          0|
    |tmp_60_2_i_i_i_reg_380        |  32|   0|   32|          0|
    |tmp_60_3_i_i_i_reg_385        |  32|   0|   32|          0|
    |tmp_60_i_i_i_reg_370          |  32|   0|   32|          0|
    |tmp_61_1_i_i_i_reg_395        |  32|   0|   32|          0|
    |tmp_61_2_i_i_i_reg_400        |  32|   0|   32|          0|
    |tmp_61_3_i_i_i_reg_405        |  32|   0|   32|          0|
    |tmp_61_i_i_i_reg_390          |  32|   0|   32|          0|
    |tmp_62_1_i_i_i_reg_415        |  32|   0|   32|          0|
    |tmp_62_2_i_i_i_reg_420        |  32|   0|   32|          0|
    |tmp_62_3_i_i_i_reg_425        |  32|   0|   32|          0|
    |tmp_62_i_i_i_reg_410          |  32|   0|   32|          0|
    |tmp_data_0_2_reg_312          |  32|   0|   32|          0|
    |tmp_data_0_3_reg_338          |  32|   0|   32|          0|
    |tmp_data_0_reg_430            |  32|   0|   32|          0|
    |tmp_data_1_2_reg_317          |  32|   0|   32|          0|
    |tmp_data_1_3_reg_346          |  32|   0|   32|          0|
    |tmp_data_1_reg_435            |  32|   0|   32|          0|
    |tmp_data_2_2_reg_322          |  32|   0|   32|          0|
    |tmp_data_2_3_reg_354          |  32|   0|   32|          0|
    |tmp_data_2_reg_440            |  32|   0|   32|          0|
    |tmp_data_3_2_reg_327          |  32|   0|   32|          0|
    |tmp_data_3_3_reg_362          |  32|   0|   32|          0|
    |tmp_data_3_reg_445            |  32|   0|   32|          0|
    |tmp_data_reg_332              |  32|   0|   32|          0|
    |exitcond_flatten_reg_303      |  64|  32|    1|          0|
    |tmp_data_0_3_reg_338          |  64|  32|   32|          0|
    |tmp_data_1_3_reg_346          |  64|  32|   32|          0|
    |tmp_data_2_3_reg_354          |  64|  32|   32|          0|
    |tmp_data_3_3_reg_362          |  64|  32|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |1370| 160| 1179|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                                 |  in |    1| ap_ctrl_hs |              calc              | return value |
|ap_rst                                 |  in |    1| ap_ctrl_hs |              calc              | return value |
|ap_start                               |  in |    1| ap_ctrl_hs |              calc              | return value |
|ap_done                                | out |    1| ap_ctrl_hs |              calc              | return value |
|ap_continue                            |  in |    1| ap_ctrl_hs |              calc              | return value |
|ap_idle                                | out |    1| ap_ctrl_hs |              calc              | return value |
|ap_ready                               | out |    1| ap_ctrl_hs |              calc              | return value |
|simConfig_rowsToSimulate_V_dout        |  in |   27|   ap_fifo  |   simConfig_rowsToSimulate_V   |    pointer   |
|simConfig_rowsToSimulate_V_empty_n     |  in |    1|   ap_fifo  |   simConfig_rowsToSimulate_V   |    pointer   |
|simConfig_rowsToSimulate_V_read        | out |    1|   ap_fifo  |   simConfig_rowsToSimulate_V   |    pointer   |
|simConfig_BLOCK_NUMBERS_V_dout         |  in |   27|   ap_fifo  |    simConfig_BLOCK_NUMBERS_V   |    pointer   |
|simConfig_BLOCK_NUMBERS_V_empty_n      |  in |    1|   ap_fifo  |    simConfig_BLOCK_NUMBERS_V   |    pointer   |
|simConfig_BLOCK_NUMBERS_V_read         | out |    1|   ap_fifo  |    simConfig_BLOCK_NUMBERS_V   |    pointer   |
|simConfig_rowsToSimulate_V_out_din     | out |   27|   ap_fifo  | simConfig_rowsToSimulate_V_out |    pointer   |
|simConfig_rowsToSimulate_V_out_full_n  |  in |    1|   ap_fifo  | simConfig_rowsToSimulate_V_out |    pointer   |
|simConfig_rowsToSimulate_V_out_write   | out |    1|   ap_fifo  | simConfig_rowsToSimulate_V_out |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_din      | out |   27|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V_out |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_full_n   |  in |    1|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V_out |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_write    | out |    1|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V_out |    pointer   |
|processedData_V_data_dout              |  in |   32|   ap_fifo  |      processedData_V_data      |    pointer   |
|processedData_V_data_empty_n           |  in |    1|   ap_fifo  |      processedData_V_data      |    pointer   |
|processedData_V_data_read              | out |    1|   ap_fifo  |      processedData_V_data      |    pointer   |
|processedData_V_data_1_dout            |  in |   32|   ap_fifo  |     processedData_V_data_1     |    pointer   |
|processedData_V_data_1_empty_n         |  in |    1|   ap_fifo  |     processedData_V_data_1     |    pointer   |
|processedData_V_data_1_read            | out |    1|   ap_fifo  |     processedData_V_data_1     |    pointer   |
|processedData_V_data_2_dout            |  in |   32|   ap_fifo  |     processedData_V_data_2     |    pointer   |
|processedData_V_data_2_empty_n         |  in |    1|   ap_fifo  |     processedData_V_data_2     |    pointer   |
|processedData_V_data_2_read            | out |    1|   ap_fifo  |     processedData_V_data_2     |    pointer   |
|processedData_V_data_3_dout            |  in |   32|   ap_fifo  |     processedData_V_data_3     |    pointer   |
|processedData_V_data_3_empty_n         |  in |    1|   ap_fifo  |     processedData_V_data_3     |    pointer   |
|processedData_V_data_3_read            | out |    1|   ap_fifo  |     processedData_V_data_3     |    pointer   |
|fixedData_V_data_dout                  |  in |   32|   ap_fifo  |        fixedData_V_data        |    pointer   |
|fixedData_V_data_empty_n               |  in |    1|   ap_fifo  |        fixedData_V_data        |    pointer   |
|fixedData_V_data_read                  | out |    1|   ap_fifo  |        fixedData_V_data        |    pointer   |
|fixedData_V_tlast_V_dout               |  in |    1|   ap_fifo  |       fixedData_V_tlast_V      |    pointer   |
|fixedData_V_tlast_V_empty_n            |  in |    1|   ap_fifo  |       fixedData_V_tlast_V      |    pointer   |
|fixedData_V_tlast_V_read               | out |    1|   ap_fifo  |       fixedData_V_tlast_V      |    pointer   |
|V_V_data_0_din                         | out |   32|   ap_fifo  |           V_V_data_0           |    pointer   |
|V_V_data_0_full_n                      |  in |    1|   ap_fifo  |           V_V_data_0           |    pointer   |
|V_V_data_0_write                       | out |    1|   ap_fifo  |           V_V_data_0           |    pointer   |
|V_V_data_1_din                         | out |   32|   ap_fifo  |           V_V_data_1           |    pointer   |
|V_V_data_1_full_n                      |  in |    1|   ap_fifo  |           V_V_data_1           |    pointer   |
|V_V_data_1_write                       | out |    1|   ap_fifo  |           V_V_data_1           |    pointer   |
|V_V_data_2_din                         | out |   32|   ap_fifo  |           V_V_data_2           |    pointer   |
|V_V_data_2_full_n                      |  in |    1|   ap_fifo  |           V_V_data_2           |    pointer   |
|V_V_data_2_write                       | out |    1|   ap_fifo  |           V_V_data_2           |    pointer   |
|V_V_data_3_din                         | out |   32|   ap_fifo  |           V_V_data_3           |    pointer   |
|V_V_data_3_full_n                      |  in |    1|   ap_fifo  |           V_V_data_3           |    pointer   |
|V_V_data_3_write                       | out |    1|   ap_fifo  |           V_V_data_3           |    pointer   |
|F_V_data_0_din                         | out |   32|   ap_fifo  |           F_V_data_0           |    pointer   |
|F_V_data_0_full_n                      |  in |    1|   ap_fifo  |           F_V_data_0           |    pointer   |
|F_V_data_0_write                       | out |    1|   ap_fifo  |           F_V_data_0           |    pointer   |
|F_V_data_1_din                         | out |   32|   ap_fifo  |           F_V_data_1           |    pointer   |
|F_V_data_1_full_n                      |  in |    1|   ap_fifo  |           F_V_data_1           |    pointer   |
|F_V_data_1_write                       | out |    1|   ap_fifo  |           F_V_data_1           |    pointer   |
|F_V_data_2_din                         | out |   32|   ap_fifo  |           F_V_data_2           |    pointer   |
|F_V_data_2_full_n                      |  in |    1|   ap_fifo  |           F_V_data_2           |    pointer   |
|F_V_data_2_write                       | out |    1|   ap_fifo  |           F_V_data_2           |    pointer   |
|F_V_data_3_din                         | out |   32|   ap_fifo  |           F_V_data_3           |    pointer   |
|F_V_data_3_full_n                      |  in |    1|   ap_fifo  |           F_V_data_3           |    pointer   |
|F_V_data_3_write                       | out |    1|   ap_fifo  |           F_V_data_3           |    pointer   |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+

