{"vcs1":{"timestamp_begin":1700145049.915088544, "rt":9.73, "ut":8.53, "st":0.60}}
{"vcselab":{"timestamp_begin":1700145059.746744835, "rt":1.25, "ut":0.37, "st":0.20}}
{"link":{"timestamp_begin":1700145061.083000688, "rt":0.43, "ut":0.16, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700145049.073303861}
{"VCS_COMP_START_TIME": 1700145049.073303861}
{"VCS_COMP_END_TIME": 1700145070.527245610}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 369648}}
{"stitch_vcselab": {"peak_mem": 240000}}
