#ifndef __CH348DIRECT_SIMULATE_REGADDRS_H__
#define __CH348DIRECT_SIMULATE_REGADDRS_H__

#define SSR 0x4f
#define RBR1 0x10
#define THR1 RBR1
#define IER1 0x11
#define IIR1 0x12
#define FCR1 IIR1
#define LCR1 0x13
#define MCR1 0x14
#define LSR1 0x15
#define MSR1 0x16
#define SCR1 0x17
#define DLL1 RBR1
#define DLM1 IER1

#define RBR0 0x00
#define THR0 RBR0
#define IER0 0x01
#define IIR0 0x02
#define FCR0 IIR0
#define LCR0 0x03
#define MCR0 0x04
#define LSR0 0x05
#define MSR0 0x06
#define SCR0 0x07
#define DLL0 RBR0
#define DLM0 IER0

#define RBR2 0x20
#define THR2 RBR2
#define IER2 0x21
#define IIR2 0x22
#define FCR2 IIR2
#define LCR2 0x23
#define MCR2 0x24
#define LSR2 0x25
#define MSR2 0x26
#define SCR2 0x27
#define DLL2 RBR2
#define DLM2 IER2

#define RBR3 0x30
#define THR3 RBR3
#define IER3 0x31
#define IIR3 0x32
#define FCR3 IIR3
#define LCR3 0x33
#define MCR3 0x34
#define LSR3 0x35
#define MSR3 0x36
#define SCR3 0x37
#define DLL3 RBR3
#define DLM3 IER3

#define RBR4 0x40
#define THR4 RBR4
#define IER4 0x41
#define IIR4 0x42
#define FCR4 IIR4
#define LCR4 0x43
#define MCR4 0x44
#define LSR4 0x45
#define MSR4 0x46
#define SCR4 0x47
#define DLL4 RBR4
#define DLM4 IER4

#define RBR5 0x50
#define THR5 RBR5
#define IER5 0x51
#define IIR5 0x52
#define FCR5 IIR5
#define LCR5 0x53
#define MCR5 0x54
#define LSR5 0x55
#define MSR5 0x56
#define SCR5 0x57
#define DLL5 RBR5
#define DLM5 IER5

#define RBR6 0x60
#define THR6 RBR6
#define IER6 0x61
#define IIR6 0x62
#define FCR6 IIR6
#define LCR6 0x63
#define MCR6 0x64
#define LSR6 0x65
#define MSR6 0x66
#define SCR6 0x67
#define DLL6 RBR6
#define DLM6 IER6

#define RBR7 0x70
#define THR7 RBR7
#define IER7 0x71
#define IIR7 0x72
#define FCR7 IIR7
#define LCR7 0x73
#define MCR7 0x74
#define LSR7 0x75
#define MSR7 0x76
#define SCR7 0x77
#define DLL7 RBR7
#define DLM7 IER7



#endif
