-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Bert_layer is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    v242_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    v242_V_ce0 : OUT STD_LOGIC;
    v242_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v243_V_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
    v243_V_ce0 : OUT STD_LOGIC;
    v243_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v244_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v244_V_ce0 : OUT STD_LOGIC;
    v244_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v245_V_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
    v245_V_ce0 : OUT STD_LOGIC;
    v245_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v246_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v246_V_ce0 : OUT STD_LOGIC;
    v246_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v247_V_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
    v247_V_ce0 : OUT STD_LOGIC;
    v247_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v248_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v248_V_ce0 : OUT STD_LOGIC;
    v248_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v249_V_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
    v249_V_ce0 : OUT STD_LOGIC;
    v249_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v250_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v250_V_ce0 : OUT STD_LOGIC;
    v250_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v251_V_address0 : OUT STD_LOGIC_VECTOR (21 downto 0);
    v251_V_ce0 : OUT STD_LOGIC;
    v251_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v252_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    v252_V_ce0 : OUT STD_LOGIC;
    v252_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v253_V_address0 : OUT STD_LOGIC_VECTOR (21 downto 0);
    v253_V_ce0 : OUT STD_LOGIC;
    v253_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v254_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v254_V_ce0 : OUT STD_LOGIC;
    v254_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v255_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v255_ce0 : OUT STD_LOGIC;
    v255_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v256_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v256_ce0 : OUT STD_LOGIC;
    v256_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v257_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v257_ce0 : OUT STD_LOGIC;
    v257_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v258_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v258_ce0 : OUT STD_LOGIC;
    v258_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v259_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    v259_V_ce0 : OUT STD_LOGIC;
    v259_V_we0 : OUT STD_LOGIC;
    v259_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of Bert_layer is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "Bert_layer,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.514000,HLS_SYN_LAT=517327844,HLS_SYN_TPT=none,HLS_SYN_MEM=645,HLS_SYN_DSP=197,HLS_SYN_FF=31293,HLS_SYN_LUT=37536,HLS_VERSION=2019_2_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (23 downto 0) := "000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (23 downto 0) := "000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (23 downto 0) := "000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (23 downto 0) := "000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (23 downto 0) := "000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (23 downto 0) := "000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (23 downto 0) := "000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (23 downto 0) := "000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (23 downto 0) := "000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (23 downto 0) := "001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (23 downto 0) := "010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal v260_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal v260_V_ce0 : STD_LOGIC;
    signal v260_V_we0 : STD_LOGIC;
    signal v260_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal v261_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal v261_V_ce0 : STD_LOGIC;
    signal v261_V_we0 : STD_LOGIC;
    signal v261_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal v262_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal v262_V_ce0 : STD_LOGIC;
    signal v262_V_we0 : STD_LOGIC;
    signal v262_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal v263_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal v263_V_ce0 : STD_LOGIC;
    signal v263_V_we0 : STD_LOGIC;
    signal v263_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal v264_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal v264_V_ce0 : STD_LOGIC;
    signal v264_V_we0 : STD_LOGIC;
    signal v264_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal v265_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal v265_ce0 : STD_LOGIC;
    signal v265_we0 : STD_LOGIC;
    signal v265_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v266_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal v266_V_ce0 : STD_LOGIC;
    signal v266_V_we0 : STD_LOGIC;
    signal v266_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal v267_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal v267_ce0 : STD_LOGIC;
    signal v267_we0 : STD_LOGIC;
    signal v267_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v268_V_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal v268_V_ce0 : STD_LOGIC;
    signal v268_V_we0 : STD_LOGIC;
    signal v268_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal v269_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal v269_V_ce0 : STD_LOGIC;
    signal v269_V_we0 : STD_LOGIC;
    signal v269_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal v270_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal v270_ce0 : STD_LOGIC;
    signal v270_we0 : STD_LOGIC;
    signal v270_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Gelu_layer_fu_134_ap_start : STD_LOGIC;
    signal grp_Gelu_layer_fu_134_ap_done : STD_LOGIC;
    signal grp_Gelu_layer_fu_134_ap_idle : STD_LOGIC;
    signal grp_Gelu_layer_fu_134_ap_ready : STD_LOGIC;
    signal grp_Gelu_layer_fu_134_v205_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Gelu_layer_fu_134_v205_ce0 : STD_LOGIC;
    signal grp_Gelu_layer_fu_134_v206_V_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Gelu_layer_fu_134_v206_V_ce0 : STD_LOGIC;
    signal grp_Gelu_layer_fu_134_v206_V_we0 : STD_LOGIC;
    signal grp_Gelu_layer_fu_134_v206_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Self_attention_fu_170_ap_start : STD_LOGIC;
    signal grp_Self_attention_fu_170_ap_done : STD_LOGIC;
    signal grp_Self_attention_fu_170_ap_idle : STD_LOGIC;
    signal grp_Self_attention_fu_170_ap_ready : STD_LOGIC;
    signal grp_Self_attention_fu_170_v82_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Self_attention_fu_170_v82_V_ce0 : STD_LOGIC;
    signal grp_Self_attention_fu_170_v83_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Self_attention_fu_170_v83_V_ce0 : STD_LOGIC;
    signal grp_Self_attention_fu_170_v84_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Self_attention_fu_170_v84_V_ce0 : STD_LOGIC;
    signal grp_Self_attention_fu_170_v85_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Self_attention_fu_170_v85_V_ce0 : STD_LOGIC;
    signal grp_Self_attention_fu_170_v85_V_we0 : STD_LOGIC;
    signal grp_Self_attention_fu_170_v85_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Layer_norm_fu_178_ap_start : STD_LOGIC;
    signal grp_Layer_norm_fu_178_ap_done : STD_LOGIC;
    signal grp_Layer_norm_fu_178_ap_idle : STD_LOGIC;
    signal grp_Layer_norm_fu_178_ap_ready : STD_LOGIC;
    signal grp_Layer_norm_fu_178_v135_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Layer_norm_fu_178_v135_ce0 : STD_LOGIC;
    signal grp_Layer_norm_fu_178_v135_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Layer_norm_fu_178_v136_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Layer_norm_fu_178_v136_ce0 : STD_LOGIC;
    signal grp_Layer_norm_fu_178_v136_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Layer_norm_fu_178_v137_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Layer_norm_fu_178_v137_ce0 : STD_LOGIC;
    signal grp_Layer_norm_fu_178_v137_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Layer_norm_fu_178_v138_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Layer_norm_fu_178_v138_V_ce0 : STD_LOGIC;
    signal grp_Layer_norm_fu_178_v138_V_we0 : STD_LOGIC;
    signal grp_Layer_norm_fu_178_v138_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Linear_layer_ds1_fu_191_ap_start : STD_LOGIC;
    signal grp_Linear_layer_ds1_fu_191_ap_done : STD_LOGIC;
    signal grp_Linear_layer_ds1_fu_191_ap_idle : STD_LOGIC;
    signal grp_Linear_layer_ds1_fu_191_ap_ready : STD_LOGIC;
    signal grp_Linear_layer_ds1_fu_191_v176_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Linear_layer_ds1_fu_191_v176_V_ce0 : STD_LOGIC;
    signal grp_Linear_layer_ds1_fu_191_v177_V_address0 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_Linear_layer_ds1_fu_191_v177_V_ce0 : STD_LOGIC;
    signal grp_Linear_layer_ds1_fu_191_v178_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Linear_layer_ds1_fu_191_v178_V_ce0 : STD_LOGIC;
    signal grp_Linear_layer_ds1_fu_191_v179_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Linear_layer_ds1_fu_191_v179_ce0 : STD_LOGIC;
    signal grp_Linear_layer_ds1_fu_191_v179_we0 : STD_LOGIC;
    signal grp_Linear_layer_ds1_fu_191_v179_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Res_layer_fu_201_ap_start : STD_LOGIC;
    signal grp_Res_layer_fu_201_ap_done : STD_LOGIC;
    signal grp_Res_layer_fu_201_ap_idle : STD_LOGIC;
    signal grp_Res_layer_fu_201_ap_ready : STD_LOGIC;
    signal grp_Res_layer_fu_201_v124_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Res_layer_fu_201_v124_V_ce0 : STD_LOGIC;
    signal grp_Res_layer_fu_201_v124_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Res_layer_fu_201_v125_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Res_layer_fu_201_v125_V_ce0 : STD_LOGIC;
    signal grp_Res_layer_fu_201_v125_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Res_layer_fu_201_v126_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Res_layer_fu_201_v126_ce0 : STD_LOGIC;
    signal grp_Res_layer_fu_201_v126_we0 : STD_LOGIC;
    signal grp_Res_layer_fu_201_v126_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Linear_layer_ds2_fu_209_ap_start : STD_LOGIC;
    signal grp_Linear_layer_ds2_fu_209_ap_done : STD_LOGIC;
    signal grp_Linear_layer_ds2_fu_209_ap_idle : STD_LOGIC;
    signal grp_Linear_layer_ds2_fu_209_ap_ready : STD_LOGIC;
    signal grp_Linear_layer_ds2_fu_209_v219_V_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Linear_layer_ds2_fu_209_v219_V_ce0 : STD_LOGIC;
    signal grp_Linear_layer_ds2_fu_209_v220_V_address0 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_Linear_layer_ds2_fu_209_v220_V_ce0 : STD_LOGIC;
    signal grp_Linear_layer_ds2_fu_209_v221_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Linear_layer_ds2_fu_209_v221_V_ce0 : STD_LOGIC;
    signal grp_Linear_layer_ds2_fu_209_v222_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Linear_layer_ds2_fu_209_v222_V_ce0 : STD_LOGIC;
    signal grp_Linear_layer_ds2_fu_209_v222_V_we0 : STD_LOGIC;
    signal grp_Linear_layer_ds2_fu_209_v222_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Linear_layer_qkv_fu_219_ap_start : STD_LOGIC;
    signal grp_Linear_layer_qkv_fu_219_ap_done : STD_LOGIC;
    signal grp_Linear_layer_qkv_fu_219_ap_idle : STD_LOGIC;
    signal grp_Linear_layer_qkv_fu_219_ap_ready : STD_LOGIC;
    signal grp_Linear_layer_qkv_fu_219_v0_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Linear_layer_qkv_fu_219_v0_V_ce0 : STD_LOGIC;
    signal grp_Linear_layer_qkv_fu_219_v1_V_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_Linear_layer_qkv_fu_219_v1_V_ce0 : STD_LOGIC;
    signal grp_Linear_layer_qkv_fu_219_v1_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Linear_layer_qkv_fu_219_v2_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Linear_layer_qkv_fu_219_v2_V_ce0 : STD_LOGIC;
    signal grp_Linear_layer_qkv_fu_219_v2_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Linear_layer_qkv_fu_219_v3_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Linear_layer_qkv_fu_219_v3_V_ce0 : STD_LOGIC;
    signal grp_Linear_layer_qkv_fu_219_v3_V_we0 : STD_LOGIC;
    signal grp_Linear_layer_qkv_fu_219_v3_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Linear_layer_qkv_fu_219_v3_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Linear_layer_ds0_fu_235_ap_start : STD_LOGIC;
    signal grp_Linear_layer_ds0_fu_235_ap_done : STD_LOGIC;
    signal grp_Linear_layer_ds0_fu_235_ap_idle : STD_LOGIC;
    signal grp_Linear_layer_ds0_fu_235_ap_ready : STD_LOGIC;
    signal grp_Linear_layer_ds0_fu_235_v101_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Linear_layer_ds0_fu_235_v101_V_ce0 : STD_LOGIC;
    signal grp_Linear_layer_ds0_fu_235_v102_V_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_Linear_layer_ds0_fu_235_v102_V_ce0 : STD_LOGIC;
    signal grp_Linear_layer_ds0_fu_235_v103_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Linear_layer_ds0_fu_235_v103_V_ce0 : STD_LOGIC;
    signal grp_Linear_layer_ds0_fu_235_v104_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Linear_layer_ds0_fu_235_v104_V_ce0 : STD_LOGIC;
    signal grp_Linear_layer_ds0_fu_235_v104_V_we0 : STD_LOGIC;
    signal grp_Linear_layer_ds0_fu_235_v104_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Gelu_layer_fu_134_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_Self_attention_fu_170_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_Layer_norm_fu_178_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_Linear_layer_ds1_fu_191_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_Res_layer_fu_201_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_Linear_layer_ds2_fu_209_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_Linear_layer_qkv_fu_219_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_Linear_layer_ds0_fu_235_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (23 downto 0);

    component Gelu_layer IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v205_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        v205_ce0 : OUT STD_LOGIC;
        v205_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v206_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        v206_V_ce0 : OUT STD_LOGIC;
        v206_V_we0 : OUT STD_LOGIC;
        v206_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Self_attention IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v82_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v82_V_ce0 : OUT STD_LOGIC;
        v82_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v83_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v83_V_ce0 : OUT STD_LOGIC;
        v83_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v84_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v84_V_ce0 : OUT STD_LOGIC;
        v84_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v85_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v85_V_ce0 : OUT STD_LOGIC;
        v85_V_we0 : OUT STD_LOGIC;
        v85_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Layer_norm IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v135_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v135_ce0 : OUT STD_LOGIC;
        v135_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v136_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v136_ce0 : OUT STD_LOGIC;
        v136_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v137_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v137_ce0 : OUT STD_LOGIC;
        v137_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v138_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v138_V_ce0 : OUT STD_LOGIC;
        v138_V_we0 : OUT STD_LOGIC;
        v138_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Linear_layer_ds1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v176_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v176_V_ce0 : OUT STD_LOGIC;
        v176_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v177_V_address0 : OUT STD_LOGIC_VECTOR (21 downto 0);
        v177_V_ce0 : OUT STD_LOGIC;
        v177_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v178_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        v178_V_ce0 : OUT STD_LOGIC;
        v178_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v179_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        v179_ce0 : OUT STD_LOGIC;
        v179_we0 : OUT STD_LOGIC;
        v179_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Res_layer IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v124_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v124_V_ce0 : OUT STD_LOGIC;
        v124_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v125_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v125_V_ce0 : OUT STD_LOGIC;
        v125_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v126_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v126_ce0 : OUT STD_LOGIC;
        v126_we0 : OUT STD_LOGIC;
        v126_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Linear_layer_ds2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v219_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        v219_V_ce0 : OUT STD_LOGIC;
        v219_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v220_V_address0 : OUT STD_LOGIC_VECTOR (21 downto 0);
        v220_V_ce0 : OUT STD_LOGIC;
        v220_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v221_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v221_V_ce0 : OUT STD_LOGIC;
        v221_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v222_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v222_V_ce0 : OUT STD_LOGIC;
        v222_V_we0 : OUT STD_LOGIC;
        v222_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        v222_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Linear_layer_qkv IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v0_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v0_V_ce0 : OUT STD_LOGIC;
        v0_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v1_V_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        v1_V_ce0 : OUT STD_LOGIC;
        v1_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v2_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v2_V_ce0 : OUT STD_LOGIC;
        v2_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v3_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v3_V_ce0 : OUT STD_LOGIC;
        v3_V_we0 : OUT STD_LOGIC;
        v3_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        v3_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Linear_layer_ds0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v101_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v101_V_ce0 : OUT STD_LOGIC;
        v101_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v102_V_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        v102_V_ce0 : OUT STD_LOGIC;
        v102_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v103_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v103_V_ce0 : OUT STD_LOGIC;
        v103_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v104_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v104_V_ce0 : OUT STD_LOGIC;
        v104_V_we0 : OUT STD_LOGIC;
        v104_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        v104_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Bert_layer_v260_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Bert_layer_v265 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_v267 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Linear_layer_ds1_qcK IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    v260_V_U : component Bert_layer_v260_V
    generic map (
        DataWidth => 24,
        AddressRange => 9216,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v260_V_address0,
        ce0 => v260_V_ce0,
        we0 => v260_V_we0,
        d0 => grp_Linear_layer_qkv_fu_219_v3_V_d0,
        q0 => v260_V_q0);

    v261_V_U : component Bert_layer_v260_V
    generic map (
        DataWidth => 24,
        AddressRange => 9216,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v261_V_address0,
        ce0 => v261_V_ce0,
        we0 => v261_V_we0,
        d0 => grp_Linear_layer_qkv_fu_219_v3_V_d0,
        q0 => v261_V_q0);

    v262_V_U : component Bert_layer_v260_V
    generic map (
        DataWidth => 24,
        AddressRange => 9216,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v262_V_address0,
        ce0 => v262_V_ce0,
        we0 => v262_V_we0,
        d0 => grp_Linear_layer_qkv_fu_219_v3_V_d0,
        q0 => v262_V_q0);

    v263_V_U : component Bert_layer_v260_V
    generic map (
        DataWidth => 24,
        AddressRange => 9216,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v263_V_address0,
        ce0 => v263_V_ce0,
        we0 => v263_V_we0,
        d0 => grp_Self_attention_fu_170_v85_V_d0,
        q0 => v263_V_q0);

    v264_V_U : component Bert_layer_v260_V
    generic map (
        DataWidth => 24,
        AddressRange => 9216,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v264_V_address0,
        ce0 => v264_V_ce0,
        we0 => v264_V_we0,
        d0 => grp_Linear_layer_ds0_fu_235_v104_V_d0,
        q0 => v264_V_q0);

    v265_U : component Bert_layer_v265
    generic map (
        DataWidth => 32,
        AddressRange => 9216,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v265_address0,
        ce0 => v265_ce0,
        we0 => v265_we0,
        d0 => grp_Res_layer_fu_201_v126_d0,
        q0 => v265_q0);

    v266_V_U : component Bert_layer_v260_V
    generic map (
        DataWidth => 24,
        AddressRange => 9216,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v266_V_address0,
        ce0 => v266_V_ce0,
        we0 => v266_V_we0,
        d0 => grp_Layer_norm_fu_178_v138_V_d0,
        q0 => v266_V_q0);

    v267_U : component Bert_layer_v267
    generic map (
        DataWidth => 32,
        AddressRange => 36864,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v267_address0,
        ce0 => v267_ce0,
        we0 => v267_we0,
        d0 => grp_Linear_layer_ds1_fu_191_v179_d0,
        q0 => v267_q0);

    v268_V_U : component Linear_layer_ds1_qcK
    generic map (
        DataWidth => 24,
        AddressRange => 36864,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v268_V_address0,
        ce0 => v268_V_ce0,
        we0 => v268_V_we0,
        d0 => grp_Gelu_layer_fu_134_v206_V_d0,
        q0 => v268_V_q0);

    v269_V_U : component Bert_layer_v260_V
    generic map (
        DataWidth => 24,
        AddressRange => 9216,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v269_V_address0,
        ce0 => v269_V_ce0,
        we0 => v269_V_we0,
        d0 => grp_Linear_layer_ds2_fu_209_v222_V_d0,
        q0 => v269_V_q0);

    v270_U : component Bert_layer_v265
    generic map (
        DataWidth => 32,
        AddressRange => 9216,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v270_address0,
        ce0 => v270_ce0,
        we0 => v270_we0,
        d0 => grp_Res_layer_fu_201_v126_d0,
        q0 => v270_q0);

    grp_Gelu_layer_fu_134 : component Gelu_layer
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Gelu_layer_fu_134_ap_start,
        ap_done => grp_Gelu_layer_fu_134_ap_done,
        ap_idle => grp_Gelu_layer_fu_134_ap_idle,
        ap_ready => grp_Gelu_layer_fu_134_ap_ready,
        v205_address0 => grp_Gelu_layer_fu_134_v205_address0,
        v205_ce0 => grp_Gelu_layer_fu_134_v205_ce0,
        v205_q0 => v267_q0,
        v206_V_address0 => grp_Gelu_layer_fu_134_v206_V_address0,
        v206_V_ce0 => grp_Gelu_layer_fu_134_v206_V_ce0,
        v206_V_we0 => grp_Gelu_layer_fu_134_v206_V_we0,
        v206_V_d0 => grp_Gelu_layer_fu_134_v206_V_d0);

    grp_Self_attention_fu_170 : component Self_attention
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_fu_170_ap_start,
        ap_done => grp_Self_attention_fu_170_ap_done,
        ap_idle => grp_Self_attention_fu_170_ap_idle,
        ap_ready => grp_Self_attention_fu_170_ap_ready,
        v82_V_address0 => grp_Self_attention_fu_170_v82_V_address0,
        v82_V_ce0 => grp_Self_attention_fu_170_v82_V_ce0,
        v82_V_q0 => v260_V_q0,
        v83_V_address0 => grp_Self_attention_fu_170_v83_V_address0,
        v83_V_ce0 => grp_Self_attention_fu_170_v83_V_ce0,
        v83_V_q0 => v261_V_q0,
        v84_V_address0 => grp_Self_attention_fu_170_v84_V_address0,
        v84_V_ce0 => grp_Self_attention_fu_170_v84_V_ce0,
        v84_V_q0 => v262_V_q0,
        v85_V_address0 => grp_Self_attention_fu_170_v85_V_address0,
        v85_V_ce0 => grp_Self_attention_fu_170_v85_V_ce0,
        v85_V_we0 => grp_Self_attention_fu_170_v85_V_we0,
        v85_V_d0 => grp_Self_attention_fu_170_v85_V_d0);

    grp_Layer_norm_fu_178 : component Layer_norm
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Layer_norm_fu_178_ap_start,
        ap_done => grp_Layer_norm_fu_178_ap_done,
        ap_idle => grp_Layer_norm_fu_178_ap_idle,
        ap_ready => grp_Layer_norm_fu_178_ap_ready,
        v135_address0 => grp_Layer_norm_fu_178_v135_address0,
        v135_ce0 => grp_Layer_norm_fu_178_v135_ce0,
        v135_q0 => grp_Layer_norm_fu_178_v135_q0,
        v136_address0 => grp_Layer_norm_fu_178_v136_address0,
        v136_ce0 => grp_Layer_norm_fu_178_v136_ce0,
        v136_q0 => grp_Layer_norm_fu_178_v136_q0,
        v137_address0 => grp_Layer_norm_fu_178_v137_address0,
        v137_ce0 => grp_Layer_norm_fu_178_v137_ce0,
        v137_q0 => grp_Layer_norm_fu_178_v137_q0,
        v138_V_address0 => grp_Layer_norm_fu_178_v138_V_address0,
        v138_V_ce0 => grp_Layer_norm_fu_178_v138_V_ce0,
        v138_V_we0 => grp_Layer_norm_fu_178_v138_V_we0,
        v138_V_d0 => grp_Layer_norm_fu_178_v138_V_d0);

    grp_Linear_layer_ds1_fu_191 : component Linear_layer_ds1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Linear_layer_ds1_fu_191_ap_start,
        ap_done => grp_Linear_layer_ds1_fu_191_ap_done,
        ap_idle => grp_Linear_layer_ds1_fu_191_ap_idle,
        ap_ready => grp_Linear_layer_ds1_fu_191_ap_ready,
        v176_V_address0 => grp_Linear_layer_ds1_fu_191_v176_V_address0,
        v176_V_ce0 => grp_Linear_layer_ds1_fu_191_v176_V_ce0,
        v176_V_q0 => v266_V_q0,
        v177_V_address0 => grp_Linear_layer_ds1_fu_191_v177_V_address0,
        v177_V_ce0 => grp_Linear_layer_ds1_fu_191_v177_V_ce0,
        v177_V_q0 => v251_V_q0,
        v178_V_address0 => grp_Linear_layer_ds1_fu_191_v178_V_address0,
        v178_V_ce0 => grp_Linear_layer_ds1_fu_191_v178_V_ce0,
        v178_V_q0 => v252_V_q0,
        v179_address0 => grp_Linear_layer_ds1_fu_191_v179_address0,
        v179_ce0 => grp_Linear_layer_ds1_fu_191_v179_ce0,
        v179_we0 => grp_Linear_layer_ds1_fu_191_v179_we0,
        v179_d0 => grp_Linear_layer_ds1_fu_191_v179_d0);

    grp_Res_layer_fu_201 : component Res_layer
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Res_layer_fu_201_ap_start,
        ap_done => grp_Res_layer_fu_201_ap_done,
        ap_idle => grp_Res_layer_fu_201_ap_idle,
        ap_ready => grp_Res_layer_fu_201_ap_ready,
        v124_V_address0 => grp_Res_layer_fu_201_v124_V_address0,
        v124_V_ce0 => grp_Res_layer_fu_201_v124_V_ce0,
        v124_V_q0 => grp_Res_layer_fu_201_v124_V_q0,
        v125_V_address0 => grp_Res_layer_fu_201_v125_V_address0,
        v125_V_ce0 => grp_Res_layer_fu_201_v125_V_ce0,
        v125_V_q0 => grp_Res_layer_fu_201_v125_V_q0,
        v126_address0 => grp_Res_layer_fu_201_v126_address0,
        v126_ce0 => grp_Res_layer_fu_201_v126_ce0,
        v126_we0 => grp_Res_layer_fu_201_v126_we0,
        v126_d0 => grp_Res_layer_fu_201_v126_d0);

    grp_Linear_layer_ds2_fu_209 : component Linear_layer_ds2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Linear_layer_ds2_fu_209_ap_start,
        ap_done => grp_Linear_layer_ds2_fu_209_ap_done,
        ap_idle => grp_Linear_layer_ds2_fu_209_ap_idle,
        ap_ready => grp_Linear_layer_ds2_fu_209_ap_ready,
        v219_V_address0 => grp_Linear_layer_ds2_fu_209_v219_V_address0,
        v219_V_ce0 => grp_Linear_layer_ds2_fu_209_v219_V_ce0,
        v219_V_q0 => v268_V_q0,
        v220_V_address0 => grp_Linear_layer_ds2_fu_209_v220_V_address0,
        v220_V_ce0 => grp_Linear_layer_ds2_fu_209_v220_V_ce0,
        v220_V_q0 => v253_V_q0,
        v221_V_address0 => grp_Linear_layer_ds2_fu_209_v221_V_address0,
        v221_V_ce0 => grp_Linear_layer_ds2_fu_209_v221_V_ce0,
        v221_V_q0 => v254_V_q0,
        v222_V_address0 => grp_Linear_layer_ds2_fu_209_v222_V_address0,
        v222_V_ce0 => grp_Linear_layer_ds2_fu_209_v222_V_ce0,
        v222_V_we0 => grp_Linear_layer_ds2_fu_209_v222_V_we0,
        v222_V_d0 => grp_Linear_layer_ds2_fu_209_v222_V_d0,
        v222_V_q0 => v269_V_q0);

    grp_Linear_layer_qkv_fu_219 : component Linear_layer_qkv
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Linear_layer_qkv_fu_219_ap_start,
        ap_done => grp_Linear_layer_qkv_fu_219_ap_done,
        ap_idle => grp_Linear_layer_qkv_fu_219_ap_idle,
        ap_ready => grp_Linear_layer_qkv_fu_219_ap_ready,
        v0_V_address0 => grp_Linear_layer_qkv_fu_219_v0_V_address0,
        v0_V_ce0 => grp_Linear_layer_qkv_fu_219_v0_V_ce0,
        v0_V_q0 => v242_V_q0,
        v1_V_address0 => grp_Linear_layer_qkv_fu_219_v1_V_address0,
        v1_V_ce0 => grp_Linear_layer_qkv_fu_219_v1_V_ce0,
        v1_V_q0 => grp_Linear_layer_qkv_fu_219_v1_V_q0,
        v2_V_address0 => grp_Linear_layer_qkv_fu_219_v2_V_address0,
        v2_V_ce0 => grp_Linear_layer_qkv_fu_219_v2_V_ce0,
        v2_V_q0 => grp_Linear_layer_qkv_fu_219_v2_V_q0,
        v3_V_address0 => grp_Linear_layer_qkv_fu_219_v3_V_address0,
        v3_V_ce0 => grp_Linear_layer_qkv_fu_219_v3_V_ce0,
        v3_V_we0 => grp_Linear_layer_qkv_fu_219_v3_V_we0,
        v3_V_d0 => grp_Linear_layer_qkv_fu_219_v3_V_d0,
        v3_V_q0 => grp_Linear_layer_qkv_fu_219_v3_V_q0);

    grp_Linear_layer_ds0_fu_235 : component Linear_layer_ds0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Linear_layer_ds0_fu_235_ap_start,
        ap_done => grp_Linear_layer_ds0_fu_235_ap_done,
        ap_idle => grp_Linear_layer_ds0_fu_235_ap_idle,
        ap_ready => grp_Linear_layer_ds0_fu_235_ap_ready,
        v101_V_address0 => grp_Linear_layer_ds0_fu_235_v101_V_address0,
        v101_V_ce0 => grp_Linear_layer_ds0_fu_235_v101_V_ce0,
        v101_V_q0 => v263_V_q0,
        v102_V_address0 => grp_Linear_layer_ds0_fu_235_v102_V_address0,
        v102_V_ce0 => grp_Linear_layer_ds0_fu_235_v102_V_ce0,
        v102_V_q0 => v249_V_q0,
        v103_V_address0 => grp_Linear_layer_ds0_fu_235_v103_V_address0,
        v103_V_ce0 => grp_Linear_layer_ds0_fu_235_v103_V_ce0,
        v103_V_q0 => v250_V_q0,
        v104_V_address0 => grp_Linear_layer_ds0_fu_235_v104_V_address0,
        v104_V_ce0 => grp_Linear_layer_ds0_fu_235_v104_V_ce0,
        v104_V_we0 => grp_Linear_layer_ds0_fu_235_v104_V_we0,
        v104_V_d0 => grp_Linear_layer_ds0_fu_235_v104_V_d0,
        v104_V_q0 => v264_V_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_Gelu_layer_fu_134_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Gelu_layer_fu_134_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_Gelu_layer_fu_134_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Gelu_layer_fu_134_ap_ready = ap_const_logic_1)) then 
                    grp_Gelu_layer_fu_134_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Layer_norm_fu_178_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Layer_norm_fu_178_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                    grp_Layer_norm_fu_178_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Layer_norm_fu_178_ap_ready = ap_const_logic_1)) then 
                    grp_Layer_norm_fu_178_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Linear_layer_ds0_fu_235_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Linear_layer_ds0_fu_235_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_Linear_layer_ds0_fu_235_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Linear_layer_ds0_fu_235_ap_ready = ap_const_logic_1)) then 
                    grp_Linear_layer_ds0_fu_235_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Linear_layer_ds1_fu_191_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Linear_layer_ds1_fu_191_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_Linear_layer_ds1_fu_191_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Linear_layer_ds1_fu_191_ap_ready = ap_const_logic_1)) then 
                    grp_Linear_layer_ds1_fu_191_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Linear_layer_ds2_fu_209_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Linear_layer_ds2_fu_209_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_Linear_layer_ds2_fu_209_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Linear_layer_ds2_fu_209_ap_ready = ap_const_logic_1)) then 
                    grp_Linear_layer_ds2_fu_209_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Linear_layer_qkv_fu_219_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Linear_layer_qkv_fu_219_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                    grp_Linear_layer_qkv_fu_219_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Linear_layer_qkv_fu_219_ap_ready = ap_const_logic_1)) then 
                    grp_Linear_layer_qkv_fu_219_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Res_layer_fu_201_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Res_layer_fu_201_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                    grp_Res_layer_fu_201_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Res_layer_fu_201_ap_ready = ap_const_logic_1)) then 
                    grp_Res_layer_fu_201_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_fu_170_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_fu_170_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_Self_attention_fu_170_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_fu_170_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_fu_170_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_Gelu_layer_fu_134_ap_done, grp_Self_attention_fu_170_ap_done, grp_Layer_norm_fu_178_ap_done, grp_Linear_layer_ds1_fu_191_ap_done, grp_Res_layer_fu_201_ap_done, grp_Linear_layer_ds2_fu_209_ap_done, grp_Linear_layer_qkv_fu_219_ap_done, grp_Linear_layer_ds0_fu_235_ap_done, ap_CS_fsm_state18, ap_CS_fsm_state8, ap_CS_fsm_state14, ap_CS_fsm_state24, ap_CS_fsm_state16, ap_CS_fsm_state12, ap_CS_fsm_state22, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_Linear_layer_qkv_fu_219_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_Linear_layer_qkv_fu_219_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_Linear_layer_qkv_fu_219_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_Self_attention_fu_170_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_Linear_layer_ds0_fu_235_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_Res_layer_fu_201_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_Layer_norm_fu_178_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_Linear_layer_ds1_fu_191_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_Gelu_layer_fu_134_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((grp_Linear_layer_ds2_fu_209_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((grp_Res_layer_fu_201_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((grp_Layer_norm_fu_178_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(grp_Layer_norm_fu_178_ap_done, ap_CS_fsm_state24)
    begin
        if (((grp_Layer_norm_fu_178_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_Layer_norm_fu_178_ap_done, ap_CS_fsm_state24)
    begin
        if (((grp_Layer_norm_fu_178_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_Gelu_layer_fu_134_ap_start <= grp_Gelu_layer_fu_134_ap_start_reg;
    grp_Layer_norm_fu_178_ap_start <= grp_Layer_norm_fu_178_ap_start_reg;

    grp_Layer_norm_fu_178_v135_q0_assign_proc : process(v265_q0, v270_q0, ap_CS_fsm_state14, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_Layer_norm_fu_178_v135_q0 <= v270_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_Layer_norm_fu_178_v135_q0 <= v265_q0;
        else 
            grp_Layer_norm_fu_178_v135_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_Layer_norm_fu_178_v136_q0_assign_proc : process(v255_q0, v257_q0, ap_CS_fsm_state14, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_Layer_norm_fu_178_v136_q0 <= v257_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_Layer_norm_fu_178_v136_q0 <= v255_q0;
        else 
            grp_Layer_norm_fu_178_v136_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_Layer_norm_fu_178_v137_q0_assign_proc : process(v256_q0, v258_q0, ap_CS_fsm_state14, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_Layer_norm_fu_178_v137_q0 <= v258_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_Layer_norm_fu_178_v137_q0 <= v256_q0;
        else 
            grp_Layer_norm_fu_178_v137_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_Linear_layer_ds0_fu_235_ap_start <= grp_Linear_layer_ds0_fu_235_ap_start_reg;
    grp_Linear_layer_ds1_fu_191_ap_start <= grp_Linear_layer_ds1_fu_191_ap_start_reg;
    grp_Linear_layer_ds2_fu_209_ap_start <= grp_Linear_layer_ds2_fu_209_ap_start_reg;
    grp_Linear_layer_qkv_fu_219_ap_start <= grp_Linear_layer_qkv_fu_219_ap_start_reg;

    grp_Linear_layer_qkv_fu_219_v1_V_q0_assign_proc : process(v243_V_q0, v245_V_q0, v247_V_q0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_Linear_layer_qkv_fu_219_v1_V_q0 <= v247_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_Linear_layer_qkv_fu_219_v1_V_q0 <= v245_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_Linear_layer_qkv_fu_219_v1_V_q0 <= v243_V_q0;
        else 
            grp_Linear_layer_qkv_fu_219_v1_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_Linear_layer_qkv_fu_219_v2_V_q0_assign_proc : process(v244_V_q0, v246_V_q0, v248_V_q0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_Linear_layer_qkv_fu_219_v2_V_q0 <= v248_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_Linear_layer_qkv_fu_219_v2_V_q0 <= v246_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_Linear_layer_qkv_fu_219_v2_V_q0 <= v244_V_q0;
        else 
            grp_Linear_layer_qkv_fu_219_v2_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_Linear_layer_qkv_fu_219_v3_V_q0_assign_proc : process(v260_V_q0, v261_V_q0, v262_V_q0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_Linear_layer_qkv_fu_219_v3_V_q0 <= v262_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_Linear_layer_qkv_fu_219_v3_V_q0 <= v261_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_Linear_layer_qkv_fu_219_v3_V_q0 <= v260_V_q0;
        else 
            grp_Linear_layer_qkv_fu_219_v3_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_Res_layer_fu_201_ap_start <= grp_Res_layer_fu_201_ap_start_reg;

    grp_Res_layer_fu_201_v124_V_q0_assign_proc : process(v264_V_q0, v269_V_q0, ap_CS_fsm_state12, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_Res_layer_fu_201_v124_V_q0 <= v269_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_Res_layer_fu_201_v124_V_q0 <= v264_V_q0;
        else 
            grp_Res_layer_fu_201_v124_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_Res_layer_fu_201_v125_V_q0_assign_proc : process(v242_V_q0, v266_V_q0, ap_CS_fsm_state12, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_Res_layer_fu_201_v125_V_q0 <= v266_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_Res_layer_fu_201_v125_V_q0 <= v242_V_q0;
        else 
            grp_Res_layer_fu_201_v125_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_Self_attention_fu_170_ap_start <= grp_Self_attention_fu_170_ap_start_reg;

    v242_V_address0_assign_proc : process(grp_Res_layer_fu_201_v125_V_address0, grp_Linear_layer_qkv_fu_219_v0_V_address0, ap_CS_fsm_state12, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            v242_V_address0 <= grp_Linear_layer_qkv_fu_219_v0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            v242_V_address0 <= grp_Res_layer_fu_201_v125_V_address0;
        else 
            v242_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    v242_V_ce0_assign_proc : process(grp_Res_layer_fu_201_v125_V_ce0, grp_Linear_layer_qkv_fu_219_v0_V_ce0, ap_CS_fsm_state12, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            v242_V_ce0 <= grp_Linear_layer_qkv_fu_219_v0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            v242_V_ce0 <= grp_Res_layer_fu_201_v125_V_ce0;
        else 
            v242_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    v243_V_address0 <= grp_Linear_layer_qkv_fu_219_v1_V_address0;

    v243_V_ce0_assign_proc : process(grp_Linear_layer_qkv_fu_219_v1_V_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v243_V_ce0 <= grp_Linear_layer_qkv_fu_219_v1_V_ce0;
        else 
            v243_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    v244_V_address0 <= grp_Linear_layer_qkv_fu_219_v2_V_address0;

    v244_V_ce0_assign_proc : process(grp_Linear_layer_qkv_fu_219_v2_V_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v244_V_ce0 <= grp_Linear_layer_qkv_fu_219_v2_V_ce0;
        else 
            v244_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    v245_V_address0 <= grp_Linear_layer_qkv_fu_219_v1_V_address0;

    v245_V_ce0_assign_proc : process(grp_Linear_layer_qkv_fu_219_v1_V_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v245_V_ce0 <= grp_Linear_layer_qkv_fu_219_v1_V_ce0;
        else 
            v245_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    v246_V_address0 <= grp_Linear_layer_qkv_fu_219_v2_V_address0;

    v246_V_ce0_assign_proc : process(grp_Linear_layer_qkv_fu_219_v2_V_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v246_V_ce0 <= grp_Linear_layer_qkv_fu_219_v2_V_ce0;
        else 
            v246_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    v247_V_address0 <= grp_Linear_layer_qkv_fu_219_v1_V_address0;

    v247_V_ce0_assign_proc : process(grp_Linear_layer_qkv_fu_219_v1_V_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            v247_V_ce0 <= grp_Linear_layer_qkv_fu_219_v1_V_ce0;
        else 
            v247_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    v248_V_address0 <= grp_Linear_layer_qkv_fu_219_v2_V_address0;

    v248_V_ce0_assign_proc : process(grp_Linear_layer_qkv_fu_219_v2_V_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            v248_V_ce0 <= grp_Linear_layer_qkv_fu_219_v2_V_ce0;
        else 
            v248_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    v249_V_address0 <= grp_Linear_layer_ds0_fu_235_v102_V_address0;
    v249_V_ce0 <= grp_Linear_layer_ds0_fu_235_v102_V_ce0;
    v250_V_address0 <= grp_Linear_layer_ds0_fu_235_v103_V_address0;
    v250_V_ce0 <= grp_Linear_layer_ds0_fu_235_v103_V_ce0;
    v251_V_address0 <= grp_Linear_layer_ds1_fu_191_v177_V_address0;
    v251_V_ce0 <= grp_Linear_layer_ds1_fu_191_v177_V_ce0;
    v252_V_address0 <= grp_Linear_layer_ds1_fu_191_v178_V_address0;
    v252_V_ce0 <= grp_Linear_layer_ds1_fu_191_v178_V_ce0;
    v253_V_address0 <= grp_Linear_layer_ds2_fu_209_v220_V_address0;
    v253_V_ce0 <= grp_Linear_layer_ds2_fu_209_v220_V_ce0;
    v254_V_address0 <= grp_Linear_layer_ds2_fu_209_v221_V_address0;
    v254_V_ce0 <= grp_Linear_layer_ds2_fu_209_v221_V_ce0;
    v255_address0 <= grp_Layer_norm_fu_178_v136_address0;

    v255_ce0_assign_proc : process(grp_Layer_norm_fu_178_v136_ce0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            v255_ce0 <= grp_Layer_norm_fu_178_v136_ce0;
        else 
            v255_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    v256_address0 <= grp_Layer_norm_fu_178_v137_address0;

    v256_ce0_assign_proc : process(grp_Layer_norm_fu_178_v137_ce0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            v256_ce0 <= grp_Layer_norm_fu_178_v137_ce0;
        else 
            v256_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    v257_address0 <= grp_Layer_norm_fu_178_v136_address0;

    v257_ce0_assign_proc : process(grp_Layer_norm_fu_178_v136_ce0, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            v257_ce0 <= grp_Layer_norm_fu_178_v136_ce0;
        else 
            v257_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    v258_address0 <= grp_Layer_norm_fu_178_v137_address0;

    v258_ce0_assign_proc : process(grp_Layer_norm_fu_178_v137_ce0, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            v258_ce0 <= grp_Layer_norm_fu_178_v137_ce0;
        else 
            v258_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    v259_V_address0 <= grp_Layer_norm_fu_178_v138_V_address0;

    v259_V_ce0_assign_proc : process(grp_Layer_norm_fu_178_v138_V_ce0, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            v259_V_ce0 <= grp_Layer_norm_fu_178_v138_V_ce0;
        else 
            v259_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    v259_V_d0 <= grp_Layer_norm_fu_178_v138_V_d0;

    v259_V_we0_assign_proc : process(grp_Layer_norm_fu_178_v138_V_we0, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            v259_V_we0 <= grp_Layer_norm_fu_178_v138_V_we0;
        else 
            v259_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v260_V_address0_assign_proc : process(grp_Self_attention_fu_170_v82_V_address0, grp_Linear_layer_qkv_fu_219_v3_V_address0, ap_CS_fsm_state8, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v260_V_address0 <= grp_Linear_layer_qkv_fu_219_v3_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v260_V_address0 <= grp_Self_attention_fu_170_v82_V_address0;
        else 
            v260_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    v260_V_ce0_assign_proc : process(grp_Self_attention_fu_170_v82_V_ce0, grp_Linear_layer_qkv_fu_219_v3_V_ce0, ap_CS_fsm_state8, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v260_V_ce0 <= grp_Linear_layer_qkv_fu_219_v3_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v260_V_ce0 <= grp_Self_attention_fu_170_v82_V_ce0;
        else 
            v260_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v260_V_we0_assign_proc : process(grp_Linear_layer_qkv_fu_219_v3_V_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v260_V_we0 <= grp_Linear_layer_qkv_fu_219_v3_V_we0;
        else 
            v260_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v261_V_address0_assign_proc : process(grp_Self_attention_fu_170_v83_V_address0, grp_Linear_layer_qkv_fu_219_v3_V_address0, ap_CS_fsm_state8, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v261_V_address0 <= grp_Linear_layer_qkv_fu_219_v3_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v261_V_address0 <= grp_Self_attention_fu_170_v83_V_address0;
        else 
            v261_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    v261_V_ce0_assign_proc : process(grp_Self_attention_fu_170_v83_V_ce0, grp_Linear_layer_qkv_fu_219_v3_V_ce0, ap_CS_fsm_state8, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v261_V_ce0 <= grp_Linear_layer_qkv_fu_219_v3_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v261_V_ce0 <= grp_Self_attention_fu_170_v83_V_ce0;
        else 
            v261_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v261_V_we0_assign_proc : process(grp_Linear_layer_qkv_fu_219_v3_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v261_V_we0 <= grp_Linear_layer_qkv_fu_219_v3_V_we0;
        else 
            v261_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v262_V_address0_assign_proc : process(grp_Self_attention_fu_170_v84_V_address0, grp_Linear_layer_qkv_fu_219_v3_V_address0, ap_CS_fsm_state8, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            v262_V_address0 <= grp_Linear_layer_qkv_fu_219_v3_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v262_V_address0 <= grp_Self_attention_fu_170_v84_V_address0;
        else 
            v262_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    v262_V_ce0_assign_proc : process(grp_Self_attention_fu_170_v84_V_ce0, grp_Linear_layer_qkv_fu_219_v3_V_ce0, ap_CS_fsm_state8, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            v262_V_ce0 <= grp_Linear_layer_qkv_fu_219_v3_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v262_V_ce0 <= grp_Self_attention_fu_170_v84_V_ce0;
        else 
            v262_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v262_V_we0_assign_proc : process(grp_Linear_layer_qkv_fu_219_v3_V_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            v262_V_we0 <= grp_Linear_layer_qkv_fu_219_v3_V_we0;
        else 
            v262_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v263_V_address0_assign_proc : process(grp_Self_attention_fu_170_v85_V_address0, grp_Linear_layer_ds0_fu_235_v101_V_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v263_V_address0 <= grp_Linear_layer_ds0_fu_235_v101_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v263_V_address0 <= grp_Self_attention_fu_170_v85_V_address0;
        else 
            v263_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    v263_V_ce0_assign_proc : process(grp_Self_attention_fu_170_v85_V_ce0, grp_Linear_layer_ds0_fu_235_v101_V_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v263_V_ce0 <= grp_Linear_layer_ds0_fu_235_v101_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v263_V_ce0 <= grp_Self_attention_fu_170_v85_V_ce0;
        else 
            v263_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v263_V_we0_assign_proc : process(grp_Self_attention_fu_170_v85_V_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v263_V_we0 <= grp_Self_attention_fu_170_v85_V_we0;
        else 
            v263_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v264_V_address0_assign_proc : process(grp_Res_layer_fu_201_v124_V_address0, grp_Linear_layer_ds0_fu_235_v104_V_address0, ap_CS_fsm_state12, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v264_V_address0 <= grp_Linear_layer_ds0_fu_235_v104_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            v264_V_address0 <= grp_Res_layer_fu_201_v124_V_address0;
        else 
            v264_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    v264_V_ce0_assign_proc : process(grp_Res_layer_fu_201_v124_V_ce0, grp_Linear_layer_ds0_fu_235_v104_V_ce0, ap_CS_fsm_state12, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v264_V_ce0 <= grp_Linear_layer_ds0_fu_235_v104_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            v264_V_ce0 <= grp_Res_layer_fu_201_v124_V_ce0;
        else 
            v264_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v264_V_we0_assign_proc : process(grp_Linear_layer_ds0_fu_235_v104_V_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v264_V_we0 <= grp_Linear_layer_ds0_fu_235_v104_V_we0;
        else 
            v264_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v265_address0_assign_proc : process(grp_Layer_norm_fu_178_v135_address0, grp_Res_layer_fu_201_v126_address0, ap_CS_fsm_state14, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            v265_address0 <= grp_Res_layer_fu_201_v126_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            v265_address0 <= grp_Layer_norm_fu_178_v135_address0;
        else 
            v265_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    v265_ce0_assign_proc : process(grp_Layer_norm_fu_178_v135_ce0, grp_Res_layer_fu_201_v126_ce0, ap_CS_fsm_state14, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            v265_ce0 <= grp_Res_layer_fu_201_v126_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            v265_ce0 <= grp_Layer_norm_fu_178_v135_ce0;
        else 
            v265_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v265_we0_assign_proc : process(grp_Res_layer_fu_201_v126_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            v265_we0 <= grp_Res_layer_fu_201_v126_we0;
        else 
            v265_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v266_V_address0_assign_proc : process(grp_Layer_norm_fu_178_v138_V_address0, grp_Linear_layer_ds1_fu_191_v176_V_address0, grp_Res_layer_fu_201_v125_V_address0, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            v266_V_address0 <= grp_Res_layer_fu_201_v125_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            v266_V_address0 <= grp_Linear_layer_ds1_fu_191_v176_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            v266_V_address0 <= grp_Layer_norm_fu_178_v138_V_address0;
        else 
            v266_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    v266_V_ce0_assign_proc : process(grp_Layer_norm_fu_178_v138_V_ce0, grp_Linear_layer_ds1_fu_191_v176_V_ce0, grp_Res_layer_fu_201_v125_V_ce0, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            v266_V_ce0 <= grp_Res_layer_fu_201_v125_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            v266_V_ce0 <= grp_Linear_layer_ds1_fu_191_v176_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            v266_V_ce0 <= grp_Layer_norm_fu_178_v138_V_ce0;
        else 
            v266_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v266_V_we0_assign_proc : process(grp_Layer_norm_fu_178_v138_V_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            v266_V_we0 <= grp_Layer_norm_fu_178_v138_V_we0;
        else 
            v266_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v267_address0_assign_proc : process(grp_Gelu_layer_fu_134_v205_address0, grp_Linear_layer_ds1_fu_191_v179_address0, ap_CS_fsm_state18, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            v267_address0 <= grp_Linear_layer_ds1_fu_191_v179_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            v267_address0 <= grp_Gelu_layer_fu_134_v205_address0;
        else 
            v267_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v267_ce0_assign_proc : process(grp_Gelu_layer_fu_134_v205_ce0, grp_Linear_layer_ds1_fu_191_v179_ce0, ap_CS_fsm_state18, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            v267_ce0 <= grp_Linear_layer_ds1_fu_191_v179_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            v267_ce0 <= grp_Gelu_layer_fu_134_v205_ce0;
        else 
            v267_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v267_we0_assign_proc : process(grp_Linear_layer_ds1_fu_191_v179_we0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            v267_we0 <= grp_Linear_layer_ds1_fu_191_v179_we0;
        else 
            v267_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v268_V_address0_assign_proc : process(grp_Gelu_layer_fu_134_v206_V_address0, grp_Linear_layer_ds2_fu_209_v219_V_address0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            v268_V_address0 <= grp_Linear_layer_ds2_fu_209_v219_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            v268_V_address0 <= grp_Gelu_layer_fu_134_v206_V_address0;
        else 
            v268_V_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v268_V_ce0_assign_proc : process(grp_Gelu_layer_fu_134_v206_V_ce0, grp_Linear_layer_ds2_fu_209_v219_V_ce0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            v268_V_ce0 <= grp_Linear_layer_ds2_fu_209_v219_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            v268_V_ce0 <= grp_Gelu_layer_fu_134_v206_V_ce0;
        else 
            v268_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v268_V_we0_assign_proc : process(grp_Gelu_layer_fu_134_v206_V_we0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            v268_V_we0 <= grp_Gelu_layer_fu_134_v206_V_we0;
        else 
            v268_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v269_V_address0_assign_proc : process(grp_Res_layer_fu_201_v124_V_address0, grp_Linear_layer_ds2_fu_209_v222_V_address0, ap_CS_fsm_state22, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            v269_V_address0 <= grp_Linear_layer_ds2_fu_209_v222_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            v269_V_address0 <= grp_Res_layer_fu_201_v124_V_address0;
        else 
            v269_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    v269_V_ce0_assign_proc : process(grp_Res_layer_fu_201_v124_V_ce0, grp_Linear_layer_ds2_fu_209_v222_V_ce0, ap_CS_fsm_state22, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            v269_V_ce0 <= grp_Linear_layer_ds2_fu_209_v222_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            v269_V_ce0 <= grp_Res_layer_fu_201_v124_V_ce0;
        else 
            v269_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v269_V_we0_assign_proc : process(grp_Linear_layer_ds2_fu_209_v222_V_we0, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            v269_V_we0 <= grp_Linear_layer_ds2_fu_209_v222_V_we0;
        else 
            v269_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v270_address0_assign_proc : process(grp_Layer_norm_fu_178_v135_address0, grp_Res_layer_fu_201_v126_address0, ap_CS_fsm_state24, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            v270_address0 <= grp_Res_layer_fu_201_v126_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            v270_address0 <= grp_Layer_norm_fu_178_v135_address0;
        else 
            v270_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    v270_ce0_assign_proc : process(grp_Layer_norm_fu_178_v135_ce0, grp_Res_layer_fu_201_v126_ce0, ap_CS_fsm_state24, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            v270_ce0 <= grp_Res_layer_fu_201_v126_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            v270_ce0 <= grp_Layer_norm_fu_178_v135_ce0;
        else 
            v270_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v270_we0_assign_proc : process(grp_Res_layer_fu_201_v126_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            v270_we0 <= grp_Res_layer_fu_201_v126_we0;
        else 
            v270_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
