# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:08 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins[30] ins[31] ins[32] ins_valid[0] \
 ins_valid[1] ins_valid[2] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] outs[0] outs[1] outs[2] \
 outs[3] outs[4] outs[5] outs[6] outs[7] outs[8] outs[9] outs[10] \
 outs_valid index[0] index[1] index_valid

.latch       n118 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n123 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n128 control.tehb.dataReg[0]  0
.latch       n133 control.tehb.dataReg[1]  0
.latch       n138 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n75
01 1
.names control.tehb.control.fullReg new_n75 ins_ready[1]
01 1
.names ins_valid[0] new_n75 new_n77
00 1
.names ins_valid[2] new_n77 new_n78
11 1
.names control.tehb.control.fullReg new_n78 ins_ready[2]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n80
11 1
.names ins_ready[1] new_n80 index[0]
00 0
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n82
11 1
.names ins_ready[2] new_n82 index[1]
00 0
.names ins[22] index[1] new_n84
11 1
.names ins[0] index[1] new_n85
10 1
.names new_n84 new_n85 new_n86
00 1
.names index[0] new_n86 new_n87
00 1
.names index[0] index[1] new_n88
10 1
.names ins[11] new_n88 new_n89
11 1
.names new_n87 new_n89 outs[0]
00 0
.names ins[23] index[1] new_n91
11 1
.names ins[1] index[1] new_n92
10 1
.names new_n91 new_n92 new_n93
00 1
.names index[0] new_n93 new_n94
00 1
.names ins[12] new_n88 new_n95
11 1
.names new_n94 new_n95 outs[1]
00 0
.names ins[24] index[1] new_n97
11 1
.names ins[2] index[1] new_n98
10 1
.names new_n97 new_n98 new_n99
00 1
.names index[0] new_n99 new_n100
00 1
.names ins[13] new_n88 new_n101
11 1
.names new_n100 new_n101 outs[2]
00 0
.names ins[3] index[1] new_n103
10 1
.names ins[25] index[1] new_n104
11 1
.names new_n103 new_n104 new_n105
00 1
.names index[0] new_n105 new_n106
00 1
.names ins[14] new_n88 new_n107
11 1
.names new_n106 new_n107 outs[3]
00 0
.names ins[26] index[1] new_n109
11 1
.names ins[4] index[1] new_n110
10 1
.names new_n109 new_n110 new_n111
00 1
.names index[0] new_n111 new_n112
00 1
.names ins[15] new_n88 new_n113
11 1
.names new_n112 new_n113 outs[4]
00 0
.names ins[27] index[1] new_n115
11 1
.names ins[5] index[1] new_n116
10 1
.names new_n115 new_n116 new_n117
00 1
.names index[0] new_n117 new_n118_1
00 1
.names ins[16] new_n88 new_n119
11 1
.names new_n118_1 new_n119 outs[5]
00 0
.names ins[28] index[1] new_n121
11 1
.names ins[6] index[1] new_n122
10 1
.names new_n121 new_n122 new_n123_1
00 1
.names index[0] new_n123_1 new_n124
00 1
.names ins[17] new_n88 new_n125
11 1
.names new_n124 new_n125 outs[6]
00 0
.names ins[7] index[1] new_n127
10 1
.names ins[29] index[1] new_n128_1
11 1
.names new_n127 new_n128_1 new_n129
00 1
.names index[0] new_n129 new_n130
00 1
.names ins[18] new_n88 new_n131
11 1
.names new_n130 new_n131 outs[7]
00 0
.names ins[30] index[1] new_n133_1
11 1
.names ins[8] index[1] new_n134
10 1
.names new_n133_1 new_n134 new_n135
00 1
.names index[0] new_n135 new_n136
00 1
.names ins[19] new_n88 new_n137
11 1
.names new_n136 new_n137 outs[8]
00 0
.names ins[31] index[1] new_n139
11 1
.names ins[9] index[1] new_n140
10 1
.names new_n139 new_n140 new_n141
00 1
.names index[0] new_n141 new_n142
00 1
.names ins[20] new_n88 new_n143
11 1
.names new_n142 new_n143 outs[9]
00 0
.names ins[32] index[1] new_n145
11 1
.names ins[10] index[1] new_n146
10 1
.names new_n145 new_n146 new_n147
00 1
.names index[0] new_n147 new_n148
00 1
.names ins[21] new_n88 new_n149
11 1
.names new_n148 new_n149 outs[10]
00 0
.names new_n77 new_n78 new_n151
00 1
.names new_n78 new_n151 new_n152
00 1
.names control.tehb.control.fullReg new_n152 new_n153
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n153 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n153 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n156
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n157
01 1
.names new_n156 new_n157 new_n158
00 1
.names rst new_n158 new_n159
00 1
.names new_n153 new_n159 n138
01 1
.names new_n156 n138 n118
01 0
.names new_n157 n138 n123
01 0
.names control.tehb.control.fullReg new_n158 new_n163
00 1
.names new_n152 new_n163 new_n164
01 1
.names control.tehb.dataReg[0] new_n164 new_n165
10 1
.names new_n75 new_n164 new_n166
11 1
.names new_n165 new_n166 new_n167
00 1
.names rst new_n167 n128
00 1
.names control.tehb.dataReg[1] new_n164 new_n169
10 1
.names new_n78 new_n164 new_n170
11 1
.names new_n169 new_n170 new_n171
00 1
.names rst new_n171 n133
00 1
.end
