// Seed: 1390179793
module module_0 #(
    parameter id_1 = 32'd42,
    parameter id_2 = 32'd80
);
  wand _id_1 = -1;
  supply0 [id_1 : -1  +  1] _id_2 = -1;
  uwire [id_1 : id_2] id_3 = -1;
  wire id_4;
  ;
  logic id_5[-1 : id_2];
  assign id_3 = id_4;
  tri id_6 = -1;
  assign id_3 = id_3;
  assign module_1.id_3 = 0;
  final if (1) #id_7 id_7 <= "";
  assign id_6 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd83
) (
    input supply1 id_0,
    output wire id_1,
    output uwire id_2,
    output supply0 id_3,
    output wire id_4,
    input supply0 _id_5
);
  wire [id_5 : -1 'b0] id_7;
  module_0 modCall_1 ();
endmodule
