// Seed: 1652859961
module module_0 ();
  assign id_1 = 1;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input tri1 id_2,
    output supply0 id_3,
    output supply1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input wire id_7,
    input uwire id_8
    , id_14,
    input supply0 id_9,
    input tri0 id_10,
    output tri0 id_11
    , id_15,
    output wire id_12
);
  id_16(
      1, 1'd0, id_15
  ); module_0();
endmodule
