

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Sun Aug 13 15:09:40 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dense
* Solution:       S2
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 31.958 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       61|       61| 2.440 us | 2.440 us |   61|   61|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_dense_array  |        2|        2|         1|          -|          -|     3|    no    |
        |- Dense_Loop          |       11|       11|        10|          1|          1|     3|    yes   |
        |- Sum_Loop            |       15|       15|         5|          -|          -|     3|    no    |
        |- Prediction_Loop     |       24|       24|         8|          -|          -|     3|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 17 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 7 
17 --> 18 
18 --> 19 23 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 18 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 23 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dense_array_0_0 = alloca float"   --->   Operation 31 'alloca' 'dense_array_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%dense_array_1_0 = alloca float"   --->   Operation 32 'alloca' 'dense_array_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%dense_array_2_0 = alloca float"   --->   Operation 33 'alloca' 'dense_array_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %flat_array) nounwind, !map !16"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x float]* %prediction) nounwind, !map !22"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @dense_str) nounwind"   --->   Operation 36 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.18ns)   --->   "br label %meminst_ifconv"   --->   Operation 37 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%phi_ln26 = phi i2 [ 0, %0 ], [ %add_ln26, %meminst_ifconv ]" [dense.cpp:26]   --->   Operation 38 'phi' 'phi_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%dense_array_0_0_loa = load float* %dense_array_0_0" [dense.cpp:26]   --->   Operation 39 'load' 'dense_array_0_0_loa' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%dense_array_1_0_loa = load float* %dense_array_1_0" [dense.cpp:26]   --->   Operation 40 'load' 'dense_array_1_0_loa' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%dense_array_2_0_loa = load float* %dense_array_2_0" [dense.cpp:26]   --->   Operation 41 'load' 'dense_array_2_0_loa' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.00ns)   --->   "%add_ln26 = add i2 %phi_ln26, 1" [dense.cpp:26]   --->   Operation 42 'add' 'add_ln26' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.61ns)   --->   "%icmp_ln26_1 = icmp eq i2 %phi_ln26, 1" [dense.cpp:26]   --->   Operation 43 'icmp' 'icmp_ln26_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_1)   --->   "%select_ln26 = select i1 %icmp_ln26_1, float %dense_array_2_0_loa, float 0.000000e+00" [dense.cpp:26]   --->   Operation 44 'select' 'select_ln26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.61ns)   --->   "%icmp_ln26_2 = icmp eq i2 %phi_ln26, 0" [dense.cpp:26]   --->   Operation 45 'icmp' 'icmp_ln26_2' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln26_1 = select i1 %icmp_ln26_2, float %dense_array_2_0_loa, float %select_ln26" [dense.cpp:26]   --->   Operation 46 'select' 'select_ln26_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_3)   --->   "%select_ln26_2 = select i1 %icmp_ln26_1, float 0.000000e+00, float %dense_array_1_0_loa" [dense.cpp:26]   --->   Operation 47 'select' 'select_ln26_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln26_3 = select i1 %icmp_ln26_2, float %dense_array_1_0_loa, float %select_ln26_2" [dense.cpp:26]   --->   Operation 48 'select' 'select_ln26_3' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.61ns)   --->   "%select_ln26_4 = select i1 %icmp_ln26_2, float 0.000000e+00, float %dense_array_0_0_loa" [dense.cpp:26]   --->   Operation 49 'select' 'select_ln26_4' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.61ns)   --->   "%icmp_ln26 = icmp eq i2 %phi_ln26, -2" [dense.cpp:26]   --->   Operation 50 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_dense_array_s)"   --->   Operation 51 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "store float %select_ln26_1, float* %dense_array_2_0" [dense.cpp:26]   --->   Operation 53 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "store float %select_ln26_3, float* %dense_array_1_0" [dense.cpp:26]   --->   Operation 54 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "store float %select_ln26_4, float* %dense_array_0_0" [dense.cpp:26]   --->   Operation 55 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader3.preheader, label %meminst_ifconv" [dense.cpp:26]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%dense_array_2 = alloca float"   --->   Operation 57 'alloca' 'dense_array_2' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%dense_array_2_1 = alloca float"   --->   Operation 58 'alloca' 'dense_array_2_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%dense_array_2_2 = alloca float"   --->   Operation 59 'alloca' 'dense_array_2_2' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [8 x float]* %flat_array, i64 0, i64 0" [dense.cpp:36]   --->   Operation 60 'getelementptr' 'flat_array_addr' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (1.42ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [dense.cpp:36]   --->   Operation 61 'load' 'flat_array_load' <Predicate = (icmp_ln26)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%flat_array_addr_1 = getelementptr [8 x float]* %flat_array, i64 0, i64 1" [dense.cpp:36]   --->   Operation 62 'getelementptr' 'flat_array_addr_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (1.42ns)   --->   "%flat_array_load_1 = load float* %flat_array_addr_1, align 4" [dense.cpp:36]   --->   Operation 63 'load' 'flat_array_load_1' <Predicate = (icmp_ln26)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 64 [1/1] (1.18ns)   --->   "store float %select_ln26_1, float* %dense_array_2_2" [dense.cpp:29]   --->   Operation 64 'store' <Predicate = (icmp_ln26)> <Delay = 1.18>
ST_2 : Operation 65 [1/1] (1.18ns)   --->   "store float %select_ln26_3, float* %dense_array_2_1" [dense.cpp:29]   --->   Operation 65 'store' <Predicate = (icmp_ln26)> <Delay = 1.18>
ST_2 : Operation 66 [1/1] (1.18ns)   --->   "store float %select_ln26_4, float* %dense_array_2" [dense.cpp:29]   --->   Operation 66 'store' <Predicate = (icmp_ln26)> <Delay = 1.18>

State 3 <SV = 2> <Delay = 1.42>
ST_3 : Operation 67 [1/2] (1.42ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [dense.cpp:36]   --->   Operation 67 'load' 'flat_array_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 68 [1/2] (1.42ns)   --->   "%flat_array_load_1 = load float* %flat_array_addr_1, align 4" [dense.cpp:36]   --->   Operation 68 'load' 'flat_array_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%flat_array_addr_2 = getelementptr [8 x float]* %flat_array, i64 0, i64 2" [dense.cpp:36]   --->   Operation 69 'getelementptr' 'flat_array_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (1.42ns)   --->   "%flat_array_load_2 = load float* %flat_array_addr_2, align 4" [dense.cpp:36]   --->   Operation 70 'load' 'flat_array_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%flat_array_addr_3 = getelementptr [8 x float]* %flat_array, i64 0, i64 3" [dense.cpp:36]   --->   Operation 71 'getelementptr' 'flat_array_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (1.42ns)   --->   "%flat_array_load_3 = load float* %flat_array_addr_3, align 4" [dense.cpp:36]   --->   Operation 72 'load' 'flat_array_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 73 [1/2] (1.42ns)   --->   "%flat_array_load_2 = load float* %flat_array_addr_2, align 4" [dense.cpp:36]   --->   Operation 73 'load' 'flat_array_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_4 : Operation 74 [1/2] (1.42ns)   --->   "%flat_array_load_3 = load float* %flat_array_addr_3, align 4" [dense.cpp:36]   --->   Operation 74 'load' 'flat_array_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%flat_array_addr_4 = getelementptr [8 x float]* %flat_array, i64 0, i64 4" [dense.cpp:36]   --->   Operation 75 'getelementptr' 'flat_array_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (1.42ns)   --->   "%flat_array_load_4 = load float* %flat_array_addr_4, align 4" [dense.cpp:36]   --->   Operation 76 'load' 'flat_array_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%flat_array_addr_5 = getelementptr [8 x float]* %flat_array, i64 0, i64 5" [dense.cpp:36]   --->   Operation 77 'getelementptr' 'flat_array_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (1.42ns)   --->   "%flat_array_load_5 = load float* %flat_array_addr_5, align 4" [dense.cpp:36]   --->   Operation 78 'load' 'flat_array_load_5' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>

State 5 <SV = 4> <Delay = 1.42>
ST_5 : Operation 79 [1/2] (1.42ns)   --->   "%flat_array_load_4 = load float* %flat_array_addr_4, align 4" [dense.cpp:36]   --->   Operation 79 'load' 'flat_array_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_5 : Operation 80 [1/2] (1.42ns)   --->   "%flat_array_load_5 = load float* %flat_array_addr_5, align 4" [dense.cpp:36]   --->   Operation 80 'load' 'flat_array_load_5' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%flat_array_addr_6 = getelementptr [8 x float]* %flat_array, i64 0, i64 6" [dense.cpp:36]   --->   Operation 81 'getelementptr' 'flat_array_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [2/2] (1.42ns)   --->   "%flat_array_load_6 = load float* %flat_array_addr_6, align 4" [dense.cpp:36]   --->   Operation 82 'load' 'flat_array_load_6' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%flat_array_addr_7 = getelementptr [8 x float]* %flat_array, i64 0, i64 7" [dense.cpp:36]   --->   Operation 83 'getelementptr' 'flat_array_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (1.42ns)   --->   "%flat_array_load_7 = load float* %flat_array_addr_7, align 4" [dense.cpp:36]   --->   Operation 84 'load' 'flat_array_load_7' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>

State 6 <SV = 5> <Delay = 1.42>
ST_6 : Operation 85 [1/2] (1.42ns)   --->   "%flat_array_load_6 = load float* %flat_array_addr_6, align 4" [dense.cpp:36]   --->   Operation 85 'load' 'flat_array_load_6' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_6 : Operation 86 [1/2] (1.42ns)   --->   "%flat_array_load_7 = load float* %flat_array_addr_7, align 4" [dense.cpp:36]   --->   Operation 86 'load' 'flat_array_load_7' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_6 : Operation 87 [1/1] (1.18ns)   --->   "br label %.preheader3" [dense.cpp:29]   --->   Operation 87 'br' <Predicate = true> <Delay = 1.18>

State 7 <SV = 6> <Delay = 11.2>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%d_0 = phi i2 [ 0, %.preheader3.preheader ], [ %d, %Dense_Loop_end ]"   --->   Operation 88 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.61ns)   --->   "%icmp_ln29 = icmp eq i2 %d_0, -1" [dense.cpp:29]   --->   Operation 89 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 90 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.00ns)   --->   "%d = add i2 %d_0, 1" [dense.cpp:29]   --->   Operation 91 'add' 'd' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.preheader.preheader, label %Dense_Loop_begin" [dense.cpp:29]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (1.15ns)   --->   "%tmp_2 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FEA3A63A0000000, float 0xBFD13E21C0000000, float 0x3FD08CAE40000000, i2 %d_0) nounwind" [dense.cpp:36]   --->   Operation 93 'mux' 'tmp_2' <Predicate = (!icmp_ln29)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [2/2] (10.1ns)   --->   "%tmp_s = fmul float %tmp_2, %flat_array_load" [dense.cpp:36]   --->   Operation 94 'fmul' 'tmp_s' <Predicate = (!icmp_ln29)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 26.1>
ST_8 : Operation 95 [1/2] (10.1ns)   --->   "%tmp_s = fmul float %tmp_2, %flat_array_load" [dense.cpp:36]   --->   Operation 95 'fmul' 'tmp_s' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [2/2] (15.9ns)   --->   "%w_sum_s = fadd float %tmp_s, 0.000000e+00" [dense.cpp:36]   --->   Operation 96 'fadd' 'w_sum_s' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (1.15ns)   --->   "%tmp_3 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBF880C77C0000000, float 0xBFE7C6E140000000, float 0xBFE9E27DC0000000, i2 %d_0) nounwind" [dense.cpp:36]   --->   Operation 97 'mux' 'tmp_3' <Predicate = true> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [2/2] (10.1ns)   --->   "%tmp_2_1 = fmul float %tmp_3, %flat_array_load_1" [dense.cpp:36]   --->   Operation 98 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 31.9>
ST_9 : Operation 99 [1/2] (15.9ns)   --->   "%w_sum_s = fadd float %tmp_s, 0.000000e+00" [dense.cpp:36]   --->   Operation 99 'fadd' 'w_sum_s' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/2] (10.1ns)   --->   "%tmp_2_1 = fmul float %tmp_3, %flat_array_load_1" [dense.cpp:36]   --->   Operation 100 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [2/2] (15.9ns)   --->   "%w_sum_1 = fadd float %w_sum_s, %tmp_2_1" [dense.cpp:36]   --->   Operation 101 'fadd' 'w_sum_1' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (1.15ns)   --->   "%tmp_6 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FE9B31260000000, float 0x3FA38C59E0000000, float 0x3FEAFD0E60000000, i2 %d_0) nounwind" [dense.cpp:36]   --->   Operation 102 'mux' 'tmp_6' <Predicate = true> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [2/2] (10.1ns)   --->   "%tmp_2_2 = fmul float %tmp_6, %flat_array_load_2" [dense.cpp:36]   --->   Operation 103 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 31.9>
ST_10 : Operation 104 [1/2] (15.9ns)   --->   "%w_sum_1 = fadd float %w_sum_s, %tmp_2_1" [dense.cpp:36]   --->   Operation 104 'fadd' 'w_sum_1' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/2] (10.1ns)   --->   "%tmp_2_2 = fmul float %tmp_6, %flat_array_load_2" [dense.cpp:36]   --->   Operation 105 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [2/2] (15.9ns)   --->   "%w_sum_2 = fadd float %w_sum_1, %tmp_2_2" [dense.cpp:36]   --->   Operation 106 'fadd' 'w_sum_2' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (1.15ns)   --->   "%tmp_7 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFDCA1C3C0000000, float 0x3FDAFA0740000000, float 0xBFDE19F8C0000000, i2 %d_0) nounwind" [dense.cpp:36]   --->   Operation 107 'mux' 'tmp_7' <Predicate = true> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [2/2] (10.1ns)   --->   "%tmp_2_3 = fmul float %tmp_7, %flat_array_load_3" [dense.cpp:36]   --->   Operation 108 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 31.9>
ST_11 : Operation 109 [1/2] (15.9ns)   --->   "%w_sum_2 = fadd float %w_sum_1, %tmp_2_2" [dense.cpp:36]   --->   Operation 109 'fadd' 'w_sum_2' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/2] (10.1ns)   --->   "%tmp_2_3 = fmul float %tmp_7, %flat_array_load_3" [dense.cpp:36]   --->   Operation 110 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [2/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_2_3" [dense.cpp:36]   --->   Operation 111 'fadd' 'w_sum_3' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (1.15ns)   --->   "%tmp_8 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC4CF9480000000, float 0xBFE5C21360000000, float 0xBFE3135240000000, i2 %d_0) nounwind" [dense.cpp:36]   --->   Operation 112 'mux' 'tmp_8' <Predicate = true> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [2/2] (10.1ns)   --->   "%tmp_2_4 = fmul float %tmp_8, %flat_array_load_4" [dense.cpp:36]   --->   Operation 113 'fmul' 'tmp_2_4' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [2/2] (10.1ns)   --->   "%tmp_2_6 = fmul float %tmp_8, %flat_array_load_6" [dense.cpp:36]   --->   Operation 114 'fmul' 'tmp_2_6' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 31.9>
ST_12 : Operation 115 [1/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_2_3" [dense.cpp:36]   --->   Operation 115 'fadd' 'w_sum_3' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/2] (10.1ns)   --->   "%tmp_2_4 = fmul float %tmp_8, %flat_array_load_4" [dense.cpp:36]   --->   Operation 116 'fmul' 'tmp_2_4' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [2/2] (15.9ns)   --->   "%w_sum_4 = fadd float %w_sum_3, %tmp_2_4" [dense.cpp:36]   --->   Operation 117 'fadd' 'w_sum_4' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (1.15ns)   --->   "%tmp_9 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFD2967340000000, float 0xBF8FF1D420000000, float 0xBFC6E2E3A0000000, i2 %d_0) nounwind" [dense.cpp:36]   --->   Operation 118 'mux' 'tmp_9' <Predicate = true> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 119 [2/2] (10.1ns)   --->   "%tmp_2_5 = fmul float %tmp_9, %flat_array_load_5" [dense.cpp:36]   --->   Operation 119 'fmul' 'tmp_2_5' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [1/2] (10.1ns)   --->   "%tmp_2_6 = fmul float %tmp_8, %flat_array_load_6" [dense.cpp:36]   --->   Operation 120 'fmul' 'tmp_2_6' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [2/2] (10.1ns)   --->   "%tmp_2_7 = fmul float %tmp_9, %flat_array_load_7" [dense.cpp:36]   --->   Operation 121 'fmul' 'tmp_2_7' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (0.86ns)   --->   "switch i2 %d_0, label %branch2 [
    i2 0, label %Dense_Loop_begin.Dense_Loop_end_crit_edge
    i2 1, label %branch1
  ]" [dense.cpp:39]   --->   Operation 122 'switch' <Predicate = true> <Delay = 0.86>

State 13 <SV = 12> <Delay = 31.9>
ST_13 : Operation 123 [1/2] (15.9ns)   --->   "%w_sum_4 = fadd float %w_sum_3, %tmp_2_4" [dense.cpp:36]   --->   Operation 123 'fadd' 'w_sum_4' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/2] (10.1ns)   --->   "%tmp_2_5 = fmul float %tmp_9, %flat_array_load_5" [dense.cpp:36]   --->   Operation 124 'fmul' 'tmp_2_5' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [2/2] (15.9ns)   --->   "%w_sum_5 = fadd float %w_sum_4, %tmp_2_5" [dense.cpp:36]   --->   Operation 125 'fadd' 'w_sum_5' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [1/2] (10.1ns)   --->   "%tmp_2_7 = fmul float %tmp_9, %flat_array_load_7" [dense.cpp:36]   --->   Operation 126 'fmul' 'tmp_2_7' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 31.9>
ST_14 : Operation 127 [1/2] (15.9ns)   --->   "%w_sum_5 = fadd float %w_sum_4, %tmp_2_5" [dense.cpp:36]   --->   Operation 127 'fadd' 'w_sum_5' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [2/2] (15.9ns)   --->   "%w_sum_6 = fadd float %w_sum_5, %tmp_2_6" [dense.cpp:36]   --->   Operation 128 'fadd' 'w_sum_6' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 31.9>
ST_15 : Operation 129 [1/2] (15.9ns)   --->   "%w_sum_6 = fadd float %w_sum_5, %tmp_2_6" [dense.cpp:36]   --->   Operation 129 'fadd' 'w_sum_6' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 130 [2/2] (15.9ns)   --->   "%dense_array_0 = fadd float %w_sum_6, %tmp_2_7" [dense.cpp:36]   --->   Operation 130 'fadd' 'dense_array_0' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 17.1>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [dense.cpp:30]   --->   Operation 131 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [dense.cpp:30]   --->   Operation 132 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [dense.cpp:31]   --->   Operation 133 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/2] (15.9ns)   --->   "%dense_array_0 = fadd float %w_sum_6, %tmp_2_7" [dense.cpp:36]   --->   Operation 134 'fadd' 'dense_array_0' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (1.18ns)   --->   "store float %dense_array_0, float* %dense_array_2_1" [dense.cpp:39]   --->   Operation 135 'store' <Predicate = (d_0 == 1)> <Delay = 1.18>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "br label %Dense_Loop_end" [dense.cpp:39]   --->   Operation 136 'br' <Predicate = (d_0 == 1)> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (1.18ns)   --->   "store float %dense_array_0, float* %dense_array_2" [dense.cpp:39]   --->   Operation 137 'store' <Predicate = (d_0 == 0)> <Delay = 1.18>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "br label %Dense_Loop_end" [dense.cpp:39]   --->   Operation 138 'br' <Predicate = (d_0 == 0)> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (1.18ns)   --->   "store float %dense_array_0, float* %dense_array_2_2" [dense.cpp:39]   --->   Operation 139 'store' <Predicate = (d_0 != 0 & d_0 != 1)> <Delay = 1.18>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "br label %Dense_Loop_end" [dense.cpp:39]   --->   Operation 140 'br' <Predicate = (d_0 != 0 & d_0 != 1)> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_1) nounwind" [dense.cpp:40]   --->   Operation 141 'specregionend' 'empty_4' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "br label %.preheader3" [dense.cpp:29]   --->   Operation 142 'br' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 17 <SV = 7> <Delay = 1.18>
ST_17 : Operation 143 [1/1] (1.18ns)   --->   "br label %.preheader" [dense.cpp:10->dense.cpp:42]   --->   Operation 143 'br' <Predicate = true> <Delay = 1.18>

State 18 <SV = 8> <Delay = 31.2>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%sum_0_i = phi float [ %sum, %1 ], [ 0.000000e+00, %.preheader.preheader ]"   --->   Operation 144 'phi' 'sum_0_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "%i_0_i = phi i2 [ %i, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 145 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 146 [1/1] (0.61ns)   --->   "%icmp_ln10 = icmp eq i2 %i_0_i, -1" [dense.cpp:10->dense.cpp:42]   --->   Operation 146 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 147 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (1.00ns)   --->   "%i = add i2 %i_0_i, 1" [dense.cpp:10->dense.cpp:42]   --->   Operation 148 'add' 'i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %.preheader.i.preheader, label %1" [dense.cpp:10->dense.cpp:42]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%dense_array_2_load = load float* %dense_array_2" [dense.cpp:12->dense.cpp:42]   --->   Operation 150 'load' 'dense_array_2_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "%dense_array_2_1_loa = load float* %dense_array_2_1" [dense.cpp:12->dense.cpp:42]   --->   Operation 151 'load' 'dense_array_2_1_loa' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%dense_array_2_2_loa = load float* %dense_array_2_2" [dense.cpp:12->dense.cpp:42]   --->   Operation 152 'load' 'dense_array_2_2_loa' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (1.15ns)   --->   "%tmp_10 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %dense_array_2_load, float %dense_array_2_1_loa, float %dense_array_2_2_loa, i2 %i_0_i) nounwind" [dense.cpp:12->dense.cpp:42]   --->   Operation 153 'mux' 'tmp_10' <Predicate = (!icmp_ln10)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [3/3] (30.1ns)   --->   "%tmp = call float @llvm.exp.f32(float %tmp_10) nounwind" [dense.cpp:12->dense.cpp:42]   --->   Operation 154 'fexp' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 155 [1/1] (1.18ns)   --->   "br label %.preheader.i" [dense.cpp:16->dense.cpp:42]   --->   Operation 155 'br' <Predicate = (icmp_ln10)> <Delay = 1.18>

State 19 <SV = 9> <Delay = 30.1>
ST_19 : Operation 156 [2/3] (30.1ns)   --->   "%tmp = call float @llvm.exp.f32(float %tmp_10) nounwind" [dense.cpp:12->dense.cpp:42]   --->   Operation 156 'fexp' 'tmp' <Predicate = true> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 10> <Delay = 30.1>
ST_20 : Operation 157 [1/3] (30.1ns)   --->   "%tmp = call float @llvm.exp.f32(float %tmp_10) nounwind" [dense.cpp:12->dense.cpp:42]   --->   Operation 157 'fexp' 'tmp' <Predicate = true> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 11> <Delay = 15.9>
ST_21 : Operation 158 [2/2] (15.9ns)   --->   "%sum = fadd float %sum_0_i, %tmp" [dense.cpp:12->dense.cpp:42]   --->   Operation 158 'fadd' 'sum' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 12> <Delay = 15.9>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [dense.cpp:11->dense.cpp:42]   --->   Operation 159 'specloopname' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 160 [1/2] (15.9ns)   --->   "%sum = fadd float %sum_0_i, %tmp" [dense.cpp:12->dense.cpp:42]   --->   Operation 160 'fadd' 'sum' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "br label %.preheader" [dense.cpp:10->dense.cpp:42]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 9> <Delay = 31.2>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%j_0_i = phi i2 [ %j, %2 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 162 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 163 [1/1] (0.61ns)   --->   "%icmp_ln16 = icmp eq i2 %j_0_i, -1" [dense.cpp:16->dense.cpp:42]   --->   Operation 163 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 164 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (1.00ns)   --->   "%j = add i2 %j_0_i, 1" [dense.cpp:16->dense.cpp:42]   --->   Operation 165 'add' 'j' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %soft_max.exit, label %2" [dense.cpp:16->dense.cpp:42]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "%dense_array_2_load_1 = load float* %dense_array_2" [dense.cpp:18->dense.cpp:42]   --->   Operation 167 'load' 'dense_array_2_load_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_23 : Operation 168 [1/1] (0.00ns)   --->   "%dense_array_2_1_loa_1 = load float* %dense_array_2_1" [dense.cpp:18->dense.cpp:42]   --->   Operation 168 'load' 'dense_array_2_1_loa_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "%dense_array_2_2_loa_1 = load float* %dense_array_2_2" [dense.cpp:18->dense.cpp:42]   --->   Operation 169 'load' 'dense_array_2_2_loa_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_23 : Operation 170 [1/1] (1.15ns)   --->   "%tmp_11 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %dense_array_2_load_1, float %dense_array_2_1_loa_1, float %dense_array_2_2_loa_1, i2 %j_0_i) nounwind" [dense.cpp:18->dense.cpp:42]   --->   Operation 170 'mux' 'tmp_11' <Predicate = (!icmp_ln16)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 171 [3/3] (30.1ns)   --->   "%tmp_4 = call float @llvm.exp.f32(float %tmp_11) nounwind" [dense.cpp:18->dense.cpp:42]   --->   Operation 171 'fexp' 'tmp_4' <Predicate = (!icmp_ln16)> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 172 [1/1] (0.00ns)   --->   "ret void" [dense.cpp:43]   --->   Operation 172 'ret' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 24 <SV = 10> <Delay = 30.1>
ST_24 : Operation 173 [2/3] (30.1ns)   --->   "%tmp_4 = call float @llvm.exp.f32(float %tmp_11) nounwind" [dense.cpp:18->dense.cpp:42]   --->   Operation 173 'fexp' 'tmp_4' <Predicate = true> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 11> <Delay = 30.1>
ST_25 : Operation 174 [1/3] (30.1ns)   --->   "%tmp_4 = call float @llvm.exp.f32(float %tmp_11) nounwind" [dense.cpp:18->dense.cpp:42]   --->   Operation 174 'fexp' 'tmp_4' <Predicate = true> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 12> <Delay = 22.0>
ST_26 : Operation 175 [5/5] (22.0ns)   --->   "%tmp_5 = fdiv float %tmp_4, %sum_0_i" [dense.cpp:18->dense.cpp:42]   --->   Operation 175 'fdiv' 'tmp_5' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 13> <Delay = 22.0>
ST_27 : Operation 176 [4/5] (22.0ns)   --->   "%tmp_5 = fdiv float %tmp_4, %sum_0_i" [dense.cpp:18->dense.cpp:42]   --->   Operation 176 'fdiv' 'tmp_5' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 14> <Delay = 22.0>
ST_28 : Operation 177 [3/5] (22.0ns)   --->   "%tmp_5 = fdiv float %tmp_4, %sum_0_i" [dense.cpp:18->dense.cpp:42]   --->   Operation 177 'fdiv' 'tmp_5' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 15> <Delay = 22.0>
ST_29 : Operation 178 [2/5] (22.0ns)   --->   "%tmp_5 = fdiv float %tmp_4, %sum_0_i" [dense.cpp:18->dense.cpp:42]   --->   Operation 178 'fdiv' 'tmp_5' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 16> <Delay = 23.4>
ST_30 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str2) nounwind" [dense.cpp:17->dense.cpp:42]   --->   Operation 179 'specloopname' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %j_0_i to i64" [dense.cpp:18->dense.cpp:42]   --->   Operation 180 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 181 [1/5] (22.0ns)   --->   "%tmp_5 = fdiv float %tmp_4, %sum_0_i" [dense.cpp:18->dense.cpp:42]   --->   Operation 181 'fdiv' 'tmp_5' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 182 [1/1] (0.00ns)   --->   "%prediction_addr = getelementptr [3 x float]* %prediction, i64 0, i64 %zext_ln18" [dense.cpp:18->dense.cpp:42]   --->   Operation 182 'getelementptr' 'prediction_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 183 [1/1] (1.42ns)   --->   "store float %tmp_5, float* %prediction_addr, align 4" [dense.cpp:18->dense.cpp:42]   --->   Operation 183 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_30 : Operation 184 [1/1] (0.00ns)   --->   "br label %.preheader.i" [dense.cpp:16->dense.cpp:42]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln26', dense.cpp:26) with incoming values : ('add_ln26', dense.cpp:26) [11]  (1.18 ns)

 <State 2>: 2.41ns
The critical path consists of the following:
	'phi' operation ('phi_ln26', dense.cpp:26) with incoming values : ('add_ln26', dense.cpp:26) [11]  (0 ns)
	'icmp' operation ('icmp_ln26_2', dense.cpp:26) [18]  (0.61 ns)
	'select' operation ('select_ln26_1', dense.cpp:26) [19]  (0.613 ns)
	'store' operation ('store_ln29', dense.cpp:29) of variable 'select_ln26_1', dense.cpp:26 on local variable 'dense_array[2]' [50]  (1.18 ns)

 <State 3>: 1.43ns
The critical path consists of the following:
	'load' operation ('flat_array_load', dense.cpp:36) on array 'flat_array' [35]  (1.43 ns)

 <State 4>: 1.43ns
The critical path consists of the following:
	'load' operation ('flat_array_load_2', dense.cpp:36) on array 'flat_array' [39]  (1.43 ns)

 <State 5>: 1.43ns
The critical path consists of the following:
	'load' operation ('flat_array_load_4', dense.cpp:36) on array 'flat_array' [43]  (1.43 ns)

 <State 6>: 1.43ns
The critical path consists of the following:
	'load' operation ('flat_array_load_6', dense.cpp:36) on array 'flat_array' [47]  (1.43 ns)

 <State 7>: 11.3ns
The critical path consists of the following:
	'phi' operation ('d') with incoming values : ('d', dense.cpp:29) [55]  (0 ns)
	'mux' operation ('tmp_2', dense.cpp:36) [64]  (1.15 ns)
	'fmul' operation ('tmp_s', dense.cpp:36) [65]  (10.1 ns)

 <State 8>: 26.1ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', dense.cpp:36) [65]  (10.1 ns)
	'fadd' operation ('w_sum_s', dense.cpp:36) [66]  (16 ns)

 <State 9>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', dense.cpp:36) [66]  (16 ns)
	'fadd' operation ('w_sum_1', dense.cpp:36) [69]  (16 ns)

 <State 10>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', dense.cpp:36) [69]  (16 ns)
	'fadd' operation ('w_sum_2', dense.cpp:36) [72]  (16 ns)

 <State 11>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', dense.cpp:36) [72]  (16 ns)
	'fadd' operation ('w_sum_3', dense.cpp:36) [75]  (16 ns)

 <State 12>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', dense.cpp:36) [75]  (16 ns)
	'fadd' operation ('w_sum_4', dense.cpp:36) [78]  (16 ns)

 <State 13>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', dense.cpp:36) [78]  (16 ns)
	'fadd' operation ('w_sum_5', dense.cpp:36) [81]  (16 ns)

 <State 14>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_5', dense.cpp:36) [81]  (16 ns)
	'fadd' operation ('w_sum_6', dense.cpp:36) [83]  (16 ns)

 <State 15>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_6', dense.cpp:36) [83]  (16 ns)
	'fadd' operation ('dense_array[0]', dense.cpp:36) [85]  (16 ns)

 <State 16>: 17.2ns
The critical path consists of the following:
	'fadd' operation ('dense_array[0]', dense.cpp:36) [85]  (16 ns)
	'store' operation ('store_ln39', dense.cpp:39) of variable 'dense_array[0]', dense.cpp:36 on local variable 'dense_array[2]' [94]  (1.18 ns)

 <State 17>: 1.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum') with incoming values : ('sum', dense.cpp:12->dense.cpp:42) [102]  (1.18 ns)

 <State 18>: 31.3ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', dense.cpp:10->dense.cpp:42) [103]  (0 ns)
	'mux' operation ('tmp_10', dense.cpp:12->dense.cpp:42) [113]  (1.15 ns)
	'fexp' operation ('tmp', dense.cpp:12->dense.cpp:42) [114]  (30.1 ns)

 <State 19>: 30.1ns
The critical path consists of the following:
	'fexp' operation ('tmp', dense.cpp:12->dense.cpp:42) [114]  (30.1 ns)

 <State 20>: 30.1ns
The critical path consists of the following:
	'fexp' operation ('tmp', dense.cpp:12->dense.cpp:42) [114]  (30.1 ns)

 <State 21>: 16ns
The critical path consists of the following:
	'fadd' operation ('sum', dense.cpp:12->dense.cpp:42) [115]  (16 ns)

 <State 22>: 16ns
The critical path consists of the following:
	'fadd' operation ('sum', dense.cpp:12->dense.cpp:42) [115]  (16 ns)

 <State 23>: 31.3ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', dense.cpp:16->dense.cpp:42) [120]  (0 ns)
	'mux' operation ('tmp_11', dense.cpp:18->dense.cpp:42) [131]  (1.15 ns)
	'fexp' operation ('tmp_4', dense.cpp:18->dense.cpp:42) [132]  (30.1 ns)

 <State 24>: 30.1ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', dense.cpp:18->dense.cpp:42) [132]  (30.1 ns)

 <State 25>: 30.1ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', dense.cpp:18->dense.cpp:42) [132]  (30.1 ns)

 <State 26>: 22ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5', dense.cpp:18->dense.cpp:42) [133]  (22 ns)

 <State 27>: 22ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5', dense.cpp:18->dense.cpp:42) [133]  (22 ns)

 <State 28>: 22ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5', dense.cpp:18->dense.cpp:42) [133]  (22 ns)

 <State 29>: 22ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5', dense.cpp:18->dense.cpp:42) [133]  (22 ns)

 <State 30>: 23.4ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5', dense.cpp:18->dense.cpp:42) [133]  (22 ns)
	'store' operation ('store_ln18', dense.cpp:18->dense.cpp:42) of variable 'tmp_5', dense.cpp:18->dense.cpp:42 on array 'prediction' [135]  (1.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
