$comment
	File created using the following command:
		vcd file decode7seg.msim.vcd -direction
$end
$date
	Wed May  9 16:45:35 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module decode7seg_vlg_vec_tst $end
$var reg 4 ! entrada [3:0] $end
$var wire 1 " saida [0] $end
$var wire 1 # saida [1] $end
$var wire 1 $ saida [2] $end
$var wire 1 % saida [3] $end
$var wire 1 & saida [4] $end
$var wire 1 ' saida [5] $end
$var wire 1 ( saida [6] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 0 entrada[2]~input_o $end
$var wire 1 1 entrada[3]~input_o $end
$var wire 1 2 entrada[0]~input_o $end
$var wire 1 3 entrada[1]~input_o $end
$var wire 1 4 Mux0~0_combout $end
$var wire 1 5 Mux7~0_combout $end
$var wire 1 6 saida[6]$latch~combout $end
$var wire 1 7 Mux1~0_combout $end
$var wire 1 8 saida[5]$latch~combout $end
$var wire 1 9 Mux2~0_combout $end
$var wire 1 : saida[4]$latch~combout $end
$var wire 1 ; Mux3~0_combout $end
$var wire 1 < saida[3]$latch~combout $end
$var wire 1 = Mux4~0_combout $end
$var wire 1 > saida[2]$latch~combout $end
$var wire 1 ? Mux5~0_combout $end
$var wire 1 @ saida[1]$latch~combout $end
$var wire 1 A Mux6~0_combout $end
$var wire 1 B saida[0]$latch~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0(
1'
1&
1%
1$
1#
1"
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
04
15
06
07
18
09
1:
0;
1<
0=
1>
1?
1@
0A
1B
$end
#1000000
