#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec 25 07:14:30 2024
# Process ID: 9168
# Current directory: G:/pkencode
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1752 G:\pkencode\pkencode.xpr
# Log file: G:/pkencode/vivado.log
# Journal file: G:/pkencode\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/pkencode/pkencode.xpr
INFO: [Project 1-313] Project file moved from 'E:/pkencode' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 833.734 ; gain = 111.484
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Dec 25 07:15:29 2024] Launched synth_1...
Run output will be captured here: G:/pkencode/pkencode.runs/synth_1/runme.log
[Wed Dec 25 07:15:29 2024] Launched impl_1...
Run output will be captured here: G:/pkencode/pkencode.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec 25 07:16:05 2024] Launched synth_1...
Run output will be captured here: G:/pkencode/pkencode.runs/synth_1/runme.log
[Wed Dec 25 07:16:05 2024] Launched impl_1...
Run output will be captured here: G:/pkencode/pkencode.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1715 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'PkEncode' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1972.297 ; gain = 51.758
Restored from archive | CPU: 10.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1972.297 ; gain = 51.758
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 2057.953 ; gain = 1159.391
open_report: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2181.145 ; gain = 106.266
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 25 08:38:51 2024...
