

Implementation tool: Xilinx Vivado v.2014.4
Device target:       XC7Z045FFG900-2
Report date:         Mon Apr 13 16:26:12 PDT 2015

#=== Resource usage ===
SLICE:         2159
LUT:           3980
FF:            8220
DSP:              0
BRAM:            54
SRL:             99
#=== Final timing ===
CP required:    10.000
CP achieved:    6.080
Timing met
