

# SSP_HPS_SINGLES_PRESCALE N REGION XMIN XMAX PRESCALE
# #    N:        0 or 1 - selects the hps singles trigger bit
# #    REGION:   0 to 6 - selects which region index to define
# #    XMIN:    -31 to 31  - chooses the ECAL x coordinate to start region definition (inclusive)
# #    XMAX:    -31 to 31  - chooses the ECAL x coordinate to end region definition  (inclusive)
# #    PRESCALE: 0 to 65535 - set the prescale value for the region



##########################
# GTP
##########################
GTP_CRATE all

GTP_CLUSTER_PULSE_COIN      4    4

# SEED thrershold in MeV (0-8191)
GTP_CLUSTER_PULSE_THRESHOLD 100

GTP_CRATE end

##########################
# HPS 11 Crate
##########################

### TI
TI_CRATE hps11

TI_FIBER_DELAY_OFFSET 0x80 0xcf
TI_BUFFER_LEVEL 5
TI_BLOCK_LEVEL  10

## HOLD OFF
# 1.44 us holdoff:
TI_HOLDOFF 1 3 1
# 4 triggers in 10*3840ns
TI_HOLDOFF 4 10 1


# PRESCALE-FACTOR = 2

# SINGLES-0:
TI_INPUT_PRESCALE 1  13

# SINGLES-1:
TI_INPUT_PRESCALE 2  11

# PAIRS-0:
TI_INPUT_PRESCALE 3  11

# PAIRS-1:
TI_INPUT_PRESCALE 4  0

# COSMIC/LED:
TI_INPUT_PRESCALE 5  0

# PULSER:
TI_INPUT_PRESCALE 6  0

TI_CRATE end


### SSP
SSP_CRATE hps11

SSP_ALLSLOTS
SSP_W_WIDTH   50
SSP_W_OFFSET  753

# COSMIC:
#SSP_W_WIDTH   100
#SSP_W_OFFSET  799

SSP_HPS_PULSER 1000       # pulser period (s)

# ecal triggers:
# HPS SINGLES 0  -> TI TS1
SSP_HPS_SET_IO_SRC		7	20	#ENABLED
#SSP_HPS_SET_IO_SRC		7	0	#DISABLED

#HPS SINGLES 1   -> TI TS2
SSP_HPS_SET_IO_SRC		8	21	#ENABLED
#SSP_HPS_SET_IO_SRC		8	0	#DISABLED

#HPS PAIRS 0     -> TI TS3
SSP_HPS_SET_IO_SRC		9	22	#ENABLED
#SSP_HPS_SET_IO_SRC		9	0	#DISABLED

#HPS PAIRS 1     -> TI TS4
SSP_HPS_SET_IO_SRC		10	23	#ENABLED
#SSP_HPS_SET_IO_SRC		10	0	#DISABLED

# HPS COSMIC/LED -> TI TS5
#SSP_HPS_SET_IO_SRC		11	24	#ENABLED-LED
#SSP_HPS_SET_IO_SRC		11	25	#ENABLED-COSMIC
SSP_HPS_SET_IO_SRC		11	0	#DISABLED

# PULSER         -> TI TS6
SSP_HPS_SET_IO_SRC		12	18	#ENABLED
#SSP_HPS_SET_IO_SRC		12	0	#DISABLED


# coinc time 10=40 ns
SSP_HPS_COSMIC_TIMECOINCIDENCE  10

# cosmic B0 and B1 (136<<8) + led trigger (254<<0)
SSP_HPS_COSMIC_PATTERNCOINCIDENCE   35070

SSP_HPS_LATENCY 475

# Singles 0 trigger
SSP_HPS_SINGLES_EMIN  0  100  1
SSP_HPS_SINGLES_EMAX  0  2700 1
SSP_HPS_SINGLES_NMIN  0  3    1

# Singles 1 trigger
SSP_HPS_SINGLES_EMIN  1  1300  1
SSP_HPS_SINGLES_EMAX  1  2600 1
SSP_HPS_SINGLES_NMIN  1  3    1

# Pairs 0 trigger
SSP_HPS_PAIRS_TIMECOINCIDENCE  0  4
SSP_HPS_PAIRS_EMIN             0  119
SSP_HPS_PAIRS_EMAX             0  2420
SSP_HPS_PAIRS_NMIN             0  1
SSP_HPS_PAIRS_SUMMAX_MIN       0  4400 264 1
SSP_HPS_PAIRS_DIFFMAX          0  2200     1
SSP_HPS_PAIRS_COPLANARITY      0  180      0
SSP_HPS_PAIRS_ENERGYDIST       0  5.5  100 0

# Pairs 1 trigger
SSP_HPS_PAIRS_TIMECOINCIDENCE  1  3
SSP_HPS_PAIRS_EMIN             1  200
SSP_HPS_PAIRS_EMAX             1  1500
SSP_HPS_PAIRS_NMIN             1  2
SSP_HPS_PAIRS_SUMMAX_MIN       1  2000 400  1
SSP_HPS_PAIRS_DIFFMAX          1  1100      1
SSP_HPS_PAIRS_COPLANARITY      1  40        1
SSP_HPS_PAIRS_ENERGYDIST       1  5.5   400 1

SSP_CRATE end


### FADC: RF SIGNALS, HPS11, SLOT 13, CHANNELS 0/1
FADC250_CRATE hps11

FADC250_SLOT all
FADC250_DAC  3300
FADC250_W_OFFSET 3012
FADC250_W_WIDTH 400

FADC250_MODE      1
FADC250_NSB       12
FADC250_NSA       240
FADC250_NPEAK     1

#       channel:  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1

#Set RF clock threshold
FADC250_TET 800

FADC250_SLOT 13
FADC250_ALLCH_PED 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

FADC250_CRATE end


##########################
# HPS 12 Crate
##########################

### TI
TI_CRATE hps12
TI_FIBER_DELAY_OFFSET 0x80 0xc9
TI_CRATE end


##########################
# HPS 1 Crate
##########################

### TI
TI_CRATE hps1
TI_FIBER_DELAY_OFFSET 0x80 0xc9
TI_CRATE end

### FADC
FADC250_CRATE hps1

FADC250_SLOT all

FADC250_W_OFFSET 3012
FADC250_W_WIDTH   200

# COSMIC:
#FADC250_W_OFFSET 3180
#FADC250_W_WIDTH   400

FADC250_MODE      1
FADC250_NSB       20
FADC250_NSA       100
FADC250_NPEAK     1

#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0

FADC250_TET 18

# Set LED system trigger threshold
FADC250_SLOT      20
FADC250_CH_TET    15   500

#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0

FADC250_CRATE end

##########################
# HPS 2 Crate
##########################

### TI
TI_CRATE hps2
TI_FIBER_DELAY_OFFSET 0x80 0xc9
TI_CRATE end

### FADC
FADC250_CRATE hps2

FADC250_SLOT all

FADC250_W_OFFSET 3012
FADC250_W_WIDTH   200

# COSMIC:
#FADC250_W_OFFSET 3180
#FADC250_W_WIDTH   400

FADC250_MODE      1
FADC250_NSB       20
FADC250_NSA       100
FADC250_NPEAK     1

#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0

FADC250_TET 18


# Set cosmic system trigger threshold
# 12bit -> 1V: 40 = ~10mV threshold
# relative to pedestal
FADC250_SLOT      20
FADC250_CH_TET    13   40
FADC250_CH_TET    14   40
#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0


FADC250_CRATE end


# include trigger/HPS/small/dsc2/hps11.cnf

#
# dsc2 config file for expid=clondev
#
# this file contains settings  for JLAB VME Discriminators DSC2
#
# CRATE      <tdcecal1>     <- crate name, usually IP name
#
# DSC2_SLOT  2   <- slot#
#
# DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)
#
# DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask
#
# DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask
#
# DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask
#
# DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask
#
# DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)
#
# DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)
#
#    following, if used, will supersede TRG width:
#
# DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)
#
# DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)
#
#
DSC2_CRATE     hps11

DSC2_SLOT       all

# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clock
DSC2_SCALER_REFPRESCALE 1250

# ECAL, MINIMIZE THRESHOLD (0=27mV):
DSC2_WIDTH       20  40
DSC2_THRESHOLD   0  0
#DSC2_TRGDIGITAL 140      0


# RF SIGNAL, SLOT 20 CHANNELS 13/14:
DSC2_SLOT 20
DSC2_CH_THRESHOLD 13 400 500
DSC2_CH_THRESHOLD 14 400 500


# WHAT IS THIS (NOTHING IN SLOT2):
DSC2_SLOT       2
DSC2_CH_THRESHOLD    1  300   200

#
DSC2_CRATE     end

# include trigger/HPS/small/dsc2/hps12.cnf

#
# dsc2 config file for expid=clondev
#
# this file contains settings  for JLAB VME Discriminators DSC2
#
# CRATE      <tdcecal1>     <- crate name, usually IP name
#
# DSC2_SLOT  2   <- slot#
#
# DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)
#
# DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask
#
# DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask
#
# DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask
#
# DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask
#
# DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)
#
# DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)
#
#    following, if used, will supersede TRG width:
#
# DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)
#
# DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)
#
#
DSC2_CRATE     hps12

DSC2_SLOT       all

# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clock
DSC2_SCALER_REFPRESCALE 1250

# ECAL, MINIMIZE THERSHOLD (0=27mV):
DSC2_WIDTH       20  40
DSC2_THRESHOLD   0  0
#DSC2_TRGDIGITAL 140      0

# RF SIGNAL, SLOT 20 CHANNELS 13/14:
DSC2_SLOT 20
DSC2_CH_THRESHOLD 13 400 500
DSC2_CH_THRESHOLD 14 400 500

# WHAT IS THIS (NOTHING IN SLOT2)?
DSC2_SLOT       2
DSC2_CH_THRESHOLD    1  300   200



DSC2_CRATE     end

# ECAL PEDESTALS:

# include trigger/HPS/small/fadc250/peds/EcalPeds_0nA.trg

FADC250_CRATE hps1

FADC250_SLOT all
FADC250_DAC 3280

FADC250_SLOT 3
FADC250_ALLCH_PED  125.712   55.851   98.219   97.124  111.259  120.781   99.128  131.846  137.244  140.543  137.070  137.183   93.197  128.828  103.762  118.465
FADC250_SLOT 4
FADC250_ALLCH_PED  104.628   97.560   82.038   89.124  112.695   78.571  158.921   64.572  103.000   94.288   65.009  101.521   60.082  128.872   89.208  122.544
FADC250_SLOT 5
FADC250_ALLCH_PED   86.643  141.986   94.059  117.004   92.063  122.660  111.953  132.669   86.820  144.298  112.787  119.163   98.978  111.526   88.155  120.984
FADC250_SLOT 6
FADC250_ALLCH_PED  131.019  101.110  164.079  161.124  153.753  146.973  128.019  107.629  129.500  139.967   90.016  122.132  137.919  112.160  101.211  122.568
FADC250_SLOT 7
FADC250_ALLCH_PED  125.907  137.637  128.857  126.906  123.914  104.996  144.316  147.615  112.151  108.423  130.196  119.667  103.438  112.554  115.549  107.662
FADC250_SLOT 8
FADC250_ALLCH_PED  143.886  133.267   98.155  124.396  124.441  107.717  126.213  118.687  114.947   92.987  142.641  133.602  156.494  114.286  128.368   50.857
FADC250_SLOT 9
FADC250_ALLCH_PED  125.635  140.513  107.275  113.358  127.680  119.523  131.992  140.179  108.161  126.493  123.983   82.064  127.372  105.750   98.450  139.295
FADC250_SLOT 14
FADC250_ALLCH_PED   95.470   99.276  129.241  101.329  112.130  113.090  168.982  142.667  128.580   92.983  127.274  110.447  132.710  121.961  112.807  111.431
FADC250_SLOT 15
FADC250_ALLCH_PED  108.720  148.449  106.365  187.197  141.184  149.208  143.764  150.682  114.345  163.882  106.095  130.459  112.251  130.044  143.107  120.614
FADC250_SLOT 16
FADC250_ALLCH_PED  113.949  143.762  117.047  136.838  154.033   82.458  113.612  112.849   78.773  109.834   92.558  128.788  130.541  106.342  105.695  116.741
FADC250_SLOT 17
FADC250_ALLCH_PED   95.693   96.120  126.194  119.024  138.723   94.255  122.863  120.820  118.883   84.657  134.729   97.721   91.144   95.903   70.035  105.636
FADC250_SLOT 18
FADC250_ALLCH_PED  214.265  232.772  250.279  198.541  250.882  215.223  238.183  238.742  239.422  224.037  227.355  241.228  197.222  271.394  244.901  245.743
FADC250_SLOT 19
FADC250_ALLCH_PED  111.401  129.507  128.549   53.300   90.139  144.226  128.631  135.282  125.251  120.536  143.769  119.662  132.939  105.271  120.181  135.007
FADC250_SLOT 20
FADC250_ALLCH_PED  111.839   90.428  105.126  126.933   78.663  115.241  105.404   86.249  125.036   83.454  105.666   95.019  105.776  105.153  126.927  176.410

FADC250_CRATE end
FADC250_CRATE hps2

FADC250_SLOT all
FADC250_DAC 3280

FADC250_SLOT 3
FADC250_ALLCH_PED  138.982  111.489   91.253  133.864  121.292   87.156  159.334  100.682  133.653  137.979  115.625  143.959  137.081  118.456  133.061  153.701
FADC250_SLOT 4
FADC250_ALLCH_PED  139.067  114.172  134.076  117.544  103.575  170.620  161.922  139.293  148.761  124.489  147.980  127.666  149.973  137.606  148.162  122.807
FADC250_SLOT 5
FADC250_ALLCH_PED   98.730   77.062   98.704  126.464  127.869  110.584  108.793  145.381  125.223  129.369  102.331  141.109  128.568  104.480  117.704  119.227
FADC250_SLOT 6
FADC250_ALLCH_PED   95.648  109.656  121.459  112.246  141.625  115.213   88.854   93.954  117.732  163.433  121.032  131.675   98.410  152.828  105.391  123.334
FADC250_SLOT 7
FADC250_ALLCH_PED  178.417  108.698  111.182  127.848  133.559  146.585  129.552  117.886  149.637  134.198  123.689  112.176  123.503  139.181  126.630  144.147
FADC250_SLOT 8
FADC250_ALLCH_PED  117.022  125.043   89.815   98.904  104.323   83.715  122.191  136.689   85.084  154.374  113.479   79.795  107.432   91.766   82.268   93.533
FADC250_SLOT 9
FADC250_ALLCH_PED  124.246  183.357  159.971  157.095  121.362  104.939  113.948  119.876  111.343  173.417  149.359  115.461  136.555  138.532  141.300  166.206
FADC250_SLOT 14
FADC250_ALLCH_PED  153.343  149.787  115.904  102.442  122.839  140.578  126.799  114.265  158.621  151.819  123.726  140.109  107.877  149.844   92.078  129.481
FADC250_SLOT 15
FADC250_ALLCH_PED   99.383  131.598   92.633   88.227  109.911  125.004  122.225  121.853  113.441  115.566  124.624   84.382  103.084  118.257  160.730   80.137
FADC250_SLOT 16
FADC250_ALLCH_PED  109.382  111.195   94.487   92.140  102.204  121.717  107.048  104.111  122.757  100.599  154.774  115.886  118.253  140.313   90.391   99.112
FADC250_SLOT 17
FADC250_ALLCH_PED  116.644  129.374  113.494  105.325  111.106  124.053  116.860  111.103  128.249  117.777  117.910  114.065  114.334  107.987  161.676  120.859
FADC250_SLOT 18
FADC250_ALLCH_PED  141.605  128.289  115.919  143.878  138.451  140.900  144.324  106.242  102.818  109.346  142.466  181.172  140.232  117.100  130.064  157.327
FADC250_SLOT 19
FADC250_ALLCH_PED  118.380  135.984  144.976  102.675   93.444  141.043   89.354   90.648   95.338  119.629  113.429   97.994  130.843  143.331  102.164  143.529
FADC250_SLOT 20
FADC250_ALLCH_PED  116.305  112.153  123.383  113.801   91.784  110.789  115.032   73.798  115.942  115.423   93.850   86.060  127.686  145.649  168.624  120.887

FADC250_CRATE end

# ECAL GAINS:

# include trigger/HPS/small/fadc250/gains/EcalGains.trg

FADC250_CRATE  hps1
FADC250_SLOT  3
FADC250_ALLCH_GAIN    0.158   0.168   0.158   0.155   0.173   0.134   0.137   0.149   0.136   0.149   0.154   0.163   0.169   0.160   0.174   0.151
FADC250_SLOT  4
FADC250_ALLCH_GAIN    0.156   0.145   0.159   0.149   0.158   0.147   0.159   0.149   0.157   0.165   0.148   0.153   0.160   0.179   0.137   0.155
FADC250_SLOT  5
FADC250_ALLCH_GAIN    0.156   0.139   0.129   0.153   0.134   0.145   0.150   0.157   0.143   0.143   0.140   0.152   0.148   0.155   0.135   0.151
FADC250_SLOT  6
FADC250_ALLCH_GAIN    0.149   0.137   0.167   0.132   0.138   0.122   0.165   0.156   0.158   0.141   0.153   0.153   0.153   0.132   0.152   0.151
FADC250_SLOT  7
FADC250_ALLCH_GAIN    0.158   0.137   0.156   0.138   0.146   0.156   0.160   0.148   0.129   0.129   0.164   0.141   0.156   0.138   0.141   0.159
FADC250_SLOT  8
FADC250_ALLCH_GAIN    0.138   0.145   0.139   0.152   0.146   0.152   0.143   0.158   0.145   0.144   0.149   0.165   0.172   0.153   0.146   0.155
FADC250_SLOT  9
FADC250_ALLCH_GAIN    0.159   0.157   0.156   0.133   0.132   0.151   0.150   0.145   0.152   0.136   0.154   0.141   0.143   0.160   0.154   0.163
FADC250_SLOT  14
FADC250_ALLCH_GAIN    0.146   0.150   0.155   0.226   0.142   0.156   0.164   0.123   0.135   0.152   0.142   0.164   0.150   0.159   0.136   0.161
FADC250_SLOT  15
FADC250_ALLCH_GAIN    0.146   0.162   0.161   0.156   0.180   0.165   0.156   0.145   0.158   0.159   0.137   0.149   0.169   0.154   0.145   0.152
FADC250_SLOT  16
FADC250_ALLCH_GAIN    0.141   0.136   0.151   0.145   0.170   0.133   0.138   0.142   0.150   0.161   0.145   0.160   0.152   0.160   0.158   0.141
FADC250_SLOT  17
FADC250_ALLCH_GAIN    0.157   0.152   0.154   0.133   0.155   0.166   0.162   0.168   0.155   0.154   0.162   0.133   0.145   0.161   0.165   0.150
FADC250_SLOT  18
FADC250_ALLCH_GAIN    0.136   0.159   0.137   0.144   0.162   0.153   0.133   0.136   0.135   0.151   0.145   0.150   0.143   0.148   0.159   0.148
FADC250_SLOT  19
FADC250_ALLCH_GAIN    0.134   0.131   0.145   0.155   0.145   0.146   0.137   0.153   0.139   0.183   0.155   0.166   0.151   0.167   0.140   0.143
FADC250_SLOT  20
FADC250_ALLCH_GAIN    0.141   0.146   0.124   0.142   0.139   0.149   0.155   0.149   0.129   0.161   0.164   0.159   0.146   1.000   1.000   1.000
FADC250_CRATE end

FADC250_CRATE  hps2
FADC250_SLOT  3
FADC250_ALLCH_GAIN    0.210   0.192   0.182   0.221   0.195   0.188   0.197   0.173   0.203   0.198   0.150   0.137   0.149   0.158   0.161   0.155
FADC250_SLOT  4
FADC250_ALLCH_GAIN    0.152   0.159   0.174   0.168   0.160   0.172   0.150   0.147   0.144   0.164   0.160   0.171   0.150   0.175   0.153   0.137
FADC250_SLOT  5
FADC250_ALLCH_GAIN    0.146   0.147   0.145   0.148   0.143   0.144   0.151   0.159   0.150   0.155   0.138   0.156   0.147   0.153   0.159   0.149
FADC250_SLOT  6
FADC250_ALLCH_GAIN    0.142   0.131   0.141   0.135   0.142   0.156   0.163   0.173   0.153   0.153   0.158   0.138   0.177   0.158   0.155   0.151
FADC250_SLOT  7
FADC250_ALLCH_GAIN    0.150   0.166   0.164   0.132   0.155   0.146   0.168   0.160   0.156   0.168   0.159   0.155   0.164   0.156   0.152   0.166
FADC250_SLOT  8
FADC250_ALLCH_GAIN    0.146   0.145   0.280   0.149   0.148   0.181   0.140   0.151   0.153   0.169   0.163   0.146   0.164   0.145   0.143   0.154
FADC250_SLOT  9
FADC250_ALLCH_GAIN    0.136   0.149   0.141   0.157   0.165   0.133   0.150   0.158   0.149   0.160   0.132   0.133   0.144   0.147   0.151   0.164
FADC250_SLOT  14
FADC250_ALLCH_GAIN    0.155   0.147   0.152   0.158   0.141   0.152   0.137   0.177   0.151   0.165   0.111   0.157   0.134   0.155   0.164   0.167
FADC250_SLOT  15
FADC250_ALLCH_GAIN    0.163   0.151   0.166   0.154   0.171   0.142   0.133   0.204   0.147   0.172   0.143   0.137   0.181   0.152   0.149   0.151
FADC250_SLOT  16
FADC250_ALLCH_GAIN    0.173   0.170   0.133   0.160   0.157   0.140   0.153   0.168   0.163   0.162   0.176   0.175   0.166   0.170   0.159   0.146
FADC250_SLOT  17
FADC250_ALLCH_GAIN    0.143   0.133   0.136   0.151   0.137   0.147   0.163   0.134   0.154   0.152   0.151   0.148   0.174   0.137   0.141   0.137
FADC250_SLOT  18
FADC250_ALLCH_GAIN    0.159   0.149   0.149   0.152   0.142   0.146   0.158   0.134   0.152   0.159   0.157   0.158   0.156   0.143   0.161   0.170
FADC250_SLOT  19
FADC250_ALLCH_GAIN    0.157   0.179   0.149   0.145   0.163   0.158   0.166   0.164   0.177   0.131   0.144   0.148   0.142   0.151   0.154   0.136
FADC250_SLOT  20
FADC250_ALLCH_GAIN    0.169   0.149   0.164   0.140   0.143   0.147   0.153   0.160   0.157   0.155   0.149   0.168   0.163   1.000   1.000   1.000
FADC250_CRATE end


# SVT stuff
#include dpm/dpm-default-Lat147.trg
#include dpm/dpm-default-Lat149.trg
#include dpm/dpm-default-Lat150.trg
#include dpm/dpm-default-Lat149.trg
#include dpm/dpm-default-Lat147.trg

# include dpm/dpm-default-Lat144.trg

DPM_CRATE all
DPM_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/config/timing_in/rce_config_Lat144.xml
DPM_CRATE end

# include dpm/dpm-3sam-3rms.trg

DPM_CRATE all
DPM_THR_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/thresholds/20160125_7039_thresholds_3rms.xml
DPM_CRATE end


