{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727801668365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727801668366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  1 10:54:28 2024 " "Processing started: Tue Oct  1 10:54:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727801668366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1727801668366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TicTacToe -c TicTacToe --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off TicTacToe -c TicTacToe --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1727801668366 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1727801669038 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1727801669038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turno.sv 1 1 " "Found 1 design units, including 1 entities, in source file turno.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turno " "Found entity 1: turno" {  } { { "turno.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/turno.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727801679621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727801679621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tictactoe_board.sv 1 1 " "Found 1 design units, including 1 entities, in source file tictactoe_board.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tictactoe_board " "Found entity 1: tictactoe_board" {  } { { "tictactoe_board.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe_board.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727801679624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727801679624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tictactoe.sv 1 1 " "Found 1 design units, including 1 entities, in source file tictactoe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tictactoe " "Found entity 1: tictactoe" {  } { { "tictactoe.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727801679627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727801679627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_func.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_func.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_func " "Found entity 1: random_func" {  } { { "random_func.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/random_func.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727801679629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727801679629 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "player_movement_attack.sv(30) " "Verilog HDL information at player_movement_attack.sv(30): always construct contains both blocking and non-blocking assignments" {  } { { "player_movement_attack.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/player_movement_attack.sv" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1727801679632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_movement_attack.sv 1 1 " "Found 1 design units, including 1 entities, in source file player_movement_attack.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_movement_attack " "Found entity 1: player_movement_attack" {  } { { "player_movement_attack.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/player_movement_attack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727801679632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727801679632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727801679635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727801679635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frecuencia.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisor_frecuencia.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_frecuencia " "Found entity 1: divisor_frecuencia" {  } { { "divisor_frecuencia.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/divisor_frecuencia.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727801679637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727801679637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_winner.sv 1 1 " "Found 1 design units, including 1 entities, in source file check_winner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_winner " "Found entity 1: check_winner" {  } { { "check_winner.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/check_winner.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727801679640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727801679640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727801679642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727801679642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727801679645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727801679645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727801679647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727801679647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727801679650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727801679650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file binarytobcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/BinaryToBCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727801679652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727801679652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdfpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcdfpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcdFPGA " "Found entity 1: bcdFPGA" {  } { { "bcdFPGA.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/bcdFPGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727801679654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727801679654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversion.sv 1 1 " "Found 1 design units, including 1 entities, in source file conversion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Conversion " "Found entity 1: Conversion" {  } { { "Conversion.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/Conversion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727801679657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727801679657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topcontador.sv 1 1 " "Found 1 design units, including 1 entities, in source file topcontador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopContador " "Found entity 1: TopContador" {  } { { "TopContador.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727801679659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727801679659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaycontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file displaycontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayController " "Found entity 1: DisplayController" {  } { { "DisplayController.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/DisplayController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727801679662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727801679662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727801679664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727801679664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.sv 3 3 " "Found 3 design units, including 3 entities, in source file debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/Debounce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727801679667 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_enable " "Found entity 2: clock_enable" {  } { { "Debounce.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/Debounce.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727801679667 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_dff_en " "Found entity 3: my_dff_en" {  } { { "Debounce.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/Debounce.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727801679667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727801679667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fsm " "Found entity 1: tb_fsm" {  } { { "tb_fsm.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tb_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727801679669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727801679669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "next_state tictactoe.sv(141) " "Verilog HDL Implicit Net warning at tictactoe.sv(141): created implicit net for \"next_state\"" {  } { { "tictactoe.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727801679669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "finished tictactoe.sv(143) " "Verilog HDL Implicit Net warning at tictactoe.sv(143): created implicit net for \"finished\"" {  } { { "tictactoe.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727801679669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "count tictactoe.sv(144) " "Verilog HDL Implicit Net warning at tictactoe.sv(144): created implicit net for \"count\"" {  } { { "tictactoe.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727801679670 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bin tictactoe.sv(148) " "Verilog HDL Implicit Net warning at tictactoe.sv(148): created implicit net for \"bin\"" {  } { { "tictactoe.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727801679670 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bin Conversion.sv(21) " "Verilog HDL Implicit Net warning at Conversion.sv(21): created implicit net for \"bin\"" {  } { { "Conversion.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/Conversion.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727801679670 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "binary DisplayController.sv(11) " "Verilog HDL Implicit Net warning at DisplayController.sv(11): created implicit net for \"binary\"" {  } { { "DisplayController.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/DisplayController.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727801679670 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tictactoe " "Elaborating entity \"tictactoe\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1727801679721 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1727801679727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_frecuencia divisor_frecuencia:div_frec " "Elaborating entity \"divisor_frecuencia\" for hierarchy \"divisor_frecuencia:div_frec\"" {  } { { "tictactoe.sv" "div_frec" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727801679739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 divisor_frecuencia.sv(12) " "Verilog HDL assignment warning at divisor_frecuencia.sv(12): truncated value with size 32 to match size of target (26)" {  } { { "divisor_frecuencia.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/divisor_frecuencia.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727801679741 "|tictactoe|divisor_frecuencia:div_frec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_func random_func:random_x " "Elaborating entity \"random_func\" for hierarchy \"random_func:random_x\"" {  } { { "tictactoe.sv" "random_x" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727801679742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:fsm_co " "Elaborating entity \"fsm\" for hierarchy \"fsm:fsm_co\"" {  } { { "tictactoe.sv" "fsm_co" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727801679745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turno turno:control_turno " "Elaborating entity \"turno\" for hierarchy \"turno:control_turno\"" {  } { { "tictactoe.sv" "control_turno" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727801679747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_movement_attack player_movement_attack:player_mov_atk " "Elaborating entity \"player_movement_attack\" for hierarchy \"player_movement_attack:player_mov_atk\"" {  } { { "tictactoe.sv" "player_mov_atk" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727801679750 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1727801679751 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1727801679751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tictactoe_board tictactoe_board:board_module " "Elaborating entity \"tictactoe_board\" for hierarchy \"tictactoe_board:board_module\"" {  } { { "tictactoe.sv" "board_module" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727801679752 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1727801679753 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1727801679753 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contador.sv 1 1 " "Using design file contador.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/contador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727801679773 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1727801679773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:cont " "Elaborating entity \"contador\" for hierarchy \"contador:cont\"" {  } { { "tictactoe.sv" "cont" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727801679774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_winner check_winner:winner_module " "Elaborating entity \"check_winner\" for hierarchy \"check_winner:winner_module\"" {  } { { "tictactoe.sv" "winner_module" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727801679775 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1727801679776 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1727801679776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TopContador TopContador:counter_inst " "Elaborating entity \"TopContador\" for hierarchy \"TopContador:counter_inst\"" {  } { { "tictactoe.sv" "counter_inst" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727801679777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TopContador.sv(38) " "Verilog HDL assignment warning at TopContador.sv(38): truncated value with size 32 to match size of target (4)" {  } { { "TopContador.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727801679779 "|tictactoe|TopContador:counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TopContador.sv(48) " "Verilog HDL assignment warning at TopContador.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "TopContador.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727801679779 "|tictactoe|TopContador:counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TopContador.sv(53) " "Verilog HDL assignment warning at TopContador.sv(53): truncated value with size 32 to match size of target (4)" {  } { { "TopContador.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727801679779 "|tictactoe|TopContador:counter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter TopContador:counter_inst\|Counter:counter_chain\[0\].u " "Elaborating entity \"Counter\" for hierarchy \"TopContador:counter_inst\|Counter:counter_chain\[0\].u\"" {  } { { "TopContador.sv" "counter_chain\[0\].u" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727801679791 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Counter.sv(18) " "Verilog HDL assignment warning at Counter.sv(18): truncated value with size 32 to match size of target (27)" {  } { { "Counter.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/Counter.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727801679793 "|tictactoe|TopContador:counter_inst|Counter:counter_chain[0].u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayController DisplayController:display_inst " "Elaborating entity \"DisplayController\" for hierarchy \"DisplayController:display_inst\"" {  } { { "tictactoe.sv" "display_inst" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727801679802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCD DisplayController:display_inst\|BinaryToBCD:bcdConv " "Elaborating entity \"BinaryToBCD\" for hierarchy \"DisplayController:display_inst\|BinaryToBCD:bcdConv\"" {  } { { "DisplayController.sv" "bcdConv" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/DisplayController.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727801679804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinaryToBCD.sv(14) " "Verilog HDL assignment warning at BinaryToBCD.sv(14): truncated value with size 32 to match size of target (4)" {  } { { "BinaryToBCD.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/BinaryToBCD.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727801679804 "|tictactoe|DisplayController:display_inst|BinaryToBCD:bcdConv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdFPGA DisplayController:display_inst\|bcdFPGA:disp1 " "Elaborating entity \"bcdFPGA\" for hierarchy \"DisplayController:display_inst\|bcdFPGA:disp1\"" {  } { { "DisplayController.sv" "disp1" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/DisplayController.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727801679806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"pll:vgapll\"" {  } { { "tictactoe.sv" "vgapll" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727801679808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaCont\"" {  } { { "tictactoe.sv" "vgaCont" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727801679810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:vgaVideoGen " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:vgaVideoGen\"" {  } { { "tictactoe.sv" "vgaVideoGen" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727801679813 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1727801679929 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/output_files/TicTacToe.map.smsg " "Generated suppressed messages file C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/output_files/TicTacToe.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1727801679973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727801679991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  1 10:54:39 2024 " "Processing ended: Tue Oct  1 10:54:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727801679991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727801679991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727801679991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1727801679991 ""}
