[general]
total_cores = 64
technology_node = 45
max_frequency = 2.0
temperature = 300

[core/static_instruction_costs]
generic = 1
mov = 1
ialu = 1
mul = 3
idiv = 18
falu = 3
fmul = 5
fdiv = 6
xmm_ss = 6
xmm_sd = 6
xmm_ps = 6

[branch_predictor]
type = one_bit
mispredict_penalty = 14
size = 1024

[l1_icache/T1]
cache_line_size = 64
cache_size = 16
associativity = 4
num_banks = 1
replacement_policy = lru
data_access_time = 1
tags_access_time = 1
perf_model_type = parallel
track_miss_types = false

[l1_dcache/T1]
cache_line_size = 64
cache_size = 32
associativity = 4
num_banks = 1
replacement_policy = lru
data_access_time = 1
tags_access_time = 1
perf_model_type = parallel
track_miss_types = false

[l2_cache/T1]
cache_line_size = 64
cache_size = 512
associativity = 8
num_banks = 2
replacement_policy = lru
data_access_time = 8
tags_access_time = 3
perf_model_type = parallel
track_miss_types = false

[l2_directory]
max_hw_sharers = 64
directory_type = full_map

[dram_directory]
total_entries = auto
associativity = 16
max_hw_sharers = 64
directory_type = full_map
access_time = auto

[limitless]
software_trap_penalty = 200

[caching_protocol]
type = pr_l1_pr_l2_dram_directory_msi

[dram]
latency = 100
per_controller_bandwidth = 5
num_controllers = ALL
controller_positions = ""

[dram/queue_model]
enabled = true
type = history_tree

[network]
user = atac
memory = atac

