{
  "objects": [
    {
      "id": "521A7664-D0EC-471B-BADA-C744F98D87C8",
      "type": "schematic_model",
      "relations": {
        "library": [
          {
            "related": {
              "id": "37DB16A4-2C0E-4430-8DF7-58B1D21FDC25",
              "type": "library",
              "vault": "design"
            }
          }
        ],
        "cell": [
          {
            "related": {
              "id": "90863255-DD4E-471A-A0E0-1A8A054F0E21",
              "type": "cell_model",
              "vault": "design"
            }
          }
        ]
      },
      "vault": "design",
      "properties": {
        "Model Name": "VIPER_ASIC"
      }
    },
    {
      "id": "90863255-DD4E-471A-A0E0-1A8A054F0E21",
      "type": "cell_model",
      "relations": {
        "library": [
          {
            "related": {
              "id": "37DB16A4-2C0E-4430-8DF7-58B1D21FDC25",
              "type": "library",
              "vault": "design"
            }
          }
        ]
      },
      "vault": "design",
      "properties": {
        "Model Name": "viper_asic"
      }
    },
    {
      "id": "37DB16A4-2C0E-4430-8DF7-58B1D21FDC25",
      "type": "library",
      "relations": {},
      "vault": "design",
      "properties": {
        "Library Name": "custom_library"
      }
    },
    {
      "id": "34F4E455-6097-495E-BEB4-FAAF1E1663C9",
      "type": "part",
      "relations": {
        "schematic": [
          {
            "related": {
              "id": "521A7664-D0EC-471B-BADA-C744F98D87C8",
              "type": "schematic_model",
              "vault": "design"
            }
          }
        ],
        "cell": [
          {
            "related": {
              "id": "90863255-DD4E-471A-A0E0-1A8A054F0E21",
              "type": "cell_model",
              "vault": "design"
            }
          }
        ]
      },
      "vault": "design",
      "properties": {
        "PACK_TYPE": "FCBGA",
        "PART_NUMBER": "CDN-MPU-000009"
      },
      "meta": [
        {
          "name": "cpath",
          "value": "",
          "data": [
            {
              "name": "symbol",
              "value": "sym_1"
            }
          ]
        }
      ]
    }
  ],
  "resolutions": [
    {
      "differences": {
        "relations": [
          "different",
          "not_applicable",
          "not_applicable"
        ],
        "properties": [
          "identical",
          "not_applicable",
          "not_applicable"
        ]
      },
      "action": [
        "update_design_from_ref",
        "update_cache_from_ref"
      ],
      "useraction": [
        "update_design_from_ref",
        "update_cache_from_ref"
      ],
      "id": "38a4e695-1da2-4b35-8e3b-54fb02981eaa",
      "tag": [
        "ref_partid_2f06c6d1-a3d9-4345-9ea6-56970e1e0a7e"
      ],
      "type": "part",
      "objectid": "34F4E455-6097-495E-BEB4-FAAF1E1663C9",
      "referenceid": "2f06c6d1-a3d9-4345-9ea6-56970e1e0a7e",
      "cacheid": "",
      "status": [
        "cache_operation_success"
      ]
    },
    {
      "differences": {
        "header_annotation_visibility": [
          "not_applicable",
          "not_applicable",
          "identical"
        ],
        "header": [
          "not_applicable",
          "not_applicable",
          "identical"
        ]
      },
      "action": [
        "identical_design_cache",
        "identical_cache_ref"
      ],
      "useraction": [
        "identical_design_cache",
        "identical_cache_ref"
      ],
      "id": "a5303c5c-daec-4c4e-80ee-bf55b2f49147",
      "tag": [],
      "type": "schematic_model",
      "objectid": "521A7664-D0EC-471B-BADA-C744F98D87C8",
      "referenceid": "e880f6cb-d269-45b0-bd66-def0c6436b6a",
      "cacheid": "ec4d2c52-050a-4721-bade-53caa5560ad5",
      "status": []
    },
    {
      "differences": {},
      "action": [
        "identical_design_cache",
        "identical_cache_ref"
      ],
      "useraction": [
        "identical_design_cache",
        "identical_cache_ref"
      ],
      "id": "fd21fd30-d588-4324-b9ec-31cd4215c849",
      "tag": [],
      "type": "cell_model",
      "objectid": "90863255-DD4E-471A-A0E0-1A8A054F0E21",
      "referenceid": "80f93eea-de41-4bce-9bee-7fa59245ef34",
      "cacheid": "8e60f141-01f2-4adf-be5c-50ab6d791f11",
      "status": []
    },
    {
      "differences": {},
      "action": [
        "identical_design_cache",
        "identical_cache_ref"
      ],
      "useraction": [
        "identical_design_cache",
        "identical_cache_ref"
      ],
      "id": "b61315c2-4394-444f-9c30-b0915d2491c6",
      "tag": [],
      "type": "library",
      "objectid": "37DB16A4-2C0E-4430-8DF7-58B1D21FDC25",
      "referenceid": "7c83d08b-e03f-4cd5-a7db-7411533522b3",
      "cacheid": "774b517e-9b02-4fdd-be89-6194dc2e404d",
      "status": []
    }
  ],
  "reference": [
    {
      "id": "2f06c6d1-a3d9-4345-9ea6-56970e1e0a7e",
      "type": "part",
      "vault": "server",
      "attributes": {
        "Part Number": "CDN-MPU-000009"
      },
      "properties": {
        "DESCRIPTION": "Custom ASIC TSMC65nm",
        "FREQ": "2.93GHZ",
        "HEIGHT": "8.011mm",
        "JEDEC_TYPE": "LGA1366_SKT",
        "MANUFACTURER": "TSMC",
        "MECH_PART1": "SOCKET:LGA1366_SOCKET:1",
        "MPN": "23456",
        "PACK_TYPE": "FCBGA",
        "PART_NUMBER": "CDN-MPU-000009",
        "PTF_SUBTYPE": "!",
        "ROHS": "Compliant",
        "STATUS": "",
        "TEMP_RANGE": "0 to 70 C"
      },
      "relations": {
        "schematic": [
          {
            "related": {
              "id": "e880f6cb-d269-45b0-bd66-def0c6436b6a",
              "type": "schematic_model",
              "vault": "server"
            }
          }
        ],
        "cell": [
          {
            "related": {
              "id": "80f93eea-de41-4bce-9bee-7fa59245ef34",
              "type": "cell_model",
              "vault": "server"
            }
          }
        ]
      }
    },
    {
      "id": "e880f6cb-d269-45b0-bd66-def0c6436b6a",
      "type": "schematic_model",
      "vault": "server",
      "attributes": {
        "Model Name": "VIPER_ASIC"
      },
      "header": [
        {
          "annotation": "No",
          "visibility": "Invisible",
          "name": "TEMP_RANGE",
          "type": "Injected"
        },
        {
          "annotation": "No",
          "visibility": "Invisible",
          "name": "MECH_PART1",
          "type": "Injected"
        },
        {
          "annotation": "No",
          "visibility": "Invisible",
          "name": "MPN",
          "type": "Injected"
        },
        {
          "annotation": "No",
          "visibility": "Invisible",
          "name": "PTF_SUBTYPE",
          "type": "Subtype"
        },
        {
          "annotation": "No",
          "visibility": "Invisible",
          "name": "HEIGHT",
          "type": "Injected"
        },
        {
          "annotation": "No",
          "visibility": "Invisible",
          "name": "MANUFACTURER",
          "type": "Injected"
        },
        {
          "annotation": "Yes",
          "visibility": "Value",
          "name": "PACK_TYPE",
          "type": "Key",
          "order": "2"
        },
        {
          "annotation": "No",
          "visibility": "Invisible",
          "name": "ROHS",
          "type": "Injected"
        },
        {
          "annotation": "Yes",
          "visibility": "Value",
          "name": "PART_NUMBER",
          "type": "Key",
          "order": "1"
        },
        {
          "annotation": "No",
          "visibility": "Invisible",
          "name": "STATUS",
          "type": "Injected"
        },
        {
          "annotation": "No",
          "visibility": "Invisible",
          "name": "JEDEC_TYPE",
          "type": "Injected"
        },
        {
          "annotation": "No",
          "visibility": "Invisible",
          "name": "DESCRIPTION",
          "type": "Injected"
        },
        {
          "annotation": "No",
          "visibility": "Invisible",
          "name": "FREQ",
          "type": "Injected"
        }
      ],
      "relations": {
        "library": [
          {
            "related": {
              "id": "7c83d08b-e03f-4cd5-a7db-7411533522b3",
              "type": "library",
              "vault": "server"
            }
          }
        ]
      }
    },
    {
      "id": "80f93eea-de41-4bce-9bee-7fa59245ef34",
      "type": "cell_model",
      "vault": "server",
      "attributes": {
        "Model Name": "viper_asic"
      },
      "symbols": {
        "sym_1": "P \"CDS_LMAN_SYM_OUTLINE\" \"-300,850,300,-650\" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0\nL -300 850 -300 -650 -1 0\nL -300 850 300 850 -1 0\nL -300 -650 300 -650 -1 0\nL 300 850 300 -650 -1 0\nT -275 800 0 0 48 0 0 0 0 10 82\nVIPER_ASIC\nT 0 -640 0 0 32 0 0 1 0 14 0\nSymbol 1 of 10\nP \"$LOCATION\" \"?\" 0 870 0 0 48 0 0 1 0 0 1 0 8\nL 350 -600 300 -600 -1 0\nC 350 -600 \"VSS_SENSE_VTT\" 375 -600 0 1 32 0 L\nX \"PIN_TEXT\" \"VSS_SENSE_VTT\" 290 -600 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -600 0 0 32 0 0 0 0 0 1 0 0\nL 350 750 326 750 -1 0\nA 313 750 13 0 360 0\nC 350 750 \"BPM_M<0>\" 375 750 0 1 32 0 L\nX \"PIN_TEXT\" \"BPM[0]\" 290 750 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 750 0 0 32 0 0 0 0 0 1 0 0\nL 350 700 326 700 -1 0\nA 313 700 13 0 360 0\nC 350 700 \"BPM_M<1>\" 375 700 0 1 32 0 L\nX \"PIN_TEXT\" \"BPM[1]\" 290 700 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 700 0 0 32 0 0 0 0 0 1 0 0\nL 350 650 326 650 -1 0\nA 313 650 13 0 360 0\nC 350 650 \"BPM_M<2>\" 375 650 0 1 32 0 L\nX \"PIN_TEXT\" \"BPM[2]\" 290 650 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 650 0 0 32 0 0 0 0 0 1 0 0\nL 350 600 326 600 -1 0\nA 313 600 13 0 360 0\nC 350 600 \"BPM_M<3>\" 375 600 0 1 32 0 L\nX \"PIN_TEXT\" \"BPM[3]\" 290 600 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 600 0 0 32 0 0 0 0 0 1 0 0\nL 350 550 326 550 -1 0\nA 313 550 13 0 360 0\nC 350 550 \"BPM_M<4>\" 375 550 0 1 32 0 L\nX \"PIN_TEXT\" \"BPM[4]\" 290 550 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 550 0 0 32 0 0 0 0 0 1 0 0\nL 350 500 326 500 -1 0\nA 313 500 13 0 360 0\nC 350 500 \"BPM_M<5>\" 375 500 0 1 32 0 L\nX \"PIN_TEXT\" \"BPM[5]\" 290 500 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 500 0 0 32 0 0 0 0 0 1 0 0\nL 350 450 326 450 -1 0\nA 313 450 13 0 360 0\nC 350 450 \"BPM_M<6>\" 375 450 0 1 32 0 L\nX \"PIN_TEXT\" \"BPM[6]\" 290 450 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 450 0 0 32 0 0 0 0 0 1 0 0\nL 350 400 326 400 -1 0\nA 313 400 13 0 360 0\nC 350 400 \"BPM_M<7>\" 375 400 0 1 32 0 L\nX \"PIN_TEXT\" \"BPM[7]\" 290 400 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 400 0 0 32 0 0 0 0 0 1 0 0\nL 350 300 300 300 -1 0\nC 350 300 \"PECI\" 375 300 0 1 32 0 L\nX \"PIN_TEXT\" \"PECI\" 290 300 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 300 0 0 32 0 0 0 0 0 1 0 0\nL 350 250 326 250 -1 0\nA 313 250 13 0 360 0\nC 350 250 \"PROCHOT*\" 375 250 0 1 32 0 L\nX \"PIN_TEXT\" \"PROCHOT*\" 290 250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 250 0 0 32 0 0 0 0 0 1 0 0\nL 350 -50 300 -50 -1 0\nC 350 -50 \"VID<5>\" 375 -50 0 1 32 0 L\nX \"PIN_TEXT\" \"VID[5]\" 290 -50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -50 0 0 32 0 0 0 0 0 1 0 0\nL 350 -100 300 -100 -1 0\nC 350 -100 \"VID<6>\" 375 -100 0 1 32 0 L\nX \"PIN_TEXT\" \"VID[6]\" 290 -100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -100 0 0 32 0 0 0 0 0 1 0 0\nL 350 -150 300 -150 -1 0\nC 350 -150 \"VID<7>\" 375 -150 0 1 32 0 L\nX \"PIN_TEXT\" \"VID[7]\" 290 -150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -150 0 0 32 0 0 0 0 0 1 0 0\nL 350 -350 326 -350 -1 0\nA 313 -350 13 0 360 0\nC 350 -350 \"PSI*\" 375 -350 0 1 32 0 L\nX \"PIN_TEXT\" \"PSI*\" 290 -350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -350 0 0 32 0 0 0 0 0 1 0 0\nL 350 -400 326 -400 -1 0\nA 313 -400 13 0 360 0\nC 350 -400 \"SKTOCC*\" 375 -400 0 1 32 0 L\nX \"PIN_TEXT\" \"SKTOCC*\" 290 -400 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -400 0 0 32 0 0 0 0 0 1 0 0\nL 350 -500 326 -500 -1 0\nA 313 -500 13 0 360 0\nC 350 -500 \"THERMTRIP*\" 375 -500 0 1 32 0 L\nX \"PIN_TEXT\" \"THERMTRIP*\" 290 -500 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -500 0 0 32 0 0 0 0 0 1 0 0\nL 350 -550 300 -550 -1 0\nC 350 -550 \"VSS_SENSE\" 375 -550 0 1 32 0 L\nX \"PIN_TEXT\" \"VSS_SENSE\" 290 -550 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -550 0 0 32 0 0 0 0 0 1 0 0\nL -350 550 -300 550 -1 0\nC -350 550 \"ISENSE\" -375 550 0 1 32 0 R\nX \"PIN_TEXT\" \"ISENSE\" -290 550 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 550 0 0 32 0 0 2 0 0 1 0 0\nL -350 500 -326 500 -1 0\nA -313 500 13 0 360 0\nC -350 500 \"PREQ*\" -375 500 0 1 32 0 R\nX \"PIN_TEXT\" \"PREQ*\" -290 500 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 500 0 0 32 0 0 2 0 0 1 0 0\nL -350 150 -300 150 -1 0\nC -350 150 \"TDI\" -375 150 0 1 32 0 R\nX \"PIN_TEXT\" \"TDI\" -290 150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 150 0 0 32 0 0 2 0 0 1 0 0\nL -350 100 -300 100 -1 0\nC -350 100 \"TMS\" -375 100 0 1 32 0 R\nX \"PIN_TEXT\" \"TMS\" -290 100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 100 0 0 32 0 0 2 0 0 1 0 0\nL -350 50 -300 50 -1 0\nC -350 50 \"TDO\" -375 50 0 1 32 0 R\nX \"PIN_TEXT\" \"TDO\" -290 50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 50 0 0 32 0 0 2 0 0 1 0 0\nL -350 -250 -300 -250 -1 0\nC -350 -250 \"COMP0\" -375 -250 0 1 32 0 R\nX \"PIN_TEXT\" \"COMP0\" -290 -250 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 -250 0 0 32 0 0 2 0 0 1 0 0\nL 350 -200 300 -200 -1 0\nC 350 -200 \"BCLK_ITP_DN\" 375 -200 0 1 32 0 L\nX \"PIN_TEXT\" \"BCLK_ITP_DN\" 290 -200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -200 0 0 32 0 0 0 0 0 1 0 0\nL 350 150 300 150 -1 0\nC 350 150 \"VID<1>\" 375 150 0 1 32 0 L\nX \"PIN_TEXT\" \"VID[1]\" 290 150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 150 0 0 32 0 0 0 0 0 1 0 0\nL 350 200 300 200 -1 0\nC 350 200 \"VID<0>\" 375 200 0 1 32 0 L\nX \"PIN_TEXT\" \"VID[0]\" 290 200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 200 0 0 32 0 0 0 0 0 1 0 0\nL 350 350 326 350 -1 0\nA 313 350 13 0 360 0\nC 350 350 \"CAT_ERR*\" 375 350 0 1 32 0 L\nX \"PIN_TEXT\" \"CAT_ERR*\" 290 350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 350 0 0 32 0 0 0 0 0 1 0 0\nL 350 0 300 0 -1 0\nC 350 0 \"VID<4>\" 375 0 0 1 32 0 L\nX \"PIN_TEXT\" \"VID[4]\" 290 0 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 0 0 0 32 0 0 0 0 0 1 0 0\nL 350 -300 326 -300 -1 0\nA 313 -300 13 0 360 0\nC 350 -300 \"PRDY*\" 375 -300 0 1 32 0 L\nX \"PIN_TEXT\" \"PRDY*\" 290 -300 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -300 0 0 32 0 0 0 0 0 1 0 0\nL 350 50 300 50 -1 0\nC 350 50 \"VID<3>\" 375 50 0 1 32 0 L\nX \"PIN_TEXT\" \"VID[3]\" 290 50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 50 0 0 32 0 0 0 0 0 1 0 0\nL 350 100 300 100 -1 0\nC 350 100 \"VID<2>\" 375 100 0 1 32 0 L\nX \"PIN_TEXT\" \"VID[2]\" 290 100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 100 0 0 32 0 0 0 0 0 1 0 0\nL 350 -250 300 -250 -1 0\nC 350 -250 \"BCLK_ITP_DP\" 375 -250 0 1 32 0 L\nX \"PIN_TEXT\" \"BCLK_ITP_DP\" 290 -250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -250 0 0 32 0 0 0 0 0 1 0 0\nL -350 200 -300 200 -1 0\nC -350 200 \"TCK\" -375 200 0 1 32 0 R\nX \"PIN_TEXT\" \"TCK\" -290 200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 200 0 0 32 0 0 2 0 0 1 0 0\nL -350 0 -326 0 -1 0\nA -313 0 13 0 360 0\nC -350 0 \"TRST*\" -375 0 0 1 32 0 R\nX \"PIN_TEXT\" \"TRST*\" -290 0 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 0 0 0 32 0 0 2 0 0 1 0 0\nL -350 300 -326 300 -1 0\nA -313 300 13 0 360 0\nC -350 300 \"RESET*\" -375 300 0 1 32 0 R\nX \"PIN_TEXT\" \"RESET*\" -290 300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 300 0 0 32 0 0 2 0 0 1 0 0\nL -350 600 -300 600 -1 0\nC -350 600 \"DDR_VREF\" -375 600 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR_VREF\" -290 600 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 600 0 0 32 0 0 2 0 0 1 0 0\nL -350 650 -326 650 -1 0\nA -313 650 13 0 360 0\nC -350 650 \"DBR*\" -375 650 0 1 32 0 R\nX \"PIN_TEXT\" \"DBR*\" -290 650 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 650 0 0 32 0 0 2 0 0 1 0 0\nL -350 750 -300 750 -1 0\nC -350 750 \"BCLK_DN\" -375 750 0 1 32 0 R\nX \"PIN_TEXT\" \"BCLK_DN\" -290 750 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 750 0 0 32 0 0 2 0 0 1 0 0\nL -350 700 -300 700 -1 0\nC -350 700 \"BCLK_DP\" -375 700 0 1 32 0 R\nX \"PIN_TEXT\" \"BCLK_DP\" -290 700 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 700 0 0 32 0 0 2 0 0 1 0 0\nL -350 -450 -300 -450 -1 0\nC -350 -450 \"FC_AH5\" -375 -450 0 1 32 0 R\nX \"PIN_TEXT\" \"FC_AH5\" -290 -450 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 -450 0 0 32 0 0 2 0 0 1 0 0\nL -350 -400 -300 -400 -1 0\nC -350 -400 \"DDR_COMP<2>\" -375 -400 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR_COMP[2]\" -290 -400 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 -400 0 0 32 0 0 2 0 0 1 0 0\nL -350 -350 -300 -350 -1 0\nC -350 -350 \"DDR_COMP<1>\" -375 -350 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR_COMP[1]\" -290 -350 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 -350 0 0 32 0 0 2 0 0 1 0 0\nL -350 -300 -300 -300 -1 0\nC -350 -300 \"DDR_COMP<0>\" -375 -300 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR_COMP[0]\" -290 -300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 -300 0 0 32 0 0 2 0 0 1 0 0\n\n\n",
        "sym_2": "P \"CDS_LMAN_SYM_OUTLINE\" \"-500,900,500,-900\" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0\nL -500 900 500 900 -1 0\nT -350 -750 0 0 48 0 0 0 0 11 82\nDDR3 BANK 0\nT -350 840 0 0 48 0 0 0 0 10 82\nVIPER_ASIC\nT 0 -840 0 0 32 0 0 1 0 14 0\nSymbol 2 of 10\nL -500 -900 500 -900 -1 0\nL -500 900 -500 -900 -1 0\nL 500 900 500 -900 -1 0\nP \"$LOCATION\" \"?\" 0 920 0 0 48 0 0 1 0 0 1 0 8\nL -550 500 -500 500 -1 0\nC -550 500 \"DDR0_DQS_P<7>\" -575 500 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_P[7]\" -490 500 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 500 0 0 32 0 0 2 0 0 1 0 0\nL -550 450 -526 450 -1 0\nA -513 450 13 0 360 0\nC -550 450 \"DDR0_DQS_M<7>\" -575 450 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_N[7]\" -490 450 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 450 0 0 32 0 0 2 0 0 1 0 0\nL -550 350 -500 350 -1 0\nC -550 350 \"DDR0_DQS_P<6>\" -575 350 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_P[6]\" -490 350 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 350 0 0 32 0 0 2 0 0 1 0 0\nL -550 300 -526 300 -1 0\nA -513 300 13 0 360 0\nC -550 300 \"DDR0_DQS_M<6>\" -575 300 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_N[6]\" -490 300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 300 0 0 32 0 0 2 0 0 1 0 0\nL -550 200 -500 200 -1 0\nC -550 200 \"DDR0_DQS_P<5>\" -575 200 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_P[5]\" -490 200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 200 0 0 32 0 0 2 0 0 1 0 0\nL -550 150 -526 150 -1 0\nA -513 150 13 0 360 0\nC -550 150 \"DDR0_DQS_M<5>\" -575 150 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_N[5]\" -490 150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 150 0 0 32 0 0 2 0 0 1 0 0\nL -550 50 -500 50 -1 0\nC -550 50 \"DDR0_DQS_P<4>\" -575 50 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_P[4]\" -490 50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 50 0 0 32 0 0 2 0 0 1 0 0\nL -550 0 -526 0 -1 0\nA -513 0 13 0 360 0\nC -550 0 \"DDR0_DQS_M<4>\" -575 0 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_N[4]\" -490 0 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 0 0 0 32 0 0 2 0 0 1 0 0\nL -550 -100 -500 -100 -1 0\nC -550 -100 \"DDR0_DQS_P<3>\" -575 -100 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_P[3]\" -490 -100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -100 0 0 32 0 0 2 0 0 1 0 0\nL -550 -150 -526 -150 -1 0\nA -513 -150 13 0 360 0\nC -550 -150 \"DDR0_DQS_M<3>\" -575 -150 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_N[3]\" -490 -150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -150 0 0 32 0 0 2 0 0 1 0 0\nL -550 -250 -500 -250 -1 0\nC -550 -250 \"DDR0_DQS_P<2>\" -575 -250 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_P[2]\" -490 -250 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -250 0 0 32 0 0 2 0 0 1 0 0\nL -550 -300 -526 -300 -1 0\nA -513 -300 13 0 360 0\nC -550 -300 \"DDR0_DQS_M<2>\" -575 -300 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_N[2]\" -490 -300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -300 0 0 32 0 0 2 0 0 1 0 0\nL -550 -400 -500 -400 -1 0\nC -550 -400 \"DDR0_DQS_P<1>\" -575 -400 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_P[1]\" -490 -400 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -400 0 0 32 0 0 2 0 0 1 0 0\nL -550 -450 -526 -450 -1 0\nA -513 -450 13 0 360 0\nC -550 -450 \"DDR0_DQS_M<1>\" -575 -450 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_N[1]\" -490 -450 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -450 0 0 32 0 0 2 0 0 1 0 0\nL -550 -550 -500 -550 -1 0\nC -550 -550 \"DDR0_DQS_P<0>\" -575 -550 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_P[0]\" -490 -550 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -550 0 0 32 0 0 2 0 0 1 0 0\nL -550 -600 -526 -600 -1 0\nA -513 -600 13 0 360 0\nC -550 -600 \"DDR0_DQS_M<0>\" -575 -600 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_N[0]\" -490 -600 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -600 0 0 32 0 0 2 0 0 1 0 0\nL 550 200 526 200 -1 0\nA 513 200 13 0 360 0\nC 550 200 \"DDR0_CS_M<3>\" 575 200 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CS_N[3]\" 490 200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 200 0 0 32 0 0 0 0 0 1 0 0\nL 550 -100 526 -100 -1 0\nA 513 -100 13 0 360 0\nC 550 -100 \"DDR0_CS_M<2>\" 575 -100 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CS_N[2]\" 490 -100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -100 0 0 32 0 0 0 0 0 1 0 0\nL 550 -400 526 -400 -1 0\nA 513 -400 13 0 360 0\nC 550 -400 \"DDR0_CS_M<1>\" 575 -400 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CS_N[1]\" 490 -400 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -400 0 0 32 0 0 0 0 0 1 0 0\nL 550 -700 526 -700 -1 0\nA 513 -700 13 0 360 0\nC 550 -700 \"DDR0_CS_M<0>\" 575 -700 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CS_N[0]\" 490 -700 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -700 0 0 32 0 0 0 0 0 1 0 0\nL 550 350 500 350 -1 0\nC 550 350 \"DDR0_CLK_P<3>\" 575 350 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CLK_P[3]\" 490 350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 350 0 0 32 0 0 0 0 0 1 0 0\nL 550 300 526 300 -1 0\nA 513 300 13 0 360 0\nC 550 300 \"DDR0_CLK_M<3>\" 575 300 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CLK_N[3]\" 490 300 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 300 0 0 32 0 0 0 0 0 1 0 0\nL 550 50 500 50 -1 0\nC 550 50 \"DDR0_CLK_P<2>\" 575 50 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CLK_P[2]\" 490 50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 50 0 0 32 0 0 0 0 0 1 0 0\nL 550 0 526 0 -1 0\nA 513 0 13 0 360 0\nC 550 0 \"DDR0_CLK_M<2>\" 575 0 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CLK_N[2]\" 490 0 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 0 0 0 32 0 0 0 0 0 1 0 0\nL 550 -250 500 -250 -1 0\nC 550 -250 \"DDR0_CLK_P<1>\" 575 -250 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CLK_P[1]\" 490 -250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -250 0 0 32 0 0 0 0 0 1 0 0\nL 550 -300 526 -300 -1 0\nA 513 -300 13 0 360 0\nC 550 -300 \"DDR0_CLK_M<1>\" 575 -300 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CLK_N[1]\" 490 -300 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -300 0 0 32 0 0 0 0 0 1 0 0\nL 550 -550 500 -550 -1 0\nC 550 -550 \"DDR0_CLK_P<0>\" 575 -550 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CLK_P[0]\" 490 -550 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -550 0 0 32 0 0 0 0 0 1 0 0\nL 550 -600 526 -600 -1 0\nA 513 -600 13 0 360 0\nC 550 -600 \"DDR0_CLK_M<0>\" 575 -600 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CLK_N[0]\" 490 -600 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -600 0 0 32 0 0 0 0 0 1 0 0\nL 550 250 500 250 -1 0\nC 550 250 \"DDR0_CKE<3>\" 575 250 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CKE[3]\" 490 250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 250 0 0 32 0 0 0 0 0 1 0 0\nL 550 -50 500 -50 -1 0\nC 550 -50 \"DDR0_CKE<2>\" 575 -50 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CKE[2]\" 490 -50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -50 0 0 32 0 0 0 0 0 1 0 0\nL 550 -350 500 -350 -1 0\nC 550 -350 \"DDR0_CKE<1>\" 575 -350 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CKE[1]\" 490 -350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -350 0 0 32 0 0 0 0 0 1 0 0\nL 550 -650 500 -650 -1 0\nC 550 -650 \"DDR0_CKE<0>\" 575 -650 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CKE[0]\" 490 -650 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -650 0 0 32 0 0 0 0 0 1 0 0\nL -550 600 -500 600 -1 0\nC -550 600 \"DDR0_MA<0>\" -575 600 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_MA[0]\" -490 600 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 600 0 0 32 0 0 2 0 0 1 0 0\nL 550 -750 500 -750 -1 0\nC 550 -750 \"DDR0_ODT<0>\" 575 -750 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_ODT[0]\" 490 -750 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -750 0 0 32 0 0 0 0 0 1 0 0\nL 550 -450 500 -450 -1 0\nC 550 -450 \"DDR0_ODT<1>\" 575 -450 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_ODT[1]\" 490 -450 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -450 0 0 32 0 0 0 0 0 1 0 0\nL 550 -150 500 -150 -1 0\nC 550 -150 \"DDR0_ODT<2>\" 575 -150 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_ODT[2]\" 490 -150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -150 0 0 32 0 0 0 0 0 1 0 0\nL 550 150 500 150 -1 0\nC 550 150 \"DDR0_ODT<3>\" 575 150 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_ODT[3]\" 490 150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 150 0 0 32 0 0 0 0 0 1 0 0\nL 550 550 526 550 -1 0\nA 513 550 13 0 360 0\nC 550 550 \"DDR0_RAS*\" 575 550 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_RAS*\" 490 550 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 550 0 0 32 0 0 0 0 0 1 0 0\nL 550 500 526 500 -1 0\nA 513 500 13 0 360 0\nC 550 500 \"DDR0_RESET*\" 575 500 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_RESET*\" 490 500 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 500 0 0 32 0 0 0 0 0 1 0 0\nL 550 450 526 450 -1 0\nA 513 450 13 0 360 0\nC 550 450 \"DDR0_WE*\" 575 450 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_WE*\" 490 450 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 450 0 0 32 0 0 0 0 0 1 0 0\nL 550 600 526 600 -1 0\nA 513 600 13 0 360 0\nC 550 600 \"DDR0_CAS*\" 575 600 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CAS*\" 490 600 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 600 0 0 32 0 0 0 0 0 1 0 0\nL -550 650 -500 650 -1 0\nC -550 650 \"DDR0_MA<1>\" -575 650 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_MA[1]\" -490 650 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 650 0 0 32 0 0 2 0 0 1 0 0\nL -550 750 -500 750 -1 0\nC -550 750 \"DDR0_DQ<63..0>\" -575 750 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQ[63..0]\" -490 750 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 750 0 0 32 0 0 2 0 0 0 0 0\nL 550 700 500 700 -1 0\nC 550 700 \"DDR0_BA<2..0>\" 575 700 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_BA[2..0]\" 490 700 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 700 0 0 32 0 0 0 0 0 0 0 0\nL 550 750 500 750 -1 0\nC 550 750 \"DDR0_MA<15..2>\" 575 750 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_MA[15..2]\" 490 750 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 750 0 0 32 0 0 0 0 0 0 0 0\n\n\n",
        "sym_3": "P \"CDS_LMAN_SYM_OUTLINE\" \"-500,900,500,-900\" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0\nL -500 900 500 900 -1 0\nT -350 -800 0 0 48 0 0 0 0 11 82\nDDR3 BANK 1\nT -350 840 0 0 48 0 0 0 0 10 82\nVIPER_ASIC\nT 0 -880 0 0 32 0 0 1 0 14 0\nSymbol 3 of 10\nL -500 -900 500 -900 -1 0\nL -500 900 -500 -900 -1 0\nL 500 900 500 -900 -1 0\nP \"$LOCATION\" \"?\" 0 920 0 0 48 0 0 1 0 0 1 0 8\nL 550 700 500 700 -1 0\nC 550 700 \"DDR1_BA<2..0>\" 575 700 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_BA[2..0]\" 490 700 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 700 0 0 32 0 0 0 0 0 0 0 0\nL 550 600 526 600 -1 0\nA 513 600 13 0 360 0\nC 550 600 \"DDR1_CAS*\" 575 600 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CAS*\" 490 600 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 600 0 0 32 0 0 0 0 0 1 0 0\nL 550 -650 500 -650 -1 0\nC 550 -650 \"DDR1_CKE<0>\" 575 -650 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CKE[0]\" 490 -650 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -650 0 0 32 0 0 0 0 0 1 0 0\nL 550 -350 500 -350 -1 0\nC 550 -350 \"DDR1_CKE<1>\" 575 -350 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CKE[1]\" 490 -350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -350 0 0 32 0 0 0 0 0 1 0 0\nL 550 -50 500 -50 -1 0\nC 550 -50 \"DDR1_CKE<2>\" 575 -50 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CKE[2]\" 490 -50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -50 0 0 32 0 0 0 0 0 1 0 0\nL 550 250 500 250 -1 0\nC 550 250 \"DDR1_CKE<3>\" 575 250 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CKE[3]\" 490 250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 250 0 0 32 0 0 0 0 0 1 0 0\nL 550 -600 500 -600 -1 0\nC 550 -600 \"DDR1_CLK_M<0>\" 575 -600 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CLK_N[0]\" 490 -600 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -600 0 0 32 0 0 0 0 0 1 0 0\nL 550 -300 500 -300 -1 0\nC 550 -300 \"DDR1_CLK_M<1>\" 575 -300 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CLK_N[1]\" 490 -300 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -300 0 0 32 0 0 0 0 0 1 0 0\nL 550 0 500 0 -1 0\nC 550 0 \"DDR1_CLK_M<2>\" 575 0 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CLK_N[2]\" 490 0 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 0 0 0 32 0 0 0 0 0 1 0 0\nL 550 300 500 300 -1 0\nC 550 300 \"DDR1_CLK_M<3>\" 575 300 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CLK_N[3]\" 490 300 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 300 0 0 32 0 0 0 0 0 1 0 0\nL 550 -550 500 -550 -1 0\nC 550 -550 \"DDR1_CLK_P<0>\" 575 -550 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CLK_P[0]\" 490 -550 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -550 0 0 32 0 0 0 0 0 1 0 0\nL 550 -250 500 -250 -1 0\nC 550 -250 \"DDR1_CLK_P<1>\" 575 -250 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CLK_P[1]\" 490 -250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -250 0 0 32 0 0 0 0 0 1 0 0\nL 550 50 500 50 -1 0\nC 550 50 \"DDR1_CLK_P<2>\" 575 50 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CLK_P[2]\" 490 50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 50 0 0 32 0 0 0 0 0 1 0 0\nL 550 350 500 350 -1 0\nC 550 350 \"DDR1_CLK_P<3>\" 575 350 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CLK_P[3]\" 490 350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 350 0 0 32 0 0 0 0 0 1 0 0\nL 550 -700 500 -700 -1 0\nC 550 -700 \"DDR1_CS_M<0>\" 575 -700 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CS_N[0]\" 490 -700 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -700 0 0 32 0 0 0 0 0 1 0 0\nL 550 -400 500 -400 -1 0\nC 550 -400 \"DDR1_CS_M<1>\" 575 -400 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CS_N[1]\" 490 -400 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -400 0 0 32 0 0 0 0 0 1 0 0\nL 550 -100 500 -100 -1 0\nC 550 -100 \"DDR1_CS_M<2>\" 575 -100 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CS_N[2]\" 490 -100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -100 0 0 32 0 0 0 0 0 1 0 0\nL 550 200 500 200 -1 0\nC 550 200 \"DDR1_CS_M<3>\" 575 200 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CS_N[3]\" 490 200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 200 0 0 32 0 0 0 0 0 1 0 0\nL -550 750 -500 750 -1 0\nC -550 750 \"DDR1_DQ<63..0>\" -575 750 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQ[63..0]\" -490 750 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 750 0 0 32 0 0 2 0 0 0 0 0\nL -550 -600 -500 -600 -1 0\nC -550 -600 \"DDR1_DQS_M<0>\" -575 -600 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_N[0]\" -490 -600 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -600 0 0 32 0 0 2 0 0 1 0 0\nL -550 -450 -500 -450 -1 0\nC -550 -450 \"DDR1_DQS_M<1>\" -575 -450 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_N[1]\" -490 -450 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -450 0 0 32 0 0 2 0 0 1 0 0\nL -550 -300 -500 -300 -1 0\nC -550 -300 \"DDR1_DQS_M<2>\" -575 -300 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_N[2]\" -490 -300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -300 0 0 32 0 0 2 0 0 1 0 0\nL -550 -150 -500 -150 -1 0\nC -550 -150 \"DDR1_DQS_M<3>\" -575 -150 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_N[3]\" -490 -150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -150 0 0 32 0 0 2 0 0 1 0 0\nL -550 0 -500 0 -1 0\nC -550 0 \"DDR1_DQS_M<4>\" -575 0 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_N[4]\" -490 0 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 0 0 0 32 0 0 2 0 0 1 0 0\nL -550 150 -500 150 -1 0\nC -550 150 \"DDR1_DQS_M<5>\" -575 150 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_N[5]\" -490 150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 150 0 0 32 0 0 2 0 0 1 0 0\nL -550 300 -500 300 -1 0\nC -550 300 \"DDR1_DQS_M<6>\" -575 300 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_N[6]\" -490 300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 300 0 0 32 0 0 2 0 0 1 0 0\nL -550 450 -500 450 -1 0\nC -550 450 \"DDR1_DQS_M<7>\" -575 450 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_N[7]\" -490 450 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 450 0 0 32 0 0 2 0 0 1 0 0\nL -550 -550 -500 -550 -1 0\nC -550 -550 \"DDR1_DQS_P<0>\" -575 -550 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_P[0]\" -490 -550 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -550 0 0 32 0 0 2 0 0 1 0 0\nL -550 -400 -500 -400 -1 0\nC -550 -400 \"DDR1_DQS_P<1>\" -575 -400 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_P[1]\" -490 -400 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -400 0 0 32 0 0 2 0 0 1 0 0\nL -550 -250 -500 -250 -1 0\nC -550 -250 \"DDR1_DQS_P<2>\" -575 -250 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_P[2]\" -490 -250 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -250 0 0 32 0 0 2 0 0 1 0 0\nL -550 -100 -500 -100 -1 0\nC -550 -100 \"DDR1_DQS_P<3>\" -575 -100 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_P[3]\" -490 -100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -100 0 0 32 0 0 2 0 0 1 0 0\nL -550 50 -500 50 -1 0\nC -550 50 \"DDR1_DQS_P<4>\" -575 50 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_P[4]\" -490 50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 50 0 0 32 0 0 2 0 0 1 0 0\nL -550 200 -500 200 -1 0\nC -550 200 \"DDR1_DQS_P<5>\" -575 200 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_P[5]\" -490 200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 200 0 0 32 0 0 2 0 0 1 0 0\nL -550 350 -500 350 -1 0\nC -550 350 \"DDR1_DQS_P<6>\" -575 350 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_P[6]\" -490 350 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 350 0 0 32 0 0 2 0 0 1 0 0\nL -550 500 -500 500 -1 0\nC -550 500 \"DDR1_DQS_P<7>\" -575 500 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_P[7]\" -490 500 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 500 0 0 32 0 0 2 0 0 1 0 0\nL -550 600 -500 600 -1 0\nC -550 600 \"DDR1_MA<0>\" -575 600 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_MA[0]\" -490 600 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 600 0 0 32 0 0 2 0 0 1 0 0\nL -550 650 -500 650 -1 0\nC -550 650 \"DDR1_MA<1>\" -575 650 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_MA[1]\" -490 650 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 650 0 0 32 0 0 2 0 0 1 0 0\nL 550 750 500 750 -1 0\nC 550 750 \"DDR1_MA<15..2>\" 575 750 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_MA[15..2]\" 490 750 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 750 0 0 32 0 0 0 0 0 0 0 0\nL 550 -750 500 -750 -1 0\nC 550 -750 \"DDR1_ODT<0>\" 575 -750 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_ODT[0]\" 490 -750 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -750 0 0 32 0 0 0 0 0 1 0 0\nL 550 -450 500 -450 -1 0\nC 550 -450 \"DDR1_ODT<1>\" 575 -450 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_ODT[1]\" 490 -450 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -450 0 0 32 0 0 0 0 0 1 0 0\nL 550 -150 500 -150 -1 0\nC 550 -150 \"DDR1_ODT<2>\" 575 -150 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_ODT[2]\" 490 -150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -150 0 0 32 0 0 0 0 0 1 0 0\nL 550 150 500 150 -1 0\nC 550 150 \"DDR1_ODT<3>\" 575 150 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_ODT[3]\" 490 150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 150 0 0 32 0 0 0 0 0 1 0 0\nL 550 550 526 550 -1 0\nA 513 550 13 0 360 0\nC 550 550 \"DDR1_RAS*\" 575 550 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_RAS*\" 490 550 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 550 0 0 32 0 0 0 0 0 1 0 0\nL 550 500 526 500 -1 0\nA 513 500 13 0 360 0\nC 550 500 \"DDR1_RESET*\" 575 500 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_RESET*\" 490 500 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 500 0 0 32 0 0 0 0 0 1 0 0\nL 550 450 526 450 -1 0\nA 513 450 13 0 360 0\nC 550 450 \"DDR1_WE*\" 575 450 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_WE*\" 490 450 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 450 0 0 32 0 0 0 0 0 1 0 0\n\n\n",
        "sym_4": "P \"CDS_LMAN_SYM_OUTLINE\" \"-200,700,200,-600\" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0\nL -200 700 200 700 -1 0\nT -175 625 0 0 48 0 0 0 0 10 82\nVIPER GPIO\nT 0 -560 0 0 32 0 0 1 0 14 0\nSymbol 4 of 10\nL -200 -600 200 -600 -1 0\nL -200 700 -200 -600 -1 0\nL 200 700 200 -600 -1 0\nP \"$LOCATION\" \"?\" 0 720 0 0 48 0 0 1 0 0 1 0 8\nL 250 500 200 500 -1 0\nC 250 500 \"GPIO1\" 275 500 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO1\" 190 500 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 500 0 0 32 0 0 0 0 0 1 0 0\nL 250 350 200 350 -1 0\nC 250 350 \"GPIO4\" 275 350 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO4\" 190 350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 350 0 0 32 0 0 0 0 0 1 0 0\nL 250 300 200 300 -1 0\nC 250 300 \"GPIO5\" 275 300 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO5\" 190 300 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 300 0 0 32 0 0 0 0 0 1 0 0\nL 250 200 200 200 -1 0\nC 250 200 \"GPIO7\" 275 200 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO7\" 190 200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 200 0 0 32 0 0 0 0 0 1 0 0\nL 250 150 200 150 -1 0\nC 250 150 \"GPIO8\" 275 150 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO8\" 190 150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 150 0 0 32 0 0 0 0 0 1 0 0\nL 250 100 200 100 -1 0\nC 250 100 \"GPIO9\" 275 100 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO9\" 190 100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 100 0 0 32 0 0 0 0 0 1 0 0\nL 250 50 200 50 -1 0\nC 250 50 \"GPIO10\" 275 50 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO10\" 190 50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 50 0 0 32 0 0 0 0 0 1 0 0\nL 250 0 200 0 -1 0\nC 250 0 \"GPIO11\" 275 0 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO11\" 190 0 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 0 0 0 32 0 0 0 0 0 1 0 0\nL 250 -50 200 -50 -1 0\nC 250 -50 \"GPIO12\" 275 -50 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO12\" 190 -49 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 -49 0 0 32 0 0 0 0 0 1 0 0\nL 250 -100 200 -100 -1 0\nC 250 -100 \"GPIO13\" 275 -100 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO13\" 190 -99 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 -99 0 0 32 0 0 0 0 0 1 0 0\nL 250 -150 200 -150 -1 0\nC 250 -150 \"GPIO14\" 275 -150 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO14\" 190 -149 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 -149 0 0 32 0 0 0 0 0 1 0 0\nL 250 -200 200 -200 -1 0\nC 250 -200 \"GPIO15\" 275 -200 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO15\" 190 -199 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 -199 0 0 32 0 0 0 0 0 1 0 0\nL 250 -250 200 -250 -1 0\nC 250 -250 \"GPIO16\" 275 -250 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO16\" 190 -249 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 -249 0 0 32 0 0 0 0 0 1 0 0\nL 250 -300 200 -300 -1 0\nC 250 -300 \"GPIO17\" 275 -300 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO17\" 190 -299 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 -299 0 0 32 0 0 0 0 0 1 0 0\nL 250 -350 200 -350 -1 0\nC 250 -350 \"GPIO18\" 275 -350 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO18\" 190 -349 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 -349 0 0 32 0 0 0 0 0 1 0 0\nL 250 -400 200 -400 -1 0\nC 250 -400 \"GPIO19\" 275 -400 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO19\" 190 -399 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 -399 0 0 32 0 0 0 0 0 1 0 0\nL 250 -450 200 -450 -1 0\nC 250 -450 \"GPIO20\" 275 -450 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO20\" 190 -449 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 -449 0 0 32 0 0 0 0 0 1 0 0\nL 250 -500 200 -500 -1 0\nC 250 -500 \"GPIO21\" 275 -500 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO21\" 190 -499 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 -499 0 0 32 0 0 0 0 0 1 0 0\nL -250 450 -200 450 -1 0\nC -250 450 \"GPIO22\" -275 450 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO22\" -190 450 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 450 0 0 32 0 0 2 0 0 1 0 0\nL -250 400 -200 400 -1 0\nC -250 400 \"GPIO23\" -275 400 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO23\" -190 400 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 400 0 0 32 0 0 2 0 0 1 0 0\nL -250 350 -200 350 -1 0\nC -250 350 \"GPIO24\" -275 350 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO24\" -190 350 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 350 0 0 32 0 0 2 0 0 1 0 0\nL -250 300 -200 300 -1 0\nC -250 300 \"GPIO25\" -275 300 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO25\" -190 300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 300 0 0 32 0 0 2 0 0 1 0 0\nL -250 150 -200 150 -1 0\nC -250 150 \"GPIO28\" -275 150 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO28\" -190 150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 150 0 0 32 0 0 2 0 0 1 0 0\nL -250 100 -200 100 -1 0\nC -250 100 \"GPIO29\" -275 100 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO29\" -190 99 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 100 0 0 32 0 0 2 0 0 1 0 0\nL -250 50 -200 50 -1 0\nC -250 50 \"GPIO30\" -275 50 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO30\" -190 49 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 50 0 0 32 0 0 2 0 0 1 0 0\nL -250 0 -200 0 -1 0\nC -250 0 \"GPIO31\" -275 0 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO31\" -190 -1 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 0 0 0 32 0 0 2 0 0 1 0 0\nL -250 -50 -200 -50 -1 0\nC -250 -50 \"GPIO32\" -275 -50 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO32\" -190 -50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 -49 0 0 32 0 0 2 0 0 1 0 0\nL -250 -100 -200 -100 -1 0\nC -250 -100 \"GPIO33\" -275 -100 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO33\" -190 -100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 -99 0 0 32 0 0 2 0 0 1 0 0\nL -250 -150 -200 -150 -1 0\nC -250 -150 \"GPIO34\" -275 -150 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO34\" -190 -150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 -149 0 0 32 0 0 2 0 0 1 0 0\nL -250 -200 -200 -200 -1 0\nC -250 -200 \"GPIO35\" -275 -200 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO35\" -190 -200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 -199 0 0 32 0 0 2 0 0 1 0 0\nL -250 -250 -200 -250 -1 0\nC -250 -250 \"GPIO36\" -275 -250 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO36\" -190 -250 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 -249 0 0 32 0 0 2 0 0 1 0 0\nL -250 -300 -200 -300 -1 0\nC -250 -300 \"GPIO37\" -275 -300 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO37\" -190 -300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 -299 0 0 32 0 0 2 0 0 1 0 0\nL -250 -350 -200 -350 -1 0\nC -250 -350 \"GPIO38\" -275 -350 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO38\" -190 -350 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 -349 0 0 32 0 0 2 0 0 1 0 0\nL -250 -400 -200 -400 -1 0\nC -250 -400 \"GPIO39\" -275 -400 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO39\" -190 -400 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 -399 0 0 32 0 0 2 0 0 1 0 0\nL -250 -450 -200 -450 -1 0\nC -250 -450 \"GPIO40\" -275 -450 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO40\" -190 -450 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 -450 0 0 32 0 0 2 0 0 1 0 0\nL -250 200 -200 200 -1 0\nC -250 200 \"GPIO27\" -275 200 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO27\" -190 200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 200 0 0 32 0 0 2 0 0 1 0 0\nL -250 250 -200 250 -1 0\nC -250 250 \"GPIO26\" -275 250 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO26\" -190 250 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 250 0 0 32 0 0 2 0 0 1 0 0\nL 250 250 200 250 -1 0\nC 250 250 \"GPIO6\" 275 250 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO6\" 190 250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 250 0 0 32 0 0 0 0 0 1 0 0\nL 250 400 200 400 -1 0\nC 250 400 \"GPIO3\" 275 400 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO3\" 190 400 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 400 0 0 32 0 0 0 0 0 1 0 0\nL 250 450 200 450 -1 0\nC 250 450 \"GPIO2\" 275 450 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO2\" 190 450 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 450 0 0 32 0 0 0 0 0 1 0 0\nL 250 550 200 550 -1 0\nC 250 550 \"GPIO0\" 275 550 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO0\" 190 550 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 550 0 0 32 0 0 0 0 0 1 0 0\n\n\n",
        "sym_5": "P \"CDS_LMAN_SYM_OUTLINE\" \"-450,1200,450,-1200\" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0\nL 450 1200 450 -1200 -1 0\nL -450 1200 450 1200 -1 0\nL -450 -1200 450 -1200 -1 0\nL -450 1200 -450 -1200 -1 0\nT -425 -1100 0 0 64 0 0 0 0 11 82\nVIDEO PORTS\nT -425 1100 0 0 48 0 0 0 0 10 82\nVIPER_ASIC\nT 0 -1180 0 0 40 0 0 1 0 14 0\nSymbol 5 of 10\nP \"$LOCATION\" \"?\" 0 1220 0 0 64 0 0 1 0 0 1 0 0\nL 500 450 450 450 -1 0\nC 500 450 \"VGA_BGND\" 525 450 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_BGND\" 440 450 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 450 0 0 32 0 0 0 0 0 1 0 0\nL 500 500 450 500 -1 0\nC 500 500 \"VGA_GGND\" 525 500 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_GGND\" 440 500 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 500 0 0 32 0 0 0 0 0 1 0 0\nL -500 150 -450 150 -1 0\nC -500 150 \"HDMI_TDMS_SHLD1\" -525 150 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_TDMS_SHLD1\" -440 150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 150 0 0 32 0 0 2 0 0 1 0 0\nL -500 0 -450 0 -1 0\nC -500 0 \"HDMI_TDMS_CLKP\" -525 0 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_TDMS_CLKP\" -440 0 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 0 0 0 32 0 0 2 0 0 1 0 0\nL -500 -300 -450 -300 -1 0\nC -500 -300 \"HDMI_TDMS_DP<2>\" -525 -300 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_TDMS_DP[2]\" -440 -300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 -299 0 0 32 0 0 2 0 0 1 0 0\nL -500 -200 -450 -200 -1 0\nC -500 -200 \"HDMI_TDMS_DP<1>\" -525 -200 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_TDMS_DP[1]\" -440 -200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 -199 0 0 32 0 0 2 0 0 1 0 0\nL -500 500 -450 500 -1 0\nC -500 500 \"HDMI_HPDTCT\" -525 500 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_HPDTCT\" -440 500 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 500 0 0 32 0 0 2 0 0 1 0 0\nL -500 -100 -450 -100 -1 0\nC -500 -100 \"HDMI_TDMS_DP<0>\" -525 -100 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_TDMS_DP[0]\" -440 -100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 -99 0 0 32 0 0 2 0 0 1 0 0\nL -500 450 -450 450 -1 0\nC -500 450 \"HDMI_CEC\" -525 450 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_CEC\" -440 450 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 450 0 0 32 0 0 2 0 0 1 0 0\nL -500 -150 -450 -150 -1 0\nC -500 -150 \"HDMI_TDMS_DN<0>\" -525 -150 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_TDMS_DN[0]\" -440 -150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 -149 0 0 32 0 0 2 0 0 1 0 0\nL -500 100 -450 100 -1 0\nC -500 100 \"HDMI_TDMS_SHLD2\" -525 100 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_TDMS_SHLD2\" -440 100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 100 0 0 32 0 0 2 0 0 1 0 0\nL -500 200 -450 200 -1 0\nC -500 200 \"HDMI_TDMS_SHLD0\" -525 200 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_TDMS_SHLD0\" -440 200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 200 0 0 32 0 0 2 0 0 1 0 0\nL -500 -50 -450 -50 -1 0\nC -500 -50 \"HDMI_TDMS_CLKN\" -525 -50 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_TDMS_CLKN\" -440 -50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 -49 0 0 32 0 0 2 0 0 1 0 0\nL -500 250 -450 250 -1 0\nC -500 250 \"HDMI_TDMS_CLKSHLD\" -525 250 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_TDMS_CLKSHLD\" -440 250 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 250 0 0 32 0 0 2 0 0 1 0 0\nL -500 350 -450 350 -1 0\nC -500 350 \"HDMI_DDC_DATA\" -525 350 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_DDC_DATA\" -440 350 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 350 0 0 32 0 0 2 0 0 1 0 0\nL -500 400 -450 400 -1 0\nC -500 400 \"HDMI_DDC_CLK\" -525 400 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_DDC_CLK\" -440 400 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 400 0 0 32 0 0 2 0 0 1 0 0\nL -500 -350 -450 -350 -1 0\nC -500 -350 \"HDMI_TDMS_DN<2>\" -525 -350 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_TDMS_DN[2]\" -440 -350 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 -349 0 0 32 0 0 2 0 0 1 0 0\nL -500 -250 -450 -250 -1 0\nC -500 -250 \"HDMI_TDMS_DN<1>\" -525 -250 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_TDMS_DN[1]\" -440 -250 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 -249 0 0 32 0 0 2 0 0 1 0 0\nL 500 -850 450 -850 -1 0\nC 500 -850 \"DVI_TDMS_DP<3>\" 525 -850 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_DP[3]\" 440 -850 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -849 0 0 32 0 0 0 0 0 1 0 0\nL 500 -800 450 -800 -1 0\nC 500 -800 \"DVI_TDMS_DN<2>\" 525 -800 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_DN[2]\" 440 -800 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -799 0 0 32 0 0 0 0 0 1 0 0\nL 500 -1000 450 -1000 -1 0\nC 500 -1000 \"DVI_TDMS_DN<4>\" 525 -1000 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_DN[4]\" 440 -1000 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -999 0 0 32 0 0 0 0 0 1 0 0\nL 500 -1050 450 -1050 -1 0\nC 500 -1050 \"DVI_TDMS_DP<5>\" 525 -1050 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_DP[5]\" 440 -1050 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -1049 0 0 32 0 0 0 0 0 1 0 0\nL 500 -900 450 -900 -1 0\nC 500 -900 \"DVI_TDMS_DN<3>\" 525 -900 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_DN[3]\" 440 -900 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -899 0 0 32 0 0 0 0 0 1 0 0\nL 500 -950 450 -950 -1 0\nC 500 -950 \"DVI_TDMS_DP<4>\" 525 -950 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_DP[4]\" 440 -950 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -949 0 0 32 0 0 0 0 0 1 0 0\nL 500 1050 450 1050 -1 0\nC 500 1050 \"VGA_RVID\" 525 1050 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_RVID\" 440 1050 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 1050 0 0 32 0 0 0 0 0 1 0 0\nL 500 1000 450 1000 -1 0\nC 500 1000 \"VGA_GVID\" 525 1000 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_GVID\" 440 1000 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 1000 0 0 32 0 0 0 0 0 1 0 0\nL 500 650 450 650 -1 0\nC 500 650 \"VGA_HSYNC\" 525 650 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_HSYNC\" 440 650 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 650 0 0 32 0 0 0 0 0 1 0 0\nL 500 550 450 550 -1 0\nC 500 550 \"VGA_RGND\" 525 550 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_RGND\" 440 550 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 550 0 0 32 0 0 0 0 0 1 0 0\nL 500 750 450 750 -1 0\nC 500 750 \"VGA_ID0\" 525 750 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_ID0\" 440 750 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 750 0 0 32 0 0 0 0 0 1 0 0\nL 500 800 450 800 -1 0\nC 500 800 \"VGA_ID1\" 525 800 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_ID1\" 440 800 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 800 0 0 32 0 0 0 0 0 1 0 0\nL 500 850 450 850 -1 0\nC 500 850 \"VGA_ID2\" 525 850 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_ID2\" 440 850 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 850 0 0 32 0 0 0 0 0 1 0 0\nL 500 -1100 450 -1100 -1 0\nC 500 -1100 \"DVI_TDMS_DN<5>\" 525 -1100 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_DN[5]\" 440 -1100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -1099 0 0 32 0 0 0 0 0 1 0 0\nL 500 950 450 950 -1 0\nC 500 950 \"VGA_BVID\" 525 950 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_BVID\" 440 950 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 950 0 0 32 0 0 0 0 0 1 0 0\nL 500 900 450 900 -1 0\nC 500 900 \"VGA_ID3\" 525 900 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_ID3\" 440 900 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 900 0 0 32 0 0 0 0 0 1 0 0\nL 500 600 450 600 -1 0\nC 500 600 \"VGA_VSYNC\" 525 600 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_VSYNC\" 440 600 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 600 0 0 32 0 0 0 0 0 1 0 0\nL 500 -750 450 -750 -1 0\nC 500 -750 \"DVI_TDMS_DP<2>\" 525 -750 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_DP[2]\" 440 -750 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -749 0 0 32 0 0 0 0 0 1 0 0\nL 500 -700 450 -700 -1 0\nC 500 -700 \"DVI_TDMS_DN<1>\" 525 -700 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_DN[1]\" 440 -700 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -699 0 0 32 0 0 0 0 0 1 0 0\nL 500 -650 450 -650 -1 0\nC 500 -650 \"DVI_TDMS_DP<1>\" 525 -650 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_DP[1]\" 440 -650 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -649 0 0 32 0 0 0 0 0 1 0 0\nL 500 -600 450 -600 -1 0\nC 500 -600 \"DVI_TDMS_DN<0>\" 525 -600 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_DN[0]\" 440 -600 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -599 0 0 32 0 0 0 0 0 1 0 0\nL 500 -550 450 -550 -1 0\nC 500 -550 \"DVI_TDMS_DP<0>\" 525 -550 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_DP[0]\" 440 -550 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -549 0 0 32 0 0 0 0 0 1 0 0\nL 500 -450 450 -450 -1 0\nC 500 -450 \"DVI_TDMS_SHLD05\" 525 -450 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_SHLD05\" 440 -450 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -449 0 0 32 0 0 0 0 0 1 0 0\nL 500 -400 450 -400 -1 0\nC 500 -400 \"DVI_TDMS_SHLD24\" 525 -400 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_SHLD24\" 440 -400 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -399 0 0 32 0 0 0 0 0 1 0 0\nL 500 -350 450 -350 -1 0\nC 500 -350 \"DVI_TDMS_SHLD13\" 525 -350 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_SHLD13\" 440 -350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -349 0 0 32 0 0 0 0 0 1 0 0\nL 500 -250 450 -250 -1 0\nC 500 -250 \"DVI_TDMS_CLK_SHLD\" 525 -250 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_CLK_SHLD\" 440 -250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -249 0 0 32 0 0 0 0 0 1 0 0\nL 500 -50 450 -50 -1 0\nC 500 -50 \"DVI_A_HORZ_SYNC\" 525 -50 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_A_HORZ_SYNC\" 440 -50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -49 0 0 32 0 0 0 0 0 1 0 0\nL 500 -100 450 -100 -1 0\nC 500 -100 \"DVI_A_GND_RTN\" 525 -100 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_A_GND_RTN\" 440 -100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -99 0 0 32 0 0 0 0 0 1 0 0\nL 500 -150 450 -150 -1 0\nC 500 -150 \"DVI_TDMS_CLKP\" 525 -150 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_CLKP\" 440 -150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -149 0 0 32 0 0 0 0 0 1 0 0\nL 500 -200 450 -200 -1 0\nC 500 -200 \"DVI_TDMS_CLKN\" 525 -200 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_CLKN\" 440 -200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -199 0 0 32 0 0 0 0 0 1 0 0\nL 500 0 450 0 -1 0\nC 500 0 \"DVI_ANALOG_BLUE\" 525 0 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_ANALOG_BLUE\" 440 0 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 0 0 0 32 0 0 0 0 0 1 0 0\nL 500 50 450 50 -1 0\nC 500 50 \"DVI_ANALOG_GRN\" 525 50 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_ANALOG_GRN\" 440 50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 50 0 0 32 0 0 0 0 0 1 0 0\nL 500 100 450 100 -1 0\nC 500 100 \"DVI_ANALOG_RED\" 525 100 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_ANALOG_RED\" 440 100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 100 0 0 32 0 0 0 0 0 1 0 0\nL 500 150 450 150 -1 0\nC 500 150 \"DVI_VSYNC\" 525 150 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_VSYNC\" 440 150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 150 0 0 32 0 0 0 0 0 1 0 0\nL 500 200 450 200 -1 0\nC 500 200 \"DVI_DDC_DATA\" 525 200 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_DDC_DATA\" 440 200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 200 0 0 32 0 0 0 0 0 1 0 0\nL 500 250 450 250 -1 0\nC 500 250 \"DVI_DDC_CLK\" 525 250 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_DDC_CLK\" 440 250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 250 0 0 32 0 0 0 0 0 1 0 0\nL 500 400 450 400 -1 0\nC 500 400 \"VGA_SGND\" 525 400 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_SGND\" 440 400 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 400 0 0 32 0 0 0 0 0 1 0 0\n\n\n",
        "sym_6": "P \"CDS_LMAN_SYM_OUTLINE\" \"-300,300,300,-200\" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0\nL -300 -200 300 -200 -1 0\nT -275 225 0 0 48 0 0 0 0 10 82\nVIPER_ASIC\nT 0 -180 0 0 32 0 0 1 0 14 0\nSymbol 6 of 10\nL -300 300 300 300 -1 0\nL -300 300 -300 -200 -1 0\nL 300 300 300 -200 -1 0\nP \"$LOCATION\" \"?\" 0 320 0 0 48 0 0 1 0 0 1 0 8\nL 350 100 300 100 -1 0\nC 350 100 \"VTT_VID3\" 375 100 0 1 32 0 L\nX \"PIN_TEXT\" \"VTT_VID3\" 290 100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 100 0 0 32 0 0 0 0 0 1 0 0\nL 350 50 300 50 -1 0\nC 350 50 \"VTT_VID2\" 375 50 0 1 32 0 L\nX \"PIN_TEXT\" \"VTT_VID2\" 290 50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 50 0 0 32 0 0 0 0 0 1 0 0\nL 350 -50 300 -50 -1 0\nC 350 -50 \"VTT_SENSE\" 375 -50 0 1 32 0 L\nX \"PIN_TEXT\" \"VTT_SENSE\" 290 -50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -49 0 0 32 0 0 0 0 0 1 0 0\nL 350 -100 300 -100 -1 0\nC 350 -100 \"VCC_SENSE\" 375 -100 0 1 32 0 L\nX \"PIN_TEXT\" \"VCC_SENSE\" 290 -100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -99 0 0 32 0 0 0 0 0 1 0 0\nL -350 50 -300 50 -1 0\nC -350 50 \"VCCPWRGOOD\" -375 50 0 1 32 0 R\nX \"PIN_TEXT\" \"VCCPWRGOOD\" -290 50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 50 0 0 32 0 0 2 0 0 1 0 0\nL -350 0 -300 0 -1 0\nC -350 0 \"VDDPWRGOOD\" -375 0 0 1 32 0 R\nX \"PIN_TEXT\" \"VDDPWRGOOD\" -290 0 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 0 0 0 32 0 0 2 0 0 1 0 0\nL -350 -50 -300 -50 -1 0\nC -350 -50 \"VTTPWRGOOD\" -375 -50 0 1 32 0 R\nX \"PIN_TEXT\" \"VTTPWRGOOD\" -290 -50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 -49 0 0 32 0 0 2 0 0 1 0 0\nL 350 150 300 150 -1 0\nC 350 150 \"VTT_VID4\" 375 150 0 1 32 0 L\nX \"PIN_TEXT\" \"VTT_VID4\" 290 150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 150 0 0 32 0 0 0 0 0 1 0 0\n\n\n",
        "sym_7": "P \"CDS_LMAN_SYM_OUTLINE\" \"-350,350,350,-250\" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0\nL -350 -250 350 -250 -1 0\nL -350 350 -350 -250 -1 0\nL 350 350 350 -250 -1 0\nL -350 350 350 350 -1 0\nT -325 -225 0 0 48 0 0 0 0 4 82\nUSB3\nT -325 275 0 0 48 0 0 0 0 10 82\nVIPER_ASIC\nT 0 -230 0 0 32 0 0 1 0 14 0\nSymbol 7 of 10\nP \"$LOCATION\" \"?\" 0 370 0 0 48 0 0 1 0 0 1 0 8\nL -400 -150 -376 -150 -1 0\nA -363 -150 13 0 360 0\nC -400 -150 \"USB3_RXN<0>\" -425 -150 0 1 32 0 R\nX \"PIN_TEXT\" \"USB3_RXN[0]\" -340 -150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 -149 0 0 32 0 0 2 0 0 1 0 0\nL -400 -100 -350 -100 -1 0\nC -400 -100 \"USB3_RXP<0>\" -425 -100 0 1 32 0 R\nX \"PIN_TEXT\" \"USB3_RXP[0]\" -340 -100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 -100 0 0 32 0 0 2 0 0 1 0 0\nL -400 -50 -376 -50 -1 0\nA -363 -50 13 0 360 0\nC -400 -50 \"USB3_RXN<1>\" -425 -50 0 1 32 0 R\nX \"PIN_TEXT\" \"USB3_RXN[1]\" -340 -50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 -50 0 0 32 0 0 2 0 0 1 0 0\nL -400 0 -350 0 -1 0\nC -400 0 \"USB3_RXP<1>\" -425 0 0 1 32 0 R\nX \"PIN_TEXT\" \"USB3_RXP[1]\" -340 0 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 0 0 0 32 0 0 2 0 0 1 0 0\nL -400 50 -376 50 -1 0\nA -363 50 13 0 360 0\nC -400 50 \"USB3_RXN<2>\" -425 50 0 1 32 0 R\nX \"PIN_TEXT\" \"USB3_RXN[2]\" -340 50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 50 0 0 32 0 0 2 0 0 1 0 0\nL -400 100 -350 100 -1 0\nC -400 100 \"USB3_RXP<2>\" -425 100 0 1 32 0 R\nX \"PIN_TEXT\" \"USB3_RXP[2]\" -340 100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 100 0 0 32 0 0 2 0 0 1 0 0\nL -400 150 -376 150 -1 0\nA -363 150 13 0 360 0\nC -400 150 \"USB3_RXN<3>\" -425 150 0 1 32 0 R\nX \"PIN_TEXT\" \"USB3_RXN[3]\" -340 150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 150 0 0 32 0 0 2 0 0 1 0 0\nL 400 -150 376 -150 -1 0\nA 363 -150 13 0 360 0\nC 400 -150 \"USB3_TXN<0>\" 425 -150 0 1 32 0 L\nX \"PIN_TEXT\" \"USB3_TXN[0]\" 340 -150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 -150 0 0 32 0 0 0 0 0 1 0 0\nL 400 -100 350 -100 -1 0\nC 400 -100 \"USB3_TXP<0>\" 425 -100 0 1 32 0 L\nX \"PIN_TEXT\" \"USB3_TXP[0]\" 340 -100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 -100 0 0 32 0 0 0 0 0 1 0 0\nL 400 -50 376 -50 -1 0\nA 363 -50 13 0 360 0\nC 400 -50 \"USB3_TXN<1>\" 425 -50 0 1 32 0 L\nX \"PIN_TEXT\" \"USB3_TXN[1]\" 340 -50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 -50 0 0 32 0 0 0 0 0 1 0 0\nL 400 0 350 0 -1 0\nC 400 0 \"USB3_TXP<1>\" 425 0 0 1 32 0 L\nX \"PIN_TEXT\" \"USB3_TXP[1]\" 340 0 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 0 0 0 32 0 0 0 0 0 1 0 0\nL 400 50 376 50 -1 0\nA 363 50 13 0 360 0\nC 400 50 \"USB3_TXN<2>\" 425 50 0 1 32 0 L\nX \"PIN_TEXT\" \"USB3_TXN[2]\" 340 50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 50 0 0 32 0 0 0 0 0 1 0 0\nL 400 100 350 100 -1 0\nC 400 100 \"USB3_TXP<2>\" 425 100 0 1 32 0 L\nX \"PIN_TEXT\" \"USB3_TXP[2]\" 340 100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 100 0 0 32 0 0 0 0 0 1 0 0\nL 400 150 376 150 -1 0\nA 363 150 13 0 360 0\nC 400 150 \"USB3_TXN<3>\" 425 150 0 1 32 0 L\nX \"PIN_TEXT\" \"USB3_TXN[3]\" 340 150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 150 0 0 32 0 0 0 0 0 1 0 0\nL 400 200 350 200 -1 0\nC 400 200 \"USB3_TXP<3>\" 425 200 0 1 32 0 L\nX \"PIN_TEXT\" \"USB3_TXP[3]\" 340 200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 200 0 0 32 0 0 0 0 0 1 0 0\nL -400 200 -350 200 -1 0\nC -400 200 \"USB3_RXP<3>\" -425 200 0 1 32 0 R\nX \"PIN_TEXT\" \"USB3_RXP[3]\" -340 200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 200 0 0 32 0 0 2 0 0 1 0 0\n\n\n",
        "sym_8": "P \"CDS_LMAN_SYM_OUTLINE\" \"-350,550,350,-500\" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0\nL -350 550 -350 -500 -1 0\nL -350 550 350 550 -1 0\nL -350 -500 350 -500 -1 0\nL 350 550 350 -500 -1 0\nT -325 -430 0 0 48 0 0 0 0 10 82\nPCIE PORTS\nT -325 480 0 0 48 0 0 0 0 10 82\nVIPER_ASIC\nT 0 -480 0 0 32 0 0 1 0 14 0\nSymbol 8 of 10\nP \"$LOCATION\" \"?\" 0 570 0 0 48 0 0 1 0 0 1 0 8\nL -400 350 -376 350 -1 0\nA -363 350 13 0 360 0\nC -400 350 \"PCIE_RXN<7>\" -425 350 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXN[7]\" -340 350 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 350 0 0 32 0 0 2 0 0 1 0 0\nL -400 300 -350 300 -1 0\nC -400 300 \"PCIE_RXP<6>\" -425 300 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXP[6]\" -340 300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 300 0 0 32 0 0 2 0 0 1 0 0\nL -400 250 -376 250 -1 0\nA -363 250 13 0 360 0\nC -400 250 \"PCIE_RXN<6>\" -425 250 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXN[6]\" -340 250 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 250 0 0 32 0 0 2 0 0 1 0 0\nL 400 -350 376 -350 -1 0\nA 363 -350 13 0 360 0\nC 400 -350 \"PCIE_TXN<0>\" 425 -350 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXN[0]\" 340 -350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 -349 0 0 32 0 0 0 0 0 1 0 0\nL 400 150 376 150 -1 0\nA 363 150 13 0 360 0\nC 400 150 \"PCIE_TXN<5>\" 425 150 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXN[5]\" 340 150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 150 0 0 32 0 0 0 0 0 1 0 0\nL 400 100 350 100 -1 0\nC 400 100 \"PCIE_TXP<4>\" 425 100 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXP[4]\" 340 100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 100 0 0 32 0 0 0 0 0 1 0 0\nL 400 50 376 50 -1 0\nA 363 50 13 0 360 0\nC 400 50 \"PCIE_TXN<4>\" 425 50 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXN[4]\" 340 50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 50 0 0 32 0 0 0 0 0 1 0 0\nL 400 0 350 0 -1 0\nC 400 0 \"PCIE_TXP<3>\" 425 0 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXP[3]\" 340 0 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 0 0 0 32 0 0 0 0 0 1 0 0\nL 400 -50 376 -50 -1 0\nA 363 -50 13 0 360 0\nC 400 -50 \"PCIE_TXN<3>\" 425 -50 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXN[3]\" 340 -50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 -49 0 0 32 0 0 0 0 0 1 0 0\nL 400 -100 350 -100 -1 0\nC 400 -100 \"PCIE_TXP<2>\" 425 -100 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXP[2]\" 340 -100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 -99 0 0 32 0 0 0 0 0 1 0 0\nL -400 -350 -376 -350 -1 0\nA -363 -350 13 0 360 0\nC -400 -350 \"PCIE_RXN<0>\" -425 -350 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXN[0]\" -340 -350 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 -349 0 0 32 0 0 2 0 0 1 0 0\nL -400 -300 -350 -300 -1 0\nC -400 -300 \"PCIE_RXP<0>\" -425 -300 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXP[0]\" -340 -300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 -299 0 0 32 0 0 2 0 0 1 0 0\nL -400 -250 -376 -250 -1 0\nA -363 -250 13 0 360 0\nC -400 -250 \"PCIE_RXN<1>\" -425 -250 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXN[1]\" -340 -250 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 -249 0 0 32 0 0 2 0 0 1 0 0\nL -400 -200 -350 -200 -1 0\nC -400 -200 \"PCIE_RXP<1>\" -425 -200 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXP[1]\" -340 -200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 -199 0 0 32 0 0 2 0 0 1 0 0\nL -400 100 -350 100 -1 0\nC -400 100 \"PCIE_RXP<4>\" -425 100 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXP[4]\" -340 100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 100 0 0 32 0 0 2 0 0 1 0 0\nL -400 200 -350 200 -1 0\nC -400 200 \"PCIE_RXP<5>\" -425 200 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXP[5]\" -340 200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 200 0 0 32 0 0 2 0 0 1 0 0\nL -400 150 -376 150 -1 0\nA -363 150 13 0 360 0\nC -400 150 \"PCIE_RXN<5>\" -425 150 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXN[5]\" -340 150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 150 0 0 32 0 0 2 0 0 1 0 0\nL 400 350 376 350 -1 0\nA 363 350 13 0 360 0\nC 400 350 \"PCIE_TXN<7>\" 425 350 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXN[7]\" 340 350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 350 0 0 32 0 0 0 0 0 1 0 0\nL 400 250 376 250 -1 0\nA 363 250 13 0 360 0\nC 400 250 \"PCIE_TXN<6>\" 425 250 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXN[6]\" 340 250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 250 0 0 32 0 0 0 0 0 1 0 0\nL 400 200 350 200 -1 0\nC 400 200 \"PCIE_TXP<5>\" 425 200 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXP[5]\" 340 200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 200 0 0 32 0 0 0 0 0 1 0 0\nL 400 -150 376 -150 -1 0\nA 363 -150 13 0 360 0\nC 400 -150 \"PCIE_TXN<2>\" 425 -150 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXN[2]\" 340 -150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 -149 0 0 32 0 0 0 0 0 1 0 0\nL 400 -250 376 -250 -1 0\nA 363 -250 13 0 360 0\nC 400 -250 \"PCIE_TXN<1>\" 425 -250 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXN[1]\" 340 -250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 -249 0 0 32 0 0 0 0 0 1 0 0\nL -400 -150 -376 -150 -1 0\nA -363 -150 13 0 360 0\nC -400 -150 \"PCIE_RXN<2>\" -425 -150 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXN[2]\" -340 -150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 -149 0 0 32 0 0 2 0 0 1 0 0\nL 400 -200 350 -200 -1 0\nC 400 -200 \"PCIE_TXP<1>\" 425 -200 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXP[1]\" 340 -200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 -199 0 0 32 0 0 0 0 0 1 0 0\nL 400 -300 350 -300 -1 0\nC 400 -300 \"PCIE_TXP<0>\" 425 -300 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXP[0]\" 340 -300 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 -299 0 0 32 0 0 0 0 0 1 0 0\nL 400 400 350 400 -1 0\nC 400 400 \"PCIE_TXP<7>\" 425 400 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXP[7]\" 340 400 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 400 0 0 32 0 0 0 0 0 1 0 0\nL 400 300 350 300 -1 0\nC 400 300 \"PCIE_TXP<6>\" 425 300 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXP[6]\" 340 300 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 300 0 0 32 0 0 0 0 0 1 0 0\nL -400 400 -350 400 -1 0\nC -400 400 \"PCIE_RXP<7>\" -425 400 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXP[7]\" -340 400 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 400 0 0 32 0 0 2 0 0 1 0 0\nL -400 -100 -350 -100 -1 0\nC -400 -100 \"PCIE_RXP<2>\" -425 -100 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXP[2]\" -340 -100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 -99 0 0 32 0 0 2 0 0 1 0 0\nL -400 -50 -376 -50 -1 0\nA -363 -50 13 0 360 0\nC -400 -50 \"PCIE_RXN<3>\" -425 -50 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXN[3]\" -340 -50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 -49 0 0 32 0 0 2 0 0 1 0 0\nL -400 0 -350 0 -1 0\nC -400 0 \"PCIE_RXP<3>\" -425 0 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXP[3]\" -340 0 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 0 0 0 32 0 0 2 0 0 1 0 0\nL -400 50 -376 50 -1 0\nA -363 50 13 0 360 0\nC -400 50 \"PCIE_RXN<4>\" -425 50 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXN[4]\" -340 50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 50 0 0 32 0 0 2 0 0 1 0 0\n\n\n",
        "sym_9": "P \"CDS_LMAN_SYM_OUTLINE\" \"-500,750,500,-800\" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0\nL -500 -800 500 -800 -1 0\nL -500 750 500 750 -1 0\nT -450 -680 0 0 64 0 0 0 0 10 82\nSATA PORTS\nT -450 680 0 0 48 0 0 0 0 10 82\nVIPER_ASIC\nT 0 -780 0 0 32 0 0 1 0 14 0\nSymbol 9 of 10\nL -500 750 -500 -800 -1 0\nL 500 750 500 -800 -1 0\nP \"$LOCATION\" \"?\" 0 770 0 0 48 0 0 1 0 0 1 0 0\nL -550 250 -500 250 -1 0\nC -550 250 \"SATA3_COMPI\" -575 250 0 1 32 0 R\nX \"PIN_TEXT\" \"SATA3_COMPI\" -490 250 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 250 0 0 32 0 0 2 0 0 1 0 0\nL -550 200 -500 200 -1 0\nC -550 200 \"SATA3_COMPO\" -575 200 0 1 32 0 R\nX \"PIN_TEXT\" \"SATA3_COMPO\" -490 200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 200 0 0 32 0 0 2 0 0 1 0 0\nL -550 150 -500 150 -1 0\nC -550 150 \"SATA_BIAS\" -575 150 0 1 32 0 R\nX \"PIN_TEXT\" \"SATA_BIAS\" -490 150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 150 0 0 32 0 0 2 0 0 1 0 0\nL -550 -100 -500 -100 -1 0\nC -550 -100 \"SDATAOUT0\" -575 -100 0 1 32 0 R\nX \"PIN_TEXT\" \"SDATAOUT0\" -490 -100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -100 0 0 32 0 0 2 0 0 1 0 0\nL -550 -150 -500 -150 -1 0\nC -550 -150 \"SDATAOUT1\" -575 -150 0 1 32 0 R\nX \"PIN_TEXT\" \"SDATAOUT1\" -490 -150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -150 0 0 32 0 0 2 0 0 1 0 0\nL -550 -200 -500 -200 -1 0\nC -550 -200 \"SLOAD\" -575 -200 0 1 32 0 R\nX \"PIN_TEXT\" \"SLOAD\" -490 -200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -200 0 0 32 0 0 2 0 0 1 0 0\nL -550 100 -500 100 -1 0\nC -550 100 \"SATA_COMPI\" -575 100 0 1 32 0 R\nX \"PIN_TEXT\" \"SATA_COMPI\" -490 100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 100 0 0 32 0 0 2 0 0 1 0 0\nL -550 50 -500 50 -1 0\nC -550 50 \"SATA_COMPO\" -575 50 0 1 32 0 R\nX \"PIN_TEXT\" \"SATA_COMPO\" -490 50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 50 0 0 32 0 0 2 0 0 1 0 0\nL -550 0 -500 0 -1 0\nC -550 0 \"SATA_CLK\" -575 0 0 1 32 0 R\nX \"PIN_TEXT\" \"SATA_CLK\" -490 0 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 0 0 0 32 0 0 2 0 0 1 0 0\nL -550 -50 -526 -50 -1 0\nA -513 -50 13 0 360 0\nC -550 -50 \"SATA_LED*\" -575 -50 0 1 32 0 R\nX \"PIN_TEXT\" \"SATA_LED*\" -490 -50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -50 0 0 32 0 0 2 0 0 1 0 0\nL 550 -700 500 -700 -1 0\nC 550 -700 \"SATA_RXP<0>\" 575 -700 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_RXP[0]\" 490 -700 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -700 0 0 32 0 0 0 0 0 1 0 0\nL 550 -750 526 -750 -1 0\nA 513 -750 13 0 360 0\nC 550 -750 \"SATA_RXN<0>\" 575 -750 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_RXN[0]\" 490 -750 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -750 0 0 32 0 0 0 0 0 1 0 0\nL 550 -500 526 -500 -1 0\nA 513 -500 13 0 360 0\nC 550 -500 \"SATA_RXN<1>\" 575 -500 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_RXN[1]\" 490 -500 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -500 0 0 32 0 0 0 0 0 1 0 0\nL 550 -200 500 -200 -1 0\nC 550 -200 \"SATA_RXP<2>\" 575 -200 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_RXP[2]\" 490 -200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -200 0 0 32 0 0 0 0 0 1 0 0\nL 550 0 526 0 -1 0\nA 513 0 13 0 360 0\nC 550 0 \"SATA_RXN<3>\" 575 0 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_RXN[3]\" 490 0 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 0 0 0 32 0 0 0 0 0 1 0 0\nL 550 550 500 550 -1 0\nC 550 550 \"SATA_RXP<5>\" 575 550 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_RXP[5]\" 490 550 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 550 0 0 32 0 0 0 0 0 1 0 0\nL 550 500 526 500 -1 0\nA 513 500 13 0 360 0\nC 550 500 \"SATA_RXN<5>\" 575 500 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_RXN[5]\" 490 500 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 500 0 0 32 0 0 0 0 0 1 0 0\nL 550 -600 500 -600 -1 0\nC 550 -600 \"SATA_TXP<0>\" 575 -600 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_TXP[0]\" 490 -599 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -600 0 0 32 0 0 0 0 0 1 0 0\nL 550 -650 526 -650 -1 0\nA 513 -650 13 0 360 0\nC 550 -650 \"SATA_TXN<0>\" 575 -650 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_TXN[0]\" 490 -649 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -650 0 0 32 0 0 0 0 0 1 0 0\nL 550 -350 500 -350 -1 0\nC 550 -350 \"SATA_TXP<1>\" 575 -350 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_TXP[1]\" 490 -349 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -350 0 0 32 0 0 0 0 0 1 0 0\nL 550 -100 500 -100 -1 0\nC 550 -100 \"SATA_TXP<2>\" 575 -100 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_TXP[2]\" 490 -100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -100 0 0 32 0 0 0 0 0 1 0 0\nL 550 -150 526 -150 -1 0\nA 513 -150 13 0 360 0\nC 550 -150 \"SATA_TXN<2>\" 575 -150 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_TXN[2]\" 490 -150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -150 0 0 32 0 0 0 0 0 1 0 0\nL 550 150 500 150 -1 0\nC 550 150 \"SATA_TXP<3>\" 575 150 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_TXP[3]\" 490 150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 150 0 0 32 0 0 0 0 0 1 0 0\nL 550 100 526 100 -1 0\nA 513 100 13 0 360 0\nC 550 100 \"SATA_TXN<3>\" 575 100 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_TXN[3]\" 490 100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 100 0 0 32 0 0 0 0 0 1 0 0\nL 550 -400 526 -400 -1 0\nA 513 -400 13 0 360 0\nC 550 -400 \"SATA_TXN<1>\" 575 -400 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_TXN[1]\" 490 -399 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -400 0 0 32 0 0 0 0 0 1 0 0\nL 550 650 500 650 -1 0\nC 550 650 \"SATA_TXP<5>\" 575 650 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_TXP[5]\" 490 650 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 650 0 0 32 0 0 0 0 0 1 0 0\nL 550 600 526 600 -1 0\nA 513 600 13 0 360 0\nC 550 600 \"SATA_TXN<5>\" 575 600 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_TXN[5]\" 490 600 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 600 0 0 32 0 0 0 0 0 1 0 0\nL 550 350 526 350 -1 0\nA 513 350 13 0 360 0\nC 550 350 \"SATA_TXN<4>\" 575 350 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_TXN[4]\" 490 350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 350 0 0 32 0 0 0 0 0 1 0 0\nL 550 400 500 400 -1 0\nC 550 400 \"SATA_TXP<4>\" 575 400 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_TXP[4]\" 490 400 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 400 0 0 32 0 0 0 0 0 1 0 0\nL 550 -250 526 -250 -1 0\nA 513 -250 13 0 360 0\nC 550 -250 \"SATA_RXN<2>\" 575 -250 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_RXN[2]\" 490 -250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -250 0 0 32 0 0 0 0 0 1 0 0\nL 550 300 500 300 -1 0\nC 550 300 \"SATA_RXP<4>\" 575 300 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_RXP[4]\" 490 300 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 300 0 0 32 0 0 0 0 0 1 0 0\nL 550 250 526 250 -1 0\nA 513 250 13 0 360 0\nC 550 250 \"SATA_RXN<4>\" 575 250 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_RXN[4]\" 490 250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 250 0 0 32 0 0 0 0 0 1 0 0\nL 550 -450 500 -450 -1 0\nC 550 -450 \"SATA_RXP<1>\" 575 -450 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_RXP[1]\" 490 -449 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -450 0 0 32 0 0 0 0 0 1 0 0\nL 550 50 500 50 -1 0\nC 550 50 \"SATA_RXP<3>\" 575 50 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_RXP[3]\" 490 50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 50 0 0 32 0 0 0 0 0 1 0 0\n\n\n",
        "sym_10": "P \"CDS_LMAN_SYM_OUTLINE\" \"-500,900,500,-800\" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0\nL 500 -800 500 900 -1 0\nL -500 -800 500 -800 -1 0\nL -500 900 500 900 -1 0\nL -500 900 -500 -800 -1 0\nT 0 -780 0 0 32 0 0 1 0 9 0\nSymbol 10 of 10\nT -250 820 0 0 48 0 0 1 0 10 82\nVIPER_ASIC\nP \"$LOCATION\" \"?\" 0 920 0 0 48 0 0 1 0 0 1 0 8\nL 550 50 500 50 -1 0\nC 550 50 \"FPGA_PPC_DATA<16>\" 575 50 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[16]\" 490 50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 50 0 0 32 0 0 0 0 0 1 0 0\nL 550 0 500 0 -1 0\nC 550 0 \"FPGA_PPC_DATA<15>\" 575 0 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[15]\" 490 0 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 0 0 0 32 0 0 0 0 0 1 0 0\nL 550 -50 500 -50 -1 0\nC 550 -50 \"FPGA_PPC_DATA<14>\" 575 -50 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[14]\" 490 -50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -49 0 0 32 0 0 0 0 0 1 0 0\nL 550 -100 500 -100 -1 0\nC 550 -100 \"FPGA_PPC_DATA<13>\" 575 -100 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[13]\" 490 -100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -99 0 0 32 0 0 0 0 0 1 0 0\nL 550 -150 500 -150 -1 0\nC 550 -150 \"FPGA_PPC_DATA<12>\" 575 -150 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[12]\" 490 -150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -149 0 0 32 0 0 0 0 0 1 0 0\nL -550 -250 -500 -250 -1 0\nC -550 -250 \"FPGA_PPC_CLKOUT\" -575 -250 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_CLKOUT\" -485 -250 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -249 0 0 32 0 0 2 0 0 1 0 0\nL -550 -200 -500 -200 -1 0\nC -550 -200 \"FPGA_PPC_BS_A3\" -575 -200 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_BS_A3\" -485 -200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -199 0 0 32 0 0 2 0 0 1 0 0\nL -550 -450 -500 -450 -1 0\nC -550 -450 \"FPGA_PPC_BB\" -575 -450 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_BB\" -485 -450 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -449 0 0 32 0 0 2 0 0 1 0 0\nL -550 -400 -500 -400 -1 0\nC -550 -400 \"FPGA_PPC_BURST\" -575 -400 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_BURST\" -485 -400 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -399 0 0 32 0 0 2 0 0 1 0 0\nL -550 -350 -500 -350 -1 0\nC -550 -350 \"FPGA_PPC_BI\" -575 -350 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_BI\" -485 -350 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -349 0 0 32 0 0 2 0 0 1 0 0\nL -550 -300 -500 -300 -1 0\nC -550 -300 \"FPGA_PPC_CR_IRQ3\" -575 -300 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_CR/IRQ3\" -485 -300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -299 0 0 32 0 0 2 0 0 1 0 0\nL 550 800 500 800 -1 0\nC 550 800 \"FPGA_PPC_DATA<31>\" 575 800 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[31]\" 490 800 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 800 0 0 32 0 0 0 0 0 1 0 0\nL 550 750 500 750 -1 0\nC 550 750 \"FPGA_PPC_DATA<30>\" 575 750 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[30]\" 490 750 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 750 0 0 32 0 0 0 0 0 1 0 0\nL 550 700 500 700 -1 0\nC 550 700 \"FPGA_PPC_DATA<29>\" 575 700 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[29]\" 490 700 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 700 0 0 32 0 0 0 0 0 1 0 0\nL 550 650 500 650 -1 0\nC 550 650 \"FPGA_PPC_DATA<28>\" 575 650 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[28]\" 490 650 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 650 0 0 32 0 0 0 0 0 1 0 0\nL 550 600 500 600 -1 0\nC 550 600 \"FPGA_PPC_DATA<27>\" 575 600 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[27]\" 490 600 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 600 0 0 32 0 0 0 0 0 1 0 0\nL 550 550 500 550 -1 0\nC 550 550 \"FPGA_PPC_DATA<26>\" 575 550 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[26]\" 490 550 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 550 0 0 32 0 0 0 0 0 1 0 0\nL 550 500 500 500 -1 0\nC 550 500 \"FPGA_PPC_DATA<25>\" 575 500 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[25]\" 490 500 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 500 0 0 32 0 0 0 0 0 1 0 0\nL -550 300 -500 300 -1 0\nC -550 300 \"FPGA_PPC_BADDR28\" -575 300 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_BADDR28\" -485 300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 300 0 0 32 0 0 2 0 0 1 0 0\nL -550 350 -500 350 -1 0\nC -550 350 \"FPGA_PPC_BG\" -575 350 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_BG\" -485 350 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 350 0 0 32 0 0 2 0 0 1 0 0\nL -550 250 -500 250 -1 0\nC -550 250 \"FPGA_PPC_BADDR29\" -575 250 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_BADDR29\" -485 250 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 250 0 0 32 0 0 2 0 0 1 0 0\nL -550 -150 -500 -150 -1 0\nC -550 -150 \"FPGA_PPC_BS_A2\" -575 -150 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_BS_A2\" -485 -150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -149 0 0 32 0 0 2 0 0 1 0 0\nL -550 -100 -500 -100 -1 0\nC -550 -100 \"FPGA_PPC_BS_A1\" -575 -100 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_BS_A1\" -485 -100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -99 0 0 32 0 0 2 0 0 1 0 0\nL -550 -50 -500 -50 -1 0\nC -550 -50 \"FPGA_PPC_BS_A0\" -575 -50 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_BS_A0\" -485 -50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -49 0 0 32 0 0 2 0 0 1 0 0\nL -550 0 -500 0 -1 0\nC -550 0 \"FPGA_PPC_BR\" -575 0 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_BR\" -485 0 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 0 0 0 32 0 0 2 0 0 1 0 0\nL -550 150 -500 150 -1 0\nC -550 150 \"FPGA_PPC_RD_WR\" -575 150 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_RD_WR\" -485 150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 150 0 0 32 0 0 2 0 0 1 0 0\nL -550 100 -500 100 -1 0\nC -550 100 \"FPGA_PPC_CS2\" -575 100 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_CS2\" -485 100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 100 0 0 32 0 0 2 0 0 1 0 0\nL -550 50 -500 50 -1 0\nC -550 50 \"FPGA_PPC_AS\" -575 50 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_AS\" -485 50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 50 0 0 32 0 0 2 0 0 1 0 0\nL -550 200 -500 200 -1 0\nC -550 200 \"FPGA_PPC_BADDR30\" -575 200 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_BADDR30/REG\" -485 200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 200 0 0 32 0 0 2 0 0 1 0 0\nL 550 100 500 100 -1 0\nC 550 100 \"FPGA_PPC_DATA<17>\" 575 100 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[17]\" 490 100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 100 0 0 32 0 0 0 0 0 1 0 0\nL 550 150 500 150 -1 0\nC 550 150 \"FPGA_PPC_DATA<18>\" 575 150 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[18]\" 490 150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 150 0 0 32 0 0 0 0 0 1 0 0\nL 550 450 500 450 -1 0\nC 550 450 \"FPGA_PPC_DATA<24>\" 575 450 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[24]\" 490 450 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 450 0 0 32 0 0 0 0 0 1 0 0\nL 550 400 500 400 -1 0\nC 550 400 \"FPGA_PPC_DATA<23>\" 575 400 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[23]\" 490 400 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 400 0 0 32 0 0 0 0 0 1 0 0\nL 550 350 500 350 -1 0\nC 550 350 \"FPGA_PPC_DATA<22>\" 575 350 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[22]\" 490 350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 350 0 0 32 0 0 0 0 0 1 0 0\nL 550 200 500 200 -1 0\nC 550 200 \"FPGA_PPC_DATA<19>\" 575 200 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[19]\" 490 200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 200 0 0 32 0 0 0 0 0 1 0 0\nL 550 250 500 250 -1 0\nC 550 250 \"FPGA_PPC_DATA<20>\" 575 250 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[20]\" 490 250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 250 0 0 32 0 0 0 0 0 1 0 0\nL 550 300 500 300 -1 0\nC 550 300 \"FPGA_PPC_DATA<21>\" 575 300 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[21]\" 490 300 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 300 0 0 32 0 0 0 0 0 1 0 0\nL -550 400 -500 400 -1 0\nC -550 400 \"FPGA_PPC_ALE_B\" -575 400 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_ALE_B\" -485 400 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 400 0 0 32 0 0 2 0 0 1 0 0\nL -550 450 -500 450 -1 0\nC -550 450 \"FPGA_PPC_ALE_A\" -575 450 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_ALE_A\" -485 450 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 450 0 0 32 0 0 2 0 0 1 0 0\nL -550 500 -500 500 -1 0\nC -550 500 \"PPC_BDIP_GPL_B5\" -575 500 0 1 32 0 R\nX \"PIN_TEXT\" \"PPC_BDIP/GPL_B5\" -485 500 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 500 0 0 32 0 0 2 0 0 1 0 0\nL 550 -750 500 -750 -1 0\nC 550 -750 \"FPGA_PPC_DATA<0>\" 575 -750 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[0]\" 490 -750 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -749 0 0 32 0 0 0 0 0 1 0 0\nL 550 -700 500 -700 -1 0\nC 550 -700 \"FPGA_PPC_DATA<1>\" 575 -700 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[1]\" 490 -700 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -699 0 0 32 0 0 0 0 0 1 0 0\nL 550 -650 500 -650 -1 0\nC 550 -650 \"FPGA_PPC_DATA<2>\" 575 -650 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[2]\" 490 -650 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -649 0 0 32 0 0 0 0 0 1 0 0\nL 550 -600 500 -600 -1 0\nC 550 -600 \"FPGA_PPC_DATA<3>\" 575 -600 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[3]\" 490 -600 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -599 0 0 32 0 0 0 0 0 1 0 0\nL 550 -300 500 -300 -1 0\nC 550 -300 \"FPGA_PPC_DATA<9>\" 575 -300 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[9]\" 490 -300 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -299 0 0 32 0 0 0 0 0 1 0 0\nL 550 -250 500 -250 -1 0\nC 550 -250 \"FPGA_PPC_DATA<10>\" 575 -250 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[10]\" 490 -250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -249 0 0 32 0 0 0 0 0 1 0 0\nL 550 -200 500 -200 -1 16\nC 550 -200 \"FPGA_PPC_DATA<11>\" 575 -200 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[11]\" 490 -200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -199 0 0 32 0 0 0 0 0 1 0 0\nL 550 -550 500 -550 -1 0\nC 550 -550 \"FPGA_PPC_DATA<4>\" 575 -550 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[4]\" 490 -550 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -549 0 0 32 0 0 0 0 0 1 0 0\nL 550 -500 500 -500 -1 0\nC 550 -500 \"FPGA_PPC_DATA<5>\" 575 -500 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[5]\" 490 -500 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -499 0 0 32 0 0 0 0 0 1 0 0\nL 550 -450 500 -450 -1 0\nC 550 -450 \"FPGA_PPC_DATA<6>\" 575 -450 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[6]\" 490 -450 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -449 0 0 32 0 0 0 0 0 1 0 0\nL 550 -400 500 -400 -1 0\nC 550 -400 \"FPGA_PPC_DATA<7>\" 575 -400 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[7]\" 490 -400 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -399 0 0 32 0 0 0 0 0 1 0 0\nL 550 -350 500 -350 -1 0\nC 550 -350 \"FPGA_PPC_DATA<8>\" 575 -350 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[8]\" 490 -350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -349 0 0 32 0 0 0 0 0 1 0 0\n\n\n"
      },
      "relations": {
        "library": [
          {
            "related": {
              "id": "580e3e77-191f-477a-a03e-3860806328d5",
              "type": "library",
              "vault": "server"
            }
          }
        ]
      }
    },
    {
      "id": "7c83d08b-e03f-4cd5-a7db-7411533522b3",
      "type": "library",
      "vault": "server",
      "attributes": {
        "Library Name": "custom_library"
      }
    },
    {
      "id": "580e3e77-191f-477a-a03e-3860806328d5",
      "type": "library",
      "vault": "server",
      "attributes": {
        "Library Name": "custom_library"
      }
    }
  ],
  "cache": [
    {
      "id": "ec4d2c52-050a-4721-bade-53caa5560ad5",
      "type": "schematic_model",
      "vault": "cache",
      "attributes": {
        "Model Name": "VIPER_ASIC"
      },
      "header": [
        {
          "annotation": "No",
          "visibility": "Invisible",
          "name": "TEMP_RANGE",
          "type": "Injected"
        },
        {
          "annotation": "No",
          "visibility": "Invisible",
          "name": "MECH_PART1",
          "type": "Injected"
        },
        {
          "annotation": "No",
          "visibility": "Invisible",
          "name": "MPN",
          "type": "Injected"
        },
        {
          "annotation": "No",
          "visibility": "Invisible",
          "name": "PTF_SUBTYPE",
          "type": "Subtype"
        },
        {
          "annotation": "No",
          "visibility": "Invisible",
          "name": "HEIGHT",
          "type": "Injected"
        },
        {
          "annotation": "No",
          "visibility": "Invisible",
          "name": "MANUFACTURER",
          "type": "Injected"
        },
        {
          "annotation": "Yes",
          "visibility": "Value",
          "name": "PACK_TYPE",
          "type": "Key",
          "order": "2"
        },
        {
          "annotation": "No",
          "visibility": "Invisible",
          "name": "ROHS",
          "type": "Injected"
        },
        {
          "annotation": "Yes",
          "visibility": "Value",
          "name": "PART_NUMBER",
          "type": "Key",
          "order": "1"
        },
        {
          "annotation": "No",
          "visibility": "Invisible",
          "name": "STATUS",
          "type": "Injected"
        },
        {
          "annotation": "No",
          "visibility": "Invisible",
          "name": "JEDEC_TYPE",
          "type": "Injected"
        },
        {
          "annotation": "No",
          "visibility": "Invisible",
          "name": "DESCRIPTION",
          "type": "Injected"
        },
        {
          "annotation": "No",
          "visibility": "Invisible",
          "name": "FREQ",
          "type": "Injected"
        }
      ],
      "relations": {
        "library": [
          {
            "related": {
              "id": "774b517e-9b02-4fdd-be89-6194dc2e404d",
              "type": "library",
              "vault": "cache"
            }
          }
        ]
      }
    },
    {
      "id": "8e60f141-01f2-4adf-be5c-50ab6d791f11",
      "type": "cell_model",
      "vault": "cache",
      "attributes": {
        "Model Name": "viper_asic"
      },
      "symbols": {
        "sym_1": "P \"CDS_LMAN_SYM_OUTLINE\" \"-300,850,300,-650\" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0\nL -300 850 -300 -650 -1 0\nL -300 850 300 850 -1 0\nL -300 -650 300 -650 -1 0\nL 300 850 300 -650 -1 0\nT -275 800 0 0 48 0 0 0 0 10 82\nVIPER_ASIC\nT 0 -640 0 0 32 0 0 1 0 14 0\nSymbol 1 of 10\nP \"$LOCATION\" \"?\" 0 870 0 0 48 0 0 1 0 0 1 0 8\nL 350 -600 300 -600 -1 0\nC 350 -600 \"VSS_SENSE_VTT\" 375 -600 0 1 32 0 L\nX \"PIN_TEXT\" \"VSS_SENSE_VTT\" 290 -600 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -600 0 0 32 0 0 0 0 0 1 0 0\nL 350 750 326 750 -1 0\nA 313 750 13 0 360 0\nC 350 750 \"BPM_M<0>\" 375 750 0 1 32 0 L\nX \"PIN_TEXT\" \"BPM[0]\" 290 750 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 750 0 0 32 0 0 0 0 0 1 0 0\nL 350 700 326 700 -1 0\nA 313 700 13 0 360 0\nC 350 700 \"BPM_M<1>\" 375 700 0 1 32 0 L\nX \"PIN_TEXT\" \"BPM[1]\" 290 700 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 700 0 0 32 0 0 0 0 0 1 0 0\nL 350 650 326 650 -1 0\nA 313 650 13 0 360 0\nC 350 650 \"BPM_M<2>\" 375 650 0 1 32 0 L\nX \"PIN_TEXT\" \"BPM[2]\" 290 650 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 650 0 0 32 0 0 0 0 0 1 0 0\nL 350 600 326 600 -1 0\nA 313 600 13 0 360 0\nC 350 600 \"BPM_M<3>\" 375 600 0 1 32 0 L\nX \"PIN_TEXT\" \"BPM[3]\" 290 600 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 600 0 0 32 0 0 0 0 0 1 0 0\nL 350 550 326 550 -1 0\nA 313 550 13 0 360 0\nC 350 550 \"BPM_M<4>\" 375 550 0 1 32 0 L\nX \"PIN_TEXT\" \"BPM[4]\" 290 550 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 550 0 0 32 0 0 0 0 0 1 0 0\nL 350 500 326 500 -1 0\nA 313 500 13 0 360 0\nC 350 500 \"BPM_M<5>\" 375 500 0 1 32 0 L\nX \"PIN_TEXT\" \"BPM[5]\" 290 500 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 500 0 0 32 0 0 0 0 0 1 0 0\nL 350 450 326 450 -1 0\nA 313 450 13 0 360 0\nC 350 450 \"BPM_M<6>\" 375 450 0 1 32 0 L\nX \"PIN_TEXT\" \"BPM[6]\" 290 450 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 450 0 0 32 0 0 0 0 0 1 0 0\nL 350 400 326 400 -1 0\nA 313 400 13 0 360 0\nC 350 400 \"BPM_M<7>\" 375 400 0 1 32 0 L\nX \"PIN_TEXT\" \"BPM[7]\" 290 400 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 400 0 0 32 0 0 0 0 0 1 0 0\nL 350 300 300 300 -1 0\nC 350 300 \"PECI\" 375 300 0 1 32 0 L\nX \"PIN_TEXT\" \"PECI\" 290 300 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 300 0 0 32 0 0 0 0 0 1 0 0\nL 350 250 326 250 -1 0\nA 313 250 13 0 360 0\nC 350 250 \"PROCHOT*\" 375 250 0 1 32 0 L\nX \"PIN_TEXT\" \"PROCHOT*\" 290 250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 250 0 0 32 0 0 0 0 0 1 0 0\nL 350 -50 300 -50 -1 0\nC 350 -50 \"VID<5>\" 375 -50 0 1 32 0 L\nX \"PIN_TEXT\" \"VID[5]\" 290 -50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -50 0 0 32 0 0 0 0 0 1 0 0\nL 350 -100 300 -100 -1 0\nC 350 -100 \"VID<6>\" 375 -100 0 1 32 0 L\nX \"PIN_TEXT\" \"VID[6]\" 290 -100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -100 0 0 32 0 0 0 0 0 1 0 0\nL 350 -150 300 -150 -1 0\nC 350 -150 \"VID<7>\" 375 -150 0 1 32 0 L\nX \"PIN_TEXT\" \"VID[7]\" 290 -150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -150 0 0 32 0 0 0 0 0 1 0 0\nL 350 -350 326 -350 -1 0\nA 313 -350 13 0 360 0\nC 350 -350 \"PSI*\" 375 -350 0 1 32 0 L\nX \"PIN_TEXT\" \"PSI*\" 290 -350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -350 0 0 32 0 0 0 0 0 1 0 0\nL 350 -400 326 -400 -1 0\nA 313 -400 13 0 360 0\nC 350 -400 \"SKTOCC*\" 375 -400 0 1 32 0 L\nX \"PIN_TEXT\" \"SKTOCC*\" 290 -400 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -400 0 0 32 0 0 0 0 0 1 0 0\nL 350 -500 326 -500 -1 0\nA 313 -500 13 0 360 0\nC 350 -500 \"THERMTRIP*\" 375 -500 0 1 32 0 L\nX \"PIN_TEXT\" \"THERMTRIP*\" 290 -500 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -500 0 0 32 0 0 0 0 0 1 0 0\nL 350 -550 300 -550 -1 0\nC 350 -550 \"VSS_SENSE\" 375 -550 0 1 32 0 L\nX \"PIN_TEXT\" \"VSS_SENSE\" 290 -550 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -550 0 0 32 0 0 0 0 0 1 0 0\nL -350 550 -300 550 -1 0\nC -350 550 \"ISENSE\" -375 550 0 1 32 0 R\nX \"PIN_TEXT\" \"ISENSE\" -290 550 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 550 0 0 32 0 0 2 0 0 1 0 0\nL -350 500 -326 500 -1 0\nA -313 500 13 0 360 0\nC -350 500 \"PREQ*\" -375 500 0 1 32 0 R\nX \"PIN_TEXT\" \"PREQ*\" -290 500 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 500 0 0 32 0 0 2 0 0 1 0 0\nL -350 150 -300 150 -1 0\nC -350 150 \"TDI\" -375 150 0 1 32 0 R\nX \"PIN_TEXT\" \"TDI\" -290 150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 150 0 0 32 0 0 2 0 0 1 0 0\nL -350 100 -300 100 -1 0\nC -350 100 \"TMS\" -375 100 0 1 32 0 R\nX \"PIN_TEXT\" \"TMS\" -290 100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 100 0 0 32 0 0 2 0 0 1 0 0\nL -350 50 -300 50 -1 0\nC -350 50 \"TDO\" -375 50 0 1 32 0 R\nX \"PIN_TEXT\" \"TDO\" -290 50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 50 0 0 32 0 0 2 0 0 1 0 0\nL -350 -250 -300 -250 -1 0\nC -350 -250 \"COMP0\" -375 -250 0 1 32 0 R\nX \"PIN_TEXT\" \"COMP0\" -290 -250 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 -250 0 0 32 0 0 2 0 0 1 0 0\nL 350 -200 300 -200 -1 0\nC 350 -200 \"BCLK_ITP_DN\" 375 -200 0 1 32 0 L\nX \"PIN_TEXT\" \"BCLK_ITP_DN\" 290 -200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -200 0 0 32 0 0 0 0 0 1 0 0\nL 350 150 300 150 -1 0\nC 350 150 \"VID<1>\" 375 150 0 1 32 0 L\nX \"PIN_TEXT\" \"VID[1]\" 290 150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 150 0 0 32 0 0 0 0 0 1 0 0\nL 350 200 300 200 -1 0\nC 350 200 \"VID<0>\" 375 200 0 1 32 0 L\nX \"PIN_TEXT\" \"VID[0]\" 290 200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 200 0 0 32 0 0 0 0 0 1 0 0\nL 350 350 326 350 -1 0\nA 313 350 13 0 360 0\nC 350 350 \"CAT_ERR*\" 375 350 0 1 32 0 L\nX \"PIN_TEXT\" \"CAT_ERR*\" 290 350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 350 0 0 32 0 0 0 0 0 1 0 0\nL 350 0 300 0 -1 0\nC 350 0 \"VID<4>\" 375 0 0 1 32 0 L\nX \"PIN_TEXT\" \"VID[4]\" 290 0 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 0 0 0 32 0 0 0 0 0 1 0 0\nL 350 -300 326 -300 -1 0\nA 313 -300 13 0 360 0\nC 350 -300 \"PRDY*\" 375 -300 0 1 32 0 L\nX \"PIN_TEXT\" \"PRDY*\" 290 -300 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -300 0 0 32 0 0 0 0 0 1 0 0\nL 350 50 300 50 -1 0\nC 350 50 \"VID<3>\" 375 50 0 1 32 0 L\nX \"PIN_TEXT\" \"VID[3]\" 290 50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 50 0 0 32 0 0 0 0 0 1 0 0\nL 350 100 300 100 -1 0\nC 350 100 \"VID<2>\" 375 100 0 1 32 0 L\nX \"PIN_TEXT\" \"VID[2]\" 290 100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 100 0 0 32 0 0 0 0 0 1 0 0\nL 350 -250 300 -250 -1 0\nC 350 -250 \"BCLK_ITP_DP\" 375 -250 0 1 32 0 L\nX \"PIN_TEXT\" \"BCLK_ITP_DP\" 290 -250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -250 0 0 32 0 0 0 0 0 1 0 0\nL -350 200 -300 200 -1 0\nC -350 200 \"TCK\" -375 200 0 1 32 0 R\nX \"PIN_TEXT\" \"TCK\" -290 200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 200 0 0 32 0 0 2 0 0 1 0 0\nL -350 0 -326 0 -1 0\nA -313 0 13 0 360 0\nC -350 0 \"TRST*\" -375 0 0 1 32 0 R\nX \"PIN_TEXT\" \"TRST*\" -290 0 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 0 0 0 32 0 0 2 0 0 1 0 0\nL -350 300 -326 300 -1 0\nA -313 300 13 0 360 0\nC -350 300 \"RESET*\" -375 300 0 1 32 0 R\nX \"PIN_TEXT\" \"RESET*\" -290 300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 300 0 0 32 0 0 2 0 0 1 0 0\nL -350 600 -300 600 -1 0\nC -350 600 \"DDR_VREF\" -375 600 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR_VREF\" -290 600 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 600 0 0 32 0 0 2 0 0 1 0 0\nL -350 650 -326 650 -1 0\nA -313 650 13 0 360 0\nC -350 650 \"DBR*\" -375 650 0 1 32 0 R\nX \"PIN_TEXT\" \"DBR*\" -290 650 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 650 0 0 32 0 0 2 0 0 1 0 0\nL -350 750 -300 750 -1 0\nC -350 750 \"BCLK_DN\" -375 750 0 1 32 0 R\nX \"PIN_TEXT\" \"BCLK_DN\" -290 750 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 750 0 0 32 0 0 2 0 0 1 0 0\nL -350 700 -300 700 -1 0\nC -350 700 \"BCLK_DP\" -375 700 0 1 32 0 R\nX \"PIN_TEXT\" \"BCLK_DP\" -290 700 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 700 0 0 32 0 0 2 0 0 1 0 0\nL -350 -450 -300 -450 -1 0\nC -350 -450 \"FC_AH5\" -375 -450 0 1 32 0 R\nX \"PIN_TEXT\" \"FC_AH5\" -290 -450 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 -450 0 0 32 0 0 2 0 0 1 0 0\nL -350 -400 -300 -400 -1 0\nC -350 -400 \"DDR_COMP<2>\" -375 -400 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR_COMP[2]\" -290 -400 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 -400 0 0 32 0 0 2 0 0 1 0 0\nL -350 -350 -300 -350 -1 0\nC -350 -350 \"DDR_COMP<1>\" -375 -350 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR_COMP[1]\" -290 -350 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 -350 0 0 32 0 0 2 0 0 1 0 0\nL -350 -300 -300 -300 -1 0\nC -350 -300 \"DDR_COMP<0>\" -375 -300 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR_COMP[0]\" -290 -300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 -300 0 0 32 0 0 2 0 0 1 0 0\n\n\n",
        "sym_2": "P \"CDS_LMAN_SYM_OUTLINE\" \"-500,900,500,-900\" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0\nL -500 900 500 900 -1 0\nT -350 -750 0 0 48 0 0 0 0 11 82\nDDR3 BANK 0\nT -350 840 0 0 48 0 0 0 0 10 82\nVIPER_ASIC\nT 0 -840 0 0 32 0 0 1 0 14 0\nSymbol 2 of 10\nL -500 -900 500 -900 -1 0\nL -500 900 -500 -900 -1 0\nL 500 900 500 -900 -1 0\nP \"$LOCATION\" \"?\" 0 920 0 0 48 0 0 1 0 0 1 0 8\nL -550 500 -500 500 -1 0\nC -550 500 \"DDR0_DQS_P<7>\" -575 500 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_P[7]\" -490 500 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 500 0 0 32 0 0 2 0 0 1 0 0\nL -550 450 -526 450 -1 0\nA -513 450 13 0 360 0\nC -550 450 \"DDR0_DQS_M<7>\" -575 450 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_N[7]\" -490 450 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 450 0 0 32 0 0 2 0 0 1 0 0\nL -550 350 -500 350 -1 0\nC -550 350 \"DDR0_DQS_P<6>\" -575 350 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_P[6]\" -490 350 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 350 0 0 32 0 0 2 0 0 1 0 0\nL -550 300 -526 300 -1 0\nA -513 300 13 0 360 0\nC -550 300 \"DDR0_DQS_M<6>\" -575 300 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_N[6]\" -490 300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 300 0 0 32 0 0 2 0 0 1 0 0\nL -550 200 -500 200 -1 0\nC -550 200 \"DDR0_DQS_P<5>\" -575 200 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_P[5]\" -490 200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 200 0 0 32 0 0 2 0 0 1 0 0\nL -550 150 -526 150 -1 0\nA -513 150 13 0 360 0\nC -550 150 \"DDR0_DQS_M<5>\" -575 150 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_N[5]\" -490 150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 150 0 0 32 0 0 2 0 0 1 0 0\nL -550 50 -500 50 -1 0\nC -550 50 \"DDR0_DQS_P<4>\" -575 50 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_P[4]\" -490 50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 50 0 0 32 0 0 2 0 0 1 0 0\nL -550 0 -526 0 -1 0\nA -513 0 13 0 360 0\nC -550 0 \"DDR0_DQS_M<4>\" -575 0 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_N[4]\" -490 0 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 0 0 0 32 0 0 2 0 0 1 0 0\nL -550 -100 -500 -100 -1 0\nC -550 -100 \"DDR0_DQS_P<3>\" -575 -100 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_P[3]\" -490 -100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -100 0 0 32 0 0 2 0 0 1 0 0\nL -550 -150 -526 -150 -1 0\nA -513 -150 13 0 360 0\nC -550 -150 \"DDR0_DQS_M<3>\" -575 -150 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_N[3]\" -490 -150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -150 0 0 32 0 0 2 0 0 1 0 0\nL -550 -250 -500 -250 -1 0\nC -550 -250 \"DDR0_DQS_P<2>\" -575 -250 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_P[2]\" -490 -250 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -250 0 0 32 0 0 2 0 0 1 0 0\nL -550 -300 -526 -300 -1 0\nA -513 -300 13 0 360 0\nC -550 -300 \"DDR0_DQS_M<2>\" -575 -300 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_N[2]\" -490 -300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -300 0 0 32 0 0 2 0 0 1 0 0\nL -550 -400 -500 -400 -1 0\nC -550 -400 \"DDR0_DQS_P<1>\" -575 -400 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_P[1]\" -490 -400 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -400 0 0 32 0 0 2 0 0 1 0 0\nL -550 -450 -526 -450 -1 0\nA -513 -450 13 0 360 0\nC -550 -450 \"DDR0_DQS_M<1>\" -575 -450 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_N[1]\" -490 -450 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -450 0 0 32 0 0 2 0 0 1 0 0\nL -550 -550 -500 -550 -1 0\nC -550 -550 \"DDR0_DQS_P<0>\" -575 -550 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_P[0]\" -490 -550 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -550 0 0 32 0 0 2 0 0 1 0 0\nL -550 -600 -526 -600 -1 0\nA -513 -600 13 0 360 0\nC -550 -600 \"DDR0_DQS_M<0>\" -575 -600 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQS_N[0]\" -490 -600 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -600 0 0 32 0 0 2 0 0 1 0 0\nL 550 200 526 200 -1 0\nA 513 200 13 0 360 0\nC 550 200 \"DDR0_CS_M<3>\" 575 200 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CS_N[3]\" 490 200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 200 0 0 32 0 0 0 0 0 1 0 0\nL 550 -100 526 -100 -1 0\nA 513 -100 13 0 360 0\nC 550 -100 \"DDR0_CS_M<2>\" 575 -100 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CS_N[2]\" 490 -100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -100 0 0 32 0 0 0 0 0 1 0 0\nL 550 -400 526 -400 -1 0\nA 513 -400 13 0 360 0\nC 550 -400 \"DDR0_CS_M<1>\" 575 -400 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CS_N[1]\" 490 -400 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -400 0 0 32 0 0 0 0 0 1 0 0\nL 550 -700 526 -700 -1 0\nA 513 -700 13 0 360 0\nC 550 -700 \"DDR0_CS_M<0>\" 575 -700 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CS_N[0]\" 490 -700 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -700 0 0 32 0 0 0 0 0 1 0 0\nL 550 350 500 350 -1 0\nC 550 350 \"DDR0_CLK_P<3>\" 575 350 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CLK_P[3]\" 490 350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 350 0 0 32 0 0 0 0 0 1 0 0\nL 550 300 526 300 -1 0\nA 513 300 13 0 360 0\nC 550 300 \"DDR0_CLK_M<3>\" 575 300 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CLK_N[3]\" 490 300 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 300 0 0 32 0 0 0 0 0 1 0 0\nL 550 50 500 50 -1 0\nC 550 50 \"DDR0_CLK_P<2>\" 575 50 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CLK_P[2]\" 490 50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 50 0 0 32 0 0 0 0 0 1 0 0\nL 550 0 526 0 -1 0\nA 513 0 13 0 360 0\nC 550 0 \"DDR0_CLK_M<2>\" 575 0 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CLK_N[2]\" 490 0 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 0 0 0 32 0 0 0 0 0 1 0 0\nL 550 -250 500 -250 -1 0\nC 550 -250 \"DDR0_CLK_P<1>\" 575 -250 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CLK_P[1]\" 490 -250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -250 0 0 32 0 0 0 0 0 1 0 0\nL 550 -300 526 -300 -1 0\nA 513 -300 13 0 360 0\nC 550 -300 \"DDR0_CLK_M<1>\" 575 -300 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CLK_N[1]\" 490 -300 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -300 0 0 32 0 0 0 0 0 1 0 0\nL 550 -550 500 -550 -1 0\nC 550 -550 \"DDR0_CLK_P<0>\" 575 -550 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CLK_P[0]\" 490 -550 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -550 0 0 32 0 0 0 0 0 1 0 0\nL 550 -600 526 -600 -1 0\nA 513 -600 13 0 360 0\nC 550 -600 \"DDR0_CLK_M<0>\" 575 -600 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CLK_N[0]\" 490 -600 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -600 0 0 32 0 0 0 0 0 1 0 0\nL 550 250 500 250 -1 0\nC 550 250 \"DDR0_CKE<3>\" 575 250 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CKE[3]\" 490 250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 250 0 0 32 0 0 0 0 0 1 0 0\nL 550 -50 500 -50 -1 0\nC 550 -50 \"DDR0_CKE<2>\" 575 -50 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CKE[2]\" 490 -50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -50 0 0 32 0 0 0 0 0 1 0 0\nL 550 -350 500 -350 -1 0\nC 550 -350 \"DDR0_CKE<1>\" 575 -350 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CKE[1]\" 490 -350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -350 0 0 32 0 0 0 0 0 1 0 0\nL 550 -650 500 -650 -1 0\nC 550 -650 \"DDR0_CKE<0>\" 575 -650 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CKE[0]\" 490 -650 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -650 0 0 32 0 0 0 0 0 1 0 0\nL -550 600 -500 600 -1 0\nC -550 600 \"DDR0_MA<0>\" -575 600 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_MA[0]\" -490 600 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 600 0 0 32 0 0 2 0 0 1 0 0\nL 550 -750 500 -750 -1 0\nC 550 -750 \"DDR0_ODT<0>\" 575 -750 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_ODT[0]\" 490 -750 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -750 0 0 32 0 0 0 0 0 1 0 0\nL 550 -450 500 -450 -1 0\nC 550 -450 \"DDR0_ODT<1>\" 575 -450 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_ODT[1]\" 490 -450 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -450 0 0 32 0 0 0 0 0 1 0 0\nL 550 -150 500 -150 -1 0\nC 550 -150 \"DDR0_ODT<2>\" 575 -150 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_ODT[2]\" 490 -150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -150 0 0 32 0 0 0 0 0 1 0 0\nL 550 150 500 150 -1 0\nC 550 150 \"DDR0_ODT<3>\" 575 150 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_ODT[3]\" 490 150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 150 0 0 32 0 0 0 0 0 1 0 0\nL 550 550 526 550 -1 0\nA 513 550 13 0 360 0\nC 550 550 \"DDR0_RAS*\" 575 550 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_RAS*\" 490 550 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 550 0 0 32 0 0 0 0 0 1 0 0\nL 550 500 526 500 -1 0\nA 513 500 13 0 360 0\nC 550 500 \"DDR0_RESET*\" 575 500 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_RESET*\" 490 500 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 500 0 0 32 0 0 0 0 0 1 0 0\nL 550 450 526 450 -1 0\nA 513 450 13 0 360 0\nC 550 450 \"DDR0_WE*\" 575 450 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_WE*\" 490 450 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 450 0 0 32 0 0 0 0 0 1 0 0\nL 550 600 526 600 -1 0\nA 513 600 13 0 360 0\nC 550 600 \"DDR0_CAS*\" 575 600 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_CAS*\" 490 600 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 600 0 0 32 0 0 0 0 0 1 0 0\nL -550 650 -500 650 -1 0\nC -550 650 \"DDR0_MA<1>\" -575 650 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_MA[1]\" -490 650 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 650 0 0 32 0 0 2 0 0 1 0 0\nL -550 750 -500 750 -1 0\nC -550 750 \"DDR0_DQ<63..0>\" -575 750 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR0_DQ[63..0]\" -490 750 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 750 0 0 32 0 0 2 0 0 0 0 0\nL 550 700 500 700 -1 0\nC 550 700 \"DDR0_BA<2..0>\" 575 700 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_BA[2..0]\" 490 700 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 700 0 0 32 0 0 0 0 0 0 0 0\nL 550 750 500 750 -1 0\nC 550 750 \"DDR0_MA<15..2>\" 575 750 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR0_MA[15..2]\" 490 750 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 750 0 0 32 0 0 0 0 0 0 0 0\n\n\n",
        "sym_3": "P \"CDS_LMAN_SYM_OUTLINE\" \"-500,900,500,-900\" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0\nL -500 900 500 900 -1 0\nT -350 -800 0 0 48 0 0 0 0 11 82\nDDR3 BANK 1\nT -350 840 0 0 48 0 0 0 0 10 82\nVIPER_ASIC\nT 0 -880 0 0 32 0 0 1 0 14 0\nSymbol 3 of 10\nL -500 -900 500 -900 -1 0\nL -500 900 -500 -900 -1 0\nL 500 900 500 -900 -1 0\nP \"$LOCATION\" \"?\" 0 920 0 0 48 0 0 1 0 0 1 0 8\nL 550 700 500 700 -1 0\nC 550 700 \"DDR1_BA<2..0>\" 575 700 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_BA[2..0]\" 490 700 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 700 0 0 32 0 0 0 0 0 0 0 0\nL 550 600 526 600 -1 0\nA 513 600 13 0 360 0\nC 550 600 \"DDR1_CAS*\" 575 600 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CAS*\" 490 600 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 600 0 0 32 0 0 0 0 0 1 0 0\nL 550 -650 500 -650 -1 0\nC 550 -650 \"DDR1_CKE<0>\" 575 -650 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CKE[0]\" 490 -650 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -650 0 0 32 0 0 0 0 0 1 0 0\nL 550 -350 500 -350 -1 0\nC 550 -350 \"DDR1_CKE<1>\" 575 -350 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CKE[1]\" 490 -350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -350 0 0 32 0 0 0 0 0 1 0 0\nL 550 -50 500 -50 -1 0\nC 550 -50 \"DDR1_CKE<2>\" 575 -50 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CKE[2]\" 490 -50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -50 0 0 32 0 0 0 0 0 1 0 0\nL 550 250 500 250 -1 0\nC 550 250 \"DDR1_CKE<3>\" 575 250 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CKE[3]\" 490 250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 250 0 0 32 0 0 0 0 0 1 0 0\nL 550 -600 500 -600 -1 0\nC 550 -600 \"DDR1_CLK_M<0>\" 575 -600 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CLK_N[0]\" 490 -600 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -600 0 0 32 0 0 0 0 0 1 0 0\nL 550 -300 500 -300 -1 0\nC 550 -300 \"DDR1_CLK_M<1>\" 575 -300 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CLK_N[1]\" 490 -300 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -300 0 0 32 0 0 0 0 0 1 0 0\nL 550 0 500 0 -1 0\nC 550 0 \"DDR1_CLK_M<2>\" 575 0 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CLK_N[2]\" 490 0 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 0 0 0 32 0 0 0 0 0 1 0 0\nL 550 300 500 300 -1 0\nC 550 300 \"DDR1_CLK_M<3>\" 575 300 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CLK_N[3]\" 490 300 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 300 0 0 32 0 0 0 0 0 1 0 0\nL 550 -550 500 -550 -1 0\nC 550 -550 \"DDR1_CLK_P<0>\" 575 -550 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CLK_P[0]\" 490 -550 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -550 0 0 32 0 0 0 0 0 1 0 0\nL 550 -250 500 -250 -1 0\nC 550 -250 \"DDR1_CLK_P<1>\" 575 -250 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CLK_P[1]\" 490 -250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -250 0 0 32 0 0 0 0 0 1 0 0\nL 550 50 500 50 -1 0\nC 550 50 \"DDR1_CLK_P<2>\" 575 50 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CLK_P[2]\" 490 50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 50 0 0 32 0 0 0 0 0 1 0 0\nL 550 350 500 350 -1 0\nC 550 350 \"DDR1_CLK_P<3>\" 575 350 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CLK_P[3]\" 490 350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 350 0 0 32 0 0 0 0 0 1 0 0\nL 550 -700 500 -700 -1 0\nC 550 -700 \"DDR1_CS_M<0>\" 575 -700 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CS_N[0]\" 490 -700 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -700 0 0 32 0 0 0 0 0 1 0 0\nL 550 -400 500 -400 -1 0\nC 550 -400 \"DDR1_CS_M<1>\" 575 -400 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CS_N[1]\" 490 -400 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -400 0 0 32 0 0 0 0 0 1 0 0\nL 550 -100 500 -100 -1 0\nC 550 -100 \"DDR1_CS_M<2>\" 575 -100 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CS_N[2]\" 490 -100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -100 0 0 32 0 0 0 0 0 1 0 0\nL 550 200 500 200 -1 0\nC 550 200 \"DDR1_CS_M<3>\" 575 200 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_CS_N[3]\" 490 200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 200 0 0 32 0 0 0 0 0 1 0 0\nL -550 750 -500 750 -1 0\nC -550 750 \"DDR1_DQ<63..0>\" -575 750 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQ[63..0]\" -490 750 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 750 0 0 32 0 0 2 0 0 0 0 0\nL -550 -600 -500 -600 -1 0\nC -550 -600 \"DDR1_DQS_M<0>\" -575 -600 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_N[0]\" -490 -600 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -600 0 0 32 0 0 2 0 0 1 0 0\nL -550 -450 -500 -450 -1 0\nC -550 -450 \"DDR1_DQS_M<1>\" -575 -450 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_N[1]\" -490 -450 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -450 0 0 32 0 0 2 0 0 1 0 0\nL -550 -300 -500 -300 -1 0\nC -550 -300 \"DDR1_DQS_M<2>\" -575 -300 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_N[2]\" -490 -300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -300 0 0 32 0 0 2 0 0 1 0 0\nL -550 -150 -500 -150 -1 0\nC -550 -150 \"DDR1_DQS_M<3>\" -575 -150 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_N[3]\" -490 -150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -150 0 0 32 0 0 2 0 0 1 0 0\nL -550 0 -500 0 -1 0\nC -550 0 \"DDR1_DQS_M<4>\" -575 0 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_N[4]\" -490 0 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 0 0 0 32 0 0 2 0 0 1 0 0\nL -550 150 -500 150 -1 0\nC -550 150 \"DDR1_DQS_M<5>\" -575 150 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_N[5]\" -490 150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 150 0 0 32 0 0 2 0 0 1 0 0\nL -550 300 -500 300 -1 0\nC -550 300 \"DDR1_DQS_M<6>\" -575 300 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_N[6]\" -490 300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 300 0 0 32 0 0 2 0 0 1 0 0\nL -550 450 -500 450 -1 0\nC -550 450 \"DDR1_DQS_M<7>\" -575 450 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_N[7]\" -490 450 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 450 0 0 32 0 0 2 0 0 1 0 0\nL -550 -550 -500 -550 -1 0\nC -550 -550 \"DDR1_DQS_P<0>\" -575 -550 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_P[0]\" -490 -550 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -550 0 0 32 0 0 2 0 0 1 0 0\nL -550 -400 -500 -400 -1 0\nC -550 -400 \"DDR1_DQS_P<1>\" -575 -400 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_P[1]\" -490 -400 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -400 0 0 32 0 0 2 0 0 1 0 0\nL -550 -250 -500 -250 -1 0\nC -550 -250 \"DDR1_DQS_P<2>\" -575 -250 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_P[2]\" -490 -250 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -250 0 0 32 0 0 2 0 0 1 0 0\nL -550 -100 -500 -100 -1 0\nC -550 -100 \"DDR1_DQS_P<3>\" -575 -100 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_P[3]\" -490 -100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -100 0 0 32 0 0 2 0 0 1 0 0\nL -550 50 -500 50 -1 0\nC -550 50 \"DDR1_DQS_P<4>\" -575 50 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_P[4]\" -490 50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 50 0 0 32 0 0 2 0 0 1 0 0\nL -550 200 -500 200 -1 0\nC -550 200 \"DDR1_DQS_P<5>\" -575 200 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_P[5]\" -490 200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 200 0 0 32 0 0 2 0 0 1 0 0\nL -550 350 -500 350 -1 0\nC -550 350 \"DDR1_DQS_P<6>\" -575 350 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_P[6]\" -490 350 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 350 0 0 32 0 0 2 0 0 1 0 0\nL -550 500 -500 500 -1 0\nC -550 500 \"DDR1_DQS_P<7>\" -575 500 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_DQS_P[7]\" -490 500 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 500 0 0 32 0 0 2 0 0 1 0 0\nL -550 600 -500 600 -1 0\nC -550 600 \"DDR1_MA<0>\" -575 600 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_MA[0]\" -490 600 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 600 0 0 32 0 0 2 0 0 1 0 0\nL -550 650 -500 650 -1 0\nC -550 650 \"DDR1_MA<1>\" -575 650 0 1 32 0 R\nX \"PIN_TEXT\" \"DDR1_MA[1]\" -490 650 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 650 0 0 32 0 0 2 0 0 1 0 0\nL 550 750 500 750 -1 0\nC 550 750 \"DDR1_MA<15..2>\" 575 750 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_MA[15..2]\" 490 750 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 750 0 0 32 0 0 0 0 0 0 0 0\nL 550 -750 500 -750 -1 0\nC 550 -750 \"DDR1_ODT<0>\" 575 -750 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_ODT[0]\" 490 -750 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -750 0 0 32 0 0 0 0 0 1 0 0\nL 550 -450 500 -450 -1 0\nC 550 -450 \"DDR1_ODT<1>\" 575 -450 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_ODT[1]\" 490 -450 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -450 0 0 32 0 0 0 0 0 1 0 0\nL 550 -150 500 -150 -1 0\nC 550 -150 \"DDR1_ODT<2>\" 575 -150 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_ODT[2]\" 490 -150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -150 0 0 32 0 0 0 0 0 1 0 0\nL 550 150 500 150 -1 0\nC 550 150 \"DDR1_ODT<3>\" 575 150 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_ODT[3]\" 490 150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 150 0 0 32 0 0 0 0 0 1 0 0\nL 550 550 526 550 -1 0\nA 513 550 13 0 360 0\nC 550 550 \"DDR1_RAS*\" 575 550 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_RAS*\" 490 550 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 550 0 0 32 0 0 0 0 0 1 0 0\nL 550 500 526 500 -1 0\nA 513 500 13 0 360 0\nC 550 500 \"DDR1_RESET*\" 575 500 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_RESET*\" 490 500 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 500 0 0 32 0 0 0 0 0 1 0 0\nL 550 450 526 450 -1 0\nA 513 450 13 0 360 0\nC 550 450 \"DDR1_WE*\" 575 450 0 1 32 0 L\nX \"PIN_TEXT\" \"DDR1_WE*\" 490 450 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 450 0 0 32 0 0 0 0 0 1 0 0\n\n\n",
        "sym_4": "P \"CDS_LMAN_SYM_OUTLINE\" \"-200,700,200,-600\" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0\nL -200 700 200 700 -1 0\nT -175 625 0 0 48 0 0 0 0 10 82\nVIPER GPIO\nT 0 -560 0 0 32 0 0 1 0 14 0\nSymbol 4 of 10\nL -200 -600 200 -600 -1 0\nL -200 700 -200 -600 -1 0\nL 200 700 200 -600 -1 0\nP \"$LOCATION\" \"?\" 0 720 0 0 48 0 0 1 0 0 1 0 8\nL 250 500 200 500 -1 0\nC 250 500 \"GPIO1\" 275 500 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO1\" 190 500 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 500 0 0 32 0 0 0 0 0 1 0 0\nL 250 350 200 350 -1 0\nC 250 350 \"GPIO4\" 275 350 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO4\" 190 350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 350 0 0 32 0 0 0 0 0 1 0 0\nL 250 300 200 300 -1 0\nC 250 300 \"GPIO5\" 275 300 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO5\" 190 300 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 300 0 0 32 0 0 0 0 0 1 0 0\nL 250 200 200 200 -1 0\nC 250 200 \"GPIO7\" 275 200 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO7\" 190 200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 200 0 0 32 0 0 0 0 0 1 0 0\nL 250 150 200 150 -1 0\nC 250 150 \"GPIO8\" 275 150 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO8\" 190 150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 150 0 0 32 0 0 0 0 0 1 0 0\nL 250 100 200 100 -1 0\nC 250 100 \"GPIO9\" 275 100 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO9\" 190 100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 100 0 0 32 0 0 0 0 0 1 0 0\nL 250 50 200 50 -1 0\nC 250 50 \"GPIO10\" 275 50 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO10\" 190 50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 50 0 0 32 0 0 0 0 0 1 0 0\nL 250 0 200 0 -1 0\nC 250 0 \"GPIO11\" 275 0 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO11\" 190 0 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 0 0 0 32 0 0 0 0 0 1 0 0\nL 250 -50 200 -50 -1 0\nC 250 -50 \"GPIO12\" 275 -50 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO12\" 190 -49 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 -49 0 0 32 0 0 0 0 0 1 0 0\nL 250 -100 200 -100 -1 0\nC 250 -100 \"GPIO13\" 275 -100 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO13\" 190 -99 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 -99 0 0 32 0 0 0 0 0 1 0 0\nL 250 -150 200 -150 -1 0\nC 250 -150 \"GPIO14\" 275 -150 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO14\" 190 -149 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 -149 0 0 32 0 0 0 0 0 1 0 0\nL 250 -200 200 -200 -1 0\nC 250 -200 \"GPIO15\" 275 -200 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO15\" 190 -199 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 -199 0 0 32 0 0 0 0 0 1 0 0\nL 250 -250 200 -250 -1 0\nC 250 -250 \"GPIO16\" 275 -250 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO16\" 190 -249 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 -249 0 0 32 0 0 0 0 0 1 0 0\nL 250 -300 200 -300 -1 0\nC 250 -300 \"GPIO17\" 275 -300 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO17\" 190 -299 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 -299 0 0 32 0 0 0 0 0 1 0 0\nL 250 -350 200 -350 -1 0\nC 250 -350 \"GPIO18\" 275 -350 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO18\" 190 -349 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 -349 0 0 32 0 0 0 0 0 1 0 0\nL 250 -400 200 -400 -1 0\nC 250 -400 \"GPIO19\" 275 -400 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO19\" 190 -399 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 -399 0 0 32 0 0 0 0 0 1 0 0\nL 250 -450 200 -450 -1 0\nC 250 -450 \"GPIO20\" 275 -450 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO20\" 190 -449 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 -449 0 0 32 0 0 0 0 0 1 0 0\nL 250 -500 200 -500 -1 0\nC 250 -500 \"GPIO21\" 275 -500 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO21\" 190 -499 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 -499 0 0 32 0 0 0 0 0 1 0 0\nL -250 450 -200 450 -1 0\nC -250 450 \"GPIO22\" -275 450 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO22\" -190 450 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 450 0 0 32 0 0 2 0 0 1 0 0\nL -250 400 -200 400 -1 0\nC -250 400 \"GPIO23\" -275 400 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO23\" -190 400 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 400 0 0 32 0 0 2 0 0 1 0 0\nL -250 350 -200 350 -1 0\nC -250 350 \"GPIO24\" -275 350 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO24\" -190 350 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 350 0 0 32 0 0 2 0 0 1 0 0\nL -250 300 -200 300 -1 0\nC -250 300 \"GPIO25\" -275 300 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO25\" -190 300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 300 0 0 32 0 0 2 0 0 1 0 0\nL -250 150 -200 150 -1 0\nC -250 150 \"GPIO28\" -275 150 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO28\" -190 150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 150 0 0 32 0 0 2 0 0 1 0 0\nL -250 100 -200 100 -1 0\nC -250 100 \"GPIO29\" -275 100 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO29\" -190 99 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 100 0 0 32 0 0 2 0 0 1 0 0\nL -250 50 -200 50 -1 0\nC -250 50 \"GPIO30\" -275 50 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO30\" -190 49 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 50 0 0 32 0 0 2 0 0 1 0 0\nL -250 0 -200 0 -1 0\nC -250 0 \"GPIO31\" -275 0 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO31\" -190 -1 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 0 0 0 32 0 0 2 0 0 1 0 0\nL -250 -50 -200 -50 -1 0\nC -250 -50 \"GPIO32\" -275 -50 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO32\" -190 -50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 -49 0 0 32 0 0 2 0 0 1 0 0\nL -250 -100 -200 -100 -1 0\nC -250 -100 \"GPIO33\" -275 -100 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO33\" -190 -100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 -99 0 0 32 0 0 2 0 0 1 0 0\nL -250 -150 -200 -150 -1 0\nC -250 -150 \"GPIO34\" -275 -150 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO34\" -190 -150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 -149 0 0 32 0 0 2 0 0 1 0 0\nL -250 -200 -200 -200 -1 0\nC -250 -200 \"GPIO35\" -275 -200 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO35\" -190 -200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 -199 0 0 32 0 0 2 0 0 1 0 0\nL -250 -250 -200 -250 -1 0\nC -250 -250 \"GPIO36\" -275 -250 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO36\" -190 -250 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 -249 0 0 32 0 0 2 0 0 1 0 0\nL -250 -300 -200 -300 -1 0\nC -250 -300 \"GPIO37\" -275 -300 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO37\" -190 -300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 -299 0 0 32 0 0 2 0 0 1 0 0\nL -250 -350 -200 -350 -1 0\nC -250 -350 \"GPIO38\" -275 -350 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO38\" -190 -350 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 -349 0 0 32 0 0 2 0 0 1 0 0\nL -250 -400 -200 -400 -1 0\nC -250 -400 \"GPIO39\" -275 -400 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO39\" -190 -400 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 -399 0 0 32 0 0 2 0 0 1 0 0\nL -250 -450 -200 -450 -1 0\nC -250 -450 \"GPIO40\" -275 -450 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO40\" -190 -450 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 -450 0 0 32 0 0 2 0 0 1 0 0\nL -250 200 -200 200 -1 0\nC -250 200 \"GPIO27\" -275 200 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO27\" -190 200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 200 0 0 32 0 0 2 0 0 1 0 0\nL -250 250 -200 250 -1 0\nC -250 250 \"GPIO26\" -275 250 0 1 32 0 R\nX \"PIN_TEXT\" \"GPIO26\" -190 250 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -220 250 0 0 32 0 0 2 0 0 1 0 0\nL 250 250 200 250 -1 0\nC 250 250 \"GPIO6\" 275 250 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO6\" 190 250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 250 0 0 32 0 0 0 0 0 1 0 0\nL 250 400 200 400 -1 0\nC 250 400 \"GPIO3\" 275 400 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO3\" 190 400 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 400 0 0 32 0 0 0 0 0 1 0 0\nL 250 450 200 450 -1 0\nC 250 450 \"GPIO2\" 275 450 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO2\" 190 450 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 450 0 0 32 0 0 0 0 0 1 0 0\nL 250 550 200 550 -1 0\nC 250 550 \"GPIO0\" 275 550 0 1 32 0 L\nX \"PIN_TEXT\" \"GPIO0\" 190 550 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 220 550 0 0 32 0 0 0 0 0 1 0 0\n\n\n",
        "sym_5": "P \"CDS_LMAN_SYM_OUTLINE\" \"-450,1200,450,-1200\" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0\nL 450 1200 450 -1200 -1 0\nL -450 1200 450 1200 -1 0\nL -450 -1200 450 -1200 -1 0\nL -450 1200 -450 -1200 -1 0\nT -425 -1100 0 0 64 0 0 0 0 11 82\nVIDEO PORTS\nT -425 1100 0 0 48 0 0 0 0 10 82\nVIPER_ASIC\nT 0 -1180 0 0 40 0 0 1 0 14 0\nSymbol 5 of 10\nP \"$LOCATION\" \"?\" 0 1220 0 0 64 0 0 1 0 0 1 0 0\nL 500 450 450 450 -1 0\nC 500 450 \"VGA_BGND\" 525 450 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_BGND\" 440 450 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 450 0 0 32 0 0 0 0 0 1 0 0\nL 500 500 450 500 -1 0\nC 500 500 \"VGA_GGND\" 525 500 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_GGND\" 440 500 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 500 0 0 32 0 0 0 0 0 1 0 0\nL -500 150 -450 150 -1 0\nC -500 150 \"HDMI_TDMS_SHLD1\" -525 150 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_TDMS_SHLD1\" -440 150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 150 0 0 32 0 0 2 0 0 1 0 0\nL -500 0 -450 0 -1 0\nC -500 0 \"HDMI_TDMS_CLKP\" -525 0 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_TDMS_CLKP\" -440 0 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 0 0 0 32 0 0 2 0 0 1 0 0\nL -500 -300 -450 -300 -1 0\nC -500 -300 \"HDMI_TDMS_DP<2>\" -525 -300 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_TDMS_DP[2]\" -440 -300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 -299 0 0 32 0 0 2 0 0 1 0 0\nL -500 -200 -450 -200 -1 0\nC -500 -200 \"HDMI_TDMS_DP<1>\" -525 -200 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_TDMS_DP[1]\" -440 -200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 -199 0 0 32 0 0 2 0 0 1 0 0\nL -500 500 -450 500 -1 0\nC -500 500 \"HDMI_HPDTCT\" -525 500 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_HPDTCT\" -440 500 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 500 0 0 32 0 0 2 0 0 1 0 0\nL -500 -100 -450 -100 -1 0\nC -500 -100 \"HDMI_TDMS_DP<0>\" -525 -100 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_TDMS_DP[0]\" -440 -100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 -99 0 0 32 0 0 2 0 0 1 0 0\nL -500 450 -450 450 -1 0\nC -500 450 \"HDMI_CEC\" -525 450 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_CEC\" -440 450 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 450 0 0 32 0 0 2 0 0 1 0 0\nL -500 -150 -450 -150 -1 0\nC -500 -150 \"HDMI_TDMS_DN<0>\" -525 -150 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_TDMS_DN[0]\" -440 -150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 -149 0 0 32 0 0 2 0 0 1 0 0\nL -500 100 -450 100 -1 0\nC -500 100 \"HDMI_TDMS_SHLD2\" -525 100 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_TDMS_SHLD2\" -440 100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 100 0 0 32 0 0 2 0 0 1 0 0\nL -500 200 -450 200 -1 0\nC -500 200 \"HDMI_TDMS_SHLD0\" -525 200 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_TDMS_SHLD0\" -440 200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 200 0 0 32 0 0 2 0 0 1 0 0\nL -500 -50 -450 -50 -1 0\nC -500 -50 \"HDMI_TDMS_CLKN\" -525 -50 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_TDMS_CLKN\" -440 -50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 -49 0 0 32 0 0 2 0 0 1 0 0\nL -500 250 -450 250 -1 0\nC -500 250 \"HDMI_TDMS_CLKSHLD\" -525 250 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_TDMS_CLKSHLD\" -440 250 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 250 0 0 32 0 0 2 0 0 1 0 0\nL -500 350 -450 350 -1 0\nC -500 350 \"HDMI_DDC_DATA\" -525 350 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_DDC_DATA\" -440 350 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 350 0 0 32 0 0 2 0 0 1 0 0\nL -500 400 -450 400 -1 0\nC -500 400 \"HDMI_DDC_CLK\" -525 400 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_DDC_CLK\" -440 400 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 400 0 0 32 0 0 2 0 0 1 0 0\nL -500 -350 -450 -350 -1 0\nC -500 -350 \"HDMI_TDMS_DN<2>\" -525 -350 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_TDMS_DN[2]\" -440 -350 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 -349 0 0 32 0 0 2 0 0 1 0 0\nL -500 -250 -450 -250 -1 0\nC -500 -250 \"HDMI_TDMS_DN<1>\" -525 -250 0 1 32 0 R\nX \"PIN_TEXT\" \"HDMI_TDMS_DN[1]\" -440 -250 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -470 -249 0 0 32 0 0 2 0 0 1 0 0\nL 500 -850 450 -850 -1 0\nC 500 -850 \"DVI_TDMS_DP<3>\" 525 -850 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_DP[3]\" 440 -850 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -849 0 0 32 0 0 0 0 0 1 0 0\nL 500 -800 450 -800 -1 0\nC 500 -800 \"DVI_TDMS_DN<2>\" 525 -800 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_DN[2]\" 440 -800 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -799 0 0 32 0 0 0 0 0 1 0 0\nL 500 -1000 450 -1000 -1 0\nC 500 -1000 \"DVI_TDMS_DN<4>\" 525 -1000 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_DN[4]\" 440 -1000 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -999 0 0 32 0 0 0 0 0 1 0 0\nL 500 -1050 450 -1050 -1 0\nC 500 -1050 \"DVI_TDMS_DP<5>\" 525 -1050 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_DP[5]\" 440 -1050 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -1049 0 0 32 0 0 0 0 0 1 0 0\nL 500 -900 450 -900 -1 0\nC 500 -900 \"DVI_TDMS_DN<3>\" 525 -900 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_DN[3]\" 440 -900 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -899 0 0 32 0 0 0 0 0 1 0 0\nL 500 -950 450 -950 -1 0\nC 500 -950 \"DVI_TDMS_DP<4>\" 525 -950 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_DP[4]\" 440 -950 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -949 0 0 32 0 0 0 0 0 1 0 0\nL 500 1050 450 1050 -1 0\nC 500 1050 \"VGA_RVID\" 525 1050 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_RVID\" 440 1050 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 1050 0 0 32 0 0 0 0 0 1 0 0\nL 500 1000 450 1000 -1 0\nC 500 1000 \"VGA_GVID\" 525 1000 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_GVID\" 440 1000 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 1000 0 0 32 0 0 0 0 0 1 0 0\nL 500 650 450 650 -1 0\nC 500 650 \"VGA_HSYNC\" 525 650 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_HSYNC\" 440 650 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 650 0 0 32 0 0 0 0 0 1 0 0\nL 500 550 450 550 -1 0\nC 500 550 \"VGA_RGND\" 525 550 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_RGND\" 440 550 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 550 0 0 32 0 0 0 0 0 1 0 0\nL 500 750 450 750 -1 0\nC 500 750 \"VGA_ID0\" 525 750 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_ID0\" 440 750 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 750 0 0 32 0 0 0 0 0 1 0 0\nL 500 800 450 800 -1 0\nC 500 800 \"VGA_ID1\" 525 800 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_ID1\" 440 800 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 800 0 0 32 0 0 0 0 0 1 0 0\nL 500 850 450 850 -1 0\nC 500 850 \"VGA_ID2\" 525 850 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_ID2\" 440 850 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 850 0 0 32 0 0 0 0 0 1 0 0\nL 500 -1100 450 -1100 -1 0\nC 500 -1100 \"DVI_TDMS_DN<5>\" 525 -1100 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_DN[5]\" 440 -1100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -1099 0 0 32 0 0 0 0 0 1 0 0\nL 500 950 450 950 -1 0\nC 500 950 \"VGA_BVID\" 525 950 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_BVID\" 440 950 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 950 0 0 32 0 0 0 0 0 1 0 0\nL 500 900 450 900 -1 0\nC 500 900 \"VGA_ID3\" 525 900 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_ID3\" 440 900 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 900 0 0 32 0 0 0 0 0 1 0 0\nL 500 600 450 600 -1 0\nC 500 600 \"VGA_VSYNC\" 525 600 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_VSYNC\" 440 600 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 600 0 0 32 0 0 0 0 0 1 0 0\nL 500 -750 450 -750 -1 0\nC 500 -750 \"DVI_TDMS_DP<2>\" 525 -750 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_DP[2]\" 440 -750 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -749 0 0 32 0 0 0 0 0 1 0 0\nL 500 -700 450 -700 -1 0\nC 500 -700 \"DVI_TDMS_DN<1>\" 525 -700 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_DN[1]\" 440 -700 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -699 0 0 32 0 0 0 0 0 1 0 0\nL 500 -650 450 -650 -1 0\nC 500 -650 \"DVI_TDMS_DP<1>\" 525 -650 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_DP[1]\" 440 -650 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -649 0 0 32 0 0 0 0 0 1 0 0\nL 500 -600 450 -600 -1 0\nC 500 -600 \"DVI_TDMS_DN<0>\" 525 -600 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_DN[0]\" 440 -600 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -599 0 0 32 0 0 0 0 0 1 0 0\nL 500 -550 450 -550 -1 0\nC 500 -550 \"DVI_TDMS_DP<0>\" 525 -550 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_DP[0]\" 440 -550 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -549 0 0 32 0 0 0 0 0 1 0 0\nL 500 -450 450 -450 -1 0\nC 500 -450 \"DVI_TDMS_SHLD05\" 525 -450 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_SHLD05\" 440 -450 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -449 0 0 32 0 0 0 0 0 1 0 0\nL 500 -400 450 -400 -1 0\nC 500 -400 \"DVI_TDMS_SHLD24\" 525 -400 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_SHLD24\" 440 -400 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -399 0 0 32 0 0 0 0 0 1 0 0\nL 500 -350 450 -350 -1 0\nC 500 -350 \"DVI_TDMS_SHLD13\" 525 -350 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_SHLD13\" 440 -350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -349 0 0 32 0 0 0 0 0 1 0 0\nL 500 -250 450 -250 -1 0\nC 500 -250 \"DVI_TDMS_CLK_SHLD\" 525 -250 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_CLK_SHLD\" 440 -250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -249 0 0 32 0 0 0 0 0 1 0 0\nL 500 -50 450 -50 -1 0\nC 500 -50 \"DVI_A_HORZ_SYNC\" 525 -50 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_A_HORZ_SYNC\" 440 -50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -49 0 0 32 0 0 0 0 0 1 0 0\nL 500 -100 450 -100 -1 0\nC 500 -100 \"DVI_A_GND_RTN\" 525 -100 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_A_GND_RTN\" 440 -100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -99 0 0 32 0 0 0 0 0 1 0 0\nL 500 -150 450 -150 -1 0\nC 500 -150 \"DVI_TDMS_CLKP\" 525 -150 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_CLKP\" 440 -150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -149 0 0 32 0 0 0 0 0 1 0 0\nL 500 -200 450 -200 -1 0\nC 500 -200 \"DVI_TDMS_CLKN\" 525 -200 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_TDMS_CLKN\" 440 -200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 -199 0 0 32 0 0 0 0 0 1 0 0\nL 500 0 450 0 -1 0\nC 500 0 \"DVI_ANALOG_BLUE\" 525 0 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_ANALOG_BLUE\" 440 0 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 0 0 0 32 0 0 0 0 0 1 0 0\nL 500 50 450 50 -1 0\nC 500 50 \"DVI_ANALOG_GRN\" 525 50 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_ANALOG_GRN\" 440 50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 50 0 0 32 0 0 0 0 0 1 0 0\nL 500 100 450 100 -1 0\nC 500 100 \"DVI_ANALOG_RED\" 525 100 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_ANALOG_RED\" 440 100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 100 0 0 32 0 0 0 0 0 1 0 0\nL 500 150 450 150 -1 0\nC 500 150 \"DVI_VSYNC\" 525 150 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_VSYNC\" 440 150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 150 0 0 32 0 0 0 0 0 1 0 0\nL 500 200 450 200 -1 0\nC 500 200 \"DVI_DDC_DATA\" 525 200 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_DDC_DATA\" 440 200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 200 0 0 32 0 0 0 0 0 1 0 0\nL 500 250 450 250 -1 0\nC 500 250 \"DVI_DDC_CLK\" 525 250 0 1 32 0 L\nX \"PIN_TEXT\" \"DVI_DDC_CLK\" 440 250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 250 0 0 32 0 0 0 0 0 1 0 0\nL 500 400 450 400 -1 0\nC 500 400 \"VGA_SGND\" 525 400 0 1 32 0 L\nX \"PIN_TEXT\" \"VGA_SGND\" 440 400 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 470 400 0 0 32 0 0 0 0 0 1 0 0\n\n\n",
        "sym_6": "P \"CDS_LMAN_SYM_OUTLINE\" \"-300,300,300,-200\" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0\nL -300 -200 300 -200 -1 0\nT -275 225 0 0 48 0 0 0 0 10 82\nVIPER_ASIC\nT 0 -180 0 0 32 0 0 1 0 14 0\nSymbol 6 of 10\nL -300 300 300 300 -1 0\nL -300 300 -300 -200 -1 0\nL 300 300 300 -200 -1 0\nP \"$LOCATION\" \"?\" 0 320 0 0 48 0 0 1 0 0 1 0 8\nL 350 100 300 100 -1 0\nC 350 100 \"VTT_VID3\" 375 100 0 1 32 0 L\nX \"PIN_TEXT\" \"VTT_VID3\" 290 100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 100 0 0 32 0 0 0 0 0 1 0 0\nL 350 50 300 50 -1 0\nC 350 50 \"VTT_VID2\" 375 50 0 1 32 0 L\nX \"PIN_TEXT\" \"VTT_VID2\" 290 50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 50 0 0 32 0 0 0 0 0 1 0 0\nL 350 -50 300 -50 -1 0\nC 350 -50 \"VTT_SENSE\" 375 -50 0 1 32 0 L\nX \"PIN_TEXT\" \"VTT_SENSE\" 290 -50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -49 0 0 32 0 0 0 0 0 1 0 0\nL 350 -100 300 -100 -1 0\nC 350 -100 \"VCC_SENSE\" 375 -100 0 1 32 0 L\nX \"PIN_TEXT\" \"VCC_SENSE\" 290 -100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 -99 0 0 32 0 0 0 0 0 1 0 0\nL -350 50 -300 50 -1 0\nC -350 50 \"VCCPWRGOOD\" -375 50 0 1 32 0 R\nX \"PIN_TEXT\" \"VCCPWRGOOD\" -290 50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 50 0 0 32 0 0 2 0 0 1 0 0\nL -350 0 -300 0 -1 0\nC -350 0 \"VDDPWRGOOD\" -375 0 0 1 32 0 R\nX \"PIN_TEXT\" \"VDDPWRGOOD\" -290 0 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 0 0 0 32 0 0 2 0 0 1 0 0\nL -350 -50 -300 -50 -1 0\nC -350 -50 \"VTTPWRGOOD\" -375 -50 0 1 32 0 R\nX \"PIN_TEXT\" \"VTTPWRGOOD\" -290 -50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -320 -49 0 0 32 0 0 2 0 0 1 0 0\nL 350 150 300 150 -1 0\nC 350 150 \"VTT_VID4\" 375 150 0 1 32 0 L\nX \"PIN_TEXT\" \"VTT_VID4\" 290 150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 320 150 0 0 32 0 0 0 0 0 1 0 0\n\n\n",
        "sym_7": "P \"CDS_LMAN_SYM_OUTLINE\" \"-350,350,350,-250\" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0\nL -350 -250 350 -250 -1 0\nL -350 350 -350 -250 -1 0\nL 350 350 350 -250 -1 0\nL -350 350 350 350 -1 0\nT -325 -225 0 0 48 0 0 0 0 4 82\nUSB3\nT -325 275 0 0 48 0 0 0 0 10 82\nVIPER_ASIC\nT 0 -230 0 0 32 0 0 1 0 14 0\nSymbol 7 of 10\nP \"$LOCATION\" \"?\" 0 370 0 0 48 0 0 1 0 0 1 0 8\nL -400 -150 -376 -150 -1 0\nA -363 -150 13 0 360 0\nC -400 -150 \"USB3_RXN<0>\" -425 -150 0 1 32 0 R\nX \"PIN_TEXT\" \"USB3_RXN[0]\" -340 -150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 -149 0 0 32 0 0 2 0 0 1 0 0\nL -400 -100 -350 -100 -1 0\nC -400 -100 \"USB3_RXP<0>\" -425 -100 0 1 32 0 R\nX \"PIN_TEXT\" \"USB3_RXP[0]\" -340 -100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 -100 0 0 32 0 0 2 0 0 1 0 0\nL -400 -50 -376 -50 -1 0\nA -363 -50 13 0 360 0\nC -400 -50 \"USB3_RXN<1>\" -425 -50 0 1 32 0 R\nX \"PIN_TEXT\" \"USB3_RXN[1]\" -340 -50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 -50 0 0 32 0 0 2 0 0 1 0 0\nL -400 0 -350 0 -1 0\nC -400 0 \"USB3_RXP<1>\" -425 0 0 1 32 0 R\nX \"PIN_TEXT\" \"USB3_RXP[1]\" -340 0 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 0 0 0 32 0 0 2 0 0 1 0 0\nL -400 50 -376 50 -1 0\nA -363 50 13 0 360 0\nC -400 50 \"USB3_RXN<2>\" -425 50 0 1 32 0 R\nX \"PIN_TEXT\" \"USB3_RXN[2]\" -340 50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 50 0 0 32 0 0 2 0 0 1 0 0\nL -400 100 -350 100 -1 0\nC -400 100 \"USB3_RXP<2>\" -425 100 0 1 32 0 R\nX \"PIN_TEXT\" \"USB3_RXP[2]\" -340 100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 100 0 0 32 0 0 2 0 0 1 0 0\nL -400 150 -376 150 -1 0\nA -363 150 13 0 360 0\nC -400 150 \"USB3_RXN<3>\" -425 150 0 1 32 0 R\nX \"PIN_TEXT\" \"USB3_RXN[3]\" -340 150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 150 0 0 32 0 0 2 0 0 1 0 0\nL 400 -150 376 -150 -1 0\nA 363 -150 13 0 360 0\nC 400 -150 \"USB3_TXN<0>\" 425 -150 0 1 32 0 L\nX \"PIN_TEXT\" \"USB3_TXN[0]\" 340 -150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 -150 0 0 32 0 0 0 0 0 1 0 0\nL 400 -100 350 -100 -1 0\nC 400 -100 \"USB3_TXP<0>\" 425 -100 0 1 32 0 L\nX \"PIN_TEXT\" \"USB3_TXP[0]\" 340 -100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 -100 0 0 32 0 0 0 0 0 1 0 0\nL 400 -50 376 -50 -1 0\nA 363 -50 13 0 360 0\nC 400 -50 \"USB3_TXN<1>\" 425 -50 0 1 32 0 L\nX \"PIN_TEXT\" \"USB3_TXN[1]\" 340 -50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 -50 0 0 32 0 0 0 0 0 1 0 0\nL 400 0 350 0 -1 0\nC 400 0 \"USB3_TXP<1>\" 425 0 0 1 32 0 L\nX \"PIN_TEXT\" \"USB3_TXP[1]\" 340 0 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 0 0 0 32 0 0 0 0 0 1 0 0\nL 400 50 376 50 -1 0\nA 363 50 13 0 360 0\nC 400 50 \"USB3_TXN<2>\" 425 50 0 1 32 0 L\nX \"PIN_TEXT\" \"USB3_TXN[2]\" 340 50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 50 0 0 32 0 0 0 0 0 1 0 0\nL 400 100 350 100 -1 0\nC 400 100 \"USB3_TXP<2>\" 425 100 0 1 32 0 L\nX \"PIN_TEXT\" \"USB3_TXP[2]\" 340 100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 100 0 0 32 0 0 0 0 0 1 0 0\nL 400 150 376 150 -1 0\nA 363 150 13 0 360 0\nC 400 150 \"USB3_TXN<3>\" 425 150 0 1 32 0 L\nX \"PIN_TEXT\" \"USB3_TXN[3]\" 340 150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 150 0 0 32 0 0 0 0 0 1 0 0\nL 400 200 350 200 -1 0\nC 400 200 \"USB3_TXP<3>\" 425 200 0 1 32 0 L\nX \"PIN_TEXT\" \"USB3_TXP[3]\" 340 200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 200 0 0 32 0 0 0 0 0 1 0 0\nL -400 200 -350 200 -1 0\nC -400 200 \"USB3_RXP<3>\" -425 200 0 1 32 0 R\nX \"PIN_TEXT\" \"USB3_RXP[3]\" -340 200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 200 0 0 32 0 0 2 0 0 1 0 0\n\n\n",
        "sym_8": "P \"CDS_LMAN_SYM_OUTLINE\" \"-350,550,350,-500\" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0\nL -350 550 -350 -500 -1 0\nL -350 550 350 550 -1 0\nL -350 -500 350 -500 -1 0\nL 350 550 350 -500 -1 0\nT -325 -430 0 0 48 0 0 0 0 10 82\nPCIE PORTS\nT -325 480 0 0 48 0 0 0 0 10 82\nVIPER_ASIC\nT 0 -480 0 0 32 0 0 1 0 14 0\nSymbol 8 of 10\nP \"$LOCATION\" \"?\" 0 570 0 0 48 0 0 1 0 0 1 0 8\nL -400 350 -376 350 -1 0\nA -363 350 13 0 360 0\nC -400 350 \"PCIE_RXN<7>\" -425 350 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXN[7]\" -340 350 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 350 0 0 32 0 0 2 0 0 1 0 0\nL -400 300 -350 300 -1 0\nC -400 300 \"PCIE_RXP<6>\" -425 300 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXP[6]\" -340 300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 300 0 0 32 0 0 2 0 0 1 0 0\nL -400 250 -376 250 -1 0\nA -363 250 13 0 360 0\nC -400 250 \"PCIE_RXN<6>\" -425 250 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXN[6]\" -340 250 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 250 0 0 32 0 0 2 0 0 1 0 0\nL 400 -350 376 -350 -1 0\nA 363 -350 13 0 360 0\nC 400 -350 \"PCIE_TXN<0>\" 425 -350 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXN[0]\" 340 -350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 -349 0 0 32 0 0 0 0 0 1 0 0\nL 400 150 376 150 -1 0\nA 363 150 13 0 360 0\nC 400 150 \"PCIE_TXN<5>\" 425 150 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXN[5]\" 340 150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 150 0 0 32 0 0 0 0 0 1 0 0\nL 400 100 350 100 -1 0\nC 400 100 \"PCIE_TXP<4>\" 425 100 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXP[4]\" 340 100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 100 0 0 32 0 0 0 0 0 1 0 0\nL 400 50 376 50 -1 0\nA 363 50 13 0 360 0\nC 400 50 \"PCIE_TXN<4>\" 425 50 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXN[4]\" 340 50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 50 0 0 32 0 0 0 0 0 1 0 0\nL 400 0 350 0 -1 0\nC 400 0 \"PCIE_TXP<3>\" 425 0 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXP[3]\" 340 0 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 0 0 0 32 0 0 0 0 0 1 0 0\nL 400 -50 376 -50 -1 0\nA 363 -50 13 0 360 0\nC 400 -50 \"PCIE_TXN<3>\" 425 -50 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXN[3]\" 340 -50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 -49 0 0 32 0 0 0 0 0 1 0 0\nL 400 -100 350 -100 -1 0\nC 400 -100 \"PCIE_TXP<2>\" 425 -100 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXP[2]\" 340 -100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 -99 0 0 32 0 0 0 0 0 1 0 0\nL -400 -350 -376 -350 -1 0\nA -363 -350 13 0 360 0\nC -400 -350 \"PCIE_RXN<0>\" -425 -350 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXN[0]\" -340 -350 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 -349 0 0 32 0 0 2 0 0 1 0 0\nL -400 -300 -350 -300 -1 0\nC -400 -300 \"PCIE_RXP<0>\" -425 -300 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXP[0]\" -340 -300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 -299 0 0 32 0 0 2 0 0 1 0 0\nL -400 -250 -376 -250 -1 0\nA -363 -250 13 0 360 0\nC -400 -250 \"PCIE_RXN<1>\" -425 -250 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXN[1]\" -340 -250 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 -249 0 0 32 0 0 2 0 0 1 0 0\nL -400 -200 -350 -200 -1 0\nC -400 -200 \"PCIE_RXP<1>\" -425 -200 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXP[1]\" -340 -200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 -199 0 0 32 0 0 2 0 0 1 0 0\nL -400 100 -350 100 -1 0\nC -400 100 \"PCIE_RXP<4>\" -425 100 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXP[4]\" -340 100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 100 0 0 32 0 0 2 0 0 1 0 0\nL -400 200 -350 200 -1 0\nC -400 200 \"PCIE_RXP<5>\" -425 200 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXP[5]\" -340 200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 200 0 0 32 0 0 2 0 0 1 0 0\nL -400 150 -376 150 -1 0\nA -363 150 13 0 360 0\nC -400 150 \"PCIE_RXN<5>\" -425 150 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXN[5]\" -340 150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 150 0 0 32 0 0 2 0 0 1 0 0\nL 400 350 376 350 -1 0\nA 363 350 13 0 360 0\nC 400 350 \"PCIE_TXN<7>\" 425 350 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXN[7]\" 340 350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 350 0 0 32 0 0 0 0 0 1 0 0\nL 400 250 376 250 -1 0\nA 363 250 13 0 360 0\nC 400 250 \"PCIE_TXN<6>\" 425 250 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXN[6]\" 340 250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 250 0 0 32 0 0 0 0 0 1 0 0\nL 400 200 350 200 -1 0\nC 400 200 \"PCIE_TXP<5>\" 425 200 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXP[5]\" 340 200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 200 0 0 32 0 0 0 0 0 1 0 0\nL 400 -150 376 -150 -1 0\nA 363 -150 13 0 360 0\nC 400 -150 \"PCIE_TXN<2>\" 425 -150 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXN[2]\" 340 -150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 -149 0 0 32 0 0 0 0 0 1 0 0\nL 400 -250 376 -250 -1 0\nA 363 -250 13 0 360 0\nC 400 -250 \"PCIE_TXN<1>\" 425 -250 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXN[1]\" 340 -250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 -249 0 0 32 0 0 0 0 0 1 0 0\nL -400 -150 -376 -150 -1 0\nA -363 -150 13 0 360 0\nC -400 -150 \"PCIE_RXN<2>\" -425 -150 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXN[2]\" -340 -150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 -149 0 0 32 0 0 2 0 0 1 0 0\nL 400 -200 350 -200 -1 0\nC 400 -200 \"PCIE_TXP<1>\" 425 -200 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXP[1]\" 340 -200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 -199 0 0 32 0 0 0 0 0 1 0 0\nL 400 -300 350 -300 -1 0\nC 400 -300 \"PCIE_TXP<0>\" 425 -300 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXP[0]\" 340 -300 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 -299 0 0 32 0 0 0 0 0 1 0 0\nL 400 400 350 400 -1 0\nC 400 400 \"PCIE_TXP<7>\" 425 400 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXP[7]\" 340 400 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 400 0 0 32 0 0 0 0 0 1 0 0\nL 400 300 350 300 -1 0\nC 400 300 \"PCIE_TXP<6>\" 425 300 0 1 32 0 L\nX \"PIN_TEXT\" \"PCIE_TXP[6]\" 340 300 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 370 300 0 0 32 0 0 0 0 0 1 0 0\nL -400 400 -350 400 -1 0\nC -400 400 \"PCIE_RXP<7>\" -425 400 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXP[7]\" -340 400 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 400 0 0 32 0 0 2 0 0 1 0 0\nL -400 -100 -350 -100 -1 0\nC -400 -100 \"PCIE_RXP<2>\" -425 -100 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXP[2]\" -340 -100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 -99 0 0 32 0 0 2 0 0 1 0 0\nL -400 -50 -376 -50 -1 0\nA -363 -50 13 0 360 0\nC -400 -50 \"PCIE_RXN<3>\" -425 -50 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXN[3]\" -340 -50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 -49 0 0 32 0 0 2 0 0 1 0 0\nL -400 0 -350 0 -1 0\nC -400 0 \"PCIE_RXP<3>\" -425 0 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXP[3]\" -340 0 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 0 0 0 32 0 0 2 0 0 1 0 0\nL -400 50 -376 50 -1 0\nA -363 50 13 0 360 0\nC -400 50 \"PCIE_RXN<4>\" -425 50 0 1 32 0 R\nX \"PIN_TEXT\" \"PCIE_RXN[4]\" -340 50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -370 50 0 0 32 0 0 2 0 0 1 0 0\n\n\n",
        "sym_9": "P \"CDS_LMAN_SYM_OUTLINE\" \"-500,750,500,-800\" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0\nL -500 -800 500 -800 -1 0\nL -500 750 500 750 -1 0\nT -450 -680 0 0 64 0 0 0 0 10 82\nSATA PORTS\nT -450 680 0 0 48 0 0 0 0 10 82\nVIPER_ASIC\nT 0 -780 0 0 32 0 0 1 0 14 0\nSymbol 9 of 10\nL -500 750 -500 -800 -1 0\nL 500 750 500 -800 -1 0\nP \"$LOCATION\" \"?\" 0 770 0 0 48 0 0 1 0 0 1 0 0\nL -550 250 -500 250 -1 0\nC -550 250 \"SATA3_COMPI\" -575 250 0 1 32 0 R\nX \"PIN_TEXT\" \"SATA3_COMPI\" -490 250 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 250 0 0 32 0 0 2 0 0 1 0 0\nL -550 200 -500 200 -1 0\nC -550 200 \"SATA3_COMPO\" -575 200 0 1 32 0 R\nX \"PIN_TEXT\" \"SATA3_COMPO\" -490 200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 200 0 0 32 0 0 2 0 0 1 0 0\nL -550 150 -500 150 -1 0\nC -550 150 \"SATA_BIAS\" -575 150 0 1 32 0 R\nX \"PIN_TEXT\" \"SATA_BIAS\" -490 150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 150 0 0 32 0 0 2 0 0 1 0 0\nL -550 -100 -500 -100 -1 0\nC -550 -100 \"SDATAOUT0\" -575 -100 0 1 32 0 R\nX \"PIN_TEXT\" \"SDATAOUT0\" -490 -100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -100 0 0 32 0 0 2 0 0 1 0 0\nL -550 -150 -500 -150 -1 0\nC -550 -150 \"SDATAOUT1\" -575 -150 0 1 32 0 R\nX \"PIN_TEXT\" \"SDATAOUT1\" -490 -150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -150 0 0 32 0 0 2 0 0 1 0 0\nL -550 -200 -500 -200 -1 0\nC -550 -200 \"SLOAD\" -575 -200 0 1 32 0 R\nX \"PIN_TEXT\" \"SLOAD\" -490 -200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -200 0 0 32 0 0 2 0 0 1 0 0\nL -550 100 -500 100 -1 0\nC -550 100 \"SATA_COMPI\" -575 100 0 1 32 0 R\nX \"PIN_TEXT\" \"SATA_COMPI\" -490 100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 100 0 0 32 0 0 2 0 0 1 0 0\nL -550 50 -500 50 -1 0\nC -550 50 \"SATA_COMPO\" -575 50 0 1 32 0 R\nX \"PIN_TEXT\" \"SATA_COMPO\" -490 50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 50 0 0 32 0 0 2 0 0 1 0 0\nL -550 0 -500 0 -1 0\nC -550 0 \"SATA_CLK\" -575 0 0 1 32 0 R\nX \"PIN_TEXT\" \"SATA_CLK\" -490 0 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 0 0 0 32 0 0 2 0 0 1 0 0\nL -550 -50 -526 -50 -1 0\nA -513 -50 13 0 360 0\nC -550 -50 \"SATA_LED*\" -575 -50 0 1 32 0 R\nX \"PIN_TEXT\" \"SATA_LED*\" -490 -50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -50 0 0 32 0 0 2 0 0 1 0 0\nL 550 -700 500 -700 -1 0\nC 550 -700 \"SATA_RXP<0>\" 575 -700 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_RXP[0]\" 490 -700 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -700 0 0 32 0 0 0 0 0 1 0 0\nL 550 -750 526 -750 -1 0\nA 513 -750 13 0 360 0\nC 550 -750 \"SATA_RXN<0>\" 575 -750 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_RXN[0]\" 490 -750 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -750 0 0 32 0 0 0 0 0 1 0 0\nL 550 -500 526 -500 -1 0\nA 513 -500 13 0 360 0\nC 550 -500 \"SATA_RXN<1>\" 575 -500 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_RXN[1]\" 490 -500 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -500 0 0 32 0 0 0 0 0 1 0 0\nL 550 -200 500 -200 -1 0\nC 550 -200 \"SATA_RXP<2>\" 575 -200 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_RXP[2]\" 490 -200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -200 0 0 32 0 0 0 0 0 1 0 0\nL 550 0 526 0 -1 0\nA 513 0 13 0 360 0\nC 550 0 \"SATA_RXN<3>\" 575 0 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_RXN[3]\" 490 0 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 0 0 0 32 0 0 0 0 0 1 0 0\nL 550 550 500 550 -1 0\nC 550 550 \"SATA_RXP<5>\" 575 550 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_RXP[5]\" 490 550 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 550 0 0 32 0 0 0 0 0 1 0 0\nL 550 500 526 500 -1 0\nA 513 500 13 0 360 0\nC 550 500 \"SATA_RXN<5>\" 575 500 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_RXN[5]\" 490 500 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 500 0 0 32 0 0 0 0 0 1 0 0\nL 550 -600 500 -600 -1 0\nC 550 -600 \"SATA_TXP<0>\" 575 -600 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_TXP[0]\" 490 -599 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -600 0 0 32 0 0 0 0 0 1 0 0\nL 550 -650 526 -650 -1 0\nA 513 -650 13 0 360 0\nC 550 -650 \"SATA_TXN<0>\" 575 -650 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_TXN[0]\" 490 -649 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -650 0 0 32 0 0 0 0 0 1 0 0\nL 550 -350 500 -350 -1 0\nC 550 -350 \"SATA_TXP<1>\" 575 -350 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_TXP[1]\" 490 -349 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -350 0 0 32 0 0 0 0 0 1 0 0\nL 550 -100 500 -100 -1 0\nC 550 -100 \"SATA_TXP<2>\" 575 -100 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_TXP[2]\" 490 -100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -100 0 0 32 0 0 0 0 0 1 0 0\nL 550 -150 526 -150 -1 0\nA 513 -150 13 0 360 0\nC 550 -150 \"SATA_TXN<2>\" 575 -150 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_TXN[2]\" 490 -150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -150 0 0 32 0 0 0 0 0 1 0 0\nL 550 150 500 150 -1 0\nC 550 150 \"SATA_TXP<3>\" 575 150 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_TXP[3]\" 490 150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 150 0 0 32 0 0 0 0 0 1 0 0\nL 550 100 526 100 -1 0\nA 513 100 13 0 360 0\nC 550 100 \"SATA_TXN<3>\" 575 100 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_TXN[3]\" 490 100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 100 0 0 32 0 0 0 0 0 1 0 0\nL 550 -400 526 -400 -1 0\nA 513 -400 13 0 360 0\nC 550 -400 \"SATA_TXN<1>\" 575 -400 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_TXN[1]\" 490 -399 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -400 0 0 32 0 0 0 0 0 1 0 0\nL 550 650 500 650 -1 0\nC 550 650 \"SATA_TXP<5>\" 575 650 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_TXP[5]\" 490 650 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 650 0 0 32 0 0 0 0 0 1 0 0\nL 550 600 526 600 -1 0\nA 513 600 13 0 360 0\nC 550 600 \"SATA_TXN<5>\" 575 600 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_TXN[5]\" 490 600 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 600 0 0 32 0 0 0 0 0 1 0 0\nL 550 350 526 350 -1 0\nA 513 350 13 0 360 0\nC 550 350 \"SATA_TXN<4>\" 575 350 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_TXN[4]\" 490 350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 350 0 0 32 0 0 0 0 0 1 0 0\nL 550 400 500 400 -1 0\nC 550 400 \"SATA_TXP<4>\" 575 400 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_TXP[4]\" 490 400 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 400 0 0 32 0 0 0 0 0 1 0 0\nL 550 -250 526 -250 -1 0\nA 513 -250 13 0 360 0\nC 550 -250 \"SATA_RXN<2>\" 575 -250 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_RXN[2]\" 490 -250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -250 0 0 32 0 0 0 0 0 1 0 0\nL 550 300 500 300 -1 0\nC 550 300 \"SATA_RXP<4>\" 575 300 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_RXP[4]\" 490 300 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 300 0 0 32 0 0 0 0 0 1 0 0\nL 550 250 526 250 -1 0\nA 513 250 13 0 360 0\nC 550 250 \"SATA_RXN<4>\" 575 250 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_RXN[4]\" 490 250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 250 0 0 32 0 0 0 0 0 1 0 0\nL 550 -450 500 -450 -1 0\nC 550 -450 \"SATA_RXP<1>\" 575 -450 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_RXP[1]\" 490 -449 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -450 0 0 32 0 0 0 0 0 1 0 0\nL 550 50 500 50 -1 0\nC 550 50 \"SATA_RXP<3>\" 575 50 0 1 32 0 L\nX \"PIN_TEXT\" \"SATA_RXP[3]\" 490 50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 50 0 0 32 0 0 0 0 0 1 0 0\n\n\n",
        "sym_10": "P \"CDS_LMAN_SYM_OUTLINE\" \"-500,900,500,-800\" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0\nL 500 -800 500 900 -1 0\nL -500 -800 500 -800 -1 0\nL -500 900 500 900 -1 0\nL -500 900 -500 -800 -1 0\nT 0 -780 0 0 32 0 0 1 0 9 0\nSymbol 10 of 10\nT -250 820 0 0 48 0 0 1 0 10 82\nVIPER_ASIC\nP \"$LOCATION\" \"?\" 0 920 0 0 48 0 0 1 0 0 1 0 8\nL 550 50 500 50 -1 0\nC 550 50 \"FPGA_PPC_DATA<16>\" 575 50 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[16]\" 490 50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 50 0 0 32 0 0 0 0 0 1 0 0\nL 550 0 500 0 -1 0\nC 550 0 \"FPGA_PPC_DATA<15>\" 575 0 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[15]\" 490 0 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 0 0 0 32 0 0 0 0 0 1 0 0\nL 550 -50 500 -50 -1 0\nC 550 -50 \"FPGA_PPC_DATA<14>\" 575 -50 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[14]\" 490 -50 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -49 0 0 32 0 0 0 0 0 1 0 0\nL 550 -100 500 -100 -1 0\nC 550 -100 \"FPGA_PPC_DATA<13>\" 575 -100 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[13]\" 490 -100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -99 0 0 32 0 0 0 0 0 1 0 0\nL 550 -150 500 -150 -1 0\nC 550 -150 \"FPGA_PPC_DATA<12>\" 575 -150 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[12]\" 490 -150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -149 0 0 32 0 0 0 0 0 1 0 0\nL -550 -250 -500 -250 -1 0\nC -550 -250 \"FPGA_PPC_CLKOUT\" -575 -250 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_CLKOUT\" -485 -250 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -249 0 0 32 0 0 2 0 0 1 0 0\nL -550 -200 -500 -200 -1 0\nC -550 -200 \"FPGA_PPC_BS_A3\" -575 -200 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_BS_A3\" -485 -200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -199 0 0 32 0 0 2 0 0 1 0 0\nL -550 -450 -500 -450 -1 0\nC -550 -450 \"FPGA_PPC_BB\" -575 -450 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_BB\" -485 -450 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -449 0 0 32 0 0 2 0 0 1 0 0\nL -550 -400 -500 -400 -1 0\nC -550 -400 \"FPGA_PPC_BURST\" -575 -400 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_BURST\" -485 -400 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -399 0 0 32 0 0 2 0 0 1 0 0\nL -550 -350 -500 -350 -1 0\nC -550 -350 \"FPGA_PPC_BI\" -575 -350 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_BI\" -485 -350 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -349 0 0 32 0 0 2 0 0 1 0 0\nL -550 -300 -500 -300 -1 0\nC -550 -300 \"FPGA_PPC_CR_IRQ3\" -575 -300 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_CR/IRQ3\" -485 -300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -299 0 0 32 0 0 2 0 0 1 0 0\nL 550 800 500 800 -1 0\nC 550 800 \"FPGA_PPC_DATA<31>\" 575 800 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[31]\" 490 800 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 800 0 0 32 0 0 0 0 0 1 0 0\nL 550 750 500 750 -1 0\nC 550 750 \"FPGA_PPC_DATA<30>\" 575 750 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[30]\" 490 750 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 750 0 0 32 0 0 0 0 0 1 0 0\nL 550 700 500 700 -1 0\nC 550 700 \"FPGA_PPC_DATA<29>\" 575 700 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[29]\" 490 700 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 700 0 0 32 0 0 0 0 0 1 0 0\nL 550 650 500 650 -1 0\nC 550 650 \"FPGA_PPC_DATA<28>\" 575 650 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[28]\" 490 650 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 650 0 0 32 0 0 0 0 0 1 0 0\nL 550 600 500 600 -1 0\nC 550 600 \"FPGA_PPC_DATA<27>\" 575 600 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[27]\" 490 600 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 600 0 0 32 0 0 0 0 0 1 0 0\nL 550 550 500 550 -1 0\nC 550 550 \"FPGA_PPC_DATA<26>\" 575 550 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[26]\" 490 550 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 550 0 0 32 0 0 0 0 0 1 0 0\nL 550 500 500 500 -1 0\nC 550 500 \"FPGA_PPC_DATA<25>\" 575 500 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[25]\" 490 500 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 500 0 0 32 0 0 0 0 0 1 0 0\nL -550 300 -500 300 -1 0\nC -550 300 \"FPGA_PPC_BADDR28\" -575 300 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_BADDR28\" -485 300 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 300 0 0 32 0 0 2 0 0 1 0 0\nL -550 350 -500 350 -1 0\nC -550 350 \"FPGA_PPC_BG\" -575 350 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_BG\" -485 350 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 350 0 0 32 0 0 2 0 0 1 0 0\nL -550 250 -500 250 -1 0\nC -550 250 \"FPGA_PPC_BADDR29\" -575 250 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_BADDR29\" -485 250 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 250 0 0 32 0 0 2 0 0 1 0 0\nL -550 -150 -500 -150 -1 0\nC -550 -150 \"FPGA_PPC_BS_A2\" -575 -150 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_BS_A2\" -485 -150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -149 0 0 32 0 0 2 0 0 1 0 0\nL -550 -100 -500 -100 -1 0\nC -550 -100 \"FPGA_PPC_BS_A1\" -575 -100 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_BS_A1\" -485 -100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -99 0 0 32 0 0 2 0 0 1 0 0\nL -550 -50 -500 -50 -1 0\nC -550 -50 \"FPGA_PPC_BS_A0\" -575 -50 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_BS_A0\" -485 -50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 -49 0 0 32 0 0 2 0 0 1 0 0\nL -550 0 -500 0 -1 0\nC -550 0 \"FPGA_PPC_BR\" -575 0 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_BR\" -485 0 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 0 0 0 32 0 0 2 0 0 1 0 0\nL -550 150 -500 150 -1 0\nC -550 150 \"FPGA_PPC_RD_WR\" -575 150 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_RD_WR\" -485 150 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 150 0 0 32 0 0 2 0 0 1 0 0\nL -550 100 -500 100 -1 0\nC -550 100 \"FPGA_PPC_CS2\" -575 100 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_CS2\" -485 100 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 100 0 0 32 0 0 2 0 0 1 0 0\nL -550 50 -500 50 -1 0\nC -550 50 \"FPGA_PPC_AS\" -575 50 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_AS\" -485 50 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 50 0 0 32 0 0 2 0 0 1 0 0\nL -550 200 -500 200 -1 0\nC -550 200 \"FPGA_PPC_BADDR30\" -575 200 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_BADDR30/REG\" -485 200 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 200 0 0 32 0 0 2 0 0 1 0 0\nL 550 100 500 100 -1 0\nC 550 100 \"FPGA_PPC_DATA<17>\" 575 100 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[17]\" 490 100 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 100 0 0 32 0 0 0 0 0 1 0 0\nL 550 150 500 150 -1 0\nC 550 150 \"FPGA_PPC_DATA<18>\" 575 150 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[18]\" 490 150 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 150 0 0 32 0 0 0 0 0 1 0 0\nL 550 450 500 450 -1 0\nC 550 450 \"FPGA_PPC_DATA<24>\" 575 450 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[24]\" 490 450 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 450 0 0 32 0 0 0 0 0 1 0 0\nL 550 400 500 400 -1 0\nC 550 400 \"FPGA_PPC_DATA<23>\" 575 400 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[23]\" 490 400 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 400 0 0 32 0 0 0 0 0 1 0 0\nL 550 350 500 350 -1 0\nC 550 350 \"FPGA_PPC_DATA<22>\" 575 350 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[22]\" 490 350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 350 0 0 32 0 0 0 0 0 1 0 0\nL 550 200 500 200 -1 0\nC 550 200 \"FPGA_PPC_DATA<19>\" 575 200 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[19]\" 490 200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 200 0 0 32 0 0 0 0 0 1 0 0\nL 550 250 500 250 -1 0\nC 550 250 \"FPGA_PPC_DATA<20>\" 575 250 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[20]\" 490 250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 250 0 0 32 0 0 0 0 0 1 0 0\nL 550 300 500 300 -1 0\nC 550 300 \"FPGA_PPC_DATA<21>\" 575 300 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[21]\" 490 300 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 300 0 0 32 0 0 0 0 0 1 0 0\nL -550 400 -500 400 -1 0\nC -550 400 \"FPGA_PPC_ALE_B\" -575 400 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_ALE_B\" -485 400 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 400 0 0 32 0 0 2 0 0 1 0 0\nL -550 450 -500 450 -1 0\nC -550 450 \"FPGA_PPC_ALE_A\" -575 450 0 1 32 0 R\nX \"PIN_TEXT\" \"FPGA_PPC_ALE_A\" -485 450 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 450 0 0 32 0 0 2 0 0 1 0 0\nL -550 500 -500 500 -1 0\nC -550 500 \"PPC_BDIP_GPL_B5\" -575 500 0 1 32 0 R\nX \"PIN_TEXT\" \"PPC_BDIP/GPL_B5\" -485 500 0 0 24 0 0 0 0 0 1 0 0\nX \"$PN\" \"?\" -520 500 0 0 32 0 0 2 0 0 1 0 0\nL 550 -750 500 -750 -1 0\nC 550 -750 \"FPGA_PPC_DATA<0>\" 575 -750 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[0]\" 490 -750 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -749 0 0 32 0 0 0 0 0 1 0 0\nL 550 -700 500 -700 -1 0\nC 550 -700 \"FPGA_PPC_DATA<1>\" 575 -700 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[1]\" 490 -700 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -699 0 0 32 0 0 0 0 0 1 0 0\nL 550 -650 500 -650 -1 0\nC 550 -650 \"FPGA_PPC_DATA<2>\" 575 -650 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[2]\" 490 -650 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -649 0 0 32 0 0 0 0 0 1 0 0\nL 550 -600 500 -600 -1 0\nC 550 -600 \"FPGA_PPC_DATA<3>\" 575 -600 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[3]\" 490 -600 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -599 0 0 32 0 0 0 0 0 1 0 0\nL 550 -300 500 -300 -1 0\nC 550 -300 \"FPGA_PPC_DATA<9>\" 575 -300 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[9]\" 490 -300 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -299 0 0 32 0 0 0 0 0 1 0 0\nL 550 -250 500 -250 -1 0\nC 550 -250 \"FPGA_PPC_DATA<10>\" 575 -250 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[10]\" 490 -250 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -249 0 0 32 0 0 0 0 0 1 0 0\nL 550 -200 500 -200 -1 16\nC 550 -200 \"FPGA_PPC_DATA<11>\" 575 -200 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[11]\" 490 -200 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -199 0 0 32 0 0 0 0 0 1 0 0\nL 550 -550 500 -550 -1 0\nC 550 -550 \"FPGA_PPC_DATA<4>\" 575 -550 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[4]\" 490 -550 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -549 0 0 32 0 0 0 0 0 1 0 0\nL 550 -500 500 -500 -1 0\nC 550 -500 \"FPGA_PPC_DATA<5>\" 575 -500 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[5]\" 490 -500 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -499 0 0 32 0 0 0 0 0 1 0 0\nL 550 -450 500 -450 -1 0\nC 550 -450 \"FPGA_PPC_DATA<6>\" 575 -450 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[6]\" 490 -450 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -449 0 0 32 0 0 0 0 0 1 0 0\nL 550 -400 500 -400 -1 0\nC 550 -400 \"FPGA_PPC_DATA<7>\" 575 -400 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[7]\" 490 -400 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -399 0 0 32 0 0 0 0 0 1 0 0\nL 550 -350 500 -350 -1 0\nC 550 -350 \"FPGA_PPC_DATA<8>\" 575 -350 0 1 32 0 L\nX \"PIN_TEXT\" \"FPGA_PPC_DATA[8]\" 490 -350 0 0 24 0 0 2 0 0 1 0 0\nX \"$PN\" \"?\" 520 -349 0 0 32 0 0 0 0 0 1 0 0\n\n\n"
      },
      "relations": {
        "library": [
          {
            "related": {
              "id": "90ebe44d-cf9f-457a-9239-9ac8a540aa9f",
              "type": "library",
              "vault": "cache"
            }
          }
        ]
      }
    },
    {
      "id": "774b517e-9b02-4fdd-be89-6194dc2e404d",
      "type": "library",
      "vault": "cache",
      "attributes": {
        "Library Name": "custom_library"
      }
    },
    {
      "id": "90ebe44d-cf9f-457a-9239-9ac8a540aa9f",
      "type": "library",
      "vault": "cache",
      "attributes": {
        "Library Name": "custom_library"
      }
    }
  ],
  "finalanalysis": {
    "conflictMessage": "",
    "conflict": "valid"
  }
}