TEST_CASE := pll-divider

VERILOG_FILES := \
	top.v \
	../lib/fpgalibs/clocks/gatemate_25MHz_125MHz_pll.v

include ../makefile.inc
