Release 14.5 - xst P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> Reading design: driver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "driver.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "driver"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : driver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\PedroHenrique\Documents\Projeto_TCC\Teste_v2\driver.vhd" into library work
Parsing entity <driver>.
Parsing architecture <Behavioral> of entity <driver>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <driver> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <driver>.
    Related source file is "C:\Users\PedroHenrique\Documents\Projeto_TCC\Teste_v2\driver.vhd".
    Found 1-bit register for signal <clk_sup>.
    Found 32-bit register for signal <clk_div.counter>.
    Found 8-bit register for signal <timer>.
    Found 1-bit register for signal <sample>.
    Found 8-bit register for signal <sig_out>.
    Found 1-bit register for signal <enable>.
    Found 32-bit adder for signal <clk_div.counter[31]_GND_4_o_add_1_OUT> created at line 104.
    Found 8-bit adder for signal <timer[7]_GND_4_o_add_5_OUT> created at line 1241.
    Found 8-bit adder for signal <sig_out[7]_GND_4_o_add_10_OUT> created at line 1241.
    Found 256x8-bit Read Only RAM for signal <str_out>
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <driver> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x8-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 8-bit adder                                           : 2
# Registers                                            : 6
 1-bit register                                        : 3
 32-bit register                                       : 1
 8-bit register                                        : 2
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch enable hinder the constant cleaning in the block driver.
   You should achieve better results by setting this init to 1.

Synthesizing (advanced) Unit <driver>.
The following registers are absorbed into counter <clk_div.counter>: 1 register on signal <clk_div.counter>.
The following registers are absorbed into counter <sig_out>: 1 register on signal <sig_out>.
The following registers are absorbed into counter <timer>: 1 register on signal <timer>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_str_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <timer_out>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <str_out>       |          |
    -----------------------------------------------------------------------
Unit <driver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x8-bit single-port distributed Read Only RAM       : 1
# Counters                                             : 3
 32-bit up counter                                     : 1
 8-bit up counter                                      : 2
# Registers                                            : 3
 Flip-Flops                                            : 3
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch enable hinder the constant cleaning in the block driver.
   You should achieve better results by setting this init to 1.

Optimizing unit <driver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block driver, actual ratio is 0.
FlipFlop enable has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 52
 Flip-Flops                                            : 52

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : driver.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 208
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 45
#      LUT2                        : 3
#      LUT3                        : 3
#      LUT4                        : 40
#      LUT5                        : 5
#      LUT6                        : 12
#      MUXCY                       : 45
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 52
#      FD                          : 35
#      FDCE                        : 1
#      FDR                         : 16
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 1
#      OBUF                        : 18

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              51  out of  18224     0%  
 Number of Slice LUTs:                  113  out of   9112     1%  
    Number used as Logic:               113  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    114
   Number with an unused Flip Flop:      63  out of    114    55%  
   Number with an unused LUT:             1  out of    114     0%  
   Number of fully used LUT-FF pairs:    50  out of    114    43%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    232     8%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sig                                | IBUF+BUFG              | 2     |
clk                                | BUFGP                  | 33    |
clk_ctrl1_OBUF(Mmux_clk_ctrl11:O)  | NONE(*)(sig_out_2)     | 17    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.947ns (Maximum Frequency: 202.143MHz)
   Minimum input arrival time before clock: 3.274ns
   Maximum output required time after clock: 6.777ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.947ns (frequency: 202.143MHz)
  Total number of paths / destination ports: 1617 / 34
-------------------------------------------------------------------------
Delay:               4.947ns (Levels of Logic = 3)
  Source:            clk_div.counter_25 (FF)
  Destination:       clk_div.counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_div.counter_25 to clk_div.counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.221  clk_div.counter_25 (clk_div.counter_25)
     LUT6:I0->O            2   0.254   1.156  GND_4_o_clk_div.counter[31]_equal_1_o<31>5 (GND_4_o_clk_div.counter[31]_equal_1_o<31>4)
     LUT6:I1->O           17   0.254   1.209  GND_4_o_clk_div.counter[31]_equal_1_o<31>7 (GND_4_o_clk_div.counter[31]_equal_1_o)
     LUT4:I3->O            1   0.254   0.000  clk_div.counter_0_rstpot (clk_div.counter_0_rstpot)
     FD:D                      0.074          clk_div.counter_0
    ----------------------------------------
    Total                      4.947ns (1.361ns logic, 3.586ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_ctrl1_OBUF'
  Clock period: 4.369ns (frequency: 228.885MHz)
  Total number of paths / destination ports: 218 / 33
-------------------------------------------------------------------------
Delay:               4.369ns (Levels of Logic = 2)
  Source:            sig_out_0 (FF)
  Destination:       sig_out_2 (FF)
  Source Clock:      clk_ctrl1_OBUF rising
  Destination Clock: clk_ctrl1_OBUF rising

  Data Path: sig_out_0 to sig_out_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.525   1.252  sig_out_0 (sig_out_0)
     LUT4:I0->O            1   0.254   0.682  Mcount_sig_out_val_SW0 (N5)
     LUT6:I5->O            8   0.254   0.943  Mcount_sig_out_val (Mcount_sig_out_val)
     FDR:R                     0.459          sig_out_0
    ----------------------------------------
    Total                      4.369ns (1.492ns logic, 2.877ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ctrl1_OBUF'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.274ns (Levels of Logic = 3)
  Source:            sig (PAD)
  Destination:       sample (FF)
  Destination Clock: clk_ctrl1_OBUF rising

  Data Path: sig to sample
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.682  sig_IBUF (sig_IBUF)
     LUT6:I5->O            1   0.254   0.682  sample_rstpot_G (N8)
     LUT3:I2->O            1   0.254   0.000  sample_rstpot1 (sample_rstpot)
     FD:D                      0.074          sample
    ----------------------------------------
    Total                      3.274ns (1.910ns logic, 1.364ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ctrl1_OBUF'
  Total number of paths / destination ports: 70 / 16
-------------------------------------------------------------------------
Offset:              6.777ns (Levels of Logic = 3)
  Source:            sig_out_4 (FF)
  Destination:       str_out<4> (PAD)
  Source Clock:      clk_ctrl1_OBUF rising

  Data Path: sig_out_4 to str_out<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.525   1.469  sig_out_4 (sig_out_4)
     LUT5:I0->O            1   0.254   0.682  Mram_str_out311_SW0 (N2)
     LUT4:I3->O            1   0.254   0.681  Mram_str_out311 (str_out_1_OBUF)
     OBUF:I->O                 2.912          str_out_1_OBUF (str_out<1>)
    ----------------------------------------
    Total                      6.777ns (3.945ns logic, 2.832ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sig'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              6.582ns (Levels of Logic = 2)
  Source:            enable (FF)
  Destination:       clk_ctrl1 (PAD)
  Source Clock:      sig rising

  Data Path: enable to clk_ctrl1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              34   0.525   1.661  enable (enable)
     LUT2:I0->O           18   0.250   1.234  Mmux_clk_ctrl11 (clk_ctrl1_OBUF)
     OBUF:I->O                 2.912          clk_ctrl1_OBUF (clk_ctrl1)
    ----------------------------------------
    Total                      6.582ns (3.687ns logic, 2.895ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.651ns (Levels of Logic = 2)
  Source:            clk_sup (FF)
  Destination:       clk_ctrl1 (PAD)
  Source Clock:      clk rising

  Data Path: clk_sup to clk_ctrl1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.525   0.726  clk_sup (clk_sup)
     LUT2:I1->O           18   0.254   1.234  Mmux_clk_ctrl11 (clk_ctrl1_OBUF)
     OBUF:I->O                 2.912          clk_ctrl1_OBUF (clk_ctrl1)
    ----------------------------------------
    Total                      5.651ns (3.691ns logic, 1.960ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.947|         |         |         |
sig            |    3.472|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_ctrl1_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_ctrl1_OBUF |    4.369|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.44 secs
 
--> 

Total memory usage is 192396 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

