###############################################################
#  Generated by:      Cadence Tempus 20.20-p001_1
#  OS:                Linux x86_64(Host ID APL3.kletech.ac.in)
#  Generated on:      Mon Mar 17 16:02:46 2025
#  Design:            s298
#  Command:           check_timing -verbose -type {loops inputs endpoints clocks constant_collision clock_gating_inferred clock_clipping} -include_warning clocks_masked_by_another_clock > ${PATH}/reports/${TOP_MODULE}_REPORTS/tempus_check_timing_verbose.rpt
###############################################################
    -------------------------------------------------------------------------------  
                                 TIMING CHECK SUMMARY                                
    -------------------------------------------------------------------------------  
     Warning                            Warning Description              Number of   
                                                                         Warnings    
    -------------------------------------------------------------------------------  
    clock_expected           Clock not found where clock is expected    0
    ideal_clock_waveform     Clock waveform is ideal                    1
    clocks_masked_by_another_clock
                             Clock(s) in fanin cone are dropped due to another clock
                                                                        0
    master_clk_edge_not_reaching
                             Master clock edge does not reach the generated clock target
                                                                        0
    pulse_non-pulse_clock_merge
                             Merge of pulse and non-pulse clock paths   0
    partial_input_delay      Missing specific (rise/fall) input delay assertion with respect to clock
                                                                        0
    no_gen_clock_source      No clock source found for generated clock  0
    no_drive                 No drive assertion                         4
    no_input_delay           No input delay assertion with respect to clock
                                                                        0
    invalid_pll_configuration
                             No valid path exists from output pin to feedback pin of PLL
                                                                        0
    loop                     Timing loop found in the design            0
    uncons_endpoint          Unconstrained signal arriving at end point 0
    -------------------------------------------------------------------------------
    ------------------------------------------  
               TIMING CHECK DETAIL              
    ------------------------------------------  
     Pin                              Warning   
    ------------------------------------------  
    CK                               No drive assertion
    G0                               No drive assertion
    G1                               No drive assertion
    G2                               No drive assertion
    -----------------------------------------------------------------
    --------------------------------  
       TIMING CHECK IDEAL CLOCKS      
    --------------------------------  
     Clock Waveform                   
    --------------------------------  
    clk
    --------------------------------
