C:/Users/bob90/verilog/IC_context_practice/2015/icc2015cb_pre/sim/SET.v {1 {vlog -work work -stats=none C:/Users/bob90/verilog/IC_context_practice/2015/icc2015cb_pre/sim/SET.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module SET

Top level modules:
	SET

} {} {}} C:/Users/bob90/verilog/IC_context_practice/2015/icc2015cb_pre/sim/testfixture1.v {1 {vlog -work work -stats=none C:/Users/bob90/verilog/IC_context_practice/2015/icc2015cb_pre/sim/testfixture1.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module testfixture1

Top level modules:
	testfixture1

} {} {}}
