Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Feb 17 03:30:34 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutLastReg/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputFF/Q_reg/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/CHANNELS/CLK_DIV2/ff0/Q_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/CHANNELS/MASK_HSCK/ff0/Q_reg/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/CHANNELS/MASK_HSCK/ff1/Q_reg/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/r_reg_reg[0]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/r_reg_reg[1]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/r_reg_reg[2]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/r_reg_reg[3]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/r_reg_reg[4]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/r_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff1/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff2/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff3/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff4/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff5/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff6/Q_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff7/Q_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/TxFIFO/inst/mem_reg/DOPBDOP[0] (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 468 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.496        0.000                      0                30757        0.023        0.000                      0                30757        3.750        0.000                       0                 10724  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.496        0.000                      0                30589        0.023        0.000                      0                30589        3.750        0.000                       0                 10724  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.985        0.000                      0                  168        0.435        0.000                      0                  168  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[27]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.622ns (44.604%)  route 0.772ns (55.396%))
  Logic Levels:           0  
  Clock Path Skew:        -2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 7.708 - 5.000 ) 
    Source Clock Delay      (SCD):    5.540ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       2.291     3.585    design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X43Y79         LUT5 (Prop_lut5_I1_O)        0.154     3.739 r  design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/out[7]_i_1/O
                         net (fo=115, routed)         1.801     5.540    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/debug_out_shift_int
    SLICE_X88Y79         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDCE (Prop_fdce_C_Q)         0.622     6.162 r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[27]/Q
                         net (fo=1, routed)           0.772     6.934    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/D[27]
    SLICE_X87Y74         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.529     7.708    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/s00_axi_aclk
    SLICE_X87Y74         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.115     7.823    
                         clock uncertainty           -0.154     7.669    
    SLICE_X87Y74         FDCE (Setup_fdce_C_D)       -0.239     7.430    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.430    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.681ns (50.815%)  route 0.659ns (49.185%))
  Logic Levels:           0  
  Clock Path Skew:        -2.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 7.710 - 5.000 ) 
    Source Clock Delay      (SCD):    5.548ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       2.291     3.585    design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X43Y79         LUT5 (Prop_lut5_I1_O)        0.154     3.739 r  design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/out[7]_i_1/O
                         net (fo=115, routed)         1.809     5.548    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/debug_out_shift_int
    SLICE_X86Y76         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDCE (Prop_fdce_C_Q)         0.681     6.229 r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[3]/Q
                         net (fo=1, routed)           0.659     6.888    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/D[3]
    SLICE_X86Y73         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.531     7.710    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/s00_axi_aclk
    SLICE_X86Y73         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.115     7.825    
                         clock uncertainty           -0.154     7.671    
    SLICE_X86Y73         FDCE (Setup_fdce_C_D)       -0.197     7.474    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.474    
                         arrival time                          -6.888    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputShiftRegister/out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutLastReg/Q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.783ns (45.155%)  route 0.951ns (54.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 7.716 - 5.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       2.291     3.585    design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X43Y79         LUT5 (Prop_lut5_I1_O)        0.154     3.739 r  design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/out[7]_i_1/O
                         net (fo=115, routed)         1.610     5.349    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputShiftRegister/debug_out_shift_int
    SLICE_X80Y82         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputShiftRegister/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         FDCE (Prop_fdce_C_Q)         0.659     6.008 f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputShiftRegister/out_reg[6]/Q
                         net (fo=2, routed)           0.951     6.959    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputShiftRegister/out_full[6]
    SLICE_X81Y82         LUT2 (Prop_lut2_I1_O)        0.124     7.083 r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputShiftRegister/Q_i_1__0/O
                         net (fo=1, routed)           0.000     7.083    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutLastReg/D0_0
    SLICE_X81Y82         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutLastReg/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.537     7.716    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutLastReg/s00_axi_aclk
    SLICE_X81Y82         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutLastReg/Q_reg/C  (IS_INVERTED)
                         clock pessimism              0.115     7.831    
                         clock uncertainty           -0.154     7.677    
    SLICE_X81Y82         FDCE (Setup_fdce_C_D)        0.032     7.709    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutLastReg/Q_reg
  -------------------------------------------------------------------
                         required time                          7.709    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.622ns (49.697%)  route 0.630ns (50.303%))
  Logic Levels:           0  
  Clock Path Skew:        -2.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 7.708 - 5.000 ) 
    Source Clock Delay      (SCD):    5.532ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       2.291     3.585    design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X43Y79         LUT5 (Prop_lut5_I1_O)        0.154     3.739 r  design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/out[7]_i_1/O
                         net (fo=115, routed)         1.793     5.532    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/debug_out_shift_int
    SLICE_X87Y78         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDCE (Prop_fdce_C_Q)         0.622     6.154 r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[31]/Q
                         net (fo=1, routed)           0.630     6.783    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/D[31]
    SLICE_X87Y75         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.529     7.708    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/s00_axi_aclk
    SLICE_X87Y75         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.115     7.823    
                         clock uncertainty           -0.154     7.669    
    SLICE_X87Y75         FDCE (Setup_fdce_C_D)       -0.239     7.430    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.430    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.681ns (56.163%)  route 0.532ns (43.837%))
  Logic Levels:           0  
  Clock Path Skew:        -2.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 7.708 - 5.000 ) 
    Source Clock Delay      (SCD):    5.548ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       2.291     3.585    design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X43Y79         LUT5 (Prop_lut5_I1_O)        0.154     3.739 r  design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/out[7]_i_1/O
                         net (fo=115, routed)         1.809     5.548    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/debug_out_shift_int
    SLICE_X86Y76         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDCE (Prop_fdce_C_Q)         0.681     6.229 r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[1]/Q
                         net (fo=1, routed)           0.532     6.760    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/D[1]
    SLICE_X88Y75         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.529     7.708    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/s00_axi_aclk
    SLICE_X88Y75         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.115     7.823    
                         clock uncertainty           -0.154     7.669    
    SLICE_X88Y75         FDCE (Setup_fdce_C_D)       -0.255     7.414    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.414    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.622ns (47.230%)  route 0.695ns (52.770%))
  Logic Levels:           0  
  Clock Path Skew:        -2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 7.770 - 5.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       2.291     3.585    design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X43Y79         LUT5 (Prop_lut5_I1_O)        0.154     3.739 r  design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/out[7]_i_1/O
                         net (fo=115, routed)         1.654     5.393    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/debug_out_shift_int
    SLICE_X88Y77         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDCE (Prop_fdce_C_Q)         0.622     6.015 r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[11]/Q
                         net (fo=1, routed)           0.695     6.710    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/D[11]
    SLICE_X91Y77         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.591     7.770    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/s00_axi_aclk
    SLICE_X91Y77         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.115     7.885    
                         clock uncertainty           -0.154     7.731    
    SLICE_X91Y77         FDCE (Setup_fdce_C_D)       -0.251     7.480    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                          7.480    
                         arrival time                          -6.710    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.622ns (54.783%)  route 0.513ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        -2.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 7.710 - 5.000 ) 
    Source Clock Delay      (SCD):    5.525ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       2.291     3.585    design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X43Y79         LUT5 (Prop_lut5_I1_O)        0.154     3.739 r  design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/out[7]_i_1/O
                         net (fo=115, routed)         1.787     5.525    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/debug_out_shift_int
    SLICE_X84Y75         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDCE (Prop_fdce_C_Q)         0.622     6.147 r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[7]/Q
                         net (fo=1, routed)           0.513     6.661    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/D[7]
    SLICE_X86Y73         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.531     7.710    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/s00_axi_aclk
    SLICE_X86Y73         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.115     7.825    
                         clock uncertainty           -0.154     7.671    
    SLICE_X86Y73         FDCE (Setup_fdce_C_D)       -0.215     7.456    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[17]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.622ns (54.060%)  route 0.529ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        -2.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 7.715 - 5.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       2.291     3.585    design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X43Y79         LUT5 (Prop_lut5_I1_O)        0.154     3.739 r  design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/out[7]_i_1/O
                         net (fo=115, routed)         1.681     5.420    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/debug_out_shift_int
    SLICE_X88Y82         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y82         FDCE (Prop_fdce_C_Q)         0.622     6.042 r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[17]/Q
                         net (fo=1, routed)           0.529     6.570    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/D[17]
    SLICE_X89Y81         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.536     7.715    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/s00_axi_aclk
    SLICE_X89Y81         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.115     7.830    
                         clock uncertainty           -0.154     7.676    
    SLICE_X89Y81         FDCE (Setup_fdce_C_D)       -0.250     7.426    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[17]
  -------------------------------------------------------------------
                         required time                          7.426    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.681ns (64.018%)  route 0.383ns (35.982%))
  Logic Levels:           0  
  Clock Path Skew:        -2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 7.717 - 5.000 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       2.291     3.585    design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X43Y79         LUT5 (Prop_lut5_I1_O)        0.154     3.739 r  design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/out[7]_i_1/O
                         net (fo=115, routed)         1.752     5.491    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/debug_out_shift_int
    SLICE_X86Y82         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDCE (Prop_fdce_C_Q)         0.681     6.172 r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[23]/Q
                         net (fo=1, routed)           0.383     6.555    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/D[23]
    SLICE_X87Y82         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.538     7.717    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/s00_axi_aclk
    SLICE_X87Y82         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.115     7.832    
                         clock uncertainty           -0.154     7.678    
    SLICE_X87Y82         FDCE (Setup_fdce_C_D)       -0.255     7.423    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.423    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.721ns (56.456%)  route 0.556ns (43.544%))
  Logic Levels:           0  
  Clock Path Skew:        -2.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 7.769 - 5.000 ) 
    Source Clock Delay      (SCD):    5.548ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       2.291     3.585    design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X43Y79         LUT5 (Prop_lut5_I1_O)        0.154     3.739 r  design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/out[7]_i_1/O
                         net (fo=115, routed)         1.809     5.548    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/debug_out_shift_int
    SLICE_X86Y76         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDCE (Prop_fdce_C_Q)         0.721     6.269 r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/data_out_reg[0]/Q
                         net (fo=1, routed)           0.556     6.825    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/D[0]
    SLICE_X90Y76         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.590     7.769    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/s00_axi_aclk
    SLICE_X90Y76         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.115     7.884    
                         clock uncertainty           -0.154     7.730    
    SLICE_X90Y76         FDCE (Setup_fdce_C_D)       -0.026     7.704    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -6.825    
  -------------------------------------------------------------------
                         slack                                  0.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.278%)  route 0.159ns (51.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.552     0.888    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X50Y54         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[22]/Q
                         net (fo=1, routed)           0.159     1.194    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_MM2S.queue_dout_new_reg[31][38]
    SLICE_X48Y54         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.824     1.190    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X48Y54         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y54         FDRE (Hold_fdre_C_D)         0.016     1.171    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.237%)  route 0.184ns (46.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.607     0.943    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X90Y50         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y50         FDRE (Prop_fdre_C_Q)         0.164     1.107 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[22]/Q
                         net (fo=2, routed)           0.184     1.290    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[22]
    SLICE_X91Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.335 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[22]_i_1__1/O
                         net (fo=1, routed)           0.000     1.335    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_mux_out[22]
    SLICE_X91Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.882     1.248    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X91Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[22]/C
                         clock pessimism             -0.030     1.218    
    SLICE_X91Y49         FDRE (Hold_fdre_C_D)         0.092     1.310    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.366%)  route 0.158ns (51.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.552     0.888    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X50Y54         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[21]/Q
                         net (fo=1, routed)           0.158     1.194    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_MM2S.queue_dout_new_reg[31][37]
    SLICE_X48Y54         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.824     1.190    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X48Y54         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y54         FDRE (Hold_fdre_C_D)         0.013     1.168    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.000%)  route 0.227ns (55.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.542     0.878    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X52Y71         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8]/Q
                         net (fo=2, routed)           0.227     1.246    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0[2]
    SLICE_X46Y70         LUT4 (Prop_lut4_I3_O)        0.045     1.291 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1/O
                         net (fo=1, routed)           0.000     1.291    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/nxtdesc_int_reg[31]_0[2]
    SLICE_X46Y70         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.813     1.179    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/m_axi_sg_aclk
    SLICE_X46Y70         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X46Y70         FDRE (Hold_fdre_C_D)         0.121     1.265    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.064%)  route 0.201ns (51.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.540     0.876    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X53Y73         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.141     1.017 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[16]/Q
                         net (fo=2, routed)           0.201     1.218    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31][10]
    SLICE_X49Y71         LUT4 (Prop_lut4_I3_O)        0.045     1.263 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[16]_i_1/O
                         net (fo=1, routed)           0.000     1.263    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/nxtdesc_int_reg[31][10]
    SLICE_X49Y71         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.812     1.178    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/m_axi_sg_aclk
    SLICE_X49Y71         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[16]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X49Y71         FDRE (Hold_fdre_C_D)         0.092     1.235    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.104%)  route 0.211ns (59.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.578     0.914    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X59Y52         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[19]/Q
                         net (fo=1, routed)           0.211     1.265    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_S2MM.queue_dout2_new_reg[31][34]
    SLICE_X63Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.854     1.220    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X63Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X63Y49         FDRE (Hold_fdre_C_D)         0.047     1.237    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.782%)  route 0.203ns (52.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.539     0.875    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X52Y74         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.141     1.016 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24]/Q
                         net (fo=2, routed)           0.203     1.219    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31][18]
    SLICE_X49Y73         LUT4 (Prop_lut4_I3_O)        0.045     1.264 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[24]_i_1/O
                         net (fo=1, routed)           0.000     1.264    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/nxtdesc_int_reg[31][18]
    SLICE_X49Y73         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.809     1.175    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/m_axi_sg_aclk
    SLICE_X49Y73         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[24]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.091     1.231    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.443%)  route 0.216ns (60.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.578     0.914    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X59Y52         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[18]/Q
                         net (fo=1, routed)           0.216     1.271    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_S2MM.queue_dout2_new_reg[31][33]
    SLICE_X63Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.854     1.220    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X63Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X63Y49         FDRE (Hold_fdre_C_D)         0.047     1.237    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.579     0.915    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X64Y53         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/Q
                         net (fo=1, routed)           0.243     1.298    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[29]
    SLICE_X71Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.855     1.221    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X71Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[14]/C
                         clock pessimism             -0.030     1.191    
    SLICE_X71Y49         FDRE (Hold_fdre_C_D)         0.072     1.263    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.321%)  route 0.227ns (61.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.552     0.888    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X51Y56         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/Q
                         net (fo=2, routed)           0.227     1.256    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[22]
    SLICE_X47Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.823     1.189    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X47Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[6]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y57         FDRE (Hold_fdre_C_D)         0.066     1.220    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y16  design_1_i/RxFIFO/inst/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y16  design_1_i/RxFIFO/inst/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y13  design_1_i/RxFIFO/inst/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y13  design_1_i/RxFIFO/inst/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13  design_1_i/TxFIFO/inst/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13  design_1_i/TxFIFO/inst/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y12  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y12  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y43  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y43  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y43  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y43  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y43  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y43  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y43  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y43  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y45  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y45  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y52  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y52  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y52  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y52  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y52  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y52  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y52  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y52  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y51  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y51  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.580ns (16.553%)  route 2.924ns (83.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 7.769 - 5.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.154     4.551    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.675 f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=297, routed)         1.770     6.445    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/s00_axi_aresetn
    SLICE_X90Y76         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.590     7.769    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/s00_axi_aclk
    SLICE_X90Y76         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.129     7.898    
                         clock uncertainty           -0.154     7.744    
    SLICE_X90Y76         FDCE (Recov_fdce_C_CLR)     -0.314     7.430    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.430    
                         arrival time                          -6.445    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.580ns (17.678%)  route 2.701ns (82.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 7.710 - 5.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.154     4.551    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.675 f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=297, routed)         1.547     6.222    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/s00_axi_aresetn
    SLICE_X88Y76         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.531     7.710    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/s00_axi_aclk
    SLICE_X88Y76         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.129     7.839    
                         clock uncertainty           -0.154     7.685    
    SLICE_X88Y76         FDCE (Recov_fdce_C_CLR)     -0.402     7.283    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                          7.283    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.580ns (17.535%)  route 2.728ns (82.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 7.710 - 5.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.154     4.551    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.675 f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=297, routed)         1.574     6.249    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/s00_axi_aresetn
    SLICE_X86Y73         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.531     7.710    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/s00_axi_aclk
    SLICE_X86Y73         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.129     7.839    
                         clock uncertainty           -0.154     7.685    
    SLICE_X86Y73         FDCE (Recov_fdce_C_CLR)     -0.314     7.371    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.371    
                         arrival time                          -6.249    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.580ns (17.535%)  route 2.728ns (82.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 7.710 - 5.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.154     4.551    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.675 f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=297, routed)         1.574     6.249    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/s00_axi_aresetn
    SLICE_X86Y73         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.531     7.710    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/s00_axi_aclk
    SLICE_X86Y73         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.129     7.839    
                         clock uncertainty           -0.154     7.685    
    SLICE_X86Y73         FDCE (Recov_fdce_C_CLR)     -0.314     7.371    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.371    
                         arrival time                          -6.249    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.580ns (18.009%)  route 2.641ns (81.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 7.714 - 5.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.154     4.551    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.675 f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=297, routed)         1.487     6.162    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/s00_axi_aresetn
    SLICE_X88Y80         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.535     7.714    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/s00_axi_aclk
    SLICE_X88Y80         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.129     7.843    
                         clock uncertainty           -0.154     7.689    
    SLICE_X88Y80         FDCE (Recov_fdce_C_CLR)     -0.402     7.287    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.287    
                         arrival time                          -6.162    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/BUFFERS/InDataReg/data_out_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.580ns (17.625%)  route 2.711ns (82.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 7.647 - 5.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.154     4.551    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.675 f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=297, routed)         1.557     6.232    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/InDataReg/s00_axi_aresetn
    SLICE_X32Y69         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/InDataReg/data_out_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.468     7.647    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/InDataReg/s00_axi_aclk
    SLICE_X32Y69         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/InDataReg/data_out_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.876    
                         clock uncertainty           -0.154     7.722    
    SLICE_X32Y69         FDCE (Recov_fdce_C_CLR)     -0.356     7.366    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/InDataReg/data_out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.366    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/BUFFERS/InDataReg/data_out_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.580ns (17.625%)  route 2.711ns (82.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 7.647 - 5.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.154     4.551    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.675 f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=297, routed)         1.557     6.232    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/InDataReg/s00_axi_aresetn
    SLICE_X32Y69         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/InDataReg/data_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.468     7.647    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/InDataReg/s00_axi_aclk
    SLICE_X32Y69         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/InDataReg/data_out_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.876    
                         clock uncertainty           -0.154     7.722    
    SLICE_X32Y69         FDCE (Recov_fdce_C_CLR)     -0.356     7.366    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/InDataReg/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.366    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/BUFFERS/InDataReg/data_out_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.580ns (17.625%)  route 2.711ns (82.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 7.647 - 5.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.154     4.551    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.675 f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=297, routed)         1.557     6.232    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/InDataReg/s00_axi_aresetn
    SLICE_X32Y69         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/InDataReg/data_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.468     7.647    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/InDataReg/s00_axi_aclk
    SLICE_X32Y69         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/InDataReg/data_out_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.876    
                         clock uncertainty           -0.154     7.722    
    SLICE_X32Y69         FDCE (Recov_fdce_C_CLR)     -0.356     7.366    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/InDataReg/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.366    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/BUFFERS/InDataReg/data_out_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.580ns (17.625%)  route 2.711ns (82.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 7.647 - 5.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.154     4.551    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.675 f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=297, routed)         1.557     6.232    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/InDataReg/s00_axi_aresetn
    SLICE_X32Y69         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/InDataReg/data_out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.468     7.647    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/InDataReg/s00_axi_aclk
    SLICE_X32Y69         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/InDataReg/data_out_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.876    
                         clock uncertainty           -0.154     7.722    
    SLICE_X32Y69         FDCE (Recov_fdce_C_CLR)     -0.356     7.366    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/InDataReg/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                          7.366    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.580ns (18.159%)  route 2.614ns (81.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 7.708 - 5.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.154     4.551    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.675 f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=297, routed)         1.460     6.135    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/s00_axi_aresetn
    SLICE_X87Y75         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.529     7.708    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/s00_axi_aclk
    SLICE_X87Y75         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.129     7.837    
                         clock uncertainty           -0.154     7.683    
    SLICE_X87Y75         FDCE (Recov_fdce_C_CLR)     -0.402     7.281    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/OutDataReg/data_out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.281    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                  1.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.186ns (11.869%)  route 1.381ns (88.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.549     0.885    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y81         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           0.684     1.710    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[0]
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.755 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[7]_i_3__1/O
                         net (fo=48, routed)          0.697     2.452    design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/slv_reg0_reg[0]
    SLICE_X45Y82         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.085     1.451    design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X33Y74         LUT5 (Prop_lut5_I4_O)        0.056     1.507 r  design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.632     2.139    design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/debug_in_shift_int
    SLICE_X45Y82         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/r_reg_reg[3]/C
                         clock pessimism             -0.030     2.109    
    SLICE_X45Y82         FDCE (Remov_fdce_C_CLR)     -0.092     2.017    design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.186ns (11.869%)  route 1.381ns (88.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.549     0.885    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y81         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           0.684     1.710    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[0]
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.755 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[7]_i_3__1/O
                         net (fo=48, routed)          0.697     2.452    design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/slv_reg0_reg[0]
    SLICE_X45Y82         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.085     1.451    design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X33Y74         LUT5 (Prop_lut5_I4_O)        0.056     1.507 r  design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.632     2.139    design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/debug_in_shift_int
    SLICE_X45Y82         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/r_reg_reg[4]/C
                         clock pessimism             -0.030     2.109    
    SLICE_X45Y82         FDCE (Remov_fdce_C_CLR)     -0.092     2.017    design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.186ns (11.869%)  route 1.381ns (88.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.549     0.885    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y81         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           0.684     1.710    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[0]
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.755 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[7]_i_3__1/O
                         net (fo=48, routed)          0.697     2.452    design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/slv_reg0_reg[0]
    SLICE_X45Y82         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.085     1.451    design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X33Y74         LUT5 (Prop_lut5_I4_O)        0.056     1.507 r  design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.632     2.139    design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/debug_in_shift_int
    SLICE_X45Y82         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/r_reg_reg[5]/C
                         clock pessimism             -0.030     2.109    
    SLICE_X45Y82         FDCE (Remov_fdce_C_CLR)     -0.092     2.017    design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.186ns (11.869%)  route 1.381ns (88.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.549     0.885    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y81         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           0.684     1.710    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[0]
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.755 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[7]_i_3__1/O
                         net (fo=48, routed)          0.697     2.452    design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/slv_reg0_reg[0]
    SLICE_X45Y82         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.085     1.451    design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X33Y74         LUT5 (Prop_lut5_I4_O)        0.056     1.507 r  design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.632     2.139    design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/debug_in_shift_int
    SLICE_X45Y82         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/r_reg_reg[6]/C
                         clock pessimism             -0.030     2.109    
    SLICE_X45Y82         FDCE (Remov_fdce_C_CLR)     -0.092     2.017    design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/r_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.186ns (11.869%)  route 1.381ns (88.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.549     0.885    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y81         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           0.684     1.710    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[0]
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.755 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[7]_i_3__1/O
                         net (fo=48, routed)          0.697     2.452    design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/slv_reg0_reg[0]
    SLICE_X45Y82         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.085     1.451    design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X33Y74         LUT5 (Prop_lut5_I4_O)        0.056     1.507 r  design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.632     2.139    design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/debug_in_shift_int
    SLICE_X45Y82         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/r_reg_reg[7]/C
                         clock pessimism             -0.030     2.109    
    SLICE_X45Y82         FDCE (Remov_fdce_C_CLR)     -0.092     2.017    design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.186ns (13.878%)  route 1.154ns (86.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.552     0.888    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         0.539     1.567    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.612 f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=297, routed)         0.616     2.228    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X33Y71         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.085     1.451    design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X33Y74         LUT5 (Prop_lut5_I4_O)        0.056     1.507 r  design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.398     1.904    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X33Y71         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[0]/C
                         clock pessimism             -0.030     1.874    
    SLICE_X33Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.782    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.186ns (13.878%)  route 1.154ns (86.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.552     0.888    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         0.539     1.567    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.612 f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=297, routed)         0.616     2.228    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X33Y71         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.085     1.451    design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X33Y74         LUT5 (Prop_lut5_I4_O)        0.056     1.507 r  design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.398     1.904    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X33Y71         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[1]/C
                         clock pessimism             -0.030     1.874    
    SLICE_X33Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.782    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.186ns (13.878%)  route 1.154ns (86.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.552     0.888    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         0.539     1.567    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.612 f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=297, routed)         0.616     2.228    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X33Y71         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.085     1.451    design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X33Y74         LUT5 (Prop_lut5_I4_O)        0.056     1.507 r  design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.398     1.904    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X33Y71         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[6]/C
                         clock pessimism             -0.030     1.874    
    SLICE_X33Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.782    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.186ns (13.878%)  route 1.154ns (86.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.552     0.888    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         0.539     1.567    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.612 f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=297, routed)         0.616     2.228    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X33Y71         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.085     1.451    design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X33Y74         LUT5 (Prop_lut5_I4_O)        0.056     1.507 r  design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.398     1.904    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X33Y71         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[7]/C
                         clock pessimism             -0.030     1.874    
    SLICE_X33Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.782    design_1_i/BiDirChannels_0/inst/X0/BUFFERS/inputDelayLine/Reg7/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.186ns (11.369%)  route 1.450ns (88.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       0.549     0.885    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y81         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           0.684     1.710    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[0]
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.755 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[7]_i_3__1/O
                         net (fo=48, routed)          0.766     2.521    design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/slv_reg0_reg[0]
    SLICE_X46Y81         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10498, routed)       1.085     1.451    design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X33Y74         LUT5 (Prop_lut5_I4_O)        0.056     1.507 r  design_1_i/BiDirChannels_0/inst/X0/CHANNELS/PULSE_CNTR/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.664     2.171    design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/debug_in_shift_int
    SLICE_X46Y81         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/r_reg_reg[0]/C
                         clock pessimism             -0.030     2.141    
    SLICE_X46Y81         FDCE (Remov_fdce_C_CLR)     -0.067     2.074    design_1_i/BiDirChannels_0/inst/X0/DEBUGGER/CNTR5/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.447    





