$version Generated by VerilatedVcd $end
$date Tue Jul 30 18:10:02 2019
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  4 % io_in [3:0] $end
  $var wire  4 & io_out [3:0] $end
  $var wire  1 $ reset $end
  $scope module MyModule $end
   $var wire  1 # clock $end
   $var wire  4 % io_in [3:0] $end
   $var wire  4 & io_out [3:0] $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b0000 %
b0000 &
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
0$
b0010 %
b0010 &
#11
1#
