Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jul 28 21:32:40 2020
| Host         : LAPTOP-ALR57TB7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_cam_timing_summary_routed.rpt -pb test_cam_timing_summary_routed.pb -rpx test_cam_timing_summary_routed.rpx -warn_on_violation
| Design       : test_cam
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 42 register/latch pins with no clock driven by root clock pin: CAM_pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 288 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.258        0.000                      0                  218        0.145        0.000                      0                  218        3.000        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
sys_clk_pin                 {0.000 5.000}      10.000          100.000         
  clk24M_clk24_25_nexys4    {0.000 20.833}     41.667          24.000          
  clk25M_clk24_25_nexys4    {0.000 20.000}     40.000          25.000          
  clkfbout_clk24_25_nexys4  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     2  
  clk24M_clk24_25_nexys4                                                                                                                                                     39.511        0.000                       0                     2  
  clk25M_clk24_25_nexys4         30.258        0.000                      0                  218        0.145        0.000                      0                  218       19.500        0.000                       0                    34  
  clkfbout_clk24_25_nexys4                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk25_24/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk24M_clk24_25_nexys4
  To Clock:  clk24M_clk24_25_nexys4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk24M_clk24_25_nexys4
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clk25_24/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    clk25_24/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk25M_clk24_25_nexys4
  To Clock:  clk25M_clk24_25_nexys4

Setup :            0  Failing Endpoints,  Worst Slack       30.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.258ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_6/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.924ns  (logic 4.556ns (51.052%)  route 4.368ns (48.948%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 44.975 - 40.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.711     5.315    VGA_640x480/clk25M
    SLICE_X81Y101        FDSE                                         r  VGA_640x480/countY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDSE (Prop_fdse_C_Q)         0.419     5.734 r  VGA_640x480/countY_reg[3]/Q
                         net (fo=9, routed)           1.047     6.781    VGA_posY[3]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[3]_P[13])
                                                      4.013    10.794 r  DP_RAM_addr_out0/P[13]
                         net (fo=1, routed)           0.775    11.569    VGA_640x480/P[13]
    SLICE_X78Y103        LUT6 (Prop_lut6_I5_O)        0.124    11.693 r  VGA_640x480/ram_reg_0_0_i_2/O
                         net (fo=12, routed)          2.546    14.240    DP_RAM/ADDRBWRADDR[13]
    RAMB36_X1Y18         RAMB36E1                                     r  DP_RAM/ram_reg_0_6/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    44.975    DP_RAM/clk25M
    RAMB36_X1Y18         RAMB36E1                                     r  DP_RAM/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.179    45.154    
                         clock uncertainty           -0.091    45.063    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    44.497    DP_RAM/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         44.497    
                         arrival time                         -14.240    
  -------------------------------------------------------------------
                         slack                                 30.258    

Slack (MET) :             30.295ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_6/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 4.556ns (51.264%)  route 4.331ns (48.736%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 44.975 - 40.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.711     5.315    VGA_640x480/clk25M
    SLICE_X81Y101        FDSE                                         r  VGA_640x480/countY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDSE (Prop_fdse_C_Q)         0.419     5.734 r  VGA_640x480/countY_reg[3]/Q
                         net (fo=9, routed)           1.047     6.781    VGA_posY[3]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[3]_P[14])
                                                      4.013    10.794 r  DP_RAM_addr_out0/P[14]
                         net (fo=1, routed)           0.996    11.790    VGA_640x480/P[14]
    SLICE_X78Y103        LUT6 (Prop_lut6_I5_O)        0.124    11.914 r  VGA_640x480/ram_reg_0_0_i_1/O
                         net (fo=12, routed)          2.288    14.203    DP_RAM/ADDRBWRADDR[14]
    RAMB36_X1Y18         RAMB36E1                                     r  DP_RAM/ram_reg_0_6/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    44.975    DP_RAM/clk25M
    RAMB36_X1Y18         RAMB36E1                                     r  DP_RAM/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.179    45.154    
                         clock uncertainty           -0.091    45.063    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    44.497    DP_RAM/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         44.497    
                         arrival time                         -14.203    
  -------------------------------------------------------------------
                         slack                                 30.295    

Slack (MET) :             30.347ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_6/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.836ns  (logic 4.556ns (51.564%)  route 4.280ns (48.436%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 44.975 - 40.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.711     5.315    VGA_640x480/clk25M
    SLICE_X81Y101        FDSE                                         r  VGA_640x480/countY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDSE (Prop_fdse_C_Q)         0.419     5.734 r  VGA_640x480/countY_reg[3]/Q
                         net (fo=9, routed)           1.047     6.781    VGA_posY[3]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[3]_P[12])
                                                      4.013    10.794 r  DP_RAM_addr_out0/P[12]
                         net (fo=1, routed)           0.793    11.587    VGA_640x480/P[12]
    SLICE_X78Y103        LUT6 (Prop_lut6_I5_O)        0.124    11.711 r  VGA_640x480/ram_reg_0_0_i_3/O
                         net (fo=12, routed)          2.439    14.151    DP_RAM/ADDRBWRADDR[12]
    RAMB36_X1Y18         RAMB36E1                                     r  DP_RAM/ram_reg_0_6/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    44.975    DP_RAM/clk25M
    RAMB36_X1Y18         RAMB36E1                                     r  DP_RAM/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.179    45.154    
                         clock uncertainty           -0.091    45.063    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    44.497    DP_RAM/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         44.497    
                         arrival time                         -14.151    
  -------------------------------------------------------------------
                         slack                                 30.347    

Slack (MET) :             30.428ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_6/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.754ns  (logic 4.556ns (52.044%)  route 4.198ns (47.956%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 44.975 - 40.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.711     5.315    VGA_640x480/clk25M
    SLICE_X81Y101        FDSE                                         r  VGA_640x480/countY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDSE (Prop_fdse_C_Q)         0.419     5.734 r  VGA_640x480/countY_reg[3]/Q
                         net (fo=9, routed)           1.047     6.781    VGA_posY[3]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[3]_P[5])
                                                      4.013    10.794 r  DP_RAM_addr_out0/P[5]
                         net (fo=1, routed)           0.849    11.643    VGA_640x480/P[5]
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    11.767 r  VGA_640x480/ram_reg_0_0_i_10/O
                         net (fo=12, routed)          2.302    14.069    DP_RAM/ADDRBWRADDR[5]
    RAMB36_X1Y18         RAMB36E1                                     r  DP_RAM/ram_reg_0_6/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    44.975    DP_RAM/clk25M
    RAMB36_X1Y18         RAMB36E1                                     r  DP_RAM/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.179    45.154    
                         clock uncertainty           -0.091    45.063    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    44.497    DP_RAM/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         44.497    
                         arrival time                         -14.069    
  -------------------------------------------------------------------
                         slack                                 30.428    

Slack (MET) :             30.531ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_6/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.651ns  (logic 4.556ns (52.664%)  route 4.095ns (47.336%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 44.975 - 40.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.711     5.315    VGA_640x480/clk25M
    SLICE_X81Y101        FDSE                                         r  VGA_640x480/countY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDSE (Prop_fdse_C_Q)         0.419     5.734 r  VGA_640x480/countY_reg[3]/Q
                         net (fo=9, routed)           1.047     6.781    VGA_posY[3]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[3]_P[6])
                                                      4.013    10.794 r  DP_RAM_addr_out0/P[6]
                         net (fo=1, routed)           1.152    11.947    VGA_640x480/P[6]
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.071 r  VGA_640x480/ram_reg_0_0_i_9/O
                         net (fo=12, routed)          1.896    13.966    DP_RAM/ADDRBWRADDR[6]
    RAMB36_X1Y18         RAMB36E1                                     r  DP_RAM/ram_reg_0_6/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    44.975    DP_RAM/clk25M
    RAMB36_X1Y18         RAMB36E1                                     r  DP_RAM/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.179    45.154    
                         clock uncertainty           -0.091    45.063    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    44.497    DP_RAM/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         44.497    
                         arrival time                         -13.966    
  -------------------------------------------------------------------
                         slack                                 30.531    

Slack (MET) :             30.543ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_6/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.639ns  (logic 4.556ns (52.740%)  route 4.083ns (47.260%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 44.975 - 40.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.711     5.315    VGA_640x480/clk25M
    SLICE_X81Y101        FDSE                                         r  VGA_640x480/countY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDSE (Prop_fdse_C_Q)         0.419     5.734 r  VGA_640x480/countY_reg[3]/Q
                         net (fo=9, routed)           1.047     6.781    VGA_posY[3]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[3]_P[2])
                                                      4.013    10.794 r  DP_RAM_addr_out0/P[2]
                         net (fo=1, routed)           0.996    11.790    VGA_640x480/P[2]
    SLICE_X78Y100        LUT6 (Prop_lut6_I5_O)        0.124    11.914 r  VGA_640x480/ram_reg_0_0_i_13/O
                         net (fo=12, routed)          2.039    13.954    DP_RAM/ADDRBWRADDR[2]
    RAMB36_X1Y18         RAMB36E1                                     r  DP_RAM/ram_reg_0_6/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    44.975    DP_RAM/clk25M
    RAMB36_X1Y18         RAMB36E1                                     r  DP_RAM/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.179    45.154    
                         clock uncertainty           -0.091    45.063    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    44.497    DP_RAM/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         44.497    
                         arrival time                         -13.954    
  -------------------------------------------------------------------
                         slack                                 30.543    

Slack (MET) :             30.597ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.586ns  (logic 4.556ns (53.062%)  route 4.030ns (46.938%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 44.976 - 40.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.711     5.315    VGA_640x480/clk25M
    SLICE_X81Y101        FDSE                                         r  VGA_640x480/countY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDSE (Prop_fdse_C_Q)         0.419     5.734 r  VGA_640x480/countY_reg[3]/Q
                         net (fo=9, routed)           1.047     6.781    VGA_posY[3]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[3]_P[13])
                                                      4.013    10.794 r  DP_RAM_addr_out0/P[13]
                         net (fo=1, routed)           0.775    11.569    VGA_640x480/P[13]
    SLICE_X78Y103        LUT6 (Prop_lut6_I5_O)        0.124    11.693 r  VGA_640x480/ram_reg_0_0_i_2/O
                         net (fo=12, routed)          2.208    13.902    DP_RAM/ADDRBWRADDR[13]
    RAMB36_X1Y19         RAMB36E1                                     r  DP_RAM/ram_reg_0_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.551    44.976    DP_RAM/clk25M
    RAMB36_X1Y19         RAMB36E1                                     r  DP_RAM/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.179    45.155    
                         clock uncertainty           -0.091    45.064    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    44.498    DP_RAM/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         44.498    
                         arrival time                         -13.902    
  -------------------------------------------------------------------
                         slack                                 30.597    

Slack (MET) :             30.634ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 4.556ns (53.291%)  route 3.993ns (46.709%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 44.976 - 40.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.711     5.315    VGA_640x480/clk25M
    SLICE_X81Y101        FDSE                                         r  VGA_640x480/countY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDSE (Prop_fdse_C_Q)         0.419     5.734 r  VGA_640x480/countY_reg[3]/Q
                         net (fo=9, routed)           1.047     6.781    VGA_posY[3]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[3]_P[14])
                                                      4.013    10.794 r  DP_RAM_addr_out0/P[14]
                         net (fo=1, routed)           0.996    11.790    VGA_640x480/P[14]
    SLICE_X78Y103        LUT6 (Prop_lut6_I5_O)        0.124    11.914 r  VGA_640x480/ram_reg_0_0_i_1/O
                         net (fo=12, routed)          1.950    13.865    DP_RAM/ADDRBWRADDR[14]
    RAMB36_X1Y19         RAMB36E1                                     r  DP_RAM/ram_reg_0_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.551    44.976    DP_RAM/clk25M
    RAMB36_X1Y19         RAMB36E1                                     r  DP_RAM/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.179    45.155    
                         clock uncertainty           -0.091    45.064    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    44.498    DP_RAM/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         44.498    
                         arrival time                         -13.865    
  -------------------------------------------------------------------
                         slack                                 30.634    

Slack (MET) :             30.672ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_6/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.510ns  (logic 4.556ns (53.536%)  route 3.954ns (46.464%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 44.975 - 40.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.711     5.315    VGA_640x480/clk25M
    SLICE_X81Y101        FDSE                                         r  VGA_640x480/countY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDSE (Prop_fdse_C_Q)         0.419     5.734 r  VGA_640x480/countY_reg[3]/Q
                         net (fo=9, routed)           1.047     6.781    VGA_posY[3]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[3]_P[1])
                                                      4.013    10.794 r  DP_RAM_addr_out0/P[1]
                         net (fo=1, routed)           0.843    11.637    VGA_640x480/P[1]
    SLICE_X78Y100        LUT6 (Prop_lut6_I5_O)        0.124    11.761 r  VGA_640x480/ram_reg_0_0_i_14/O
                         net (fo=12, routed)          2.064    13.825    DP_RAM/ADDRBWRADDR[1]
    RAMB36_X1Y18         RAMB36E1                                     r  DP_RAM/ram_reg_0_6/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    44.975    DP_RAM/clk25M
    RAMB36_X1Y18         RAMB36E1                                     r  DP_RAM/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.179    45.154    
                         clock uncertainty           -0.091    45.063    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    44.497    DP_RAM/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         44.497    
                         arrival time                         -13.825    
  -------------------------------------------------------------------
                         slack                                 30.672    

Slack (MET) :             30.674ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_6/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.508ns  (logic 4.556ns (53.551%)  route 3.952ns (46.449%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 44.975 - 40.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.711     5.315    VGA_640x480/clk25M
    SLICE_X81Y101        FDSE                                         r  VGA_640x480/countY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDSE (Prop_fdse_C_Q)         0.419     5.734 r  VGA_640x480/countY_reg[3]/Q
                         net (fo=9, routed)           1.047     6.781    VGA_posY[3]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      4.013    10.794 r  DP_RAM_addr_out0/P[7]
                         net (fo=1, routed)           0.489    11.283    VGA_640x480/P[7]
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    11.407 r  VGA_640x480/ram_reg_0_0_i_8/O
                         net (fo=12, routed)          2.416    13.823    DP_RAM/ADDRBWRADDR[7]
    RAMB36_X1Y18         RAMB36E1                                     r  DP_RAM/ram_reg_0_6/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    44.975    DP_RAM/clk25M
    RAMB36_X1Y18         RAMB36E1                                     r  DP_RAM/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.179    45.154    
                         clock uncertainty           -0.091    45.063    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    44.497    DP_RAM/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         44.497    
                         arrival time                         -13.823    
  -------------------------------------------------------------------
                         slack                                 30.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 VGA_640x480/countX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_640x480/countX_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.246ns (45.889%)  route 0.290ns (54.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.601     1.522    VGA_640x480/clk25M
    SLICE_X80Y99         FDRE                                         r  VGA_640x480/countX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.148     1.670 r  VGA_640x480/countX_reg[8]/Q
                         net (fo=19, routed)          0.290     1.960    VGA_640x480/Q[8]
    SLICE_X80Y102        LUT6 (Prop_lut6_I4_O)        0.098     2.058 r  VGA_640x480/countX[9]_i_1/O
                         net (fo=1, routed)           0.000     2.058    VGA_640x480/countX[9]_i_1_n_0
    SLICE_X80Y102        FDSE                                         r  VGA_640x480/countX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.870     2.038    VGA_640x480/clk25M
    SLICE_X80Y102        FDSE                                         r  VGA_640x480/countX_reg[9]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X80Y102        FDSE (Hold_fdse_C_D)         0.121     1.913    VGA_640x480/countX_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 VGA_640x480/countX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_11/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.209ns (31.734%)  route 0.450ns (68.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.601     1.522    VGA_640x480/clk25M
    SLICE_X80Y99         FDRE                                         r  VGA_640x480/countX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164     1.686 f  VGA_640x480/countX_reg[6]/Q
                         net (fo=23, routed)          0.209     1.895    VGA_640x480/Q[6]
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.940 r  VGA_640x480/ram_reg_0_0_i_13/O
                         net (fo=12, routed)          0.241     2.181    DP_RAM/ADDRBWRADDR[2]
    RAMB36_X3Y20         RAMB36E1                                     r  DP_RAM/ram_reg_0_11/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.913     2.080    DP_RAM/clk25M
    RAMB36_X3Y20         RAMB36E1                                     r  DP_RAM/ram_reg_0_11/CLKBWRCLK
                         clock pessimism             -0.245     1.835    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     2.018    DP_RAM/ram_reg_0_11
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 VGA_640x480/countX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_640x480/countX_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.209ns (35.396%)  route 0.381ns (64.604%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.601     1.522    VGA_640x480/clk25M
    SLICE_X80Y99         FDRE                                         r  VGA_640x480/countX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  VGA_640x480/countX_reg[6]/Q
                         net (fo=23, routed)          0.381     2.068    VGA_640x480/Q[6]
    SLICE_X80Y102        LUT4 (Prop_lut4_I2_O)        0.045     2.113 r  VGA_640x480/countX[7]_i_1/O
                         net (fo=1, routed)           0.000     2.113    VGA_640x480/countX[7]_i_1_n_0
    SLICE_X80Y102        FDSE                                         r  VGA_640x480/countX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.870     2.038    VGA_640x480/clk25M
    SLICE_X80Y102        FDSE                                         r  VGA_640x480/countX_reg[7]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X80Y102        FDSE (Hold_fdse_C_D)         0.120     1.912    VGA_640x480/countX_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 VGA_640x480/countX_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_640x480/countX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.274ns (44.867%)  route 0.337ns (55.133%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.597     1.518    VGA_640x480/clk25M
    SLICE_X79Y100        FDSE                                         r  VGA_640x480/countX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y100        FDSE (Prop_fdse_C_Q)         0.128     1.646 f  VGA_640x480/countX_reg[3]/Q
                         net (fo=6, routed)           0.177     1.823    VGA_640x480/Q[3]
    SLICE_X80Y100        LUT6 (Prop_lut6_I4_O)        0.098     1.921 r  VGA_640x480/countX[9]_i_2/O
                         net (fo=4, routed)           0.160     2.081    VGA_640x480/countX[9]_i_2_n_0
    SLICE_X80Y99         LUT4 (Prop_lut4_I1_O)        0.048     2.129 r  VGA_640x480/countX[8]_i_2/O
                         net (fo=1, routed)           0.000     2.129    VGA_640x480/p_2_in[8]
    SLICE_X80Y99         FDRE                                         r  VGA_640x480/countX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.873     2.040    VGA_640x480/clk25M
    SLICE_X80Y99         FDRE                                         r  VGA_640x480/countX_reg[8]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X80Y99         FDRE (Hold_fdre_C_D)         0.131     1.925    VGA_640x480/countX_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 VGA_640x480/countX_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_640x480/countX_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.271ns (44.595%)  route 0.337ns (55.405%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.597     1.518    VGA_640x480/clk25M
    SLICE_X79Y100        FDSE                                         r  VGA_640x480/countX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y100        FDSE (Prop_fdse_C_Q)         0.128     1.646 f  VGA_640x480/countX_reg[3]/Q
                         net (fo=6, routed)           0.177     1.823    VGA_640x480/Q[3]
    SLICE_X80Y100        LUT6 (Prop_lut6_I4_O)        0.098     1.921 r  VGA_640x480/countX[9]_i_2/O
                         net (fo=4, routed)           0.160     2.081    VGA_640x480/countX[9]_i_2_n_0
    SLICE_X80Y99         LUT2 (Prop_lut2_I0_O)        0.045     2.126 r  VGA_640x480/countX[6]_i_1/O
                         net (fo=1, routed)           0.000     2.126    VGA_640x480/p_2_in[6]
    SLICE_X80Y99         FDRE                                         r  VGA_640x480/countX_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.873     2.040    VGA_640x480/clk25M
    SLICE_X80Y99         FDRE                                         r  VGA_640x480/countX_reg[6]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X80Y99         FDRE (Hold_fdre_C_D)         0.120     1.914    VGA_640x480/countX_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 VGA_640x480/countX_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_640x480/countX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.341%)  route 0.199ns (51.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.597     1.518    VGA_640x480/clk25M
    SLICE_X79Y100        FDSE                                         r  VGA_640x480/countX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y100        FDSE (Prop_fdse_C_Q)         0.141     1.659 r  VGA_640x480/countX_reg[2]/Q
                         net (fo=7, routed)           0.199     1.858    VGA_640x480/Q[2]
    SLICE_X80Y100        LUT5 (Prop_lut5_I3_O)        0.045     1.903 r  VGA_640x480/countX[4]_i_1/O
                         net (fo=1, routed)           0.000     1.903    VGA_640x480/p_2_in[4]
    SLICE_X80Y100        FDRE                                         r  VGA_640x480/countX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.870     2.038    VGA_640x480/clk25M
    SLICE_X80Y100        FDRE                                         r  VGA_640x480/countX_reg[4]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.120     1.678    VGA_640x480/countX_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 VGA_640x480/countX_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_640x480/countX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.844%)  route 0.203ns (52.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.597     1.518    VGA_640x480/clk25M
    SLICE_X79Y100        FDSE                                         r  VGA_640x480/countX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y100        FDSE (Prop_fdse_C_Q)         0.141     1.659 r  VGA_640x480/countX_reg[2]/Q
                         net (fo=7, routed)           0.203     1.862    VGA_640x480/Q[2]
    SLICE_X80Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.907 r  VGA_640x480/countX[5]_i_1/O
                         net (fo=1, routed)           0.000     1.907    VGA_640x480/p_2_in[5]
    SLICE_X80Y100        FDRE                                         r  VGA_640x480/countX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.870     2.038    VGA_640x480/clk25M
    SLICE_X80Y100        FDRE                                         r  VGA_640x480/countX_reg[5]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.121     1.679    VGA_640x480/countX_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VGA_640x480/countY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_640x480/countY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.599     1.520    VGA_640x480/clk25M
    SLICE_X81Y102        FDRE                                         r  VGA_640x480/countY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y102        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  VGA_640x480/countY_reg[1]/Q
                         net (fo=8, routed)           0.170     1.832    VGA_640x480/countY_reg[9]_0[1]
    SLICE_X81Y102        LUT5 (Prop_lut5_I1_O)        0.043     1.875 r  VGA_640x480/countY[4]_i_1/O
                         net (fo=1, routed)           0.000     1.875    VGA_640x480/countY[4]_i_1_n_0
    SLICE_X81Y102        FDRE                                         r  VGA_640x480/countY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.870     2.038    VGA_640x480/clk25M
    SLICE_X81Y102        FDRE                                         r  VGA_640x480/countY_reg[4]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X81Y102        FDRE (Hold_fdre_C_D)         0.107     1.627    VGA_640x480/countY_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 VGA_640x480/countX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_2/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.209ns (27.942%)  route 0.539ns (72.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.599     1.520    VGA_640x480/clk25M
    SLICE_X80Y100        FDRE                                         r  VGA_640x480/countX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.164     1.684 f  VGA_640x480/countX_reg[5]/Q
                         net (fo=21, routed)          0.204     1.888    VGA_640x480/Q[5]
    SLICE_X78Y101        LUT6 (Prop_lut6_I1_O)        0.045     1.933 r  VGA_640x480/ram_reg_0_0_i_9/O
                         net (fo=12, routed)          0.335     2.268    DP_RAM/ADDRBWRADDR[6]
    RAMB36_X3Y19         RAMB36E1                                     r  DP_RAM/ram_reg_0_2/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.914     2.081    DP_RAM/clk25M
    RAMB36_X3Y19         RAMB36E1                                     r  DP_RAM/ram_reg_0_2/CLKBWRCLK
                         clock pessimism             -0.245     1.836    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.019    DP_RAM/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 VGA_640x480/countX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_9/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.903%)  route 0.540ns (72.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.601     1.522    VGA_640x480/clk25M
    SLICE_X80Y99         FDRE                                         r  VGA_640x480/countX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164     1.686 f  VGA_640x480/countX_reg[6]/Q
                         net (fo=23, routed)          0.209     1.895    VGA_640x480/Q[6]
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.940 r  VGA_640x480/ram_reg_0_0_i_13/O
                         net (fo=12, routed)          0.331     2.271    DP_RAM/ADDRBWRADDR[2]
    RAMB36_X2Y20         RAMB36E1                                     r  DP_RAM/ram_reg_0_9/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.906     2.073    DP_RAM/clk25M
    RAMB36_X2Y20         RAMB36E1                                     r  DP_RAM/ram_reg_0_9/CLKBWRCLK
                         clock pessimism             -0.245     1.828    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     2.011    DP_RAM/ram_reg_0_9
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25M_clk24_25_nexys4
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk25_24/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y21     DP_RAM/ram_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y20     DP_RAM/ram_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y18     DP_RAM/ram_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y20     DP_RAM/ram_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y19     DP_RAM/ram_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y19     DP_RAM/ram_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y21     DP_RAM/ram_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y19     DP_RAM/ram_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y18     DP_RAM/ram_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y21     DP_RAM/ram_reg_0_3/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y100    VGA_640x480/countX_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y100    VGA_640x480/countX_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y100    VGA_640x480/countX_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y100    VGA_640x480/countX_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y100    VGA_640x480/countX_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y100    VGA_640x480/countX_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y102    VGA_640x480/countX_reg[7]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y102    VGA_640x480/countX_reg[9]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X81Y101    VGA_640x480/countY_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y102    VGA_640x480/countY_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y100    VGA_640x480/countX_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y100    VGA_640x480/countX_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y102    VGA_640x480/countX_reg[7]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y102    VGA_640x480/countX_reg[9]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X81Y101    VGA_640x480/countY_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y102    VGA_640x480/countY_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y102    VGA_640x480/countY_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X81Y101    VGA_640x480/countY_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y102    VGA_640x480/countY_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X81Y101    VGA_640x480/countY_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk24_25_nexys4
  To Clock:  clkfbout_clk24_25_nexys4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk24_25_nexys4
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk25_24/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk25_24/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKFBOUT



