# Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 
# do tri_level_module.ldo 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity period_dual_count
# -- Compiling architecture behavioral of period_dual_count
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity sync_genlock_regen
# -- Compiling architecture behavioral of sync_genlock_regen
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity period_dual_count
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity reset_sequencer
# -- Compiling architecture behavioral of reset_sequencer
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity frame_sync_delay
# -- Compiling architecture behavioral of frame_sync_delay
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity serial_interface
# -- Compiling architecture behavioral of serial_interface
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity tri_level_channel
# -- Compiling architecture behavioral of tri_level_channel
# -- Loading entity frame_sync_delay
# -- Loading entity serial_interface
# -- Loading package vital_primitives
# -- Loading entity bufgmux
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity tri_level_module
# -- Compiling architecture behavioral of tri_level_module
# -- Loading entity bufg
# -- Loading entity period_dual_count
# -- Loading entity sync_genlock_regen
# -- Loading entity reset_sequencer
# -- Loading entity tri_level_channel
# vsim -t 1ps tri_level_module 
# Loading C:\Modeltech_xe_starter\win32xoem/../std.standard
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_1164(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../std.textio(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_timing(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.tri_level_module(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.bufg(bufg_v)
# Loading work.period_dual_count(behavioral)
# Loading work.sync_genlock_regen(behavioral)
# Loading work.reset_sequencer(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_primitives(body)
# Loading work.tri_level_channel(behavioral)
# Loading work.frame_sync_delay(behavioral)
# Loading work.serial_interface(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.bufgmux(bufgmux_v)
# ** Warning: Design size of 567 statements or 8 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# .wave
# .structure
# .signals
