\hypertarget{nhm_8hh_source}{}\doxysection{nhm.\+hh}
\label{nhm_8hh_source}\index{nhm.hh@{nhm.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#pragma once}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00003 \textcolor{preprocessor}{\#include <intel\_priv.hh>}}
\DoxyCodeLine{00004 \textcolor{keyword}{namespace }optkit::intel::nhm\{}
\DoxyCodeLine{00005     \textcolor{keyword}{enum} nhm : uint64\_t \{}
\DoxyCodeLine{00006         UNHALTED\_CORE\_CYCLES = 0x3c, \textcolor{comment}{// Count core clock cycles whenever the clock signal on the specific core is running (not halted)}}
\DoxyCodeLine{00007         INSTRUCTION\_RETIRED = 0xc0, \textcolor{comment}{// Count the number of instructions at retirement}}
\DoxyCodeLine{00008         INSTRUCTIONS\_RETIRED = 0xc0, \textcolor{comment}{// This is an alias for INSTRUCTION\_RETIRED}}
\DoxyCodeLine{00009         UNHALTED\_REFERENCE\_CYCLES = 0x0300, \textcolor{comment}{// Unhalted reference cycles}}
\DoxyCodeLine{00010         LLC\_REFERENCES = 0x4f2e, \textcolor{comment}{// Count each request originating equiv the core to reference a cache line in the last level cache. The count may include speculation}}
\DoxyCodeLine{00011         LAST\_LEVEL\_CACHE\_REFERENCES = 0x4f2e, \textcolor{comment}{// This is an alias for LLC\_REFERENCES}}
\DoxyCodeLine{00012         LLC\_MISSES = 0x412e, \textcolor{comment}{// Count each cache miss condition for references to the last level cache. The event count may include speculation}}
\DoxyCodeLine{00013         LAST\_LEVEL\_CACHE\_MISSES = 0x412e, \textcolor{comment}{// This is an equiv for LLC\_MISSES}}
\DoxyCodeLine{00014         BRANCH\_INSTRUCTIONS\_RETIRED = 0xc4, \textcolor{comment}{// Count branch instructions at retirement. Specifically}}
\DoxyCodeLine{00015         ARITH = 0x14, \textcolor{comment}{// Counts arithmetic multiply and divide operations}}
\DoxyCodeLine{00016         ARITH\_\_MASK\_\_NHM\_ARITH\_\_CYCLES\_DIV\_BUSY = 0x100, \textcolor{comment}{// Counts the number of cycles the divider is busy executing divide or square root operations. The divide can be integer}}
\DoxyCodeLine{00017         ARITH\_\_MASK\_\_NHM\_ARITH\_\_DIV = 0x100 | INTEL\_X86\_MOD\_EDGE | INTEL\_X86\_MOD\_INV | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Counts the number of divide or square root operations. The divide can be integer}}
\DoxyCodeLine{00018         ARITH\_\_MASK\_\_NHM\_ARITH\_\_MUL = 0x200, \textcolor{comment}{// Counts the number of multiply operations executed. This includes integer as well as floating point multiply operations but excludes DPPS mul and MPSAD.}}
\DoxyCodeLine{00019         BACLEAR = 0xe6, \textcolor{comment}{// Branch address calculator}}
\DoxyCodeLine{00020         BACLEAR\_\_MASK\_\_NHM\_BACLEAR\_\_BAD\_TARGET = 0x200, \textcolor{comment}{// BACLEAR asserted with bad target address}}
\DoxyCodeLine{00021         BACLEAR\_\_MASK\_\_NHM\_BACLEAR\_\_CLEAR = 0x100, \textcolor{comment}{// BACLEAR asserted}}
\DoxyCodeLine{00022         BACLEAR\_FORCE\_IQ = 0x1a7, \textcolor{comment}{// Instruction queue forced BACLEAR}}
\DoxyCodeLine{00023         BOGUS\_BR = 0x1e4, \textcolor{comment}{// Counts the number of bogus branches.}}
\DoxyCodeLine{00024         BPU\_CLEARS = 0xe8, \textcolor{comment}{// Branch prediction Unit clears}}
\DoxyCodeLine{00025         BPU\_CLEARS\_\_MASK\_\_NHM\_BPU\_CLEARS\_\_EARLY = 0x100, \textcolor{comment}{// Early Branch Prediction Unit clears}}
\DoxyCodeLine{00026         BPU\_CLEARS\_\_MASK\_\_NHM\_BPU\_CLEARS\_\_LATE = 0x200, \textcolor{comment}{// Late Branch Prediction Unit clears}}
\DoxyCodeLine{00027         BPU\_CLEARS\_\_MASK\_\_NHM\_BPU\_CLEARS\_\_ANY = 0x300, \textcolor{comment}{// Count any Branch Prediction Unit clears}}
\DoxyCodeLine{00028         BPU\_MISSED\_CALL\_RET = 0x1e5, \textcolor{comment}{// Branch prediction unit missed call or return}}
\DoxyCodeLine{00029         BR\_INST\_DECODED = 0x1e0, \textcolor{comment}{// Branch instructions decoded}}
\DoxyCodeLine{00030         BR\_INST\_EXEC = 0x88, \textcolor{comment}{// Branch instructions executed}}
\DoxyCodeLine{00031         BR\_INST\_EXEC\_\_MASK\_\_NHM\_BR\_INST\_EXEC\_\_ANY = 0x7f00, \textcolor{comment}{// Branch instructions executed}}
\DoxyCodeLine{00032         BR\_INST\_EXEC\_\_MASK\_\_NHM\_BR\_INST\_EXEC\_\_COND = 0x100, \textcolor{comment}{// Conditional branch instructions executed}}
\DoxyCodeLine{00033         BR\_INST\_EXEC\_\_MASK\_\_NHM\_BR\_INST\_EXEC\_\_DIRECT = 0x200, \textcolor{comment}{// Unconditional branches executed}}
\DoxyCodeLine{00034         BR\_INST\_EXEC\_\_MASK\_\_NHM\_BR\_INST\_EXEC\_\_DIRECT\_NEAR\_CALL = 0x1000, \textcolor{comment}{// Unconditional call branches executed}}
\DoxyCodeLine{00035         BR\_INST\_EXEC\_\_MASK\_\_NHM\_BR\_INST\_EXEC\_\_INDIRECT\_NEAR\_CALL = 0x2000, \textcolor{comment}{// Indirect call branches executed}}
\DoxyCodeLine{00036         BR\_INST\_EXEC\_\_MASK\_\_NHM\_BR\_INST\_EXEC\_\_INDIRECT\_NON\_CALL = 0x400, \textcolor{comment}{// Indirect non call branches executed}}
\DoxyCodeLine{00037         BR\_INST\_EXEC\_\_MASK\_\_NHM\_BR\_INST\_EXEC\_\_NEAR\_CALLS = 0x3000, \textcolor{comment}{// Call branches executed}}
\DoxyCodeLine{00038         BR\_INST\_EXEC\_\_MASK\_\_NHM\_BR\_INST\_EXEC\_\_NON\_CALLS = 0x700, \textcolor{comment}{// All non call branches executed}}
\DoxyCodeLine{00039         BR\_INST\_EXEC\_\_MASK\_\_NHM\_BR\_INST\_EXEC\_\_RETURN\_NEAR = 0x800, \textcolor{comment}{// Indirect return branches executed}}
\DoxyCodeLine{00040         BR\_INST\_EXEC\_\_MASK\_\_NHM\_BR\_INST\_EXEC\_\_TAKEN = 0x4000, \textcolor{comment}{// Taken branches executed}}
\DoxyCodeLine{00041         BR\_INST\_RETIRED = 0xc4, \textcolor{comment}{// Retired branch instructions}}
\DoxyCodeLine{00042         BR\_INST\_RETIRED\_\_MASK\_\_NHM\_BR\_INST\_RETIRED\_\_ALL\_BRANCHES = 0x0, \textcolor{comment}{// Retired branch instructions (Precise Event)}}
\DoxyCodeLine{00043         BR\_INST\_RETIRED\_\_MASK\_\_NHM\_BR\_INST\_RETIRED\_\_CONDITIONAL = 0x100, \textcolor{comment}{// Retired conditional branch instructions (Precise Event)}}
\DoxyCodeLine{00044         BR\_INST\_RETIRED\_\_MASK\_\_NHM\_BR\_INST\_RETIRED\_\_NEAR\_CALL = 0x200, \textcolor{comment}{// Retired near call instructions (Precise Event)}}
\DoxyCodeLine{00045         BR\_MISP\_EXEC = 0x89, \textcolor{comment}{// Mispredicted branches executed}}
\DoxyCodeLine{00046         BR\_MISP\_EXEC\_\_MASK\_\_NHM\_BR\_MISP\_EXEC\_\_ANY = 0x7f00, \textcolor{comment}{// Mispredicted branches executed}}
\DoxyCodeLine{00047         BR\_MISP\_EXEC\_\_MASK\_\_NHM\_BR\_MISP\_EXEC\_\_COND = 0x100, \textcolor{comment}{// Mispredicted conditional branches executed}}
\DoxyCodeLine{00048         BR\_MISP\_EXEC\_\_MASK\_\_NHM\_BR\_MISP\_EXEC\_\_DIRECT = 0x200, \textcolor{comment}{// Mispredicted unconditional branches executed}}
\DoxyCodeLine{00049         BR\_MISP\_EXEC\_\_MASK\_\_NHM\_BR\_MISP\_EXEC\_\_DIRECT\_NEAR\_CALL = 0x1000, \textcolor{comment}{// Mispredicted non call branches executed}}
\DoxyCodeLine{00050         BR\_MISP\_EXEC\_\_MASK\_\_NHM\_BR\_MISP\_EXEC\_\_INDIRECT\_NEAR\_CALL = 0x2000, \textcolor{comment}{// Mispredicted indirect call branches executed}}
\DoxyCodeLine{00051         BR\_MISP\_EXEC\_\_MASK\_\_NHM\_BR\_MISP\_EXEC\_\_INDIRECT\_NON\_CALL = 0x400, \textcolor{comment}{// Mispredicted indirect non call branches executed}}
\DoxyCodeLine{00052         BR\_MISP\_EXEC\_\_MASK\_\_NHM\_BR\_MISP\_EXEC\_\_NEAR\_CALLS = 0x3000, \textcolor{comment}{// Mispredicted call branches executed}}
\DoxyCodeLine{00053         BR\_MISP\_EXEC\_\_MASK\_\_NHM\_BR\_MISP\_EXEC\_\_NON\_CALLS = 0x700, \textcolor{comment}{// Mispredicted non call branches executed}}
\DoxyCodeLine{00054         BR\_MISP\_EXEC\_\_MASK\_\_NHM\_BR\_MISP\_EXEC\_\_RETURN\_NEAR = 0x800, \textcolor{comment}{// Mispredicted return branches executed}}
\DoxyCodeLine{00055         BR\_MISP\_EXEC\_\_MASK\_\_NHM\_BR\_MISP\_EXEC\_\_TAKEN = 0x4000, \textcolor{comment}{// Mispredicted taken branches executed}}
\DoxyCodeLine{00056         BR\_MISP\_RETIRED = 0xc5, \textcolor{comment}{// Count Mispredicted Branch Activity}}
\DoxyCodeLine{00057         BR\_MISP\_RETIRED\_\_MASK\_\_NHM\_BR\_MISP\_RETIRED\_\_NEAR\_CALL = 0x200, \textcolor{comment}{// Counts mispredicted direct and indirect near unconditional retired calls}}
\DoxyCodeLine{00058         CACHE\_LOCK\_CYCLES = 0x63, \textcolor{comment}{// Cache lock cycles}}
\DoxyCodeLine{00059         CACHE\_LOCK\_CYCLES\_\_MASK\_\_NHM\_CACHE\_LOCK\_CYCLES\_\_L1D = 0x200, \textcolor{comment}{// Cycles L1D locked}}
\DoxyCodeLine{00060         CACHE\_LOCK\_CYCLES\_\_MASK\_\_NHM\_CACHE\_LOCK\_CYCLES\_\_L1D\_L2 = 0x100, \textcolor{comment}{// Cycles L1D and L2 locked}}
\DoxyCodeLine{00061         CPU\_CLK\_UNHALTED = 0x3c, \textcolor{comment}{// Cycles when processor is not in halted state}}
\DoxyCodeLine{00062         CPU\_CLK\_UNHALTED\_\_MASK\_\_NHM\_CPU\_CLK\_UNHALTED\_\_THREAD\_P = 0x0, \textcolor{comment}{// Cycles when thread is not halted (programmable counter)}}
\DoxyCodeLine{00063         CPU\_CLK\_UNHALTED\_\_MASK\_\_NHM\_CPU\_CLK\_UNHALTED\_\_REF\_P = 0x100, \textcolor{comment}{// Reference base clock (133 Mhz) cycles when thread is not halted}}
\DoxyCodeLine{00064         CPU\_CLK\_UNHALTED\_\_MASK\_\_NHM\_CPU\_CLK\_UNHALTED\_\_TOTAL\_CYCLES = 0x0 | INTEL\_X86\_MOD\_INV | (0x2 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Total number of elapsed cycles. Does not work when C-\/state enabled}}
\DoxyCodeLine{00065         DTLB\_LOAD\_MISSES = 0x8, \textcolor{comment}{// Data TLB load misses}}
\DoxyCodeLine{00066         DTLB\_LOAD\_MISSES\_\_MASK\_\_NHM\_DTLB\_LOAD\_MISSES\_\_ANY = 0x100, \textcolor{comment}{// DTLB load misses}}
\DoxyCodeLine{00067         DTLB\_LOAD\_MISSES\_\_MASK\_\_NHM\_DTLB\_LOAD\_MISSES\_\_PDE\_MISS = 0x2000, \textcolor{comment}{// DTLB load miss caused by low part of address}}
\DoxyCodeLine{00068         DTLB\_LOAD\_MISSES\_\_MASK\_\_NHM\_DTLB\_LOAD\_MISSES\_\_WALK\_COMPLETED = 0x200, \textcolor{comment}{// DTLB load miss page walks complete}}
\DoxyCodeLine{00069         DTLB\_LOAD\_MISSES\_\_MASK\_\_NHM\_DTLB\_LOAD\_MISSES\_\_STLB\_HIT = 0x1000, \textcolor{comment}{// DTLB second level hit}}
\DoxyCodeLine{00070         DTLB\_LOAD\_MISSES\_\_MASK\_\_NHM\_DTLB\_LOAD\_MISSES\_\_PDP\_MISS = 0x4000, \textcolor{comment}{// Number of DTLB cache load misses where the high part of the linear to physical address translation was missed}}
\DoxyCodeLine{00071         DTLB\_LOAD\_MISSES\_\_MASK\_\_NHM\_DTLB\_LOAD\_MISSES\_\_LARGE\_WALK\_COMPLETED = 0x8000, \textcolor{comment}{// Counts number of completed large page walks due to load miss in the STLB}}
\DoxyCodeLine{00072         DTLB\_MISSES = 0x49, \textcolor{comment}{// Data TLB misses}}
\DoxyCodeLine{00073         DTLB\_MISSES\_\_MASK\_\_NHM\_DTLB\_MISSES\_\_ANY = 0x100, \textcolor{comment}{// DTLB misses}}
\DoxyCodeLine{00074         DTLB\_MISSES\_\_MASK\_\_NHM\_DTLB\_MISSES\_\_STLB\_HIT = 0x1000, \textcolor{comment}{// DTLB first level misses but second level hit}}
\DoxyCodeLine{00075         DTLB\_MISSES\_\_MASK\_\_NHM\_DTLB\_MISSES\_\_WALK\_COMPLETED = 0x200, \textcolor{comment}{// DTLB miss page walks}}
\DoxyCodeLine{00076         DTLB\_MISSES\_\_MASK\_\_NHM\_DTLB\_MISSES\_\_PDE\_MISS = 0x2000, \textcolor{comment}{// Number of DTLB cache misses where the low part of the linear to physical address translation was missed}}
\DoxyCodeLine{00077         DTLB\_MISSES\_\_MASK\_\_NHM\_DTLB\_MISSES\_\_PDP\_MISS = 0x4000, \textcolor{comment}{// Number of DTLB misses where the high part of the linear to physical address translation was missed}}
\DoxyCodeLine{00078         DTLB\_MISSES\_\_MASK\_\_NHM\_DTLB\_MISSES\_\_LARGE\_WALK\_COMPLETED = 0x8000, \textcolor{comment}{// Counts number of completed large page walks due to misses in the STLB}}
\DoxyCodeLine{00079         EPT = 0x4f, \textcolor{comment}{// Extended Page Directory}}
\DoxyCodeLine{00080         EPT\_\_MASK\_\_NHM\_EPT\_\_EPDE\_MISS = 0x200, \textcolor{comment}{// Extended Page Directory Entry miss}}
\DoxyCodeLine{00081         EPT\_\_MASK\_\_NHM\_EPT\_\_EPDPE\_MISS = 0x800, \textcolor{comment}{// Extended Page Directory Pointer miss}}
\DoxyCodeLine{00082         EPT\_\_MASK\_\_NHM\_EPT\_\_EPDPE\_HIT = 0x400, \textcolor{comment}{// Extended Page Directory Pointer hit}}
\DoxyCodeLine{00083         ES\_REG\_RENAMES = 0x1d5, \textcolor{comment}{// ES segment renames}}
\DoxyCodeLine{00084         FP\_ASSIST = 0xf7, \textcolor{comment}{// Floating point assists}}
\DoxyCodeLine{00085         FP\_ASSIST\_\_MASK\_\_NHM\_FP\_ASSIST\_\_ALL = 0x100, \textcolor{comment}{// Floating point assists (Precise Event)}}
\DoxyCodeLine{00086         FP\_ASSIST\_\_MASK\_\_NHM\_FP\_ASSIST\_\_INPUT = 0x400, \textcolor{comment}{// Floating point assists for invalid input value (Precise Event)}}
\DoxyCodeLine{00087         FP\_ASSIST\_\_MASK\_\_NHM\_FP\_ASSIST\_\_OUTPUT = 0x200, \textcolor{comment}{// Floating point assists for invalid output value (Precise Event)}}
\DoxyCodeLine{00088         FP\_COMP\_OPS\_EXE = 0x10, \textcolor{comment}{// Floating point computational micro-\/ops}}
\DoxyCodeLine{00089         FP\_COMP\_OPS\_EXE\_\_MASK\_\_NHM\_FP\_COMP\_OPS\_EXE\_\_MMX = 0x200, \textcolor{comment}{// MMX Uops}}
\DoxyCodeLine{00090         FP\_COMP\_OPS\_EXE\_\_MASK\_\_NHM\_FP\_COMP\_OPS\_EXE\_\_SSE\_DOUBLE\_PRECISION = 0x8000, \textcolor{comment}{// SSE* FP double precision Uops}}
\DoxyCodeLine{00091         FP\_COMP\_OPS\_EXE\_\_MASK\_\_NHM\_FP\_COMP\_OPS\_EXE\_\_SSE\_FP = 0x400, \textcolor{comment}{// SSE and SSE2 FP Uops}}
\DoxyCodeLine{00092         FP\_COMP\_OPS\_EXE\_\_MASK\_\_NHM\_FP\_COMP\_OPS\_EXE\_\_SSE\_FP\_PACKED = 0x1000, \textcolor{comment}{// SSE FP packed Uops}}
\DoxyCodeLine{00093         FP\_COMP\_OPS\_EXE\_\_MASK\_\_NHM\_FP\_COMP\_OPS\_EXE\_\_SSE\_FP\_SCALAR = 0x2000, \textcolor{comment}{// SSE FP scalar Uops}}
\DoxyCodeLine{00094         FP\_COMP\_OPS\_EXE\_\_MASK\_\_NHM\_FP\_COMP\_OPS\_EXE\_\_SSE\_SINGLE\_PRECISION = 0x4000, \textcolor{comment}{// SSE* FP single precision Uops}}
\DoxyCodeLine{00095         FP\_COMP\_OPS\_EXE\_\_MASK\_\_NHM\_FP\_COMP\_OPS\_EXE\_\_SSE2\_INTEGER = 0x800, \textcolor{comment}{// SSE2 integer Uops}}
\DoxyCodeLine{00096         FP\_COMP\_OPS\_EXE\_\_MASK\_\_NHM\_FP\_COMP\_OPS\_EXE\_\_X87 = 0x100, \textcolor{comment}{// Computational floating-\/point operations executed}}
\DoxyCodeLine{00097         FP\_MMX\_TRANS = 0xcc, \textcolor{comment}{// Floating Point to and from MMX transitions}}
\DoxyCodeLine{00098         FP\_MMX\_TRANS\_\_MASK\_\_NHM\_FP\_MMX\_TRANS\_\_ANY = 0x300, \textcolor{comment}{// All Floating Point to and from MMX transitions}}
\DoxyCodeLine{00099         FP\_MMX\_TRANS\_\_MASK\_\_NHM\_FP\_MMX\_TRANS\_\_TO\_FP = 0x100, \textcolor{comment}{// Transitions from MMX to Floating Point instructions}}
\DoxyCodeLine{00100         FP\_MMX\_TRANS\_\_MASK\_\_NHM\_FP\_MMX\_TRANS\_\_TO\_MMX = 0x200, \textcolor{comment}{// Transitions from Floating Point to MMX instructions}}
\DoxyCodeLine{00101         IFU\_IVC = 0x81, \textcolor{comment}{// Instruction Fetch unit victim cache}}
\DoxyCodeLine{00102         IFU\_IVC\_\_MASK\_\_NHM\_IFU\_IVC\_\_FULL = 0x100, \textcolor{comment}{// Instruction Fetche unit victim cache full}}
\DoxyCodeLine{00103         IFU\_IVC\_\_MASK\_\_NHM\_IFU\_IVC\_\_L1I\_EVICTION = 0x200, \textcolor{comment}{// L1 Instruction cache evictions}}
\DoxyCodeLine{00104         ILD\_STALL = 0x87, \textcolor{comment}{// Instruction Length Decoder stalls}}
\DoxyCodeLine{00105         ILD\_STALL\_\_MASK\_\_NHM\_ILD\_STALL\_\_ANY = 0xf00, \textcolor{comment}{// Any Instruction Length Decoder stall cycles}}
\DoxyCodeLine{00106         ILD\_STALL\_\_MASK\_\_NHM\_ILD\_STALL\_\_IQ\_FULL = 0x400, \textcolor{comment}{// Instruction Queue full stall cycles}}
\DoxyCodeLine{00107         ILD\_STALL\_\_MASK\_\_NHM\_ILD\_STALL\_\_LCP = 0x100, \textcolor{comment}{// Length Change Prefix stall cycles}}
\DoxyCodeLine{00108         ILD\_STALL\_\_MASK\_\_NHM\_ILD\_STALL\_\_MRU = 0x200, \textcolor{comment}{// Stall cycles due to BPU MRU bypass}}
\DoxyCodeLine{00109         ILD\_STALL\_\_MASK\_\_NHM\_ILD\_STALL\_\_REGEN = 0x800, \textcolor{comment}{// Regen stall cycles}}
\DoxyCodeLine{00110         INST\_DECODED = 0x18, \textcolor{comment}{// Instructions decoded}}
\DoxyCodeLine{00111         INST\_DECODED\_\_MASK\_\_NHM\_INST\_DECODED\_\_DEC0 = 0x100, \textcolor{comment}{// Instructions that must be decoded by decoder 0}}
\DoxyCodeLine{00112         INST\_QUEUE\_WRITES = 0x117, \textcolor{comment}{// Instructions written to instruction queue.}}
\DoxyCodeLine{00113         INST\_QUEUE\_WRITE\_CYCLES = 0x11e, \textcolor{comment}{// Cycles instructions are written to the instruction queue}}
\DoxyCodeLine{00114         INST\_RETIRED = 0xc0, \textcolor{comment}{// Instructions retired}}
\DoxyCodeLine{00115         INST\_RETIRED\_\_MASK\_\_NHM\_INST\_RETIRED\_\_ANY\_P = 0x0, \textcolor{comment}{// Instructions Retired (Precise Event)}}
\DoxyCodeLine{00116         INST\_RETIRED\_\_MASK\_\_NHM\_INST\_RETIRED\_\_X87 = 0x200, \textcolor{comment}{// Retired floating-\/point operations (Precise Event)}}
\DoxyCodeLine{00117         IO\_TRANSACTIONS = 0x16c, \textcolor{comment}{// I/O transactions}}
\DoxyCodeLine{00118         ITLB\_FLUSH = 0x1ae, \textcolor{comment}{// Counts the number of ITLB flushes}}
\DoxyCodeLine{00119         ITLB\_MISSES = 0x85, \textcolor{comment}{// Instruction TLB misses}}
\DoxyCodeLine{00120         ITLB\_MISSES\_\_MASK\_\_NHM\_DTLB\_MISSES\_\_ANY = 0x100, \textcolor{comment}{// DTLB misses}}
\DoxyCodeLine{00121         ITLB\_MISSES\_\_MASK\_\_NHM\_DTLB\_MISSES\_\_STLB\_HIT = 0x1000, \textcolor{comment}{// DTLB first level misses but second level hit}}
\DoxyCodeLine{00122         ITLB\_MISSES\_\_MASK\_\_NHM\_DTLB\_MISSES\_\_WALK\_COMPLETED = 0x200, \textcolor{comment}{// DTLB miss page walks}}
\DoxyCodeLine{00123         ITLB\_MISSES\_\_MASK\_\_NHM\_DTLB\_MISSES\_\_PDE\_MISS = 0x2000, \textcolor{comment}{// Number of DTLB cache misses where the low part of the linear to physical address translation was missed}}
\DoxyCodeLine{00124         ITLB\_MISSES\_\_MASK\_\_NHM\_DTLB\_MISSES\_\_PDP\_MISS = 0x4000, \textcolor{comment}{// Number of DTLB misses where the high part of the linear to physical address translation was missed}}
\DoxyCodeLine{00125         ITLB\_MISSES\_\_MASK\_\_NHM\_DTLB\_MISSES\_\_LARGE\_WALK\_COMPLETED = 0x8000, \textcolor{comment}{// Counts number of completed large page walks due to misses in the STLB}}
\DoxyCodeLine{00126         ITLB\_MISS\_RETIRED = 0x20c8, \textcolor{comment}{// Retired instructions that missed the ITLB (Precise Event)}}
\DoxyCodeLine{00127         L1D = 0x51, \textcolor{comment}{// L1D cache}}
\DoxyCodeLine{00128         L1D\_\_MASK\_\_NHM\_L1D\_\_M\_EVICT = 0x400, \textcolor{comment}{// L1D cache lines replaced in M state}}
\DoxyCodeLine{00129         L1D\_\_MASK\_\_NHM\_L1D\_\_M\_REPL = 0x200, \textcolor{comment}{// L1D cache lines allocated in the M state}}
\DoxyCodeLine{00130         L1D\_\_MASK\_\_NHM\_L1D\_\_M\_SNOOP\_EVICT = 0x800, \textcolor{comment}{// L1D snoop eviction of cache lines in M state}}
\DoxyCodeLine{00131         L1D\_\_MASK\_\_NHM\_L1D\_\_REPL = 0x100, \textcolor{comment}{// L1 data cache lines allocated}}
\DoxyCodeLine{00132         L1D\_ALL\_REF = 0x43, \textcolor{comment}{// L1D references}}
\DoxyCodeLine{00133         L1D\_ALL\_REF\_\_MASK\_\_NHM\_L1D\_ALL\_REF\_\_ANY = 0x100, \textcolor{comment}{// All references to the L1 data cache}}
\DoxyCodeLine{00134         L1D\_ALL\_REF\_\_MASK\_\_NHM\_L1D\_ALL\_REF\_\_CACHEABLE = 0x200, \textcolor{comment}{// L1 data cacheable reads and writes}}
\DoxyCodeLine{00135         L1D\_CACHE\_LD = 0x40, \textcolor{comment}{// L1D  cacheable loads. WARNING: event may overcount loads}}
\DoxyCodeLine{00136         L1D\_CACHE\_LD\_\_MASK\_\_NHM\_L1D\_CACHE\_LD\_\_E\_STATE = 0x400, \textcolor{comment}{// L1 data cache read in E state}}
\DoxyCodeLine{00137         L1D\_CACHE\_LD\_\_MASK\_\_NHM\_L1D\_CACHE\_LD\_\_I\_STATE = 0x100, \textcolor{comment}{// L1 data cache read in I state (misses)}}
\DoxyCodeLine{00138         L1D\_CACHE\_LD\_\_MASK\_\_NHM\_L1D\_CACHE\_LD\_\_M\_STATE = 0x800, \textcolor{comment}{// L1 data cache read in M state}}
\DoxyCodeLine{00139         L1D\_CACHE\_LD\_\_MASK\_\_NHM\_L1D\_CACHE\_LD\_\_MESI = 0xf00, \textcolor{comment}{// L1 data cache reads}}
\DoxyCodeLine{00140         L1D\_CACHE\_LD\_\_MASK\_\_NHM\_L1D\_CACHE\_LD\_\_S\_STATE = 0x200, \textcolor{comment}{// L1 data cache read in S state}}
\DoxyCodeLine{00141         L1D\_CACHE\_LOCK = 0x42, \textcolor{comment}{// L1 data cache load lock}}
\DoxyCodeLine{00142         L1D\_CACHE\_LOCK\_\_MASK\_\_NHM\_L1D\_CACHE\_LOCK\_\_E\_STATE = 0x400, \textcolor{comment}{// L1 data cache load locks in E state}}
\DoxyCodeLine{00143         L1D\_CACHE\_LOCK\_\_MASK\_\_NHM\_L1D\_CACHE\_LOCK\_\_HIT = 0x100, \textcolor{comment}{// L1 data cache load lock hits}}
\DoxyCodeLine{00144         L1D\_CACHE\_LOCK\_\_MASK\_\_NHM\_L1D\_CACHE\_LOCK\_\_M\_STATE = 0x800, \textcolor{comment}{// L1 data cache load locks in M state}}
\DoxyCodeLine{00145         L1D\_CACHE\_LOCK\_\_MASK\_\_NHM\_L1D\_CACHE\_LOCK\_\_S\_STATE = 0x200, \textcolor{comment}{// L1 data cache load locks in S state}}
\DoxyCodeLine{00146         L1D\_CACHE\_LOCK\_FB\_HIT = 0x153, \textcolor{comment}{// L1D load lock accepted in fill buffer}}
\DoxyCodeLine{00147         L1D\_CACHE\_PREFETCH\_LOCK\_FB\_HIT = 0x152, \textcolor{comment}{// L1D prefetch load lock accepted in fill buffer}}
\DoxyCodeLine{00148         L1D\_CACHE\_ST = 0x41, \textcolor{comment}{// L1 data cache stores}}
\DoxyCodeLine{00149         L1D\_CACHE\_ST\_\_MASK\_\_NHM\_L1D\_CACHE\_ST\_\_E\_STATE = 0x400, \textcolor{comment}{// L1 data cache stores in E state}}
\DoxyCodeLine{00150         L1D\_CACHE\_ST\_\_MASK\_\_NHM\_L1D\_CACHE\_ST\_\_I\_STATE = 0x100, \textcolor{comment}{// L1 data cache store in the I state}}
\DoxyCodeLine{00151         L1D\_CACHE\_ST\_\_MASK\_\_NHM\_L1D\_CACHE\_ST\_\_M\_STATE = 0x800, \textcolor{comment}{// L1 data cache stores in M state}}
\DoxyCodeLine{00152         L1D\_CACHE\_ST\_\_MASK\_\_NHM\_L1D\_CACHE\_ST\_\_S\_STATE = 0x200, \textcolor{comment}{// L1 data cache stores in S state}}
\DoxyCodeLine{00153         L1D\_CACHE\_ST\_\_MASK\_\_NHM\_L1D\_CACHE\_ST\_\_MESI = 0xf00, \textcolor{comment}{// L1 data cache store in all states}}
\DoxyCodeLine{00154         L1D\_PREFETCH = 0x4e, \textcolor{comment}{// L1D hardware prefetch}}
\DoxyCodeLine{00155         L1D\_PREFETCH\_\_MASK\_\_NHM\_L1D\_PREFETCH\_\_MISS = 0x200, \textcolor{comment}{// L1D hardware prefetch misses}}
\DoxyCodeLine{00156         L1D\_PREFETCH\_\_MASK\_\_NHM\_L1D\_PREFETCH\_\_REQUESTS = 0x100, \textcolor{comment}{// L1D hardware prefetch requests}}
\DoxyCodeLine{00157         L1D\_PREFETCH\_\_MASK\_\_NHM\_L1D\_PREFETCH\_\_TRIGGERS = 0x400, \textcolor{comment}{// L1D hardware prefetch requests triggered}}
\DoxyCodeLine{00158         L1D\_WB\_L2 = 0x28, \textcolor{comment}{// L1 writebacks to L2}}
\DoxyCodeLine{00159         L1D\_WB\_L2\_\_MASK\_\_NHM\_L1D\_WB\_L2\_\_E\_STATE = 0x400, \textcolor{comment}{// L1 writebacks to L2 in E state}}
\DoxyCodeLine{00160         L1D\_WB\_L2\_\_MASK\_\_NHM\_L1D\_WB\_L2\_\_I\_STATE = 0x100, \textcolor{comment}{// L1 writebacks to L2 in I state (misses)}}
\DoxyCodeLine{00161         L1D\_WB\_L2\_\_MASK\_\_NHM\_L1D\_WB\_L2\_\_M\_STATE = 0x800, \textcolor{comment}{// L1 writebacks to L2 in M state}}
\DoxyCodeLine{00162         L1D\_WB\_L2\_\_MASK\_\_NHM\_L1D\_WB\_L2\_\_S\_STATE = 0x200, \textcolor{comment}{// L1 writebacks to L2 in S state}}
\DoxyCodeLine{00163         L1D\_WB\_L2\_\_MASK\_\_NHM\_L1D\_WB\_L2\_\_MESI = 0xf00, \textcolor{comment}{// All L1 writebacks to L2}}
\DoxyCodeLine{00164         L1I = 0x80, \textcolor{comment}{// L1I instruction fetches}}
\DoxyCodeLine{00165         L1I\_\_MASK\_\_NHM\_L1I\_\_CYCLES\_STALLED = 0x400, \textcolor{comment}{// L1I instruction fetch stall cycles}}
\DoxyCodeLine{00166         L1I\_\_MASK\_\_NHM\_L1I\_\_HITS = 0x100, \textcolor{comment}{// L1I instruction fetch hits}}
\DoxyCodeLine{00167         L1I\_\_MASK\_\_NHM\_L1I\_\_MISSES = 0x200, \textcolor{comment}{// L1I instruction fetch misses}}
\DoxyCodeLine{00168         L1I\_\_MASK\_\_NHM\_L1I\_\_READS = 0x300, \textcolor{comment}{// L1I Instruction fetches}}
\DoxyCodeLine{00169         L1I\_OPPORTUNISTIC\_HITS = 0x183, \textcolor{comment}{// Opportunistic hits in streaming}}
\DoxyCodeLine{00170         L2\_DATA\_RQSTS = 0x26, \textcolor{comment}{// L2 data requests}}
\DoxyCodeLine{00171         L2\_DATA\_RQSTS\_\_MASK\_\_NHM\_L2\_DATA\_RQSTS\_\_ANY = 0xff00, \textcolor{comment}{// All L2 data requests}}
\DoxyCodeLine{00172         L2\_DATA\_RQSTS\_\_MASK\_\_NHM\_L2\_DATA\_RQSTS\_\_DEMAND\_E\_STATE = 0x400, \textcolor{comment}{// L2 data demand loads in E state}}
\DoxyCodeLine{00173         L2\_DATA\_RQSTS\_\_MASK\_\_NHM\_L2\_DATA\_RQSTS\_\_DEMAND\_I\_STATE = 0x100, \textcolor{comment}{// L2 data demand loads in I state (misses)}}
\DoxyCodeLine{00174         L2\_DATA\_RQSTS\_\_MASK\_\_NHM\_L2\_DATA\_RQSTS\_\_DEMAND\_M\_STATE = 0x800, \textcolor{comment}{// L2 data demand loads in M state}}
\DoxyCodeLine{00175         L2\_DATA\_RQSTS\_\_MASK\_\_NHM\_L2\_DATA\_RQSTS\_\_DEMAND\_MESI = 0xf00, \textcolor{comment}{// L2 data demand requests}}
\DoxyCodeLine{00176         L2\_DATA\_RQSTS\_\_MASK\_\_NHM\_L2\_DATA\_RQSTS\_\_DEMAND\_S\_STATE = 0x200, \textcolor{comment}{// L2 data demand loads in S state}}
\DoxyCodeLine{00177         L2\_DATA\_RQSTS\_\_MASK\_\_NHM\_L2\_DATA\_RQSTS\_\_PREFETCH\_E\_STATE = 0x4000, \textcolor{comment}{// L2 data prefetches in E state}}
\DoxyCodeLine{00178         L2\_DATA\_RQSTS\_\_MASK\_\_NHM\_L2\_DATA\_RQSTS\_\_PREFETCH\_I\_STATE = 0x1000, \textcolor{comment}{// L2 data prefetches in the I state (misses)}}
\DoxyCodeLine{00179         L2\_DATA\_RQSTS\_\_MASK\_\_NHM\_L2\_DATA\_RQSTS\_\_PREFETCH\_M\_STATE = 0x8000, \textcolor{comment}{// L2 data prefetches in M state}}
\DoxyCodeLine{00180         L2\_DATA\_RQSTS\_\_MASK\_\_NHM\_L2\_DATA\_RQSTS\_\_PREFETCH\_MESI = 0xf000, \textcolor{comment}{// All L2 data prefetches}}
\DoxyCodeLine{00181         L2\_DATA\_RQSTS\_\_MASK\_\_NHM\_L2\_DATA\_RQSTS\_\_PREFETCH\_S\_STATE = 0x2000, \textcolor{comment}{// L2 data prefetches in the S state}}
\DoxyCodeLine{00182         L2\_HW\_PREFETCH = 0xf3, \textcolor{comment}{// L2 HW prefetches}}
\DoxyCodeLine{00183         L2\_HW\_PREFETCH\_\_MASK\_\_NHM\_L2\_HW\_PREFETCH\_\_HIT = 0x100, \textcolor{comment}{// Count L2 HW prefetcher detector hits}}
\DoxyCodeLine{00184         L2\_HW\_PREFETCH\_\_MASK\_\_NHM\_L2\_HW\_PREFETCH\_\_ALLOC = 0x200, \textcolor{comment}{// Count L2 HW prefetcher allocations}}
\DoxyCodeLine{00185         L2\_HW\_PREFETCH\_\_MASK\_\_NHM\_L2\_HW\_PREFETCH\_\_DATA\_TRIGGER = 0x400, \textcolor{comment}{// Count L2 HW data prefetcher triggered}}
\DoxyCodeLine{00186         L2\_HW\_PREFETCH\_\_MASK\_\_NHM\_L2\_HW\_PREFETCH\_\_CODE\_TRIGGER = 0x800, \textcolor{comment}{// Count L2 HW code prefetcher triggered}}
\DoxyCodeLine{00187         L2\_HW\_PREFETCH\_\_MASK\_\_NHM\_L2\_HW\_PREFETCH\_\_DCA\_TRIGGER = 0x1000, \textcolor{comment}{// Count L2 HW DCA prefetcher triggered}}
\DoxyCodeLine{00188         L2\_HW\_PREFETCH\_\_MASK\_\_NHM\_L2\_HW\_PREFETCH\_\_KICK\_START = 0x2000, \textcolor{comment}{// Count L2 HW prefetcher kick started}}
\DoxyCodeLine{00189         L2\_LINES\_IN = 0xf1, \textcolor{comment}{// L2 lines allocated}}
\DoxyCodeLine{00190         L2\_LINES\_IN\_\_MASK\_\_NHM\_L2\_LINES\_IN\_\_ANY = 0x700, \textcolor{comment}{// L2 lines allocated}}
\DoxyCodeLine{00191         L2\_LINES\_IN\_\_MASK\_\_NHM\_L2\_LINES\_IN\_\_E\_STATE = 0x400, \textcolor{comment}{// L2 lines allocated in the E state}}
\DoxyCodeLine{00192         L2\_LINES\_IN\_\_MASK\_\_NHM\_L2\_LINES\_IN\_\_S\_STATE = 0x200, \textcolor{comment}{// L2 lines allocated in the S state}}
\DoxyCodeLine{00193         L2\_LINES\_OUT = 0xf2, \textcolor{comment}{// L2 lines evicted}}
\DoxyCodeLine{00194         L2\_LINES\_OUT\_\_MASK\_\_NHM\_L2\_LINES\_OUT\_\_ANY = 0xf00, \textcolor{comment}{// L2 lines evicted}}
\DoxyCodeLine{00195         L2\_LINES\_OUT\_\_MASK\_\_NHM\_L2\_LINES\_OUT\_\_DEMAND\_CLEAN = 0x100, \textcolor{comment}{// L2 lines evicted by a demand request}}
\DoxyCodeLine{00196         L2\_LINES\_OUT\_\_MASK\_\_NHM\_L2\_LINES\_OUT\_\_DEMAND\_DIRTY = 0x200, \textcolor{comment}{// L2 modified lines evicted by a demand request}}
\DoxyCodeLine{00197         L2\_LINES\_OUT\_\_MASK\_\_NHM\_L2\_LINES\_OUT\_\_PREFETCH\_CLEAN = 0x400, \textcolor{comment}{// L2 lines evicted by a prefetch request}}
\DoxyCodeLine{00198         L2\_LINES\_OUT\_\_MASK\_\_NHM\_L2\_LINES\_OUT\_\_PREFETCH\_DIRTY = 0x800, \textcolor{comment}{// L2 modified lines evicted by a prefetch request}}
\DoxyCodeLine{00199         L2\_RQSTS = 0x24, \textcolor{comment}{// L2 requests}}
\DoxyCodeLine{00200         L2\_RQSTS\_\_MASK\_\_NHM\_L2\_RQSTS\_\_MISS = 0xaa00, \textcolor{comment}{// All L2 misses}}
\DoxyCodeLine{00201         L2\_RQSTS\_\_MASK\_\_NHM\_L2\_RQSTS\_\_REFERENCES = 0xff00, \textcolor{comment}{// All L2 requests}}
\DoxyCodeLine{00202         L2\_RQSTS\_\_MASK\_\_NHM\_L2\_RQSTS\_\_IFETCH\_HIT = 0x1000, \textcolor{comment}{// L2 instruction fetch hits}}
\DoxyCodeLine{00203         L2\_RQSTS\_\_MASK\_\_NHM\_L2\_RQSTS\_\_IFETCH\_MISS = 0x2000, \textcolor{comment}{// L2 instruction fetch misses}}
\DoxyCodeLine{00204         L2\_RQSTS\_\_MASK\_\_NHM\_L2\_RQSTS\_\_IFETCHES = 0x3000, \textcolor{comment}{// L2 instruction fetches}}
\DoxyCodeLine{00205         L2\_RQSTS\_\_MASK\_\_NHM\_L2\_RQSTS\_\_LD\_HIT = 0x100, \textcolor{comment}{// L2 load hits}}
\DoxyCodeLine{00206         L2\_RQSTS\_\_MASK\_\_NHM\_L2\_RQSTS\_\_LD\_MISS = 0x200, \textcolor{comment}{// L2 load misses}}
\DoxyCodeLine{00207         L2\_RQSTS\_\_MASK\_\_NHM\_L2\_RQSTS\_\_LOADS = 0x300, \textcolor{comment}{// L2 requests}}
\DoxyCodeLine{00208         L2\_RQSTS\_\_MASK\_\_NHM\_L2\_RQSTS\_\_PREFETCH\_HIT = 0x4000, \textcolor{comment}{// L2 prefetch hits}}
\DoxyCodeLine{00209         L2\_RQSTS\_\_MASK\_\_NHM\_L2\_RQSTS\_\_PREFETCH\_MISS = 0x8000, \textcolor{comment}{// L2 prefetch misses}}
\DoxyCodeLine{00210         L2\_RQSTS\_\_MASK\_\_NHM\_L2\_RQSTS\_\_PREFETCHES = 0xc000, \textcolor{comment}{// All L2 prefetches}}
\DoxyCodeLine{00211         L2\_RQSTS\_\_MASK\_\_NHM\_L2\_RQSTS\_\_RFO\_HIT = 0x400, \textcolor{comment}{// L2 RFO hits}}
\DoxyCodeLine{00212         L2\_RQSTS\_\_MASK\_\_NHM\_L2\_RQSTS\_\_RFO\_MISS = 0x800, \textcolor{comment}{// L2 RFO misses}}
\DoxyCodeLine{00213         L2\_RQSTS\_\_MASK\_\_NHM\_L2\_RQSTS\_\_RFOS = 0xc00, \textcolor{comment}{// L2 RFO requests}}
\DoxyCodeLine{00214         L2\_TRANSACTIONS = 0xf0, \textcolor{comment}{// L2 transactions}}
\DoxyCodeLine{00215         L2\_TRANSACTIONS\_\_MASK\_\_NHM\_L2\_TRANSACTIONS\_\_ANY = 0x8000, \textcolor{comment}{// All L2 transactions}}
\DoxyCodeLine{00216         L2\_TRANSACTIONS\_\_MASK\_\_NHM\_L2\_TRANSACTIONS\_\_FILL = 0x2000, \textcolor{comment}{// L2 fill transactions}}
\DoxyCodeLine{00217         L2\_TRANSACTIONS\_\_MASK\_\_NHM\_L2\_TRANSACTIONS\_\_IFETCH = 0x400, \textcolor{comment}{// L2 instruction fetch transactions}}
\DoxyCodeLine{00218         L2\_TRANSACTIONS\_\_MASK\_\_NHM\_L2\_TRANSACTIONS\_\_L1D\_WB = 0x1000, \textcolor{comment}{// L1D writeback to L2 transactions}}
\DoxyCodeLine{00219         L2\_TRANSACTIONS\_\_MASK\_\_NHM\_L2\_TRANSACTIONS\_\_LOAD = 0x100, \textcolor{comment}{// L2 Load transactions}}
\DoxyCodeLine{00220         L2\_TRANSACTIONS\_\_MASK\_\_NHM\_L2\_TRANSACTIONS\_\_PREFETCH = 0x800, \textcolor{comment}{// L2 prefetch transactions}}
\DoxyCodeLine{00221         L2\_TRANSACTIONS\_\_MASK\_\_NHM\_L2\_TRANSACTIONS\_\_RFO = 0x200, \textcolor{comment}{// L2 RFO transactions}}
\DoxyCodeLine{00222         L2\_TRANSACTIONS\_\_MASK\_\_NHM\_L2\_TRANSACTIONS\_\_WB = 0x4000, \textcolor{comment}{// L2 writeback to LLC transactions}}
\DoxyCodeLine{00223         L2\_WRITE = 0x27, \textcolor{comment}{// L2 demand lock/store RFO}}
\DoxyCodeLine{00224         L2\_WRITE\_\_MASK\_\_NHM\_L2\_WRITE\_\_LOCK\_E\_STATE = 0x4000, \textcolor{comment}{// L2 demand lock RFOs in E state}}
\DoxyCodeLine{00225         L2\_WRITE\_\_MASK\_\_NHM\_L2\_WRITE\_\_LOCK\_I\_STATE = 0x1000, \textcolor{comment}{// L2 demand lock RFOs in I state (misses)}}
\DoxyCodeLine{00226         L2\_WRITE\_\_MASK\_\_NHM\_L2\_WRITE\_\_LOCK\_S\_STATE = 0x2000, \textcolor{comment}{// L2 demand lock RFOs in S state}}
\DoxyCodeLine{00227         L2\_WRITE\_\_MASK\_\_NHM\_L2\_WRITE\_\_LOCK\_HIT = 0xe000, \textcolor{comment}{// All demand L2 lock RFOs that hit the cache}}
\DoxyCodeLine{00228         L2\_WRITE\_\_MASK\_\_NHM\_L2\_WRITE\_\_LOCK\_M\_STATE = 0x8000, \textcolor{comment}{// L2 demand lock RFOs in M state}}
\DoxyCodeLine{00229         L2\_WRITE\_\_MASK\_\_NHM\_L2\_WRITE\_\_LOCK\_MESI = 0xf000, \textcolor{comment}{// All demand L2 lock RFOs}}
\DoxyCodeLine{00230         L2\_WRITE\_\_MASK\_\_NHM\_L2\_WRITE\_\_RFO\_HIT = 0xe00, \textcolor{comment}{// All L2 demand store RFOs that hit the cache}}
\DoxyCodeLine{00231         L2\_WRITE\_\_MASK\_\_NHM\_L2\_WRITE\_\_RFO\_I\_STATE = 0x100, \textcolor{comment}{// L2 demand store RFOs in I state (misses)}}
\DoxyCodeLine{00232         L2\_WRITE\_\_MASK\_\_NHM\_L2\_WRITE\_\_RFO\_E\_STATE = 0x400, \textcolor{comment}{// L2 demand store RFOs in the E state (exclusive)}}
\DoxyCodeLine{00233         L2\_WRITE\_\_MASK\_\_NHM\_L2\_WRITE\_\_RFO\_M\_STATE = 0x800, \textcolor{comment}{// L2 demand store RFOs in M state}}
\DoxyCodeLine{00234         L2\_WRITE\_\_MASK\_\_NHM\_L2\_WRITE\_\_RFO\_MESI = 0xf00, \textcolor{comment}{// All L2 demand store RFOs}}
\DoxyCodeLine{00235         L2\_WRITE\_\_MASK\_\_NHM\_L2\_WRITE\_\_RFO\_S\_STATE = 0x200, \textcolor{comment}{// L2 demand store RFOs in S state}}
\DoxyCodeLine{00236         LARGE\_ITLB = 0x82, \textcolor{comment}{// Large instruction TLB}}
\DoxyCodeLine{00237         LARGE\_ITLB\_\_MASK\_\_NHM\_LARGE\_ITLB\_\_HIT = 0x100, \textcolor{comment}{// Large ITLB hit}}
\DoxyCodeLine{00238         LOAD\_DISPATCH = 0x13, \textcolor{comment}{// Loads dispatched}}
\DoxyCodeLine{00239         LOAD\_DISPATCH\_\_MASK\_\_NHM\_LOAD\_DISPATCH\_\_ANY = 0x700, \textcolor{comment}{// All loads dispatched}}
\DoxyCodeLine{00240         LOAD\_DISPATCH\_\_MASK\_\_NHM\_LOAD\_DISPATCH\_\_MOB = 0x400, \textcolor{comment}{// Loads dispatched from the MOB}}
\DoxyCodeLine{00241         LOAD\_DISPATCH\_\_MASK\_\_NHM\_LOAD\_DISPATCH\_\_RS = 0x100, \textcolor{comment}{// Loads dispatched that bypass the MOB}}
\DoxyCodeLine{00242         LOAD\_DISPATCH\_\_MASK\_\_NHM\_LOAD\_DISPATCH\_\_RS\_DELAYED = 0x200, \textcolor{comment}{// Loads dispatched from stage 305}}
\DoxyCodeLine{00243         LOAD\_HIT\_PRE = 0x14c, \textcolor{comment}{// Load operations conflicting with software prefetches}}
\DoxyCodeLine{00244         LONGEST\_LAT\_CACHE = 0x2e, \textcolor{comment}{// Longest latency cache reference}}
\DoxyCodeLine{00245         LONGEST\_LAT\_CACHE\_\_MASK\_\_NHM\_LONGEST\_LAT\_CACHE\_\_REFERENCE = 0x4f00, \textcolor{comment}{// Longest latency cache reference}}
\DoxyCodeLine{00246         LONGEST\_LAT\_CACHE\_\_MASK\_\_NHM\_LONGEST\_LAT\_CACHE\_\_MISS = 0x4100, \textcolor{comment}{// Longest latency cache miss}}
\DoxyCodeLine{00247         LSD = 0xa8, \textcolor{comment}{// Loop stream detector}}
\DoxyCodeLine{00248         LSD\_\_MASK\_\_NHM\_LSD\_\_ACTIVE = 0x100 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles when uops were delivered by the LSD}}
\DoxyCodeLine{00249         LSD\_\_MASK\_\_NHM\_LSD\_\_INACTIVE = 0x100 | INTEL\_X86\_MOD\_INV | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles no uops were delivered by the LSD}}
\DoxyCodeLine{00250         MACHINE\_CLEARS = 0xc3, \textcolor{comment}{// Machine Clear}}
\DoxyCodeLine{00251         MACHINE\_CLEARS\_\_MASK\_\_NHM\_MACHINE\_CLEARS\_\_SMC = 0x400, \textcolor{comment}{// Self-\/Modifying Code detected}}
\DoxyCodeLine{00252         MACHINE\_CLEARS\_\_MASK\_\_NHM\_MACHINE\_CLEARS\_\_CYCLES = 0x100, \textcolor{comment}{// Cycles machine clear asserted}}
\DoxyCodeLine{00253         MACHINE\_CLEARS\_\_MASK\_\_NHM\_MACHINE\_CLEARS\_\_MEM\_ORDER = 0x200, \textcolor{comment}{// Execution pipeline restart due to Memory ordering conflicts}}
\DoxyCodeLine{00254         MACHINE\_CLEARS\_\_MASK\_\_NHM\_MACHINE\_CLEARS\_\_FUSION\_ASSIST = 0x1000, \textcolor{comment}{// Counts the number of macro-\/fusion assists}}
\DoxyCodeLine{00255         MACRO\_INSTS = 0xd0, \textcolor{comment}{// Macro-\/fused instructions}}
\DoxyCodeLine{00256         MACRO\_INSTS\_\_MASK\_\_NHM\_MACRO\_INSTS\_\_DECODED = 0x100, \textcolor{comment}{// Instructions decoded}}
\DoxyCodeLine{00257         MACRO\_INSTS\_\_MASK\_\_NHM\_MACRO\_INSTS\_\_FUSIONS\_DECODED = 0x100, \textcolor{comment}{// Macro-\/fused instructions decoded}}
\DoxyCodeLine{00258         MEMORY\_DISAMBIGUATION = 0x9, \textcolor{comment}{// Memory Disambiguation Activity}}
\DoxyCodeLine{00259         MEMORY\_DISAMBIGUATION\_\_MASK\_\_NHM\_MEMORY\_DISAMBIGUATION\_\_RESET = 0x100, \textcolor{comment}{// Counts memory disambiguation reset cycles}}
\DoxyCodeLine{00260         MEMORY\_DISAMBIGUATION\_\_MASK\_\_NHM\_MEMORY\_DISAMBIGUATION\_\_WATCHDOG = 0x400, \textcolor{comment}{// Counts the number of times the memory disambiguation watchdog kicked in}}
\DoxyCodeLine{00261         MEMORY\_DISAMBIGUATION\_\_MASK\_\_NHM\_MEMORY\_DISAMBIGUATION\_\_WATCH\_CYCLES = 0x800, \textcolor{comment}{// Counts the cycles that the memory disambiguation watchdog is active}}
\DoxyCodeLine{00262         MEM\_INST\_RETIRED = 0xb, \textcolor{comment}{// Memory instructions retired}}
\DoxyCodeLine{00263         MEM\_INST\_RETIRED\_\_MASK\_\_NHM\_MEM\_INST\_RETIRED\_\_LATENCY\_ABOVE\_THRESHOLD = 0x1000, \textcolor{comment}{// Memory instructions retired above programmed clocks}}
\DoxyCodeLine{00264         MEM\_INST\_RETIRED\_\_MASK\_\_NHM\_MEM\_INST\_RETIRED\_\_LOADS = 0x100, \textcolor{comment}{// Instructions retired which contains a load (Precise Event)}}
\DoxyCodeLine{00265         MEM\_INST\_RETIRED\_\_MASK\_\_NHM\_MEM\_INST\_RETIRED\_\_STORES = 0x200, \textcolor{comment}{// Instructions retired which contains a store (Precise Event)}}
\DoxyCodeLine{00266         MEM\_LOAD\_RETIRED = 0xcb, \textcolor{comment}{// Retired loads}}
\DoxyCodeLine{00267         MEM\_LOAD\_RETIRED\_\_MASK\_\_NHM\_MEM\_LOAD\_RETIRED\_\_DTLB\_MISS = 0x8000, \textcolor{comment}{// Retired loads that miss the DTLB (Precise Event)}}
\DoxyCodeLine{00268         MEM\_LOAD\_RETIRED\_\_MASK\_\_NHM\_MEM\_LOAD\_RETIRED\_\_HIT\_LFB = 0x4000, \textcolor{comment}{// Retired loads that miss L1D and hit an previously allocated LFB (Precise Event)}}
\DoxyCodeLine{00269         MEM\_LOAD\_RETIRED\_\_MASK\_\_NHM\_MEM\_LOAD\_RETIRED\_\_L1D\_HIT = 0x100, \textcolor{comment}{// Retired loads that hit the L1 data cache (Precise Event)}}
\DoxyCodeLine{00270         MEM\_LOAD\_RETIRED\_\_MASK\_\_NHM\_MEM\_LOAD\_RETIRED\_\_L2\_HIT = 0x200, \textcolor{comment}{// Retired loads that hit the L2 cache (Precise Event)}}
\DoxyCodeLine{00271         MEM\_LOAD\_RETIRED\_\_MASK\_\_NHM\_MEM\_LOAD\_RETIRED\_\_L3\_MISS = 0x1000, \textcolor{comment}{// Retired loads that miss the L3 cache (Precise Event)}}
\DoxyCodeLine{00272         MEM\_LOAD\_RETIRED\_\_MASK\_\_NHM\_MEM\_LOAD\_RETIRED\_\_LLC\_MISS = 0x1000, \textcolor{comment}{// This is an alias for L3\_MISS}}
\DoxyCodeLine{00273         MEM\_LOAD\_RETIRED\_\_MASK\_\_NHM\_MEM\_LOAD\_RETIRED\_\_L3\_UNSHARED\_HIT = 0x400, \textcolor{comment}{// Retired loads that hit valid versions in the L3 cache (Precise Event)}}
\DoxyCodeLine{00274         MEM\_LOAD\_RETIRED\_\_MASK\_\_NHM\_MEM\_LOAD\_RETIRED\_\_LLC\_UNSHARED\_HIT = 0x400, \textcolor{comment}{// This is an alias for L3\_UNSHARED\_HIT}}
\DoxyCodeLine{00275         MEM\_LOAD\_RETIRED\_\_MASK\_\_NHM\_MEM\_LOAD\_RETIRED\_\_OTHER\_CORE\_L2\_HIT\_HITM = 0x800, \textcolor{comment}{// Retired loads that hit sibling core's L2 in modified or unmodified states (Precise Event)}}
\DoxyCodeLine{00276         MEM\_STORE\_RETIRED = 0xc, \textcolor{comment}{// Retired stores}}
\DoxyCodeLine{00277         MEM\_STORE\_RETIRED\_\_MASK\_\_NHM\_MEM\_STORE\_RETIRED\_\_DTLB\_MISS = 0x100, \textcolor{comment}{// Retired stores that miss the DTLB (Precise Event)}}
\DoxyCodeLine{00278         MEM\_UNCORE\_RETIRED = 0xf, \textcolor{comment}{// Load instructions retired which hit offcore}}
\DoxyCodeLine{00279         MEM\_UNCORE\_RETIRED\_\_MASK\_\_NHM\_MEM\_UNCORE\_RETIRED\_\_OTHER\_CORE\_L2\_HITM = 0x200, \textcolor{comment}{// Load instructions retired that HIT modified data in sibling core (Precise Event)}}
\DoxyCodeLine{00280         MEM\_UNCORE\_RETIRED\_\_MASK\_\_NHM\_MEM\_UNCORE\_RETIRED\_\_REMOTE\_CACHE\_LOCAL\_HOME\_HIT = 0x800, \textcolor{comment}{// Load instructions retired remote cache HIT data source (Precise Event)}}
\DoxyCodeLine{00281         MEM\_UNCORE\_RETIRED\_\_MASK\_\_NHM\_MEM\_UNCORE\_RETIRED\_\_REMOTE\_DRAM = 0x1000, \textcolor{comment}{// Load instructions retired remote DRAM and remote home-\/remote cache HITM (Precise Event)}}
\DoxyCodeLine{00282         MEM\_UNCORE\_RETIRED\_\_MASK\_\_NHM\_MEM\_UNCORE\_RETIRED\_\_LOCAL\_DRAM = 0x2000, \textcolor{comment}{// Load instructions retired with a data source of local DRAM or locally homed remote hitm (Precise Event)}}
\DoxyCodeLine{00283         MEM\_UNCORE\_RETIRED\_\_MASK\_\_NHM\_MEM\_UNCORE\_RETIRED\_\_L3\_DATA\_MISS\_UNKNOWN = 0x100, \textcolor{comment}{// Load instructions retired where the memory reference missed L3 and data source is unknown (Model 46 only}}
\DoxyCodeLine{00284         MEM\_UNCORE\_RETIRED\_\_MASK\_\_NHM\_MEM\_UNCORE\_RETIRED\_\_UNCACHEABLE = 0x8000, \textcolor{comment}{// Load instructions retired where the memory reference missed L1}}
\DoxyCodeLine{00285         OFFCORE\_REQUESTS = 0xb0, \textcolor{comment}{// Offcore memory requests}}
\DoxyCodeLine{00286         OFFCORE\_REQUESTS\_\_MASK\_\_NHM\_OFFCORE\_REQUESTS\_\_ANY = 0x8000, \textcolor{comment}{// All offcore requests}}
\DoxyCodeLine{00287         OFFCORE\_REQUESTS\_\_MASK\_\_NHM\_OFFCORE\_REQUESTS\_\_ANY\_READ = 0x800, \textcolor{comment}{// Offcore read requests}}
\DoxyCodeLine{00288         OFFCORE\_REQUESTS\_\_MASK\_\_NHM\_OFFCORE\_REQUESTS\_\_ANY\_RFO = 0x1000, \textcolor{comment}{// Offcore RFO requests}}
\DoxyCodeLine{00289         OFFCORE\_REQUESTS\_\_MASK\_\_NHM\_OFFCORE\_REQUESTS\_\_DEMAND\_READ\_CODE = 0x200, \textcolor{comment}{// Counts number of offcore demand code read requests. Does not count L2 prefetch requests.}}
\DoxyCodeLine{00290         OFFCORE\_REQUESTS\_\_MASK\_\_NHM\_OFFCORE\_REQUESTS\_\_DEMAND\_READ\_DATA = 0x100, \textcolor{comment}{// Offcore demand data read requests}}
\DoxyCodeLine{00291         OFFCORE\_REQUESTS\_\_MASK\_\_NHM\_OFFCORE\_REQUESTS\_\_DEMAND\_RFO = 0x400, \textcolor{comment}{// Offcore demand RFO requests}}
\DoxyCodeLine{00292         OFFCORE\_REQUESTS\_\_MASK\_\_NHM\_OFFCORE\_REQUESTS\_\_L1D\_WRITEBACK = 0x4000, \textcolor{comment}{// Offcore L1 data cache writebacks}}
\DoxyCodeLine{00293         OFFCORE\_REQUESTS\_\_MASK\_\_NHM\_OFFCORE\_REQUESTS\_\_UNCACHED\_MEM = 0x2000, \textcolor{comment}{// Counts number of offcore uncached memory requests}}
\DoxyCodeLine{00294         OFFCORE\_REQUESTS\_SQ\_FULL = 0x1b2, \textcolor{comment}{// Counts cycles the Offcore Request buffer or Super Queue is full.}}
\DoxyCodeLine{00295         PARTIAL\_ADDRESS\_ALIAS = 0x107, \textcolor{comment}{// False dependencies due to partial address forming}}
\DoxyCodeLine{00296         PIC\_ACCESSES = 0xba, \textcolor{comment}{// Programmable interrupt controller}}
\DoxyCodeLine{00297         PIC\_ACCESSES\_\_MASK\_\_NHM\_PIC\_ACCESSES\_\_TPR\_READS = 0x100, \textcolor{comment}{// Counts number of TPR reads}}
\DoxyCodeLine{00298         PIC\_ACCESSES\_\_MASK\_\_NHM\_PIC\_ACCESSES\_\_TPR\_WRITES = 0x200, \textcolor{comment}{// Counts number of TPR writes}}
\DoxyCodeLine{00299         RAT\_STALLS = 0xd2, \textcolor{comment}{// Register allocation table stalls}}
\DoxyCodeLine{00300         RAT\_STALLS\_\_MASK\_\_NHM\_RAT\_STALLS\_\_FLAGS = 0x100, \textcolor{comment}{// Flag stall cycles}}
\DoxyCodeLine{00301         RAT\_STALLS\_\_MASK\_\_NHM\_RAT\_STALLS\_\_REGISTERS = 0x200, \textcolor{comment}{// Partial register stall cycles}}
\DoxyCodeLine{00302         RAT\_STALLS\_\_MASK\_\_NHM\_RAT\_STALLS\_\_ROB\_READ\_PORT = 0x400, \textcolor{comment}{// ROB read port stalls cycles}}
\DoxyCodeLine{00303         RAT\_STALLS\_\_MASK\_\_NHM\_RAT\_STALLS\_\_SCOREBOARD = 0x800, \textcolor{comment}{// Scoreboard stall cycles}}
\DoxyCodeLine{00304         RAT\_STALLS\_\_MASK\_\_NHM\_RAT\_STALLS\_\_ANY = 0xf00, \textcolor{comment}{// All RAT stall cycles}}
\DoxyCodeLine{00305         RESOURCE\_STALLS = 0xa2, \textcolor{comment}{// Processor stalls}}
\DoxyCodeLine{00306         RESOURCE\_STALLS\_\_MASK\_\_NHM\_RESOURCE\_STALLS\_\_FPCW = 0x2000, \textcolor{comment}{// FPU control word write stall cycles}}
\DoxyCodeLine{00307         RESOURCE\_STALLS\_\_MASK\_\_NHM\_RESOURCE\_STALLS\_\_LOAD = 0x200, \textcolor{comment}{// Load buffer stall cycles}}
\DoxyCodeLine{00308         RESOURCE\_STALLS\_\_MASK\_\_NHM\_RESOURCE\_STALLS\_\_MXCSR = 0x4000, \textcolor{comment}{// MXCSR rename stall cycles}}
\DoxyCodeLine{00309         RESOURCE\_STALLS\_\_MASK\_\_NHM\_RESOURCE\_STALLS\_\_RS\_FULL = 0x400, \textcolor{comment}{// Reservation Station full stall cycles}}
\DoxyCodeLine{00310         RESOURCE\_STALLS\_\_MASK\_\_NHM\_RESOURCE\_STALLS\_\_STORE = 0x800, \textcolor{comment}{// Store buffer stall cycles}}
\DoxyCodeLine{00311         RESOURCE\_STALLS\_\_MASK\_\_NHM\_RESOURCE\_STALLS\_\_OTHER = 0x8000, \textcolor{comment}{// Other Resource related stall cycles}}
\DoxyCodeLine{00312         RESOURCE\_STALLS\_\_MASK\_\_NHM\_RESOURCE\_STALLS\_\_ROB\_FULL = 0x1000, \textcolor{comment}{// ROB full stall cycles}}
\DoxyCodeLine{00313         RESOURCE\_STALLS\_\_MASK\_\_NHM\_RESOURCE\_STALLS\_\_ANY = 0x100, \textcolor{comment}{// Resource related stall cycles}}
\DoxyCodeLine{00314         SEG\_RENAME\_STALLS = 0x1d4, \textcolor{comment}{// Segment rename stall cycles}}
\DoxyCodeLine{00315         SEGMENT\_REG\_LOADS = 0x1f8, \textcolor{comment}{// Counts number of segment register loads}}
\DoxyCodeLine{00316         SIMD\_INT\_128 = 0x12, \textcolor{comment}{// 128 bit SIMD integer operations}}
\DoxyCodeLine{00317         SIMD\_INT\_128\_\_MASK\_\_NHM\_SIMD\_INT\_128\_\_PACK = 0x400, \textcolor{comment}{// 128 bit SIMD integer pack operations}}
\DoxyCodeLine{00318         SIMD\_INT\_128\_\_MASK\_\_NHM\_SIMD\_INT\_128\_\_PACKED\_ARITH = 0x2000, \textcolor{comment}{// 128 bit SIMD integer arithmetic operations}}
\DoxyCodeLine{00319         SIMD\_INT\_128\_\_MASK\_\_NHM\_SIMD\_INT\_128\_\_PACKED\_LOGICAL = 0x1000, \textcolor{comment}{// 128 bit SIMD integer logical operations}}
\DoxyCodeLine{00320         SIMD\_INT\_128\_\_MASK\_\_NHM\_SIMD\_INT\_128\_\_PACKED\_MPY = 0x100, \textcolor{comment}{// 128 bit SIMD integer multiply operations}}
\DoxyCodeLine{00321         SIMD\_INT\_128\_\_MASK\_\_NHM\_SIMD\_INT\_128\_\_PACKED\_SHIFT = 0x200, \textcolor{comment}{// 128 bit SIMD integer shift operations}}
\DoxyCodeLine{00322         SIMD\_INT\_128\_\_MASK\_\_NHM\_SIMD\_INT\_128\_\_SHUFFLE\_MOVE = 0x4000, \textcolor{comment}{// 128 bit SIMD integer shuffle/move operations}}
\DoxyCodeLine{00323         SIMD\_INT\_128\_\_MASK\_\_NHM\_SIMD\_INT\_128\_\_UNPACK = 0x800, \textcolor{comment}{// 128 bit SIMD integer unpack operations}}
\DoxyCodeLine{00324         SIMD\_INT\_64 = 0xfd, \textcolor{comment}{// 64 bit SIMD integer operations}}
\DoxyCodeLine{00325         SIMD\_INT\_64\_\_MASK\_\_NHM\_SIMD\_INT\_64\_\_PACK = 0x400, \textcolor{comment}{// SIMD integer 64 bit pack operations}}
\DoxyCodeLine{00326         SIMD\_INT\_64\_\_MASK\_\_NHM\_SIMD\_INT\_64\_\_PACKED\_ARITH = 0x2000, \textcolor{comment}{// SIMD integer 64 bit arithmetic operations}}
\DoxyCodeLine{00327         SIMD\_INT\_64\_\_MASK\_\_NHM\_SIMD\_INT\_64\_\_PACKED\_LOGICAL = 0x1000, \textcolor{comment}{// SIMD integer 64 bit logical operations}}
\DoxyCodeLine{00328         SIMD\_INT\_64\_\_MASK\_\_NHM\_SIMD\_INT\_64\_\_PACKED\_MPY = 0x100, \textcolor{comment}{// SIMD integer 64 bit packed multiply operations}}
\DoxyCodeLine{00329         SIMD\_INT\_64\_\_MASK\_\_NHM\_SIMD\_INT\_64\_\_PACKED\_SHIFT = 0x200, \textcolor{comment}{// SIMD integer 64 bit shift operations}}
\DoxyCodeLine{00330         SIMD\_INT\_64\_\_MASK\_\_NHM\_SIMD\_INT\_64\_\_SHUFFLE\_MOVE = 0x4000, \textcolor{comment}{// SIMD integer 64 bit shuffle/move operations}}
\DoxyCodeLine{00331         SIMD\_INT\_64\_\_MASK\_\_NHM\_SIMD\_INT\_64\_\_UNPACK = 0x800, \textcolor{comment}{// SIMD integer 64 bit unpack operations}}
\DoxyCodeLine{00332         SNOOP\_RESPONSE = 0xb8, \textcolor{comment}{// Snoop}}
\DoxyCodeLine{00333         SNOOP\_RESPONSE\_\_MASK\_\_NHM\_SNOOP\_RESPONSE\_\_HIT = 0x100, \textcolor{comment}{// Thread responded HIT to snoop}}
\DoxyCodeLine{00334         SNOOP\_RESPONSE\_\_MASK\_\_NHM\_SNOOP\_RESPONSE\_\_HITE = 0x200, \textcolor{comment}{// Thread responded HITE to snoop}}
\DoxyCodeLine{00335         SNOOP\_RESPONSE\_\_MASK\_\_NHM\_SNOOP\_RESPONSE\_\_HITM = 0x400, \textcolor{comment}{// Thread responded HITM to snoop}}
\DoxyCodeLine{00336         SQ\_FULL\_STALL\_CYCLES = 0x1f6, \textcolor{comment}{// Counts cycles the Offcore Request buffer or Super Queue is full and request(s) are outstanding.}}
\DoxyCodeLine{00337         SQ\_MISC = 0xf4, \textcolor{comment}{// Super Queue Activity Related to L2 Cache Access}}
\DoxyCodeLine{00338         SQ\_MISC\_\_MASK\_\_NHM\_SQ\_MISC\_\_PROMOTION = 0x100, \textcolor{comment}{// Counts the number of L2 secondary misses that hit the Super Queue}}
\DoxyCodeLine{00339         SQ\_MISC\_\_MASK\_\_NHM\_SQ\_MISC\_\_PROMOTION\_POST\_GO = 0x200, \textcolor{comment}{// Counts the number of L2 secondary misses during the Super Queue filling L2}}
\DoxyCodeLine{00340         SQ\_MISC\_\_MASK\_\_NHM\_SQ\_MISC\_\_LRU\_HINTS = 0x400, \textcolor{comment}{// Counts number of Super Queue LRU hints sent to L3}}
\DoxyCodeLine{00341         SQ\_MISC\_\_MASK\_\_NHM\_SQ\_MISC\_\_FILL\_DROPPED = 0x800, \textcolor{comment}{// Counts the number of SQ L2 fills dropped due to L2 busy}}
\DoxyCodeLine{00342         SQ\_MISC\_\_MASK\_\_NHM\_SQ\_MISC\_\_SPLIT\_LOCK = 0x1000, \textcolor{comment}{// Super Queue lock splits across a cache line}}
\DoxyCodeLine{00343         SSE\_MEM\_EXEC = 0x4b, \textcolor{comment}{// Streaming SIMD executed}}
\DoxyCodeLine{00344         SSE\_MEM\_EXEC\_\_MASK\_\_NHM\_SSE\_MEM\_EXEC\_\_NTA = 0x100, \textcolor{comment}{// Streaming SIMD L1D NTA prefetch miss}}
\DoxyCodeLine{00345         SSEX\_UOPS\_RETIRED = 0xc7, \textcolor{comment}{// SIMD micro-\/ops retired}}
\DoxyCodeLine{00346         SSEX\_UOPS\_RETIRED\_\_MASK\_\_NHM\_SSEX\_UOPS\_RETIRED\_\_PACKED\_DOUBLE = 0x400, \textcolor{comment}{// SIMD Packed-\/Double Uops retired (Precise Event)}}
\DoxyCodeLine{00347         SSEX\_UOPS\_RETIRED\_\_MASK\_\_NHM\_SSEX\_UOPS\_RETIRED\_\_PACKED\_SINGLE = 0x100, \textcolor{comment}{// SIMD Packed-\/Single Uops retired (Precise Event)}}
\DoxyCodeLine{00348         SSEX\_UOPS\_RETIRED\_\_MASK\_\_NHM\_SSEX\_UOPS\_RETIRED\_\_SCALAR\_DOUBLE = 0x800, \textcolor{comment}{// SIMD Scalar-\/Double Uops retired (Precise Event)}}
\DoxyCodeLine{00349         SSEX\_UOPS\_RETIRED\_\_MASK\_\_NHM\_SSEX\_UOPS\_RETIRED\_\_SCALAR\_SINGLE = 0x200, \textcolor{comment}{// SIMD Scalar-\/Single Uops retired (Precise Event)}}
\DoxyCodeLine{00350         SSEX\_UOPS\_RETIRED\_\_MASK\_\_NHM\_SSEX\_UOPS\_RETIRED\_\_VECTOR\_INTEGER = 0x1000, \textcolor{comment}{// SIMD Vector Integer Uops retired (Precise Event)}}
\DoxyCodeLine{00351         STORE\_BLOCKS = 0x6, \textcolor{comment}{// Delayed loads}}
\DoxyCodeLine{00352         STORE\_BLOCKS\_\_MASK\_\_NHM\_STORE\_BLOCKS\_\_AT\_RET = 0x400, \textcolor{comment}{// Loads delayed with at-\/Retirement block code}}
\DoxyCodeLine{00353         STORE\_BLOCKS\_\_MASK\_\_NHM\_STORE\_BLOCKS\_\_L1D\_BLOCK = 0x800, \textcolor{comment}{// Cacheable loads delayed with L1D block code}}
\DoxyCodeLine{00354         STORE\_BLOCKS\_\_MASK\_\_NHM\_STORE\_BLOCKS\_\_NOT\_STA = 0x100, \textcolor{comment}{// Loads delayed due to a store blocked for unknown data}}
\DoxyCodeLine{00355         STORE\_BLOCKS\_\_MASK\_\_NHM\_STORE\_BLOCKS\_\_STA = 0x200, \textcolor{comment}{// Loads delayed due to a store blocked for an unknown address}}
\DoxyCodeLine{00356         TWO\_UOP\_INSTS\_DECODED = 0x119, \textcolor{comment}{// Two micro-\/ops instructions decoded}}
\DoxyCodeLine{00357         UOPS\_DECODED\_DEC0 = 0x13d, \textcolor{comment}{// Micro-\/ops decoded by decoder 0}}
\DoxyCodeLine{00358         UOPS\_DECODED = 0xd1, \textcolor{comment}{// Micro-\/ops decoded}}
\DoxyCodeLine{00359         UOPS\_DECODED\_\_MASK\_\_NHM\_UOPS\_DECODED\_\_ESP\_FOLDING = 0x400, \textcolor{comment}{// Stack pointer instructions decoded}}
\DoxyCodeLine{00360         UOPS\_DECODED\_\_MASK\_\_NHM\_UOPS\_DECODED\_\_ESP\_SYNC = 0x800, \textcolor{comment}{// Stack pointer sync operations}}
\DoxyCodeLine{00361         UOPS\_DECODED\_\_MASK\_\_NHM\_UOPS\_DECODED\_\_MS = 0x200, \textcolor{comment}{// Uops decoded by Microcode Sequencer}}
\DoxyCodeLine{00362         UOPS\_DECODED\_\_MASK\_\_NHM\_UOPS\_DECODED\_\_MS\_CYCLES\_ACTIVE = 0x200 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles in which at least one uop is decoded by Microcode Sequencer}}
\DoxyCodeLine{00363         UOPS\_EXECUTED = 0xb1, \textcolor{comment}{// Micro-\/ops executed}}
\DoxyCodeLine{00364         UOPS\_EXECUTED\_\_MASK\_\_NHM\_UOPS\_EXECUTED\_\_PORT0 = 0x100, \textcolor{comment}{// Uops executed on port 0}}
\DoxyCodeLine{00365         UOPS\_EXECUTED\_\_MASK\_\_NHM\_UOPS\_EXECUTED\_\_PORT1 = 0x200, \textcolor{comment}{// Uops executed on port 1}}
\DoxyCodeLine{00366         UOPS\_EXECUTED\_\_MASK\_\_NHM\_UOPS\_EXECUTED\_\_PORT2\_CORE = 0x400 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// Uops executed on port 2 on any thread (core count only)}}
\DoxyCodeLine{00367         UOPS\_EXECUTED\_\_MASK\_\_NHM\_UOPS\_EXECUTED\_\_PORT3\_CORE = 0x800 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// Uops executed on port 3 on any thread (core count only)}}
\DoxyCodeLine{00368         UOPS\_EXECUTED\_\_MASK\_\_NHM\_UOPS\_EXECUTED\_\_PORT4\_CORE = 0x1000 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// Uops executed on port 4 on any thread (core count only)}}
\DoxyCodeLine{00369         UOPS\_EXECUTED\_\_MASK\_\_NHM\_UOPS\_EXECUTED\_\_PORT5 = 0x2000, \textcolor{comment}{// Uops executed on port 5}}
\DoxyCodeLine{00370         UOPS\_EXECUTED\_\_MASK\_\_NHM\_UOPS\_EXECUTED\_\_PORT015 = 0x4000, \textcolor{comment}{// Uops issued on ports 0}}
\DoxyCodeLine{00371         UOPS\_EXECUTED\_\_MASK\_\_NHM\_UOPS\_EXECUTED\_\_PORT234\_CORE = 0x8000 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// Uops issued on ports 2}}
\DoxyCodeLine{00372         UOPS\_EXECUTED\_\_MASK\_\_NHM\_UOPS\_EXECUTED\_\_PORT015\_STALL\_CYCLES = 0x4000 | INTEL\_X86\_MOD\_INV | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles no Uops issued on ports 0}}
\DoxyCodeLine{00373         UOPS\_ISSUED = 0xe, \textcolor{comment}{// Micro-\/ops issued}}
\DoxyCodeLine{00374         UOPS\_ISSUED\_\_MASK\_\_NHM\_UOPS\_ISSUED\_\_ANY = 0x100, \textcolor{comment}{// Uops issued}}
\DoxyCodeLine{00375         UOPS\_ISSUED\_\_MASK\_\_NHM\_UOPS\_ISSUED\_\_STALLED\_CYCLES = 0x100 | INTEL\_X86\_MOD\_INV | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles stalled no issued uops}}
\DoxyCodeLine{00376         UOPS\_ISSUED\_\_MASK\_\_NHM\_UOPS\_ISSUED\_\_FUSED = 0x200, \textcolor{comment}{// Fused Uops issued}}
\DoxyCodeLine{00377         UOPS\_RETIRED = 0xc2, \textcolor{comment}{// Micro-\/ops retired}}
\DoxyCodeLine{00378         UOPS\_RETIRED\_\_MASK\_\_NHM\_UOPS\_RETIRED\_\_ANY = 0x100, \textcolor{comment}{// Uops retired (Precise Event)}}
\DoxyCodeLine{00379         UOPS\_RETIRED\_\_MASK\_\_NHM\_UOPS\_RETIRED\_\_RETIRE\_SLOTS = 0x200, \textcolor{comment}{// Retirement slots used (Precise Event)}}
\DoxyCodeLine{00380         UOPS\_RETIRED\_\_MASK\_\_NHM\_UOPS\_RETIRED\_\_ACTIVE\_CYCLES = 0x100 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles Uops are being retired (Precise Event)}}
\DoxyCodeLine{00381         UOPS\_RETIRED\_\_MASK\_\_NHM\_UOPS\_RETIRED\_\_STALL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_INV | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles No Uops retired (Precise Event)}}
\DoxyCodeLine{00382         UOPS\_RETIRED\_\_MASK\_\_NHM\_UOPS\_RETIRED\_\_MACRO\_FUSED = 0x400, \textcolor{comment}{// Macro-\/fused Uops retired (Precise Event)}}
\DoxyCodeLine{00383         UOP\_UNFUSION = 0x1db, \textcolor{comment}{// Micro-\/ops unfusions due to FP exceptions}}
\DoxyCodeLine{00384         OFFCORE\_RESPONSE\_0 = 0x1b7, \textcolor{comment}{// Offcore response 0 (must provide at least one request and one response umasks)}}
\DoxyCodeLine{00385         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_DMND\_DATA\_RD = 0x100, \textcolor{comment}{// Request: counts the number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches}}
\DoxyCodeLine{00386         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_DMND\_RFO = 0x200, \textcolor{comment}{// Request: counts the number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO}}
\DoxyCodeLine{00387         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_DMND\_IFETCH = 0x400, \textcolor{comment}{// Request: counts the number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches}}
\DoxyCodeLine{00388         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_WB = 0x800, \textcolor{comment}{// Request: counts the number of writeback (modified to exclusive) transactions}}
\DoxyCodeLine{00389         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_PF\_DATA\_RD = 0x1000, \textcolor{comment}{// Request: counts the number of data cacheline reads generated by L2 prefetchers}}
\DoxyCodeLine{00390         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_PF\_RFO = 0x2000, \textcolor{comment}{// Request: counts the number of RFO requests generated by L2 prefetchers}}
\DoxyCodeLine{00391         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_PF\_IFETCH = 0x4000, \textcolor{comment}{// Request: counts the number of code reads generated by L2 prefetchers}}
\DoxyCodeLine{00392         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_OTHER = 0x8000, \textcolor{comment}{// Request: counts one of the following transaction types}}
\DoxyCodeLine{00393         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_ANY\_IFETCH = 0x4400, \textcolor{comment}{// Request: combination of PF\_IFETCH | DMND\_IFETCH}}
\DoxyCodeLine{00394         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_ANY\_REQUEST = 0xff00, \textcolor{comment}{// Request: combination of all requests umasks}}
\DoxyCodeLine{00395         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_ANY\_DATA = 0x3300, \textcolor{comment}{// Request: any data read/write request}}
\DoxyCodeLine{00396         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_ANY\_DATA\_RD = 0x1100, \textcolor{comment}{// Request: any data read in request}}
\DoxyCodeLine{00397         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_ANY\_RFO = 0x2200, \textcolor{comment}{// Request: combination of DMND\_RFO | PF\_RFO}}
\DoxyCodeLine{00398         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_UNCORE\_HIT = 0x10000, \textcolor{comment}{// Response: counts L3 Hit: local or remote home requests that hit L3 cache in the uncore with no coherency actions required (snooping)}}
\DoxyCodeLine{00399         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_OTHER\_CORE\_HIT\_SNP = 0x20000, \textcolor{comment}{// Response: counts L3 Hit: local or remote home requests that hit L3 cache in the uncore and was serviced by another core with a cross core snoop where no modified copies were found (clean)}}
\DoxyCodeLine{00400         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_OTHER\_CORE\_HITM = 0x40000, \textcolor{comment}{// Response: counts L3 Hit: local or remote home requests that hit L3 cache in the uncore and was serviced by another core with a cross core snoop where modified copies were found (HITM)}}
\DoxyCodeLine{00401         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_REMOTE\_CACHE\_HITM = 0x80000, \textcolor{comment}{// Response: counts L3 Hit: local or remote home requests that hit a remote L3 cacheline in modified (HITM) state}}
\DoxyCodeLine{00402         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_REMOTE\_CACHE\_FWD = 0x100000, \textcolor{comment}{// Response: counts L3 Miss: local homed requests that missed the L3 cache and was serviced by forwarded data following a cross package snoop where no modified copies found. (Remote home requests are not counted)}}
\DoxyCodeLine{00403         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_REMOTE\_DRAM = 0x200000, \textcolor{comment}{// Response: counts L3 Miss: remote home requests that missed the L3 cache and were serviced by remote DRAM}}
\DoxyCodeLine{00404         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_LOCAL\_DRAM = 0x400000, \textcolor{comment}{// Response: counts L3 Miss: local home requests that missed the L3 cache and were serviced by local DRAM}}
\DoxyCodeLine{00405         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_NON\_DRAM = 0x800000, \textcolor{comment}{// Response: Non-\/DRAM requests that were serviced by IOH}}
\DoxyCodeLine{00406         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_ANY\_CACHE\_DRAM = 0x7f0000, \textcolor{comment}{// Response: requests serviced by any source but IOH}}
\DoxyCodeLine{00407         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_ANY\_DRAM = 0x600000, \textcolor{comment}{// Response: requests serviced by local or remote DRAM}}
\DoxyCodeLine{00408         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_ANY\_LLC\_MISS = 0xf80000, \textcolor{comment}{// Response: requests that missed in L3}}
\DoxyCodeLine{00409         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_LOCAL\_CACHE\_DRAM = 0x470000, \textcolor{comment}{// Response: requests hit local core or uncore caches or local DRAM}}
\DoxyCodeLine{00410         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_REMOTE\_CACHE\_DRAM = 0x380000, \textcolor{comment}{// Response: requests that miss L3 and hit remote caches or DRAM}}
\DoxyCodeLine{00411         OFFCORE\_RESPONSE\_0\_\_MASK\_\_NHM\_OFFCORE\_RESPONSE\_0\_\_ANY\_RESPONSE = 0xff0000, \textcolor{comment}{// Response: combination of all response umasks}}
\DoxyCodeLine{00412         }
\DoxyCodeLine{00413     \};}
\DoxyCodeLine{00414 \};}
\DoxyCodeLine{00415 }
\DoxyCodeLine{00416 \textcolor{keyword}{namespace }nhm = optkit::intel::nhm;}

\end{DoxyCode}
