

================================================================
== Vivado HLS Report for 'shuffle_96_r_p'
================================================================
* Date:           Thu Dec 13 17:50:22 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16513|  16513|  16513|  16513|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  16512|  16512|        86|          -|          -|   192|    no    |
        | + Loop 1.1      |     84|     84|        14|          -|          -|     6|    no    |
        |  ++ Loop 1.1.1  |     12|     12|         2|          -|          -|     6|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_6 (3)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:878
:0  br label %.loopexit


 <State 2>: 2.91ns
ST_2: co (5)  [1/1] 0.00ns
.loopexit:0  %co = phi i8 [ 0, %0 ], [ %co_13, %.loopexit.loopexit ]

ST_2: tmp_76 (6)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:878
.loopexit:1  %tmp_76 = trunc i8 %co to i1

ST_2: exitcond2 (7)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:878
.loopexit:2  %exitcond2 = icmp eq i8 %co, -64

ST_2: empty (8)  [1/1] 0.00ns
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)

ST_2: co_13 (9)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:878
.loopexit:4  %co_13 = add i8 1, %co

ST_2: StgValue_12 (10)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:878
.loopexit:5  br i1 %exitcond2, label %3, label %.preheader3.preheader

ST_2: tmp (12)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:878
.preheader3.preheader:0  %tmp = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %co, i32 1, i32 7)

ST_2: tmp_s (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:878
.preheader3.preheader:1  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp, i3 0)

ST_2: p_shl2_cast (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:878
.preheader3.preheader:2  %p_shl2_cast = zext i10 %tmp_s to i11

ST_2: tmp_185 (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:878
.preheader3.preheader:3  %tmp_185 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp, i1 false)

ST_2: p_shl3_cast (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
.preheader3.preheader:4  %p_shl3_cast = zext i8 %tmp_185 to i11

ST_2: tmp_186 (17)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:882
.preheader3.preheader:5  %tmp_186 = sub i11 %p_shl2_cast, %p_shl3_cast

ST_2: tmp_257_cast (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
.preheader3.preheader:6  %tmp_257_cast = sext i11 %tmp_186 to i12

ST_2: tmp_187 (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:878
.preheader3.preheader:7  %tmp_187 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %co, i3 0)

ST_2: p_shl_cast (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:878
.preheader3.preheader:8  %p_shl_cast = zext i11 %tmp_187 to i12

ST_2: tmp_188 (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:878
.preheader3.preheader:9  %tmp_188 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %co, i1 false)

ST_2: p_shl1_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
.preheader3.preheader:10  %p_shl1_cast = zext i9 %tmp_188 to i12

ST_2: tmp_189 (23)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:882
.preheader3.preheader:11  %tmp_189 = sub i12 %p_shl_cast, %p_shl1_cast

ST_2: tmp_260_cast (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
.preheader3.preheader:12  %tmp_260_cast = sext i12 %tmp_189 to i13

ST_2: StgValue_26 (25)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:879
.preheader3.preheader:13  br label %.preheader3

ST_2: StgValue_27 (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:886
:0  ret void


 <State 3>: 4.67ns
ST_3: h (27)  [1/1] 0.00ns
.preheader3:0  %h = phi i3 [ 0, %.preheader3.preheader ], [ %h_13, %.preheader3.loopexit ]

ST_3: exitcond1 (28)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:879
.preheader3:1  %exitcond1 = icmp eq i3 %h, -2

ST_3: empty_57 (29)  [1/1] 0.00ns
.preheader3:2  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_3: h_13 (30)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:879
.preheader3:3  %h_13 = add i3 %h, 1

ST_3: StgValue_32 (31)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:879
.preheader3:4  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_cast9 (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
.preheader.preheader:0  %tmp_cast9 = zext i3 %h to i13

ST_3: tmp_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
.preheader.preheader:1  %tmp_cast = zext i3 %h to i12

ST_3: tmp_190 (35)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:882
.preheader.preheader:2  %tmp_190 = add i12 %tmp_cast, %tmp_257_cast

ST_3: tmp_77 (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
.preheader.preheader:3  %tmp_77 = trunc i12 %tmp_190 to i10

ST_3: p_shl6_cast (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
.preheader.preheader:4  %p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_77, i3 0)

ST_3: p_shl7_cast (38)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
.preheader.preheader:5  %p_shl7_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_190, i1 false)

ST_3: tmp_191 (39)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:882
.preheader.preheader:6  %tmp_191 = sub i13 %p_shl6_cast, %p_shl7_cast

ST_3: tmp_192 (40)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:882
.preheader.preheader:7  %tmp_192 = add i13 %tmp_cast9, %tmp_260_cast

ST_3: tmp_78 (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
.preheader.preheader:8  %tmp_78 = trunc i13 %tmp_192 to i11

ST_3: p_shl4_cast (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
.preheader.preheader:9  %p_shl4_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_78, i3 0)

ST_3: p_shl5_cast (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
.preheader.preheader:10  %p_shl5_cast = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %tmp_192, i1 false)

ST_3: tmp_193 (44)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:882
.preheader.preheader:11  %tmp_193 = sub i14 %p_shl4_cast, %p_shl5_cast

ST_3: StgValue_45 (45)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:880
.preheader.preheader:12  br label %.preheader

ST_3: StgValue_46 (71)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 5.59ns
ST_4: w (47)  [1/1] 0.00ns
.preheader:0  %w = phi i3 [ %w_13, %._crit_edge ], [ 0, %.preheader.preheader ]

ST_4: exitcond (48)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:880
.preheader:1  %exitcond = icmp eq i3 %w, -2

ST_4: empty_58 (49)  [1/1] 0.00ns
.preheader:2  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_4: w_13 (50)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:880
.preheader:3  %w_13 = add i3 %w, 1

ST_4: StgValue_51 (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:880
.preheader:4  br i1 %exitcond, label %.preheader3.loopexit, label %1

ST_4: StgValue_52 (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
:0  br i1 %tmp_76, label %2, label %._crit_edge

ST_4: tmp_73_cast8 (55)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
:0  %tmp_73_cast8 = zext i3 %w to i14

ST_4: tmp_73_cast (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
:1  %tmp_73_cast = zext i3 %w to i13

ST_4: tmp_194 (57)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:882
:2  %tmp_194 = add i13 %tmp_191, %tmp_73_cast

ST_4: tmp_269_cast (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
:3  %tmp_269_cast = zext i13 %tmp_194 to i64

ST_4: right_addr (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
:4  %right_addr = getelementptr [3456 x float]* %right_r, i64 0, i64 %tmp_269_cast

ST_4: tmp_195 (60)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:882
:5  %tmp_195 = add i14 %tmp_193, %tmp_73_cast8

ST_4: right_load (63)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:882
:8  %right_load = load float* %right_addr, align 4

ST_4: StgValue_60 (69)  [1/1] 0.00ns
.preheader3.loopexit:0  br label %.preheader3


 <State 5>: 6.51ns
ST_5: tmp_270_cast (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
:6  %tmp_270_cast = zext i14 %tmp_195 to i64

ST_5: output_addr (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
:7  %output_addr = getelementptr [6912 x float]* %output_r, i64 0, i64 %tmp_270_cast

ST_5: right_load (63)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:882
:8  %right_load = load float* %right_addr, align 4

ST_5: StgValue_64 (64)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:882
:9  store float %right_load, float* %output_addr, align 4

ST_5: StgValue_65 (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
:10  br label %._crit_edge

ST_5: StgValue_66 (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:880
._crit_edge:0  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ right_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6   (br               ) [ 011111]
co           (phi              ) [ 001000]
tmp_76       (trunc            ) [ 000111]
exitcond2    (icmp             ) [ 001111]
empty        (speclooptripcount) [ 000000]
co_13        (add              ) [ 011111]
StgValue_12  (br               ) [ 000000]
tmp          (partselect       ) [ 000000]
tmp_s        (bitconcatenate   ) [ 000000]
p_shl2_cast  (zext             ) [ 000000]
tmp_185      (bitconcatenate   ) [ 000000]
p_shl3_cast  (zext             ) [ 000000]
tmp_186      (sub              ) [ 000000]
tmp_257_cast (sext             ) [ 000111]
tmp_187      (bitconcatenate   ) [ 000000]
p_shl_cast   (zext             ) [ 000000]
tmp_188      (bitconcatenate   ) [ 000000]
p_shl1_cast  (zext             ) [ 000000]
tmp_189      (sub              ) [ 000000]
tmp_260_cast (sext             ) [ 000111]
StgValue_26  (br               ) [ 001111]
StgValue_27  (ret              ) [ 000000]
h            (phi              ) [ 000100]
exitcond1    (icmp             ) [ 001111]
empty_57     (speclooptripcount) [ 000000]
h_13         (add              ) [ 001111]
StgValue_32  (br               ) [ 000000]
tmp_cast9    (zext             ) [ 000000]
tmp_cast     (zext             ) [ 000000]
tmp_190      (add              ) [ 000000]
tmp_77       (trunc            ) [ 000000]
p_shl6_cast  (bitconcatenate   ) [ 000000]
p_shl7_cast  (bitconcatenate   ) [ 000000]
tmp_191      (sub              ) [ 000011]
tmp_192      (add              ) [ 000000]
tmp_78       (trunc            ) [ 000000]
p_shl4_cast  (bitconcatenate   ) [ 000000]
p_shl5_cast  (bitconcatenate   ) [ 000000]
tmp_193      (sub              ) [ 000011]
StgValue_45  (br               ) [ 001111]
StgValue_46  (br               ) [ 011111]
w            (phi              ) [ 000010]
exitcond     (icmp             ) [ 001111]
empty_58     (speclooptripcount) [ 000000]
w_13         (add              ) [ 001111]
StgValue_51  (br               ) [ 000000]
StgValue_52  (br               ) [ 000000]
tmp_73_cast8 (zext             ) [ 000000]
tmp_73_cast  (zext             ) [ 000000]
tmp_194      (add              ) [ 000000]
tmp_269_cast (zext             ) [ 000000]
right_addr   (getelementptr    ) [ 000001]
tmp_195      (add              ) [ 000001]
StgValue_60  (br               ) [ 001111]
tmp_270_cast (zext             ) [ 000000]
output_addr  (getelementptr    ) [ 000000]
right_load   (load             ) [ 000000]
StgValue_64  (store            ) [ 000000]
StgValue_65  (br               ) [ 000000]
StgValue_66  (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="right_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i13.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="right_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="13" slack="0"/>
<pin id="52" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="right_addr/4 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="12" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="58" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_load/4 "/>
</bind>
</comp>

<comp id="60" class="1004" name="output_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="14" slack="0"/>
<pin id="64" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="67" class="1004" name="StgValue_64_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="13" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_64/5 "/>
</bind>
</comp>

<comp id="73" class="1005" name="co_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="1"/>
<pin id="75" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="co_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="8" slack="0"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="84" class="1005" name="h_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="1"/>
<pin id="86" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="h_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="3" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="95" class="1005" name="w_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="3" slack="1"/>
<pin id="97" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="w_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="0"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="1" slack="1"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_76_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_76/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="exitcond2_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="7" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="co_13_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_13/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="0" index="3" bw="4" slack="0"/>
<pin id="127" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_s_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="7" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_shl2_cast_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="0"/>
<pin id="142" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_185_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="7" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_185/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_shl3_cast_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_186_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_186/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_257_cast_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="0"/>
<pin id="164" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_257_cast/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_187_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="11" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_187/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_shl_cast_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="11" slack="0"/>
<pin id="176" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_188_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="9" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_188/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_shl1_cast_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="9" slack="0"/>
<pin id="188" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_189_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="11" slack="0"/>
<pin id="192" dir="0" index="1" bw="9" slack="0"/>
<pin id="193" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_189/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_260_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="12" slack="0"/>
<pin id="198" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_260_cast/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="exitcond1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="2" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="h_13_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_13/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_cast9_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast9/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_190_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="11" slack="1"/>
<pin id="223" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_190/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_77_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="12" slack="0"/>
<pin id="227" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_77/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_shl6_cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="13" slack="0"/>
<pin id="231" dir="0" index="1" bw="10" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_shl7_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="13" slack="0"/>
<pin id="239" dir="0" index="1" bw="12" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_cast/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_191_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="13" slack="0"/>
<pin id="247" dir="0" index="1" bw="13" slack="0"/>
<pin id="248" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_191/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_192_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="0"/>
<pin id="253" dir="0" index="1" bw="12" slack="1"/>
<pin id="254" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_192/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_78_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="13" slack="0"/>
<pin id="258" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_78/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_shl4_cast_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="14" slack="0"/>
<pin id="262" dir="0" index="1" bw="11" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_shl5_cast_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="14" slack="0"/>
<pin id="270" dir="0" index="1" bw="13" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_193_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="14" slack="0"/>
<pin id="278" dir="0" index="1" bw="14" slack="0"/>
<pin id="279" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_193/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="exitcond_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="0"/>
<pin id="284" dir="0" index="1" bw="2" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="w_13_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_13/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_73_cast8_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_73_cast8/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_73_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_73_cast/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_194_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="13" slack="1"/>
<pin id="304" dir="0" index="1" bw="3" slack="0"/>
<pin id="305" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_194/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_269_cast_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="13" slack="0"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_269_cast/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_195_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="14" slack="1"/>
<pin id="314" dir="0" index="1" bw="3" slack="0"/>
<pin id="315" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_195/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_270_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="14" slack="1"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_270_cast/5 "/>
</bind>
</comp>

<comp id="321" class="1005" name="tmp_76_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="2"/>
<pin id="323" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="328" class="1005" name="co_13_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="co_13 "/>
</bind>
</comp>

<comp id="333" class="1005" name="tmp_257_cast_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="12" slack="1"/>
<pin id="335" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_257_cast "/>
</bind>
</comp>

<comp id="338" class="1005" name="tmp_260_cast_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="13" slack="1"/>
<pin id="340" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_260_cast "/>
</bind>
</comp>

<comp id="346" class="1005" name="h_13_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="0"/>
<pin id="348" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="h_13 "/>
</bind>
</comp>

<comp id="351" class="1005" name="tmp_191_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="13" slack="1"/>
<pin id="353" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_191 "/>
</bind>
</comp>

<comp id="356" class="1005" name="tmp_193_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="14" slack="1"/>
<pin id="358" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_193 "/>
</bind>
</comp>

<comp id="364" class="1005" name="w_13_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="0"/>
<pin id="366" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="w_13 "/>
</bind>
</comp>

<comp id="369" class="1005" name="right_addr_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="12" slack="1"/>
<pin id="371" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="right_addr "/>
</bind>
</comp>

<comp id="374" class="1005" name="tmp_195_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="14" slack="1"/>
<pin id="376" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_195 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="46" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="46" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="55" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="109"><net_src comp="77" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="77" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="77" pin="4"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="77" pin="4"/><net_sink comp="122" pin=1"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="122" pin="4"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="132" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="122" pin="4"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="155"><net_src comp="144" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="140" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="152" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="77" pin="4"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="166" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="77" pin="4"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="178" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="174" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="186" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="88" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="88" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="88" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="88" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="220" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="242"><net_src comp="40" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="220" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="249"><net_src comp="229" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="237" pin="3"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="212" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="251" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="42" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="22" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="273"><net_src comp="44" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="251" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="26" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="260" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="268" pin="3"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="99" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="32" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="99" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="36" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="99" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="99" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="302" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="316"><net_src comp="294" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="317" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="324"><net_src comp="106" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="116" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="336"><net_src comp="162" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="341"><net_src comp="196" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="349"><net_src comp="206" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="354"><net_src comp="245" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="359"><net_src comp="276" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="367"><net_src comp="288" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="372"><net_src comp="48" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="377"><net_src comp="312" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="317" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
 - Input state : 
	Port: shuffle_96_r_p : right_r | {4 5 }
  - Chain level:
	State 1
	State 2
		tmp_76 : 1
		exitcond2 : 1
		co_13 : 1
		StgValue_12 : 2
		tmp : 1
		tmp_s : 2
		p_shl2_cast : 3
		tmp_185 : 2
		p_shl3_cast : 3
		tmp_186 : 4
		tmp_257_cast : 5
		tmp_187 : 1
		p_shl_cast : 2
		tmp_188 : 1
		p_shl1_cast : 2
		tmp_189 : 3
		tmp_260_cast : 4
	State 3
		exitcond1 : 1
		h_13 : 1
		StgValue_32 : 2
		tmp_cast9 : 1
		tmp_cast : 1
		tmp_190 : 2
		tmp_77 : 3
		p_shl6_cast : 4
		p_shl7_cast : 3
		tmp_191 : 5
		tmp_192 : 2
		tmp_78 : 3
		p_shl4_cast : 4
		p_shl5_cast : 3
		tmp_193 : 5
	State 4
		exitcond : 1
		w_13 : 1
		StgValue_51 : 2
		tmp_73_cast8 : 1
		tmp_73_cast : 1
		tmp_194 : 2
		tmp_269_cast : 3
		right_addr : 4
		tmp_195 : 2
		right_load : 5
	State 5
		output_addr : 1
		StgValue_64 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |     co_13_fu_116    |    29   |    13   |
|          |     h_13_fu_206     |    14   |    9    |
|          |    tmp_190_fu_220   |    38   |    16   |
|    add   |    tmp_192_fu_251   |    41   |    17   |
|          |     w_13_fu_288     |    14   |    9    |
|          |    tmp_194_fu_302   |    44   |    18   |
|          |    tmp_195_fu_312   |    47   |    19   |
|----------|---------------------|---------|---------|
|          |    tmp_186_fu_156   |    35   |    15   |
|    sub   |    tmp_189_fu_190   |    38   |    16   |
|          |    tmp_191_fu_245   |    44   |    18   |
|          |    tmp_193_fu_276   |    47   |    19   |
|----------|---------------------|---------|---------|
|          |   exitcond2_fu_110  |    0    |    4    |
|   icmp   |   exitcond1_fu_200  |    0    |    1    |
|          |   exitcond_fu_282   |    0    |    1    |
|----------|---------------------|---------|---------|
|          |    tmp_76_fu_106    |    0    |    0    |
|   trunc  |    tmp_77_fu_225    |    0    |    0    |
|          |    tmp_78_fu_256    |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|      tmp_fu_122     |    0    |    0    |
|----------|---------------------|---------|---------|
|          |     tmp_s_fu_132    |    0    |    0    |
|          |    tmp_185_fu_144   |    0    |    0    |
|          |    tmp_187_fu_166   |    0    |    0    |
|bitconcatenate|    tmp_188_fu_178   |    0    |    0    |
|          |  p_shl6_cast_fu_229 |    0    |    0    |
|          |  p_shl7_cast_fu_237 |    0    |    0    |
|          |  p_shl4_cast_fu_260 |    0    |    0    |
|          |  p_shl5_cast_fu_268 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  p_shl2_cast_fu_140 |    0    |    0    |
|          |  p_shl3_cast_fu_152 |    0    |    0    |
|          |  p_shl_cast_fu_174  |    0    |    0    |
|          |  p_shl1_cast_fu_186 |    0    |    0    |
|   zext   |   tmp_cast9_fu_212  |    0    |    0    |
|          |   tmp_cast_fu_216   |    0    |    0    |
|          | tmp_73_cast8_fu_294 |    0    |    0    |
|          |  tmp_73_cast_fu_298 |    0    |    0    |
|          | tmp_269_cast_fu_307 |    0    |    0    |
|          | tmp_270_cast_fu_317 |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   | tmp_257_cast_fu_162 |    0    |    0    |
|          | tmp_260_cast_fu_196 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |   391   |   175   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    co_13_reg_328   |    8   |
|      co_reg_73     |    8   |
|    h_13_reg_346    |    3   |
|      h_reg_84      |    3   |
| right_addr_reg_369 |   12   |
|   tmp_191_reg_351  |   13   |
|   tmp_193_reg_356  |   14   |
|   tmp_195_reg_374  |   14   |
|tmp_257_cast_reg_333|   12   |
|tmp_260_cast_reg_338|   13   |
|   tmp_76_reg_321   |    1   |
|    w_13_reg_364    |    3   |
|      w_reg_95      |    3   |
+--------------------+--------+
|        Total       |   107  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |  12  |   24   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   391  |   175  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   107  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   498  |   184  |
+-----------+--------+--------+--------+
