INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Syn/Documents/xbarto0c/Digital-electronics-1/Labs/04-segment/project_2/project_2.srcs/sim_1/new/tb_source.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_source'
