---
layout: info_basic
title: keelbeelveel.com | Clock Datapath rev1
description: keelbeelveel.com binary_clock datapath rev1 info page
keywords: verilog, circuit, electrical engineering, eagle, EAGLE, clock, binary, binary_clock
icon: /resources/icons/binary_clock.png
type: EAGLE 
code-type: EAGLE
type-href: https://www.autodesk.com/products/eagle/overview 
file-title: binary_clock datapath rev1
file-label-title: Clock Datapath rev1
file-desc: The first beastly revision of the binary_clock datapath.
file-author: keelbeelveel
file-Revised: June 1st, 2020
proj-href: /projects/binary_clock/binary_clock.html
links: <a href="https://github.com/keelbeelveel/binary_clock">Github</a>
revised: Mon Jun 29, 2020  06:03PM
---
<style>
#file-label-title { left: -6%; }
</style>
<div id="filebody" class="filebody">
    <div>
    <p>My first revision of the clock's main datapath was a BEAST. At this time, I was still pretty committed to building the system using low level components only, so this circuit board was monstrous.</p>
    <img src="clock_datapath_rev1.png" class="center" width=95%/>
    </div><div>
    <p>In the second revision, (coming soon) I plan on replacing the adder/and/register structure (pictured below for the millisecond system) with a simple decade counter (7493). In my rough sketches, this has reduced the number of ICs from 26 to ~16 or so.</p>
    <img src="rev1_ms_subsystem.png" class="center" width=95%/>
    </div>
</div>
