

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Fri Feb 26 14:06:36 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        FPS
* Solution:       basic (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.125 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       17|       17| 0.170 us | 0.170 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.72>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%base_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %base_r" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:479]   --->   Operation 19 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast i64 %base_read" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:482]   --->   Operation 20 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_s, i32"   --->   Operation 21 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Repl2_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_s, i32, i32"   --->   Operation 22 'partselect' 'p_Repl2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Repl2_s = trunc i64 %p_Val2_s"   --->   Operation 23 'trunc' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln509 = zext i11 %p_Repl2_3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:509]   --->   Operation 24 'zext' 'zext_ln509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.73ns)   --->   "%b_exp = add i12 %zext_ln509, i12" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:509]   --->   Operation 25 'add' 'b_exp' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.62ns)   --->   "%icmp_ln369 = icmp_eq  i12 %b_exp, i12" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 26 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.98ns)   --->   "%icmp_ln828 = icmp_eq  i52 %p_Repl2_s, i52"   --->   Operation 27 'icmp' 'icmp_ln828' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.12ns)   --->   "%x_is_1 = and i1 %icmp_ln369, i1 %icmp_ln828" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 28 'and' 'x_is_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%xor_ln964 = xor i1 %p_Result_14, i1"   --->   Operation 29 'xor' 'xor_ln964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.12ns) (out node of the LUT)   --->   "%x_is_p1 = and i1 %x_is_1, i1 %xor_ln964" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:370]   --->   Operation 30 'and' 'x_is_p1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.61ns)   --->   "%icmp_ln828_1 = icmp_eq  i11 %p_Repl2_3, i11"   --->   Operation 31 'icmp' 'icmp_ln828_1' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_s, i32"   --->   Operation 32 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%index0_V = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %p_Val2_s, i32, i32"   --->   Operation 33 'partselect' 'index0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.73ns)   --->   "%b_exp_1 = add i12 %zext_ln509, i12" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:515]   --->   Operation 34 'add' 'b_exp_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.29ns)   --->   "%b_exp_2 = select i1 %p_Result_s, i12 %b_exp_1, i12 %b_exp" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 35 'select' 'b_exp_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln492 = zext i6 %index0_V"   --->   Operation 36 'zext' 'zext_ln492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i64, i64 %zext_ln492" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 37 'getelementptr' 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (0.59ns)   --->   "%b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 38 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 0.59> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_1 : Operation 39 [1/1] (0.12ns)   --->   "%xor_ln369 = xor i1 %x_is_1, i1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 39 'xor' 'xor_ln369' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.61ns)   --->   "%icmp_ln407 = icmp_ne  i11 %p_Repl2_3, i11" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 40 'icmp' 'icmp_ln407' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.61ns)   --->   "%icmp_ln407_1 = icmp_ne  i11 %p_Repl2_3, i11" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 41 'icmp' 'icmp_ln407_1' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln407_1)   --->   "%and_ln407 = and i1 %icmp_ln407_1, i1 %xor_ln369" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 42 'and' 'and_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln407_1 = and i1 %and_ln407, i1 %icmp_ln407" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 43 'and' 'and_ln407_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.61ns)   --->   "%icmp_ln407_2 = icmp_eq  i11 %p_Repl2_3, i11" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 44 'icmp' 'icmp_ln407_2' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%or_ln407_3 = or i1 %icmp_ln828_1, i1 %icmp_ln407_2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 45 'or' 'or_ln407_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.12ns) (out node of the LUT)   --->   "%sel_tmp13 = and i1 %or_ln407_3, i1 %xor_ln369" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 46 'and' 'sel_tmp13' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_15 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1, i52 %p_Repl2_s, i1"   --->   Operation 47 'bitconcatenate' 'p_Result_15' <Predicate = (!p_Result_s & !sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%b_frac = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %p_Repl2_s"   --->   Operation 48 'bitconcatenate' 'b_frac' <Predicate = (p_Result_s & !sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1287_1 = zext i53 %b_frac"   --->   Operation 49 'zext' 'zext_ln1287_1' <Predicate = (p_Result_s & !sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.26ns)   --->   "%select_ln513 = select i1 %p_Result_s, i54 %zext_ln1287_1, i54 %p_Result_15" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 50 'select' 'select_ln513' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/2] (0.59ns)   --->   "%b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 51 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 0.59> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln682 = zext i6 %b_frac_tilde_inverse_V"   --->   Operation 52 'zext' 'zext_ln682' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (3.77ns)   --->   "%mul_ln682 = mul i54 %zext_ln682, i54 %select_ln513"   --->   Operation 53 'mul' 'mul_ln682' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 3.77> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%a = partselect i4 @_ssdm_op_PartSelect.i4.i54.i32.i32, i54 %mul_ln682, i32, i32"   --->   Operation 54 'partselect' 'a' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i54 %mul_ln682"   --->   Operation 55 'trunc' 'trunc_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln682, i32"   --->   Operation 56 'bitselect' 'tmp_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.60>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%z1_V = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i54.i17, i54 %mul_ln682, i17"   --->   Operation 57 'bitconcatenate' 'z1_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sf = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i5.i54.i16, i5, i54 %mul_ln682, i16"   --->   Operation 58 'bitconcatenate' 'sf' <Predicate = (!tmp_6 & !sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i76 @_ssdm_op_BitConcatenate.i76.i5.i54.i17, i5, i54 %mul_ln682, i17"   --->   Operation 59 'bitconcatenate' 'tmp_3' <Predicate = (tmp_6 & !sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1287 = zext i75 %sf"   --->   Operation 60 'zext' 'zext_ln1287' <Predicate = (!tmp_6 & !sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.35ns)   --->   "%select_ln1287 = select i1 %tmp_6, i76 %tmp_3, i76 %zext_ln1287"   --->   Operation 61 'select' 'select_ln1287' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%lhs_V_1 = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i50.i25, i50 %trunc_ln657, i25"   --->   Operation 62 'bitconcatenate' 'lhs_V_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1146 = zext i75 %lhs_V_1"   --->   Operation 63 'zext' 'zext_ln1146' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_25 = add i76 %select_ln1287, i76 %zext_ln1146"   --->   Operation 64 'add' 'ret_V_25' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1070 = zext i4 %a"   --->   Operation 65 'zext' 'zext_ln1070' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1072_1 = zext i71 %z1_V"   --->   Operation 66 'zext' 'zext_ln1072_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (4.71ns)   --->   "%r_V_13 = mul i75 %zext_ln1070, i75 %zext_ln1072_1"   --->   Operation 67 'mul' 'r_V_13' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 4.71> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1147 = zext i75 %r_V_13"   --->   Operation 68 'zext' 'zext_ln1147' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%ret_V_3 = sub i76 %ret_V_25, i76 %zext_ln1147"   --->   Operation 69 'sub' 'ret_V_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%z2_V = partselect i73 @_ssdm_op_PartSelect.i73.i76.i32.i32, i76 %ret_V_3, i32, i32"   --->   Operation 70 'partselect' 'z2_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%a_1 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %ret_V_3, i32, i32"   --->   Operation 71 'partselect' 'a_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i67 @_ssdm_op_PartSelect.i67.i76.i32.i32, i76 %ret_V_3, i32, i32"   --->   Operation 72 'partselect' 'tmp_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%eZ_V = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i8.i73, i8, i73 %z2_V"   --->   Operation 73 'bitconcatenate' 'eZ_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%lhs_V_3 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i67.i14, i67 %tmp_4, i14"   --->   Operation 74 'bitconcatenate' 'lhs_V_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1146_1 = zext i81 %lhs_V_3"   --->   Operation 75 'zext' 'zext_ln1146_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i81 %eZ_V"   --->   Operation 76 'zext' 'zext_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_26 = add i82 %zext_ln657, i82 %zext_ln1146_1"   --->   Operation 77 'add' 'ret_V_26' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1070_1 = zext i6 %a_1"   --->   Operation 78 'zext' 'zext_ln1070_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1072_2 = zext i73 %z2_V"   --->   Operation 79 'zext' 'zext_ln1072_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (4.80ns)   --->   "%r_V_2 = mul i79 %zext_ln1070_1, i79 %zext_ln1072_2"   --->   Operation 80 'mul' 'r_V_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 4.80> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%rhs_V_2 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i79.i1, i79 %r_V_2, i1"   --->   Operation 81 'bitconcatenate' 'rhs_V_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1147_1 = zext i80 %rhs_V_2"   --->   Operation 82 'zext' 'zext_ln1147_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%ret_V_5 = sub i82 %ret_V_26, i82 %zext_ln1147_1"   --->   Operation 83 'sub' 'ret_V_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%a_2 = partselect i6 @_ssdm_op_PartSelect.i6.i82.i32.i32, i82 %ret_V_5, i32, i32"   --->   Operation 84 'partselect' 'a_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln657_3 = trunc i82 %ret_V_5"   --->   Operation 85 'trunc' 'trunc_ln657_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.06>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%z3_V = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i82.i1, i82 %ret_V_5, i1"   --->   Operation 86 'bitconcatenate' 'z3_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%eZ_V_1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i13.i82.i1, i13, i82 %ret_V_5, i1"   --->   Operation 87 'bitconcatenate' 'eZ_V_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%lhs_V_5 = bitconcatenate i101 @_ssdm_op_BitConcatenate.i101.i76.i25, i76 %trunc_ln657_3, i25"   --->   Operation 88 'bitconcatenate' 'lhs_V_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1146_2 = zext i101 %lhs_V_5"   --->   Operation 89 'zext' 'zext_ln1146_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln657_1 = zext i96 %eZ_V_1"   --->   Operation 90 'zext' 'zext_ln657_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_27 = add i102 %zext_ln657_1, i102 %zext_ln1146_2"   --->   Operation 91 'add' 'ret_V_27' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1070_2 = zext i6 %a_2"   --->   Operation 92 'zext' 'zext_ln1070_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1072_3 = zext i83 %z3_V"   --->   Operation 93 'zext' 'zext_ln1072_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (5.09ns)   --->   "%r_V_3 = mul i89 %zext_ln1070_2, i89 %zext_ln1072_3"   --->   Operation 94 'mul' 'r_V_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 5.09> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%rhs_V_4 = bitconcatenate i95 @_ssdm_op_BitConcatenate.i95.i89.i6, i89 %r_V_3, i6"   --->   Operation 95 'bitconcatenate' 'rhs_V_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1147_2 = zext i95 %rhs_V_4"   --->   Operation 96 'zext' 'zext_ln1147_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.97ns) (root node of TernaryAdder)   --->   "%ret_V_7 = sub i102 %ret_V_27, i102 %zext_ln1147_2"   --->   Operation 97 'sub' 'ret_V_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.97> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%z4_V = partselect i92 @_ssdm_op_PartSelect.i92.i102.i32.i32, i102 %ret_V_7, i32, i32"   --->   Operation 98 'partselect' 'z4_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i86 @_ssdm_op_PartSelect.i86.i102.i32.i32, i102 %ret_V_7, i32, i32"   --->   Operation 99 'partselect' 'tmp_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i6 @_ssdm_op_PartSelect.i6.i102.i32.i32, i102 %ret_V_7, i32, i32"   --->   Operation 100 'partselect' 'tmp_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.14>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%eZ_V_2 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i18.i92, i18, i92 %z4_V"   --->   Operation 101 'bitconcatenate' 'eZ_V_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%lhs_V_7 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i86.i34, i86 %tmp_8, i34"   --->   Operation 102 'bitconcatenate' 'lhs_V_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1146_3 = zext i120 %lhs_V_7"   --->   Operation 103 'zext' 'zext_ln1146_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln657_2 = zext i110 %eZ_V_2"   --->   Operation 104 'zext' 'zext_ln657_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_28 = add i121 %zext_ln657_2, i121 %zext_ln1146_3"   --->   Operation 105 'add' 'ret_V_28' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1070_4 = zext i6 %tmp_9"   --->   Operation 106 'zext' 'zext_ln1070_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1072_4 = zext i92 %z4_V"   --->   Operation 107 'zext' 'zext_ln1072_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (5.09ns)   --->   "%r_V_4 = mul i98 %zext_ln1070_4, i98 %zext_ln1072_4"   --->   Operation 108 'mul' 'r_V_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 5.09> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%rhs_V_6 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i98.i11, i98 %r_V_4, i11"   --->   Operation 109 'bitconcatenate' 'rhs_V_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1147_3 = zext i109 %rhs_V_6"   --->   Operation 110 'zext' 'zext_ln1147_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (1.04ns) (root node of TernaryAdder)   --->   "%ret_V_9 = sub i121 %ret_V_28, i121 %zext_ln1147_3"   --->   Operation 111 'sub' 'ret_V_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.04> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%z5_V = partselect i87 @_ssdm_op_PartSelect.i87.i121.i32.i32, i121 %ret_V_9, i32, i32"   --->   Operation 112 'partselect' 'z5_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_s = partselect i81 @_ssdm_op_PartSelect.i81.i121.i32.i32, i121 %ret_V_9, i32, i32"   --->   Operation 113 'partselect' 'tmp_s' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i6 @_ssdm_op_PartSelect.i6.i121.i32.i32, i121 %ret_V_9, i32, i32"   --->   Operation 114 'partselect' 'tmp_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.15>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%eZ_V_3 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i23.i87, i23, i87 %z5_V"   --->   Operation 115 'bitconcatenate' 'eZ_V_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%lhs_V_9 = bitconcatenate i125 @_ssdm_op_BitConcatenate.i125.i81.i44, i81 %tmp_s, i44"   --->   Operation 116 'bitconcatenate' 'lhs_V_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln1146_4 = zext i125 %lhs_V_9"   --->   Operation 117 'zext' 'zext_ln1146_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln657_3 = zext i110 %eZ_V_3"   --->   Operation 118 'zext' 'zext_ln657_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_29 = add i126 %zext_ln657_3, i126 %zext_ln1146_4"   --->   Operation 119 'add' 'ret_V_29' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1070_5 = zext i6 %tmp_2"   --->   Operation 120 'zext' 'zext_ln1070_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1072_5 = zext i87 %z5_V"   --->   Operation 121 'zext' 'zext_ln1072_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (5.09ns)   --->   "%r_V_5 = mul i93 %zext_ln1070_5, i93 %zext_ln1072_5"   --->   Operation 122 'mul' 'r_V_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 5.09> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%rhs_V_8 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i93.i16, i93 %r_V_5, i16"   --->   Operation 123 'bitconcatenate' 'rhs_V_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1147_4 = zext i109 %rhs_V_8"   --->   Operation 124 'zext' 'zext_ln1147_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (1.06ns) (root node of TernaryAdder)   --->   "%ret_V_11 = sub i126 %ret_V_29, i126 %zext_ln1147_4"   --->   Operation 125 'sub' 'ret_V_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.06> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%z6_V = partselect i82 @_ssdm_op_PartSelect.i82.i126.i32.i32, i126 %ret_V_11, i32, i32"   --->   Operation 126 'partselect' 'z6_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i76 @_ssdm_op_PartSelect.i76.i126.i32.i32, i126 %ret_V_11, i32, i32"   --->   Operation 127 'partselect' 'tmp_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i6 @_ssdm_op_PartSelect.i6.i126.i32.i32, i126 %ret_V_11, i32, i32"   --->   Operation 128 'partselect' 'tmp_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.16>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%eZ_V_4 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i28.i82, i28, i82 %z6_V"   --->   Operation 129 'bitconcatenate' 'eZ_V_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%lhs_V_11 = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i76.i54, i76 %tmp_5, i54"   --->   Operation 130 'bitconcatenate' 'lhs_V_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1146_5 = zext i130 %lhs_V_11"   --->   Operation 131 'zext' 'zext_ln1146_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln657_4 = zext i110 %eZ_V_4"   --->   Operation 132 'zext' 'zext_ln657_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_30 = add i131 %zext_ln657_4, i131 %zext_ln1146_5"   --->   Operation 133 'add' 'ret_V_30' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1070_6 = zext i6 %tmp_7"   --->   Operation 134 'zext' 'zext_ln1070_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1072_6 = zext i82 %z6_V"   --->   Operation 135 'zext' 'zext_ln1072_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (5.09ns)   --->   "%r_V_6 = mul i88 %zext_ln1070_6, i88 %zext_ln1072_6"   --->   Operation 136 'mul' 'r_V_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 5.09> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%rhs_V_10 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i88.i21, i88 %r_V_6, i21"   --->   Operation 137 'bitconcatenate' 'rhs_V_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1147_5 = zext i109 %rhs_V_10"   --->   Operation 138 'zext' 'zext_ln1147_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%ret_V_13 = sub i131 %ret_V_30, i131 %zext_ln1147_5"   --->   Operation 139 'sub' 'ret_V_13' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%z7_V = partselect i77 @_ssdm_op_PartSelect.i77.i131.i32.i32, i131 %ret_V_13, i32, i32"   --->   Operation 140 'partselect' 'z7_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i71 @_ssdm_op_PartSelect.i71.i131.i32.i32, i131 %ret_V_13, i32, i32"   --->   Operation 141 'partselect' 'tmp_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i6 @_ssdm_op_PartSelect.i6.i131.i32.i32, i131 %ret_V_13, i32, i32"   --->   Operation 142 'partselect' 'tmp_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.06>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr = getelementptr i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i64, i64 %zext_ln492" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 143 'getelementptr' 'pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 144 [2/2] (1.15ns)   --->   "%log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr"   --->   Operation 144 'load' 'log_sum_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln492_1 = zext i4 %a"   --->   Operation 145 'zext' 'zext_ln492_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr = getelementptr i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i64, i64 %zext_ln492_1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 146 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 147 [2/2] (1.15ns)   --->   "%logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr"   --->   Operation 147 'load' 'logn_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln492_6 = zext i6 %a_1"   --->   Operation 148 'zext' 'zext_ln492_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr = getelementptr i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i64, i64 %zext_ln492_6" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 149 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 150 [2/2] (1.15ns)   --->   "%logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr"   --->   Operation 150 'load' 'logn_V_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln492_7 = zext i6 %a_2"   --->   Operation 151 'zext' 'zext_ln492_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr = getelementptr i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i64, i64 %zext_ln492_7" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 152 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 153 [2/2] (1.15ns)   --->   "%logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr"   --->   Operation 153 'load' 'logn_V_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln492_8 = zext i6 %tmp_9"   --->   Operation 154 'zext' 'zext_ln492_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr = getelementptr i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i64, i64 %zext_ln492_8" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 155 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 156 [2/2] (1.15ns)   --->   "%logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr"   --->   Operation 156 'load' 'logn_V_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln492_9 = zext i6 %tmp_2"   --->   Operation 157 'zext' 'zext_ln492_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr = getelementptr i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i64, i64 %zext_ln492_9" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 158 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 159 [2/2] (1.15ns)   --->   "%logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr"   --->   Operation 159 'load' 'logn_V_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln492_10 = zext i6 %tmp_7"   --->   Operation 160 'zext' 'zext_ln492_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr = getelementptr i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i64, i64 %zext_ln492_10" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 161 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 162 [2/2] (1.15ns)   --->   "%logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr"   --->   Operation 162 'load' 'logn_V_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%eZ_V_5 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i33.i77, i33, i77 %z7_V"   --->   Operation 163 'bitconcatenate' 'eZ_V_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%lhs_V_13 = bitconcatenate i135 @_ssdm_op_BitConcatenate.i135.i71.i64, i71 %tmp_10, i64"   --->   Operation 164 'bitconcatenate' 'lhs_V_13' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln1146_6 = zext i135 %lhs_V_13"   --->   Operation 165 'zext' 'zext_ln1146_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln657_5 = zext i110 %eZ_V_5"   --->   Operation 166 'zext' 'zext_ln657_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_31 = add i136 %zext_ln657_5, i136 %zext_ln1146_6"   --->   Operation 167 'add' 'ret_V_31' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1070_7 = zext i6 %tmp_11"   --->   Operation 168 'zext' 'zext_ln1070_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1072_7 = zext i77 %z7_V"   --->   Operation 169 'zext' 'zext_ln1072_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (4.96ns)   --->   "%r_V_7 = mul i83 %zext_ln1070_7, i83 %zext_ln1072_7"   --->   Operation 170 'mul' 'r_V_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 4.96> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%rhs_V_12 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i83.i26, i83 %r_V_7, i26"   --->   Operation 171 'bitconcatenate' 'rhs_V_12' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1147_6 = zext i109 %rhs_V_12"   --->   Operation 172 'zext' 'zext_ln1147_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (1.09ns) (root node of TernaryAdder)   --->   "%ret_V_15 = sub i136 %ret_V_31, i136 %zext_ln1147_6"   --->   Operation 173 'sub' 'ret_V_15' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.09> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln492_11 = zext i6 %tmp_11"   --->   Operation 174 'zext' 'zext_ln492_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr = getelementptr i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i64, i64 %zext_ln492_11" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 175 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 176 [2/2] (1.15ns)   --->   "%logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr"   --->   Operation 176 'load' 'logn_V_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i72 @_ssdm_op_PartSelect.i72.i136.i32.i32, i136 %ret_V_15, i32, i32"   --->   Operation 177 'partselect' 'tmp_12' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i40 @_ssdm_op_PartSelect.i40.i136.i32.i32, i136 %ret_V_15, i32, i32"   --->   Operation 178 'partselect' 'tmp_13' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.12>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln657 = sext i12 %b_exp_2"   --->   Operation 179 'sext' 'sext_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (5.09ns)   --->   "%Elog2_V = mul i90 %sext_ln657, i90"   --->   Operation 180 'mul' 'Elog2_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 5.09> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/2] (1.15ns)   --->   "%log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr"   --->   Operation 181 'load' 'log_sum_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_10 : Operation 182 [1/2] (1.15ns)   --->   "%logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr"   --->   Operation 182 'load' 'logn_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i105 %logn_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 183 'zext' 'zext_ln223' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 184 [1/2] (1.15ns)   --->   "%logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr"   --->   Operation 184 'load' 'logn_V_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln223_1 = zext i102 %logn_V_1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 185 'zext' 'zext_ln223_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 186 [1/2] (1.15ns)   --->   "%logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr"   --->   Operation 186 'load' 'logn_V_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln223_2 = zext i97 %logn_V_2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 187 'zext' 'zext_ln223_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 188 [1/2] (1.15ns)   --->   "%logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr"   --->   Operation 188 'load' 'logn_V_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln223_3 = zext i92 %logn_V_3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 189 'zext' 'zext_ln223_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 190 [1/2] (1.15ns)   --->   "%logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr"   --->   Operation 190 'load' 'logn_V_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln223_4 = zext i87 %logn_V_4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 191 'zext' 'zext_ln223_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 192 [1/2] (1.15ns)   --->   "%logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr"   --->   Operation 192 'load' 'logn_V_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln223_5 = zext i82 %logn_V_5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 193 'zext' 'zext_ln223_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 194 [1/2] (1.15ns)   --->   "%logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr"   --->   Operation 194 'load' 'logn_V_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln223_6 = zext i77 %logn_V_6" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 195 'zext' 'zext_ln223_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (1.39ns)   --->   "%add_ln657 = add i109 %log_sum_V, i109 %zext_ln223"   --->   Operation 196 'add' 'add_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (1.35ns)   --->   "%add_ln657_1 = add i103 %zext_ln223_2, i103 %zext_ln223_1"   --->   Operation 197 'add' 'add_ln657_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln657_6 = zext i103 %add_ln657_1"   --->   Operation 198 'zext' 'zext_ln657_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln657_2 = add i109 %add_ln657, i109 %zext_ln657_6"   --->   Operation 199 'add' 'add_ln657_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln657_3 = add i93 %zext_ln223_4, i93 %zext_ln223_3"   --->   Operation 200 'add' 'add_ln657_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 201 [1/1] (1.24ns)   --->   "%add_ln657_4 = add i83 %zext_ln223_6, i83 %zext_ln223_5"   --->   Operation 201 'add' 'add_ln657_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln657_7 = zext i83 %add_ln657_4"   --->   Operation 202 'zext' 'zext_ln657_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.94ns) (root node of TernaryAdder)   --->   "%add_ln657_5 = add i93 %add_ln657_3, i93 %zext_ln657_7"   --->   Operation 203 'add' 'add_ln657_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.94> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln657_8 = zext i93 %add_ln657_5"   --->   Operation 204 'zext' 'zext_ln657_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%log_sum_V_1 = add i109 %add_ln657_2, i109 %zext_ln657_8"   --->   Operation 205 'add' 'log_sum_V_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln1072_12 = zext i40 %tmp_13"   --->   Operation 206 'zext' 'zext_ln1072_12' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (3.38ns)   --->   "%r_V_14 = mul i80 %zext_ln1072_12, i80 %zext_ln1072_12"   --->   Operation 207 'mul' 'r_V_14' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%rhs_V_s = partselect i79 @_ssdm_op_PartSelect.i79.i80.i32.i32, i80 %r_V_14, i32, i32"   --->   Operation 208 'partselect' 'rhs_V_s' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i117 @_ssdm_op_BitConcatenate.i117.i72.i45, i72 %tmp_12, i45"   --->   Operation 209 'bitconcatenate' 'lhs_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln1147_7 = zext i117 %lhs_V"   --->   Operation 210 'zext' 'zext_ln1147_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln1147_8 = zext i79 %rhs_V_s"   --->   Operation 211 'zext' 'zext_ln1147_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (1.43ns)   --->   "%ret_V = sub i118 %zext_ln1147_7, i118 %zext_ln1147_8"   --->   Operation 212 'sub' 'ret_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i73 @_ssdm_op_PartSelect.i73.i118.i32.i32, i118 %ret_V, i32, i32"   --->   Operation 213 'partselect' 'trunc_ln1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%lhs_V_15 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i90.i30, i90 %Elog2_V, i30"   --->   Operation 214 'bitconcatenate' 'lhs_V_15' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1146 = sext i109 %log_sum_V_1"   --->   Operation 215 'sext' 'sext_ln1146' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_16 = add i120 %sext_ln1146, i120 %lhs_V_15"   --->   Operation 216 'add' 'ret_V_16' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1146_1 = sext i73 %trunc_ln1"   --->   Operation 217 'sext' 'sext_ln1146_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (1.03ns) (root node of TernaryAdder)   --->   "%ret_V_17 = add i120 %sext_ln1146_1, i120 %ret_V_16"   --->   Operation 218 'add' 'ret_V_17' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.03> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%m_fix_hi_V = partselect i16 @_ssdm_op_PartSelect.i16.i120.i32.i32, i120 %ret_V_17, i32, i32"   --->   Operation 219 'partselect' 'm_fix_hi_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %ret_V_17, i32"   --->   Operation 220 'bitselect' 'p_Result_16' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1070 = sext i16 %m_fix_hi_V"   --->   Operation 221 'sext' 'sext_ln1070' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 222 [3/3] (0.99ns) (grouped into DSP with root node ret_V_32)   --->   "%r_V_15 = mul i31 %sext_ln1070, i31"   --->   Operation 222 'mul' 'r_V_15' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i59 @_ssdm_op_PartSelect.i59.i120.i32.i32, i120 %ret_V_17, i32, i32"   --->   Operation 223 'partselect' 'trunc_ln2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.99>
ST_11 : Operation 224 [2/3] (0.99ns) (grouped into DSP with root node ret_V_32)   --->   "%r_V_15 = mul i31 %sext_ln1070, i31"   --->   Operation 224 'mul' 'r_V_15' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 0.64>
ST_12 : Operation 225 [1/3] (0.00ns) (grouped into DSP with root node ret_V_32)   --->   "%r_V_15 = mul i31 %sext_ln1070, i31"   --->   Operation 225 'mul' 'r_V_15' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%rhs_V_13 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_16, i18"   --->   Operation 226 'bitconcatenate' 'rhs_V_13' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1146_2 = sext i19 %rhs_V_13"   --->   Operation 227 'sext' 'sext_ln1146_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_12 : Operation 228 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_32 = add i31 %r_V_15, i31 %sext_ln1146_2"   --->   Operation 228 'add' 'ret_V_32' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 1.72>
ST_13 : Operation 229 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_32 = add i31 %r_V_15, i31 %sext_ln1146_2"   --->   Operation 229 'add' 'ret_V_32' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%p_Result_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_32, i32, i32"   --->   Operation 230 'partselect' 'p_Result_cast' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_32, i32"   --->   Operation 231 'bitselect' 'p_Result_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i31 %ret_V_32"   --->   Operation 232 'trunc' 'trunc_ln805' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 233 [1/1] (0.69ns)   --->   "%icmp_ln805 = icmp_eq  i18 %trunc_ln805, i18"   --->   Operation 233 'icmp' 'icmp_ln805' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 234 [1/1] (0.75ns)   --->   "%add_ln649 = add i13 %p_Result_cast, i13"   --->   Operation 234 'add' 'add_ln649' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V)   --->   "%select_ln804 = select i1 %icmp_ln805, i13 %p_Result_cast, i13 %add_ln649"   --->   Operation 235 'select' 'select_ln804' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 236 [1/1] (0.32ns) (out node of the LUT)   --->   "%r_exp_V = select i1 %p_Result_7, i13 %select_ln804, i13 %p_Result_cast"   --->   Operation 236 'select' 'r_exp_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.95>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1072 = sext i13 %r_exp_V"   --->   Operation 237 'sext' 'sext_ln1072' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 238 [1/1] (4.71ns)   --->   "%r_V = mul i71 %sext_ln1072, i71"   --->   Operation 238 'mul' 'r_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 4.71> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln657_1 = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %r_V, i32, i32"   --->   Operation 239 'partselect' 'trunc_ln657_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 240 [1/1] (1.08ns)   --->   "%m_diff = sub i59 %trunc_ln2, i59 %trunc_ln657_1"   --->   Operation 240 'sub' 'm_diff' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32, i32"   --->   Operation 241 'partselect' 'm_diff_hi_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%Z2 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32, i32"   --->   Operation 242 'partselect' 'Z2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%Z3 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32, i32"   --->   Operation 243 'partselect' 'Z3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff"   --->   Operation 244 'trunc' 'Z4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%Z4_ind_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32, i32"   --->   Operation 245 'partselect' 'Z4_ind_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln492_3 = zext i8 %Z4_ind_V"   --->   Operation 246 'zext' 'zext_ln492_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:278->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 247 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 248 [2/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 248 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln492_4 = zext i8 %Z3"   --->   Operation 249 'zext' 'zext_ln492_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:283->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 250 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 251 [2/2] (1.15ns)   --->   "%f_Z3_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 251 'load' 'f_Z3_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 15 <SV = 14> <Delay = 6.59>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln492_2 = zext i8 %m_diff_hi_V"   --->   Operation 252 'zext' 'zext_ln492_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 253 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 254 [2/2] (1.15ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 254 'load' 'exp_Z1_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_15 : Operation 255 [1/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 255 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%f_Z4_V = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32, i32"   --->   Operation 256 'partselect' 'f_Z4_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln657_9 = zext i35 %Z4"   --->   Operation 257 'zext' 'zext_ln657_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln657_10 = zext i10 %f_Z4_V"   --->   Operation 258 'zext' 'zext_ln657_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 259 [1/1] (0.91ns)   --->   "%ret_V_33 = add i36 %zext_ln657_10, i36 %zext_ln657_9"   --->   Operation 259 'add' 'ret_V_33' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 260 [1/2] (1.15ns)   --->   "%f_Z3_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 260 'load' 'f_Z3_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_15 : Operation 261 [1/1] (0.00ns)   --->   "%ret_V_34 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3, i9, i26 %f_Z3_V"   --->   Operation 261 'bitconcatenate' 'ret_V_34' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln1072_8 = zext i43 %ret_V_34"   --->   Operation 262 'zext' 'zext_ln1072_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln1072_9 = zext i36 %ret_V_33"   --->   Operation 263 'zext' 'zext_ln1072_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 264 [1/1] (3.60ns)   --->   "%r_V_10 = mul i79 %zext_ln1072_9, i79 %zext_ln1072_8"   --->   Operation 264 'mul' 'r_V_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 3.60> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln657_s = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_10, i32, i32"   --->   Operation 265 'partselect' 'trunc_ln657_s' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln657_11 = zext i20 %trunc_ln657_s"   --->   Operation 266 'zext' 'zext_ln657_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (0.92ns)   --->   "%add_ln657_7 = add i36 %zext_ln657_11, i36 %ret_V_33"   --->   Operation 267 'add' 'add_ln657_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln492_5 = zext i8 %Z2"   --->   Operation 268 'zext' 'zext_ln492_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:302->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 269 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 270 [2/2] (1.15ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 270 'load' 'f_Z2_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 16 <SV = 15> <Delay = 6.82>
ST_16 : Operation 271 [1/2] (1.15ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 271 'load' 'exp_Z1_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_16 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln1146_7 = zext i43 %ret_V_34"   --->   Operation 272 'zext' 'zext_ln1146_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln657_12 = zext i36 %add_ln657_7"   --->   Operation 273 'zext' 'zext_ln657_12' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 274 [1/1] (0.96ns)   --->   "%exp_Z2P_m_1_V = add i44 %zext_ln1146_7, i44 %zext_ln657_12"   --->   Operation 274 'add' 'exp_Z2P_m_1_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 275 [1/2] (1.15ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 275 'load' 'f_Z2_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_16 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32, i32"   --->   Operation 276 'partselect' 'tmp_14' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 277 [1/1] (0.00ns)   --->   "%exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2, i1, i40 %tmp_14"   --->   Operation 277 'bitconcatenate' 'exp_Z2_m_1_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln1072_10 = zext i49 %exp_Z2_m_1_V"   --->   Operation 278 'zext' 'zext_ln1072_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln1072_11 = zext i44 %exp_Z2P_m_1_V"   --->   Operation 279 'zext' 'zext_ln1072_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 280 [1/1] (3.73ns)   --->   "%r_V_11 = mul i93 %zext_ln1072_11, i93 %zext_ln1072_10"   --->   Operation 280 'mul' 'r_V_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 3.73> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 281 [1/1] (0.00ns)   --->   "%lhs_V_18 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2, i1, i40 %tmp_14, i2"   --->   Operation 281 'bitconcatenate' 'lhs_V_18' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln1146_8 = zext i51 %lhs_V_18"   --->   Operation 282 'zext' 'zext_ln1146_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln657_2 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_11, i32, i32"   --->   Operation 283 'partselect' 'trunc_ln657_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln657_13 = zext i36 %trunc_ln657_2"   --->   Operation 284 'zext' 'zext_ln657_13' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 285 [1/1] (0.96ns)   --->   "%add_ln657_9 = add i44 %zext_ln657_13, i44 %exp_Z2P_m_1_V"   --->   Operation 285 'add' 'add_ln657_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln657_14 = zext i44 %add_ln657_9"   --->   Operation 286 'zext' 'zext_ln657_14' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 287 [1/1] (0.97ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln1146_8, i52 %zext_ln657_14"   --->   Operation 287 'add' 'exp_Z1P_m_1_l_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 288 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32, i32"   --->   Operation 288 'partselect' 'exp_Z1P_m_1_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 289 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32, i32"   --->   Operation 289 'partselect' 'exp_Z1_hi_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.57>
ST_17 : Operation 290 [1/1] (1.06ns)   --->   "%ret_V_23 = add i58 %exp_Z1_V, i58"   --->   Operation 290 'add' 'ret_V_23' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln1070_3 = zext i50 %exp_Z1_hi_V"   --->   Operation 291 'zext' 'zext_ln1070_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i50 %exp_Z1P_m_1_V"   --->   Operation 292 'zext' 'zext_ln1072' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 293 [1/1] (3.73ns)   --->   "%r_V_16 = mul i100 %zext_ln1072, i100 %zext_ln1070_3"   --->   Operation 293 'mul' 'r_V_16' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 3.73> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 294 [1/1] (0.00ns)   --->   "%lhs_V_20 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V_23, i49"   --->   Operation 294 'bitconcatenate' 'lhs_V_20' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln1146_9 = zext i100 %r_V_16"   --->   Operation 295 'zext' 'zext_ln1146_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln1146_10 = zext i100 %r_V_16"   --->   Operation 296 'zext' 'zext_ln1146_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln1146 = trunc i58 %ret_V_23"   --->   Operation 297 'trunc' 'trunc_ln1146' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln3 = bitconcatenate i106 @_ssdm_op_BitConcatenate.i106.i57.i49, i57 %trunc_ln1146, i49"   --->   Operation 298 'bitconcatenate' 'trunc_ln3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln1146_11 = zext i100 %r_V_16"   --->   Operation 299 'zext' 'zext_ln1146_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln1146_2 = trunc i58 %ret_V_23"   --->   Operation 300 'trunc' 'trunc_ln1146_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln1146_1 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1146_2, i49"   --->   Operation 301 'bitconcatenate' 'trunc_ln1146_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 302 [1/1] (1.37ns)   --->   "%ret_V_24 = add i107 %zext_ln1146_9, i107 %lhs_V_20"   --->   Operation 302 'add' 'ret_V_24' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 303 [1/1] (1.36ns)   --->   "%add_ln1146_1 = add i105 %trunc_ln1146_1, i105 %zext_ln1146_11"   --->   Operation 303 'add' 'add_ln1146_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 304 [1/1] (1.37ns)   --->   "%add_ln1146_2 = add i106 %trunc_ln3, i106 %zext_ln1146_10"   --->   Operation 304 'add' 'add_ln1146_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_24, i32"   --->   Operation 305 'bitselect' 'tmp_16' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 306 [1/1] (0.75ns)   --->   "%r_exp_V_1 = add i13 %r_exp_V, i13"   --->   Operation 306 'add' 'r_exp_V_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 307 [1/1] (0.32ns)   --->   "%select_ln651 = select i1 %tmp_16, i13 %r_exp_V, i13 %r_exp_V_1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 307 'select' 'select_ln651' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %select_ln651, i32, i32"   --->   Operation 308 'partselect' 'tmp_17' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 309 [1/1] (0.49ns)   --->   "%icmp_ln844 = icmp_sgt  i3 %tmp_17, i3"   --->   Operation 309 'icmp' 'icmp_ln844' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %ret_V_17, i32"   --->   Operation 310 'bitselect' 'tmp_18' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%select_ln658 = select i1 %tmp_18, i64, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:658]   --->   Operation 311 'select' 'select_ln658' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 312 [1/1] (0.64ns)   --->   "%icmp_ln848 = icmp_slt  i13 %select_ln651, i13"   --->   Operation 312 'icmp' 'icmp_ln848' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i106.i32.i32, i106 %add_ln1146_2, i32, i32"   --->   Operation 313 'partselect' 'tmp' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_1 = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1146_1, i32, i32"   --->   Operation 314 'partselect' 'tmp_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_V = select i1 %tmp_16, i52 %tmp, i52 %tmp_1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 315 'select' 'tmp_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i13 %select_ln651"   --->   Operation 316 'trunc' 'trunc_ln170' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 317 [1/1] (0.73ns)   --->   "%p_Val2_11 = add i11 %trunc_ln170, i11"   --->   Operation 317 'add' 'p_Val2_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%p_Result_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1, i11 %p_Val2_11, i52 %tmp_V"   --->   Operation 318 'bitconcatenate' 'p_Result_13' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%bitcast_ln520 = bitcast i64 %p_Result_13" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:520]   --->   Operation 319 'bitcast' 'bitcast_ln520' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%and_ln657 = and i1 %and_ln407_1, i1 %icmp_ln844" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 320 'and' 'and_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 321 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln657 = select i1 %and_ln657, i64 %select_ln658, i64 %bitcast_ln520" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 321 'select' 'select_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.76>
ST_18 : Operation 322 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_7"   --->   Operation 322 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node x_is_NaN)   --->   "%xor_ln832 = xor i1 %icmp_ln828, i1"   --->   Operation 323 'xor' 'xor_ln832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 324 [1/1] (0.12ns) (out node of the LUT)   --->   "%x_is_NaN = and i1 %icmp_ln828_1, i1 %xor_ln832" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 324 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_1)   --->   "%or_ln407 = or i1 %x_is_p1, i1 %x_is_NaN" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 325 'or' 'or_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_1)   --->   "%select_ln407 = select i1 %x_is_p1, i64, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 326 'select' 'select_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%or_ln407_1 = or i1 %x_is_1, i1 %x_is_NaN" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 327 'or' 'or_ln407_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 328 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln407_1 = select i1 %or_ln407, i64 %select_ln407, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 328 'select' 'select_ln407_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%or_ln407_2 = or i1 %x_is_1, i1 %icmp_ln828_1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 329 'or' 'or_ln407_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%select_ln407_2 = select i1 %or_ln407_1, i64 %select_ln407_1, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 330 'select' 'select_ln407_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 331 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln407_3 = select i1 %or_ln407_2, i64 %select_ln407_2, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 331 'select' 'select_ln407_3' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node select_ln848)   --->   "%sel_tmp14 = select i1 %sel_tmp13, i64 %select_ln407_3, i64 %select_ln657" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 332 'select' 'sel_tmp14' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln848)   --->   "%xor_ln657 = xor i1 %icmp_ln844, i1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 333 'xor' 'xor_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln848)   --->   "%and_ln848 = and i1 %icmp_ln848, i1 %xor_ln657"   --->   Operation 334 'and' 'and_ln848' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln848)   --->   "%and_ln848_1 = and i1 %and_ln848, i1 %and_ln407_1"   --->   Operation 335 'and' 'and_ln848_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 336 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln848 = select i1 %and_ln848_1, i64, i64 %sel_tmp14"   --->   Operation 336 'select' 'select_ln848' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%select_ln369 = select i1 %x_is_1, i64 %select_ln407_1, i64 %select_ln848" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 337 'select' 'select_ln369' <Predicate = (!sel_tmp13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 338 [1/1] (0.41ns) (out node of the LUT)   --->   "%UnifiedRetVal = select i1 %sel_tmp13, i64 %select_ln407_3, i64 %select_ln369" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 338 'select' 'UnifiedRetVal' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 339 [1/1] (0.00ns)   --->   "%ret_ln690 = ret i64 %UnifiedRetVal" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690]   --->   Operation 339 'ret' 'ret_ln690' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.73ns
The critical path consists of the following:
	wire read on port 'base_r' (/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:479) [27]  (0 ns)
	'add' operation ('b_exp', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:509) [33]  (0.735 ns)
	'icmp' operation ('icmp_ln369', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369) [34]  (0.629 ns)
	'and' operation ('x_is_1', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369) [36]  (0.122 ns)
	'xor' operation ('xor_ln369', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369) [313]  (0.122 ns)
	'and' operation ('and_ln407', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407) [316]  (0 ns)
	'and' operation ('and_ln407_1', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407) [317]  (0.122 ns)

 <State 2>: 4.37ns
The critical path consists of the following:
	'load' operation ('b_frac_tilde_inverse.V', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531) on array 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V' [61]  (0.594 ns)
	'mul' operation ('mul_ln682') [65]  (3.78 ns)

 <State 3>: 5.6ns
The critical path consists of the following:
	'mul' operation ('r.V') [79]  (4.72 ns)
	'sub' operation ('ret.V') [81]  (0.885 ns)

 <State 4>: 5.71ns
The critical path consists of the following:
	'mul' operation ('r.V') [96]  (4.8 ns)
	'sub' operation ('ret.V') [99]  (0.906 ns)

 <State 5>: 6.07ns
The critical path consists of the following:
	'mul' operation ('r.V') [114]  (5.09 ns)
	'sub' operation ('ret.V') [117]  (0.976 ns)

 <State 6>: 6.14ns
The critical path consists of the following:
	'mul' operation ('r.V') [132]  (5.1 ns)
	'sub' operation ('ret.V') [135]  (1.04 ns)

 <State 7>: 6.15ns
The critical path consists of the following:
	'mul' operation ('r.V') [150]  (5.09 ns)
	'sub' operation ('ret.V') [153]  (1.06 ns)

 <State 8>: 6.17ns
The critical path consists of the following:
	'mul' operation ('r.V') [168]  (5.09 ns)
	'sub' operation ('ret.V') [171]  (1.08 ns)

 <State 9>: 6.06ns
The critical path consists of the following:
	'mul' operation ('r.V') [186]  (4.97 ns)
	'sub' operation ('ret.V') [189]  (1.1 ns)

 <State 10>: 7.12ns
The critical path consists of the following:
	'mul' operation ('Elog2.V') [58]  (5.09 ns)
	'add' operation ('ret.V') [216]  (0 ns)
	'add' operation ('ret.V') [218]  (1.04 ns)
	'mul' operation of DSP[225] ('r.V') [222]  (0.996 ns)

 <State 11>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[225] ('r.V') [222]  (0.996 ns)

 <State 12>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[225] ('r.V') [222]  (0 ns)
	'add' operation of DSP[225] ('ret.V') [225]  (0.645 ns)

 <State 13>: 1.72ns
The critical path consists of the following:
	'add' operation of DSP[225] ('ret.V') [225]  (0.645 ns)
	'add' operation ('add_ln649') [230]  (0.755 ns)
	'select' operation ('select_ln804') [231]  (0 ns)
	'select' operation ('r_exp.V') [232]  (0.321 ns)

 <State 14>: 6.96ns
The critical path consists of the following:
	'mul' operation ('r.V') [234]  (4.72 ns)
	'sub' operation ('m_diff') [237]  (1.08 ns)
	'getelementptr' operation ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:278->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:641) [247]  (0 ns)
	'load' operation ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load') on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' [248]  (1.16 ns)

 <State 15>: 6.6ns
The critical path consists of the following:
	'load' operation ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load') on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' [248]  (1.16 ns)
	'add' operation ('ret.V') [252]  (0.911 ns)
	'mul' operation ('r.V') [260]  (3.61 ns)
	'add' operation ('add_ln657_7') [263]  (0.922 ns)

 <State 16>: 6.83ns
The critical path consists of the following:
	'load' operation ('f_Z2.V') on array 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' [268]  (1.16 ns)
	'mul' operation ('r.V') [273]  (3.74 ns)
	'add' operation ('add_ln657_9') [278]  (0.961 ns)
	'add' operation ('exp_Z1P_m_1_l.V') [280]  (0.971 ns)

 <State 17>: 6.58ns
The critical path consists of the following:
	'mul' operation ('r.V') [286]  (3.73 ns)
	'add' operation ('ret.V') [295]  (1.38 ns)
	'select' operation ('select_ln651', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651) [300]  (0.321 ns)
	'add' operation ('__Val2__') [310]  (0.735 ns)
	'select' operation ('select_ln657', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657) [319]  (0.411 ns)

 <State 18>: 1.77ns
The critical path consists of the following:
	'xor' operation ('xor_ln832') [40]  (0 ns)
	'and' operation ('x_is_NaN', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [41]  (0.122 ns)
	'or' operation ('or_ln407', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407) [42]  (0 ns)
	'select' operation ('select_ln407_1', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407) [45]  (0.411 ns)
	'select' operation ('select_ln407_2', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407) [47]  (0 ns)
	'select' operation ('select_ln407_3', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407) [48]  (0.411 ns)
	'select' operation ('sel_tmp14', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407) [323]  (0 ns)
	'select' operation ('select_ln848') [327]  (0.411 ns)
	'select' operation ('select_ln369', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369) [328]  (0 ns)
	'select' operation ('UnifiedRetVal', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407) [329]  (0.411 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
