INFO: [VRFC 10-163] Analyzing VHDL file "/home/nm/mmwave-fpga-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.sim/sim_1/synth/func/xsim/sim_wrapper_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_NOT_gate_0_0'
INFO: [VRFC 10-3107] analyzing entity 'sim_mmWaveStreamer_0_0_mmWaveStreamer_points_buffer_V_ram'
INFO: [VRFC 10-3107] analyzing entity 'sim_mmWaveStreamer_0_0_mmWaveStreamer_regslice_both'
INFO: [VRFC 10-3107] analyzing entity '\sim_mmWaveStreamer_0_0_mmWaveStreamer_regslice_both__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity 'sim_points_RAM_0_0_points_RAM'
INFO: [VRFC 10-3107] analyzing entity 'sim_stream_controller_0_0_stream_controller'
INFO: [VRFC 10-3107] analyzing entity 'sim_mmWaveStreamer_0_0_mmWaveStreamer_points_buffer_V'
INFO: [VRFC 10-3107] analyzing entity 'sim_points_RAM_0_0'
INFO: [VRFC 10-3107] analyzing entity 'sim_stream_controller_0_0'
INFO: [VRFC 10-3107] analyzing entity 'sim_mmWaveStreamer_0_0_mmWaveStreamer'
INFO: [VRFC 10-3107] analyzing entity 'sim_mmWaveStreamer_0_0'
INFO: [VRFC 10-3107] analyzing entity 'sim'
INFO: [VRFC 10-3107] analyzing entity 'sim_wrapper'
