#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xc76130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xcc0430 .scope module, "tb" "tb" 3 144;
 .timescale -12 -12;
L_0xc741f0 .functor NOT 1, L_0xd007d0, C4<0>, C4<0>, C4<0>;
L_0xc75190 .functor XOR 4, L_0xd00270, L_0xd00550, C4<0000>, C4<0000>;
L_0xc9fc60 .functor XOR 4, L_0xc75190, L_0xd00690, C4<0000>, C4<0000>;
v0xcedb10_0 .net *"_ivl_10", 3 0, L_0xd00690;  1 drivers
v0xcedc10_0 .net *"_ivl_12", 3 0, L_0xc9fc60;  1 drivers
v0xcedcf0_0 .net *"_ivl_2", 3 0, L_0xd001d0;  1 drivers
v0xceddb0_0 .net *"_ivl_4", 3 0, L_0xd00270;  1 drivers
v0xcede90_0 .net *"_ivl_6", 3 0, L_0xd00550;  1 drivers
v0xcedfc0_0 .net *"_ivl_8", 3 0, L_0xc75190;  1 drivers
v0xcee0a0_0 .net "aaah_dut", 0 0, v0xcecc40_0;  1 drivers
v0xcee140_0 .net "aaah_ref", 0 0, L_0xc74690;  1 drivers
v0xcee1e0_0 .net "areset", 0 0, L_0xc74430;  1 drivers
v0xcee310_0 .net "bump_left", 0 0, v0xcebf00_0;  1 drivers
v0xcee3b0_0 .net "bump_right", 0 0, v0xcebfa0_0;  1 drivers
v0xcee450_0 .var "clk", 0 0;
v0xcee4f0_0 .net "dig", 0 0, v0xcec1d0_0;  1 drivers
v0xcee590_0 .net "digging_dut", 0 0, v0xced240_0;  1 drivers
v0xcee630_0 .net "digging_ref", 0 0, L_0xc74c90;  1 drivers
v0xcee6d0_0 .net "ground", 0 0, v0xcec2a0_0;  1 drivers
v0xcee770_0 .var/2u "stats1", 351 0;
v0xcee810_0 .var/2u "strobe", 0 0;
v0xcee8b0_0 .net "tb_match", 0 0, L_0xd007d0;  1 drivers
v0xcee950_0 .net "tb_mismatch", 0 0, L_0xc741f0;  1 drivers
v0xcee9f0_0 .net "walk_left_dut", 0 0, v0xced5e0_0;  1 drivers
v0xceea90_0 .net "walk_left_ref", 0 0, L_0xcff0c0;  1 drivers
v0xceeb60_0 .net "walk_right_dut", 0 0, v0xced6a0_0;  1 drivers
v0xceec30_0 .net "walk_right_ref", 0 0, L_0xcff3e0;  1 drivers
v0xceed00_0 .net "wavedrom_enable", 0 0, v0xcec4b0_0;  1 drivers
v0xceedd0_0 .net "wavedrom_title", 511 0, v0xcec550_0;  1 drivers
L_0xd001d0 .concat [ 1 1 1 1], L_0xc74c90, L_0xc74690, L_0xcff3e0, L_0xcff0c0;
L_0xd00270 .concat [ 1 1 1 1], L_0xc74c90, L_0xc74690, L_0xcff3e0, L_0xcff0c0;
L_0xd00550 .concat [ 1 1 1 1], v0xced240_0, v0xcecc40_0, v0xced6a0_0, v0xced5e0_0;
L_0xd00690 .concat [ 1 1 1 1], L_0xc74c90, L_0xc74690, L_0xcff3e0, L_0xcff0c0;
L_0xd007d0 .cmp/eeq 4, L_0xd001d0, L_0xc9fc60;
S_0xc943b0 .scope module, "good1" "reference_module" 3 203, 3 4 0, S_0xcc0430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0xc94540 .param/l "DIGL" 0 3 16, +C4<00000000000000000000000000000100>;
P_0xc94580 .param/l "DIGR" 0 3 16, +C4<00000000000000000000000000000101>;
P_0xc945c0 .param/l "FALLL" 0 3 16, +C4<00000000000000000000000000000010>;
P_0xc94600 .param/l "FALLR" 0 3 16, +C4<00000000000000000000000000000011>;
P_0xc94640 .param/l "WL" 0 3 16, +C4<00000000000000000000000000000000>;
P_0xc94680 .param/l "WR" 0 3 16, +C4<00000000000000000000000000000001>;
L_0xc74690 .functor OR 1, L_0xcff690, L_0xcff9d0, C4<0>, C4<0>;
L_0xc74c90 .functor OR 1, L_0xcffcf0, L_0xcfff30, C4<0>, C4<0>;
v0xc78420_0 .net *"_ivl_0", 31 0, L_0xcfef10;  1 drivers
L_0x7f42e9a1e0f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xc78650_0 .net *"_ivl_11", 28 0, L_0x7f42e9a1e0f0;  1 drivers
L_0x7f42e9a1e138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xc74260_0 .net/2u *"_ivl_12", 31 0, L_0x7f42e9a1e138;  1 drivers
v0xc744a0_0 .net *"_ivl_16", 31 0, L_0xcff5a0;  1 drivers
L_0x7f42e9a1e180 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xc74700_0 .net *"_ivl_19", 28 0, L_0x7f42e9a1e180;  1 drivers
L_0x7f42e9a1e1c8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xc74de0_0 .net/2u *"_ivl_20", 31 0, L_0x7f42e9a1e1c8;  1 drivers
v0xc752a0_0 .net *"_ivl_22", 0 0, L_0xcff690;  1 drivers
v0xce95d0_0 .net *"_ivl_24", 31 0, L_0xcff810;  1 drivers
L_0x7f42e9a1e210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xce96b0_0 .net *"_ivl_27", 28 0, L_0x7f42e9a1e210;  1 drivers
L_0x7f42e9a1e258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xce9790_0 .net/2u *"_ivl_28", 31 0, L_0x7f42e9a1e258;  1 drivers
L_0x7f42e9a1e060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xce9870_0 .net *"_ivl_3", 28 0, L_0x7f42e9a1e060;  1 drivers
v0xce9950_0 .net *"_ivl_30", 0 0, L_0xcff9d0;  1 drivers
v0xce9a10_0 .net *"_ivl_34", 31 0, L_0xcffc00;  1 drivers
L_0x7f42e9a1e2a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xce9af0_0 .net *"_ivl_37", 28 0, L_0x7f42e9a1e2a0;  1 drivers
L_0x7f42e9a1e2e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xce9bd0_0 .net/2u *"_ivl_38", 31 0, L_0x7f42e9a1e2e8;  1 drivers
L_0x7f42e9a1e0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xce9cb0_0 .net/2u *"_ivl_4", 31 0, L_0x7f42e9a1e0a8;  1 drivers
v0xce9d90_0 .net *"_ivl_40", 0 0, L_0xcffcf0;  1 drivers
v0xce9e50_0 .net *"_ivl_42", 31 0, L_0xcffe90;  1 drivers
L_0x7f42e9a1e330 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xce9f30_0 .net *"_ivl_45", 28 0, L_0x7f42e9a1e330;  1 drivers
L_0x7f42e9a1e378 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xcea010_0 .net/2u *"_ivl_46", 31 0, L_0x7f42e9a1e378;  1 drivers
v0xcea0f0_0 .net *"_ivl_48", 0 0, L_0xcfff30;  1 drivers
v0xcea1b0_0 .net *"_ivl_8", 31 0, L_0xcff250;  1 drivers
v0xcea290_0 .net "aaah", 0 0, L_0xc74690;  alias, 1 drivers
v0xcea350_0 .net "areset", 0 0, L_0xc74430;  alias, 1 drivers
v0xcea410_0 .net "bump_left", 0 0, v0xcebf00_0;  alias, 1 drivers
v0xcea4d0_0 .net "bump_right", 0 0, v0xcebfa0_0;  alias, 1 drivers
v0xcea590_0 .net "clk", 0 0, v0xcee450_0;  1 drivers
v0xcea650_0 .net "dig", 0 0, v0xcec1d0_0;  alias, 1 drivers
v0xcea710_0 .net "digging", 0 0, L_0xc74c90;  alias, 1 drivers
v0xcea7d0_0 .net "ground", 0 0, v0xcec2a0_0;  alias, 1 drivers
v0xcea890_0 .var "next", 2 0;
v0xcea970_0 .var "state", 2 0;
v0xceaa50_0 .net "walk_left", 0 0, L_0xcff0c0;  alias, 1 drivers
v0xcead20_0 .net "walk_right", 0 0, L_0xcff3e0;  alias, 1 drivers
E_0xc8f9a0 .event posedge, v0xcea350_0, v0xcea590_0;
E_0xc8e5e0/0 .event anyedge, v0xcea970_0, v0xcea7d0_0, v0xcea650_0, v0xcea410_0;
E_0xc8e5e0/1 .event anyedge, v0xcea4d0_0;
E_0xc8e5e0 .event/or E_0xc8e5e0/0, E_0xc8e5e0/1;
L_0xcfef10 .concat [ 3 29 0 0], v0xcea970_0, L_0x7f42e9a1e060;
L_0xcff0c0 .cmp/eq 32, L_0xcfef10, L_0x7f42e9a1e0a8;
L_0xcff250 .concat [ 3 29 0 0], v0xcea970_0, L_0x7f42e9a1e0f0;
L_0xcff3e0 .cmp/eq 32, L_0xcff250, L_0x7f42e9a1e138;
L_0xcff5a0 .concat [ 3 29 0 0], v0xcea970_0, L_0x7f42e9a1e180;
L_0xcff690 .cmp/eq 32, L_0xcff5a0, L_0x7f42e9a1e1c8;
L_0xcff810 .concat [ 3 29 0 0], v0xcea970_0, L_0x7f42e9a1e210;
L_0xcff9d0 .cmp/eq 32, L_0xcff810, L_0x7f42e9a1e258;
L_0xcffc00 .concat [ 3 29 0 0], v0xcea970_0, L_0x7f42e9a1e2a0;
L_0xcffcf0 .cmp/eq 32, L_0xcffc00, L_0x7f42e9a1e2e8;
L_0xcffe90 .concat [ 3 29 0 0], v0xcea970_0, L_0x7f42e9a1e330;
L_0xcfff30 .cmp/eq 32, L_0xcffe90, L_0x7f42e9a1e378;
S_0xceaf20 .scope module, "stim1" "stimulus_gen" 3 195, 3 51 0, S_0xcc0430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "dig";
    .port_info 5 /OUTPUT 1 "ground";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
    .port_info 8 /INPUT 1 "tb_match";
L_0xc74430 .functor BUFZ 1, v0xcec370_0, C4<0>, C4<0>, C4<0>;
v0xcebe40_0 .net "areset", 0 0, L_0xc74430;  alias, 1 drivers
v0xcebf00_0 .var "bump_left", 0 0;
v0xcebfa0_0 .var "bump_right", 0 0;
v0xcec040_0 .net "clk", 0 0, v0xcee450_0;  alias, 1 drivers
L_0x7f42e9a1e018 .functor BUFT 1, C4<00100010001100101010001000000000000000110010001000100010>, C4<0>, C4<0>, C4<0>;
v0xcec0e0_0 .net "d", 55 0, L_0x7f42e9a1e018;  1 drivers
v0xcec1d0_0 .var "dig", 0 0;
v0xcec2a0_0 .var "ground", 0 0;
v0xcec370_0 .var "reset", 0 0;
v0xcec410_0 .net "tb_match", 0 0, L_0xd007d0;  alias, 1 drivers
v0xcec4b0_0 .var "wavedrom_enable", 0 0;
v0xcec550_0 .var "wavedrom_title", 511 0;
E_0xc8e830/0 .event negedge, v0xcea590_0;
E_0xc8e830/1 .event posedge, v0xcea590_0;
E_0xc8e830 .event/or E_0xc8e830/0, E_0xc8e830/1;
S_0xceb140 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 129, 3 129 0, S_0xceaf20;
 .timescale -12 -12;
v0xceb380_0 .var/2s "i", 31 0;
E_0xc689f0 .event posedge, v0xcea590_0;
S_0xceb480 .scope task, "reset_test" "reset_test" 3 65, 3 65 0, S_0xceaf20;
 .timescale -12 -12;
v0xceb6a0_0 .var/2u "arfail", 0 0;
v0xceb780_0 .var "async", 0 0;
v0xceb840_0 .var/2u "datafail", 0 0;
v0xceb8e0_0 .var/2u "srfail", 0 0;
E_0xccc860 .event negedge, v0xcea590_0;
TD_tb.stim1.reset_test ;
    %wait E_0xc689f0;
    %wait E_0xc689f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcec370_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xc689f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xccc860;
    %load/vec4 v0xcec410_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xceb840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xcec370_0, 0;
    %wait E_0xc689f0;
    %load/vec4 v0xcec410_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xceb6a0_0, 0, 1;
    %wait E_0xc689f0;
    %load/vec4 v0xcec410_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xceb8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcec370_0, 0;
    %load/vec4 v0xceb8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 79 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xceb6a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xceb780_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xceb840_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xceb780_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 81 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xceb9a0 .scope task, "wavedrom_start" "wavedrom_start" 3 92, 3 92 0, S_0xceaf20;
 .timescale -12 -12;
v0xcebb80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xcebc60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 95, 3 95 0, S_0xceaf20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xcec6f0 .scope module, "top_module1" "top_module" 3 215, 4 1 0, S_0xcc0430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0xcec8b0 .param/l "IDLE" 0 4 17, C4<00>;
P_0xcec8f0 .param/l "WALK_LEFT" 0 4 18, C4<01>;
P_0xcec930 .param/l "WALK_RIGHT" 0 4 19, C4<10>;
v0xcecc40_0 .var "aaah", 0 0;
v0xcecd20_0 .net "areset", 0 0, L_0xc74430;  alias, 1 drivers
v0xcece30_0 .net "bump_left", 0 0, v0xcebf00_0;  alias, 1 drivers
v0xcecf20_0 .net "bump_right", 0 0, v0xcebfa0_0;  alias, 1 drivers
v0xced010_0 .net "clk", 0 0, v0xcee450_0;  alias, 1 drivers
v0xced150_0 .net "dig", 0 0, v0xcec1d0_0;  alias, 1 drivers
v0xced240_0 .var "digging", 0 0;
v0xced2e0_0 .net "ground", 0 0, v0xcec2a0_0;  alias, 1 drivers
v0xced3d0_0 .var "prev_state", 0 0;
v0xced500_0 .var "state", 1 0;
v0xced5e0_0 .var "walk_left", 0 0;
v0xced6a0_0 .var "walk_right", 0 0;
E_0xcccb80/0 .event negedge, v0xcea590_0;
E_0xcccb80/1 .event posedge, v0xcea350_0;
E_0xcccb80 .event/or E_0xcccb80/0, E_0xcccb80/1;
S_0xced900 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 229, 3 229 0, S_0xcc0430;
 .timescale -12 -12;
E_0xceda90 .event anyedge, v0xcee810_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xcee810_0;
    %nor/r;
    %assign/vec4 v0xcee810_0, 0;
    %wait E_0xceda90;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xceaf20;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xcec370_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcec1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcec2a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcebfa0_0, 0;
    %assign/vec4 v0xcebf00_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xceb780_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xceb480;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xcec370_0, 0;
    %wait E_0xc689f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcec370_0, 0;
    %wait E_0xccc860;
    %fork t_1, S_0xceb140;
    %jmp t_0;
    .scope S_0xceb140;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xceb380_0, 0, 32;
T_4.0 ; Top of for-loop 
    %load/vec4 v0xceb380_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_0xc689f0;
    %load/vec4 v0xcec0e0_0;
    %pushi/vec4 52, 0, 35;
    %load/vec4 v0xceb380_0;
    %pad/s 34;
    %muli 4, 0, 34;
    %pad/s 35;
    %sub;
    %part/s 4;
    %split/vec4 1;
    %assign/vec4 v0xcec1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcec2a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcebfa0_0, 0;
    %assign/vec4 v0xcebf00_0, 0;
T_4.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xceb380_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xceb380_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .scope S_0xceaf20;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xcebc60;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.4, 5;
    %jmp/1 T_4.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xc8e830;
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xcebf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcebfa0_0, 0;
    %assign/vec4 v0xcec1d0_0, 0;
    %vpi_func 3 135 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0xcec2a0_0, 0;
    %vpi_func 3 136 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xcec370_0, 0;
    %jmp T_4.3;
T_4.4 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 139 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xc943b0;
T_5 ;
Ewait_0 .event/or E_0xc8e5e0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xcea970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0xcea7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xcea890_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0xcea650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xcea890_0, 0, 3;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0xcea410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xcea890_0, 0, 3;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xcea890_0, 0, 3;
T_5.12 ;
T_5.10 ;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0xcea7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xcea890_0, 0, 3;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0xcea650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0xcea890_0, 0, 3;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0xcea4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xcea890_0, 0, 3;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xcea890_0, 0, 3;
T_5.18 ;
T_5.16 ;
T_5.14 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0xcea7d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %pad/s 3;
    %store/vec4 v0xcea890_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0xcea7d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %pad/s 3;
    %store/vec4 v0xcea890_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0xcea7d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %pad/s 3;
    %store/vec4 v0xcea890_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0xcea7d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.25, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_5.26, 8;
T_5.25 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.26, 8;
 ; End of false expr.
    %blend;
T_5.26;
    %pad/s 3;
    %store/vec4 v0xcea890_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xc943b0;
T_6 ;
    %wait E_0xc8f9a0;
    %load/vec4 v0xcea350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xcea970_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xcea890_0;
    %assign/vec4 v0xcea970_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xcec6f0;
T_7 ;
    %wait E_0xc8f9a0;
    %load/vec4 v0xcecd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xced500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xced5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xced6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcecc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xced240_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xced500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0xcece30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.8, 9;
    %load/vec4 v0xcecf20_0;
    %nor/r;
    %and;
T_7.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0xced500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xced5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xced6a0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0xcece30_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.11, 9;
    %load/vec4 v0xcecf20_0;
    %and;
T_7.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xced500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xced5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xced6a0_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0xced2e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.14, 9;
    %load/vec4 v0xced3d0_0;
    %pad/u 2;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xced500_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0xced2e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.17, 9;
    %load/vec4 v0xced3d0_0;
    %pad/u 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xcecc40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xced500_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v0xced2e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.21, 10;
    %load/vec4 v0xced150_0;
    %and;
T_7.21;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.20, 9;
    %load/vec4 v0xced3d0_0;
    %pad/u 2;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xced500_0, 0;
    %jmp T_7.19;
T_7.18 ;
    %load/vec4 v0xced2e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.25, 10;
    %load/vec4 v0xced150_0;
    %and;
T_7.25;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.24, 9;
    %load/vec4 v0xced3d0_0;
    %pad/u 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.22, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xced5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xced6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcecc40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xced240_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xced500_0, 0;
    %jmp T_7.23;
T_7.22 ;
    %load/vec4 v0xced2e0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.29, 10;
    %load/vec4 v0xced150_0;
    %nor/r;
    %and;
T_7.29;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.28, 9;
    %load/vec4 v0xced3d0_0;
    %pad/u 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xced5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xced6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcecc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xced240_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xced500_0, 0;
    %jmp T_7.27;
T_7.26 ;
    %load/vec4 v0xced2e0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.33, 10;
    %load/vec4 v0xced150_0;
    %nor/r;
    %and;
T_7.33;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.32, 9;
    %load/vec4 v0xced3d0_0;
    %pad/u 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xced5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xced6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcecc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xced240_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0xced500_0, 0;
T_7.30 ;
T_7.27 ;
T_7.23 ;
T_7.19 ;
T_7.16 ;
T_7.13 ;
T_7.10 ;
T_7.7 ;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0xcecf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.34, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xced500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xced5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xced6a0_0, 0;
    %jmp T_7.35;
T_7.34 ;
    %load/vec4 v0xced2e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.38, 9;
    %load/vec4 v0xced3d0_0;
    %pad/u 2;
    %pushi/vec4 1, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.38;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.36, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xced500_0, 0;
    %jmp T_7.37;
T_7.36 ;
    %load/vec4 v0xced2e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.41, 9;
    %load/vec4 v0xced3d0_0;
    %pad/u 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.41;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.39, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xcecc40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xced500_0, 0;
    %jmp T_7.40;
T_7.39 ;
    %load/vec4 v0xced2e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.45, 10;
    %load/vec4 v0xced150_0;
    %and;
T_7.45;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.44, 9;
    %load/vec4 v0xced3d0_0;
    %pad/u 2;
    %pushi/vec4 1, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.44;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.42, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xced500_0, 0;
    %jmp T_7.43;
T_7.42 ;
    %load/vec4 v0xced2e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.49, 10;
    %load/vec4 v0xced150_0;
    %and;
T_7.49;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.48, 9;
    %load/vec4 v0xced3d0_0;
    %pad/u 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.48;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.46, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xced5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xced6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcecc40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xced240_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xced500_0, 0;
T_7.46 ;
T_7.43 ;
T_7.40 ;
T_7.37 ;
T_7.35 ;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0xcece30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.50, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xced500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xced5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xced6a0_0, 0;
    %jmp T_7.51;
T_7.50 ;
    %load/vec4 v0xced2e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.54, 9;
    %load/vec4 v0xced3d0_0;
    %pad/u 2;
    %pushi/vec4 2, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.54;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.52, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xced500_0, 0;
    %jmp T_7.53;
T_7.52 ;
    %load/vec4 v0xced2e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.57, 9;
    %load/vec4 v0xced3d0_0;
    %pad/u 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.57;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.55, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xcecc40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xced500_0, 0;
    %jmp T_7.56;
T_7.55 ;
    %load/vec4 v0xced2e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.61, 10;
    %load/vec4 v0xced150_0;
    %and;
T_7.61;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.60, 9;
    %load/vec4 v0xced3d0_0;
    %pad/u 2;
    %pushi/vec4 2, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.60;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.58, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xced500_0, 0;
    %jmp T_7.59;
T_7.58 ;
    %load/vec4 v0xced2e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.65, 10;
    %load/vec4 v0xced150_0;
    %and;
T_7.65;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.64, 9;
    %load/vec4 v0xced3d0_0;
    %pad/u 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.64;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.62, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xced5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xced6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcecc40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xced240_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xced500_0, 0;
T_7.62 ;
T_7.59 ;
T_7.56 ;
T_7.53 ;
T_7.51 ;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xcec6f0;
T_8 ;
    %wait E_0xcccb80;
    %load/vec4 v0xcecd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xced3d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xced500_0;
    %pad/u 1;
    %assign/vec4 v0xced3d0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xcc0430;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcee450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcee810_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xcc0430;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0xcee450_0;
    %inv;
    %store/vec4 v0xcee450_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0xcc0430;
T_11 ;
    %vpi_call/w 3 187 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 188 "$dumpvars", 32'sb00000000000000000000000000000001, v0xcec040_0, v0xcee950_0, v0xcee450_0, v0xcee1e0_0, v0xcee310_0, v0xcee3b0_0, v0xcee6d0_0, v0xcee4f0_0, v0xceea90_0, v0xcee9f0_0, v0xceec30_0, v0xceeb60_0, v0xcee140_0, v0xcee0a0_0, v0xcee630_0, v0xcee590_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xcc0430;
T_12 ;
    %load/vec4 v0xcee770_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0xcee770_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0xcee770_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 238 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 239 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_12.1 ;
    %load/vec4 v0xcee770_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0xcee770_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xcee770_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 240 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 241 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_12.3 ;
    %load/vec4 v0xcee770_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0xcee770_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xcee770_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 242 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 243 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_12.5 ;
    %load/vec4 v0xcee770_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0xcee770_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xcee770_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 244 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "digging", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 3 245 "$display", "Hint: Output '%s' has no mismatches.", "digging" {0 0 0};
T_12.7 ;
    %load/vec4 v0xcee770_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0xcee770_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 247 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 248 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xcee770_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0xcee770_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 249 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0xcc0430;
T_13 ;
    %wait E_0xc8e830;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xcee770_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcee770_0, 4, 32;
    %load/vec4 v0xcee8b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xcee770_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 260 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcee770_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xcee770_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcee770_0, 4, 32;
T_13.0 ;
    %load/vec4 v0xceea90_0;
    %load/vec4 v0xceea90_0;
    %load/vec4 v0xcee9f0_0;
    %xor;
    %load/vec4 v0xceea90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0xcee770_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 264 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcee770_0, 4, 32;
T_13.6 ;
    %load/vec4 v0xcee770_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcee770_0, 4, 32;
T_13.4 ;
    %load/vec4 v0xceec30_0;
    %load/vec4 v0xceec30_0;
    %load/vec4 v0xceeb60_0;
    %xor;
    %load/vec4 v0xceec30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0xcee770_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 267 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcee770_0, 4, 32;
T_13.10 ;
    %load/vec4 v0xcee770_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcee770_0, 4, 32;
T_13.8 ;
    %load/vec4 v0xcee140_0;
    %load/vec4 v0xcee140_0;
    %load/vec4 v0xcee0a0_0;
    %xor;
    %load/vec4 v0xcee140_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.12, 6;
    %load/vec4 v0xcee770_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.14, 4;
    %vpi_func 3 270 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcee770_0, 4, 32;
T_13.14 ;
    %load/vec4 v0xcee770_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcee770_0, 4, 32;
T_13.12 ;
    %load/vec4 v0xcee630_0;
    %load/vec4 v0xcee630_0;
    %load/vec4 v0xcee590_0;
    %xor;
    %load/vec4 v0xcee630_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.16, 6;
    %load/vec4 v0xcee770_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.18, 4;
    %vpi_func 3 273 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcee770_0, 4, 32;
T_13.18 ;
    %load/vec4 v0xcee770_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcee770_0, 4, 32;
T_13.16 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings3/lemmings3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/lemmings3/iter5/response4/top_module.sv";
