# Copyright (C) 1991-2007 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Altera Program License
# Subscription Agreement, Altera MegaCore Function License
# Agreement, or other applicable license agreement, including,
# without limitation, that your use is for the sole purpose of
# programming logic devices manufactured by Altera and sold by
# Altera or its authorized distributors.  Please refer to the
# applicable agreement for further details.


# The default values for assignments are stored in the file
#		z80soc_caps_assignment_defaults.qdf
# If this file doesn't exist, and for assignments not listed, see file
#		assignment_defaults.qdf

# Altera recommends that you do not modify this file. This
# file is updated automatically by the Quartus II software
# and any changes you make may be lost or overwritten.


set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE EP3C10E144C8
set_global_assignment -name TOP_LEVEL_ENTITY top_de1
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "7.2 SP3"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:43:12  MAY 01, 2008"
set_global_assignment -name LAST_QUARTUS_VERSION 8.1
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_palace
set_global_assignment -name ENABLE_DA_RULE "C101, C102, C103, C104, C105, C106, R101, R102, R103, R104, R105, T101, T102, A101, A102, A103, A104, A105, A106, A107, A108, A109, A110, S101, S102, S103, S104, D101, D102, D103, H101, H102, M101, M102, M103, M104, M105"
set_global_assignment -name END_TIME "10000 us"
set_global_assignment -name ADD_DEFAULT_PINS_TO_SIMULATION_OUTPUT_WAVEFORMS OFF
set_global_assignment -name SMART_RECOMPILE ON
set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 2147039 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_parameter -name CYCLONEII_SAFE_WRITE "\"RESTRUCTURE\"" -to "vram8k:vram8k_inst"
set_global_assignment -name MISC_FILE "C:/Users/Ronivon/Desktop/FPGA Projetos/Z80SoC/V0.7/DE1/z80soc.dpf"
set_global_assignment -name OPTIMIZE_HOLD_TIMING "IO PATHS AND MINIMUM TPD PATHS"
set_global_assignment -name FITTER_EFFORT "FAST FIT"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name MISC_FILE "C:/Documents and Settings/iff2/Рабочий стол/V0.7/DE1/z80soc.dpf"
set_global_assignment -name ENABLE_ADVANCED_IO_TIMING ON
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name DEVICE_FILTER_PACKAGE TQFP
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name FORCE_CONFIGURATION_VCCIO ON
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_22 -to CLOCK_50
set_location_assignment PIN_129 -to KEY
set_location_assignment PIN_84 -to VGA_B[1]
set_location_assignment PIN_85 -to VGA_B[0]
set_location_assignment PIN_87 -to VGA_G[1]
set_location_assignment PIN_98 -to VGA_G[0]
set_location_assignment PIN_79 -to VGA_HS
set_location_assignment PIN_100 -to VGA_R[1]
set_location_assignment PIN_101 -to VGA_R[0]
set_location_assignment PIN_80 -to VGA_VS
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS INPUT TRI-STATED"
set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER OFF
set_global_assignment -name MISC_FILE "D:/V0.7/DE1/z80soc.dpf"
set_location_assignment PIN_86 -to VGA_G[2]
set_location_assignment PIN_99 -to VGA_R[2]
set_global_assignment -name ENABLE_SIGNALTAP OFF
set_global_assignment -name USE_SIGNALTAP_FILE stp1.stp
set_global_assignment -name VHDL_FILE memoryCores/charram2k.vhd
set_global_assignment -name VHDL_FILE memoryCores/vram3200x8.vhd
set_global_assignment -name VHDL_FILE vhdl/keyboard.VHD
set_global_assignment -name VHDL_FILE vhdl/ps2bkd.vhd
set_global_assignment -name VHDL_FILE vhdl/video_PLL.vhd
set_global_assignment -name VHDL_FILE vhdl/T80.vhd
set_global_assignment -name VHDL_FILE vhdl/T80_ALU.vhd
set_global_assignment -name VHDL_FILE vhdl/T80_MCode.vhd
set_global_assignment -name VHDL_FILE vhdl/T80_Pack.vhd
set_global_assignment -name VHDL_FILE vhdl/T80_Reg.vhd
set_global_assignment -name VHDL_FILE vhdl/T80se.vhd
set_global_assignment -name VHDL_FILE vhdl/char_rom.VHD
set_global_assignment -name VHDL_FILE vhdl/video.vhd
set_global_assignment -name VHDL_FILE vhdl/clk_div.vhd
set_global_assignment -name VHDL_FILE vhdl/clock_357mhz.vhd
set_global_assignment -name VHDL_FILE vhdl/top_de1.vhd
set_global_assignment -name VHDL_FILE vhdl/vga_sync.vhd
set_global_assignment -name QIP_FILE memoryCores/charram2k.qip
set_global_assignment -name QIP_FILE memoryCores/vram3200x8.qip
set_global_assignment -name VHDL_FILE vhdl/z80soc_pack.vhd
set_global_assignment -name QIP_FILE memoryCores/sram.qip
set_global_assignment -name QIP_FILE memoryCores/rom.qip
set_global_assignment -name HEX_FILE ../rom/test01.hex
set_global_assignment -name MISC_FILE "G:/###/Reverse/fpga/V0.7/DE1/z80soc.dpf"
set_location_assignment PIN_73 -to SRAM_ADDR[18]
set_location_assignment PIN_72 -to SRAM_ADDR[17]
set_location_assignment PIN_71 -to SRAM_ADDR[16]
set_location_assignment PIN_70 -to SRAM_ADDR[15]
set_location_assignment PIN_64 -to SRAM_ADDR[14]
set_location_assignment PIN_60 -to SRAM_ADDR[13]
set_location_assignment PIN_59 -to SRAM_ADDR[12]
set_location_assignment PIN_58 -to SRAM_ADDR[11]
set_location_assignment PIN_55 -to SRAM_ADDR[10]
set_location_assignment PIN_31 -to SRAM_ADDR[9]
set_location_assignment PIN_32 -to SRAM_ADDR[8]
set_location_assignment PIN_33 -to SRAM_ADDR[7]
set_location_assignment PIN_34 -to SRAM_ADDR[6]
set_location_assignment PIN_38 -to SRAM_ADDR[5]
set_location_assignment PIN_50 -to SRAM_ADDR[4]
set_location_assignment PIN_51 -to SRAM_ADDR[3]
set_location_assignment PIN_52 -to SRAM_ADDR[2]
set_location_assignment PIN_53 -to SRAM_ADDR[1]
set_location_assignment PIN_54 -to SRAM_ADDR[0]
set_location_assignment PIN_68 -to SRAM_DQ[7]
set_location_assignment PIN_67 -to SRAM_DQ[6]
set_location_assignment PIN_66 -to SRAM_DQ[5]
set_location_assignment PIN_65 -to SRAM_DQ[4]
set_location_assignment PIN_42 -to SRAM_DQ[3]
set_location_assignment PIN_43 -to SRAM_DQ[2]
set_location_assignment PIN_44 -to SRAM_DQ[1]
set_location_assignment PIN_46 -to SRAM_DQ[0]
set_location_assignment PIN_49 -to SRAM_nCE0
set_location_assignment PIN_30 -to SRAM_nCE1
set_location_assignment PIN_69 -to SRAM_nOE
set_location_assignment PIN_39 -to SRAM_nWE
set_location_assignment PIN_83 -to VGA_B[2]
set_location_assignment PIN_75 -to PS2_KBCLK
set_location_assignment PIN_74 -to PS2_KBDAT
set_location_assignment PIN_76 -to PS2_MSCLK
set_location_assignment PIN_77 -to PS2_MSDAT
set_global_assignment -name SEARCH_PATH vhdl
set_global_assignment -name QIP_FILE lpm_rom0.qip
set_global_assignment -name MISC_FILE "E:/WORK/fpga/u10/z80soc.dpf"