{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648460012662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648460012663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 10:33:32 2022 " "Processing started: Mon Mar 28 10:33:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648460012663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648460012663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_lic -c projeto_lic " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_lic -c projeto_lic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648460012663 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648460013203 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648460013204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register-arq " "Found design unit 1: shift_register-arq" {  } { { "shift_register.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/shift_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026672 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/shift_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648460026672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-arq " "Found design unit 1: FFD-arq" {  } { { "FFD.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/FFD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026674 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/FFD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648460026674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_tb-arq " "Found design unit 1: shift_register_tb-arq" {  } { { "shift_register_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/shift_register_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026676 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_tb " "Found entity 1: shift_register_tb" {  } { { "shift_register_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/shift_register_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648460026676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-arq " "Found design unit 1: counter-arq" {  } { { "counter.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026678 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648460026678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parity_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parity_check-arq " "Found design unit 1: parity_check-arq" {  } { { "parity_check.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/parity_check.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026680 ""} { "Info" "ISGN_ENTITY_NAME" "1 parity_check " "Found entity 1: parity_check" {  } { { "parity_check.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/parity_check.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648460026680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_check_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parity_check_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parity_check_tb-arq " "Found design unit 1: parity_check_tb-arq" {  } { { "parity_check_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/parity_check_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026682 ""} { "Info" "ISGN_ENTITY_NAME" "1 parity_check_tb " "Found entity 1: parity_check_tb" {  } { { "parity_check_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/parity_check_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648460026682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-arq " "Found design unit 1: adder-arq" {  } { { "adder.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026684 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648460026684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-arq " "Found design unit 1: fulladder-arq" {  } { { "fulladder.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/fulladder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026686 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/fulladder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648460026686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arq " "Found design unit 1: reg-arq" {  } { { "register.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026688 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "register.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648460026688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_tb-arq " "Found design unit 1: counter_tb-arq" {  } { { "counter_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/counter_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026690 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_tb " "Found entity 1: counter_tb" {  } { { "counter_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/counter_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648460026690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_control-arq " "Found design unit 1: serial_control-arq" {  } { { "serial_control.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026692 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_control " "Found entity 1: serial_control" {  } { { "serial_control.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648460026692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_control_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_control_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_control_tb-arq " "Found design unit 1: serial_control_tb-arq" {  } { { "serial_control_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_control_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026694 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_control_tb " "Found entity 1: serial_control_tb" {  } { { "serial_control_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_control_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648460026694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_receiver-arq " "Found design unit 1: serial_receiver-arq" {  } { { "serial_receiver.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_receiver.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026696 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_receiver " "Found entity 1: serial_receiver" {  } { { "serial_receiver.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_receiver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648460026696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648460026696 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "p_flag serial_receiver.vhd(89) " "VHDL error at serial_receiver.vhd(89): object \"p_flag\" is used but not declared" {  } { { "serial_receiver.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_receiver.vhd" 89 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1648460026698 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "d_flag serial_receiver.vhd(90) " "VHDL error at serial_receiver.vhd(90): object \"d_flag\" is used but not declared" {  } { { "serial_receiver.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_receiver.vhd" 90 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1648460026698 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648460026872 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 28 10:33:46 2022 " "Processing ended: Mon Mar 28 10:33:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648460026872 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648460026872 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648460026872 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648460026872 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648460027534 ""}
