

================================================================
== Vivado HLS Report for 'execute'
================================================================
* Date:           Sat Jan 11 14:24:35 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        IP_latest_2020_Enero
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.000|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+----------+
    |     Latency    |    Interval    | Pipeline |
    | min |    max   | min |    max   |   Type   |
    +-----+----------+-----+----------+----------+
    |  192|  50245078|  116|  50245002| dataflow |
    +-----+----------+-----+----------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+----------------------+-----+----------+-----+----------+----------+
        |                                                 |                      |     Latency    |    Interval    | Pipeline |
        |                     Instance                    |        Module        | min |    max   | min |    max   |   Type   |
        +-------------------------------------------------+----------------------+-----+----------+-----+----------+----------+
        |grp_acc_fu_316                                   |acc                   |   37|  50000029|   37|  50000029|   none   |
        |grp_calc_fu_364                                  |calc                  |   41|  50000039|   41|  50000039|   none   |
        |grp_I_calc_fu_400                                |I_calc                |  115|  50245001|  115|  50245001|   none   |
        |grp_V_read_fu_426                                |V_read                |    7|  25012498|    5|  25004996| dataflow |
        |grp_blockControl_fu_473                          |blockControl          |   11|  49990003|   11|  49990003|   none   |
        |StgValue_31_execute_entry195_fu_498              |execute_entry195      |    0|         0|    0|         0|   none   |
        |size_assign_channel_execute_Block_codeRe_fu_520  |execute_Block_codeRe  |    0|         0|    0|         0|   none   |
        +-------------------------------------------------+----------------------+-----+----------+-----+----------+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size)" [Stream.cpp:17]   --->   Operation 12 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%simConfig_BLOCK_NUMB_6 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %simConfig_BLOCK_NUMB)" [Stream.cpp:17]   --->   Operation 13 'read' 'simConfig_BLOCK_NUMB_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%simConfig_rowsToSimu_6 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %simConfig_rowsToSimu)" [Stream.cpp:17]   --->   Operation 14 'read' 'simConfig_rowsToSimu_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%simConfig_rowEnd_V_r_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %simConfig_rowEnd_V_r)" [Stream.cpp:17]   --->   Operation 15 'read' 'simConfig_rowEnd_V_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%simConfig_rowBegin_V_3 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %simConfig_rowBegin_V_2)" [Stream.cpp:17]   --->   Operation 16 'read' 'simConfig_rowBegin_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%simConfig_BLOCK_NUMB_1 = alloca i27, align 4" [Stream.cpp:17]   --->   Operation 17 'alloca' 'simConfig_BLOCK_NUMB_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 128> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%simConfig_rowsToSimu_1 = alloca i27, align 4" [Stream.cpp:17]   --->   Operation 18 'alloca' 'simConfig_rowsToSimu_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 128> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%simConfig_BLOCK_NUMB_2 = alloca i27, align 4" [Stream.cpp:17]   --->   Operation 19 'alloca' 'simConfig_BLOCK_NUMB_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 128> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%simConfig_rowsToSimu_2 = alloca i27, align 4" [Stream.cpp:17]   --->   Operation 20 'alloca' 'simConfig_rowsToSimu_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 128> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%simConfig_BLOCK_NUMB_3 = alloca i27, align 4" [Stream.cpp:17]   --->   Operation 21 'alloca' 'simConfig_BLOCK_NUMB_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 128> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%simConfig_rowsToSimu_3 = alloca i27, align 4" [Stream.cpp:17]   --->   Operation 22 'alloca' 'simConfig_rowsToSimu_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 128> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%size_c17 = alloca i32, align 4" [Stream.cpp:17]   --->   Operation 23 'alloca' 'size_c17' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 128> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%size_c = alloca i32, align 4" [Stream.cpp:17]   --->   Operation 24 'alloca' 'size_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 128> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%simConfig_BLOCK_NUMB_4 = alloca i27, align 4" [Stream.cpp:17]   --->   Operation 25 'alloca' 'simConfig_BLOCK_NUMB_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 128> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%simConfig_BLOCK_NUMB_5 = alloca i27, align 4" [Stream.cpp:17]   --->   Operation 26 'alloca' 'simConfig_BLOCK_NUMB_5' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 128> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%simConfig_rowsToSimu_4 = alloca i27, align 4" [Stream.cpp:17]   --->   Operation 27 'alloca' 'simConfig_rowsToSimu_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 128> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%simConfig_rowsToSimu_5 = alloca i27, align 4" [Stream.cpp:17]   --->   Operation 28 'alloca' 'simConfig_rowsToSimu_5' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 128> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%simConfig_rowEnd_V_c = alloca i27, align 4" [Stream.cpp:17]   --->   Operation 29 'alloca' 'simConfig_rowEnd_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 128> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%simConfig_rowBegin_V = alloca i27, align 4" [Stream.cpp:17]   --->   Operation 30 'alloca' 'simConfig_rowBegin_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 128> <FIFO>
ST_1 : Operation 31 [1/1] (3.00ns)   --->   "call fastcc void @execute.entry195(i27 %simConfig_rowBegin_V_3, i27 %simConfig_rowEnd_V_r_1, i27 %simConfig_rowsToSimu_6, i27 %simConfig_BLOCK_NUMB_6, i32 %size_read, i27* %simConfig_rowBegin_V, i27* %simConfig_rowEnd_V_c, i27* %simConfig_rowsToSimu_5, i27* %simConfig_rowsToSimu_4, i27* %simConfig_BLOCK_NUMB_5, i27* %simConfig_BLOCK_NUMB_4, i32* %size_c, i32* %size_c17)" [Stream.cpp:17]   --->   Operation 31 'call' <Predicate = true> <Delay = 3.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (0.00ns)   --->   "call fastcc void @blockControl(i64* %input_V_data, i27* nocapture %simConfig_rowsToSimu_5, i27* nocapture %simConfig_BLOCK_NUMB_5, i32* nocapture %size_c17)" [Stream.cpp:17]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @blockControl(i64* %input_V_data, i27* nocapture %simConfig_rowsToSimu_5, i27* nocapture %simConfig_BLOCK_NUMB_5, i32* nocapture %size_c17)" [Stream.cpp:17]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%size_assign_channel = call fastcc i32 @execute_Block_codeRe(i32* %size_c)" [Stream.cpp:17]   --->   Operation 34 'call' 'size_assign_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 128> <FIFO>
ST_4 : Operation 35 [2/2] (0.00ns)   --->   "call fastcc void @V_read(i27* %simConfig_rowBegin_V, i27* %simConfig_rowEnd_V_c, i27* %simConfig_rowsToSimu_4, i27* %simConfig_BLOCK_NUMB_4, i32 %size_assign_channel, i27* %simConfig_rowsToSimu_3, i27* %simConfig_BLOCK_NUMB_3)" [Stream.cpp:41]   --->   Operation 35 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 36 [1/2] (0.00ns)   --->   "call fastcc void @V_read(i27* %simConfig_rowBegin_V, i27* %simConfig_rowEnd_V_c, i27* %simConfig_rowsToSimu_4, i27* %simConfig_BLOCK_NUMB_4, i32 %size_assign_channel, i27* %simConfig_rowsToSimu_3, i27* %simConfig_BLOCK_NUMB_3)" [Stream.cpp:41]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 37 [2/2] (0.00ns)   --->   "call fastcc void @calc(i27* nocapture %simConfig_rowsToSimu_3, i27* nocapture %simConfig_BLOCK_NUMB_3, i27* %simConfig_rowsToSimu_2, i27* %simConfig_BLOCK_NUMB_2)" [Stream.cpp:42]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 38 [1/2] (0.00ns)   --->   "call fastcc void @calc(i27* nocapture %simConfig_rowsToSimu_3, i27* nocapture %simConfig_BLOCK_NUMB_3, i27* %simConfig_rowsToSimu_2, i27* %simConfig_BLOCK_NUMB_2)" [Stream.cpp:42]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 39 [2/2] (0.00ns)   --->   "call fastcc void @acc(i27* nocapture %simConfig_rowsToSimu_2, i27* nocapture %simConfig_BLOCK_NUMB_2, i27* %simConfig_rowsToSimu_1, i27* %simConfig_BLOCK_NUMB_1)" [Stream.cpp:43]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 40 [1/2] (0.00ns)   --->   "call fastcc void @acc(i27* nocapture %simConfig_rowsToSimu_2, i27* nocapture %simConfig_BLOCK_NUMB_2, i27* %simConfig_rowsToSimu_1, i27* %simConfig_BLOCK_NUMB_1)" [Stream.cpp:43]   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 41 [2/2] (0.00ns)   --->   "call fastcc void @I_calc(float* %output_V_data, i1* %output_V_tlast_V, i27* nocapture %simConfig_rowsToSimu_1, i27* nocapture %simConfig_BLOCK_NUMB_1)" [Stream.cpp:44]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @fixedData_V_tlast_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @fixedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @C_data_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @C_data_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @C_data_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @C_data_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str211) nounwind" [Stream.cpp:39]   --->   Operation 72 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %output_V_data, i1* %output_V_tlast_V, [5 x i8]* @p_str918, i32 0, i32 0, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str211, [1 x i8]* @p_str211, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str211) nounwind"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %input_V_data, [5 x i8]* @p_str918, i32 0, i32 0, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str211, [1 x i8]* @p_str211, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str211) nounwind"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @simConfig_OC_rowBegi, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i27* %simConfig_rowBegin_V, i27* %simConfig_rowBegin_V)" [Stream.cpp:17]   --->   Operation 75 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowBegin_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [Stream.cpp:17]   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @simConfig_OC_rowEnd_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i27* %simConfig_rowEnd_V_c, i27* %simConfig_rowEnd_V_c)" [Stream.cpp:17]   --->   Operation 77 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowEnd_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [Stream.cpp:17]   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @simConfig_OC_rowsToS_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i27* %simConfig_rowsToSimu_5, i27* %simConfig_rowsToSimu_5)" [Stream.cpp:17]   --->   Operation 79 'specchannel' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimu_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [Stream.cpp:17]   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @simConfig_OC_rowsToS_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i27* %simConfig_rowsToSimu_4, i27* %simConfig_rowsToSimu_4)" [Stream.cpp:17]   --->   Operation 81 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimu_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [Stream.cpp:17]   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @simConfig_OC_BLOCK_N_5, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i27* %simConfig_BLOCK_NUMB_5, i27* %simConfig_BLOCK_NUMB_5)" [Stream.cpp:17]   --->   Operation 83 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMB_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [Stream.cpp:17]   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @simConfig_OC_BLOCK_N_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i27* %simConfig_BLOCK_NUMB_4, i27* %simConfig_BLOCK_NUMB_4)" [Stream.cpp:17]   --->   Operation 85 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMB_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [Stream.cpp:17]   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([7 x i8]* @size_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %size_c, i32* %size_c)" [Stream.cpp:17]   --->   Operation 87 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %size_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [Stream.cpp:17]   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @size_c17_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %size_c17, i32* %size_c17)" [Stream.cpp:17]   --->   Operation 89 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %size_c17, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [Stream.cpp:17]   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @simConfig_OC_rowsToS_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i27* %simConfig_rowsToSimu_3, i27* %simConfig_rowsToSimu_3)" [Stream.cpp:17]   --->   Operation 91 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimu_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [Stream.cpp:17]   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @simConfig_OC_BLOCK_N_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i27* %simConfig_BLOCK_NUMB_3, i27* %simConfig_BLOCK_NUMB_3)" [Stream.cpp:17]   --->   Operation 93 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMB_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [Stream.cpp:17]   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @simConfig_OC_rowsToS_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i27* %simConfig_rowsToSimu_2, i27* %simConfig_rowsToSimu_2)" [Stream.cpp:17]   --->   Operation 95 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimu_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [Stream.cpp:17]   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @simConfig_OC_BLOCK_N_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i27* %simConfig_BLOCK_NUMB_2, i27* %simConfig_BLOCK_NUMB_2)" [Stream.cpp:17]   --->   Operation 97 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMB_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [Stream.cpp:17]   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @simConfig_OC_rowsToS, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i27* %simConfig_rowsToSimu_1, i27* %simConfig_rowsToSimu_1)" [Stream.cpp:17]   --->   Operation 99 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimu_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [Stream.cpp:17]   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @simConfig_OC_BLOCK_N, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i27* %simConfig_BLOCK_NUMB_1, i27* %simConfig_BLOCK_NUMB_1)" [Stream.cpp:17]   --->   Operation 101 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMB_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [Stream.cpp:17]   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/2] (0.00ns)   --->   "call fastcc void @I_calc(float* %output_V_data, i1* %output_V_tlast_V, i27* nocapture %simConfig_rowsToSimu_1, i27* nocapture %simConfig_BLOCK_NUMB_1)" [Stream.cpp:44]   --->   Operation 103 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @C_data_OC_V_OC_data_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @C_data_V_data_0, float* @C_data_V_data_0)"   --->   Operation 104 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @C_data_OC_V_OC_data_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @C_data_V_data_1, float* @C_data_V_data_1)"   --->   Operation 105 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @C_data_OC_V_OC_data_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @C_data_V_data_2, float* @C_data_V_data_2)"   --->   Operation 106 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @C_data_OC_V_OC_data_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @C_data_V_data_3, float* @C_data_V_data_3)"   --->   Operation 107 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @F_OC_V_OC_data_OC_0_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @F_V_data_0, float* @F_V_data_0)"   --->   Operation 108 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @F_OC_V_OC_data_OC_1_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @F_V_data_1, float* @F_V_data_1)"   --->   Operation 109 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @F_OC_V_OC_data_OC_2_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @F_V_data_2, float* @F_V_data_2)"   --->   Operation 110 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @F_OC_V_OC_data_OC_3_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @F_V_data_3, float* @F_V_data_3)"   --->   Operation 111 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @F_acc_OC_V_OC_data_O_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @F_acc_V_data_0, float* @F_acc_V_data_0)"   --->   Operation 112 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @F_acc_OC_V_OC_data_O_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @F_acc_V_data_1, float* @F_acc_V_data_1)"   --->   Operation 113 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @F_acc_OC_V_OC_data_O_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @F_acc_V_data_2, float* @F_acc_V_data_2)"   --->   Operation 114 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @F_acc_OC_V_OC_data_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @F_acc_V_data_3, float* @F_acc_V_data_3)"   --->   Operation 115 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @V_OC_V_OC_data_OC_0_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @V_V_data_0, float* @V_V_data_0)"   --->   Operation 116 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @V_OC_V_OC_data_OC_1_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @V_V_data_1, float* @V_V_data_1)"   --->   Operation 117 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @V_OC_V_OC_data_OC_2_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @V_V_data_2, float* @V_V_data_2)"   --->   Operation 118 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @V_OC_V_OC_data_OC_3_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @V_V_data_3, float* @V_V_data_3)"   --->   Operation 119 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @V_acc_OC_V_OC_data_O_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @V_acc_V_data_0, float* @V_acc_V_data_0)"   --->   Operation 120 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @V_acc_OC_V_OC_data_O_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @V_acc_V_data_1, float* @V_acc_V_data_1)"   --->   Operation 121 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @V_acc_OC_V_OC_data_O_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @V_acc_V_data_2, float* @V_acc_V_data_2)"   --->   Operation 122 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @V_acc_OC_V_OC_data_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @V_acc_V_data_3, float* @V_acc_V_data_3)"   --->   Operation 123 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @V_data_OC_V_OC_data_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @V_data_V_data_0, float* @V_data_V_data_0)"   --->   Operation 124 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @V_data_OC_V_OC_data_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @V_data_V_data_1, float* @V_data_V_data_1)"   --->   Operation 125 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @V_data_OC_V_OC_data_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @V_data_V_data_2, float* @V_data_V_data_2)"   --->   Operation 126 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @V_data_OC_V_OC_data_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @V_data_V_data_3, float* @V_data_V_data_3)"   --->   Operation 127 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @fixedData_OC_V_OC_da, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @fixedData_V_data, float* @fixedData_V_data)"   --->   Operation 128 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @fixedData_OC_V_OC_tl, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, i1* @fixedData_V_tlast_V, i1* @fixedData_V_tlast_V)"   --->   Operation 129 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @processedData_OC_V_O_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @processedData_V_data, float* @processedData_V_data)"   --->   Operation 130 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @processedData_OC_V_O_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @processedData_V_data_1, float* @processedData_V_data_1)"   --->   Operation 131 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @processedData_OC_V_O_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @processedData_V_data_2, float* @processedData_V_data_2)"   --->   Operation 132 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @processedData_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, float* @processedData_V_data_3, float* @processedData_V_data_3)"   --->   Operation 133 'specchannel' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "ret void" [Stream.cpp:46]   --->   Operation 134 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_V_tlast_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ simConfig_rowBegin_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ simConfig_rowEnd_V_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ simConfig_rowsToSimu]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ simConfig_BLOCK_NUMB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_data_V_data_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_data_V_data_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_data_V_data_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_data_V_data_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ C_data_V_data_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ C_data_V_data_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ C_data_V_data_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ C_data_V_data_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vi_idx_V_data_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo_stream_channel:ce=0
Port [ Vi_idx_V_data_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo_stream_channel:ce=0
Port [ Vi_idx_V_data_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo_stream_channel:ce=0
Port [ Vi_idx_V_data_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo_stream_channel:ce=0
Port [ Vj_idx_V_data_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo_stream_channel:ce=0
Port [ Vj_idx_V_data_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo_stream_channel:ce=0
Port [ Vj_idx_V_data_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo_stream_channel:ce=0
Port [ Vj_idx_V_data_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo_stream_channel:ce=0
Port [ fixedData_V_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ fixedData_V_tlast_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ processedData_V_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ processedData_V_data_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ processedData_V_data_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ processedData_V_data_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_V_data_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_V_data_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_V_data_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_V_data_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_V_data_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_V_data_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_V_data_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_V_data_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_acc_V_data_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_acc_V_data_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_acc_V_data_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_acc_V_data_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_acc_V_data_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_acc_V_data_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_acc_V_data_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_acc_V_data_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size_read              (read                ) [ 000000000000]
simConfig_BLOCK_NUMB_6 (read                ) [ 000000000000]
simConfig_rowsToSimu_6 (read                ) [ 000000000000]
simConfig_rowEnd_V_r_1 (read                ) [ 000000000000]
simConfig_rowBegin_V_3 (read                ) [ 000000000000]
simConfig_BLOCK_NUMB_1 (alloca              ) [ 001111111111]
simConfig_rowsToSimu_1 (alloca              ) [ 001111111111]
simConfig_BLOCK_NUMB_2 (alloca              ) [ 001111111111]
simConfig_rowsToSimu_2 (alloca              ) [ 001111111111]
simConfig_BLOCK_NUMB_3 (alloca              ) [ 001111111111]
simConfig_rowsToSimu_3 (alloca              ) [ 001111111111]
size_c17               (alloca              ) [ 011111111111]
size_c                 (alloca              ) [ 011111111111]
simConfig_BLOCK_NUMB_4 (alloca              ) [ 011111111111]
simConfig_BLOCK_NUMB_5 (alloca              ) [ 011111111111]
simConfig_rowsToSimu_4 (alloca              ) [ 011111111111]
simConfig_rowsToSimu_5 (alloca              ) [ 011111111111]
simConfig_rowEnd_V_c   (alloca              ) [ 011111111111]
simConfig_rowBegin_V   (alloca              ) [ 011111111111]
StgValue_31            (call                ) [ 000000000000]
StgValue_33            (call                ) [ 000000000000]
size_assign_channel    (call                ) [ 000001000000]
StgValue_36            (call                ) [ 000000000000]
StgValue_38            (call                ) [ 000000000000]
StgValue_40            (call                ) [ 000000000000]
StgValue_42            (specinterface       ) [ 000000000000]
StgValue_43            (specinterface       ) [ 000000000000]
StgValue_44            (specinterface       ) [ 000000000000]
StgValue_45            (specinterface       ) [ 000000000000]
StgValue_46            (specinterface       ) [ 000000000000]
StgValue_47            (specinterface       ) [ 000000000000]
StgValue_48            (specinterface       ) [ 000000000000]
StgValue_49            (specinterface       ) [ 000000000000]
StgValue_50            (specinterface       ) [ 000000000000]
StgValue_51            (specinterface       ) [ 000000000000]
StgValue_52            (specinterface       ) [ 000000000000]
StgValue_53            (specinterface       ) [ 000000000000]
StgValue_54            (specinterface       ) [ 000000000000]
StgValue_55            (specinterface       ) [ 000000000000]
StgValue_56            (specinterface       ) [ 000000000000]
StgValue_57            (specinterface       ) [ 000000000000]
StgValue_58            (specinterface       ) [ 000000000000]
StgValue_59            (specinterface       ) [ 000000000000]
StgValue_60            (specinterface       ) [ 000000000000]
StgValue_61            (specinterface       ) [ 000000000000]
StgValue_62            (specinterface       ) [ 000000000000]
StgValue_63            (specinterface       ) [ 000000000000]
StgValue_64            (specinterface       ) [ 000000000000]
StgValue_65            (specinterface       ) [ 000000000000]
StgValue_66            (specinterface       ) [ 000000000000]
StgValue_67            (specinterface       ) [ 000000000000]
StgValue_68            (specinterface       ) [ 000000000000]
StgValue_69            (specinterface       ) [ 000000000000]
StgValue_70            (specinterface       ) [ 000000000000]
StgValue_71            (specinterface       ) [ 000000000000]
StgValue_72            (specdataflowpipeline) [ 000000000000]
StgValue_73            (specinterface       ) [ 000000000000]
StgValue_74            (specinterface       ) [ 000000000000]
empty                  (specchannel         ) [ 000000000000]
StgValue_76            (specinterface       ) [ 000000000000]
empty_22               (specchannel         ) [ 000000000000]
StgValue_78            (specinterface       ) [ 000000000000]
empty_23               (specchannel         ) [ 000000000000]
StgValue_80            (specinterface       ) [ 000000000000]
empty_24               (specchannel         ) [ 000000000000]
StgValue_82            (specinterface       ) [ 000000000000]
empty_25               (specchannel         ) [ 000000000000]
StgValue_84            (specinterface       ) [ 000000000000]
empty_26               (specchannel         ) [ 000000000000]
StgValue_86            (specinterface       ) [ 000000000000]
empty_27               (specchannel         ) [ 000000000000]
StgValue_88            (specinterface       ) [ 000000000000]
empty_28               (specchannel         ) [ 000000000000]
StgValue_90            (specinterface       ) [ 000000000000]
empty_29               (specchannel         ) [ 000000000000]
StgValue_92            (specinterface       ) [ 000000000000]
empty_30               (specchannel         ) [ 000000000000]
StgValue_94            (specinterface       ) [ 000000000000]
empty_31               (specchannel         ) [ 000000000000]
StgValue_96            (specinterface       ) [ 000000000000]
empty_32               (specchannel         ) [ 000000000000]
StgValue_98            (specinterface       ) [ 000000000000]
empty_33               (specchannel         ) [ 000000000000]
StgValue_100           (specinterface       ) [ 000000000000]
empty_34               (specchannel         ) [ 000000000000]
StgValue_102           (specinterface       ) [ 000000000000]
StgValue_103           (call                ) [ 000000000000]
empty_35               (specchannel         ) [ 000000000000]
empty_36               (specchannel         ) [ 000000000000]
empty_37               (specchannel         ) [ 000000000000]
empty_38               (specchannel         ) [ 000000000000]
empty_39               (specchannel         ) [ 000000000000]
empty_40               (specchannel         ) [ 000000000000]
empty_41               (specchannel         ) [ 000000000000]
empty_42               (specchannel         ) [ 000000000000]
empty_43               (specchannel         ) [ 000000000000]
empty_44               (specchannel         ) [ 000000000000]
empty_45               (specchannel         ) [ 000000000000]
empty_46               (specchannel         ) [ 000000000000]
empty_47               (specchannel         ) [ 000000000000]
empty_48               (specchannel         ) [ 000000000000]
empty_49               (specchannel         ) [ 000000000000]
empty_50               (specchannel         ) [ 000000000000]
empty_51               (specchannel         ) [ 000000000000]
empty_52               (specchannel         ) [ 000000000000]
empty_53               (specchannel         ) [ 000000000000]
empty_54               (specchannel         ) [ 000000000000]
empty_55               (specchannel         ) [ 000000000000]
empty_56               (specchannel         ) [ 000000000000]
empty_57               (specchannel         ) [ 000000000000]
empty_58               (specchannel         ) [ 000000000000]
empty_59               (specchannel         ) [ 000000000000]
empty_60               (specchannel         ) [ 000000000000]
empty_61               (specchannel         ) [ 000000000000]
empty_62               (specchannel         ) [ 000000000000]
empty_63               (specchannel         ) [ 000000000000]
empty_64               (specchannel         ) [ 000000000000]
StgValue_134           (ret                 ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V_tlast_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_tlast_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="simConfig_rowBegin_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowBegin_V_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="simConfig_rowEnd_V_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowEnd_V_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="simConfig_rowsToSimu">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowsToSimu"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="simConfig_BLOCK_NUMB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_BLOCK_NUMB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="size">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="V_data_V_data_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_data_V_data_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="V_data_V_data_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_data_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="V_data_V_data_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_data_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="V_data_V_data_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_data_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="C_data_V_data_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_data_V_data_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="C_data_V_data_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_data_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="C_data_V_data_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_data_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="C_data_V_data_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_data_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="Vi_idx_V_data_V_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vi_idx_V_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="Vi_idx_V_data_V_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vi_idx_V_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="Vi_idx_V_data_V_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vi_idx_V_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="Vi_idx_V_data_V_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vi_idx_V_data_V_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="Vj_idx_V_data_V_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vj_idx_V_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="Vj_idx_V_data_V_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vj_idx_V_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="Vj_idx_V_data_V_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vj_idx_V_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="Vj_idx_V_data_V_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vj_idx_V_data_V_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="fixedData_V_data">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fixedData_V_data"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="fixedData_V_tlast_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fixedData_V_tlast_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="processedData_V_data">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_V_data"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="processedData_V_data_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="processedData_V_data_2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="processedData_V_data_3">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="V_V_data_0">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_V_data_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="V_V_data_1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="V_V_data_2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="V_V_data_3">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="F_V_data_0">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_V_data_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="F_V_data_1">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="F_V_data_2">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="F_V_data_3">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="F_acc_V_data_0">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_V_data_0"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="F_acc_V_data_1">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="F_acc_V_data_2">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="F_acc_V_data_3">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="V_acc_V_data_0">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_V_data_0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="V_acc_V_data_1">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="V_acc_V_data_2">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="V_acc_V_data_3">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i27"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="execute.entry195"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockControl"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="execute_Block_codeRe"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_read"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="calc"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I_calc"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str211"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str918"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_OC_rowBegi"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_OC_rowEnd_s"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_OC_rowsToS_4"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_OC_rowsToS_3"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_OC_BLOCK_N_5"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_OC_BLOCK_N_3"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_c_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_c17_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_OC_rowsToS_2"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_OC_BLOCK_N_2"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_OC_rowsToS_1"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_OC_BLOCK_N_1"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_OC_rowsToS"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_OC_BLOCK_N"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_data_OC_V_OC_data_3"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_data_OC_V_OC_data_2"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_data_OC_V_OC_data_1"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_data_OC_V_OC_data_s"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_OC_V_OC_data_OC_0_s"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_OC_V_OC_data_OC_1_s"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_OC_V_OC_data_OC_2_s"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_OC_V_OC_data_OC_3_s"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_OC_V_OC_data_O_3"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_OC_V_OC_data_O_2"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_OC_V_OC_data_O_1"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_OC_V_OC_data_O"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_OC_V_OC_data_OC_0_s"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_OC_V_OC_data_OC_1_s"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_OC_V_OC_data_OC_2_s"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_OC_V_OC_data_OC_3_s"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_OC_V_OC_data_O_3"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_OC_V_OC_data_O_2"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_OC_V_OC_data_O_1"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_OC_V_OC_data_O"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_data_OC_V_OC_data_3"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_data_OC_V_OC_data_2"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_data_OC_V_OC_data_1"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_data_OC_V_OC_data_s"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fixedData_OC_V_OC_da"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fixedData_OC_V_OC_tl"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_OC_V_O_3"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_OC_V_O_2"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_OC_V_O_1"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_OC_V_O"/></StgValue>
</bind>
</comp>

<comp id="230" class="1004" name="simConfig_BLOCK_NUMB_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="27" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="simConfig_BLOCK_NUMB_1/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="simConfig_rowsToSimu_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="27" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="simConfig_rowsToSimu_1/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="simConfig_BLOCK_NUMB_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="27" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="simConfig_BLOCK_NUMB_2/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="simConfig_rowsToSimu_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="27" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="simConfig_rowsToSimu_2/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="simConfig_BLOCK_NUMB_3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="27" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="simConfig_BLOCK_NUMB_3/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="simConfig_rowsToSimu_3_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="27" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="simConfig_rowsToSimu_3/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="size_c17_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="size_c17/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="size_c_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="size_c/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="simConfig_BLOCK_NUMB_4_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="simConfig_BLOCK_NUMB_4/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="simConfig_BLOCK_NUMB_5_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="simConfig_BLOCK_NUMB_5/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="simConfig_rowsToSimu_4_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="simConfig_rowsToSimu_4/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="simConfig_rowsToSimu_5_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="simConfig_rowsToSimu_5/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="simConfig_rowEnd_V_c_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="simConfig_rowEnd_V_c/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="simConfig_rowBegin_V_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="simConfig_rowBegin_V/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="size_read_read_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="simConfig_BLOCK_NUMB_6_read_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="27" slack="0"/>
<pin id="294" dir="0" index="1" bw="27" slack="0"/>
<pin id="295" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simConfig_BLOCK_NUMB_6/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="simConfig_rowsToSimu_6_read_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="27" slack="0"/>
<pin id="300" dir="0" index="1" bw="27" slack="0"/>
<pin id="301" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simConfig_rowsToSimu_6/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="simConfig_rowEnd_V_r_1_read_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="27" slack="0"/>
<pin id="306" dir="0" index="1" bw="27" slack="0"/>
<pin id="307" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simConfig_rowEnd_V_r_1/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="simConfig_rowBegin_V_3_read_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="27" slack="0"/>
<pin id="312" dir="0" index="1" bw="27" slack="0"/>
<pin id="313" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simConfig_rowBegin_V_3/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_acc_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="0" slack="0"/>
<pin id="318" dir="0" index="1" bw="27" slack="7"/>
<pin id="319" dir="0" index="2" bw="27" slack="7"/>
<pin id="320" dir="0" index="3" bw="27" slack="7"/>
<pin id="321" dir="0" index="4" bw="27" slack="7"/>
<pin id="322" dir="0" index="5" bw="32" slack="0"/>
<pin id="323" dir="0" index="6" bw="32" slack="0"/>
<pin id="324" dir="0" index="7" bw="32" slack="0"/>
<pin id="325" dir="0" index="8" bw="32" slack="0"/>
<pin id="326" dir="0" index="9" bw="32" slack="0"/>
<pin id="327" dir="0" index="10" bw="32" slack="0"/>
<pin id="328" dir="0" index="11" bw="32" slack="0"/>
<pin id="329" dir="0" index="12" bw="32" slack="0"/>
<pin id="330" dir="0" index="13" bw="32" slack="0"/>
<pin id="331" dir="0" index="14" bw="32" slack="0"/>
<pin id="332" dir="0" index="15" bw="32" slack="0"/>
<pin id="333" dir="0" index="16" bw="32" slack="0"/>
<pin id="334" dir="0" index="17" bw="32" slack="0"/>
<pin id="335" dir="0" index="18" bw="32" slack="0"/>
<pin id="336" dir="0" index="19" bw="32" slack="0"/>
<pin id="337" dir="0" index="20" bw="32" slack="0"/>
<pin id="338" dir="0" index="21" bw="32" slack="0"/>
<pin id="339" dir="0" index="22" bw="32" slack="0"/>
<pin id="340" dir="0" index="23" bw="32" slack="0"/>
<pin id="341" dir="0" index="24" bw="32" slack="0"/>
<pin id="342" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_39/8 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_calc_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="0" slack="0"/>
<pin id="366" dir="0" index="1" bw="27" slack="5"/>
<pin id="367" dir="0" index="2" bw="27" slack="5"/>
<pin id="368" dir="0" index="3" bw="27" slack="5"/>
<pin id="369" dir="0" index="4" bw="27" slack="5"/>
<pin id="370" dir="0" index="5" bw="32" slack="0"/>
<pin id="371" dir="0" index="6" bw="32" slack="0"/>
<pin id="372" dir="0" index="7" bw="32" slack="0"/>
<pin id="373" dir="0" index="8" bw="32" slack="0"/>
<pin id="374" dir="0" index="9" bw="32" slack="0"/>
<pin id="375" dir="0" index="10" bw="1" slack="0"/>
<pin id="376" dir="0" index="11" bw="32" slack="0"/>
<pin id="377" dir="0" index="12" bw="32" slack="0"/>
<pin id="378" dir="0" index="13" bw="32" slack="0"/>
<pin id="379" dir="0" index="14" bw="32" slack="0"/>
<pin id="380" dir="0" index="15" bw="32" slack="0"/>
<pin id="381" dir="0" index="16" bw="32" slack="0"/>
<pin id="382" dir="0" index="17" bw="32" slack="0"/>
<pin id="383" dir="0" index="18" bw="32" slack="0"/>
<pin id="384" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_37/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_I_calc_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="0" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="0" index="3" bw="27" slack="9"/>
<pin id="405" dir="0" index="4" bw="27" slack="9"/>
<pin id="406" dir="0" index="5" bw="32" slack="0"/>
<pin id="407" dir="0" index="6" bw="32" slack="0"/>
<pin id="408" dir="0" index="7" bw="32" slack="0"/>
<pin id="409" dir="0" index="8" bw="32" slack="0"/>
<pin id="410" dir="0" index="9" bw="32" slack="0"/>
<pin id="411" dir="0" index="10" bw="32" slack="0"/>
<pin id="412" dir="0" index="11" bw="32" slack="0"/>
<pin id="413" dir="0" index="12" bw="32" slack="0"/>
<pin id="414" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_41/10 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_V_read_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="0" slack="0"/>
<pin id="428" dir="0" index="1" bw="27" slack="3"/>
<pin id="429" dir="0" index="2" bw="27" slack="3"/>
<pin id="430" dir="0" index="3" bw="27" slack="3"/>
<pin id="431" dir="0" index="4" bw="27" slack="3"/>
<pin id="432" dir="0" index="5" bw="32" slack="0"/>
<pin id="433" dir="0" index="6" bw="27" slack="3"/>
<pin id="434" dir="0" index="7" bw="27" slack="3"/>
<pin id="435" dir="0" index="8" bw="32" slack="0"/>
<pin id="436" dir="0" index="9" bw="32" slack="0"/>
<pin id="437" dir="0" index="10" bw="32" slack="0"/>
<pin id="438" dir="0" index="11" bw="32" slack="0"/>
<pin id="439" dir="0" index="12" bw="27" slack="0"/>
<pin id="440" dir="0" index="13" bw="27" slack="0"/>
<pin id="441" dir="0" index="14" bw="27" slack="0"/>
<pin id="442" dir="0" index="15" bw="27" slack="0"/>
<pin id="443" dir="0" index="16" bw="27" slack="0"/>
<pin id="444" dir="0" index="17" bw="27" slack="0"/>
<pin id="445" dir="0" index="18" bw="27" slack="0"/>
<pin id="446" dir="0" index="19" bw="27" slack="0"/>
<pin id="447" dir="0" index="20" bw="32" slack="0"/>
<pin id="448" dir="0" index="21" bw="1" slack="0"/>
<pin id="449" dir="0" index="22" bw="32" slack="0"/>
<pin id="450" dir="0" index="23" bw="32" slack="0"/>
<pin id="451" dir="0" index="24" bw="32" slack="0"/>
<pin id="452" dir="0" index="25" bw="32" slack="0"/>
<pin id="453" dir="1" index="26" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_35/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="grp_blockControl_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="0" slack="0"/>
<pin id="475" dir="0" index="1" bw="64" slack="0"/>
<pin id="476" dir="0" index="2" bw="27" slack="1"/>
<pin id="477" dir="0" index="3" bw="27" slack="1"/>
<pin id="478" dir="0" index="4" bw="32" slack="1"/>
<pin id="479" dir="0" index="5" bw="32" slack="0"/>
<pin id="480" dir="0" index="6" bw="32" slack="0"/>
<pin id="481" dir="0" index="7" bw="32" slack="0"/>
<pin id="482" dir="0" index="8" bw="32" slack="0"/>
<pin id="483" dir="0" index="9" bw="32" slack="0"/>
<pin id="484" dir="0" index="10" bw="32" slack="0"/>
<pin id="485" dir="0" index="11" bw="32" slack="0"/>
<pin id="486" dir="0" index="12" bw="32" slack="0"/>
<pin id="487" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_32/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="StgValue_31_execute_entry195_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="0" slack="0"/>
<pin id="500" dir="0" index="1" bw="27" slack="0"/>
<pin id="501" dir="0" index="2" bw="27" slack="0"/>
<pin id="502" dir="0" index="3" bw="27" slack="0"/>
<pin id="503" dir="0" index="4" bw="27" slack="0"/>
<pin id="504" dir="0" index="5" bw="32" slack="0"/>
<pin id="505" dir="0" index="6" bw="27" slack="0"/>
<pin id="506" dir="0" index="7" bw="27" slack="0"/>
<pin id="507" dir="0" index="8" bw="27" slack="0"/>
<pin id="508" dir="0" index="9" bw="27" slack="0"/>
<pin id="509" dir="0" index="10" bw="27" slack="0"/>
<pin id="510" dir="0" index="11" bw="27" slack="0"/>
<pin id="511" dir="0" index="12" bw="32" slack="0"/>
<pin id="512" dir="0" index="13" bw="32" slack="0"/>
<pin id="513" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_31/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="size_assign_channel_execute_Block_codeRe_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="3"/>
<pin id="523" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="size_assign_channel/4 "/>
</bind>
</comp>

<comp id="526" class="1005" name="simConfig_BLOCK_NUMB_1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="27" slack="7"/>
<pin id="528" dir="1" index="1" bw="27" slack="7"/>
</pin_list>
<bind>
<opset="simConfig_BLOCK_NUMB_1 "/>
</bind>
</comp>

<comp id="532" class="1005" name="simConfig_rowsToSimu_1_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="27" slack="7"/>
<pin id="534" dir="1" index="1" bw="27" slack="7"/>
</pin_list>
<bind>
<opset="simConfig_rowsToSimu_1 "/>
</bind>
</comp>

<comp id="538" class="1005" name="simConfig_BLOCK_NUMB_2_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="27" slack="5"/>
<pin id="540" dir="1" index="1" bw="27" slack="5"/>
</pin_list>
<bind>
<opset="simConfig_BLOCK_NUMB_2 "/>
</bind>
</comp>

<comp id="544" class="1005" name="simConfig_rowsToSimu_2_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="27" slack="5"/>
<pin id="546" dir="1" index="1" bw="27" slack="5"/>
</pin_list>
<bind>
<opset="simConfig_rowsToSimu_2 "/>
</bind>
</comp>

<comp id="550" class="1005" name="simConfig_BLOCK_NUMB_3_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="27" slack="3"/>
<pin id="552" dir="1" index="1" bw="27" slack="3"/>
</pin_list>
<bind>
<opset="simConfig_BLOCK_NUMB_3 "/>
</bind>
</comp>

<comp id="556" class="1005" name="simConfig_rowsToSimu_3_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="27" slack="3"/>
<pin id="558" dir="1" index="1" bw="27" slack="3"/>
</pin_list>
<bind>
<opset="simConfig_rowsToSimu_3 "/>
</bind>
</comp>

<comp id="562" class="1005" name="size_c17_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="size_c17 "/>
</bind>
</comp>

<comp id="568" class="1005" name="size_c_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="size_c "/>
</bind>
</comp>

<comp id="574" class="1005" name="simConfig_BLOCK_NUMB_4_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="27" slack="0"/>
<pin id="576" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="simConfig_BLOCK_NUMB_4 "/>
</bind>
</comp>

<comp id="580" class="1005" name="simConfig_BLOCK_NUMB_5_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="27" slack="0"/>
<pin id="582" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="simConfig_BLOCK_NUMB_5 "/>
</bind>
</comp>

<comp id="586" class="1005" name="simConfig_rowsToSimu_4_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="27" slack="0"/>
<pin id="588" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="simConfig_rowsToSimu_4 "/>
</bind>
</comp>

<comp id="592" class="1005" name="simConfig_rowsToSimu_5_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="27" slack="0"/>
<pin id="594" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="simConfig_rowsToSimu_5 "/>
</bind>
</comp>

<comp id="598" class="1005" name="simConfig_rowEnd_V_c_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="27" slack="0"/>
<pin id="600" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="simConfig_rowEnd_V_c "/>
</bind>
</comp>

<comp id="604" class="1005" name="simConfig_rowBegin_V_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="27" slack="0"/>
<pin id="606" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="simConfig_rowBegin_V "/>
</bind>
</comp>

<comp id="610" class="1005" name="size_assign_channel_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_assign_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="233"><net_src comp="96" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="96" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="96" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="96" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="96" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="96" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="96" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="96" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="96" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="96" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="96" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="96" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="96" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="96" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="92" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="14" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="94" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="12" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="94" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="10" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="94" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="8" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="94" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="6" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="343"><net_src comp="108" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="344"><net_src comp="68" pin="0"/><net_sink comp="316" pin=5"/></net>

<net id="345"><net_src comp="70" pin="0"/><net_sink comp="316" pin=6"/></net>

<net id="346"><net_src comp="72" pin="0"/><net_sink comp="316" pin=7"/></net>

<net id="347"><net_src comp="74" pin="0"/><net_sink comp="316" pin=8"/></net>

<net id="348"><net_src comp="60" pin="0"/><net_sink comp="316" pin=9"/></net>

<net id="349"><net_src comp="62" pin="0"/><net_sink comp="316" pin=10"/></net>

<net id="350"><net_src comp="64" pin="0"/><net_sink comp="316" pin=11"/></net>

<net id="351"><net_src comp="66" pin="0"/><net_sink comp="316" pin=12"/></net>

<net id="352"><net_src comp="24" pin="0"/><net_sink comp="316" pin=13"/></net>

<net id="353"><net_src comp="26" pin="0"/><net_sink comp="316" pin=14"/></net>

<net id="354"><net_src comp="28" pin="0"/><net_sink comp="316" pin=15"/></net>

<net id="355"><net_src comp="30" pin="0"/><net_sink comp="316" pin=16"/></net>

<net id="356"><net_src comp="76" pin="0"/><net_sink comp="316" pin=17"/></net>

<net id="357"><net_src comp="78" pin="0"/><net_sink comp="316" pin=18"/></net>

<net id="358"><net_src comp="80" pin="0"/><net_sink comp="316" pin=19"/></net>

<net id="359"><net_src comp="82" pin="0"/><net_sink comp="316" pin=20"/></net>

<net id="360"><net_src comp="84" pin="0"/><net_sink comp="316" pin=21"/></net>

<net id="361"><net_src comp="86" pin="0"/><net_sink comp="316" pin=22"/></net>

<net id="362"><net_src comp="88" pin="0"/><net_sink comp="316" pin=23"/></net>

<net id="363"><net_src comp="90" pin="0"/><net_sink comp="316" pin=24"/></net>

<net id="385"><net_src comp="106" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="386"><net_src comp="52" pin="0"/><net_sink comp="364" pin=5"/></net>

<net id="387"><net_src comp="54" pin="0"/><net_sink comp="364" pin=6"/></net>

<net id="388"><net_src comp="56" pin="0"/><net_sink comp="364" pin=7"/></net>

<net id="389"><net_src comp="58" pin="0"/><net_sink comp="364" pin=8"/></net>

<net id="390"><net_src comp="48" pin="0"/><net_sink comp="364" pin=9"/></net>

<net id="391"><net_src comp="50" pin="0"/><net_sink comp="364" pin=10"/></net>

<net id="392"><net_src comp="60" pin="0"/><net_sink comp="364" pin=11"/></net>

<net id="393"><net_src comp="62" pin="0"/><net_sink comp="364" pin=12"/></net>

<net id="394"><net_src comp="64" pin="0"/><net_sink comp="364" pin=13"/></net>

<net id="395"><net_src comp="66" pin="0"/><net_sink comp="364" pin=14"/></net>

<net id="396"><net_src comp="68" pin="0"/><net_sink comp="364" pin=15"/></net>

<net id="397"><net_src comp="70" pin="0"/><net_sink comp="364" pin=16"/></net>

<net id="398"><net_src comp="72" pin="0"/><net_sink comp="364" pin=17"/></net>

<net id="399"><net_src comp="74" pin="0"/><net_sink comp="364" pin=18"/></net>

<net id="415"><net_src comp="110" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="416"><net_src comp="2" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="417"><net_src comp="4" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="418"><net_src comp="76" pin="0"/><net_sink comp="400" pin=5"/></net>

<net id="419"><net_src comp="78" pin="0"/><net_sink comp="400" pin=6"/></net>

<net id="420"><net_src comp="80" pin="0"/><net_sink comp="400" pin=7"/></net>

<net id="421"><net_src comp="82" pin="0"/><net_sink comp="400" pin=8"/></net>

<net id="422"><net_src comp="84" pin="0"/><net_sink comp="400" pin=9"/></net>

<net id="423"><net_src comp="86" pin="0"/><net_sink comp="400" pin=10"/></net>

<net id="424"><net_src comp="88" pin="0"/><net_sink comp="400" pin=11"/></net>

<net id="425"><net_src comp="90" pin="0"/><net_sink comp="400" pin=12"/></net>

<net id="454"><net_src comp="104" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="455"><net_src comp="16" pin="0"/><net_sink comp="426" pin=8"/></net>

<net id="456"><net_src comp="18" pin="0"/><net_sink comp="426" pin=9"/></net>

<net id="457"><net_src comp="20" pin="0"/><net_sink comp="426" pin=10"/></net>

<net id="458"><net_src comp="22" pin="0"/><net_sink comp="426" pin=11"/></net>

<net id="459"><net_src comp="32" pin="0"/><net_sink comp="426" pin=12"/></net>

<net id="460"><net_src comp="34" pin="0"/><net_sink comp="426" pin=13"/></net>

<net id="461"><net_src comp="36" pin="0"/><net_sink comp="426" pin=14"/></net>

<net id="462"><net_src comp="38" pin="0"/><net_sink comp="426" pin=15"/></net>

<net id="463"><net_src comp="40" pin="0"/><net_sink comp="426" pin=16"/></net>

<net id="464"><net_src comp="42" pin="0"/><net_sink comp="426" pin=17"/></net>

<net id="465"><net_src comp="44" pin="0"/><net_sink comp="426" pin=18"/></net>

<net id="466"><net_src comp="46" pin="0"/><net_sink comp="426" pin=19"/></net>

<net id="467"><net_src comp="48" pin="0"/><net_sink comp="426" pin=20"/></net>

<net id="468"><net_src comp="50" pin="0"/><net_sink comp="426" pin=21"/></net>

<net id="469"><net_src comp="52" pin="0"/><net_sink comp="426" pin=22"/></net>

<net id="470"><net_src comp="54" pin="0"/><net_sink comp="426" pin=23"/></net>

<net id="471"><net_src comp="56" pin="0"/><net_sink comp="426" pin=24"/></net>

<net id="472"><net_src comp="58" pin="0"/><net_sink comp="426" pin=25"/></net>

<net id="488"><net_src comp="100" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="489"><net_src comp="0" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="490"><net_src comp="16" pin="0"/><net_sink comp="473" pin=5"/></net>

<net id="491"><net_src comp="18" pin="0"/><net_sink comp="473" pin=6"/></net>

<net id="492"><net_src comp="20" pin="0"/><net_sink comp="473" pin=7"/></net>

<net id="493"><net_src comp="22" pin="0"/><net_sink comp="473" pin=8"/></net>

<net id="494"><net_src comp="24" pin="0"/><net_sink comp="473" pin=9"/></net>

<net id="495"><net_src comp="26" pin="0"/><net_sink comp="473" pin=10"/></net>

<net id="496"><net_src comp="28" pin="0"/><net_sink comp="473" pin=11"/></net>

<net id="497"><net_src comp="30" pin="0"/><net_sink comp="473" pin=12"/></net>

<net id="514"><net_src comp="98" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="515"><net_src comp="310" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="516"><net_src comp="304" pin="2"/><net_sink comp="498" pin=2"/></net>

<net id="517"><net_src comp="298" pin="2"/><net_sink comp="498" pin=3"/></net>

<net id="518"><net_src comp="292" pin="2"/><net_sink comp="498" pin=4"/></net>

<net id="519"><net_src comp="286" pin="2"/><net_sink comp="498" pin=5"/></net>

<net id="524"><net_src comp="102" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="520" pin="2"/><net_sink comp="426" pin=5"/></net>

<net id="529"><net_src comp="230" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="316" pin=4"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="400" pin=4"/></net>

<net id="535"><net_src comp="234" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="316" pin=3"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="400" pin=3"/></net>

<net id="541"><net_src comp="238" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="364" pin=4"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="547"><net_src comp="242" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="364" pin=3"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="553"><net_src comp="246" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="426" pin=7"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="559"><net_src comp="250" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="426" pin=6"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="565"><net_src comp="254" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="498" pin=13"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="473" pin=4"/></net>

<net id="571"><net_src comp="258" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="498" pin=12"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="577"><net_src comp="262" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="498" pin=11"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="426" pin=4"/></net>

<net id="583"><net_src comp="266" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="498" pin=10"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="473" pin=3"/></net>

<net id="589"><net_src comp="270" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="498" pin=9"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="426" pin=3"/></net>

<net id="595"><net_src comp="274" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="498" pin=8"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="601"><net_src comp="278" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="498" pin=7"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="607"><net_src comp="282" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="498" pin=6"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="613"><net_src comp="520" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="426" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V_data | {10 11 }
	Port: output_V_tlast_V | {10 11 }
	Port: V_data_V_data_0 | {2 3 }
	Port: V_data_V_data_1 | {2 3 }
	Port: V_data_V_data_2 | {2 3 }
	Port: V_data_V_data_3 | {2 3 }
	Port: C_data_V_data_0 | {2 3 }
	Port: C_data_V_data_1 | {2 3 }
	Port: C_data_V_data_2 | {2 3 }
	Port: C_data_V_data_3 | {2 3 }
	Port: Vi_idx_V_data_V_0 | {4 5 }
	Port: Vi_idx_V_data_V_1 | {4 5 }
	Port: Vi_idx_V_data_V_2 | {4 5 }
	Port: Vi_idx_V_data_V_3 | {4 5 }
	Port: Vj_idx_V_data_V_0 | {4 5 }
	Port: Vj_idx_V_data_V_1 | {4 5 }
	Port: Vj_idx_V_data_V_2 | {4 5 }
	Port: Vj_idx_V_data_V_3 | {4 5 }
	Port: fixedData_V_data | {4 5 }
	Port: fixedData_V_tlast_V | {4 5 }
	Port: processedData_V_data | {4 5 }
	Port: processedData_V_data_1 | {4 5 }
	Port: processedData_V_data_2 | {4 5 }
	Port: processedData_V_data_3 | {4 5 }
	Port: V_V_data_0 | {6 7 }
	Port: V_V_data_1 | {6 7 }
	Port: V_V_data_2 | {6 7 }
	Port: V_V_data_3 | {6 7 }
	Port: F_V_data_0 | {6 7 }
	Port: F_V_data_1 | {6 7 }
	Port: F_V_data_2 | {6 7 }
	Port: F_V_data_3 | {6 7 }
	Port: F_acc_V_data_0 | {8 9 }
	Port: F_acc_V_data_1 | {8 9 }
	Port: F_acc_V_data_2 | {8 9 }
	Port: F_acc_V_data_3 | {8 9 }
	Port: V_acc_V_data_0 | {8 9 }
	Port: V_acc_V_data_1 | {8 9 }
	Port: V_acc_V_data_2 | {8 9 }
	Port: V_acc_V_data_3 | {8 9 }
 - Input state : 
	Port: execute : input_V_data | {2 3 }
	Port: execute : simConfig_rowBegin_V_2 | {1 }
	Port: execute : simConfig_rowEnd_V_r | {1 }
	Port: execute : simConfig_rowsToSimu | {1 }
	Port: execute : simConfig_BLOCK_NUMB | {1 }
	Port: execute : size | {1 }
	Port: execute : V_data_V_data_0 | {4 5 }
	Port: execute : V_data_V_data_1 | {4 5 }
	Port: execute : V_data_V_data_2 | {4 5 }
	Port: execute : V_data_V_data_3 | {4 5 }
	Port: execute : C_data_V_data_0 | {8 9 }
	Port: execute : C_data_V_data_1 | {8 9 }
	Port: execute : C_data_V_data_2 | {8 9 }
	Port: execute : C_data_V_data_3 | {8 9 }
	Port: execute : Vi_idx_V_data_V_0 | {4 5 }
	Port: execute : Vi_idx_V_data_V_1 | {4 5 }
	Port: execute : Vi_idx_V_data_V_2 | {4 5 }
	Port: execute : Vi_idx_V_data_V_3 | {4 5 }
	Port: execute : Vj_idx_V_data_V_0 | {4 5 }
	Port: execute : Vj_idx_V_data_V_1 | {4 5 }
	Port: execute : Vj_idx_V_data_V_2 | {4 5 }
	Port: execute : Vj_idx_V_data_V_3 | {4 5 }
	Port: execute : fixedData_V_data | {6 7 }
	Port: execute : fixedData_V_tlast_V | {6 7 }
	Port: execute : processedData_V_data | {6 7 }
	Port: execute : processedData_V_data_1 | {6 7 }
	Port: execute : processedData_V_data_2 | {6 7 }
	Port: execute : processedData_V_data_3 | {6 7 }
	Port: execute : V_V_data_0 | {8 9 }
	Port: execute : V_V_data_1 | {8 9 }
	Port: execute : V_V_data_2 | {8 9 }
	Port: execute : V_V_data_3 | {8 9 }
	Port: execute : F_V_data_0 | {8 9 }
	Port: execute : F_V_data_1 | {8 9 }
	Port: execute : F_V_data_2 | {8 9 }
	Port: execute : F_V_data_3 | {8 9 }
	Port: execute : F_acc_V_data_0 | {10 11 }
	Port: execute : F_acc_V_data_1 | {10 11 }
	Port: execute : F_acc_V_data_2 | {10 11 }
	Port: execute : F_acc_V_data_3 | {10 11 }
	Port: execute : V_acc_V_data_0 | {10 11 }
	Port: execute : V_acc_V_data_1 | {10 11 }
	Port: execute : V_acc_V_data_2 | {10 11 }
	Port: execute : V_acc_V_data_3 | {10 11 }
  - Chain level:
	State 1
		StgValue_31 : 1
	State 2
	State 3
	State 4
		StgValue_35 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|          |                  grp_acc_fu_316                 |    0    |    21   |  30.994 |   5266  |   3219  |
|          |                 grp_calc_fu_364                 |    0    |    40   |  28.304 |   3443  |   4956  |
|          |                grp_I_calc_fu_400                |    4    |    27   | 39.9318 |   3481  |   3780  |
|   call   |                grp_V_read_fu_426                |    32   |    0    | 14.7083 |   1256  |   465   |
|          |             grp_blockControl_fu_473             |    0    |    0    |  1.769  |   436   |   143   |
|          |       StgValue_31_execute_entry195_fu_498       |    0    |    0    |    0    |    0    |    0    |
|          | size_assign_channel_execute_Block_codeRe_fu_520 |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|          |              size_read_read_fu_286              |    0    |    0    |    0    |    0    |    0    |
|          |        simConfig_BLOCK_NUMB_6_read_fu_292       |    0    |    0    |    0    |    0    |    0    |
|   read   |        simConfig_rowsToSimu_6_read_fu_298       |    0    |    0    |    0    |    0    |    0    |
|          |        simConfig_rowEnd_V_r_1_read_fu_304       |    0    |    0    |    0    |    0    |    0    |
|          |        simConfig_rowBegin_V_3_read_fu_310       |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                 |    36   |    88   | 115.707 |  13882  |  12563  |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|simConfig_BLOCK_NUMB_1_reg_526|   27   |
|simConfig_BLOCK_NUMB_2_reg_538|   27   |
|simConfig_BLOCK_NUMB_3_reg_550|   27   |
|simConfig_BLOCK_NUMB_4_reg_574|   27   |
|simConfig_BLOCK_NUMB_5_reg_580|   27   |
| simConfig_rowBegin_V_reg_604 |   27   |
| simConfig_rowEnd_V_c_reg_598 |   27   |
|simConfig_rowsToSimu_1_reg_532|   27   |
|simConfig_rowsToSimu_2_reg_544|   27   |
|simConfig_rowsToSimu_3_reg_556|   27   |
|simConfig_rowsToSimu_4_reg_586|   27   |
|simConfig_rowsToSimu_5_reg_592|   27   |
|  size_assign_channel_reg_610 |   32   |
|       size_c17_reg_562       |   32   |
|        size_c_reg_568        |   32   |
+------------------------------+--------+
|             Total            |   420  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_V_read_fu_426 |  p5  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  1.769  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   36   |   88   |   115  |  13882 |  12563 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |    -   |   420  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   36   |   88   |   117  |  14302 |  12572 |
+-----------+--------+--------+--------+--------+--------+
