
LAB_3_Exercise.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000291c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002a28  08002a28  00003a28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a4c  08002a4c  00004034  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002a4c  08002a4c  00004034  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002a4c  08002a4c  00004034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a4c  08002a4c  00003a4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002a50  08002a50  00003a50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000034  20000000  08002a54  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a8  20000034  08002a88  00004034  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000dc  08002a88  000040dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY
 12 .debug_info   000089b9  00000000  00000000  0000405d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001be0  00000000  00000000  0000ca16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009d8  00000000  00000000  0000e5f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000786  00000000  00000000  0000efd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000169c4  00000000  00000000  0000f756  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b9b6  00000000  00000000  0002611a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008217b  00000000  00000000  00031ad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b3c4b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002754  00000000  00000000  000b3c90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000045  00000000  00000000  000b63e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000034 	.word	0x20000034
 8000128:	00000000 	.word	0x00000000
 800012c:	08002a10 	.word	0x08002a10

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000038 	.word	0x20000038
 8000148:	08002a10 	.word	0x08002a10

0800014c <fsm_for_input_processing>:
int counter2 = 0;
int counter3 = 0;
int duration = 1;
uint8_t button1Flag = 0;

void fsm_for_input_processing(void){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
	for(int i=0; i<3; i++){
 8000152:	2300      	movs	r3, #0
 8000154:	607b      	str	r3, [r7, #4]
 8000156:	e15b      	b.n	8000410 <fsm_for_input_processing+0x2c4>
		switch(buttonState[i]){
 8000158:	4a88      	ldr	r2, [pc, #544]	@ (800037c <fsm_for_input_processing+0x230>)
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	4413      	add	r3, r2
 800015e:	781b      	ldrb	r3, [r3, #0]
 8000160:	2b02      	cmp	r3, #2
 8000162:	f000 80ab 	beq.w	80002bc <fsm_for_input_processing+0x170>
 8000166:	2b02      	cmp	r3, #2
 8000168:	f300 814f 	bgt.w	800040a <fsm_for_input_processing+0x2be>
 800016c:	2b00      	cmp	r3, #0
 800016e:	d002      	beq.n	8000176 <fsm_for_input_processing+0x2a>
 8000170:	2b01      	cmp	r3, #1
 8000172:	d066      	beq.n	8000242 <fsm_for_input_processing+0xf6>
 8000174:	e149      	b.n	800040a <fsm_for_input_processing+0x2be>
			case BUTTON_RELEASED:
				if(is_button_pressed(i)){
 8000176:	687b      	ldr	r3, [r7, #4]
 8000178:	b2db      	uxtb	r3, r3
 800017a:	4618      	mov	r0, r3
 800017c:	f000 fa0c 	bl	8000598 <is_button_pressed>
 8000180:	4603      	mov	r3, r0
 8000182:	2b00      	cmp	r3, #0
 8000184:	f000 8136 	beq.w	80003f4 <fsm_for_input_processing+0x2a8>
					buttonState[i] = BUTTON_PRESSED;
 8000188:	4a7c      	ldr	r2, [pc, #496]	@ (800037c <fsm_for_input_processing+0x230>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	4413      	add	r3, r2
 800018e:	2201      	movs	r2, #1
 8000190:	701a      	strb	r2, [r3, #0]
					switch (i){
 8000192:	687b      	ldr	r3, [r7, #4]
 8000194:	2b02      	cmp	r3, #2
 8000196:	d034      	beq.n	8000202 <fsm_for_input_processing+0xb6>
 8000198:	687b      	ldr	r3, [r7, #4]
 800019a:	2b02      	cmp	r3, #2
 800019c:	dc4d      	bgt.n	800023a <fsm_for_input_processing+0xee>
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	2b00      	cmp	r3, #0
 80001a2:	d003      	beq.n	80001ac <fsm_for_input_processing+0x60>
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	2b01      	cmp	r3, #1
 80001a8:	d01e      	beq.n	80001e8 <fsm_for_input_processing+0x9c>
								default:
									break;
							}
							break;
							default:
								break;
 80001aa:	e046      	b.n	800023a <fsm_for_input_processing+0xee>
							mode++;
 80001ac:	4b74      	ldr	r3, [pc, #464]	@ (8000380 <fsm_for_input_processing+0x234>)
 80001ae:	681b      	ldr	r3, [r3, #0]
 80001b0:	3301      	adds	r3, #1
 80001b2:	4a73      	ldr	r2, [pc, #460]	@ (8000380 <fsm_for_input_processing+0x234>)
 80001b4:	6013      	str	r3, [r2, #0]
							duration = 1;
 80001b6:	4b73      	ldr	r3, [pc, #460]	@ (8000384 <fsm_for_input_processing+0x238>)
 80001b8:	2201      	movs	r2, #1
 80001ba:	601a      	str	r2, [r3, #0]
							if(mode>4){
 80001bc:	4b70      	ldr	r3, [pc, #448]	@ (8000380 <fsm_for_input_processing+0x234>)
 80001be:	681b      	ldr	r3, [r3, #0]
 80001c0:	2b04      	cmp	r3, #4
 80001c2:	dd05      	ble.n	80001d0 <fsm_for_input_processing+0x84>
								mode = 1;
 80001c4:	4b6e      	ldr	r3, [pc, #440]	@ (8000380 <fsm_for_input_processing+0x234>)
 80001c6:	2201      	movs	r2, #1
 80001c8:	601a      	str	r2, [r3, #0]
								button1Flag = 1;
 80001ca:	4b6f      	ldr	r3, [pc, #444]	@ (8000388 <fsm_for_input_processing+0x23c>)
 80001cc:	2201      	movs	r2, #1
 80001ce:	701a      	strb	r2, [r3, #0]
							HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10| GPIO_PIN_11, GPIO_PIN_RESET);
 80001d0:	2200      	movs	r2, #0
 80001d2:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 80001d6:	486d      	ldr	r0, [pc, #436]	@ (800038c <fsm_for_input_processing+0x240>)
 80001d8:	f001 fc03 	bl	80019e2 <HAL_GPIO_WritePin>
							display_segment_1(mode);
 80001dc:	4b68      	ldr	r3, [pc, #416]	@ (8000380 <fsm_for_input_processing+0x234>)
 80001de:	681b      	ldr	r3, [r3, #0]
 80001e0:	4618      	mov	r0, r3
 80001e2:	f000 fa0d 	bl	8000600 <display_segment_1>
							break;
 80001e6:	e02b      	b.n	8000240 <fsm_for_input_processing+0xf4>
							duration++;
 80001e8:	4b66      	ldr	r3, [pc, #408]	@ (8000384 <fsm_for_input_processing+0x238>)
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	3301      	adds	r3, #1
 80001ee:	4a65      	ldr	r2, [pc, #404]	@ (8000384 <fsm_for_input_processing+0x238>)
 80001f0:	6013      	str	r3, [r2, #0]
							if(duration > 99){
 80001f2:	4b64      	ldr	r3, [pc, #400]	@ (8000384 <fsm_for_input_processing+0x238>)
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	2b63      	cmp	r3, #99	@ 0x63
 80001f8:	dd21      	ble.n	800023e <fsm_for_input_processing+0xf2>
								duration = 1;
 80001fa:	4b62      	ldr	r3, [pc, #392]	@ (8000384 <fsm_for_input_processing+0x238>)
 80001fc:	2201      	movs	r2, #1
 80001fe:	601a      	str	r2, [r3, #0]
							break;
 8000200:	e01d      	b.n	800023e <fsm_for_input_processing+0xf2>
							switch (mode){
 8000202:	4b5f      	ldr	r3, [pc, #380]	@ (8000380 <fsm_for_input_processing+0x234>)
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	2b04      	cmp	r3, #4
 8000208:	d010      	beq.n	800022c <fsm_for_input_processing+0xe0>
 800020a:	2b04      	cmp	r3, #4
 800020c:	dc13      	bgt.n	8000236 <fsm_for_input_processing+0xea>
 800020e:	2b02      	cmp	r3, #2
 8000210:	d002      	beq.n	8000218 <fsm_for_input_processing+0xcc>
 8000212:	2b03      	cmp	r3, #3
 8000214:	d005      	beq.n	8000222 <fsm_for_input_processing+0xd6>
									break;
 8000216:	e00e      	b.n	8000236 <fsm_for_input_processing+0xea>
									red_time = duration;
 8000218:	4b5a      	ldr	r3, [pc, #360]	@ (8000384 <fsm_for_input_processing+0x238>)
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	4a5c      	ldr	r2, [pc, #368]	@ (8000390 <fsm_for_input_processing+0x244>)
 800021e:	6013      	str	r3, [r2, #0]
									break;
 8000220:	e00a      	b.n	8000238 <fsm_for_input_processing+0xec>
									yellow_time = duration;
 8000222:	4b58      	ldr	r3, [pc, #352]	@ (8000384 <fsm_for_input_processing+0x238>)
 8000224:	681b      	ldr	r3, [r3, #0]
 8000226:	4a5b      	ldr	r2, [pc, #364]	@ (8000394 <fsm_for_input_processing+0x248>)
 8000228:	6013      	str	r3, [r2, #0]
									break;
 800022a:	e005      	b.n	8000238 <fsm_for_input_processing+0xec>
									green_time = duration;
 800022c:	4b55      	ldr	r3, [pc, #340]	@ (8000384 <fsm_for_input_processing+0x238>)
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	4a59      	ldr	r2, [pc, #356]	@ (8000398 <fsm_for_input_processing+0x24c>)
 8000232:	6013      	str	r3, [r2, #0]
									break;
 8000234:	e000      	b.n	8000238 <fsm_for_input_processing+0xec>
									break;
 8000236:	bf00      	nop
							break;
 8000238:	e002      	b.n	8000240 <fsm_for_input_processing+0xf4>
								break;
 800023a:	bf00      	nop
 800023c:	e0da      	b.n	80003f4 <fsm_for_input_processing+0x2a8>
							break;
 800023e:	bf00      	nop
					}
				}
				break;
 8000240:	e0d8      	b.n	80003f4 <fsm_for_input_processing+0x2a8>
			case BUTTON_PRESSED:
				if(!is_button_pressed(i)){
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	b2db      	uxtb	r3, r3
 8000246:	4618      	mov	r0, r3
 8000248:	f000 f9a6 	bl	8000598 <is_button_pressed>
 800024c:	4603      	mov	r3, r0
 800024e:	2b00      	cmp	r3, #0
 8000250:	d10b      	bne.n	800026a <fsm_for_input_processing+0x11e>
					buttonState[i] = BUTTON_RELEASED;
 8000252:	4a4a      	ldr	r2, [pc, #296]	@ (800037c <fsm_for_input_processing+0x230>)
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	4413      	add	r3, r2
 8000258:	2200      	movs	r2, #0
 800025a:	701a      	strb	r2, [r3, #0]
					switch (i){
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	2b00      	cmp	r3, #0
 8000260:	d12a      	bne.n	80002b8 <fsm_for_input_processing+0x16c>
						case 0:
							button1Flag = 0;
 8000262:	4b49      	ldr	r3, [pc, #292]	@ (8000388 <fsm_for_input_processing+0x23c>)
 8000264:	2200      	movs	r2, #0
 8000266:	701a      	strb	r2, [r3, #0]
							break;
 8000268:	e027      	b.n	80002ba <fsm_for_input_processing+0x16e>
						default:
							break;
					}
				}
				else{
					if(is_button_pressed_1s(i)){
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	b2db      	uxtb	r3, r3
 800026e:	4618      	mov	r0, r3
 8000270:	f000 f9ac 	bl	80005cc <is_button_pressed_1s>
 8000274:	4603      	mov	r3, r0
 8000276:	2b00      	cmp	r3, #0
 8000278:	f000 80be 	beq.w	80003f8 <fsm_for_input_processing+0x2ac>
						buttonState[i] = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 800027c:	4a3f      	ldr	r2, [pc, #252]	@ (800037c <fsm_for_input_processing+0x230>)
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	4413      	add	r3, r2
 8000282:	2202      	movs	r2, #2
 8000284:	701a      	strb	r2, [r3, #0]
						switch (i){
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	2b02      	cmp	r3, #2
 800028a:	d011      	beq.n	80002b0 <fsm_for_input_processing+0x164>
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	2b02      	cmp	r3, #2
 8000290:	f300 80b2 	bgt.w	80003f8 <fsm_for_input_processing+0x2ac>
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	2b00      	cmp	r3, #0
 8000298:	d003      	beq.n	80002a2 <fsm_for_input_processing+0x156>
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	2b01      	cmp	r3, #1
 800029e:	d004      	beq.n	80002aa <fsm_for_input_processing+0x15e>
							case 2:
								counter3 = 0;
						}
					}
				}
				break;
 80002a0:	e0aa      	b.n	80003f8 <fsm_for_input_processing+0x2ac>
								counter1 = 0;
 80002a2:	4b3e      	ldr	r3, [pc, #248]	@ (800039c <fsm_for_input_processing+0x250>)
 80002a4:	2200      	movs	r2, #0
 80002a6:	601a      	str	r2, [r3, #0]
								break;
 80002a8:	e007      	b.n	80002ba <fsm_for_input_processing+0x16e>
								counter2 = 0;
 80002aa:	4b3d      	ldr	r3, [pc, #244]	@ (80003a0 <fsm_for_input_processing+0x254>)
 80002ac:	2200      	movs	r2, #0
 80002ae:	601a      	str	r2, [r3, #0]
								counter3 = 0;
 80002b0:	4b3c      	ldr	r3, [pc, #240]	@ (80003a4 <fsm_for_input_processing+0x258>)
 80002b2:	2200      	movs	r2, #0
 80002b4:	601a      	str	r2, [r3, #0]
				break;
 80002b6:	e09f      	b.n	80003f8 <fsm_for_input_processing+0x2ac>
							break;
 80002b8:	bf00      	nop
				break;
 80002ba:	e09d      	b.n	80003f8 <fsm_for_input_processing+0x2ac>
			case BUTTON_PRESSED_MORE_THAN_1_SECOND:
				if(!is_button_pressed(i)){
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	b2db      	uxtb	r3, r3
 80002c0:	4618      	mov	r0, r3
 80002c2:	f000 f969 	bl	8000598 <is_button_pressed>
 80002c6:	4603      	mov	r3, r0
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d10c      	bne.n	80002e6 <fsm_for_input_processing+0x19a>
					buttonState[i] = BUTTON_RELEASED;
 80002cc:	4a2b      	ldr	r2, [pc, #172]	@ (800037c <fsm_for_input_processing+0x230>)
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	4413      	add	r3, r2
 80002d2:	2200      	movs	r2, #0
 80002d4:	701a      	strb	r2, [r3, #0]
					if(i == 0){
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	2b00      	cmp	r3, #0
 80002da:	f040 808f 	bne.w	80003fc <fsm_for_input_processing+0x2b0>
						button1Flag = 0;
 80002de:	4b2a      	ldr	r3, [pc, #168]	@ (8000388 <fsm_for_input_processing+0x23c>)
 80002e0:	2200      	movs	r2, #0
 80002e2:	701a      	strb	r2, [r3, #0]
					}
					break;
 80002e4:	e08a      	b.n	80003fc <fsm_for_input_processing+0x2b0>
				}
				else{
					switch (i){
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	2b02      	cmp	r3, #2
 80002ea:	d05d      	beq.n	80003a8 <fsm_for_input_processing+0x25c>
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	2b02      	cmp	r3, #2
 80002f0:	f300 808b 	bgt.w	800040a <fsm_for_input_processing+0x2be>
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d003      	beq.n	8000302 <fsm_for_input_processing+0x1b6>
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	2b01      	cmp	r3, #1
 80002fe:	d024      	beq.n	800034a <fsm_for_input_processing+0x1fe>
 8000300:	e083      	b.n	800040a <fsm_for_input_processing+0x2be>
						case 0:
							button1Flag = 1;
 8000302:	4b21      	ldr	r3, [pc, #132]	@ (8000388 <fsm_for_input_processing+0x23c>)
 8000304:	2201      	movs	r2, #1
 8000306:	701a      	strb	r2, [r3, #0]
							counter1--;
 8000308:	4b24      	ldr	r3, [pc, #144]	@ (800039c <fsm_for_input_processing+0x250>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	3b01      	subs	r3, #1
 800030e:	4a23      	ldr	r2, [pc, #140]	@ (800039c <fsm_for_input_processing+0x250>)
 8000310:	6013      	str	r3, [r2, #0]
							if(counter1 <=0){
 8000312:	4b22      	ldr	r3, [pc, #136]	@ (800039c <fsm_for_input_processing+0x250>)
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	2b00      	cmp	r3, #0
 8000318:	dc72      	bgt.n	8000400 <fsm_for_input_processing+0x2b4>
								counter1 = 50;
 800031a:	4b20      	ldr	r3, [pc, #128]	@ (800039c <fsm_for_input_processing+0x250>)
 800031c:	2232      	movs	r2, #50	@ 0x32
 800031e:	601a      	str	r2, [r3, #0]
								mode++;
 8000320:	4b17      	ldr	r3, [pc, #92]	@ (8000380 <fsm_for_input_processing+0x234>)
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	3301      	adds	r3, #1
 8000326:	4a16      	ldr	r2, [pc, #88]	@ (8000380 <fsm_for_input_processing+0x234>)
 8000328:	6013      	str	r3, [r2, #0]
								duration = 1;
 800032a:	4b16      	ldr	r3, [pc, #88]	@ (8000384 <fsm_for_input_processing+0x238>)
 800032c:	2201      	movs	r2, #1
 800032e:	601a      	str	r2, [r3, #0]
								if(mode>4){
 8000330:	4b13      	ldr	r3, [pc, #76]	@ (8000380 <fsm_for_input_processing+0x234>)
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	2b04      	cmp	r3, #4
 8000336:	dd02      	ble.n	800033e <fsm_for_input_processing+0x1f2>
									mode = 1;
 8000338:	4b11      	ldr	r3, [pc, #68]	@ (8000380 <fsm_for_input_processing+0x234>)
 800033a:	2201      	movs	r2, #1
 800033c:	601a      	str	r2, [r3, #0]
								}
								display_segment_1(mode);
 800033e:	4b10      	ldr	r3, [pc, #64]	@ (8000380 <fsm_for_input_processing+0x234>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	4618      	mov	r0, r3
 8000344:	f000 f95c 	bl	8000600 <display_segment_1>
							}
							break;
 8000348:	e05a      	b.n	8000400 <fsm_for_input_processing+0x2b4>
						case 1:
							counter2--;
 800034a:	4b15      	ldr	r3, [pc, #84]	@ (80003a0 <fsm_for_input_processing+0x254>)
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	3b01      	subs	r3, #1
 8000350:	4a13      	ldr	r2, [pc, #76]	@ (80003a0 <fsm_for_input_processing+0x254>)
 8000352:	6013      	str	r3, [r2, #0]
							if(counter2 <= 0){
 8000354:	4b12      	ldr	r3, [pc, #72]	@ (80003a0 <fsm_for_input_processing+0x254>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	2b00      	cmp	r3, #0
 800035a:	dc53      	bgt.n	8000404 <fsm_for_input_processing+0x2b8>
								counter2 = 50;
 800035c:	4b10      	ldr	r3, [pc, #64]	@ (80003a0 <fsm_for_input_processing+0x254>)
 800035e:	2232      	movs	r2, #50	@ 0x32
 8000360:	601a      	str	r2, [r3, #0]
								duration++;
 8000362:	4b08      	ldr	r3, [pc, #32]	@ (8000384 <fsm_for_input_processing+0x238>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	3301      	adds	r3, #1
 8000368:	4a06      	ldr	r2, [pc, #24]	@ (8000384 <fsm_for_input_processing+0x238>)
 800036a:	6013      	str	r3, [r2, #0]
								if(duration > 99){
 800036c:	4b05      	ldr	r3, [pc, #20]	@ (8000384 <fsm_for_input_processing+0x238>)
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	2b63      	cmp	r3, #99	@ 0x63
 8000372:	dd47      	ble.n	8000404 <fsm_for_input_processing+0x2b8>
									duration = 1;
 8000374:	4b03      	ldr	r3, [pc, #12]	@ (8000384 <fsm_for_input_processing+0x238>)
 8000376:	2201      	movs	r2, #1
 8000378:	601a      	str	r2, [r3, #0]
								}
							}
							break;
 800037a:	e043      	b.n	8000404 <fsm_for_input_processing+0x2b8>
 800037c:	20000050 	.word	0x20000050
 8000380:	20000000 	.word	0x20000000
 8000384:	20000004 	.word	0x20000004
 8000388:	20000060 	.word	0x20000060
 800038c:	40010800 	.word	0x40010800
 8000390:	20000010 	.word	0x20000010
 8000394:	20000014 	.word	0x20000014
 8000398:	20000018 	.word	0x20000018
 800039c:	20000054 	.word	0x20000054
 80003a0:	20000058 	.word	0x20000058
 80003a4:	2000005c 	.word	0x2000005c
						case 2:
							counter3--;
 80003a8:	4b1e      	ldr	r3, [pc, #120]	@ (8000424 <fsm_for_input_processing+0x2d8>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	3b01      	subs	r3, #1
 80003ae:	4a1d      	ldr	r2, [pc, #116]	@ (8000424 <fsm_for_input_processing+0x2d8>)
 80003b0:	6013      	str	r3, [r2, #0]
							if(counter3 <= 0){
 80003b2:	4b1c      	ldr	r3, [pc, #112]	@ (8000424 <fsm_for_input_processing+0x2d8>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	dc27      	bgt.n	800040a <fsm_for_input_processing+0x2be>
								counter3 = 50;
 80003ba:	4b1a      	ldr	r3, [pc, #104]	@ (8000424 <fsm_for_input_processing+0x2d8>)
 80003bc:	2232      	movs	r2, #50	@ 0x32
 80003be:	601a      	str	r2, [r3, #0]
								switch (mode){
 80003c0:	4b19      	ldr	r3, [pc, #100]	@ (8000428 <fsm_for_input_processing+0x2dc>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	2b04      	cmp	r3, #4
 80003c6:	d010      	beq.n	80003ea <fsm_for_input_processing+0x29e>
 80003c8:	2b04      	cmp	r3, #4
 80003ca:	dc1d      	bgt.n	8000408 <fsm_for_input_processing+0x2bc>
 80003cc:	2b02      	cmp	r3, #2
 80003ce:	d002      	beq.n	80003d6 <fsm_for_input_processing+0x28a>
 80003d0:	2b03      	cmp	r3, #3
 80003d2:	d005      	beq.n	80003e0 <fsm_for_input_processing+0x294>
										break;
									case 4:
										green_time = duration;
										break;
									default:
										break;
 80003d4:	e018      	b.n	8000408 <fsm_for_input_processing+0x2bc>
										red_time = duration;
 80003d6:	4b15      	ldr	r3, [pc, #84]	@ (800042c <fsm_for_input_processing+0x2e0>)
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	4a15      	ldr	r2, [pc, #84]	@ (8000430 <fsm_for_input_processing+0x2e4>)
 80003dc:	6013      	str	r3, [r2, #0]
										break;
 80003de:	e014      	b.n	800040a <fsm_for_input_processing+0x2be>
										yellow_time = duration;
 80003e0:	4b12      	ldr	r3, [pc, #72]	@ (800042c <fsm_for_input_processing+0x2e0>)
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	4a13      	ldr	r2, [pc, #76]	@ (8000434 <fsm_for_input_processing+0x2e8>)
 80003e6:	6013      	str	r3, [r2, #0]
										break;
 80003e8:	e00f      	b.n	800040a <fsm_for_input_processing+0x2be>
										green_time = duration;
 80003ea:	4b10      	ldr	r3, [pc, #64]	@ (800042c <fsm_for_input_processing+0x2e0>)
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	4a12      	ldr	r2, [pc, #72]	@ (8000438 <fsm_for_input_processing+0x2ec>)
 80003f0:	6013      	str	r3, [r2, #0]
										break;
 80003f2:	e00a      	b.n	800040a <fsm_for_input_processing+0x2be>
				break;
 80003f4:	bf00      	nop
 80003f6:	e008      	b.n	800040a <fsm_for_input_processing+0x2be>
				break;
 80003f8:	bf00      	nop
 80003fa:	e006      	b.n	800040a <fsm_for_input_processing+0x2be>
					break;
 80003fc:	bf00      	nop
 80003fe:	e004      	b.n	800040a <fsm_for_input_processing+0x2be>
							break;
 8000400:	bf00      	nop
 8000402:	e002      	b.n	800040a <fsm_for_input_processing+0x2be>
							break;
 8000404:	bf00      	nop
 8000406:	e000      	b.n	800040a <fsm_for_input_processing+0x2be>
										break;
 8000408:	bf00      	nop
	for(int i=0; i<3; i++){
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	3301      	adds	r3, #1
 800040e:	607b      	str	r3, [r7, #4]
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	2b02      	cmp	r3, #2
 8000414:	f77f aea0 	ble.w	8000158 <fsm_for_input_processing+0xc>
							}
					}
				}
		}
	}
}
 8000418:	bf00      	nop
 800041a:	bf00      	nop
 800041c:	3708      	adds	r7, #8
 800041e:	46bd      	mov	sp, r7
 8000420:	bd80      	pop	{r7, pc}
 8000422:	bf00      	nop
 8000424:	2000005c 	.word	0x2000005c
 8000428:	20000000 	.word	0x20000000
 800042c:	20000004 	.word	0x20000004
 8000430:	20000010 	.word	0x20000010
 8000434:	20000014 	.word	0x20000014
 8000438:	20000018 	.word	0x20000018

0800043c <button_init>:
static GPIO_PinState debounceButtonBuffer2[NO_OF_BUTTONS];
static uint8_t flagForButtonPress1s[NO_OF_BUTTONS];
static uint16_t counterForButtonPress1s[NO_OF_BUTTONS];


void button_init(void){
 800043c:	b480      	push	{r7}
 800043e:	b083      	sub	sp, #12
 8000440:	af00      	add	r7, sp, #0
	for(char i = 0; i < NO_OF_BUTTONS; i++){
 8000442:	2300      	movs	r3, #0
 8000444:	71fb      	strb	r3, [r7, #7]
 8000446:	e017      	b.n	8000478 <button_init+0x3c>
		buttonBuffer[i] = BUTTON_IS_RELEASED;
 8000448:	79fb      	ldrb	r3, [r7, #7]
 800044a:	4a10      	ldr	r2, [pc, #64]	@ (800048c <button_init+0x50>)
 800044c:	2101      	movs	r1, #1
 800044e:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer1[i] = BUTTON_IS_RELEASED;
 8000450:	79fb      	ldrb	r3, [r7, #7]
 8000452:	4a0f      	ldr	r2, [pc, #60]	@ (8000490 <button_init+0x54>)
 8000454:	2101      	movs	r1, #1
 8000456:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer2[i] = BUTTON_IS_RELEASED;
 8000458:	79fb      	ldrb	r3, [r7, #7]
 800045a:	4a0e      	ldr	r2, [pc, #56]	@ (8000494 <button_init+0x58>)
 800045c:	2101      	movs	r1, #1
 800045e:	54d1      	strb	r1, [r2, r3]
		flagForButtonPress1s[i] = 0;
 8000460:	79fb      	ldrb	r3, [r7, #7]
 8000462:	4a0d      	ldr	r2, [pc, #52]	@ (8000498 <button_init+0x5c>)
 8000464:	2100      	movs	r1, #0
 8000466:	54d1      	strb	r1, [r2, r3]
		counterForButtonPress1s[i] = 0;
 8000468:	79fb      	ldrb	r3, [r7, #7]
 800046a:	4a0c      	ldr	r2, [pc, #48]	@ (800049c <button_init+0x60>)
 800046c:	2100      	movs	r1, #0
 800046e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(char i = 0; i < NO_OF_BUTTONS; i++){
 8000472:	79fb      	ldrb	r3, [r7, #7]
 8000474:	3301      	adds	r3, #1
 8000476:	71fb      	strb	r3, [r7, #7]
 8000478:	79fb      	ldrb	r3, [r7, #7]
 800047a:	2b02      	cmp	r3, #2
 800047c:	d9e4      	bls.n	8000448 <button_init+0xc>
	}
}
 800047e:	bf00      	nop
 8000480:	bf00      	nop
 8000482:	370c      	adds	r7, #12
 8000484:	46bd      	mov	sp, r7
 8000486:	bc80      	pop	{r7}
 8000488:	4770      	bx	lr
 800048a:	bf00      	nop
 800048c:	20000064 	.word	0x20000064
 8000490:	20000068 	.word	0x20000068
 8000494:	2000006c 	.word	0x2000006c
 8000498:	20000070 	.word	0x20000070
 800049c:	20000074 	.word	0x20000074

080004a0 <button_reading>:


void button_reading(void){
 80004a0:	b590      	push	{r4, r7, lr}
 80004a2:	b083      	sub	sp, #12
 80004a4:	af00      	add	r7, sp, #0
	for(char i=0; i<NO_OF_BUTTONS; i++){
 80004a6:	2300      	movs	r3, #0
 80004a8:	71fb      	strb	r3, [r7, #7]
 80004aa:	e061      	b.n	8000570 <button_reading+0xd0>
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 80004ac:	79fa      	ldrb	r2, [r7, #7]
 80004ae:	79fb      	ldrb	r3, [r7, #7]
 80004b0:	4933      	ldr	r1, [pc, #204]	@ (8000580 <button_reading+0xe0>)
 80004b2:	5c89      	ldrb	r1, [r1, r2]
 80004b4:	4a33      	ldr	r2, [pc, #204]	@ (8000584 <button_reading+0xe4>)
 80004b6:	54d1      	strb	r1, [r2, r3]
		switch (i){
 80004b8:	79fb      	ldrb	r3, [r7, #7]
 80004ba:	2b02      	cmp	r3, #2
 80004bc:	d01a      	beq.n	80004f4 <button_reading+0x54>
 80004be:	2b02      	cmp	r3, #2
 80004c0:	dc22      	bgt.n	8000508 <button_reading+0x68>
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d002      	beq.n	80004cc <button_reading+0x2c>
 80004c6:	2b01      	cmp	r3, #1
 80004c8:	d00a      	beq.n	80004e0 <button_reading+0x40>
 80004ca:	e01d      	b.n	8000508 <button_reading+0x68>
			case 0:
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 80004cc:	79fc      	ldrb	r4, [r7, #7]
 80004ce:	2101      	movs	r1, #1
 80004d0:	482d      	ldr	r0, [pc, #180]	@ (8000588 <button_reading+0xe8>)
 80004d2:	f001 fa6f 	bl	80019b4 <HAL_GPIO_ReadPin>
 80004d6:	4603      	mov	r3, r0
 80004d8:	461a      	mov	r2, r3
 80004da:	4b29      	ldr	r3, [pc, #164]	@ (8000580 <button_reading+0xe0>)
 80004dc:	551a      	strb	r2, [r3, r4]
				break;
 80004de:	e013      	b.n	8000508 <button_reading+0x68>
			case 1:
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1);
 80004e0:	79fc      	ldrb	r4, [r7, #7]
 80004e2:	2102      	movs	r1, #2
 80004e4:	4828      	ldr	r0, [pc, #160]	@ (8000588 <button_reading+0xe8>)
 80004e6:	f001 fa65 	bl	80019b4 <HAL_GPIO_ReadPin>
 80004ea:	4603      	mov	r3, r0
 80004ec:	461a      	mov	r2, r3
 80004ee:	4b24      	ldr	r3, [pc, #144]	@ (8000580 <button_reading+0xe0>)
 80004f0:	551a      	strb	r2, [r3, r4]
				break;
 80004f2:	e009      	b.n	8000508 <button_reading+0x68>
			case 2:
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2);
 80004f4:	79fc      	ldrb	r4, [r7, #7]
 80004f6:	2104      	movs	r1, #4
 80004f8:	4823      	ldr	r0, [pc, #140]	@ (8000588 <button_reading+0xe8>)
 80004fa:	f001 fa5b 	bl	80019b4 <HAL_GPIO_ReadPin>
 80004fe:	4603      	mov	r3, r0
 8000500:	461a      	mov	r2, r3
 8000502:	4b1f      	ldr	r3, [pc, #124]	@ (8000580 <button_reading+0xe0>)
 8000504:	551a      	strb	r2, [r3, r4]
				break;
 8000506:	bf00      	nop
		}

		if(debounceButtonBuffer1[i] == debounceButtonBuffer2[i]){
 8000508:	79fb      	ldrb	r3, [r7, #7]
 800050a:	4a1d      	ldr	r2, [pc, #116]	@ (8000580 <button_reading+0xe0>)
 800050c:	5cd2      	ldrb	r2, [r2, r3]
 800050e:	79fb      	ldrb	r3, [r7, #7]
 8000510:	491c      	ldr	r1, [pc, #112]	@ (8000584 <button_reading+0xe4>)
 8000512:	5ccb      	ldrb	r3, [r1, r3]
 8000514:	429a      	cmp	r2, r3
 8000516:	d128      	bne.n	800056a <button_reading+0xca>
			buttonBuffer[i] = debounceButtonBuffer1[i];
 8000518:	79fa      	ldrb	r2, [r7, #7]
 800051a:	79fb      	ldrb	r3, [r7, #7]
 800051c:	4918      	ldr	r1, [pc, #96]	@ (8000580 <button_reading+0xe0>)
 800051e:	5c89      	ldrb	r1, [r1, r2]
 8000520:	4a1a      	ldr	r2, [pc, #104]	@ (800058c <button_reading+0xec>)
 8000522:	54d1      	strb	r1, [r2, r3]
			if(buttonBuffer[i] == BUTTON_IS_PRESSED){
 8000524:	79fb      	ldrb	r3, [r7, #7]
 8000526:	4a19      	ldr	r2, [pc, #100]	@ (800058c <button_reading+0xec>)
 8000528:	5cd3      	ldrb	r3, [r2, r3]
 800052a:	2b00      	cmp	r3, #0
 800052c:	d114      	bne.n	8000558 <button_reading+0xb8>
				if(counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING){
 800052e:	79fb      	ldrb	r3, [r7, #7]
 8000530:	4a17      	ldr	r2, [pc, #92]	@ (8000590 <button_reading+0xf0>)
 8000532:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000536:	2b63      	cmp	r3, #99	@ 0x63
 8000538:	d809      	bhi.n	800054e <button_reading+0xae>
					counterForButtonPress1s[i]++;
 800053a:	79fb      	ldrb	r3, [r7, #7]
 800053c:	4a14      	ldr	r2, [pc, #80]	@ (8000590 <button_reading+0xf0>)
 800053e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000542:	3201      	adds	r2, #1
 8000544:	b291      	uxth	r1, r2
 8000546:	4a12      	ldr	r2, [pc, #72]	@ (8000590 <button_reading+0xf0>)
 8000548:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800054c:	e00d      	b.n	800056a <button_reading+0xca>
				}
				else{
					flagForButtonPress1s[i] = 1;
 800054e:	79fb      	ldrb	r3, [r7, #7]
 8000550:	4a10      	ldr	r2, [pc, #64]	@ (8000594 <button_reading+0xf4>)
 8000552:	2101      	movs	r1, #1
 8000554:	54d1      	strb	r1, [r2, r3]
 8000556:	e008      	b.n	800056a <button_reading+0xca>
				}
			}
			else{
				flagForButtonPress1s[i] = 0;
 8000558:	79fb      	ldrb	r3, [r7, #7]
 800055a:	4a0e      	ldr	r2, [pc, #56]	@ (8000594 <button_reading+0xf4>)
 800055c:	2100      	movs	r1, #0
 800055e:	54d1      	strb	r1, [r2, r3]
				counterForButtonPress1s[i] = 0;
 8000560:	79fb      	ldrb	r3, [r7, #7]
 8000562:	4a0b      	ldr	r2, [pc, #44]	@ (8000590 <button_reading+0xf0>)
 8000564:	2100      	movs	r1, #0
 8000566:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(char i=0; i<NO_OF_BUTTONS; i++){
 800056a:	79fb      	ldrb	r3, [r7, #7]
 800056c:	3301      	adds	r3, #1
 800056e:	71fb      	strb	r3, [r7, #7]
 8000570:	79fb      	ldrb	r3, [r7, #7]
 8000572:	2b02      	cmp	r3, #2
 8000574:	d99a      	bls.n	80004ac <button_reading+0xc>
			}
		}
	}
}
 8000576:	bf00      	nop
 8000578:	bf00      	nop
 800057a:	370c      	adds	r7, #12
 800057c:	46bd      	mov	sp, r7
 800057e:	bd90      	pop	{r4, r7, pc}
 8000580:	20000068 	.word	0x20000068
 8000584:	2000006c 	.word	0x2000006c
 8000588:	40010800 	.word	0x40010800
 800058c:	20000064 	.word	0x20000064
 8000590:	20000074 	.word	0x20000074
 8000594:	20000070 	.word	0x20000070

08000598 <is_button_pressed>:


unsigned char is_button_pressed(uint8_t index){
 8000598:	b480      	push	{r7}
 800059a:	b083      	sub	sp, #12
 800059c:	af00      	add	r7, sp, #0
 800059e:	4603      	mov	r3, r0
 80005a0:	71fb      	strb	r3, [r7, #7]
	if(index >= NO_OF_BUTTONS) return 0;
 80005a2:	79fb      	ldrb	r3, [r7, #7]
 80005a4:	2b02      	cmp	r3, #2
 80005a6:	d901      	bls.n	80005ac <is_button_pressed+0x14>
 80005a8:	2300      	movs	r3, #0
 80005aa:	e007      	b.n	80005bc <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 80005ac:	79fb      	ldrb	r3, [r7, #7]
 80005ae:	4a06      	ldr	r2, [pc, #24]	@ (80005c8 <is_button_pressed+0x30>)
 80005b0:	5cd3      	ldrb	r3, [r2, r3]
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	bf0c      	ite	eq
 80005b6:	2301      	moveq	r3, #1
 80005b8:	2300      	movne	r3, #0
 80005ba:	b2db      	uxtb	r3, r3
}
 80005bc:	4618      	mov	r0, r3
 80005be:	370c      	adds	r7, #12
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bc80      	pop	{r7}
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	20000064 	.word	0x20000064

080005cc <is_button_pressed_1s>:


unsigned char is_button_pressed_1s(unsigned char index){
 80005cc:	b480      	push	{r7}
 80005ce:	b083      	sub	sp, #12
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	4603      	mov	r3, r0
 80005d4:	71fb      	strb	r3, [r7, #7]
	if(index >= NO_OF_BUTTONS) return 0;
 80005d6:	79fb      	ldrb	r3, [r7, #7]
 80005d8:	2b02      	cmp	r3, #2
 80005da:	d901      	bls.n	80005e0 <is_button_pressed_1s+0x14>
 80005dc:	2300      	movs	r3, #0
 80005de:	e007      	b.n	80005f0 <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 80005e0:	79fb      	ldrb	r3, [r7, #7]
 80005e2:	4a06      	ldr	r2, [pc, #24]	@ (80005fc <is_button_pressed_1s+0x30>)
 80005e4:	5cd3      	ldrb	r3, [r2, r3]
 80005e6:	2b01      	cmp	r3, #1
 80005e8:	bf0c      	ite	eq
 80005ea:	2301      	moveq	r3, #1
 80005ec:	2300      	movne	r3, #0
 80005ee:	b2db      	uxtb	r3, r3
}
 80005f0:	4618      	mov	r0, r3
 80005f2:	370c      	adds	r7, #12
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bc80      	pop	{r7}
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop
 80005fc:	20000070 	.word	0x20000070

08000600 <display_segment_1>:
int yellow_time = 2;
int green_time = 3;

int time1, time2;

void display_segment_1(int number){
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
	switch(number){
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	2b09      	cmp	r3, #9
 800060c:	d87f      	bhi.n	800070e <display_segment_1+0x10e>
 800060e:	a201      	add	r2, pc, #4	@ (adr r2, 8000614 <display_segment_1+0x14>)
 8000610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000614:	0800063d 	.word	0x0800063d
 8000618:	08000653 	.word	0x08000653
 800061c:	08000669 	.word	0x08000669
 8000620:	0800067f 	.word	0x0800067f
 8000624:	08000695 	.word	0x08000695
 8000628:	080006ab 	.word	0x080006ab
 800062c:	080006c1 	.word	0x080006c1
 8000630:	080006d7 	.word	0x080006d7
 8000634:	080006ed 	.word	0x080006ed
 8000638:	080006f9 	.word	0x080006f9
		case 0:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 800063c:	2200      	movs	r2, #0
 800063e:	217e      	movs	r1, #126	@ 0x7e
 8000640:	4835      	ldr	r0, [pc, #212]	@ (8000718 <display_segment_1+0x118>)
 8000642:	f001 f9ce 	bl	80019e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8000646:	2201      	movs	r2, #1
 8000648:	2180      	movs	r1, #128	@ 0x80
 800064a:	4833      	ldr	r0, [pc, #204]	@ (8000718 <display_segment_1+0x118>)
 800064c:	f001 f9c9 	bl	80019e2 <HAL_GPIO_WritePin>
			break;
 8000650:	e05d      	b.n	800070e <display_segment_1+0x10e>
		case 1:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8000652:	2200      	movs	r2, #0
 8000654:	210c      	movs	r1, #12
 8000656:	4830      	ldr	r0, [pc, #192]	@ (8000718 <display_segment_1+0x118>)
 8000658:	f001 f9c3 	bl	80019e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_SET);
 800065c:	2201      	movs	r2, #1
 800065e:	21f2      	movs	r1, #242	@ 0xf2
 8000660:	482d      	ldr	r0, [pc, #180]	@ (8000718 <display_segment_1+0x118>)
 8000662:	f001 f9be 	bl	80019e2 <HAL_GPIO_WritePin>
			break;
 8000666:	e052      	b.n	800070e <display_segment_1+0x10e>
		case 2:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7, GPIO_PIN_RESET);
 8000668:	2200      	movs	r2, #0
 800066a:	21b6      	movs	r1, #182	@ 0xb6
 800066c:	482a      	ldr	r0, [pc, #168]	@ (8000718 <display_segment_1+0x118>)
 800066e:	f001 f9b8 	bl	80019e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_6, GPIO_PIN_SET);
 8000672:	2201      	movs	r2, #1
 8000674:	2148      	movs	r1, #72	@ 0x48
 8000676:	4828      	ldr	r0, [pc, #160]	@ (8000718 <display_segment_1+0x118>)
 8000678:	f001 f9b3 	bl	80019e2 <HAL_GPIO_WritePin>
			break;
 800067c:	e047      	b.n	800070e <display_segment_1+0x10e>
		case 3:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_7, GPIO_PIN_RESET);
 800067e:	2200      	movs	r2, #0
 8000680:	219e      	movs	r1, #158	@ 0x9e
 8000682:	4825      	ldr	r0, [pc, #148]	@ (8000718 <display_segment_1+0x118>)
 8000684:	f001 f9ad 	bl	80019e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_SET);
 8000688:	2201      	movs	r2, #1
 800068a:	2160      	movs	r1, #96	@ 0x60
 800068c:	4822      	ldr	r0, [pc, #136]	@ (8000718 <display_segment_1+0x118>)
 800068e:	f001 f9a8 	bl	80019e2 <HAL_GPIO_WritePin>
			break;
 8000692:	e03c      	b.n	800070e <display_segment_1+0x10e>
		case 4:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000694:	2200      	movs	r2, #0
 8000696:	21cc      	movs	r1, #204	@ 0xcc
 8000698:	481f      	ldr	r0, [pc, #124]	@ (8000718 <display_segment_1+0x118>)
 800069a:	f001 f9a2 	bl	80019e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_SET);
 800069e:	2201      	movs	r2, #1
 80006a0:	2132      	movs	r1, #50	@ 0x32
 80006a2:	481d      	ldr	r0, [pc, #116]	@ (8000718 <display_segment_1+0x118>)
 80006a4:	f001 f99d 	bl	80019e2 <HAL_GPIO_WritePin>
			break;
 80006a8:	e031      	b.n	800070e <display_segment_1+0x10e>
		case 5:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80006aa:	2200      	movs	r2, #0
 80006ac:	21da      	movs	r1, #218	@ 0xda
 80006ae:	481a      	ldr	r0, [pc, #104]	@ (8000718 <display_segment_1+0x118>)
 80006b0:	f001 f997 	bl	80019e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_5, GPIO_PIN_SET);
 80006b4:	2201      	movs	r2, #1
 80006b6:	2124      	movs	r1, #36	@ 0x24
 80006b8:	4817      	ldr	r0, [pc, #92]	@ (8000718 <display_segment_1+0x118>)
 80006ba:	f001 f992 	bl	80019e2 <HAL_GPIO_WritePin>
			break;
 80006be:	e026      	b.n	800070e <display_segment_1+0x10e>
		case 6:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80006c0:	2200      	movs	r2, #0
 80006c2:	21fa      	movs	r1, #250	@ 0xfa
 80006c4:	4814      	ldr	r0, [pc, #80]	@ (8000718 <display_segment_1+0x118>)
 80006c6:	f001 f98c 	bl	80019e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 80006ca:	2201      	movs	r2, #1
 80006cc:	2104      	movs	r1, #4
 80006ce:	4812      	ldr	r0, [pc, #72]	@ (8000718 <display_segment_1+0x118>)
 80006d0:	f001 f987 	bl	80019e2 <HAL_GPIO_WritePin>
			break;
 80006d4:	e01b      	b.n	800070e <display_segment_1+0x10e>
		case 7:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80006d6:	2200      	movs	r2, #0
 80006d8:	210e      	movs	r1, #14
 80006da:	480f      	ldr	r0, [pc, #60]	@ (8000718 <display_segment_1+0x118>)
 80006dc:	f001 f981 	bl	80019e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_SET);
 80006e0:	2201      	movs	r2, #1
 80006e2:	21f0      	movs	r1, #240	@ 0xf0
 80006e4:	480c      	ldr	r0, [pc, #48]	@ (8000718 <display_segment_1+0x118>)
 80006e6:	f001 f97c 	bl	80019e2 <HAL_GPIO_WritePin>
			break;
 80006ea:	e010      	b.n	800070e <display_segment_1+0x10e>
		case 8:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80006ec:	2200      	movs	r2, #0
 80006ee:	21fe      	movs	r1, #254	@ 0xfe
 80006f0:	4809      	ldr	r0, [pc, #36]	@ (8000718 <display_segment_1+0x118>)
 80006f2:	f001 f976 	bl	80019e2 <HAL_GPIO_WritePin>
			break;
 80006f6:	e00a      	b.n	800070e <display_segment_1+0x10e>
		case 9:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80006f8:	2200      	movs	r2, #0
 80006fa:	21de      	movs	r1, #222	@ 0xde
 80006fc:	4806      	ldr	r0, [pc, #24]	@ (8000718 <display_segment_1+0x118>)
 80006fe:	f001 f970 	bl	80019e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000702:	2201      	movs	r2, #1
 8000704:	2120      	movs	r1, #32
 8000706:	4804      	ldr	r0, [pc, #16]	@ (8000718 <display_segment_1+0x118>)
 8000708:	f001 f96b 	bl	80019e2 <HAL_GPIO_WritePin>
			break;
 800070c:	bf00      	nop
	}
}
 800070e:	bf00      	nop
 8000710:	3708      	adds	r7, #8
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	40010c00 	.word	0x40010c00

0800071c <display_segment_2>:

void display_segment_2(int number){
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
	switch(number){
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	2b09      	cmp	r3, #9
 8000728:	f200 8094 	bhi.w	8000854 <display_segment_2+0x138>
 800072c:	a201      	add	r2, pc, #4	@ (adr r2, 8000734 <display_segment_2+0x18>)
 800072e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000732:	bf00      	nop
 8000734:	0800075d 	.word	0x0800075d
 8000738:	08000777 	.word	0x08000777
 800073c:	08000791 	.word	0x08000791
 8000740:	080007ab 	.word	0x080007ab
 8000744:	080007c5 	.word	0x080007c5
 8000748:	080007df 	.word	0x080007df
 800074c:	080007f9 	.word	0x080007f9
 8000750:	08000813 	.word	0x08000813
 8000754:	0800082d 	.word	0x0800082d
 8000758:	0800083b 	.word	0x0800083b
		case 0:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 800075c:	2200      	movs	r2, #0
 800075e:	f44f 517c 	mov.w	r1, #16128	@ 0x3f00
 8000762:	483e      	ldr	r0, [pc, #248]	@ (800085c <display_segment_2+0x140>)
 8000764:	f001 f93d 	bl	80019e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8000768:	2201      	movs	r2, #1
 800076a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800076e:	483b      	ldr	r0, [pc, #236]	@ (800085c <display_segment_2+0x140>)
 8000770:	f001 f937 	bl	80019e2 <HAL_GPIO_WritePin>
			break;
 8000774:	e06e      	b.n	8000854 <display_segment_2+0x138>
		case 1:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8000776:	2200      	movs	r2, #0
 8000778:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800077c:	4837      	ldr	r0, [pc, #220]	@ (800085c <display_segment_2+0x140>)
 800077e:	f001 f930 	bl	80019e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_SET);
 8000782:	2201      	movs	r2, #1
 8000784:	f44f 41f2 	mov.w	r1, #30976	@ 0x7900
 8000788:	4834      	ldr	r0, [pc, #208]	@ (800085c <display_segment_2+0x140>)
 800078a:	f001 f92a 	bl	80019e2 <HAL_GPIO_WritePin>
			break;
 800078e:	e061      	b.n	8000854 <display_segment_2+0x138>
		case 2:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14, GPIO_PIN_RESET);
 8000790:	2200      	movs	r2, #0
 8000792:	f44f 41b6 	mov.w	r1, #23296	@ 0x5b00
 8000796:	4831      	ldr	r0, [pc, #196]	@ (800085c <display_segment_2+0x140>)
 8000798:	f001 f923 	bl	80019e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_13, GPIO_PIN_SET);
 800079c:	2201      	movs	r2, #1
 800079e:	f44f 5110 	mov.w	r1, #9216	@ 0x2400
 80007a2:	482e      	ldr	r0, [pc, #184]	@ (800085c <display_segment_2+0x140>)
 80007a4:	f001 f91d 	bl	80019e2 <HAL_GPIO_WritePin>
			break;
 80007a8:	e054      	b.n	8000854 <display_segment_2+0x138>
		case 3:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_14, GPIO_PIN_RESET);
 80007aa:	2200      	movs	r2, #0
 80007ac:	f44f 419e 	mov.w	r1, #20224	@ 0x4f00
 80007b0:	482a      	ldr	r0, [pc, #168]	@ (800085c <display_segment_2+0x140>)
 80007b2:	f001 f916 	bl	80019e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_SET);
 80007b6:	2201      	movs	r2, #1
 80007b8:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80007bc:	4827      	ldr	r0, [pc, #156]	@ (800085c <display_segment_2+0x140>)
 80007be:	f001 f910 	bl	80019e2 <HAL_GPIO_WritePin>
			break;
 80007c2:	e047      	b.n	8000854 <display_segment_2+0x138>
		case 4:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80007c4:	2200      	movs	r2, #0
 80007c6:	f44f 41cc 	mov.w	r1, #26112	@ 0x6600
 80007ca:	4824      	ldr	r0, [pc, #144]	@ (800085c <display_segment_2+0x140>)
 80007cc:	f001 f909 	bl	80019e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_SET);
 80007d0:	2201      	movs	r2, #1
 80007d2:	f44f 51c8 	mov.w	r1, #6400	@ 0x1900
 80007d6:	4821      	ldr	r0, [pc, #132]	@ (800085c <display_segment_2+0x140>)
 80007d8:	f001 f903 	bl	80019e2 <HAL_GPIO_WritePin>
			break;
 80007dc:	e03a      	b.n	8000854 <display_segment_2+0x138>
		case 5:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80007de:	2200      	movs	r2, #0
 80007e0:	f44f 41da 	mov.w	r1, #27904	@ 0x6d00
 80007e4:	481d      	ldr	r0, [pc, #116]	@ (800085c <display_segment_2+0x140>)
 80007e6:	f001 f8fc 	bl	80019e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9|GPIO_PIN_12, GPIO_PIN_SET);
 80007ea:	2201      	movs	r2, #1
 80007ec:	f44f 5190 	mov.w	r1, #4608	@ 0x1200
 80007f0:	481a      	ldr	r0, [pc, #104]	@ (800085c <display_segment_2+0x140>)
 80007f2:	f001 f8f6 	bl	80019e2 <HAL_GPIO_WritePin>
			break;
 80007f6:	e02d      	b.n	8000854 <display_segment_2+0x138>
		case 6:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80007f8:	2200      	movs	r2, #0
 80007fa:	f44f 41fa 	mov.w	r1, #32000	@ 0x7d00
 80007fe:	4817      	ldr	r0, [pc, #92]	@ (800085c <display_segment_2+0x140>)
 8000800:	f001 f8ef 	bl	80019e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8000804:	2201      	movs	r2, #1
 8000806:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800080a:	4814      	ldr	r0, [pc, #80]	@ (800085c <display_segment_2+0x140>)
 800080c:	f001 f8e9 	bl	80019e2 <HAL_GPIO_WritePin>
			break;
 8000810:	e020      	b.n	8000854 <display_segment_2+0x138>
		case 7:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8000812:	2200      	movs	r2, #0
 8000814:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8000818:	4810      	ldr	r0, [pc, #64]	@ (800085c <display_segment_2+0x140>)
 800081a:	f001 f8e2 	bl	80019e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_SET);
 800081e:	2201      	movs	r2, #1
 8000820:	f44f 41f0 	mov.w	r1, #30720	@ 0x7800
 8000824:	480d      	ldr	r0, [pc, #52]	@ (800085c <display_segment_2+0x140>)
 8000826:	f001 f8dc 	bl	80019e2 <HAL_GPIO_WritePin>
			break;
 800082a:	e013      	b.n	8000854 <display_segment_2+0x138>
		case 8:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 800082c:	2200      	movs	r2, #0
 800082e:	f44f 41fe 	mov.w	r1, #32512	@ 0x7f00
 8000832:	480a      	ldr	r0, [pc, #40]	@ (800085c <display_segment_2+0x140>)
 8000834:	f001 f8d5 	bl	80019e2 <HAL_GPIO_WritePin>
			break;
 8000838:	e00c      	b.n	8000854 <display_segment_2+0x138>
		case 9:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 800083a:	2200      	movs	r2, #0
 800083c:	f44f 41de 	mov.w	r1, #28416	@ 0x6f00
 8000840:	4806      	ldr	r0, [pc, #24]	@ (800085c <display_segment_2+0x140>)
 8000842:	f001 f8ce 	bl	80019e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8000846:	2201      	movs	r2, #1
 8000848:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800084c:	4803      	ldr	r0, [pc, #12]	@ (800085c <display_segment_2+0x140>)
 800084e:	f001 f8c8 	bl	80019e2 <HAL_GPIO_WritePin>
			break;
 8000852:	bf00      	nop
	}
}
 8000854:	bf00      	nop
 8000856:	3708      	adds	r7, #8
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	40010c00 	.word	0x40010c00

08000860 <led_init>:

void led_init(){
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0
	time1 = red_time;
 8000864:	4b05      	ldr	r3, [pc, #20]	@ (800087c <led_init+0x1c>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a05      	ldr	r2, [pc, #20]	@ (8000880 <led_init+0x20>)
 800086a:	6013      	str	r3, [r2, #0]
	time2 = green_time;
 800086c:	4b05      	ldr	r3, [pc, #20]	@ (8000884 <led_init+0x24>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a05      	ldr	r2, [pc, #20]	@ (8000888 <led_init+0x28>)
 8000872:	6013      	str	r3, [r2, #0]
}
 8000874:	bf00      	nop
 8000876:	46bd      	mov	sp, r7
 8000878:	bc80      	pop	{r7}
 800087a:	4770      	bx	lr
 800087c:	20000010 	.word	0x20000010
 8000880:	2000007c 	.word	0x2000007c
 8000884:	20000018 	.word	0x20000018
 8000888:	20000080 	.word	0x20000080

0800088c <led>:

void led(){
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
	if(counter_led <= 0){
 8000890:	4ba4      	ldr	r3, [pc, #656]	@ (8000b24 <led+0x298>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	2b00      	cmp	r3, #0
 8000896:	dc09      	bgt.n	80008ac <led+0x20>
		time1--;
 8000898:	4ba3      	ldr	r3, [pc, #652]	@ (8000b28 <led+0x29c>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	3b01      	subs	r3, #1
 800089e:	4aa2      	ldr	r2, [pc, #648]	@ (8000b28 <led+0x29c>)
 80008a0:	6013      	str	r3, [r2, #0]
		time2--;
 80008a2:	4ba2      	ldr	r3, [pc, #648]	@ (8000b2c <led+0x2a0>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	3b01      	subs	r3, #1
 80008a8:	4aa0      	ldr	r2, [pc, #640]	@ (8000b2c <led+0x2a0>)
 80008aa:	6013      	str	r3, [r2, #0]
	}
	switch (status1) {
 80008ac:	4ba0      	ldr	r3, [pc, #640]	@ (8000b30 <led+0x2a4>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	2b03      	cmp	r3, #3
 80008b2:	d05b      	beq.n	800096c <led+0xe0>
 80008b4:	2b03      	cmp	r3, #3
 80008b6:	f300 80fd 	bgt.w	8000ab4 <led+0x228>
 80008ba:	2b01      	cmp	r3, #1
 80008bc:	d003      	beq.n	80008c6 <led+0x3a>
 80008be:	2b02      	cmp	r3, #2
 80008c0:	f000 80a6 	beq.w	8000a10 <led+0x184>
 80008c4:	e0f6      	b.n	8000ab4 <led+0x228>
		case RED_STATUS:
			if(counter_led_traffic <= 0){
 80008c6:	4b9b      	ldr	r3, [pc, #620]	@ (8000b34 <led+0x2a8>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	dc37      	bgt.n	800093e <led+0xb2>
				if(statement == 1){
 80008ce:	4b9a      	ldr	r3, [pc, #616]	@ (8000b38 <led+0x2ac>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	2b01      	cmp	r3, #1
 80008d4:	d117      	bne.n	8000906 <led+0x7a>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80008d6:	2200      	movs	r2, #0
 80008d8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80008dc:	4897      	ldr	r0, [pc, #604]	@ (8000b3c <led+0x2b0>)
 80008de:	f001 f880 	bl	80019e2 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80008e2:	2201      	movs	r2, #1
 80008e4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80008e8:	4894      	ldr	r0, [pc, #592]	@ (8000b3c <led+0x2b0>)
 80008ea:	f001 f87a 	bl	80019e2 <HAL_GPIO_WritePin>
					display_segment_1(time1 / 10);
 80008ee:	4b8e      	ldr	r3, [pc, #568]	@ (8000b28 <led+0x29c>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	4a93      	ldr	r2, [pc, #588]	@ (8000b40 <led+0x2b4>)
 80008f4:	fb82 1203 	smull	r1, r2, r2, r3
 80008f8:	1092      	asrs	r2, r2, #2
 80008fa:	17db      	asrs	r3, r3, #31
 80008fc:	1ad3      	subs	r3, r2, r3
 80008fe:	4618      	mov	r0, r3
 8000900:	f7ff fe7e 	bl	8000600 <display_segment_1>
 8000904:	e01b      	b.n	800093e <led+0xb2>
				}
				else{
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8000906:	2200      	movs	r2, #0
 8000908:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800090c:	488b      	ldr	r0, [pc, #556]	@ (8000b3c <led+0x2b0>)
 800090e:	f001 f868 	bl	80019e2 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8000912:	2201      	movs	r2, #1
 8000914:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000918:	4888      	ldr	r0, [pc, #544]	@ (8000b3c <led+0x2b0>)
 800091a:	f001 f862 	bl	80019e2 <HAL_GPIO_WritePin>
					display_segment_1(time1 % 10);
 800091e:	4b82      	ldr	r3, [pc, #520]	@ (8000b28 <led+0x29c>)
 8000920:	681a      	ldr	r2, [r3, #0]
 8000922:	4b87      	ldr	r3, [pc, #540]	@ (8000b40 <led+0x2b4>)
 8000924:	fb83 1302 	smull	r1, r3, r3, r2
 8000928:	1099      	asrs	r1, r3, #2
 800092a:	17d3      	asrs	r3, r2, #31
 800092c:	1ac9      	subs	r1, r1, r3
 800092e:	460b      	mov	r3, r1
 8000930:	009b      	lsls	r3, r3, #2
 8000932:	440b      	add	r3, r1
 8000934:	005b      	lsls	r3, r3, #1
 8000936:	1ad1      	subs	r1, r2, r3
 8000938:	4608      	mov	r0, r1
 800093a:	f7ff fe61 	bl	8000600 <display_segment_1>
				}
			}
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800093e:	2200      	movs	r2, #0
 8000940:	2110      	movs	r1, #16
 8000942:	487e      	ldr	r0, [pc, #504]	@ (8000b3c <led+0x2b0>)
 8000944:	f001 f84d 	bl	80019e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_SET);
 8000948:	2201      	movs	r2, #1
 800094a:	2160      	movs	r1, #96	@ 0x60
 800094c:	487b      	ldr	r0, [pc, #492]	@ (8000b3c <led+0x2b0>)
 800094e:	f001 f848 	bl	80019e2 <HAL_GPIO_WritePin>
			if(time1 <= 0){
 8000952:	4b75      	ldr	r3, [pc, #468]	@ (8000b28 <led+0x29c>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	2b00      	cmp	r3, #0
 8000958:	f300 80b2 	bgt.w	8000ac0 <led+0x234>
				status1 = GREEN_STATUS;
 800095c:	4b74      	ldr	r3, [pc, #464]	@ (8000b30 <led+0x2a4>)
 800095e:	2203      	movs	r2, #3
 8000960:	601a      	str	r2, [r3, #0]
				time1 = green_time;
 8000962:	4b78      	ldr	r3, [pc, #480]	@ (8000b44 <led+0x2b8>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	4a70      	ldr	r2, [pc, #448]	@ (8000b28 <led+0x29c>)
 8000968:	6013      	str	r3, [r2, #0]
			}
			break;
 800096a:	e0a9      	b.n	8000ac0 <led+0x234>
		case GREEN_STATUS:
			if(counter_led_traffic <= 0){
 800096c:	4b71      	ldr	r3, [pc, #452]	@ (8000b34 <led+0x2a8>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	2b00      	cmp	r3, #0
 8000972:	dc37      	bgt.n	80009e4 <led+0x158>
				if(statement == 1){
 8000974:	4b70      	ldr	r3, [pc, #448]	@ (8000b38 <led+0x2ac>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	2b01      	cmp	r3, #1
 800097a:	d117      	bne.n	80009ac <led+0x120>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800097c:	2200      	movs	r2, #0
 800097e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000982:	486e      	ldr	r0, [pc, #440]	@ (8000b3c <led+0x2b0>)
 8000984:	f001 f82d 	bl	80019e2 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8000988:	2201      	movs	r2, #1
 800098a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800098e:	486b      	ldr	r0, [pc, #428]	@ (8000b3c <led+0x2b0>)
 8000990:	f001 f827 	bl	80019e2 <HAL_GPIO_WritePin>
					display_segment_1(time1 / 10);
 8000994:	4b64      	ldr	r3, [pc, #400]	@ (8000b28 <led+0x29c>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	4a69      	ldr	r2, [pc, #420]	@ (8000b40 <led+0x2b4>)
 800099a:	fb82 1203 	smull	r1, r2, r2, r3
 800099e:	1092      	asrs	r2, r2, #2
 80009a0:	17db      	asrs	r3, r3, #31
 80009a2:	1ad3      	subs	r3, r2, r3
 80009a4:	4618      	mov	r0, r3
 80009a6:	f7ff fe2b 	bl	8000600 <display_segment_1>
 80009aa:	e01b      	b.n	80009e4 <led+0x158>
				}
				else{
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80009ac:	2200      	movs	r2, #0
 80009ae:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009b2:	4862      	ldr	r0, [pc, #392]	@ (8000b3c <led+0x2b0>)
 80009b4:	f001 f815 	bl	80019e2 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80009b8:	2201      	movs	r2, #1
 80009ba:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80009be:	485f      	ldr	r0, [pc, #380]	@ (8000b3c <led+0x2b0>)
 80009c0:	f001 f80f 	bl	80019e2 <HAL_GPIO_WritePin>
					display_segment_1(time1 % 10);
 80009c4:	4b58      	ldr	r3, [pc, #352]	@ (8000b28 <led+0x29c>)
 80009c6:	681a      	ldr	r2, [r3, #0]
 80009c8:	4b5d      	ldr	r3, [pc, #372]	@ (8000b40 <led+0x2b4>)
 80009ca:	fb83 1302 	smull	r1, r3, r3, r2
 80009ce:	1099      	asrs	r1, r3, #2
 80009d0:	17d3      	asrs	r3, r2, #31
 80009d2:	1ac9      	subs	r1, r1, r3
 80009d4:	460b      	mov	r3, r1
 80009d6:	009b      	lsls	r3, r3, #2
 80009d8:	440b      	add	r3, r1
 80009da:	005b      	lsls	r3, r3, #1
 80009dc:	1ad1      	subs	r1, r2, r3
 80009de:	4608      	mov	r0, r1
 80009e0:	f7ff fe0e 	bl	8000600 <display_segment_1>
				}
			}
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80009e4:	2200      	movs	r2, #0
 80009e6:	2140      	movs	r1, #64	@ 0x40
 80009e8:	4854      	ldr	r0, [pc, #336]	@ (8000b3c <led+0x2b0>)
 80009ea:	f000 fffa 	bl	80019e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_SET);
 80009ee:	2201      	movs	r2, #1
 80009f0:	2130      	movs	r1, #48	@ 0x30
 80009f2:	4852      	ldr	r0, [pc, #328]	@ (8000b3c <led+0x2b0>)
 80009f4:	f000 fff5 	bl	80019e2 <HAL_GPIO_WritePin>
			if(time1 <= 0){
 80009f8:	4b4b      	ldr	r3, [pc, #300]	@ (8000b28 <led+0x29c>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	dc61      	bgt.n	8000ac4 <led+0x238>
				status1 = YELLOW_STATUS;
 8000a00:	4b4b      	ldr	r3, [pc, #300]	@ (8000b30 <led+0x2a4>)
 8000a02:	2202      	movs	r2, #2
 8000a04:	601a      	str	r2, [r3, #0]
				time1 = yellow_time;
 8000a06:	4b50      	ldr	r3, [pc, #320]	@ (8000b48 <led+0x2bc>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	4a47      	ldr	r2, [pc, #284]	@ (8000b28 <led+0x29c>)
 8000a0c:	6013      	str	r3, [r2, #0]
			}
			break;
 8000a0e:	e059      	b.n	8000ac4 <led+0x238>
		case YELLOW_STATUS:
			if(counter_led_traffic <= 0){
 8000a10:	4b48      	ldr	r3, [pc, #288]	@ (8000b34 <led+0x2a8>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	dc37      	bgt.n	8000a88 <led+0x1fc>
				if(statement == 1){
 8000a18:	4b47      	ldr	r3, [pc, #284]	@ (8000b38 <led+0x2ac>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	2b01      	cmp	r3, #1
 8000a1e:	d117      	bne.n	8000a50 <led+0x1c4>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8000a20:	2200      	movs	r2, #0
 8000a22:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a26:	4845      	ldr	r0, [pc, #276]	@ (8000b3c <led+0x2b0>)
 8000a28:	f000 ffdb 	bl	80019e2 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a32:	4842      	ldr	r0, [pc, #264]	@ (8000b3c <led+0x2b0>)
 8000a34:	f000 ffd5 	bl	80019e2 <HAL_GPIO_WritePin>
					display_segment_1(time1 / 10);
 8000a38:	4b3b      	ldr	r3, [pc, #236]	@ (8000b28 <led+0x29c>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	4a40      	ldr	r2, [pc, #256]	@ (8000b40 <led+0x2b4>)
 8000a3e:	fb82 1203 	smull	r1, r2, r2, r3
 8000a42:	1092      	asrs	r2, r2, #2
 8000a44:	17db      	asrs	r3, r3, #31
 8000a46:	1ad3      	subs	r3, r2, r3
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f7ff fdd9 	bl	8000600 <display_segment_1>
 8000a4e:	e01b      	b.n	8000a88 <led+0x1fc>
				}
				else{
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8000a50:	2200      	movs	r2, #0
 8000a52:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a56:	4839      	ldr	r0, [pc, #228]	@ (8000b3c <led+0x2b0>)
 8000a58:	f000 ffc3 	bl	80019e2 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a62:	4836      	ldr	r0, [pc, #216]	@ (8000b3c <led+0x2b0>)
 8000a64:	f000 ffbd 	bl	80019e2 <HAL_GPIO_WritePin>
					display_segment_1(time1 % 10);
 8000a68:	4b2f      	ldr	r3, [pc, #188]	@ (8000b28 <led+0x29c>)
 8000a6a:	681a      	ldr	r2, [r3, #0]
 8000a6c:	4b34      	ldr	r3, [pc, #208]	@ (8000b40 <led+0x2b4>)
 8000a6e:	fb83 1302 	smull	r1, r3, r3, r2
 8000a72:	1099      	asrs	r1, r3, #2
 8000a74:	17d3      	asrs	r3, r2, #31
 8000a76:	1ac9      	subs	r1, r1, r3
 8000a78:	460b      	mov	r3, r1
 8000a7a:	009b      	lsls	r3, r3, #2
 8000a7c:	440b      	add	r3, r1
 8000a7e:	005b      	lsls	r3, r3, #1
 8000a80:	1ad1      	subs	r1, r2, r3
 8000a82:	4608      	mov	r0, r1
 8000a84:	f7ff fdbc 	bl	8000600 <display_segment_1>
				}
			}
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000a88:	2200      	movs	r2, #0
 8000a8a:	2120      	movs	r1, #32
 8000a8c:	482b      	ldr	r0, [pc, #172]	@ (8000b3c <led+0x2b0>)
 8000a8e:	f000 ffa8 	bl	80019e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_SET);
 8000a92:	2201      	movs	r2, #1
 8000a94:	2150      	movs	r1, #80	@ 0x50
 8000a96:	4829      	ldr	r0, [pc, #164]	@ (8000b3c <led+0x2b0>)
 8000a98:	f000 ffa3 	bl	80019e2 <HAL_GPIO_WritePin>
			if(time1 <= 0){
 8000a9c:	4b22      	ldr	r3, [pc, #136]	@ (8000b28 <led+0x29c>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	dc11      	bgt.n	8000ac8 <led+0x23c>
				status1 = RED_STATUS;
 8000aa4:	4b22      	ldr	r3, [pc, #136]	@ (8000b30 <led+0x2a4>)
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	601a      	str	r2, [r3, #0]
				time1 = red_time;
 8000aaa:	4b28      	ldr	r3, [pc, #160]	@ (8000b4c <led+0x2c0>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	4a1e      	ldr	r2, [pc, #120]	@ (8000b28 <led+0x29c>)
 8000ab0:	6013      	str	r3, [r2, #0]
			}
			break;
 8000ab2:	e009      	b.n	8000ac8 <led+0x23c>
		default:
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_SET);
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	2170      	movs	r1, #112	@ 0x70
 8000ab8:	4820      	ldr	r0, [pc, #128]	@ (8000b3c <led+0x2b0>)
 8000aba:	f000 ff92 	bl	80019e2 <HAL_GPIO_WritePin>
			break;
 8000abe:	e004      	b.n	8000aca <led+0x23e>
			break;
 8000ac0:	bf00      	nop
 8000ac2:	e002      	b.n	8000aca <led+0x23e>
			break;
 8000ac4:	bf00      	nop
 8000ac6:	e000      	b.n	8000aca <led+0x23e>
			break;
 8000ac8:	bf00      	nop
	}

	switch (status2) {
 8000aca:	4b21      	ldr	r3, [pc, #132]	@ (8000b50 <led+0x2c4>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	2b03      	cmp	r3, #3
 8000ad0:	d074      	beq.n	8000bbc <led+0x330>
 8000ad2:	2b03      	cmp	r3, #3
 8000ad4:	f300 811a 	bgt.w	8000d0c <led+0x480>
 8000ad8:	2b01      	cmp	r3, #1
 8000ada:	d003      	beq.n	8000ae4 <led+0x258>
 8000adc:	2b02      	cmp	r3, #2
 8000ade:	f000 80c1 	beq.w	8000c64 <led+0x3d8>
 8000ae2:	e113      	b.n	8000d0c <led+0x480>
		case RED_STATUS:
			if(counter_led_traffic <= 0){
 8000ae4:	4b13      	ldr	r3, [pc, #76]	@ (8000b34 <led+0x2a8>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	dc4f      	bgt.n	8000b8c <led+0x300>
				if(statement == 1){
 8000aec:	4b12      	ldr	r3, [pc, #72]	@ (8000b38 <led+0x2ac>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	2b01      	cmp	r3, #1
 8000af2:	d12f      	bne.n	8000b54 <led+0x2c8>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8000af4:	2200      	movs	r2, #0
 8000af6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000afa:	4810      	ldr	r0, [pc, #64]	@ (8000b3c <led+0x2b0>)
 8000afc:	f000 ff71 	bl	80019e2 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_SET);
 8000b00:	2201      	movs	r2, #1
 8000b02:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b06:	480d      	ldr	r0, [pc, #52]	@ (8000b3c <led+0x2b0>)
 8000b08:	f000 ff6b 	bl	80019e2 <HAL_GPIO_WritePin>
					display_segment_2(time2 / 10);
 8000b0c:	4b07      	ldr	r3, [pc, #28]	@ (8000b2c <led+0x2a0>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a0b      	ldr	r2, [pc, #44]	@ (8000b40 <led+0x2b4>)
 8000b12:	fb82 1203 	smull	r1, r2, r2, r3
 8000b16:	1092      	asrs	r2, r2, #2
 8000b18:	17db      	asrs	r3, r3, #31
 8000b1a:	1ad3      	subs	r3, r2, r3
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f7ff fdfd 	bl	800071c <display_segment_2>
 8000b22:	e033      	b.n	8000b8c <led+0x300>
 8000b24:	20000024 	.word	0x20000024
 8000b28:	2000007c 	.word	0x2000007c
 8000b2c:	20000080 	.word	0x20000080
 8000b30:	20000008 	.word	0x20000008
 8000b34:	200000cc 	.word	0x200000cc
 8000b38:	20000028 	.word	0x20000028
 8000b3c:	40010800 	.word	0x40010800
 8000b40:	66666667 	.word	0x66666667
 8000b44:	20000018 	.word	0x20000018
 8000b48:	20000014 	.word	0x20000014
 8000b4c:	20000010 	.word	0x20000010
 8000b50:	2000000c 	.word	0x2000000c
				}
				else{
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_RESET);
 8000b54:	2200      	movs	r2, #0
 8000b56:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b5a:	4873      	ldr	r0, [pc, #460]	@ (8000d28 <led+0x49c>)
 8000b5c:	f000 ff41 	bl	80019e2 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8000b60:	2201      	movs	r2, #1
 8000b62:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b66:	4870      	ldr	r0, [pc, #448]	@ (8000d28 <led+0x49c>)
 8000b68:	f000 ff3b 	bl	80019e2 <HAL_GPIO_WritePin>
					display_segment_2(time2 % 10);
 8000b6c:	4b6f      	ldr	r3, [pc, #444]	@ (8000d2c <led+0x4a0>)
 8000b6e:	681a      	ldr	r2, [r3, #0]
 8000b70:	4b6f      	ldr	r3, [pc, #444]	@ (8000d30 <led+0x4a4>)
 8000b72:	fb83 1302 	smull	r1, r3, r3, r2
 8000b76:	1099      	asrs	r1, r3, #2
 8000b78:	17d3      	asrs	r3, r2, #31
 8000b7a:	1ac9      	subs	r1, r1, r3
 8000b7c:	460b      	mov	r3, r1
 8000b7e:	009b      	lsls	r3, r3, #2
 8000b80:	440b      	add	r3, r1
 8000b82:	005b      	lsls	r3, r3, #1
 8000b84:	1ad1      	subs	r1, r2, r3
 8000b86:	4608      	mov	r0, r1
 8000b88:	f7ff fdc8 	bl	800071c <display_segment_2>
				}
			}
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	2180      	movs	r1, #128	@ 0x80
 8000b90:	4865      	ldr	r0, [pc, #404]	@ (8000d28 <led+0x49c>)
 8000b92:	f000 ff26 	bl	80019e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_SET);
 8000b96:	2201      	movs	r2, #1
 8000b98:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8000b9c:	4862      	ldr	r0, [pc, #392]	@ (8000d28 <led+0x49c>)
 8000b9e:	f000 ff20 	bl	80019e2 <HAL_GPIO_WritePin>
			if(time2 <= 0){
 8000ba2:	4b62      	ldr	r3, [pc, #392]	@ (8000d2c <led+0x4a0>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	f300 80b7 	bgt.w	8000d1a <led+0x48e>
				status2 = GREEN_STATUS;
 8000bac:	4b61      	ldr	r3, [pc, #388]	@ (8000d34 <led+0x4a8>)
 8000bae:	2203      	movs	r2, #3
 8000bb0:	601a      	str	r2, [r3, #0]
				time2 = green_time;
 8000bb2:	4b61      	ldr	r3, [pc, #388]	@ (8000d38 <led+0x4ac>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	4a5d      	ldr	r2, [pc, #372]	@ (8000d2c <led+0x4a0>)
 8000bb8:	6013      	str	r3, [r2, #0]
			}
			break;
 8000bba:	e0ae      	b.n	8000d1a <led+0x48e>
		case GREEN_STATUS:
			if(counter_led_traffic <= 0){
 8000bbc:	4b5f      	ldr	r3, [pc, #380]	@ (8000d3c <led+0x4b0>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	dc37      	bgt.n	8000c34 <led+0x3a8>
				if(statement == 1){
 8000bc4:	4b5e      	ldr	r3, [pc, #376]	@ (8000d40 <led+0x4b4>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	2b01      	cmp	r3, #1
 8000bca:	d117      	bne.n	8000bfc <led+0x370>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8000bcc:	2200      	movs	r2, #0
 8000bce:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000bd2:	4855      	ldr	r0, [pc, #340]	@ (8000d28 <led+0x49c>)
 8000bd4:	f000 ff05 	bl	80019e2 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_SET);
 8000bd8:	2201      	movs	r2, #1
 8000bda:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bde:	4852      	ldr	r0, [pc, #328]	@ (8000d28 <led+0x49c>)
 8000be0:	f000 feff 	bl	80019e2 <HAL_GPIO_WritePin>
					display_segment_2(time2 / 10);
 8000be4:	4b51      	ldr	r3, [pc, #324]	@ (8000d2c <led+0x4a0>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4a51      	ldr	r2, [pc, #324]	@ (8000d30 <led+0x4a4>)
 8000bea:	fb82 1203 	smull	r1, r2, r2, r3
 8000bee:	1092      	asrs	r2, r2, #2
 8000bf0:	17db      	asrs	r3, r3, #31
 8000bf2:	1ad3      	subs	r3, r2, r3
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f7ff fd91 	bl	800071c <display_segment_2>
 8000bfa:	e01b      	b.n	8000c34 <led+0x3a8>
				}
				else{
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_RESET);
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c02:	4849      	ldr	r0, [pc, #292]	@ (8000d28 <led+0x49c>)
 8000c04:	f000 feed 	bl	80019e2 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8000c08:	2201      	movs	r2, #1
 8000c0a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c0e:	4846      	ldr	r0, [pc, #280]	@ (8000d28 <led+0x49c>)
 8000c10:	f000 fee7 	bl	80019e2 <HAL_GPIO_WritePin>
					display_segment_2(time2 % 10);
 8000c14:	4b45      	ldr	r3, [pc, #276]	@ (8000d2c <led+0x4a0>)
 8000c16:	681a      	ldr	r2, [r3, #0]
 8000c18:	4b45      	ldr	r3, [pc, #276]	@ (8000d30 <led+0x4a4>)
 8000c1a:	fb83 1302 	smull	r1, r3, r3, r2
 8000c1e:	1099      	asrs	r1, r3, #2
 8000c20:	17d3      	asrs	r3, r2, #31
 8000c22:	1ac9      	subs	r1, r1, r3
 8000c24:	460b      	mov	r3, r1
 8000c26:	009b      	lsls	r3, r3, #2
 8000c28:	440b      	add	r3, r1
 8000c2a:	005b      	lsls	r3, r3, #1
 8000c2c:	1ad1      	subs	r1, r2, r3
 8000c2e:	4608      	mov	r0, r1
 8000c30:	f7ff fd74 	bl	800071c <display_segment_2>
				}
			}
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000c34:	2200      	movs	r2, #0
 8000c36:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c3a:	483b      	ldr	r0, [pc, #236]	@ (8000d28 <led+0x49c>)
 8000c3c:	f000 fed1 	bl	80019e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_SET);
 8000c40:	2201      	movs	r2, #1
 8000c42:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8000c46:	4838      	ldr	r0, [pc, #224]	@ (8000d28 <led+0x49c>)
 8000c48:	f000 fecb 	bl	80019e2 <HAL_GPIO_WritePin>
			if(time2 <= 0){
 8000c4c:	4b37      	ldr	r3, [pc, #220]	@ (8000d2c <led+0x4a0>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	dc64      	bgt.n	8000d1e <led+0x492>
				status2 = YELLOW_STATUS;
 8000c54:	4b37      	ldr	r3, [pc, #220]	@ (8000d34 <led+0x4a8>)
 8000c56:	2202      	movs	r2, #2
 8000c58:	601a      	str	r2, [r3, #0]
				time2 = yellow_time;
 8000c5a:	4b3a      	ldr	r3, [pc, #232]	@ (8000d44 <led+0x4b8>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	4a33      	ldr	r2, [pc, #204]	@ (8000d2c <led+0x4a0>)
 8000c60:	6013      	str	r3, [r2, #0]
			}
			break;
 8000c62:	e05c      	b.n	8000d1e <led+0x492>
		case YELLOW_STATUS:
			if(counter_led_traffic <= 0){
 8000c64:	4b35      	ldr	r3, [pc, #212]	@ (8000d3c <led+0x4b0>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	dc37      	bgt.n	8000cdc <led+0x450>
				if(statement == 1){
 8000c6c:	4b34      	ldr	r3, [pc, #208]	@ (8000d40 <led+0x4b4>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	2b01      	cmp	r3, #1
 8000c72:	d117      	bne.n	8000ca4 <led+0x418>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8000c74:	2200      	movs	r2, #0
 8000c76:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c7a:	482b      	ldr	r0, [pc, #172]	@ (8000d28 <led+0x49c>)
 8000c7c:	f000 feb1 	bl	80019e2 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_SET);
 8000c80:	2201      	movs	r2, #1
 8000c82:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c86:	4828      	ldr	r0, [pc, #160]	@ (8000d28 <led+0x49c>)
 8000c88:	f000 feab 	bl	80019e2 <HAL_GPIO_WritePin>
					display_segment_2(time2 / 10);
 8000c8c:	4b27      	ldr	r3, [pc, #156]	@ (8000d2c <led+0x4a0>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a27      	ldr	r2, [pc, #156]	@ (8000d30 <led+0x4a4>)
 8000c92:	fb82 1203 	smull	r1, r2, r2, r3
 8000c96:	1092      	asrs	r2, r2, #2
 8000c98:	17db      	asrs	r3, r3, #31
 8000c9a:	1ad3      	subs	r3, r2, r3
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f7ff fd3d 	bl	800071c <display_segment_2>
 8000ca2:	e01b      	b.n	8000cdc <led+0x450>
				}
				else{
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_RESET);
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000caa:	481f      	ldr	r0, [pc, #124]	@ (8000d28 <led+0x49c>)
 8000cac:	f000 fe99 	bl	80019e2 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cb6:	481c      	ldr	r0, [pc, #112]	@ (8000d28 <led+0x49c>)
 8000cb8:	f000 fe93 	bl	80019e2 <HAL_GPIO_WritePin>
					display_segment_2(time2 % 10);
 8000cbc:	4b1b      	ldr	r3, [pc, #108]	@ (8000d2c <led+0x4a0>)
 8000cbe:	681a      	ldr	r2, [r3, #0]
 8000cc0:	4b1b      	ldr	r3, [pc, #108]	@ (8000d30 <led+0x4a4>)
 8000cc2:	fb83 1302 	smull	r1, r3, r3, r2
 8000cc6:	1099      	asrs	r1, r3, #2
 8000cc8:	17d3      	asrs	r3, r2, #31
 8000cca:	1ac9      	subs	r1, r1, r3
 8000ccc:	460b      	mov	r3, r1
 8000cce:	009b      	lsls	r3, r3, #2
 8000cd0:	440b      	add	r3, r1
 8000cd2:	005b      	lsls	r3, r3, #1
 8000cd4:	1ad1      	subs	r1, r2, r3
 8000cd6:	4608      	mov	r0, r1
 8000cd8:	f7ff fd20 	bl	800071c <display_segment_2>
				}
			}
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000cdc:	2200      	movs	r2, #0
 8000cde:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ce2:	4811      	ldr	r0, [pc, #68]	@ (8000d28 <led+0x49c>)
 8000ce4:	f000 fe7d 	bl	80019e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7|GPIO_PIN_9, GPIO_PIN_SET);
 8000ce8:	2201      	movs	r2, #1
 8000cea:	f44f 7120 	mov.w	r1, #640	@ 0x280
 8000cee:	480e      	ldr	r0, [pc, #56]	@ (8000d28 <led+0x49c>)
 8000cf0:	f000 fe77 	bl	80019e2 <HAL_GPIO_WritePin>
			if(time2 <= 0){
 8000cf4:	4b0d      	ldr	r3, [pc, #52]	@ (8000d2c <led+0x4a0>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	dc12      	bgt.n	8000d22 <led+0x496>
				status2 = RED_STATUS;
 8000cfc:	4b0d      	ldr	r3, [pc, #52]	@ (8000d34 <led+0x4a8>)
 8000cfe:	2201      	movs	r2, #1
 8000d00:	601a      	str	r2, [r3, #0]
				time2 = red_time;
 8000d02:	4b11      	ldr	r3, [pc, #68]	@ (8000d48 <led+0x4bc>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4a09      	ldr	r2, [pc, #36]	@ (8000d2c <led+0x4a0>)
 8000d08:	6013      	str	r3, [r2, #0]
			}
			break;
 8000d0a:	e00a      	b.n	8000d22 <led+0x496>
		default:
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_SET);
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8000d12:	4805      	ldr	r0, [pc, #20]	@ (8000d28 <led+0x49c>)
 8000d14:	f000 fe65 	bl	80019e2 <HAL_GPIO_WritePin>
			break;
 8000d18:	e004      	b.n	8000d24 <led+0x498>
			break;
 8000d1a:	bf00      	nop
 8000d1c:	e002      	b.n	8000d24 <led+0x498>
			break;
 8000d1e:	bf00      	nop
 8000d20:	e000      	b.n	8000d24 <led+0x498>
			break;
 8000d22:	bf00      	nop
	}
}
 8000d24:	bf00      	nop
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	40010800 	.word	0x40010800
 8000d2c:	20000080 	.word	0x20000080
 8000d30:	66666667 	.word	0x66666667
 8000d34:	2000000c 	.word	0x2000000c
 8000d38:	20000018 	.word	0x20000018
 8000d3c:	200000cc 	.word	0x200000cc
 8000d40:	20000028 	.word	0x20000028
 8000d44:	20000014 	.word	0x20000014
 8000d48:	20000010 	.word	0x20000010

08000d4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d50:	f000 fb44 	bl	80013dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d54:	f000 f810 	bl	8000d78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d58:	f000 f896 	bl	8000e88 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000d5c:	f000 f848 	bl	8000df0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  button_init();
 8000d60:	f7ff fb6c 	bl	800043c <button_init>
  led_init();
 8000d64:	f7ff fd7c 	bl	8000860 <led_init>
  HAL_TIM_Base_Start_IT(&htim2);
 8000d68:	4802      	ldr	r0, [pc, #8]	@ (8000d74 <main+0x28>)
 8000d6a:	f001 fa99 	bl	80022a0 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d6e:	bf00      	nop
 8000d70:	e7fd      	b.n	8000d6e <main+0x22>
 8000d72:	bf00      	nop
 8000d74:	20000084 	.word	0x20000084

08000d78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b090      	sub	sp, #64	@ 0x40
 8000d7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d7e:	f107 0318 	add.w	r3, r7, #24
 8000d82:	2228      	movs	r2, #40	@ 0x28
 8000d84:	2100      	movs	r1, #0
 8000d86:	4618      	mov	r0, r3
 8000d88:	f001 fe16 	bl	80029b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d8c:	1d3b      	adds	r3, r7, #4
 8000d8e:	2200      	movs	r2, #0
 8000d90:	601a      	str	r2, [r3, #0]
 8000d92:	605a      	str	r2, [r3, #4]
 8000d94:	609a      	str	r2, [r3, #8]
 8000d96:	60da      	str	r2, [r3, #12]
 8000d98:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000da2:	2310      	movs	r3, #16
 8000da4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000da6:	2300      	movs	r3, #0
 8000da8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000daa:	f107 0318 	add.w	r3, r7, #24
 8000dae:	4618      	mov	r0, r3
 8000db0:	f000 fe48 	bl	8001a44 <HAL_RCC_OscConfig>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d001      	beq.n	8000dbe <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000dba:	f000 f8c7 	bl	8000f4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dbe:	230f      	movs	r3, #15
 8000dc0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000dd2:	1d3b      	adds	r3, r7, #4
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f001 f8b6 	bl	8001f48 <HAL_RCC_ClockConfig>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000de2:	f000 f8b3 	bl	8000f4c <Error_Handler>
  }
}
 8000de6:	bf00      	nop
 8000de8:	3740      	adds	r7, #64	@ 0x40
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
	...

08000df0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b086      	sub	sp, #24
 8000df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000df6:	f107 0308 	add.w	r3, r7, #8
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	601a      	str	r2, [r3, #0]
 8000dfe:	605a      	str	r2, [r3, #4]
 8000e00:	609a      	str	r2, [r3, #8]
 8000e02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e04:	463b      	mov	r3, r7
 8000e06:	2200      	movs	r2, #0
 8000e08:	601a      	str	r2, [r3, #0]
 8000e0a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e0c:	4b1d      	ldr	r3, [pc, #116]	@ (8000e84 <MX_TIM2_Init+0x94>)
 8000e0e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000e12:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000e14:	4b1b      	ldr	r3, [pc, #108]	@ (8000e84 <MX_TIM2_Init+0x94>)
 8000e16:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8000e1a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e1c:	4b19      	ldr	r3, [pc, #100]	@ (8000e84 <MX_TIM2_Init+0x94>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000e22:	4b18      	ldr	r3, [pc, #96]	@ (8000e84 <MX_TIM2_Init+0x94>)
 8000e24:	2209      	movs	r2, #9
 8000e26:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e28:	4b16      	ldr	r3, [pc, #88]	@ (8000e84 <MX_TIM2_Init+0x94>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e2e:	4b15      	ldr	r3, [pc, #84]	@ (8000e84 <MX_TIM2_Init+0x94>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e34:	4813      	ldr	r0, [pc, #76]	@ (8000e84 <MX_TIM2_Init+0x94>)
 8000e36:	f001 f9e3 	bl	8002200 <HAL_TIM_Base_Init>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d001      	beq.n	8000e44 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000e40:	f000 f884 	bl	8000f4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e48:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e4a:	f107 0308 	add.w	r3, r7, #8
 8000e4e:	4619      	mov	r1, r3
 8000e50:	480c      	ldr	r0, [pc, #48]	@ (8000e84 <MX_TIM2_Init+0x94>)
 8000e52:	f001 fb61 	bl	8002518 <HAL_TIM_ConfigClockSource>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d001      	beq.n	8000e60 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000e5c:	f000 f876 	bl	8000f4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e60:	2300      	movs	r3, #0
 8000e62:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e64:	2300      	movs	r3, #0
 8000e66:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e68:	463b      	mov	r3, r7
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	4805      	ldr	r0, [pc, #20]	@ (8000e84 <MX_TIM2_Init+0x94>)
 8000e6e:	f001 fd39 	bl	80028e4 <HAL_TIMEx_MasterConfigSynchronization>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d001      	beq.n	8000e7c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000e78:	f000 f868 	bl	8000f4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000e7c:	bf00      	nop
 8000e7e:	3718      	adds	r7, #24
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	20000084 	.word	0x20000084

08000e88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b086      	sub	sp, #24
 8000e8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e8e:	f107 0308 	add.w	r3, r7, #8
 8000e92:	2200      	movs	r2, #0
 8000e94:	601a      	str	r2, [r3, #0]
 8000e96:	605a      	str	r2, [r3, #4]
 8000e98:	609a      	str	r2, [r3, #8]
 8000e9a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e9c:	4b28      	ldr	r3, [pc, #160]	@ (8000f40 <MX_GPIO_Init+0xb8>)
 8000e9e:	699b      	ldr	r3, [r3, #24]
 8000ea0:	4a27      	ldr	r2, [pc, #156]	@ (8000f40 <MX_GPIO_Init+0xb8>)
 8000ea2:	f043 0304 	orr.w	r3, r3, #4
 8000ea6:	6193      	str	r3, [r2, #24]
 8000ea8:	4b25      	ldr	r3, [pc, #148]	@ (8000f40 <MX_GPIO_Init+0xb8>)
 8000eaa:	699b      	ldr	r3, [r3, #24]
 8000eac:	f003 0304 	and.w	r3, r3, #4
 8000eb0:	607b      	str	r3, [r7, #4]
 8000eb2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eb4:	4b22      	ldr	r3, [pc, #136]	@ (8000f40 <MX_GPIO_Init+0xb8>)
 8000eb6:	699b      	ldr	r3, [r3, #24]
 8000eb8:	4a21      	ldr	r2, [pc, #132]	@ (8000f40 <MX_GPIO_Init+0xb8>)
 8000eba:	f043 0308 	orr.w	r3, r3, #8
 8000ebe:	6193      	str	r3, [r2, #24]
 8000ec0:	4b1f      	ldr	r3, [pc, #124]	@ (8000f40 <MX_GPIO_Init+0xb8>)
 8000ec2:	699b      	ldr	r3, [r3, #24]
 8000ec4:	f003 0308 	and.w	r3, r3, #8
 8000ec8:	603b      	str	r3, [r7, #0]
 8000eca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000ecc:	2201      	movs	r2, #1
 8000ece:	f643 71f8 	movw	r1, #16376	@ 0x3ff8
 8000ed2:	481c      	ldr	r0, [pc, #112]	@ (8000f44 <MX_GPIO_Init+0xbc>)
 8000ed4:	f000 fd85 	bl	80019e2 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11
 8000ed8:	2201      	movs	r2, #1
 8000eda:	f647 71fe 	movw	r1, #32766	@ 0x7ffe
 8000ede:	481a      	ldr	r0, [pc, #104]	@ (8000f48 <MX_GPIO_Init+0xc0>)
 8000ee0:	f000 fd7f 	bl	80019e2 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_SET);

  /*Configure GPIO pins : PA0 PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000ee4:	2307      	movs	r3, #7
 8000ee6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000eec:	2301      	movs	r3, #1
 8000eee:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ef0:	f107 0308 	add.w	r3, r7, #8
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4813      	ldr	r0, [pc, #76]	@ (8000f44 <MX_GPIO_Init+0xbc>)
 8000ef8:	f000 fbe0 	bl	80016bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA5 PA6
                           PA7 PA8 PA9 PA10
                           PA11 PA12 PA13 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000efc:	f643 73f8 	movw	r3, #16376	@ 0x3ff8
 8000f00:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f02:	2301      	movs	r3, #1
 8000f04:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f06:	2300      	movs	r3, #0
 8000f08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0a:	2302      	movs	r3, #2
 8000f0c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f0e:	f107 0308 	add.w	r3, r7, #8
 8000f12:	4619      	mov	r1, r3
 8000f14:	480b      	ldr	r0, [pc, #44]	@ (8000f44 <MX_GPIO_Init+0xbc>)
 8000f16:	f000 fbd1 	bl	80016bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB10 PB11
                           PB12 PB13 PB14 PB3
                           PB4 PB5 PB6 PB7
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11
 8000f1a:	f647 73fe 	movw	r3, #32766	@ 0x7ffe
 8000f1e:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f20:	2301      	movs	r3, #1
 8000f22:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f24:	2300      	movs	r3, #0
 8000f26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f28:	2302      	movs	r3, #2
 8000f2a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f2c:	f107 0308 	add.w	r3, r7, #8
 8000f30:	4619      	mov	r1, r3
 8000f32:	4805      	ldr	r0, [pc, #20]	@ (8000f48 <MX_GPIO_Init+0xc0>)
 8000f34:	f000 fbc2 	bl	80016bc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f38:	bf00      	nop
 8000f3a:	3718      	adds	r7, #24
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	40021000 	.word	0x40021000
 8000f44:	40010800 	.word	0x40010800
 8000f48:	40010c00 	.word	0x40010c00

08000f4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f50:	b672      	cpsid	i
}
 8000f52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f54:	bf00      	nop
 8000f56:	e7fd      	b.n	8000f54 <Error_Handler+0x8>

08000f58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b085      	sub	sp, #20
 8000f5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f5e:	4b15      	ldr	r3, [pc, #84]	@ (8000fb4 <HAL_MspInit+0x5c>)
 8000f60:	699b      	ldr	r3, [r3, #24]
 8000f62:	4a14      	ldr	r2, [pc, #80]	@ (8000fb4 <HAL_MspInit+0x5c>)
 8000f64:	f043 0301 	orr.w	r3, r3, #1
 8000f68:	6193      	str	r3, [r2, #24]
 8000f6a:	4b12      	ldr	r3, [pc, #72]	@ (8000fb4 <HAL_MspInit+0x5c>)
 8000f6c:	699b      	ldr	r3, [r3, #24]
 8000f6e:	f003 0301 	and.w	r3, r3, #1
 8000f72:	60bb      	str	r3, [r7, #8]
 8000f74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f76:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb4 <HAL_MspInit+0x5c>)
 8000f78:	69db      	ldr	r3, [r3, #28]
 8000f7a:	4a0e      	ldr	r2, [pc, #56]	@ (8000fb4 <HAL_MspInit+0x5c>)
 8000f7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f80:	61d3      	str	r3, [r2, #28]
 8000f82:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb4 <HAL_MspInit+0x5c>)
 8000f84:	69db      	ldr	r3, [r3, #28]
 8000f86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f8a:	607b      	str	r3, [r7, #4]
 8000f8c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000f8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000fb8 <HAL_MspInit+0x60>)
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	60fb      	str	r3, [r7, #12]
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000f9a:	60fb      	str	r3, [r7, #12]
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	4a04      	ldr	r2, [pc, #16]	@ (8000fb8 <HAL_MspInit+0x60>)
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000faa:	bf00      	nop
 8000fac:	3714      	adds	r7, #20
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bc80      	pop	{r7}
 8000fb2:	4770      	bx	lr
 8000fb4:	40021000 	.word	0x40021000
 8000fb8:	40010000 	.word	0x40010000

08000fbc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b084      	sub	sp, #16
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000fcc:	d113      	bne.n	8000ff6 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000fce:	4b0c      	ldr	r3, [pc, #48]	@ (8001000 <HAL_TIM_Base_MspInit+0x44>)
 8000fd0:	69db      	ldr	r3, [r3, #28]
 8000fd2:	4a0b      	ldr	r2, [pc, #44]	@ (8001000 <HAL_TIM_Base_MspInit+0x44>)
 8000fd4:	f043 0301 	orr.w	r3, r3, #1
 8000fd8:	61d3      	str	r3, [r2, #28]
 8000fda:	4b09      	ldr	r3, [pc, #36]	@ (8001000 <HAL_TIM_Base_MspInit+0x44>)
 8000fdc:	69db      	ldr	r3, [r3, #28]
 8000fde:	f003 0301 	and.w	r3, r3, #1
 8000fe2:	60fb      	str	r3, [r7, #12]
 8000fe4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	2100      	movs	r1, #0
 8000fea:	201c      	movs	r0, #28
 8000fec:	f000 fb2f 	bl	800164e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000ff0:	201c      	movs	r0, #28
 8000ff2:	f000 fb48 	bl	8001686 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000ff6:	bf00      	nop
 8000ff8:	3710      	adds	r7, #16
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40021000 	.word	0x40021000

08001004 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001008:	bf00      	nop
 800100a:	e7fd      	b.n	8001008 <NMI_Handler+0x4>

0800100c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001010:	bf00      	nop
 8001012:	e7fd      	b.n	8001010 <HardFault_Handler+0x4>

08001014 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001018:	bf00      	nop
 800101a:	e7fd      	b.n	8001018 <MemManage_Handler+0x4>

0800101c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001020:	bf00      	nop
 8001022:	e7fd      	b.n	8001020 <BusFault_Handler+0x4>

08001024 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001028:	bf00      	nop
 800102a:	e7fd      	b.n	8001028 <UsageFault_Handler+0x4>

0800102c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001030:	bf00      	nop
 8001032:	46bd      	mov	sp, r7
 8001034:	bc80      	pop	{r7}
 8001036:	4770      	bx	lr

08001038 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800103c:	bf00      	nop
 800103e:	46bd      	mov	sp, r7
 8001040:	bc80      	pop	{r7}
 8001042:	4770      	bx	lr

08001044 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001048:	bf00      	nop
 800104a:	46bd      	mov	sp, r7
 800104c:	bc80      	pop	{r7}
 800104e:	4770      	bx	lr

08001050 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001054:	f000 fa08 	bl	8001468 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001058:	bf00      	nop
 800105a:	bd80      	pop	{r7, pc}

0800105c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001060:	4802      	ldr	r0, [pc, #8]	@ (800106c <TIM2_IRQHandler+0x10>)
 8001062:	f001 f969 	bl	8002338 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001066:	bf00      	nop
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	20000084 	.word	0x20000084

08001070 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001074:	bf00      	nop
 8001076:	46bd      	mov	sp, r7
 8001078:	bc80      	pop	{r7}
 800107a:	4770      	bx	lr

0800107c <HAL_TIM_PeriodElapsedCallback>:
int counter_led = 1000;
int counter_led_traffic = 0;
int statement = 1;
int a = 0;
int b = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800108c:	f040 8179 	bne.w	8001382 <HAL_TIM_PeriodElapsedCallback+0x306>
		counter -= TIMER_DURATION;
 8001090:	4baf      	ldr	r3, [pc, #700]	@ (8001350 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	3b0a      	subs	r3, #10
 8001096:	4aae      	ldr	r2, [pc, #696]	@ (8001350 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001098:	6013      	str	r3, [r2, #0]
		counter_led -= TIMER_DURATION;
 800109a:	4bae      	ldr	r3, [pc, #696]	@ (8001354 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	3b0a      	subs	r3, #10
 80010a0:	4aac      	ldr	r2, [pc, #688]	@ (8001354 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 80010a2:	6013      	str	r3, [r2, #0]
		counter_led_traffic -= TIMER_DURATION;
 80010a4:	4bac      	ldr	r3, [pc, #688]	@ (8001358 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	3b0a      	subs	r3, #10
 80010aa:	4aab      	ldr	r2, [pc, #684]	@ (8001358 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 80010ac:	6013      	str	r3, [r2, #0]
		button_reading();
 80010ae:	f7ff f9f7 	bl	80004a0 <button_reading>
		fsm_for_input_processing();
 80010b2:	f7ff f84b 	bl	800014c <fsm_for_input_processing>
		switch (mode){
 80010b6:	4ba9      	ldr	r3, [pc, #676]	@ (800135c <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	3b01      	subs	r3, #1
 80010bc:	2b03      	cmp	r3, #3
 80010be:	f200 8123 	bhi.w	8001308 <HAL_TIM_PeriodElapsedCallback+0x28c>
 80010c2:	a201      	add	r2, pc, #4	@ (adr r2, 80010c8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80010c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010c8:	080010d9 	.word	0x080010d9
 80010cc:	080010e9 	.word	0x080010e9
 80010d0:	08001199 	.word	0x08001199
 80010d4:	0800124b 	.word	0x0800124b
			case 1:
				if(button1Flag == 0){
 80010d8:	4ba1      	ldr	r3, [pc, #644]	@ (8001360 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	f040 810c 	bne.w	80012fa <HAL_TIM_PeriodElapsedCallback+0x27e>
					led();
 80010e2:	f7ff fbd3 	bl	800088c <led>
				}
				break;
 80010e6:	e108      	b.n	80012fa <HAL_TIM_PeriodElapsedCallback+0x27e>
			case 2:
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_SET);
 80010e8:	2201      	movs	r2, #1
 80010ea:	f44f 7158 	mov.w	r1, #864	@ 0x360
 80010ee:	489d      	ldr	r0, [pc, #628]	@ (8001364 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80010f0:	f000 fc77 	bl	80019e2 <HAL_GPIO_WritePin>
				if(counter <= 0){
 80010f4:	4b96      	ldr	r3, [pc, #600]	@ (8001350 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	dc07      	bgt.n	800110c <HAL_TIM_PeriodElapsedCallback+0x90>
					HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 80010fc:	2110      	movs	r1, #16
 80010fe:	4899      	ldr	r0, [pc, #612]	@ (8001364 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8001100:	f000 fc87 	bl	8001a12 <HAL_GPIO_TogglePin>
					HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_7);
 8001104:	2180      	movs	r1, #128	@ 0x80
 8001106:	4897      	ldr	r0, [pc, #604]	@ (8001364 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8001108:	f000 fc83 	bl	8001a12 <HAL_GPIO_TogglePin>
				}
				a = duration/10;
 800110c:	4b96      	ldr	r3, [pc, #600]	@ (8001368 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a96      	ldr	r2, [pc, #600]	@ (800136c <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8001112:	fb82 1203 	smull	r1, r2, r2, r3
 8001116:	1092      	asrs	r2, r2, #2
 8001118:	17db      	asrs	r3, r3, #31
 800111a:	1ad3      	subs	r3, r2, r3
 800111c:	4a94      	ldr	r2, [pc, #592]	@ (8001370 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 800111e:	6013      	str	r3, [r2, #0]
				b = duration%10;
 8001120:	4b91      	ldr	r3, [pc, #580]	@ (8001368 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8001122:	6819      	ldr	r1, [r3, #0]
 8001124:	4b91      	ldr	r3, [pc, #580]	@ (800136c <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8001126:	fb83 2301 	smull	r2, r3, r3, r1
 800112a:	109a      	asrs	r2, r3, #2
 800112c:	17cb      	asrs	r3, r1, #31
 800112e:	1ad2      	subs	r2, r2, r3
 8001130:	4613      	mov	r3, r2
 8001132:	009b      	lsls	r3, r3, #2
 8001134:	4413      	add	r3, r2
 8001136:	005b      	lsls	r3, r3, #1
 8001138:	1aca      	subs	r2, r1, r3
 800113a:	4b8e      	ldr	r3, [pc, #568]	@ (8001374 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 800113c:	601a      	str	r2, [r3, #0]
				if(counter_led_traffic <= 0){
 800113e:	4b86      	ldr	r3, [pc, #536]	@ (8001358 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	2b00      	cmp	r3, #0
 8001144:	f300 80db 	bgt.w	80012fe <HAL_TIM_PeriodElapsedCallback+0x282>
					if(statement == 1){
 8001148:	4b8b      	ldr	r3, [pc, #556]	@ (8001378 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2b01      	cmp	r3, #1
 800114e:	d111      	bne.n	8001174 <HAL_TIM_PeriodElapsedCallback+0xf8>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001150:	2200      	movs	r2, #0
 8001152:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001156:	4883      	ldr	r0, [pc, #524]	@ (8001364 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8001158:	f000 fc43 	bl	80019e2 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_SET);
 800115c:	2201      	movs	r2, #1
 800115e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001162:	4880      	ldr	r0, [pc, #512]	@ (8001364 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8001164:	f000 fc3d 	bl	80019e2 <HAL_GPIO_WritePin>
						display_segment_2(a);
 8001168:	4b81      	ldr	r3, [pc, #516]	@ (8001370 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4618      	mov	r0, r3
 800116e:	f7ff fad5 	bl	800071c <display_segment_2>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_RESET);
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
						display_segment_2(b);
					}
				}
				break;
 8001172:	e0c4      	b.n	80012fe <HAL_TIM_PeriodElapsedCallback+0x282>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_RESET);
 8001174:	2200      	movs	r2, #0
 8001176:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800117a:	487a      	ldr	r0, [pc, #488]	@ (8001364 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 800117c:	f000 fc31 	bl	80019e2 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001180:	2201      	movs	r2, #1
 8001182:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001186:	4877      	ldr	r0, [pc, #476]	@ (8001364 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8001188:	f000 fc2b 	bl	80019e2 <HAL_GPIO_WritePin>
						display_segment_2(b);
 800118c:	4b79      	ldr	r3, [pc, #484]	@ (8001374 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff fac3 	bl	800071c <display_segment_2>
				break;
 8001196:	e0b2      	b.n	80012fe <HAL_TIM_PeriodElapsedCallback+0x282>
			case 3:
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_9, GPIO_PIN_SET);
 8001198:	2201      	movs	r2, #1
 800119a:	f44f 7134 	mov.w	r1, #720	@ 0x2d0
 800119e:	4871      	ldr	r0, [pc, #452]	@ (8001364 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80011a0:	f000 fc1f 	bl	80019e2 <HAL_GPIO_WritePin>
				if(counter <= 0){
 80011a4:	4b6a      	ldr	r3, [pc, #424]	@ (8001350 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	dc08      	bgt.n	80011be <HAL_TIM_PeriodElapsedCallback+0x142>
					HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80011ac:	2120      	movs	r1, #32
 80011ae:	486d      	ldr	r0, [pc, #436]	@ (8001364 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80011b0:	f000 fc2f 	bl	8001a12 <HAL_GPIO_TogglePin>
					HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 80011b4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011b8:	486a      	ldr	r0, [pc, #424]	@ (8001364 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80011ba:	f000 fc2a 	bl	8001a12 <HAL_GPIO_TogglePin>
				}
				a = duration/10;
 80011be:	4b6a      	ldr	r3, [pc, #424]	@ (8001368 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a6a      	ldr	r2, [pc, #424]	@ (800136c <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 80011c4:	fb82 1203 	smull	r1, r2, r2, r3
 80011c8:	1092      	asrs	r2, r2, #2
 80011ca:	17db      	asrs	r3, r3, #31
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	4a68      	ldr	r2, [pc, #416]	@ (8001370 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80011d0:	6013      	str	r3, [r2, #0]
				b = duration%10;
 80011d2:	4b65      	ldr	r3, [pc, #404]	@ (8001368 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 80011d4:	6819      	ldr	r1, [r3, #0]
 80011d6:	4b65      	ldr	r3, [pc, #404]	@ (800136c <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 80011d8:	fb83 2301 	smull	r2, r3, r3, r1
 80011dc:	109a      	asrs	r2, r3, #2
 80011de:	17cb      	asrs	r3, r1, #31
 80011e0:	1ad2      	subs	r2, r2, r3
 80011e2:	4613      	mov	r3, r2
 80011e4:	009b      	lsls	r3, r3, #2
 80011e6:	4413      	add	r3, r2
 80011e8:	005b      	lsls	r3, r3, #1
 80011ea:	1aca      	subs	r2, r1, r3
 80011ec:	4b61      	ldr	r3, [pc, #388]	@ (8001374 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 80011ee:	601a      	str	r2, [r3, #0]
				if(counter_led_traffic <= 0){
 80011f0:	4b59      	ldr	r3, [pc, #356]	@ (8001358 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	f300 8084 	bgt.w	8001302 <HAL_TIM_PeriodElapsedCallback+0x286>
					if(statement == 1){
 80011fa:	4b5f      	ldr	r3, [pc, #380]	@ (8001378 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	2b01      	cmp	r3, #1
 8001200:	d111      	bne.n	8001226 <HAL_TIM_PeriodElapsedCallback+0x1aa>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001202:	2200      	movs	r2, #0
 8001204:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001208:	4856      	ldr	r0, [pc, #344]	@ (8001364 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 800120a:	f000 fbea 	bl	80019e2 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_SET);
 800120e:	2201      	movs	r2, #1
 8001210:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001214:	4853      	ldr	r0, [pc, #332]	@ (8001364 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8001216:	f000 fbe4 	bl	80019e2 <HAL_GPIO_WritePin>
						display_segment_2(a);
 800121a:	4b55      	ldr	r3, [pc, #340]	@ (8001370 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff fa7c 	bl	800071c <display_segment_2>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_RESET);
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
						display_segment_2(b);
					}
				}
				break;
 8001224:	e06d      	b.n	8001302 <HAL_TIM_PeriodElapsedCallback+0x286>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_RESET);
 8001226:	2200      	movs	r2, #0
 8001228:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800122c:	484d      	ldr	r0, [pc, #308]	@ (8001364 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 800122e:	f000 fbd8 	bl	80019e2 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001232:	2201      	movs	r2, #1
 8001234:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001238:	484a      	ldr	r0, [pc, #296]	@ (8001364 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 800123a:	f000 fbd2 	bl	80019e2 <HAL_GPIO_WritePin>
						display_segment_2(b);
 800123e:	4b4d      	ldr	r3, [pc, #308]	@ (8001374 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff fa6a 	bl	800071c <display_segment_2>
				break;
 8001248:	e05b      	b.n	8001302 <HAL_TIM_PeriodElapsedCallback+0x286>
			case 4:
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_SET);
 800124a:	2201      	movs	r2, #1
 800124c:	f44f 71d8 	mov.w	r1, #432	@ 0x1b0
 8001250:	4844      	ldr	r0, [pc, #272]	@ (8001364 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8001252:	f000 fbc6 	bl	80019e2 <HAL_GPIO_WritePin>
				if(counter <= 0){
 8001256:	4b3e      	ldr	r3, [pc, #248]	@ (8001350 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	2b00      	cmp	r3, #0
 800125c:	dc08      	bgt.n	8001270 <HAL_TIM_PeriodElapsedCallback+0x1f4>
					HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 800125e:	2140      	movs	r1, #64	@ 0x40
 8001260:	4840      	ldr	r0, [pc, #256]	@ (8001364 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8001262:	f000 fbd6 	bl	8001a12 <HAL_GPIO_TogglePin>
					HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_9);
 8001266:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800126a:	483e      	ldr	r0, [pc, #248]	@ (8001364 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 800126c:	f000 fbd1 	bl	8001a12 <HAL_GPIO_TogglePin>
				}
				a = duration/10;
 8001270:	4b3d      	ldr	r3, [pc, #244]	@ (8001368 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a3d      	ldr	r2, [pc, #244]	@ (800136c <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8001276:	fb82 1203 	smull	r1, r2, r2, r3
 800127a:	1092      	asrs	r2, r2, #2
 800127c:	17db      	asrs	r3, r3, #31
 800127e:	1ad3      	subs	r3, r2, r3
 8001280:	4a3b      	ldr	r2, [pc, #236]	@ (8001370 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8001282:	6013      	str	r3, [r2, #0]
				b = duration%10;
 8001284:	4b38      	ldr	r3, [pc, #224]	@ (8001368 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8001286:	6819      	ldr	r1, [r3, #0]
 8001288:	4b38      	ldr	r3, [pc, #224]	@ (800136c <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 800128a:	fb83 2301 	smull	r2, r3, r3, r1
 800128e:	109a      	asrs	r2, r3, #2
 8001290:	17cb      	asrs	r3, r1, #31
 8001292:	1ad2      	subs	r2, r2, r3
 8001294:	4613      	mov	r3, r2
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	4413      	add	r3, r2
 800129a:	005b      	lsls	r3, r3, #1
 800129c:	1aca      	subs	r2, r1, r3
 800129e:	4b35      	ldr	r3, [pc, #212]	@ (8001374 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 80012a0:	601a      	str	r2, [r3, #0]
				if(counter_led_traffic <= 0){
 80012a2:	4b2d      	ldr	r3, [pc, #180]	@ (8001358 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	dc2d      	bgt.n	8001306 <HAL_TIM_PeriodElapsedCallback+0x28a>
					if(statement == 1){
 80012aa:	4b33      	ldr	r3, [pc, #204]	@ (8001378 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d111      	bne.n	80012d6 <HAL_TIM_PeriodElapsedCallback+0x25a>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80012b2:	2200      	movs	r2, #0
 80012b4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80012b8:	482a      	ldr	r0, [pc, #168]	@ (8001364 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80012ba:	f000 fb92 	bl	80019e2 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_SET);
 80012be:	2201      	movs	r2, #1
 80012c0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012c4:	4827      	ldr	r0, [pc, #156]	@ (8001364 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80012c6:	f000 fb8c 	bl	80019e2 <HAL_GPIO_WritePin>
						display_segment_2(a);
 80012ca:	4b29      	ldr	r3, [pc, #164]	@ (8001370 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff fa24 	bl	800071c <display_segment_2>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_RESET);
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
						display_segment_2(b);
					}
				}
				break;
 80012d4:	e017      	b.n	8001306 <HAL_TIM_PeriodElapsedCallback+0x28a>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_RESET);
 80012d6:	2200      	movs	r2, #0
 80012d8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012dc:	4821      	ldr	r0, [pc, #132]	@ (8001364 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80012de:	f000 fb80 	bl	80019e2 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80012e2:	2201      	movs	r2, #1
 80012e4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80012e8:	481e      	ldr	r0, [pc, #120]	@ (8001364 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80012ea:	f000 fb7a 	bl	80019e2 <HAL_GPIO_WritePin>
						display_segment_2(b);
 80012ee:	4b21      	ldr	r3, [pc, #132]	@ (8001374 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff fa12 	bl	800071c <display_segment_2>
				break;
 80012f8:	e005      	b.n	8001306 <HAL_TIM_PeriodElapsedCallback+0x28a>
				break;
 80012fa:	bf00      	nop
 80012fc:	e004      	b.n	8001308 <HAL_TIM_PeriodElapsedCallback+0x28c>
				break;
 80012fe:	bf00      	nop
 8001300:	e002      	b.n	8001308 <HAL_TIM_PeriodElapsedCallback+0x28c>
				break;
 8001302:	bf00      	nop
 8001304:	e000      	b.n	8001308 <HAL_TIM_PeriodElapsedCallback+0x28c>
				break;
 8001306:	bf00      	nop
		}
		if(counter <= 0){
 8001308:	4b11      	ldr	r3, [pc, #68]	@ (8001350 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	2b00      	cmp	r3, #0
 800130e:	dc07      	bgt.n	8001320 <HAL_TIM_PeriodElapsedCallback+0x2a4>
			counter = TIMER_COUNTER;
 8001310:	4b0f      	ldr	r3, [pc, #60]	@ (8001350 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001312:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001316:	601a      	str	r2, [r3, #0]
			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_3);
 8001318:	2108      	movs	r1, #8
 800131a:	4812      	ldr	r0, [pc, #72]	@ (8001364 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 800131c:	f000 fb79 	bl	8001a12 <HAL_GPIO_TogglePin>
		}
		if(counter_led <= 0){
 8001320:	4b0c      	ldr	r3, [pc, #48]	@ (8001354 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	2b00      	cmp	r3, #0
 8001326:	dc03      	bgt.n	8001330 <HAL_TIM_PeriodElapsedCallback+0x2b4>
			counter_led = 1000;
 8001328:	4b0a      	ldr	r3, [pc, #40]	@ (8001354 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 800132a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800132e:	601a      	str	r2, [r3, #0]
		}
		if(counter_led_traffic <= 0){
 8001330:	4b09      	ldr	r3, [pc, #36]	@ (8001358 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	2b00      	cmp	r3, #0
 8001336:	dc24      	bgt.n	8001382 <HAL_TIM_PeriodElapsedCallback+0x306>
			counter_led_traffic = 500;
 8001338:	4b07      	ldr	r3, [pc, #28]	@ (8001358 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 800133a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800133e:	601a      	str	r2, [r3, #0]
			if(statement == 1){
 8001340:	4b0d      	ldr	r3, [pc, #52]	@ (8001378 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	2b01      	cmp	r3, #1
 8001346:	d119      	bne.n	800137c <HAL_TIM_PeriodElapsedCallback+0x300>
				statement = 2;
 8001348:	4b0b      	ldr	r3, [pc, #44]	@ (8001378 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 800134a:	2202      	movs	r2, #2
 800134c:	601a      	str	r2, [r3, #0]
			else{
				statement = 1;
			}
		}
	}
}
 800134e:	e018      	b.n	8001382 <HAL_TIM_PeriodElapsedCallback+0x306>
 8001350:	20000020 	.word	0x20000020
 8001354:	20000024 	.word	0x20000024
 8001358:	200000cc 	.word	0x200000cc
 800135c:	20000000 	.word	0x20000000
 8001360:	20000060 	.word	0x20000060
 8001364:	40010800 	.word	0x40010800
 8001368:	20000004 	.word	0x20000004
 800136c:	66666667 	.word	0x66666667
 8001370:	200000d0 	.word	0x200000d0
 8001374:	200000d4 	.word	0x200000d4
 8001378:	20000028 	.word	0x20000028
				statement = 1;
 800137c:	4b03      	ldr	r3, [pc, #12]	@ (800138c <HAL_TIM_PeriodElapsedCallback+0x310>)
 800137e:	2201      	movs	r2, #1
 8001380:	601a      	str	r2, [r3, #0]
}
 8001382:	bf00      	nop
 8001384:	3708      	adds	r7, #8
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	20000028 	.word	0x20000028

08001390 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001390:	f7ff fe6e 	bl	8001070 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001394:	480b      	ldr	r0, [pc, #44]	@ (80013c4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001396:	490c      	ldr	r1, [pc, #48]	@ (80013c8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001398:	4a0c      	ldr	r2, [pc, #48]	@ (80013cc <LoopFillZerobss+0x16>)
  movs r3, #0
 800139a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800139c:	e002      	b.n	80013a4 <LoopCopyDataInit>

0800139e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800139e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013a2:	3304      	adds	r3, #4

080013a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013a8:	d3f9      	bcc.n	800139e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013aa:	4a09      	ldr	r2, [pc, #36]	@ (80013d0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80013ac:	4c09      	ldr	r4, [pc, #36]	@ (80013d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80013ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013b0:	e001      	b.n	80013b6 <LoopFillZerobss>

080013b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013b4:	3204      	adds	r2, #4

080013b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013b8:	d3fb      	bcc.n	80013b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013ba:	f001 fb05 	bl	80029c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013be:	f7ff fcc5 	bl	8000d4c <main>
  bx lr
 80013c2:	4770      	bx	lr
  ldr r0, =_sdata
 80013c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013c8:	20000034 	.word	0x20000034
  ldr r2, =_sidata
 80013cc:	08002a54 	.word	0x08002a54
  ldr r2, =_sbss
 80013d0:	20000034 	.word	0x20000034
  ldr r4, =_ebss
 80013d4:	200000dc 	.word	0x200000dc

080013d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013d8:	e7fe      	b.n	80013d8 <ADC1_2_IRQHandler>
	...

080013dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013e0:	4b08      	ldr	r3, [pc, #32]	@ (8001404 <HAL_Init+0x28>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a07      	ldr	r2, [pc, #28]	@ (8001404 <HAL_Init+0x28>)
 80013e6:	f043 0310 	orr.w	r3, r3, #16
 80013ea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013ec:	2003      	movs	r0, #3
 80013ee:	f000 f923 	bl	8001638 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013f2:	200f      	movs	r0, #15
 80013f4:	f000 f808 	bl	8001408 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013f8:	f7ff fdae 	bl	8000f58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013fc:	2300      	movs	r3, #0
}
 80013fe:	4618      	mov	r0, r3
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	40022000 	.word	0x40022000

08001408 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001410:	4b12      	ldr	r3, [pc, #72]	@ (800145c <HAL_InitTick+0x54>)
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	4b12      	ldr	r3, [pc, #72]	@ (8001460 <HAL_InitTick+0x58>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	4619      	mov	r1, r3
 800141a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800141e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001422:	fbb2 f3f3 	udiv	r3, r2, r3
 8001426:	4618      	mov	r0, r3
 8001428:	f000 f93b 	bl	80016a2 <HAL_SYSTICK_Config>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001432:	2301      	movs	r3, #1
 8001434:	e00e      	b.n	8001454 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	2b0f      	cmp	r3, #15
 800143a:	d80a      	bhi.n	8001452 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800143c:	2200      	movs	r2, #0
 800143e:	6879      	ldr	r1, [r7, #4]
 8001440:	f04f 30ff 	mov.w	r0, #4294967295
 8001444:	f000 f903 	bl	800164e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001448:	4a06      	ldr	r2, [pc, #24]	@ (8001464 <HAL_InitTick+0x5c>)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800144e:	2300      	movs	r3, #0
 8001450:	e000      	b.n	8001454 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
}
 8001454:	4618      	mov	r0, r3
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	2000001c 	.word	0x2000001c
 8001460:	20000030 	.word	0x20000030
 8001464:	2000002c 	.word	0x2000002c

08001468 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800146c:	4b05      	ldr	r3, [pc, #20]	@ (8001484 <HAL_IncTick+0x1c>)
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	461a      	mov	r2, r3
 8001472:	4b05      	ldr	r3, [pc, #20]	@ (8001488 <HAL_IncTick+0x20>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4413      	add	r3, r2
 8001478:	4a03      	ldr	r2, [pc, #12]	@ (8001488 <HAL_IncTick+0x20>)
 800147a:	6013      	str	r3, [r2, #0]
}
 800147c:	bf00      	nop
 800147e:	46bd      	mov	sp, r7
 8001480:	bc80      	pop	{r7}
 8001482:	4770      	bx	lr
 8001484:	20000030 	.word	0x20000030
 8001488:	200000d8 	.word	0x200000d8

0800148c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  return uwTick;
 8001490:	4b02      	ldr	r3, [pc, #8]	@ (800149c <HAL_GetTick+0x10>)
 8001492:	681b      	ldr	r3, [r3, #0]
}
 8001494:	4618      	mov	r0, r3
 8001496:	46bd      	mov	sp, r7
 8001498:	bc80      	pop	{r7}
 800149a:	4770      	bx	lr
 800149c:	200000d8 	.word	0x200000d8

080014a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b085      	sub	sp, #20
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	f003 0307 	and.w	r3, r3, #7
 80014ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014b0:	4b0c      	ldr	r3, [pc, #48]	@ (80014e4 <__NVIC_SetPriorityGrouping+0x44>)
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014b6:	68ba      	ldr	r2, [r7, #8]
 80014b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014bc:	4013      	ands	r3, r2
 80014be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014c4:	68bb      	ldr	r3, [r7, #8]
 80014c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014d2:	4a04      	ldr	r2, [pc, #16]	@ (80014e4 <__NVIC_SetPriorityGrouping+0x44>)
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	60d3      	str	r3, [r2, #12]
}
 80014d8:	bf00      	nop
 80014da:	3714      	adds	r7, #20
 80014dc:	46bd      	mov	sp, r7
 80014de:	bc80      	pop	{r7}
 80014e0:	4770      	bx	lr
 80014e2:	bf00      	nop
 80014e4:	e000ed00 	.word	0xe000ed00

080014e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014ec:	4b04      	ldr	r3, [pc, #16]	@ (8001500 <__NVIC_GetPriorityGrouping+0x18>)
 80014ee:	68db      	ldr	r3, [r3, #12]
 80014f0:	0a1b      	lsrs	r3, r3, #8
 80014f2:	f003 0307 	and.w	r3, r3, #7
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bc80      	pop	{r7}
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	e000ed00 	.word	0xe000ed00

08001504 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001504:	b480      	push	{r7}
 8001506:	b083      	sub	sp, #12
 8001508:	af00      	add	r7, sp, #0
 800150a:	4603      	mov	r3, r0
 800150c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800150e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001512:	2b00      	cmp	r3, #0
 8001514:	db0b      	blt.n	800152e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001516:	79fb      	ldrb	r3, [r7, #7]
 8001518:	f003 021f 	and.w	r2, r3, #31
 800151c:	4906      	ldr	r1, [pc, #24]	@ (8001538 <__NVIC_EnableIRQ+0x34>)
 800151e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001522:	095b      	lsrs	r3, r3, #5
 8001524:	2001      	movs	r0, #1
 8001526:	fa00 f202 	lsl.w	r2, r0, r2
 800152a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800152e:	bf00      	nop
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	bc80      	pop	{r7}
 8001536:	4770      	bx	lr
 8001538:	e000e100 	.word	0xe000e100

0800153c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	4603      	mov	r3, r0
 8001544:	6039      	str	r1, [r7, #0]
 8001546:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001548:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800154c:	2b00      	cmp	r3, #0
 800154e:	db0a      	blt.n	8001566 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	b2da      	uxtb	r2, r3
 8001554:	490c      	ldr	r1, [pc, #48]	@ (8001588 <__NVIC_SetPriority+0x4c>)
 8001556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800155a:	0112      	lsls	r2, r2, #4
 800155c:	b2d2      	uxtb	r2, r2
 800155e:	440b      	add	r3, r1
 8001560:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001564:	e00a      	b.n	800157c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	b2da      	uxtb	r2, r3
 800156a:	4908      	ldr	r1, [pc, #32]	@ (800158c <__NVIC_SetPriority+0x50>)
 800156c:	79fb      	ldrb	r3, [r7, #7]
 800156e:	f003 030f 	and.w	r3, r3, #15
 8001572:	3b04      	subs	r3, #4
 8001574:	0112      	lsls	r2, r2, #4
 8001576:	b2d2      	uxtb	r2, r2
 8001578:	440b      	add	r3, r1
 800157a:	761a      	strb	r2, [r3, #24]
}
 800157c:	bf00      	nop
 800157e:	370c      	adds	r7, #12
 8001580:	46bd      	mov	sp, r7
 8001582:	bc80      	pop	{r7}
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop
 8001588:	e000e100 	.word	0xe000e100
 800158c:	e000ed00 	.word	0xe000ed00

08001590 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001590:	b480      	push	{r7}
 8001592:	b089      	sub	sp, #36	@ 0x24
 8001594:	af00      	add	r7, sp, #0
 8001596:	60f8      	str	r0, [r7, #12]
 8001598:	60b9      	str	r1, [r7, #8]
 800159a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	f003 0307 	and.w	r3, r3, #7
 80015a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015a4:	69fb      	ldr	r3, [r7, #28]
 80015a6:	f1c3 0307 	rsb	r3, r3, #7
 80015aa:	2b04      	cmp	r3, #4
 80015ac:	bf28      	it	cs
 80015ae:	2304      	movcs	r3, #4
 80015b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	3304      	adds	r3, #4
 80015b6:	2b06      	cmp	r3, #6
 80015b8:	d902      	bls.n	80015c0 <NVIC_EncodePriority+0x30>
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	3b03      	subs	r3, #3
 80015be:	e000      	b.n	80015c2 <NVIC_EncodePriority+0x32>
 80015c0:	2300      	movs	r3, #0
 80015c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015c4:	f04f 32ff 	mov.w	r2, #4294967295
 80015c8:	69bb      	ldr	r3, [r7, #24]
 80015ca:	fa02 f303 	lsl.w	r3, r2, r3
 80015ce:	43da      	mvns	r2, r3
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	401a      	ands	r2, r3
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015d8:	f04f 31ff 	mov.w	r1, #4294967295
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	fa01 f303 	lsl.w	r3, r1, r3
 80015e2:	43d9      	mvns	r1, r3
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015e8:	4313      	orrs	r3, r2
         );
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3724      	adds	r7, #36	@ 0x24
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bc80      	pop	{r7}
 80015f2:	4770      	bx	lr

080015f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	3b01      	subs	r3, #1
 8001600:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001604:	d301      	bcc.n	800160a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001606:	2301      	movs	r3, #1
 8001608:	e00f      	b.n	800162a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800160a:	4a0a      	ldr	r2, [pc, #40]	@ (8001634 <SysTick_Config+0x40>)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	3b01      	subs	r3, #1
 8001610:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001612:	210f      	movs	r1, #15
 8001614:	f04f 30ff 	mov.w	r0, #4294967295
 8001618:	f7ff ff90 	bl	800153c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800161c:	4b05      	ldr	r3, [pc, #20]	@ (8001634 <SysTick_Config+0x40>)
 800161e:	2200      	movs	r2, #0
 8001620:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001622:	4b04      	ldr	r3, [pc, #16]	@ (8001634 <SysTick_Config+0x40>)
 8001624:	2207      	movs	r2, #7
 8001626:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001628:	2300      	movs	r3, #0
}
 800162a:	4618      	mov	r0, r3
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	e000e010 	.word	0xe000e010

08001638 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	f7ff ff2d 	bl	80014a0 <__NVIC_SetPriorityGrouping>
}
 8001646:	bf00      	nop
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}

0800164e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800164e:	b580      	push	{r7, lr}
 8001650:	b086      	sub	sp, #24
 8001652:	af00      	add	r7, sp, #0
 8001654:	4603      	mov	r3, r0
 8001656:	60b9      	str	r1, [r7, #8]
 8001658:	607a      	str	r2, [r7, #4]
 800165a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800165c:	2300      	movs	r3, #0
 800165e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001660:	f7ff ff42 	bl	80014e8 <__NVIC_GetPriorityGrouping>
 8001664:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001666:	687a      	ldr	r2, [r7, #4]
 8001668:	68b9      	ldr	r1, [r7, #8]
 800166a:	6978      	ldr	r0, [r7, #20]
 800166c:	f7ff ff90 	bl	8001590 <NVIC_EncodePriority>
 8001670:	4602      	mov	r2, r0
 8001672:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001676:	4611      	mov	r1, r2
 8001678:	4618      	mov	r0, r3
 800167a:	f7ff ff5f 	bl	800153c <__NVIC_SetPriority>
}
 800167e:	bf00      	nop
 8001680:	3718      	adds	r7, #24
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}

08001686 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001686:	b580      	push	{r7, lr}
 8001688:	b082      	sub	sp, #8
 800168a:	af00      	add	r7, sp, #0
 800168c:	4603      	mov	r3, r0
 800168e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001690:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001694:	4618      	mov	r0, r3
 8001696:	f7ff ff35 	bl	8001504 <__NVIC_EnableIRQ>
}
 800169a:	bf00      	nop
 800169c:	3708      	adds	r7, #8
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}

080016a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016a2:	b580      	push	{r7, lr}
 80016a4:	b082      	sub	sp, #8
 80016a6:	af00      	add	r7, sp, #0
 80016a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	f7ff ffa2 	bl	80015f4 <SysTick_Config>
 80016b0:	4603      	mov	r3, r0
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	3708      	adds	r7, #8
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
	...

080016bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016bc:	b480      	push	{r7}
 80016be:	b08b      	sub	sp, #44	@ 0x2c
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016c6:	2300      	movs	r3, #0
 80016c8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80016ca:	2300      	movs	r3, #0
 80016cc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016ce:	e161      	b.n	8001994 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80016d0:	2201      	movs	r2, #1
 80016d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016d4:	fa02 f303 	lsl.w	r3, r2, r3
 80016d8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	69fa      	ldr	r2, [r7, #28]
 80016e0:	4013      	ands	r3, r2
 80016e2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80016e4:	69ba      	ldr	r2, [r7, #24]
 80016e6:	69fb      	ldr	r3, [r7, #28]
 80016e8:	429a      	cmp	r2, r3
 80016ea:	f040 8150 	bne.w	800198e <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	4a97      	ldr	r2, [pc, #604]	@ (8001950 <HAL_GPIO_Init+0x294>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d05e      	beq.n	80017b6 <HAL_GPIO_Init+0xfa>
 80016f8:	4a95      	ldr	r2, [pc, #596]	@ (8001950 <HAL_GPIO_Init+0x294>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d875      	bhi.n	80017ea <HAL_GPIO_Init+0x12e>
 80016fe:	4a95      	ldr	r2, [pc, #596]	@ (8001954 <HAL_GPIO_Init+0x298>)
 8001700:	4293      	cmp	r3, r2
 8001702:	d058      	beq.n	80017b6 <HAL_GPIO_Init+0xfa>
 8001704:	4a93      	ldr	r2, [pc, #588]	@ (8001954 <HAL_GPIO_Init+0x298>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d86f      	bhi.n	80017ea <HAL_GPIO_Init+0x12e>
 800170a:	4a93      	ldr	r2, [pc, #588]	@ (8001958 <HAL_GPIO_Init+0x29c>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d052      	beq.n	80017b6 <HAL_GPIO_Init+0xfa>
 8001710:	4a91      	ldr	r2, [pc, #580]	@ (8001958 <HAL_GPIO_Init+0x29c>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d869      	bhi.n	80017ea <HAL_GPIO_Init+0x12e>
 8001716:	4a91      	ldr	r2, [pc, #580]	@ (800195c <HAL_GPIO_Init+0x2a0>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d04c      	beq.n	80017b6 <HAL_GPIO_Init+0xfa>
 800171c:	4a8f      	ldr	r2, [pc, #572]	@ (800195c <HAL_GPIO_Init+0x2a0>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d863      	bhi.n	80017ea <HAL_GPIO_Init+0x12e>
 8001722:	4a8f      	ldr	r2, [pc, #572]	@ (8001960 <HAL_GPIO_Init+0x2a4>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d046      	beq.n	80017b6 <HAL_GPIO_Init+0xfa>
 8001728:	4a8d      	ldr	r2, [pc, #564]	@ (8001960 <HAL_GPIO_Init+0x2a4>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d85d      	bhi.n	80017ea <HAL_GPIO_Init+0x12e>
 800172e:	2b12      	cmp	r3, #18
 8001730:	d82a      	bhi.n	8001788 <HAL_GPIO_Init+0xcc>
 8001732:	2b12      	cmp	r3, #18
 8001734:	d859      	bhi.n	80017ea <HAL_GPIO_Init+0x12e>
 8001736:	a201      	add	r2, pc, #4	@ (adr r2, 800173c <HAL_GPIO_Init+0x80>)
 8001738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800173c:	080017b7 	.word	0x080017b7
 8001740:	08001791 	.word	0x08001791
 8001744:	080017a3 	.word	0x080017a3
 8001748:	080017e5 	.word	0x080017e5
 800174c:	080017eb 	.word	0x080017eb
 8001750:	080017eb 	.word	0x080017eb
 8001754:	080017eb 	.word	0x080017eb
 8001758:	080017eb 	.word	0x080017eb
 800175c:	080017eb 	.word	0x080017eb
 8001760:	080017eb 	.word	0x080017eb
 8001764:	080017eb 	.word	0x080017eb
 8001768:	080017eb 	.word	0x080017eb
 800176c:	080017eb 	.word	0x080017eb
 8001770:	080017eb 	.word	0x080017eb
 8001774:	080017eb 	.word	0x080017eb
 8001778:	080017eb 	.word	0x080017eb
 800177c:	080017eb 	.word	0x080017eb
 8001780:	08001799 	.word	0x08001799
 8001784:	080017ad 	.word	0x080017ad
 8001788:	4a76      	ldr	r2, [pc, #472]	@ (8001964 <HAL_GPIO_Init+0x2a8>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d013      	beq.n	80017b6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800178e:	e02c      	b.n	80017ea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	68db      	ldr	r3, [r3, #12]
 8001794:	623b      	str	r3, [r7, #32]
          break;
 8001796:	e029      	b.n	80017ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	3304      	adds	r3, #4
 800179e:	623b      	str	r3, [r7, #32]
          break;
 80017a0:	e024      	b.n	80017ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	68db      	ldr	r3, [r3, #12]
 80017a6:	3308      	adds	r3, #8
 80017a8:	623b      	str	r3, [r7, #32]
          break;
 80017aa:	e01f      	b.n	80017ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	68db      	ldr	r3, [r3, #12]
 80017b0:	330c      	adds	r3, #12
 80017b2:	623b      	str	r3, [r7, #32]
          break;
 80017b4:	e01a      	b.n	80017ec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	689b      	ldr	r3, [r3, #8]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d102      	bne.n	80017c4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80017be:	2304      	movs	r3, #4
 80017c0:	623b      	str	r3, [r7, #32]
          break;
 80017c2:	e013      	b.n	80017ec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d105      	bne.n	80017d8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017cc:	2308      	movs	r3, #8
 80017ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	69fa      	ldr	r2, [r7, #28]
 80017d4:	611a      	str	r2, [r3, #16]
          break;
 80017d6:	e009      	b.n	80017ec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017d8:	2308      	movs	r3, #8
 80017da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	69fa      	ldr	r2, [r7, #28]
 80017e0:	615a      	str	r2, [r3, #20]
          break;
 80017e2:	e003      	b.n	80017ec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80017e4:	2300      	movs	r3, #0
 80017e6:	623b      	str	r3, [r7, #32]
          break;
 80017e8:	e000      	b.n	80017ec <HAL_GPIO_Init+0x130>
          break;
 80017ea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80017ec:	69bb      	ldr	r3, [r7, #24]
 80017ee:	2bff      	cmp	r3, #255	@ 0xff
 80017f0:	d801      	bhi.n	80017f6 <HAL_GPIO_Init+0x13a>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	e001      	b.n	80017fa <HAL_GPIO_Init+0x13e>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	3304      	adds	r3, #4
 80017fa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80017fc:	69bb      	ldr	r3, [r7, #24]
 80017fe:	2bff      	cmp	r3, #255	@ 0xff
 8001800:	d802      	bhi.n	8001808 <HAL_GPIO_Init+0x14c>
 8001802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001804:	009b      	lsls	r3, r3, #2
 8001806:	e002      	b.n	800180e <HAL_GPIO_Init+0x152>
 8001808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800180a:	3b08      	subs	r3, #8
 800180c:	009b      	lsls	r3, r3, #2
 800180e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	210f      	movs	r1, #15
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	fa01 f303 	lsl.w	r3, r1, r3
 800181c:	43db      	mvns	r3, r3
 800181e:	401a      	ands	r2, r3
 8001820:	6a39      	ldr	r1, [r7, #32]
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	fa01 f303 	lsl.w	r3, r1, r3
 8001828:	431a      	orrs	r2, r3
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001836:	2b00      	cmp	r3, #0
 8001838:	f000 80a9 	beq.w	800198e <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800183c:	4b4a      	ldr	r3, [pc, #296]	@ (8001968 <HAL_GPIO_Init+0x2ac>)
 800183e:	699b      	ldr	r3, [r3, #24]
 8001840:	4a49      	ldr	r2, [pc, #292]	@ (8001968 <HAL_GPIO_Init+0x2ac>)
 8001842:	f043 0301 	orr.w	r3, r3, #1
 8001846:	6193      	str	r3, [r2, #24]
 8001848:	4b47      	ldr	r3, [pc, #284]	@ (8001968 <HAL_GPIO_Init+0x2ac>)
 800184a:	699b      	ldr	r3, [r3, #24]
 800184c:	f003 0301 	and.w	r3, r3, #1
 8001850:	60bb      	str	r3, [r7, #8]
 8001852:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001854:	4a45      	ldr	r2, [pc, #276]	@ (800196c <HAL_GPIO_Init+0x2b0>)
 8001856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001858:	089b      	lsrs	r3, r3, #2
 800185a:	3302      	adds	r3, #2
 800185c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001860:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001864:	f003 0303 	and.w	r3, r3, #3
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	220f      	movs	r2, #15
 800186c:	fa02 f303 	lsl.w	r3, r2, r3
 8001870:	43db      	mvns	r3, r3
 8001872:	68fa      	ldr	r2, [r7, #12]
 8001874:	4013      	ands	r3, r2
 8001876:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	4a3d      	ldr	r2, [pc, #244]	@ (8001970 <HAL_GPIO_Init+0x2b4>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d00d      	beq.n	800189c <HAL_GPIO_Init+0x1e0>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	4a3c      	ldr	r2, [pc, #240]	@ (8001974 <HAL_GPIO_Init+0x2b8>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d007      	beq.n	8001898 <HAL_GPIO_Init+0x1dc>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	4a3b      	ldr	r2, [pc, #236]	@ (8001978 <HAL_GPIO_Init+0x2bc>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d101      	bne.n	8001894 <HAL_GPIO_Init+0x1d8>
 8001890:	2302      	movs	r3, #2
 8001892:	e004      	b.n	800189e <HAL_GPIO_Init+0x1e2>
 8001894:	2303      	movs	r3, #3
 8001896:	e002      	b.n	800189e <HAL_GPIO_Init+0x1e2>
 8001898:	2301      	movs	r3, #1
 800189a:	e000      	b.n	800189e <HAL_GPIO_Init+0x1e2>
 800189c:	2300      	movs	r3, #0
 800189e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018a0:	f002 0203 	and.w	r2, r2, #3
 80018a4:	0092      	lsls	r2, r2, #2
 80018a6:	4093      	lsls	r3, r2
 80018a8:	68fa      	ldr	r2, [r7, #12]
 80018aa:	4313      	orrs	r3, r2
 80018ac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80018ae:	492f      	ldr	r1, [pc, #188]	@ (800196c <HAL_GPIO_Init+0x2b0>)
 80018b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b2:	089b      	lsrs	r3, r3, #2
 80018b4:	3302      	adds	r3, #2
 80018b6:	68fa      	ldr	r2, [r7, #12]
 80018b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d006      	beq.n	80018d6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80018c8:	4b2c      	ldr	r3, [pc, #176]	@ (800197c <HAL_GPIO_Init+0x2c0>)
 80018ca:	689a      	ldr	r2, [r3, #8]
 80018cc:	492b      	ldr	r1, [pc, #172]	@ (800197c <HAL_GPIO_Init+0x2c0>)
 80018ce:	69bb      	ldr	r3, [r7, #24]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	608b      	str	r3, [r1, #8]
 80018d4:	e006      	b.n	80018e4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80018d6:	4b29      	ldr	r3, [pc, #164]	@ (800197c <HAL_GPIO_Init+0x2c0>)
 80018d8:	689a      	ldr	r2, [r3, #8]
 80018da:	69bb      	ldr	r3, [r7, #24]
 80018dc:	43db      	mvns	r3, r3
 80018de:	4927      	ldr	r1, [pc, #156]	@ (800197c <HAL_GPIO_Init+0x2c0>)
 80018e0:	4013      	ands	r3, r2
 80018e2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d006      	beq.n	80018fe <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80018f0:	4b22      	ldr	r3, [pc, #136]	@ (800197c <HAL_GPIO_Init+0x2c0>)
 80018f2:	68da      	ldr	r2, [r3, #12]
 80018f4:	4921      	ldr	r1, [pc, #132]	@ (800197c <HAL_GPIO_Init+0x2c0>)
 80018f6:	69bb      	ldr	r3, [r7, #24]
 80018f8:	4313      	orrs	r3, r2
 80018fa:	60cb      	str	r3, [r1, #12]
 80018fc:	e006      	b.n	800190c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80018fe:	4b1f      	ldr	r3, [pc, #124]	@ (800197c <HAL_GPIO_Init+0x2c0>)
 8001900:	68da      	ldr	r2, [r3, #12]
 8001902:	69bb      	ldr	r3, [r7, #24]
 8001904:	43db      	mvns	r3, r3
 8001906:	491d      	ldr	r1, [pc, #116]	@ (800197c <HAL_GPIO_Init+0x2c0>)
 8001908:	4013      	ands	r3, r2
 800190a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001914:	2b00      	cmp	r3, #0
 8001916:	d006      	beq.n	8001926 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001918:	4b18      	ldr	r3, [pc, #96]	@ (800197c <HAL_GPIO_Init+0x2c0>)
 800191a:	685a      	ldr	r2, [r3, #4]
 800191c:	4917      	ldr	r1, [pc, #92]	@ (800197c <HAL_GPIO_Init+0x2c0>)
 800191e:	69bb      	ldr	r3, [r7, #24]
 8001920:	4313      	orrs	r3, r2
 8001922:	604b      	str	r3, [r1, #4]
 8001924:	e006      	b.n	8001934 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001926:	4b15      	ldr	r3, [pc, #84]	@ (800197c <HAL_GPIO_Init+0x2c0>)
 8001928:	685a      	ldr	r2, [r3, #4]
 800192a:	69bb      	ldr	r3, [r7, #24]
 800192c:	43db      	mvns	r3, r3
 800192e:	4913      	ldr	r1, [pc, #76]	@ (800197c <HAL_GPIO_Init+0x2c0>)
 8001930:	4013      	ands	r3, r2
 8001932:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800193c:	2b00      	cmp	r3, #0
 800193e:	d01f      	beq.n	8001980 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001940:	4b0e      	ldr	r3, [pc, #56]	@ (800197c <HAL_GPIO_Init+0x2c0>)
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	490d      	ldr	r1, [pc, #52]	@ (800197c <HAL_GPIO_Init+0x2c0>)
 8001946:	69bb      	ldr	r3, [r7, #24]
 8001948:	4313      	orrs	r3, r2
 800194a:	600b      	str	r3, [r1, #0]
 800194c:	e01f      	b.n	800198e <HAL_GPIO_Init+0x2d2>
 800194e:	bf00      	nop
 8001950:	10320000 	.word	0x10320000
 8001954:	10310000 	.word	0x10310000
 8001958:	10220000 	.word	0x10220000
 800195c:	10210000 	.word	0x10210000
 8001960:	10120000 	.word	0x10120000
 8001964:	10110000 	.word	0x10110000
 8001968:	40021000 	.word	0x40021000
 800196c:	40010000 	.word	0x40010000
 8001970:	40010800 	.word	0x40010800
 8001974:	40010c00 	.word	0x40010c00
 8001978:	40011000 	.word	0x40011000
 800197c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001980:	4b0b      	ldr	r3, [pc, #44]	@ (80019b0 <HAL_GPIO_Init+0x2f4>)
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	69bb      	ldr	r3, [r7, #24]
 8001986:	43db      	mvns	r3, r3
 8001988:	4909      	ldr	r1, [pc, #36]	@ (80019b0 <HAL_GPIO_Init+0x2f4>)
 800198a:	4013      	ands	r3, r2
 800198c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800198e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001990:	3301      	adds	r3, #1
 8001992:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800199a:	fa22 f303 	lsr.w	r3, r2, r3
 800199e:	2b00      	cmp	r3, #0
 80019a0:	f47f ae96 	bne.w	80016d0 <HAL_GPIO_Init+0x14>
  }
}
 80019a4:	bf00      	nop
 80019a6:	bf00      	nop
 80019a8:	372c      	adds	r7, #44	@ 0x2c
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bc80      	pop	{r7}
 80019ae:	4770      	bx	lr
 80019b0:	40010400 	.word	0x40010400

080019b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	460b      	mov	r3, r1
 80019be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	689a      	ldr	r2, [r3, #8]
 80019c4:	887b      	ldrh	r3, [r7, #2]
 80019c6:	4013      	ands	r3, r2
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d002      	beq.n	80019d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80019cc:	2301      	movs	r3, #1
 80019ce:	73fb      	strb	r3, [r7, #15]
 80019d0:	e001      	b.n	80019d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80019d2:	2300      	movs	r3, #0
 80019d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80019d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3714      	adds	r7, #20
 80019dc:	46bd      	mov	sp, r7
 80019de:	bc80      	pop	{r7}
 80019e0:	4770      	bx	lr

080019e2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019e2:	b480      	push	{r7}
 80019e4:	b083      	sub	sp, #12
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	6078      	str	r0, [r7, #4]
 80019ea:	460b      	mov	r3, r1
 80019ec:	807b      	strh	r3, [r7, #2]
 80019ee:	4613      	mov	r3, r2
 80019f0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019f2:	787b      	ldrb	r3, [r7, #1]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d003      	beq.n	8001a00 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019f8:	887a      	ldrh	r2, [r7, #2]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80019fe:	e003      	b.n	8001a08 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001a00:	887b      	ldrh	r3, [r7, #2]
 8001a02:	041a      	lsls	r2, r3, #16
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	611a      	str	r2, [r3, #16]
}
 8001a08:	bf00      	nop
 8001a0a:	370c      	adds	r7, #12
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bc80      	pop	{r7}
 8001a10:	4770      	bx	lr

08001a12 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a12:	b480      	push	{r7}
 8001a14:	b085      	sub	sp, #20
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	6078      	str	r0, [r7, #4]
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	68db      	ldr	r3, [r3, #12]
 8001a22:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001a24:	887a      	ldrh	r2, [r7, #2]
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	4013      	ands	r3, r2
 8001a2a:	041a      	lsls	r2, r3, #16
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	43d9      	mvns	r1, r3
 8001a30:	887b      	ldrh	r3, [r7, #2]
 8001a32:	400b      	ands	r3, r1
 8001a34:	431a      	orrs	r2, r3
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	611a      	str	r2, [r3, #16]
}
 8001a3a:	bf00      	nop
 8001a3c:	3714      	adds	r7, #20
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bc80      	pop	{r7}
 8001a42:	4770      	bx	lr

08001a44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b086      	sub	sp, #24
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d101      	bne.n	8001a56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	e272      	b.n	8001f3c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 0301 	and.w	r3, r3, #1
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	f000 8087 	beq.w	8001b72 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a64:	4b92      	ldr	r3, [pc, #584]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	f003 030c 	and.w	r3, r3, #12
 8001a6c:	2b04      	cmp	r3, #4
 8001a6e:	d00c      	beq.n	8001a8a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a70:	4b8f      	ldr	r3, [pc, #572]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	f003 030c 	and.w	r3, r3, #12
 8001a78:	2b08      	cmp	r3, #8
 8001a7a:	d112      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x5e>
 8001a7c:	4b8c      	ldr	r3, [pc, #560]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a88:	d10b      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a8a:	4b89      	ldr	r3, [pc, #548]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d06c      	beq.n	8001b70 <HAL_RCC_OscConfig+0x12c>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d168      	bne.n	8001b70 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e24c      	b.n	8001f3c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001aaa:	d106      	bne.n	8001aba <HAL_RCC_OscConfig+0x76>
 8001aac:	4b80      	ldr	r3, [pc, #512]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a7f      	ldr	r2, [pc, #508]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001ab2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ab6:	6013      	str	r3, [r2, #0]
 8001ab8:	e02e      	b.n	8001b18 <HAL_RCC_OscConfig+0xd4>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d10c      	bne.n	8001adc <HAL_RCC_OscConfig+0x98>
 8001ac2:	4b7b      	ldr	r3, [pc, #492]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a7a      	ldr	r2, [pc, #488]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001ac8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001acc:	6013      	str	r3, [r2, #0]
 8001ace:	4b78      	ldr	r3, [pc, #480]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a77      	ldr	r2, [pc, #476]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001ad4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ad8:	6013      	str	r3, [r2, #0]
 8001ada:	e01d      	b.n	8001b18 <HAL_RCC_OscConfig+0xd4>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ae4:	d10c      	bne.n	8001b00 <HAL_RCC_OscConfig+0xbc>
 8001ae6:	4b72      	ldr	r3, [pc, #456]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a71      	ldr	r2, [pc, #452]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001aec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001af0:	6013      	str	r3, [r2, #0]
 8001af2:	4b6f      	ldr	r3, [pc, #444]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a6e      	ldr	r2, [pc, #440]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001af8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001afc:	6013      	str	r3, [r2, #0]
 8001afe:	e00b      	b.n	8001b18 <HAL_RCC_OscConfig+0xd4>
 8001b00:	4b6b      	ldr	r3, [pc, #428]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a6a      	ldr	r2, [pc, #424]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001b06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b0a:	6013      	str	r3, [r2, #0]
 8001b0c:	4b68      	ldr	r3, [pc, #416]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a67      	ldr	r2, [pc, #412]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001b12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b16:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d013      	beq.n	8001b48 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b20:	f7ff fcb4 	bl	800148c <HAL_GetTick>
 8001b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b26:	e008      	b.n	8001b3a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b28:	f7ff fcb0 	bl	800148c <HAL_GetTick>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	2b64      	cmp	r3, #100	@ 0x64
 8001b34:	d901      	bls.n	8001b3a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001b36:	2303      	movs	r3, #3
 8001b38:	e200      	b.n	8001f3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b3a:	4b5d      	ldr	r3, [pc, #372]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d0f0      	beq.n	8001b28 <HAL_RCC_OscConfig+0xe4>
 8001b46:	e014      	b.n	8001b72 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b48:	f7ff fca0 	bl	800148c <HAL_GetTick>
 8001b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b4e:	e008      	b.n	8001b62 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b50:	f7ff fc9c 	bl	800148c <HAL_GetTick>
 8001b54:	4602      	mov	r2, r0
 8001b56:	693b      	ldr	r3, [r7, #16]
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	2b64      	cmp	r3, #100	@ 0x64
 8001b5c:	d901      	bls.n	8001b62 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	e1ec      	b.n	8001f3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b62:	4b53      	ldr	r3, [pc, #332]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d1f0      	bne.n	8001b50 <HAL_RCC_OscConfig+0x10c>
 8001b6e:	e000      	b.n	8001b72 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d063      	beq.n	8001c46 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b7e:	4b4c      	ldr	r3, [pc, #304]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	f003 030c 	and.w	r3, r3, #12
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d00b      	beq.n	8001ba2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b8a:	4b49      	ldr	r3, [pc, #292]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	f003 030c 	and.w	r3, r3, #12
 8001b92:	2b08      	cmp	r3, #8
 8001b94:	d11c      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x18c>
 8001b96:	4b46      	ldr	r3, [pc, #280]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d116      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ba2:	4b43      	ldr	r3, [pc, #268]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f003 0302 	and.w	r3, r3, #2
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d005      	beq.n	8001bba <HAL_RCC_OscConfig+0x176>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	691b      	ldr	r3, [r3, #16]
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d001      	beq.n	8001bba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e1c0      	b.n	8001f3c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bba:	4b3d      	ldr	r3, [pc, #244]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	695b      	ldr	r3, [r3, #20]
 8001bc6:	00db      	lsls	r3, r3, #3
 8001bc8:	4939      	ldr	r1, [pc, #228]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bce:	e03a      	b.n	8001c46 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	691b      	ldr	r3, [r3, #16]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d020      	beq.n	8001c1a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bd8:	4b36      	ldr	r3, [pc, #216]	@ (8001cb4 <HAL_RCC_OscConfig+0x270>)
 8001bda:	2201      	movs	r2, #1
 8001bdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bde:	f7ff fc55 	bl	800148c <HAL_GetTick>
 8001be2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001be4:	e008      	b.n	8001bf8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001be6:	f7ff fc51 	bl	800148c <HAL_GetTick>
 8001bea:	4602      	mov	r2, r0
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	1ad3      	subs	r3, r2, r3
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d901      	bls.n	8001bf8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	e1a1      	b.n	8001f3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bf8:	4b2d      	ldr	r3, [pc, #180]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 0302 	and.w	r3, r3, #2
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d0f0      	beq.n	8001be6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c04:	4b2a      	ldr	r3, [pc, #168]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	695b      	ldr	r3, [r3, #20]
 8001c10:	00db      	lsls	r3, r3, #3
 8001c12:	4927      	ldr	r1, [pc, #156]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001c14:	4313      	orrs	r3, r2
 8001c16:	600b      	str	r3, [r1, #0]
 8001c18:	e015      	b.n	8001c46 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c1a:	4b26      	ldr	r3, [pc, #152]	@ (8001cb4 <HAL_RCC_OscConfig+0x270>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c20:	f7ff fc34 	bl	800148c <HAL_GetTick>
 8001c24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c26:	e008      	b.n	8001c3a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c28:	f7ff fc30 	bl	800148c <HAL_GetTick>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d901      	bls.n	8001c3a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001c36:	2303      	movs	r3, #3
 8001c38:	e180      	b.n	8001f3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c3a:	4b1d      	ldr	r3, [pc, #116]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f003 0302 	and.w	r3, r3, #2
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d1f0      	bne.n	8001c28 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f003 0308 	and.w	r3, r3, #8
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d03a      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	699b      	ldr	r3, [r3, #24]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d019      	beq.n	8001c8e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c5a:	4b17      	ldr	r3, [pc, #92]	@ (8001cb8 <HAL_RCC_OscConfig+0x274>)
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c60:	f7ff fc14 	bl	800148c <HAL_GetTick>
 8001c64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c66:	e008      	b.n	8001c7a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c68:	f7ff fc10 	bl	800148c <HAL_GetTick>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	2b02      	cmp	r3, #2
 8001c74:	d901      	bls.n	8001c7a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001c76:	2303      	movs	r3, #3
 8001c78:	e160      	b.n	8001f3c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c7e:	f003 0302 	and.w	r3, r3, #2
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d0f0      	beq.n	8001c68 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c86:	2001      	movs	r0, #1
 8001c88:	f000 fa9c 	bl	80021c4 <RCC_Delay>
 8001c8c:	e01c      	b.n	8001cc8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c8e:	4b0a      	ldr	r3, [pc, #40]	@ (8001cb8 <HAL_RCC_OscConfig+0x274>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c94:	f7ff fbfa 	bl	800148c <HAL_GetTick>
 8001c98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c9a:	e00f      	b.n	8001cbc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c9c:	f7ff fbf6 	bl	800148c <HAL_GetTick>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d908      	bls.n	8001cbc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001caa:	2303      	movs	r3, #3
 8001cac:	e146      	b.n	8001f3c <HAL_RCC_OscConfig+0x4f8>
 8001cae:	bf00      	nop
 8001cb0:	40021000 	.word	0x40021000
 8001cb4:	42420000 	.word	0x42420000
 8001cb8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cbc:	4b92      	ldr	r3, [pc, #584]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cc0:	f003 0302 	and.w	r3, r3, #2
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d1e9      	bne.n	8001c9c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 0304 	and.w	r3, r3, #4
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	f000 80a6 	beq.w	8001e22 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cda:	4b8b      	ldr	r3, [pc, #556]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001cdc:	69db      	ldr	r3, [r3, #28]
 8001cde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d10d      	bne.n	8001d02 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ce6:	4b88      	ldr	r3, [pc, #544]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001ce8:	69db      	ldr	r3, [r3, #28]
 8001cea:	4a87      	ldr	r2, [pc, #540]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001cec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cf0:	61d3      	str	r3, [r2, #28]
 8001cf2:	4b85      	ldr	r3, [pc, #532]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001cf4:	69db      	ldr	r3, [r3, #28]
 8001cf6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cfa:	60bb      	str	r3, [r7, #8]
 8001cfc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d02:	4b82      	ldr	r3, [pc, #520]	@ (8001f0c <HAL_RCC_OscConfig+0x4c8>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d118      	bne.n	8001d40 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d0e:	4b7f      	ldr	r3, [pc, #508]	@ (8001f0c <HAL_RCC_OscConfig+0x4c8>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a7e      	ldr	r2, [pc, #504]	@ (8001f0c <HAL_RCC_OscConfig+0x4c8>)
 8001d14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d1a:	f7ff fbb7 	bl	800148c <HAL_GetTick>
 8001d1e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d20:	e008      	b.n	8001d34 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d22:	f7ff fbb3 	bl	800148c <HAL_GetTick>
 8001d26:	4602      	mov	r2, r0
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	1ad3      	subs	r3, r2, r3
 8001d2c:	2b64      	cmp	r3, #100	@ 0x64
 8001d2e:	d901      	bls.n	8001d34 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001d30:	2303      	movs	r3, #3
 8001d32:	e103      	b.n	8001f3c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d34:	4b75      	ldr	r3, [pc, #468]	@ (8001f0c <HAL_RCC_OscConfig+0x4c8>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d0f0      	beq.n	8001d22 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	68db      	ldr	r3, [r3, #12]
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d106      	bne.n	8001d56 <HAL_RCC_OscConfig+0x312>
 8001d48:	4b6f      	ldr	r3, [pc, #444]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001d4a:	6a1b      	ldr	r3, [r3, #32]
 8001d4c:	4a6e      	ldr	r2, [pc, #440]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001d4e:	f043 0301 	orr.w	r3, r3, #1
 8001d52:	6213      	str	r3, [r2, #32]
 8001d54:	e02d      	b.n	8001db2 <HAL_RCC_OscConfig+0x36e>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	68db      	ldr	r3, [r3, #12]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d10c      	bne.n	8001d78 <HAL_RCC_OscConfig+0x334>
 8001d5e:	4b6a      	ldr	r3, [pc, #424]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001d60:	6a1b      	ldr	r3, [r3, #32]
 8001d62:	4a69      	ldr	r2, [pc, #420]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001d64:	f023 0301 	bic.w	r3, r3, #1
 8001d68:	6213      	str	r3, [r2, #32]
 8001d6a:	4b67      	ldr	r3, [pc, #412]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001d6c:	6a1b      	ldr	r3, [r3, #32]
 8001d6e:	4a66      	ldr	r2, [pc, #408]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001d70:	f023 0304 	bic.w	r3, r3, #4
 8001d74:	6213      	str	r3, [r2, #32]
 8001d76:	e01c      	b.n	8001db2 <HAL_RCC_OscConfig+0x36e>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	2b05      	cmp	r3, #5
 8001d7e:	d10c      	bne.n	8001d9a <HAL_RCC_OscConfig+0x356>
 8001d80:	4b61      	ldr	r3, [pc, #388]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001d82:	6a1b      	ldr	r3, [r3, #32]
 8001d84:	4a60      	ldr	r2, [pc, #384]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001d86:	f043 0304 	orr.w	r3, r3, #4
 8001d8a:	6213      	str	r3, [r2, #32]
 8001d8c:	4b5e      	ldr	r3, [pc, #376]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001d8e:	6a1b      	ldr	r3, [r3, #32]
 8001d90:	4a5d      	ldr	r2, [pc, #372]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001d92:	f043 0301 	orr.w	r3, r3, #1
 8001d96:	6213      	str	r3, [r2, #32]
 8001d98:	e00b      	b.n	8001db2 <HAL_RCC_OscConfig+0x36e>
 8001d9a:	4b5b      	ldr	r3, [pc, #364]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001d9c:	6a1b      	ldr	r3, [r3, #32]
 8001d9e:	4a5a      	ldr	r2, [pc, #360]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001da0:	f023 0301 	bic.w	r3, r3, #1
 8001da4:	6213      	str	r3, [r2, #32]
 8001da6:	4b58      	ldr	r3, [pc, #352]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001da8:	6a1b      	ldr	r3, [r3, #32]
 8001daa:	4a57      	ldr	r2, [pc, #348]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001dac:	f023 0304 	bic.w	r3, r3, #4
 8001db0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	68db      	ldr	r3, [r3, #12]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d015      	beq.n	8001de6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dba:	f7ff fb67 	bl	800148c <HAL_GetTick>
 8001dbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dc0:	e00a      	b.n	8001dd8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dc2:	f7ff fb63 	bl	800148c <HAL_GetTick>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	1ad3      	subs	r3, r2, r3
 8001dcc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d901      	bls.n	8001dd8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	e0b1      	b.n	8001f3c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dd8:	4b4b      	ldr	r3, [pc, #300]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001dda:	6a1b      	ldr	r3, [r3, #32]
 8001ddc:	f003 0302 	and.w	r3, r3, #2
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d0ee      	beq.n	8001dc2 <HAL_RCC_OscConfig+0x37e>
 8001de4:	e014      	b.n	8001e10 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001de6:	f7ff fb51 	bl	800148c <HAL_GetTick>
 8001dea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dec:	e00a      	b.n	8001e04 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dee:	f7ff fb4d 	bl	800148c <HAL_GetTick>
 8001df2:	4602      	mov	r2, r0
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d901      	bls.n	8001e04 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001e00:	2303      	movs	r3, #3
 8001e02:	e09b      	b.n	8001f3c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e04:	4b40      	ldr	r3, [pc, #256]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001e06:	6a1b      	ldr	r3, [r3, #32]
 8001e08:	f003 0302 	and.w	r3, r3, #2
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d1ee      	bne.n	8001dee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e10:	7dfb      	ldrb	r3, [r7, #23]
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d105      	bne.n	8001e22 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e16:	4b3c      	ldr	r3, [pc, #240]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001e18:	69db      	ldr	r3, [r3, #28]
 8001e1a:	4a3b      	ldr	r2, [pc, #236]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001e1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e20:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	69db      	ldr	r3, [r3, #28]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	f000 8087 	beq.w	8001f3a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e2c:	4b36      	ldr	r3, [pc, #216]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	f003 030c 	and.w	r3, r3, #12
 8001e34:	2b08      	cmp	r3, #8
 8001e36:	d061      	beq.n	8001efc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	69db      	ldr	r3, [r3, #28]
 8001e3c:	2b02      	cmp	r3, #2
 8001e3e:	d146      	bne.n	8001ece <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e40:	4b33      	ldr	r3, [pc, #204]	@ (8001f10 <HAL_RCC_OscConfig+0x4cc>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e46:	f7ff fb21 	bl	800148c <HAL_GetTick>
 8001e4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e4c:	e008      	b.n	8001e60 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e4e:	f7ff fb1d 	bl	800148c <HAL_GetTick>
 8001e52:	4602      	mov	r2, r0
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	d901      	bls.n	8001e60 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	e06d      	b.n	8001f3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e60:	4b29      	ldr	r3, [pc, #164]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d1f0      	bne.n	8001e4e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6a1b      	ldr	r3, [r3, #32]
 8001e70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e74:	d108      	bne.n	8001e88 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e76:	4b24      	ldr	r3, [pc, #144]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	4921      	ldr	r1, [pc, #132]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001e84:	4313      	orrs	r3, r2
 8001e86:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e88:	4b1f      	ldr	r3, [pc, #124]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6a19      	ldr	r1, [r3, #32]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e98:	430b      	orrs	r3, r1
 8001e9a:	491b      	ldr	r1, [pc, #108]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ea0:	4b1b      	ldr	r3, [pc, #108]	@ (8001f10 <HAL_RCC_OscConfig+0x4cc>)
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ea6:	f7ff faf1 	bl	800148c <HAL_GetTick>
 8001eaa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001eac:	e008      	b.n	8001ec0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eae:	f7ff faed 	bl	800148c <HAL_GetTick>
 8001eb2:	4602      	mov	r2, r0
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	1ad3      	subs	r3, r2, r3
 8001eb8:	2b02      	cmp	r3, #2
 8001eba:	d901      	bls.n	8001ec0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001ebc:	2303      	movs	r3, #3
 8001ebe:	e03d      	b.n	8001f3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ec0:	4b11      	ldr	r3, [pc, #68]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d0f0      	beq.n	8001eae <HAL_RCC_OscConfig+0x46a>
 8001ecc:	e035      	b.n	8001f3a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ece:	4b10      	ldr	r3, [pc, #64]	@ (8001f10 <HAL_RCC_OscConfig+0x4cc>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed4:	f7ff fada 	bl	800148c <HAL_GetTick>
 8001ed8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eda:	e008      	b.n	8001eee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001edc:	f7ff fad6 	bl	800148c <HAL_GetTick>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d901      	bls.n	8001eee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001eea:	2303      	movs	r3, #3
 8001eec:	e026      	b.n	8001f3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eee:	4b06      	ldr	r3, [pc, #24]	@ (8001f08 <HAL_RCC_OscConfig+0x4c4>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d1f0      	bne.n	8001edc <HAL_RCC_OscConfig+0x498>
 8001efa:	e01e      	b.n	8001f3a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	69db      	ldr	r3, [r3, #28]
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d107      	bne.n	8001f14 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e019      	b.n	8001f3c <HAL_RCC_OscConfig+0x4f8>
 8001f08:	40021000 	.word	0x40021000
 8001f0c:	40007000 	.word	0x40007000
 8001f10:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f14:	4b0b      	ldr	r3, [pc, #44]	@ (8001f44 <HAL_RCC_OscConfig+0x500>)
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6a1b      	ldr	r3, [r3, #32]
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d106      	bne.n	8001f36 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f32:	429a      	cmp	r2, r3
 8001f34:	d001      	beq.n	8001f3a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	e000      	b.n	8001f3c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001f3a:	2300      	movs	r3, #0
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3718      	adds	r7, #24
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	40021000 	.word	0x40021000

08001f48 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b084      	sub	sp, #16
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d101      	bne.n	8001f5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e0d0      	b.n	80020fe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f5c:	4b6a      	ldr	r3, [pc, #424]	@ (8002108 <HAL_RCC_ClockConfig+0x1c0>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 0307 	and.w	r3, r3, #7
 8001f64:	683a      	ldr	r2, [r7, #0]
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d910      	bls.n	8001f8c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f6a:	4b67      	ldr	r3, [pc, #412]	@ (8002108 <HAL_RCC_ClockConfig+0x1c0>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f023 0207 	bic.w	r2, r3, #7
 8001f72:	4965      	ldr	r1, [pc, #404]	@ (8002108 <HAL_RCC_ClockConfig+0x1c0>)
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f7a:	4b63      	ldr	r3, [pc, #396]	@ (8002108 <HAL_RCC_ClockConfig+0x1c0>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f003 0307 	and.w	r3, r3, #7
 8001f82:	683a      	ldr	r2, [r7, #0]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d001      	beq.n	8001f8c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e0b8      	b.n	80020fe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 0302 	and.w	r3, r3, #2
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d020      	beq.n	8001fda <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f003 0304 	and.w	r3, r3, #4
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d005      	beq.n	8001fb0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001fa4:	4b59      	ldr	r3, [pc, #356]	@ (800210c <HAL_RCC_ClockConfig+0x1c4>)
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	4a58      	ldr	r2, [pc, #352]	@ (800210c <HAL_RCC_ClockConfig+0x1c4>)
 8001faa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001fae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f003 0308 	and.w	r3, r3, #8
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d005      	beq.n	8001fc8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001fbc:	4b53      	ldr	r3, [pc, #332]	@ (800210c <HAL_RCC_ClockConfig+0x1c4>)
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	4a52      	ldr	r2, [pc, #328]	@ (800210c <HAL_RCC_ClockConfig+0x1c4>)
 8001fc2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001fc6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fc8:	4b50      	ldr	r3, [pc, #320]	@ (800210c <HAL_RCC_ClockConfig+0x1c4>)
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	494d      	ldr	r1, [pc, #308]	@ (800210c <HAL_RCC_ClockConfig+0x1c4>)
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f003 0301 	and.w	r3, r3, #1
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d040      	beq.n	8002068 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d107      	bne.n	8001ffe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fee:	4b47      	ldr	r3, [pc, #284]	@ (800210c <HAL_RCC_ClockConfig+0x1c4>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d115      	bne.n	8002026 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e07f      	b.n	80020fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	2b02      	cmp	r3, #2
 8002004:	d107      	bne.n	8002016 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002006:	4b41      	ldr	r3, [pc, #260]	@ (800210c <HAL_RCC_ClockConfig+0x1c4>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800200e:	2b00      	cmp	r3, #0
 8002010:	d109      	bne.n	8002026 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e073      	b.n	80020fe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002016:	4b3d      	ldr	r3, [pc, #244]	@ (800210c <HAL_RCC_ClockConfig+0x1c4>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f003 0302 	and.w	r3, r3, #2
 800201e:	2b00      	cmp	r3, #0
 8002020:	d101      	bne.n	8002026 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e06b      	b.n	80020fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002026:	4b39      	ldr	r3, [pc, #228]	@ (800210c <HAL_RCC_ClockConfig+0x1c4>)
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	f023 0203 	bic.w	r2, r3, #3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	4936      	ldr	r1, [pc, #216]	@ (800210c <HAL_RCC_ClockConfig+0x1c4>)
 8002034:	4313      	orrs	r3, r2
 8002036:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002038:	f7ff fa28 	bl	800148c <HAL_GetTick>
 800203c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800203e:	e00a      	b.n	8002056 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002040:	f7ff fa24 	bl	800148c <HAL_GetTick>
 8002044:	4602      	mov	r2, r0
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800204e:	4293      	cmp	r3, r2
 8002050:	d901      	bls.n	8002056 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	e053      	b.n	80020fe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002056:	4b2d      	ldr	r3, [pc, #180]	@ (800210c <HAL_RCC_ClockConfig+0x1c4>)
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f003 020c 	and.w	r2, r3, #12
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	009b      	lsls	r3, r3, #2
 8002064:	429a      	cmp	r2, r3
 8002066:	d1eb      	bne.n	8002040 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002068:	4b27      	ldr	r3, [pc, #156]	@ (8002108 <HAL_RCC_ClockConfig+0x1c0>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f003 0307 	and.w	r3, r3, #7
 8002070:	683a      	ldr	r2, [r7, #0]
 8002072:	429a      	cmp	r2, r3
 8002074:	d210      	bcs.n	8002098 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002076:	4b24      	ldr	r3, [pc, #144]	@ (8002108 <HAL_RCC_ClockConfig+0x1c0>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f023 0207 	bic.w	r2, r3, #7
 800207e:	4922      	ldr	r1, [pc, #136]	@ (8002108 <HAL_RCC_ClockConfig+0x1c0>)
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	4313      	orrs	r3, r2
 8002084:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002086:	4b20      	ldr	r3, [pc, #128]	@ (8002108 <HAL_RCC_ClockConfig+0x1c0>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f003 0307 	and.w	r3, r3, #7
 800208e:	683a      	ldr	r2, [r7, #0]
 8002090:	429a      	cmp	r2, r3
 8002092:	d001      	beq.n	8002098 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	e032      	b.n	80020fe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f003 0304 	and.w	r3, r3, #4
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d008      	beq.n	80020b6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020a4:	4b19      	ldr	r3, [pc, #100]	@ (800210c <HAL_RCC_ClockConfig+0x1c4>)
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	4916      	ldr	r1, [pc, #88]	@ (800210c <HAL_RCC_ClockConfig+0x1c4>)
 80020b2:	4313      	orrs	r3, r2
 80020b4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 0308 	and.w	r3, r3, #8
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d009      	beq.n	80020d6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80020c2:	4b12      	ldr	r3, [pc, #72]	@ (800210c <HAL_RCC_ClockConfig+0x1c4>)
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	691b      	ldr	r3, [r3, #16]
 80020ce:	00db      	lsls	r3, r3, #3
 80020d0:	490e      	ldr	r1, [pc, #56]	@ (800210c <HAL_RCC_ClockConfig+0x1c4>)
 80020d2:	4313      	orrs	r3, r2
 80020d4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80020d6:	f000 f821 	bl	800211c <HAL_RCC_GetSysClockFreq>
 80020da:	4602      	mov	r2, r0
 80020dc:	4b0b      	ldr	r3, [pc, #44]	@ (800210c <HAL_RCC_ClockConfig+0x1c4>)
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	091b      	lsrs	r3, r3, #4
 80020e2:	f003 030f 	and.w	r3, r3, #15
 80020e6:	490a      	ldr	r1, [pc, #40]	@ (8002110 <HAL_RCC_ClockConfig+0x1c8>)
 80020e8:	5ccb      	ldrb	r3, [r1, r3]
 80020ea:	fa22 f303 	lsr.w	r3, r2, r3
 80020ee:	4a09      	ldr	r2, [pc, #36]	@ (8002114 <HAL_RCC_ClockConfig+0x1cc>)
 80020f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80020f2:	4b09      	ldr	r3, [pc, #36]	@ (8002118 <HAL_RCC_ClockConfig+0x1d0>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4618      	mov	r0, r3
 80020f8:	f7ff f986 	bl	8001408 <HAL_InitTick>

  return HAL_OK;
 80020fc:	2300      	movs	r3, #0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3710      	adds	r7, #16
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	40022000 	.word	0x40022000
 800210c:	40021000 	.word	0x40021000
 8002110:	08002a28 	.word	0x08002a28
 8002114:	2000001c 	.word	0x2000001c
 8002118:	2000002c 	.word	0x2000002c

0800211c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800211c:	b480      	push	{r7}
 800211e:	b087      	sub	sp, #28
 8002120:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002122:	2300      	movs	r3, #0
 8002124:	60fb      	str	r3, [r7, #12]
 8002126:	2300      	movs	r3, #0
 8002128:	60bb      	str	r3, [r7, #8]
 800212a:	2300      	movs	r3, #0
 800212c:	617b      	str	r3, [r7, #20]
 800212e:	2300      	movs	r3, #0
 8002130:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002132:	2300      	movs	r3, #0
 8002134:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002136:	4b1e      	ldr	r3, [pc, #120]	@ (80021b0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	f003 030c 	and.w	r3, r3, #12
 8002142:	2b04      	cmp	r3, #4
 8002144:	d002      	beq.n	800214c <HAL_RCC_GetSysClockFreq+0x30>
 8002146:	2b08      	cmp	r3, #8
 8002148:	d003      	beq.n	8002152 <HAL_RCC_GetSysClockFreq+0x36>
 800214a:	e027      	b.n	800219c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800214c:	4b19      	ldr	r3, [pc, #100]	@ (80021b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800214e:	613b      	str	r3, [r7, #16]
      break;
 8002150:	e027      	b.n	80021a2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	0c9b      	lsrs	r3, r3, #18
 8002156:	f003 030f 	and.w	r3, r3, #15
 800215a:	4a17      	ldr	r2, [pc, #92]	@ (80021b8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800215c:	5cd3      	ldrb	r3, [r2, r3]
 800215e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002166:	2b00      	cmp	r3, #0
 8002168:	d010      	beq.n	800218c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800216a:	4b11      	ldr	r3, [pc, #68]	@ (80021b0 <HAL_RCC_GetSysClockFreq+0x94>)
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	0c5b      	lsrs	r3, r3, #17
 8002170:	f003 0301 	and.w	r3, r3, #1
 8002174:	4a11      	ldr	r2, [pc, #68]	@ (80021bc <HAL_RCC_GetSysClockFreq+0xa0>)
 8002176:	5cd3      	ldrb	r3, [r2, r3]
 8002178:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4a0d      	ldr	r2, [pc, #52]	@ (80021b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800217e:	fb03 f202 	mul.w	r2, r3, r2
 8002182:	68bb      	ldr	r3, [r7, #8]
 8002184:	fbb2 f3f3 	udiv	r3, r2, r3
 8002188:	617b      	str	r3, [r7, #20]
 800218a:	e004      	b.n	8002196 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	4a0c      	ldr	r2, [pc, #48]	@ (80021c0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002190:	fb02 f303 	mul.w	r3, r2, r3
 8002194:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	613b      	str	r3, [r7, #16]
      break;
 800219a:	e002      	b.n	80021a2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800219c:	4b05      	ldr	r3, [pc, #20]	@ (80021b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800219e:	613b      	str	r3, [r7, #16]
      break;
 80021a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80021a2:	693b      	ldr	r3, [r7, #16]
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	371c      	adds	r7, #28
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bc80      	pop	{r7}
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	40021000 	.word	0x40021000
 80021b4:	007a1200 	.word	0x007a1200
 80021b8:	08002a38 	.word	0x08002a38
 80021bc:	08002a48 	.word	0x08002a48
 80021c0:	003d0900 	.word	0x003d0900

080021c4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b085      	sub	sp, #20
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80021cc:	4b0a      	ldr	r3, [pc, #40]	@ (80021f8 <RCC_Delay+0x34>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a0a      	ldr	r2, [pc, #40]	@ (80021fc <RCC_Delay+0x38>)
 80021d2:	fba2 2303 	umull	r2, r3, r2, r3
 80021d6:	0a5b      	lsrs	r3, r3, #9
 80021d8:	687a      	ldr	r2, [r7, #4]
 80021da:	fb02 f303 	mul.w	r3, r2, r3
 80021de:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80021e0:	bf00      	nop
  }
  while (Delay --);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	1e5a      	subs	r2, r3, #1
 80021e6:	60fa      	str	r2, [r7, #12]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d1f9      	bne.n	80021e0 <RCC_Delay+0x1c>
}
 80021ec:	bf00      	nop
 80021ee:	bf00      	nop
 80021f0:	3714      	adds	r7, #20
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bc80      	pop	{r7}
 80021f6:	4770      	bx	lr
 80021f8:	2000001c 	.word	0x2000001c
 80021fc:	10624dd3 	.word	0x10624dd3

08002200 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d101      	bne.n	8002212 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	e041      	b.n	8002296 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002218:	b2db      	uxtb	r3, r3
 800221a:	2b00      	cmp	r3, #0
 800221c:	d106      	bne.n	800222c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2200      	movs	r2, #0
 8002222:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002226:	6878      	ldr	r0, [r7, #4]
 8002228:	f7fe fec8 	bl	8000fbc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2202      	movs	r2, #2
 8002230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	3304      	adds	r3, #4
 800223c:	4619      	mov	r1, r3
 800223e:	4610      	mov	r0, r2
 8002240:	f000 fa56 	bl	80026f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2201      	movs	r2, #1
 8002248:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2201      	movs	r2, #1
 8002250:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2201      	movs	r2, #1
 8002258:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2201      	movs	r2, #1
 8002260:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2201      	movs	r2, #1
 8002268:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2201      	movs	r2, #1
 8002270:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2201      	movs	r2, #1
 8002278:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2201      	movs	r2, #1
 8002280:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2201      	movs	r2, #1
 8002288:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2201      	movs	r2, #1
 8002290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002294:	2300      	movs	r3, #0
}
 8002296:	4618      	mov	r0, r3
 8002298:	3708      	adds	r7, #8
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
	...

080022a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	2b01      	cmp	r3, #1
 80022b2:	d001      	beq.n	80022b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e035      	b.n	8002324 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2202      	movs	r2, #2
 80022bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	68da      	ldr	r2, [r3, #12]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f042 0201 	orr.w	r2, r2, #1
 80022ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a16      	ldr	r2, [pc, #88]	@ (8002330 <HAL_TIM_Base_Start_IT+0x90>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d009      	beq.n	80022ee <HAL_TIM_Base_Start_IT+0x4e>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022e2:	d004      	beq.n	80022ee <HAL_TIM_Base_Start_IT+0x4e>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a12      	ldr	r2, [pc, #72]	@ (8002334 <HAL_TIM_Base_Start_IT+0x94>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d111      	bne.n	8002312 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	f003 0307 	and.w	r3, r3, #7
 80022f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2b06      	cmp	r3, #6
 80022fe:	d010      	beq.n	8002322 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f042 0201 	orr.w	r2, r2, #1
 800230e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002310:	e007      	b.n	8002322 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f042 0201 	orr.w	r2, r2, #1
 8002320:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002322:	2300      	movs	r3, #0
}
 8002324:	4618      	mov	r0, r3
 8002326:	3714      	adds	r7, #20
 8002328:	46bd      	mov	sp, r7
 800232a:	bc80      	pop	{r7}
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	40012c00 	.word	0x40012c00
 8002334:	40000400 	.word	0x40000400

08002338 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b084      	sub	sp, #16
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	68db      	ldr	r3, [r3, #12]
 8002346:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	691b      	ldr	r3, [r3, #16]
 800234e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	f003 0302 	and.w	r3, r3, #2
 8002356:	2b00      	cmp	r3, #0
 8002358:	d020      	beq.n	800239c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	f003 0302 	and.w	r3, r3, #2
 8002360:	2b00      	cmp	r3, #0
 8002362:	d01b      	beq.n	800239c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f06f 0202 	mvn.w	r2, #2
 800236c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2201      	movs	r2, #1
 8002372:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	699b      	ldr	r3, [r3, #24]
 800237a:	f003 0303 	and.w	r3, r3, #3
 800237e:	2b00      	cmp	r3, #0
 8002380:	d003      	beq.n	800238a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002382:	6878      	ldr	r0, [r7, #4]
 8002384:	f000 f998 	bl	80026b8 <HAL_TIM_IC_CaptureCallback>
 8002388:	e005      	b.n	8002396 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f000 f98b 	bl	80026a6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002390:	6878      	ldr	r0, [r7, #4]
 8002392:	f000 f99a 	bl	80026ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2200      	movs	r2, #0
 800239a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	f003 0304 	and.w	r3, r3, #4
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d020      	beq.n	80023e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	f003 0304 	and.w	r3, r3, #4
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d01b      	beq.n	80023e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f06f 0204 	mvn.w	r2, #4
 80023b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2202      	movs	r2, #2
 80023be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	699b      	ldr	r3, [r3, #24]
 80023c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d003      	beq.n	80023d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	f000 f972 	bl	80026b8 <HAL_TIM_IC_CaptureCallback>
 80023d4:	e005      	b.n	80023e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023d6:	6878      	ldr	r0, [r7, #4]
 80023d8:	f000 f965 	bl	80026a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023dc:	6878      	ldr	r0, [r7, #4]
 80023de:	f000 f974 	bl	80026ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	f003 0308 	and.w	r3, r3, #8
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d020      	beq.n	8002434 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	f003 0308 	and.w	r3, r3, #8
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d01b      	beq.n	8002434 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f06f 0208 	mvn.w	r2, #8
 8002404:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2204      	movs	r2, #4
 800240a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	69db      	ldr	r3, [r3, #28]
 8002412:	f003 0303 	and.w	r3, r3, #3
 8002416:	2b00      	cmp	r3, #0
 8002418:	d003      	beq.n	8002422 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f000 f94c 	bl	80026b8 <HAL_TIM_IC_CaptureCallback>
 8002420:	e005      	b.n	800242e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	f000 f93f 	bl	80026a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002428:	6878      	ldr	r0, [r7, #4]
 800242a:	f000 f94e 	bl	80026ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2200      	movs	r2, #0
 8002432:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	f003 0310 	and.w	r3, r3, #16
 800243a:	2b00      	cmp	r3, #0
 800243c:	d020      	beq.n	8002480 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	f003 0310 	and.w	r3, r3, #16
 8002444:	2b00      	cmp	r3, #0
 8002446:	d01b      	beq.n	8002480 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f06f 0210 	mvn.w	r2, #16
 8002450:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2208      	movs	r2, #8
 8002456:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	69db      	ldr	r3, [r3, #28]
 800245e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002462:	2b00      	cmp	r3, #0
 8002464:	d003      	beq.n	800246e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f000 f926 	bl	80026b8 <HAL_TIM_IC_CaptureCallback>
 800246c:	e005      	b.n	800247a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f000 f919 	bl	80026a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002474:	6878      	ldr	r0, [r7, #4]
 8002476:	f000 f928 	bl	80026ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2200      	movs	r2, #0
 800247e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	f003 0301 	and.w	r3, r3, #1
 8002486:	2b00      	cmp	r3, #0
 8002488:	d00c      	beq.n	80024a4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	f003 0301 	and.w	r3, r3, #1
 8002490:	2b00      	cmp	r3, #0
 8002492:	d007      	beq.n	80024a4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f06f 0201 	mvn.w	r2, #1
 800249c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f7fe fdec 	bl	800107c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d00c      	beq.n	80024c8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d007      	beq.n	80024c8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80024c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f000 fa6f 	bl	80029a6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d00c      	beq.n	80024ec <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d007      	beq.n	80024ec <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80024e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f000 f8f8 	bl	80026dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	f003 0320 	and.w	r3, r3, #32
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d00c      	beq.n	8002510 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	f003 0320 	and.w	r3, r3, #32
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d007      	beq.n	8002510 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f06f 0220 	mvn.w	r2, #32
 8002508:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f000 fa42 	bl	8002994 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002510:	bf00      	nop
 8002512:	3710      	adds	r7, #16
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}

08002518 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002522:	2300      	movs	r3, #0
 8002524:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800252c:	2b01      	cmp	r3, #1
 800252e:	d101      	bne.n	8002534 <HAL_TIM_ConfigClockSource+0x1c>
 8002530:	2302      	movs	r3, #2
 8002532:	e0b4      	b.n	800269e <HAL_TIM_ConfigClockSource+0x186>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2201      	movs	r2, #1
 8002538:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2202      	movs	r2, #2
 8002540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002552:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800255a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	68ba      	ldr	r2, [r7, #8]
 8002562:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800256c:	d03e      	beq.n	80025ec <HAL_TIM_ConfigClockSource+0xd4>
 800256e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002572:	f200 8087 	bhi.w	8002684 <HAL_TIM_ConfigClockSource+0x16c>
 8002576:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800257a:	f000 8086 	beq.w	800268a <HAL_TIM_ConfigClockSource+0x172>
 800257e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002582:	d87f      	bhi.n	8002684 <HAL_TIM_ConfigClockSource+0x16c>
 8002584:	2b70      	cmp	r3, #112	@ 0x70
 8002586:	d01a      	beq.n	80025be <HAL_TIM_ConfigClockSource+0xa6>
 8002588:	2b70      	cmp	r3, #112	@ 0x70
 800258a:	d87b      	bhi.n	8002684 <HAL_TIM_ConfigClockSource+0x16c>
 800258c:	2b60      	cmp	r3, #96	@ 0x60
 800258e:	d050      	beq.n	8002632 <HAL_TIM_ConfigClockSource+0x11a>
 8002590:	2b60      	cmp	r3, #96	@ 0x60
 8002592:	d877      	bhi.n	8002684 <HAL_TIM_ConfigClockSource+0x16c>
 8002594:	2b50      	cmp	r3, #80	@ 0x50
 8002596:	d03c      	beq.n	8002612 <HAL_TIM_ConfigClockSource+0xfa>
 8002598:	2b50      	cmp	r3, #80	@ 0x50
 800259a:	d873      	bhi.n	8002684 <HAL_TIM_ConfigClockSource+0x16c>
 800259c:	2b40      	cmp	r3, #64	@ 0x40
 800259e:	d058      	beq.n	8002652 <HAL_TIM_ConfigClockSource+0x13a>
 80025a0:	2b40      	cmp	r3, #64	@ 0x40
 80025a2:	d86f      	bhi.n	8002684 <HAL_TIM_ConfigClockSource+0x16c>
 80025a4:	2b30      	cmp	r3, #48	@ 0x30
 80025a6:	d064      	beq.n	8002672 <HAL_TIM_ConfigClockSource+0x15a>
 80025a8:	2b30      	cmp	r3, #48	@ 0x30
 80025aa:	d86b      	bhi.n	8002684 <HAL_TIM_ConfigClockSource+0x16c>
 80025ac:	2b20      	cmp	r3, #32
 80025ae:	d060      	beq.n	8002672 <HAL_TIM_ConfigClockSource+0x15a>
 80025b0:	2b20      	cmp	r3, #32
 80025b2:	d867      	bhi.n	8002684 <HAL_TIM_ConfigClockSource+0x16c>
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d05c      	beq.n	8002672 <HAL_TIM_ConfigClockSource+0x15a>
 80025b8:	2b10      	cmp	r3, #16
 80025ba:	d05a      	beq.n	8002672 <HAL_TIM_ConfigClockSource+0x15a>
 80025bc:	e062      	b.n	8002684 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80025ce:	f000 f96a 	bl	80028a6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80025e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	68ba      	ldr	r2, [r7, #8]
 80025e8:	609a      	str	r2, [r3, #8]
      break;
 80025ea:	e04f      	b.n	800268c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80025fc:	f000 f953 	bl	80028a6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	689a      	ldr	r2, [r3, #8]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800260e:	609a      	str	r2, [r3, #8]
      break;
 8002610:	e03c      	b.n	800268c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800261e:	461a      	mov	r2, r3
 8002620:	f000 f8ca 	bl	80027b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	2150      	movs	r1, #80	@ 0x50
 800262a:	4618      	mov	r0, r3
 800262c:	f000 f921 	bl	8002872 <TIM_ITRx_SetConfig>
      break;
 8002630:	e02c      	b.n	800268c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800263e:	461a      	mov	r2, r3
 8002640:	f000 f8e8 	bl	8002814 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2160      	movs	r1, #96	@ 0x60
 800264a:	4618      	mov	r0, r3
 800264c:	f000 f911 	bl	8002872 <TIM_ITRx_SetConfig>
      break;
 8002650:	e01c      	b.n	800268c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800265e:	461a      	mov	r2, r3
 8002660:	f000 f8aa 	bl	80027b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	2140      	movs	r1, #64	@ 0x40
 800266a:	4618      	mov	r0, r3
 800266c:	f000 f901 	bl	8002872 <TIM_ITRx_SetConfig>
      break;
 8002670:	e00c      	b.n	800268c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4619      	mov	r1, r3
 800267c:	4610      	mov	r0, r2
 800267e:	f000 f8f8 	bl	8002872 <TIM_ITRx_SetConfig>
      break;
 8002682:	e003      	b.n	800268c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	73fb      	strb	r3, [r7, #15]
      break;
 8002688:	e000      	b.n	800268c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800268a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2201      	movs	r2, #1
 8002690:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2200      	movs	r2, #0
 8002698:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800269c:	7bfb      	ldrb	r3, [r7, #15]
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3710      	adds	r7, #16
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}

080026a6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80026a6:	b480      	push	{r7}
 80026a8:	b083      	sub	sp, #12
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80026ae:	bf00      	nop
 80026b0:	370c      	adds	r7, #12
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bc80      	pop	{r7}
 80026b6:	4770      	bx	lr

080026b8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80026c0:	bf00      	nop
 80026c2:	370c      	adds	r7, #12
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bc80      	pop	{r7}
 80026c8:	4770      	bx	lr

080026ca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80026ca:	b480      	push	{r7}
 80026cc:	b083      	sub	sp, #12
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80026d2:	bf00      	nop
 80026d4:	370c      	adds	r7, #12
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bc80      	pop	{r7}
 80026da:	4770      	bx	lr

080026dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80026dc:	b480      	push	{r7}
 80026de:	b083      	sub	sp, #12
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80026e4:	bf00      	nop
 80026e6:	370c      	adds	r7, #12
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bc80      	pop	{r7}
 80026ec:	4770      	bx	lr
	...

080026f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b085      	sub	sp, #20
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	4a2b      	ldr	r2, [pc, #172]	@ (80027b0 <TIM_Base_SetConfig+0xc0>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d007      	beq.n	8002718 <TIM_Base_SetConfig+0x28>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800270e:	d003      	beq.n	8002718 <TIM_Base_SetConfig+0x28>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	4a28      	ldr	r2, [pc, #160]	@ (80027b4 <TIM_Base_SetConfig+0xc4>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d108      	bne.n	800272a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800271e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	68fa      	ldr	r2, [r7, #12]
 8002726:	4313      	orrs	r3, r2
 8002728:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4a20      	ldr	r2, [pc, #128]	@ (80027b0 <TIM_Base_SetConfig+0xc0>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d007      	beq.n	8002742 <TIM_Base_SetConfig+0x52>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002738:	d003      	beq.n	8002742 <TIM_Base_SetConfig+0x52>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4a1d      	ldr	r2, [pc, #116]	@ (80027b4 <TIM_Base_SetConfig+0xc4>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d108      	bne.n	8002754 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002748:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	68db      	ldr	r3, [r3, #12]
 800274e:	68fa      	ldr	r2, [r7, #12]
 8002750:	4313      	orrs	r3, r2
 8002752:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	695b      	ldr	r3, [r3, #20]
 800275e:	4313      	orrs	r3, r2
 8002760:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	68fa      	ldr	r2, [r7, #12]
 8002766:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	689a      	ldr	r2, [r3, #8]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	4a0d      	ldr	r2, [pc, #52]	@ (80027b0 <TIM_Base_SetConfig+0xc0>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d103      	bne.n	8002788 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	691a      	ldr	r2, [r3, #16]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2201      	movs	r2, #1
 800278c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	691b      	ldr	r3, [r3, #16]
 8002792:	f003 0301 	and.w	r3, r3, #1
 8002796:	2b00      	cmp	r3, #0
 8002798:	d005      	beq.n	80027a6 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	691b      	ldr	r3, [r3, #16]
 800279e:	f023 0201 	bic.w	r2, r3, #1
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	611a      	str	r2, [r3, #16]
  }
}
 80027a6:	bf00      	nop
 80027a8:	3714      	adds	r7, #20
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bc80      	pop	{r7}
 80027ae:	4770      	bx	lr
 80027b0:	40012c00 	.word	0x40012c00
 80027b4:	40000400 	.word	0x40000400

080027b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b087      	sub	sp, #28
 80027bc:	af00      	add	r7, sp, #0
 80027be:	60f8      	str	r0, [r7, #12]
 80027c0:	60b9      	str	r1, [r7, #8]
 80027c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	6a1b      	ldr	r3, [r3, #32]
 80027c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	6a1b      	ldr	r3, [r3, #32]
 80027ce:	f023 0201 	bic.w	r2, r3, #1
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	699b      	ldr	r3, [r3, #24]
 80027da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80027e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	011b      	lsls	r3, r3, #4
 80027e8:	693a      	ldr	r2, [r7, #16]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	f023 030a 	bic.w	r3, r3, #10
 80027f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80027f6:	697a      	ldr	r2, [r7, #20]
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	4313      	orrs	r3, r2
 80027fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	693a      	ldr	r2, [r7, #16]
 8002802:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	697a      	ldr	r2, [r7, #20]
 8002808:	621a      	str	r2, [r3, #32]
}
 800280a:	bf00      	nop
 800280c:	371c      	adds	r7, #28
 800280e:	46bd      	mov	sp, r7
 8002810:	bc80      	pop	{r7}
 8002812:	4770      	bx	lr

08002814 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002814:	b480      	push	{r7}
 8002816:	b087      	sub	sp, #28
 8002818:	af00      	add	r7, sp, #0
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	60b9      	str	r1, [r7, #8]
 800281e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	6a1b      	ldr	r3, [r3, #32]
 8002824:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	6a1b      	ldr	r3, [r3, #32]
 800282a:	f023 0210 	bic.w	r2, r3, #16
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	699b      	ldr	r3, [r3, #24]
 8002836:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800283e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	031b      	lsls	r3, r3, #12
 8002844:	693a      	ldr	r2, [r7, #16]
 8002846:	4313      	orrs	r3, r2
 8002848:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002850:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	011b      	lsls	r3, r3, #4
 8002856:	697a      	ldr	r2, [r7, #20]
 8002858:	4313      	orrs	r3, r2
 800285a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	693a      	ldr	r2, [r7, #16]
 8002860:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	697a      	ldr	r2, [r7, #20]
 8002866:	621a      	str	r2, [r3, #32]
}
 8002868:	bf00      	nop
 800286a:	371c      	adds	r7, #28
 800286c:	46bd      	mov	sp, r7
 800286e:	bc80      	pop	{r7}
 8002870:	4770      	bx	lr

08002872 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002872:	b480      	push	{r7}
 8002874:	b085      	sub	sp, #20
 8002876:	af00      	add	r7, sp, #0
 8002878:	6078      	str	r0, [r7, #4]
 800287a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002888:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800288a:	683a      	ldr	r2, [r7, #0]
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	4313      	orrs	r3, r2
 8002890:	f043 0307 	orr.w	r3, r3, #7
 8002894:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	68fa      	ldr	r2, [r7, #12]
 800289a:	609a      	str	r2, [r3, #8]
}
 800289c:	bf00      	nop
 800289e:	3714      	adds	r7, #20
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bc80      	pop	{r7}
 80028a4:	4770      	bx	lr

080028a6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80028a6:	b480      	push	{r7}
 80028a8:	b087      	sub	sp, #28
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	60f8      	str	r0, [r7, #12]
 80028ae:	60b9      	str	r1, [r7, #8]
 80028b0:	607a      	str	r2, [r7, #4]
 80028b2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80028c0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	021a      	lsls	r2, r3, #8
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	431a      	orrs	r2, r3
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	4313      	orrs	r3, r2
 80028ce:	697a      	ldr	r2, [r7, #20]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	697a      	ldr	r2, [r7, #20]
 80028d8:	609a      	str	r2, [r3, #8]
}
 80028da:	bf00      	nop
 80028dc:	371c      	adds	r7, #28
 80028de:	46bd      	mov	sp, r7
 80028e0:	bc80      	pop	{r7}
 80028e2:	4770      	bx	lr

080028e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b085      	sub	sp, #20
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d101      	bne.n	80028fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80028f8:	2302      	movs	r3, #2
 80028fa:	e041      	b.n	8002980 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2201      	movs	r2, #1
 8002900:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2202      	movs	r2, #2
 8002908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002922:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	68fa      	ldr	r2, [r7, #12]
 800292a:	4313      	orrs	r3, r2
 800292c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	68fa      	ldr	r2, [r7, #12]
 8002934:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a14      	ldr	r2, [pc, #80]	@ (800298c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d009      	beq.n	8002954 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002948:	d004      	beq.n	8002954 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a10      	ldr	r2, [pc, #64]	@ (8002990 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d10c      	bne.n	800296e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800295a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	68ba      	ldr	r2, [r7, #8]
 8002962:	4313      	orrs	r3, r2
 8002964:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	68ba      	ldr	r2, [r7, #8]
 800296c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2201      	movs	r2, #1
 8002972:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2200      	movs	r2, #0
 800297a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800297e:	2300      	movs	r3, #0
}
 8002980:	4618      	mov	r0, r3
 8002982:	3714      	adds	r7, #20
 8002984:	46bd      	mov	sp, r7
 8002986:	bc80      	pop	{r7}
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	40012c00 	.word	0x40012c00
 8002990:	40000400 	.word	0x40000400

08002994 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800299c:	bf00      	nop
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bc80      	pop	{r7}
 80029a4:	4770      	bx	lr

080029a6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80029a6:	b480      	push	{r7}
 80029a8:	b083      	sub	sp, #12
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80029ae:	bf00      	nop
 80029b0:	370c      	adds	r7, #12
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bc80      	pop	{r7}
 80029b6:	4770      	bx	lr

080029b8 <memset>:
 80029b8:	4603      	mov	r3, r0
 80029ba:	4402      	add	r2, r0
 80029bc:	4293      	cmp	r3, r2
 80029be:	d100      	bne.n	80029c2 <memset+0xa>
 80029c0:	4770      	bx	lr
 80029c2:	f803 1b01 	strb.w	r1, [r3], #1
 80029c6:	e7f9      	b.n	80029bc <memset+0x4>

080029c8 <__libc_init_array>:
 80029c8:	b570      	push	{r4, r5, r6, lr}
 80029ca:	2600      	movs	r6, #0
 80029cc:	4d0c      	ldr	r5, [pc, #48]	@ (8002a00 <__libc_init_array+0x38>)
 80029ce:	4c0d      	ldr	r4, [pc, #52]	@ (8002a04 <__libc_init_array+0x3c>)
 80029d0:	1b64      	subs	r4, r4, r5
 80029d2:	10a4      	asrs	r4, r4, #2
 80029d4:	42a6      	cmp	r6, r4
 80029d6:	d109      	bne.n	80029ec <__libc_init_array+0x24>
 80029d8:	f000 f81a 	bl	8002a10 <_init>
 80029dc:	2600      	movs	r6, #0
 80029de:	4d0a      	ldr	r5, [pc, #40]	@ (8002a08 <__libc_init_array+0x40>)
 80029e0:	4c0a      	ldr	r4, [pc, #40]	@ (8002a0c <__libc_init_array+0x44>)
 80029e2:	1b64      	subs	r4, r4, r5
 80029e4:	10a4      	asrs	r4, r4, #2
 80029e6:	42a6      	cmp	r6, r4
 80029e8:	d105      	bne.n	80029f6 <__libc_init_array+0x2e>
 80029ea:	bd70      	pop	{r4, r5, r6, pc}
 80029ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80029f0:	4798      	blx	r3
 80029f2:	3601      	adds	r6, #1
 80029f4:	e7ee      	b.n	80029d4 <__libc_init_array+0xc>
 80029f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80029fa:	4798      	blx	r3
 80029fc:	3601      	adds	r6, #1
 80029fe:	e7f2      	b.n	80029e6 <__libc_init_array+0x1e>
 8002a00:	08002a4c 	.word	0x08002a4c
 8002a04:	08002a4c 	.word	0x08002a4c
 8002a08:	08002a4c 	.word	0x08002a4c
 8002a0c:	08002a50 	.word	0x08002a50

08002a10 <_init>:
 8002a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a12:	bf00      	nop
 8002a14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a16:	bc08      	pop	{r3}
 8002a18:	469e      	mov	lr, r3
 8002a1a:	4770      	bx	lr

08002a1c <_fini>:
 8002a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a1e:	bf00      	nop
 8002a20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a22:	bc08      	pop	{r3}
 8002a24:	469e      	mov	lr, r3
 8002a26:	4770      	bx	lr
