{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1400603169763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400603169764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 18:26:09 2014 " "Processing started: Tue May 20 18:26:09 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400603169764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1400603169764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1400603169765 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1400603170611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/kes/arbitrary.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/kes/arbitrary.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arbitrary-behavior " "Found design unit 1: Arbitrary-behavior" {  } { { "../KES/Arbitrary.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/KES/Arbitrary.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172121 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arbitrary " "Found entity 1: Arbitrary" {  } { { "../KES/Arbitrary.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/KES/Arbitrary.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603172121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/kes/instruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/kes/instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_cache_mem-behavior " "Found design unit 1: instruction_cache_mem-behavior" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/KES/INSTRUCTION.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172128 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_cache_mem " "Found entity 1: instruction_cache_mem" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/KES/INSTRUCTION.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603172128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/if_phase/if_phase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/if_phase/if_phase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_PHASE-structural " "Found design unit 1: IF_PHASE-structural" {  } { { "../IF_PHASE/IF_PHASE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/IF_PHASE/IF_PHASE.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172134 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_PHASE " "Found entity 1: IF_PHASE" {  } { { "../IF_PHASE/IF_PHASE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/IF_PHASE/IF_PHASE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603172134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/if_phase/if_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/if_phase/if_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_PC-Behavioral " "Found design unit 1: IF_PC-Behavioral" {  } { { "../IF_PHASE/IF_PC.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/IF_PHASE/IF_PC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172139 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_PC " "Found entity 1: IF_PC" {  } { { "../IF_PHASE/IF_PC.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/IF_PHASE/IF_PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603172139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/if_phase/if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/if_phase/if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID-behavioral " "Found design unit 1: IF_ID-behavioral" {  } { { "../IF_PHASE/IF_ID.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/IF_PHASE/IF_ID.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172145 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "../IF_PHASE/IF_ID.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/IF_PHASE/IF_ID.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603172145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/exe_phase/sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/exe_phase/sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUB-behavioral " "Found design unit 1: SUB-behavioral" {  } { { "../EXE_PHASE/SUB.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/SUB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172150 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUB " "Found entity 1: SUB" {  } { { "../EXE_PHASE/SUB.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/SUB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603172150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/exe_phase/loadstore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/exe_phase/loadstore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LoadStore-behavioral " "Found design unit 1: LoadStore-behavioral" {  } { { "../EXE_PHASE/LoadStore.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/LoadStore.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172155 ""} { "Info" "ISGN_ENTITY_NAME" "1 LoadStore " "Found entity 1: LoadStore" {  } { { "../EXE_PHASE/LoadStore.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/LoadStore.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603172155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/exe_phase/immedopextension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/exe_phase/immedopextension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ImmedOp-arch " "Found design unit 1: ImmedOp-arch" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172163 ""} { "Info" "ISGN_ENTITY_NAME" "1 ImmedOp " "Found entity 1: ImmedOp" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603172163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/exe_phase/exe_phase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/exe_phase/exe_phase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXE_PHASE-structural " "Found design unit 1: EXE_PHASE-structural" {  } { { "../EXE_PHASE/EXE_PHASE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/EXE_PHASE.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172169 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXE_PHASE " "Found entity 1: EXE_PHASE" {  } { { "../EXE_PHASE/EXE_PHASE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/EXE_PHASE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603172169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/exe_phase/csr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/exe_phase/csr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSR-Behavioral " "Found design unit 1: CSR-Behavioral" {  } { { "../EXE_PHASE/CSR.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/CSR.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172179 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSR " "Found entity 1: CSR" {  } { { "../EXE_PHASE/CSR.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/CSR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603172179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/exe_phase/bblinstr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/exe_phase/bblinstr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BBL-behavioral " "Found design unit 1: BBL-behavioral" {  } { { "../EXE_PHASE/BBLinstr.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/BBLinstr.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172185 ""} { "Info" "ISGN_ENTITY_NAME" "1 BBL " "Found entity 1: BBL" {  } { { "../EXE_PHASE/BBLinstr.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/BBLinstr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603172185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/exe_phase/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/exe_phase/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172192 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603172192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/exe_phase/add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/exe_phase/add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD-behavioral " "Found design unit 1: ADD-behavioral" {  } { { "../EXE_PHASE/ADD.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ADD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172198 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "../EXE_PHASE/ADD.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ADD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603172198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/id_phase/id_regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/id_phase/id_regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_file-behavioral " "Found design unit 1: Reg_file-behavioral" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172203 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_file " "Found entity 1: Reg_file" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603172203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/id_phase/id_phase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/id_phase/id_phase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_PHASE-structural " "Found design unit 1: ID_PHASE-structural" {  } { { "../ID_PHASE/ID_PHASE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_PHASE.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172210 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_PHASE " "Found entity 1: ID_PHASE" {  } { { "../ID_PHASE/ID_PHASE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_PHASE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603172210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/id_phase/id_opdecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/id_phase/id_opdecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_OPDecode-behavioral " "Found design unit 1: ID_OPDecode-behavioral" {  } { { "../ID_PHASE/ID_OPDecode.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_OPDecode.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172215 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_OPDecode " "Found entity 1: ID_OPDecode" {  } { { "../ID_PHASE/ID_OPDecode.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_OPDecode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603172215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/id_phase/id_exe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/id_phase/id_exe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EXE-behavioral " "Found design unit 1: ID_EXE-behavioral" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172220 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EXE " "Found entity 1: ID_EXE" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603172220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "package - instr_type.vhd 1 0 " "Found 1 design units, including 0 entities, in source file package - instr_type.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pack " "Found design unit 1: Pack" {  } { { "Package - instr_type.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/CPU/Package - instr_type.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603172229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pipeline-pipe " "Found design unit 1: Pipeline-pipe" {  } { { "CPU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/CPU/CPU.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172235 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pipeline " "Found entity 1: Pipeline" {  } { { "CPU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/CPU/CPU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603172235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603172235 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pipeline " "Elaborating entity \"Pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1400603172335 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUoutEXE CPU.vhd(118) " "Verilog HDL or VHDL warning at CPU.vhd(118): object \"ALUoutEXE\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/CPU/CPU.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400603172361 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "swapAtoB CPU.vhd(119) " "Verilog HDL or VHDL warning at CPU.vhd(119): object \"swapAtoB\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/CPU/CPU.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400603172362 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "swapBtoA CPU.vhd(119) " "Verilog HDL or VHDL warning at CPU.vhd(119): object \"swapBtoA\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/CPU/CPU.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400603172362 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "req_exe CPU.vhd(121) " "VHDL Signal Declaration warning at CPU.vhd(121): used implicit default value for signal \"req_exe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/CPU/CPU.vhd" 121 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1400603172363 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack_exe CPU.vhd(121) " "Verilog HDL or VHDL warning at CPU.vhd(121): object \"ack_exe\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/CPU/CPU.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400603172363 "|Pipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PHASE IF_PHASE:IF_faza " "Elaborating entity \"IF_PHASE\" for hierarchy \"IF_PHASE:IF_faza\"" {  } { { "CPU.vhd" "IF_faza" { Text "D:/fax/VLSI Literatura/Projekat/CPU/CPU.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603172445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC IF_PHASE:IF_faza\|IF_PC:IF_PC_reg " "Elaborating entity \"IF_PC\" for hierarchy \"IF_PHASE:IF_faza\|IF_PC:IF_PC_reg\"" {  } { { "../IF_PHASE/IF_PHASE.vhd" "IF_PC_reg" { Text "D:/fax/VLSI Literatura/Projekat/IF_PHASE/IF_PHASE.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603172493 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INIT IF_PC.vhd(34) " "VHDL Process Statement warning at IF_PC.vhd(34): signal \"INIT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../IF_PHASE/IF_PC.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/IF_PHASE/IF_PC.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603172496 "|Pipeline|IF_PHASE:IF_faza|IF_PC:IF_PC_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_cache_mem IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem " "Elaborating entity \"instruction_cache_mem\" for hierarchy \"IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\"" {  } { { "../IF_PHASE/IF_PHASE.vhd" "instruction_mem" { Text "D:/fax/VLSI Literatura/Projekat/IF_PHASE/IF_PHASE.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603172554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_PHASE:IF_faza\|IF_ID:IF_ID_stanglica " "Elaborating entity \"IF_ID\" for hierarchy \"IF_PHASE:IF_faza\|IF_ID:IF_ID_stanglica\"" {  } { { "../IF_PHASE/IF_PHASE.vhd" "IF_ID_stanglica" { Text "D:/fax/VLSI Literatura/Projekat/IF_PHASE/IF_PHASE.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603172666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_PHASE ID_PHASE:ID_faza " "Elaborating entity \"ID_PHASE\" for hierarchy \"ID_PHASE:ID_faza\"" {  } { { "CPU.vhd" "ID_faza" { Text "D:/fax/VLSI Literatura/Projekat/CPU/CPU.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603172710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_file ID_PHASE:ID_faza\|Reg_file:RegFile " "Elaborating entity \"Reg_file\" for hierarchy \"ID_PHASE:ID_faza\|Reg_file:RegFile\"" {  } { { "../ID_PHASE/ID_PHASE.vhd" "RegFile" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_PHASE.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603172779 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers ID_RegFile.vhd(95) " "VHDL Process Statement warning at ID_RegFile.vhd(95): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603172791 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_addr_Rn ID_RegFile.vhd(95) " "VHDL Process Statement warning at ID_RegFile.vhd(95): signal \"rd_addr_Rn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603172791 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers ID_RegFile.vhd(96) " "VHDL Process Statement warning at ID_RegFile.vhd(96): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603172792 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_addr_Rd ID_RegFile.vhd(96) " "VHDL Process Statement warning at ID_RegFile.vhd(96): signal \"rd_addr_Rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603172792 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers ID_RegFile.vhd(97) " "VHDL Process Statement warning at ID_RegFile.vhd(97): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603172793 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_addr_Rm ID_RegFile.vhd(97) " "VHDL Process Statement warning at ID_RegFile.vhd(97): signal \"rd_addr_Rm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603172793 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers ID_RegFile.vhd(98) " "VHDL Process Statement warning at ID_RegFile.vhd(98): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603172794 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_addr_Rs ID_RegFile.vhd(98) " "VHDL Process Statement warning at ID_RegFile.vhd(98): signal \"rd_addr_Rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603172794 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "registers ID_RegFile.vhd(46) " "VHDL Process Statement warning at ID_RegFile.vhd(46): inferring latch(es) for signal or variable \"registers\", which holds its previous value in one or more paths through the process" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603172795 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_addr_Rn ID_RegFile.vhd(46) " "VHDL Process Statement warning at ID_RegFile.vhd(46): inferring latch(es) for signal or variable \"rd_addr_Rn\", which holds its previous value in one or more paths through the process" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603172804 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_addr_Rd ID_RegFile.vhd(46) " "VHDL Process Statement warning at ID_RegFile.vhd(46): inferring latch(es) for signal or variable \"rd_addr_Rd\", which holds its previous value in one or more paths through the process" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603172804 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_addr_Rm ID_RegFile.vhd(46) " "VHDL Process Statement warning at ID_RegFile.vhd(46): inferring latch(es) for signal or variable \"rd_addr_Rm\", which holds its previous value in one or more paths through the process" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603172805 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_addr_Rs ID_RegFile.vhd(46) " "VHDL Process Statement warning at ID_RegFile.vhd(46): inferring latch(es) for signal or variable \"rd_addr_Rs\", which holds its previous value in one or more paths through the process" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603172805 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rs\[0\] ID_RegFile.vhd(46) " "Inferred latch for \"rd_addr_Rs\[0\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172817 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rs\[1\] ID_RegFile.vhd(46) " "Inferred latch for \"rd_addr_Rs\[1\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172817 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rs\[2\] ID_RegFile.vhd(46) " "Inferred latch for \"rd_addr_Rs\[2\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172818 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rs\[3\] ID_RegFile.vhd(46) " "Inferred latch for \"rd_addr_Rs\[3\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172818 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rm\[0\] ID_RegFile.vhd(46) " "Inferred latch for \"rd_addr_Rm\[0\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172818 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rm\[1\] ID_RegFile.vhd(46) " "Inferred latch for \"rd_addr_Rm\[1\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172819 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rm\[2\] ID_RegFile.vhd(46) " "Inferred latch for \"rd_addr_Rm\[2\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172819 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rm\[3\] ID_RegFile.vhd(46) " "Inferred latch for \"rd_addr_Rm\[3\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172819 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rd\[0\] ID_RegFile.vhd(46) " "Inferred latch for \"rd_addr_Rd\[0\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172820 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rd\[1\] ID_RegFile.vhd(46) " "Inferred latch for \"rd_addr_Rd\[1\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172820 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rd\[2\] ID_RegFile.vhd(46) " "Inferred latch for \"rd_addr_Rd\[2\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172820 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rd\[3\] ID_RegFile.vhd(46) " "Inferred latch for \"rd_addr_Rd\[3\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172821 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rn\[0\] ID_RegFile.vhd(46) " "Inferred latch for \"rd_addr_Rn\[0\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172821 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rn\[1\] ID_RegFile.vhd(46) " "Inferred latch for \"rd_addr_Rn\[1\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172821 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rn\[2\] ID_RegFile.vhd(46) " "Inferred latch for \"rd_addr_Rn\[2\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172822 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rn\[3\] ID_RegFile.vhd(46) " "Inferred latch for \"rd_addr_Rn\[3\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172822 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[0\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[0\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172823 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[1\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[1\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172823 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[2\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[2\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172823 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[3\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[3\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172823 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[4\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[4\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172825 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[5\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[5\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172825 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[6\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[6\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172825 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[7\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[7\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172826 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[8\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[8\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172826 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[9\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[9\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172826 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[10\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[10\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172827 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[11\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[11\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172827 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[12\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[12\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172827 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[13\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[13\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172827 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[14\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[14\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172828 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[15\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[15\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172828 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[16\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[16\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172828 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[17\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[17\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172828 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[18\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[18\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172829 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[19\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[19\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172829 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[20\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[20\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172830 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[21\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[21\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172830 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[22\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[22\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172830 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[23\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[23\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172830 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[24\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[24\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172831 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[25\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[25\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172831 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[26\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[26\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172831 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[27\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[27\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172831 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[28\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[28\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172832 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[29\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[29\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172832 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[30\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[30\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172832 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[31\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[0\]\[31\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172833 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[0\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[0\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172833 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[1\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[1\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172833 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[2\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[2\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172834 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[3\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[3\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172834 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[4\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[4\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172834 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[5\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[5\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172834 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[6\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[6\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172835 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[7\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[7\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172835 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[8\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[8\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172835 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[9\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[9\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172835 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[10\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[10\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172836 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[11\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[11\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172836 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[12\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[12\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172836 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[13\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[13\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172837 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[14\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[14\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172837 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[15\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[15\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172837 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[16\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[16\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172837 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[17\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[17\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172838 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[18\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[18\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172838 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[19\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[19\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172838 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[20\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[20\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172838 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[21\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[21\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172839 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[22\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[22\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172839 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[23\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[23\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172839 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[24\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[24\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172840 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[25\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[25\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172840 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[26\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[26\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172840 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[27\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[27\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172841 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[28\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[28\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172841 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[29\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[29\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172841 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[30\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[30\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172841 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[31\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[1\]\[31\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172842 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[0\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[0\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172842 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[1\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[1\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172842 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[2\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[2\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172843 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[3\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[3\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172843 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[4\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[4\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172843 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[5\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[5\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172844 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[6\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[6\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172844 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[7\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[7\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172844 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[8\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[8\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172844 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[9\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[9\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172845 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[10\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[10\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172845 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[11\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[11\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172845 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[12\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[12\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172846 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[13\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[13\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172846 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[14\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[14\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172846 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[15\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[15\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172846 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[16\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[16\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172847 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[17\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[17\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172847 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[18\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[18\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172847 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[19\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[19\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172847 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[20\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[20\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172848 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[21\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[21\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172848 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[22\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[22\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172848 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[23\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[23\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172848 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[24\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[24\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172849 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[25\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[25\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172849 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[26\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[26\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172850 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[27\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[27\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172850 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[28\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[28\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172850 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[29\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[29\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172850 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[30\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[30\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172851 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[31\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[2\]\[31\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172851 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[0\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[0\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172851 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[1\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[1\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172851 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[2\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[2\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172852 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[3\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[3\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172852 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[4\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[4\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172852 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[5\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[5\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172853 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[6\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[6\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172853 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[7\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[7\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172853 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[8\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[8\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172854 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[9\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[9\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172854 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[10\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[10\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172854 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[11\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[11\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172854 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[12\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[12\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172855 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[13\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[13\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172855 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[14\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[14\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172855 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[15\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[15\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172856 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[16\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[16\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172856 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[17\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[17\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172856 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[18\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[18\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172861 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[19\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[19\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172862 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[20\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[20\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172862 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[21\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[21\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172862 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[22\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[22\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172863 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[23\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[23\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172863 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[24\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[24\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172863 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[25\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[25\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172864 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[26\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[26\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172864 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[27\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[27\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172864 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[28\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[28\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172864 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[29\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[29\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172865 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[30\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[30\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172865 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[31\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[3\]\[31\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172865 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[0\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[0\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172866 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[1\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[1\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172866 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[2\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[2\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172866 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[3\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[3\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172867 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[4\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[4\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172867 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[5\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[5\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172867 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[6\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[6\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172867 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[7\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[7\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172868 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[8\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[8\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172868 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[9\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[9\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172868 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[10\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[10\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172869 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[11\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[11\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172869 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[12\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[12\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172869 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[13\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[13\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172870 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[14\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[14\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172870 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[15\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[15\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172870 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[16\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[16\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172870 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[17\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[17\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172871 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[18\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[18\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172871 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[19\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[19\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172871 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[20\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[20\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172871 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[21\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[21\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172872 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[22\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[22\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172872 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[23\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[23\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172872 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[24\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[24\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172873 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[25\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[25\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172873 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[26\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[26\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172873 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[27\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[27\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172874 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[28\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[28\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172874 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[29\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[29\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172874 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[30\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[30\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172874 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[31\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[4\]\[31\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172875 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[0\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[0\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172875 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[1\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[1\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172875 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[2\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[2\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172876 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[3\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[3\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172876 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[4\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[4\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172876 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[5\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[5\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172877 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[6\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[6\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172877 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[7\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[7\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172877 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[8\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[8\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172878 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[9\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[9\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172878 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[10\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[10\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172878 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[11\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[11\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172879 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[12\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[12\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172879 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[13\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[13\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172879 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[14\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[14\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172880 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[15\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[15\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172880 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[16\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[16\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172880 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[17\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[17\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172880 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[18\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[18\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172881 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[19\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[19\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172881 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[20\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[20\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172881 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[21\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[21\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172882 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[22\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[22\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172882 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[23\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[23\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172882 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[24\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[24\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172883 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[25\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[25\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172883 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[26\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[26\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172883 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[27\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[27\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172883 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[28\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[28\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172884 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[29\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[29\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172884 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[30\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[30\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172885 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[31\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[5\]\[31\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172885 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[0\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[0\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172885 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[1\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[1\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172885 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[2\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[2\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172886 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[3\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[3\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172886 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[4\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[4\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172886 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[5\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[5\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172887 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[6\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[6\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172887 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[7\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[7\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172887 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[8\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[8\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172888 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[9\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[9\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172888 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[10\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[10\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172888 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[11\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[11\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172889 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[12\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[12\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172889 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[13\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[13\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172889 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[14\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[14\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172890 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[15\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[15\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172890 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[16\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[16\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172890 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[17\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[17\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172891 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[18\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[18\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172891 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[19\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[19\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172892 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[20\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[20\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172892 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[21\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[21\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172892 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[22\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[22\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172893 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[23\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[23\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172893 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[24\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[24\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172893 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[25\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[25\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172893 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[26\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[26\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172894 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[27\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[27\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172894 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[28\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[28\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172894 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[29\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[29\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172895 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[30\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[30\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172895 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[31\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[6\]\[31\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172895 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[0\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[0\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172896 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[1\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[1\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172896 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[2\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[2\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172896 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[3\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[3\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172897 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[4\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[4\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172897 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[5\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[5\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172898 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[6\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[6\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172898 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[7\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[7\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172898 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[8\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[8\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172899 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[9\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[9\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172899 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[10\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[10\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172899 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[11\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[11\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172900 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[12\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[12\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172900 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[13\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[13\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172900 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[14\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[14\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172900 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[15\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[15\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172901 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[16\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[16\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172901 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[17\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[17\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172901 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[18\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[18\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172901 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[19\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[19\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172902 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[20\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[20\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172902 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[21\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[21\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172902 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[22\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[22\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172903 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[23\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[23\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172903 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[24\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[24\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172903 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[25\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[25\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172903 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[26\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[26\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172904 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[27\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[27\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172904 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[28\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[28\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172904 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[29\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[29\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172904 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[30\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[30\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172905 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[31\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[7\]\[31\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172905 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[0\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[0\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172905 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[1\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[1\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172906 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[2\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[2\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172906 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[3\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[3\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172906 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[4\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[4\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172906 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[5\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[5\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172907 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[6\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[6\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172907 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[7\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[7\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172907 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[8\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[8\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172908 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[9\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[9\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172908 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[10\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[10\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172908 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[11\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[11\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172909 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[12\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[12\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172909 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[13\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[13\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172909 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[14\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[14\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172910 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[15\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[15\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172911 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[16\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[16\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172911 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[17\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[17\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172911 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[18\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[18\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172912 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[19\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[19\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172912 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[20\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[20\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172912 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[21\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[21\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172913 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[22\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[22\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172913 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[23\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[23\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172913 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[24\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[24\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172913 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[25\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[25\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172914 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[26\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[26\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172914 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[27\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[27\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172914 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[28\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[28\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172915 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[29\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[29\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172915 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[30\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[30\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172915 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[31\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[8\]\[31\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172915 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[0\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[0\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172916 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[1\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[1\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172916 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[2\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[2\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172916 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[3\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[3\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172916 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[4\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[4\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172917 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[5\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[5\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172917 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[6\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[6\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172917 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[7\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[7\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172918 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[8\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[8\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172918 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[9\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[9\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172918 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[10\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[10\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172918 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[11\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[11\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172919 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[12\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[12\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172919 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[13\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[13\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172919 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[14\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[14\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172919 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[15\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[15\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172920 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[16\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[16\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172920 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[17\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[17\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172920 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[18\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[18\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172921 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[19\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[19\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172921 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[20\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[20\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172921 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[21\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[21\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172921 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[22\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[22\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172922 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[23\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[23\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172922 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[24\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[24\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172922 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[25\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[25\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172923 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[26\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[26\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172923 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[27\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[27\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172923 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[28\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[28\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172923 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[29\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[29\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172927 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[30\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[30\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172928 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[31\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[9\]\[31\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172928 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[0\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[0\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172928 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[1\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[1\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172929 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[2\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[2\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172929 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[3\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[3\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172929 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[4\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[4\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172930 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[5\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[5\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172930 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[6\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[6\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172930 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[7\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[7\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172931 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[8\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[8\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172931 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[9\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[9\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172931 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[10\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[10\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172931 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[11\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[11\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172932 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[12\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[12\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172932 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[13\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[13\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172932 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[14\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[14\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172933 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[15\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[15\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172933 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[16\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[16\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172933 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[17\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[17\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172933 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[18\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[18\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172934 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[19\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[19\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172934 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[20\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[20\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172935 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[21\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[21\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172935 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[22\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[22\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172935 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[23\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[23\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172935 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[24\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[24\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172936 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[25\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[25\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172936 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[26\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[26\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172936 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[27\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[27\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172937 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[28\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[28\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172937 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[29\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[29\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172937 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[30\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[30\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172938 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[31\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[10\]\[31\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172938 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[0\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[0\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172938 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[1\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[1\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172939 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[2\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[2\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172939 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[3\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[3\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172939 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[4\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[4\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172939 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[5\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[5\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172940 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[6\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[6\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172940 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[7\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[7\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172940 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[8\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[8\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172942 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[9\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[9\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172942 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[10\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[10\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172943 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[11\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[11\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172943 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[12\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[12\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172943 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[13\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[13\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172944 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[14\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[14\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172944 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[15\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[15\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172944 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[16\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[16\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172944 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[17\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[17\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172945 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[18\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[18\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172945 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[19\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[19\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172946 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[20\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[20\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172946 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[21\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[21\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172946 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[22\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[22\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172946 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[23\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[23\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172947 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[24\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[24\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172947 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[25\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[25\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172947 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[26\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[26\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172948 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[27\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[27\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172948 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[28\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[28\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172948 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[29\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[29\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172948 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[30\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[30\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172949 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[31\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[11\]\[31\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172949 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[0\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[0\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172949 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[1\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[1\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172950 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[2\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[2\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172950 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[3\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[3\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172950 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[4\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[4\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172951 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[5\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[5\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172951 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[6\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[6\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172951 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[7\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[7\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172952 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[8\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[8\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172952 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[9\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[9\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172952 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[10\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[10\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172953 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[11\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[11\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172953 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[12\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[12\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172953 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[13\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[13\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172954 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[14\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[14\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172954 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[15\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[15\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172954 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[16\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[16\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172954 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[17\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[17\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172955 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[18\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[18\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172955 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[19\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[19\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172955 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[20\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[20\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172956 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[21\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[21\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172956 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[22\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[22\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172957 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[23\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[23\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172957 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[24\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[24\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172957 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[25\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[25\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172957 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[26\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[26\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172958 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[27\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[27\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172958 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[28\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[28\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172958 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[29\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[29\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172959 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[30\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[30\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172959 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[31\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[12\]\[31\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172959 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[0\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[0\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172960 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[1\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[1\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172960 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[2\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[2\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172961 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[3\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[3\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172961 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[4\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[4\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172961 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[5\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[5\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172961 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[6\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[6\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172962 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[7\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[7\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172962 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[8\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[8\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172962 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[9\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[9\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172963 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[10\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[10\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172963 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[11\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[11\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172963 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[12\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[12\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172964 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[13\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[13\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172964 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[14\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[14\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172964 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[15\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[15\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172965 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[16\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[16\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172965 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[17\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[17\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172965 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[18\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[18\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172965 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[19\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[19\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172966 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[20\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[20\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172966 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[21\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[21\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172966 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[22\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[22\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172967 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[23\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[23\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172967 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[24\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[24\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172967 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[25\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[25\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172968 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[26\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[26\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172968 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[27\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[27\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172968 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[28\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[28\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172969 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[29\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[29\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172969 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[30\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[30\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172969 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[31\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[13\]\[31\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172969 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[0\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[0\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172970 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[1\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[1\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172970 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[2\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[2\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172971 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[3\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[3\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172971 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[4\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[4\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172971 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[5\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[5\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172971 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[6\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[6\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172972 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[7\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[7\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172972 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[8\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[8\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172972 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[9\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[9\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172973 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[10\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[10\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172973 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[11\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[11\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172973 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[12\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[12\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172973 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[13\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[13\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172974 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[14\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[14\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172974 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[15\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[15\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172975 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[16\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[16\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172975 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[17\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[17\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172975 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[18\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[18\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172976 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[19\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[19\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172976 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[20\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[20\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172976 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[21\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[21\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172977 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[22\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[22\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172977 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[23\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[23\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172977 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[24\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[24\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172978 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[25\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[25\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172978 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[26\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[26\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172978 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[27\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[27\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172979 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[28\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[28\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172979 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[29\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[29\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172979 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[30\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[30\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172980 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[31\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[14\]\[31\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172980 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[0\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[0\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172980 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[1\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[1\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172980 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[2\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[2\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172981 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[3\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[3\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172981 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[4\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[4\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172981 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[5\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[5\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172982 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[6\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[6\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172982 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[7\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[7\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172982 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[8\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[8\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172982 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[9\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[9\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172986 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[10\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[10\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172987 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[11\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[11\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172987 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[12\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[12\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172987 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[13\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[13\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172988 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[14\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[14\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172988 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[15\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[15\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172988 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[16\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[16\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172989 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[17\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[17\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172989 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[18\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[18\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172989 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[19\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[19\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172990 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[20\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[20\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172990 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[21\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[21\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172990 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[22\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[22\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172991 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[23\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[23\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172991 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[24\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[24\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172991 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[25\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[25\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172992 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[26\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[26\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172992 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[27\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[27\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172992 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[28\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[28\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172993 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[29\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[29\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172993 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[30\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[30\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172993 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[31\] ID_RegFile.vhd(46) " "Inferred latch for \"registers\[15\]\[31\]\" at ID_RegFile.vhd(46)" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603172994 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_OPDecode ID_PHASE:ID_faza\|ID_OPDecode:OPDecode " "Elaborating entity \"ID_OPDecode\" for hierarchy \"ID_PHASE:ID_faza\|ID_OPDecode:OPDecode\"" {  } { { "../ID_PHASE/ID_PHASE.vhd" "OPDecode" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_PHASE.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603173251 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instruction ID_OPDecode.vhd(25) " "VHDL Process Statement warning at ID_OPDecode.vhd(25): inferring latch(es) for signal or variable \"instruction\", which holds its previous value in one or more paths through the process" {  } { { "../ID_PHASE/ID_OPDecode.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_OPDecode.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603173272 "|Pipeline|ID_PHASE:ID_faza|ID_OPDecode:OPDecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.S ID_OPDecode.vhd(25) " "Inferred latch for \"instruction.S\" at ID_OPDecode.vhd(25)" {  } { { "../ID_PHASE/ID_OPDecode.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_OPDecode.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173273 "|Pipeline|ID_PHASE:ID_faza|ID_OPDecode:OPDecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.BBL ID_OPDecode.vhd(25) " "Inferred latch for \"instruction.BBL\" at ID_OPDecode.vhd(25)" {  } { { "../ID_PHASE/ID_OPDecode.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_OPDecode.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173274 "|Pipeline|ID_PHASE:ID_faza|ID_OPDecode:OPDecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.LS ID_OPDecode.vhd(25) " "Inferred latch for \"instruction.LS\" at ID_OPDecode.vhd(25)" {  } { { "../ID_PHASE/ID_OPDecode.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_OPDecode.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173274 "|Pipeline|ID_PHASE:ID_faza|ID_OPDecode:OPDecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.DP_I ID_OPDecode.vhd(25) " "Inferred latch for \"instruction.DP_I\" at ID_OPDecode.vhd(25)" {  } { { "../ID_PHASE/ID_OPDecode.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_OPDecode.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173274 "|Pipeline|ID_PHASE:ID_faza|ID_OPDecode:OPDecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.DP_R ID_OPDecode.vhd(25) " "Inferred latch for \"instruction.DP_R\" at ID_OPDecode.vhd(25)" {  } { { "../ID_PHASE/ID_OPDecode.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_OPDecode.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173275 "|Pipeline|ID_PHASE:ID_faza|ID_OPDecode:OPDecode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EXE ID_PHASE:ID_faza\|ID_EXE:ID_EXE_stanglica " "Elaborating entity \"ID_EXE\" for hierarchy \"ID_PHASE:ID_faza\|ID_EXE:ID_EXE_stanglica\"" {  } { { "../ID_PHASE/ID_PHASE.vhd" "ID_EXE_stanglica" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_PHASE.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603173299 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_in ID_EXE.vhd(56) " "VHDL Process Statement warning at ID_EXE.vhd(56): signal \"PC_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173304 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCnew_in ID_EXE.vhd(57) " "VHDL Process Statement warning at ID_EXE.vhd(57): signal \"PCnew_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173304 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rn_in ID_EXE.vhd(58) " "VHDL Process Statement warning at ID_EXE.vhd(58): signal \"Rn_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173305 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rd_in ID_EXE.vhd(59) " "VHDL Process Statement warning at ID_EXE.vhd(59): signal \"Rd_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173322 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rm_in ID_EXE.vhd(60) " "VHDL Process Statement warning at ID_EXE.vhd(60): signal \"Rm_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173322 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rs_in ID_EXE.vhd(61) " "VHDL Process Statement warning at ID_EXE.vhd(61): signal \"Rs_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173331 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction_in ID_EXE.vhd(62) " "VHDL Process Statement warning at ID_EXE.vhd(62): signal \"instruction_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173331 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRin ID_EXE.vhd(63) " "VHDL Process Statement warning at ID_EXE.vhd(63): signal \"IRin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173331 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DP_I_flag_in ID_EXE.vhd(64) " "VHDL Process Statement warning at ID_EXE.vhd(64): signal \"DP_I_flag_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173331 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DP_R_flag_in ID_EXE.vhd(65) " "VHDL Process Statement warning at ID_EXE.vhd(65): signal \"DP_R_flag_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173332 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DP_flag_in ID_EXE.vhd(66) " "VHDL Process Statement warning at ID_EXE.vhd(66): signal \"DP_flag_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173332 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LS_flag_in ID_EXE.vhd(67) " "VHDL Process Statement warning at ID_EXE.vhd(67): signal \"LS_flag_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173332 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BBL_flag_in ID_EXE.vhd(68) " "VHDL Process Statement warning at ID_EXE.vhd(68): signal \"BBL_flag_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173332 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_flag_in ID_EXE.vhd(69) " "VHDL Process Statement warning at ID_EXE.vhd(69): signal \"S_flag_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173333 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_out ID_EXE.vhd(38) " "VHDL Process Statement warning at ID_EXE.vhd(38): inferring latch(es) for signal or variable \"PC_out\", which holds its previous value in one or more paths through the process" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603173337 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCnew_out ID_EXE.vhd(38) " "VHDL Process Statement warning at ID_EXE.vhd(38): inferring latch(es) for signal or variable \"PCnew_out\", which holds its previous value in one or more paths through the process" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603173337 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rn_out ID_EXE.vhd(38) " "VHDL Process Statement warning at ID_EXE.vhd(38): inferring latch(es) for signal or variable \"Rn_out\", which holds its previous value in one or more paths through the process" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603173338 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rd_out ID_EXE.vhd(38) " "VHDL Process Statement warning at ID_EXE.vhd(38): inferring latch(es) for signal or variable \"Rd_out\", which holds its previous value in one or more paths through the process" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603173338 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rm_out ID_EXE.vhd(38) " "VHDL Process Statement warning at ID_EXE.vhd(38): inferring latch(es) for signal or variable \"Rm_out\", which holds its previous value in one or more paths through the process" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603173339 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rs_out ID_EXE.vhd(38) " "VHDL Process Statement warning at ID_EXE.vhd(38): inferring latch(es) for signal or variable \"Rs_out\", which holds its previous value in one or more paths through the process" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603173339 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRout ID_EXE.vhd(38) " "VHDL Process Statement warning at ID_EXE.vhd(38): inferring latch(es) for signal or variable \"IRout\", which holds its previous value in one or more paths through the process" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603173340 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DP_I_flag_out ID_EXE.vhd(38) " "VHDL Process Statement warning at ID_EXE.vhd(38): inferring latch(es) for signal or variable \"DP_I_flag_out\", which holds its previous value in one or more paths through the process" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603173342 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DP_R_flag_out ID_EXE.vhd(38) " "VHDL Process Statement warning at ID_EXE.vhd(38): inferring latch(es) for signal or variable \"DP_R_flag_out\", which holds its previous value in one or more paths through the process" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603173343 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DP_flag_out ID_EXE.vhd(38) " "VHDL Process Statement warning at ID_EXE.vhd(38): inferring latch(es) for signal or variable \"DP_flag_out\", which holds its previous value in one or more paths through the process" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603173343 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LS_flag_out ID_EXE.vhd(38) " "VHDL Process Statement warning at ID_EXE.vhd(38): inferring latch(es) for signal or variable \"LS_flag_out\", which holds its previous value in one or more paths through the process" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603173344 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BBL_flag_out ID_EXE.vhd(38) " "VHDL Process Statement warning at ID_EXE.vhd(38): inferring latch(es) for signal or variable \"BBL_flag_out\", which holds its previous value in one or more paths through the process" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603173344 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_flag_out ID_EXE.vhd(38) " "VHDL Process Statement warning at ID_EXE.vhd(38): inferring latch(es) for signal or variable \"S_flag_out\", which holds its previous value in one or more paths through the process" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603173344 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instruction_out ID_EXE.vhd(38) " "VHDL Process Statement warning at ID_EXE.vhd(38): inferring latch(es) for signal or variable \"instruction_out\", which holds its previous value in one or more paths through the process" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603173344 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_out.S ID_EXE.vhd(38) " "Inferred latch for \"instruction_out.S\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173354 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_out.BBL ID_EXE.vhd(38) " "Inferred latch for \"instruction_out.BBL\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173354 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_out.LS ID_EXE.vhd(38) " "Inferred latch for \"instruction_out.LS\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173354 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_out.DP_I ID_EXE.vhd(38) " "Inferred latch for \"instruction_out.DP_I\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173355 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_out.DP_R ID_EXE.vhd(38) " "Inferred latch for \"instruction_out.DP_R\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173355 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_flag_out ID_EXE.vhd(38) " "Inferred latch for \"S_flag_out\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173356 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BBL_flag_out ID_EXE.vhd(38) " "Inferred latch for \"BBL_flag_out\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173356 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_flag_out ID_EXE.vhd(38) " "Inferred latch for \"LS_flag_out\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173356 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DP_flag_out ID_EXE.vhd(38) " "Inferred latch for \"DP_flag_out\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173356 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DP_R_flag_out ID_EXE.vhd(38) " "Inferred latch for \"DP_R_flag_out\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173357 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DP_I_flag_out ID_EXE.vhd(38) " "Inferred latch for \"DP_I_flag_out\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173357 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[0\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[0\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173357 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[1\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[1\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173358 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[2\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[2\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173358 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[3\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[3\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173358 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[4\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[4\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173359 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[5\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[5\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173360 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[6\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[6\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173361 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[7\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[7\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173361 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[8\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[8\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173362 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[9\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[9\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173362 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[10\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[10\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173362 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[11\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[11\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173362 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[12\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[12\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173363 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[13\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[13\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173363 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[14\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[14\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173363 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[15\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[15\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173363 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[16\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[16\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173364 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[17\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[17\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173364 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[18\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[18\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173364 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[19\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[19\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173365 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[20\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[20\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173365 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[21\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[21\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173365 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[22\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[22\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173366 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[23\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[23\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173366 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[24\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[24\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173366 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[25\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[25\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173366 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[26\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[26\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173368 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[27\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[27\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173368 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[28\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[28\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173368 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[29\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[29\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173369 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[30\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[30\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173369 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[31\] ID_EXE.vhd(38) " "Inferred latch for \"IRout\[31\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173369 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[0\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[0\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173370 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[1\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[1\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173370 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[2\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[2\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173370 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[3\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[3\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173370 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[4\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[4\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173371 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[5\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[5\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173371 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[6\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[6\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173371 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[7\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[7\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173371 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[8\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[8\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173372 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[9\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[9\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173372 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[10\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[10\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173372 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[11\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[11\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173373 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[12\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[12\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173373 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[13\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[13\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173373 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[14\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[14\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173374 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[15\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[15\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173374 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[16\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[16\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173374 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[17\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[17\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173374 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[18\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[18\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173375 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[19\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[19\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173375 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[20\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[20\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173375 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[21\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[21\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173375 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[22\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[22\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173377 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[23\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[23\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173377 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[24\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[24\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173378 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[25\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[25\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173378 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[26\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[26\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173378 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[27\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[27\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173378 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[28\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[28\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173379 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[29\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[29\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173379 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[30\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[30\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173379 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[31\] ID_EXE.vhd(38) " "Inferred latch for \"Rs_out\[31\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173379 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[0\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[0\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173380 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[1\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[1\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173380 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[2\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[2\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173380 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[3\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[3\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173381 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[4\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[4\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173381 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[5\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[5\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173381 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[6\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[6\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173382 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[7\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[7\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173382 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[8\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[8\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173382 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[9\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[9\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173383 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[10\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[10\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173383 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[11\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[11\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173383 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[12\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[12\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173383 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[13\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[13\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173383 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[14\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[14\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173384 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[15\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[15\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173384 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[16\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[16\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173384 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[17\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[17\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173385 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[18\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[18\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173385 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[19\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[19\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173385 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[20\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[20\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173386 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[21\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[21\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173386 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[22\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[22\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173386 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[23\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[23\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173386 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[24\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[24\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173386 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[25\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[25\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173387 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[26\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[26\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173387 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[27\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[27\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173387 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[28\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[28\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173388 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[29\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[29\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173388 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[30\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[30\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173388 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[31\] ID_EXE.vhd(38) " "Inferred latch for \"Rm_out\[31\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173388 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[0\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[0\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173389 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[1\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[1\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173389 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[2\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[2\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173389 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[3\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[3\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173389 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[4\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[4\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173390 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[5\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[5\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173390 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[6\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[6\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173390 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[7\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[7\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173390 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[8\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[8\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173391 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[9\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[9\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173391 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[10\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[10\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173392 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[11\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[11\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173392 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[12\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[12\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173392 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[13\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[13\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173392 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[14\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[14\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173393 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[15\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[15\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173393 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[16\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[16\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173393 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[17\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[17\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173394 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[18\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[18\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173394 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[19\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[19\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173394 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[20\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[20\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173394 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[21\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[21\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173395 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[22\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[22\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173395 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[23\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[23\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173395 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[24\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[24\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173395 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[25\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[25\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173396 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[26\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[26\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173396 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[27\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[27\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173396 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[28\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[28\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173396 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[29\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[29\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173397 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[30\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[30\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173397 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[31\] ID_EXE.vhd(38) " "Inferred latch for \"Rd_out\[31\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173397 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[0\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[0\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173399 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[1\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[1\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173399 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[2\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[2\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173400 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[3\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[3\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173400 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[4\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[4\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173400 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[5\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[5\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173400 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[6\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[6\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173401 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[7\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[7\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173401 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[8\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[8\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173401 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[9\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[9\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173401 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[10\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[10\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173402 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[11\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[11\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173402 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[12\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[12\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173402 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[13\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[13\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173403 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[14\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[14\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173403 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[15\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[15\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173403 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[16\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[16\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173403 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[17\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[17\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173404 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[18\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[18\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173404 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[19\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[19\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173404 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[20\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[20\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173404 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[21\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[21\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173405 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[22\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[22\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173405 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[23\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[23\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173405 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[24\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[24\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173406 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[25\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[25\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173406 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[26\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[26\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173406 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[27\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[27\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173406 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[28\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[28\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173407 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[29\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[29\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173407 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[30\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[30\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173407 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[31\] ID_EXE.vhd(38) " "Inferred latch for \"Rn_out\[31\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173408 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[0\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[0\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173408 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[1\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[1\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173408 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[2\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[2\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173408 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[3\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[3\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173408 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[4\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[4\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173409 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[5\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[5\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173409 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[6\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[6\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173410 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[7\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[7\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173410 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[8\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[8\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173410 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[9\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[9\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173410 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[10\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[10\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173411 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[11\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[11\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173411 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[12\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[12\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173411 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[13\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[13\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173411 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[14\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[14\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173412 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[15\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[15\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173412 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[16\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[16\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173412 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[17\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[17\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173412 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[18\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[18\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173413 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[19\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[19\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173413 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[20\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[20\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173413 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[21\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[21\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173414 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[22\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[22\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173414 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[23\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[23\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173414 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[24\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[24\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173414 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[25\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[25\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173415 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[26\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[26\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173415 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[27\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[27\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173415 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[28\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[28\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173416 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[29\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[29\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173416 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[30\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[30\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173416 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCnew_out\[31\] ID_EXE.vhd(38) " "Inferred latch for \"PCnew_out\[31\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173416 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[0\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[0\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173417 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[1\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[1\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173417 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[2\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[2\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173417 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[3\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[3\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173417 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[4\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[4\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173418 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[5\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[5\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173418 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[6\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[6\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173418 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[7\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[7\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173418 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[8\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[8\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173419 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[9\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[9\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173419 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[10\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[10\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173419 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[11\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[11\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173420 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[12\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[12\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173420 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[13\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[13\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173420 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[14\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[14\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173420 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[15\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[15\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173421 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[16\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[16\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173430 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[17\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[17\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173431 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[18\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[18\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173431 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[19\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[19\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173431 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[20\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[20\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173431 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[21\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[21\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173432 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[22\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[22\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173432 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[23\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[23\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173432 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[24\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[24\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173433 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[25\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[25\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173433 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[26\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[26\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173433 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[27\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[27\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173433 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[28\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[28\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173434 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[29\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[29\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173434 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[30\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[30\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173434 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[31\] ID_EXE.vhd(38) " "Inferred latch for \"PC_out\[31\]\" at ID_EXE.vhd(38)" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173435 "|Pipeline|ID_PHASE:ID_faza|ID_EXE:ID_EXE_stanglica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_PHASE EXE_PHASE:EXE_faza " "Elaborating entity \"EXE_PHASE\" for hierarchy \"EXE_PHASE:EXE_faza\"" {  } { { "CPU.vhd" "EXE_faza" { Text "D:/fax/VLSI Literatura/Projekat/CPU/CPU.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603173489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU EXE_PHASE:EXE_faza\|ALU:ALU_comp " "Elaborating entity \"ALU\" for hierarchy \"EXE_PHASE:EXE_faza\|ALU:ALU_comp\"" {  } { { "../EXE_PHASE/EXE_PHASE.vhd" "ALU_comp" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/EXE_PHASE.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603173577 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DP_flag ALU.vhd(129) " "VHDL Process Statement warning at ALU.vhd(129): signal \"DP_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173593 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DP_R_in ALU.vhd(133) " "VHDL Process Statement warning at ALU.vhd(133): signal \"DP_R_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173593 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DP_I_in ALU.vhd(135) " "VHDL Process Statement warning at ALU.vhd(135): signal \"DP_I_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173594 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(142) " "VHDL Process Statement warning at ALU.vhd(142): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173595 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(142) " "VHDL Process Statement warning at ALU.vhd(142): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173595 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(167) " "VHDL Process Statement warning at ALU.vhd(167): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173595 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(168) " "VHDL Process Statement warning at ALU.vhd(168): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173596 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(175) " "VHDL Process Statement warning at ALU.vhd(175): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173596 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(180) " "VHDL Process Statement warning at ALU.vhd(180): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173596 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a ALU.vhd(122) " "VHDL Process Statement warning at ALU.vhd(122): inferring latch(es) for signal or variable \"a\", which holds its previous value in one or more paths through the process" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603173604 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b ALU.vhd(122) " "VHDL Process Statement warning at ALU.vhd(122): inferring latch(es) for signal or variable \"b\", which holds its previous value in one or more paths through the process" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603173605 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cout ALU.vhd(122) " "VHDL Process Statement warning at ALU.vhd(122): inferring latch(es) for signal or variable \"cout\", which holds its previous value in one or more paths through the process" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603173606 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vout ALU.vhd(122) " "VHDL Process Statement warning at ALU.vhd(122): inferring latch(es) for signal or variable \"vout\", which holds its previous value in one or more paths through the process" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603173610 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "swapAtoB ALU.vhd(122) " "VHDL Process Statement warning at ALU.vhd(122): inferring latch(es) for signal or variable \"swapAtoB\", which holds its previous value in one or more paths through the process" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603173610 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "swapBtoA ALU.vhd(122) " "VHDL Process Statement warning at ALU.vhd(122): inferring latch(es) for signal or variable \"swapBtoA\", which holds its previous value in one or more paths through the process" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603173611 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zout ALU.vhd(122) " "VHDL Process Statement warning at ALU.vhd(122): inferring latch(es) for signal or variable \"zout\", which holds its previous value in one or more paths through the process" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603173611 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nout ALU.vhd(122) " "VHDL Process Statement warning at ALU.vhd(122): inferring latch(es) for signal or variable \"nout\", which holds its previous value in one or more paths through the process" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603173612 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output ALU.vhd(122) " "VHDL Process Statement warning at ALU.vhd(122): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400603173612 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] ALU.vhd(122) " "Inferred latch for \"output\[0\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173632 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] ALU.vhd(122) " "Inferred latch for \"output\[1\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173633 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] ALU.vhd(122) " "Inferred latch for \"output\[2\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173633 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] ALU.vhd(122) " "Inferred latch for \"output\[3\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173634 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] ALU.vhd(122) " "Inferred latch for \"output\[4\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173634 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] ALU.vhd(122) " "Inferred latch for \"output\[5\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173634 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] ALU.vhd(122) " "Inferred latch for \"output\[6\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173635 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] ALU.vhd(122) " "Inferred latch for \"output\[7\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173635 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] ALU.vhd(122) " "Inferred latch for \"output\[8\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173635 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] ALU.vhd(122) " "Inferred latch for \"output\[9\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173635 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] ALU.vhd(122) " "Inferred latch for \"output\[10\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173636 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] ALU.vhd(122) " "Inferred latch for \"output\[11\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173636 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] ALU.vhd(122) " "Inferred latch for \"output\[12\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173636 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] ALU.vhd(122) " "Inferred latch for \"output\[13\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173636 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] ALU.vhd(122) " "Inferred latch for \"output\[14\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173637 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] ALU.vhd(122) " "Inferred latch for \"output\[15\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173637 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[16\] ALU.vhd(122) " "Inferred latch for \"output\[16\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173637 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[17\] ALU.vhd(122) " "Inferred latch for \"output\[17\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173637 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[18\] ALU.vhd(122) " "Inferred latch for \"output\[18\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173638 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[19\] ALU.vhd(122) " "Inferred latch for \"output\[19\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173638 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[20\] ALU.vhd(122) " "Inferred latch for \"output\[20\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173638 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[21\] ALU.vhd(122) " "Inferred latch for \"output\[21\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173638 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[22\] ALU.vhd(122) " "Inferred latch for \"output\[22\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173642 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[23\] ALU.vhd(122) " "Inferred latch for \"output\[23\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173642 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[24\] ALU.vhd(122) " "Inferred latch for \"output\[24\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173642 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[25\] ALU.vhd(122) " "Inferred latch for \"output\[25\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173642 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[26\] ALU.vhd(122) " "Inferred latch for \"output\[26\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173643 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[27\] ALU.vhd(122) " "Inferred latch for \"output\[27\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173643 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[28\] ALU.vhd(122) " "Inferred latch for \"output\[28\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173643 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[29\] ALU.vhd(122) " "Inferred latch for \"output\[29\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173643 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[30\] ALU.vhd(122) " "Inferred latch for \"output\[30\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173644 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[31\] ALU.vhd(122) " "Inferred latch for \"output\[31\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173644 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nout ALU.vhd(122) " "Inferred latch for \"nout\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173644 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zout ALU.vhd(122) " "Inferred latch for \"zout\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173645 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[0\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[0\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173645 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[1\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[1\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173645 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[2\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[2\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173646 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[3\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[3\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173646 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[4\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[4\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173646 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[5\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[5\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173646 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[6\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[6\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173647 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[7\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[7\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173647 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[8\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[8\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173647 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[9\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[9\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173648 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[10\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[10\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173648 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[11\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[11\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173648 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[12\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[12\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173649 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[13\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[13\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173649 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[14\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[14\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173649 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[15\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[15\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173650 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[16\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[16\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173650 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[17\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[17\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173650 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[18\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[18\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173651 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[19\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[19\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173651 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[20\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[20\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173651 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[21\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[21\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173652 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[22\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[22\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173652 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[23\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[23\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173652 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[24\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[24\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173653 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[25\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[25\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173653 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[26\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[26\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173653 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[27\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[27\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173654 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[28\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[28\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173654 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[29\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[29\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173654 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[30\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[30\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173654 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[31\] ALU.vhd(122) " "Inferred latch for \"swapBtoA\[31\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173655 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[0\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[0\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173655 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[1\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[1\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173656 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[2\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[2\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173656 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[3\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[3\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173656 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[4\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[4\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173659 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[5\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[5\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173660 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[6\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[6\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173660 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[7\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[7\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173660 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[8\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[8\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173661 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[9\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[9\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173661 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[10\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[10\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173661 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[11\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[11\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173662 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[12\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[12\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173662 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[13\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[13\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173662 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[14\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[14\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173663 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[15\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[15\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173663 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[16\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[16\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173663 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[17\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[17\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173664 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[18\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[18\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173664 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[19\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[19\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173664 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[20\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[20\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173665 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[21\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[21\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173665 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[22\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[22\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173665 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[23\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[23\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173666 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[24\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[24\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173666 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[25\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[25\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173666 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[26\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[26\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173667 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[27\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[27\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173667 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[28\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[28\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173667 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[29\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[29\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173668 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[30\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[30\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173668 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[31\] ALU.vhd(122) " "Inferred latch for \"swapAtoB\[31\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173668 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vout ALU.vhd(122) " "Inferred latch for \"vout\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173669 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout ALU.vhd(122) " "Inferred latch for \"cout\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173669 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] ALU.vhd(122) " "Inferred latch for \"b\[0\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173669 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] ALU.vhd(122) " "Inferred latch for \"b\[1\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173670 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] ALU.vhd(122) " "Inferred latch for \"b\[2\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173670 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] ALU.vhd(122) " "Inferred latch for \"b\[3\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173670 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[4\] ALU.vhd(122) " "Inferred latch for \"b\[4\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173670 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[5\] ALU.vhd(122) " "Inferred latch for \"b\[5\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173671 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[6\] ALU.vhd(122) " "Inferred latch for \"b\[6\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173671 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[7\] ALU.vhd(122) " "Inferred latch for \"b\[7\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173671 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[8\] ALU.vhd(122) " "Inferred latch for \"b\[8\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173671 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[9\] ALU.vhd(122) " "Inferred latch for \"b\[9\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173672 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[10\] ALU.vhd(122) " "Inferred latch for \"b\[10\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173675 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[11\] ALU.vhd(122) " "Inferred latch for \"b\[11\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173675 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[12\] ALU.vhd(122) " "Inferred latch for \"b\[12\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173675 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[13\] ALU.vhd(122) " "Inferred latch for \"b\[13\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173676 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[14\] ALU.vhd(122) " "Inferred latch for \"b\[14\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173676 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[15\] ALU.vhd(122) " "Inferred latch for \"b\[15\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173676 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[16\] ALU.vhd(122) " "Inferred latch for \"b\[16\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173676 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[17\] ALU.vhd(122) " "Inferred latch for \"b\[17\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173677 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[18\] ALU.vhd(122) " "Inferred latch for \"b\[18\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173677 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[19\] ALU.vhd(122) " "Inferred latch for \"b\[19\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173677 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[20\] ALU.vhd(122) " "Inferred latch for \"b\[20\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173677 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[21\] ALU.vhd(122) " "Inferred latch for \"b\[21\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173678 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[22\] ALU.vhd(122) " "Inferred latch for \"b\[22\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173678 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[23\] ALU.vhd(122) " "Inferred latch for \"b\[23\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173678 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[24\] ALU.vhd(122) " "Inferred latch for \"b\[24\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173679 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[25\] ALU.vhd(122) " "Inferred latch for \"b\[25\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173679 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[26\] ALU.vhd(122) " "Inferred latch for \"b\[26\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173679 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[27\] ALU.vhd(122) " "Inferred latch for \"b\[27\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173679 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[28\] ALU.vhd(122) " "Inferred latch for \"b\[28\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173680 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[29\] ALU.vhd(122) " "Inferred latch for \"b\[29\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173680 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[30\] ALU.vhd(122) " "Inferred latch for \"b\[30\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173680 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[31\] ALU.vhd(122) " "Inferred latch for \"b\[31\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173680 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] ALU.vhd(122) " "Inferred latch for \"a\[0\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173681 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] ALU.vhd(122) " "Inferred latch for \"a\[1\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173681 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] ALU.vhd(122) " "Inferred latch for \"a\[2\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173681 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] ALU.vhd(122) " "Inferred latch for \"a\[3\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173681 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] ALU.vhd(122) " "Inferred latch for \"a\[4\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173681 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[5\] ALU.vhd(122) " "Inferred latch for \"a\[5\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173682 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[6\] ALU.vhd(122) " "Inferred latch for \"a\[6\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173682 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[7\] ALU.vhd(122) " "Inferred latch for \"a\[7\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173682 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[8\] ALU.vhd(122) " "Inferred latch for \"a\[8\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173682 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[9\] ALU.vhd(122) " "Inferred latch for \"a\[9\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173683 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[10\] ALU.vhd(122) " "Inferred latch for \"a\[10\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173683 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[11\] ALU.vhd(122) " "Inferred latch for \"a\[11\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173683 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[12\] ALU.vhd(122) " "Inferred latch for \"a\[12\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173683 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[13\] ALU.vhd(122) " "Inferred latch for \"a\[13\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173683 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[14\] ALU.vhd(122) " "Inferred latch for \"a\[14\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173684 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[15\] ALU.vhd(122) " "Inferred latch for \"a\[15\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173684 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[16\] ALU.vhd(122) " "Inferred latch for \"a\[16\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173684 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[17\] ALU.vhd(122) " "Inferred latch for \"a\[17\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173684 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[18\] ALU.vhd(122) " "Inferred latch for \"a\[18\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173685 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[19\] ALU.vhd(122) " "Inferred latch for \"a\[19\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173685 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[20\] ALU.vhd(122) " "Inferred latch for \"a\[20\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173685 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[21\] ALU.vhd(122) " "Inferred latch for \"a\[21\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173685 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[22\] ALU.vhd(122) " "Inferred latch for \"a\[22\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173686 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[23\] ALU.vhd(122) " "Inferred latch for \"a\[23\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173686 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[24\] ALU.vhd(122) " "Inferred latch for \"a\[24\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173686 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[25\] ALU.vhd(122) " "Inferred latch for \"a\[25\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173686 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[26\] ALU.vhd(122) " "Inferred latch for \"a\[26\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173686 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[27\] ALU.vhd(122) " "Inferred latch for \"a\[27\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173687 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[28\] ALU.vhd(122) " "Inferred latch for \"a\[28\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173687 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[29\] ALU.vhd(122) " "Inferred latch for \"a\[29\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173687 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[30\] ALU.vhd(122) " "Inferred latch for \"a\[30\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173688 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[31\] ALU.vhd(122) " "Inferred latch for \"a\[31\]\" at ALU.vhd(122)" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603173688 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD EXE_PHASE:EXE_faza\|ALU:ALU_comp\|ADD:ADDd " "Elaborating entity \"ADD\" for hierarchy \"EXE_PHASE:EXE_faza\|ALU:ALU_comp\|ADD:ADDd\"" {  } { { "../EXE_PHASE/ALU.vhd" "ADDd" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603173781 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_sum ADD.vhd(32) " "VHDL Process Statement warning at ADD.vhd(32): signal \"i_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/ADD.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ADD.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173784 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp|ADD:ADDd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_sum ADD.vhd(33) " "VHDL Process Statement warning at ADD.vhd(33): signal \"i_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/ADD.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ADD.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173784 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp|ADD:ADDd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_sum ADD.vhd(34) " "VHDL Process Statement warning at ADD.vhd(34): signal \"i_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/ADD.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ADD.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173784 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp|ADD:ADDd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_sum ADD.vhd(35) " "VHDL Process Statement warning at ADD.vhd(35): signal \"i_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/ADD.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ADD.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173784 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp|ADD:ADDd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB EXE_PHASE:EXE_faza\|ALU:ALU_comp\|SUB:SUBb " "Elaborating entity \"SUB\" for hierarchy \"EXE_PHASE:EXE_faza\|ALU:ALU_comp\|SUB:SUBb\"" {  } { { "../EXE_PHASE/ALU.vhd" "SUBb" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603173852 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_sum SUB.vhd(32) " "VHDL Process Statement warning at SUB.vhd(32): signal \"i_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/SUB.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/SUB.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173855 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp|SUB:SUBb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_sum SUB.vhd(33) " "VHDL Process Statement warning at SUB.vhd(33): signal \"i_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/SUB.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/SUB.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173855 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp|SUB:SUBb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_sum SUB.vhd(34) " "VHDL Process Statement warning at SUB.vhd(34): signal \"i_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/SUB.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/SUB.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173856 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp|SUB:SUBb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_sum SUB.vhd(35) " "VHDL Process Statement warning at SUB.vhd(35): signal \"i_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/SUB.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/SUB.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173856 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp|SUB:SUBb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSR EXE_PHASE:EXE_faza\|CSR:CSR_comp " "Elaborating entity \"CSR\" for hierarchy \"EXE_PHASE:EXE_faza\|CSR:CSR_comp\"" {  } { { "../EXE_PHASE/EXE_PHASE.vhd" "CSR_comp" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/EXE_PHASE.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603173885 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input CSR.vhd(33) " "VHDL Process Statement warning at CSR.vhd(33): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/CSR.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/CSR.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173887 "|Pipeline|EXE_PHASE:EXE_faza|CSR:CSR_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CSRreg CSR.vhd(41) " "VHDL Process Statement warning at CSR.vhd(41): signal \"CSRreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/CSR.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/CSR.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603173887 "|Pipeline|EXE_PHASE:EXE_faza|CSR:CSR_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmedOp EXE_PHASE:EXE_faza\|ImmedOp:ImmedOp_comp " "Elaborating entity \"ImmedOp\" for hierarchy \"EXE_PHASE:EXE_faza\|ImmedOp:ImmedOp_comp\"" {  } { { "../EXE_PHASE/EXE_PHASE.vhd" "ImmedOp_comp" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/EXE_PHASE.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603174219 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[0\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[0\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174222 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[1\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[1\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174222 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[2\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[2\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174222 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[3\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[3\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174223 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[4\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[4\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174226 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[5\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[5\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174226 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[6\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[6\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174226 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[7\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[7\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174226 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[8\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[8\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174227 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[9\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[9\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174256 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[10\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[10\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174256 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[11\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[11\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174269 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[12\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[12\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174269 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[13\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[13\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174270 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[14\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[14\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174270 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[15\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[15\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174270 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[16\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[16\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174270 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[17\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[17\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174271 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[18\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[18\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174271 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[19\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[19\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174271 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[20\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[20\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174271 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[21\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[21\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174271 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[22\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[22\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174272 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[23\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[23\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174272 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[24\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[24\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174272 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[25\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[25\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174272 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[26\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[26\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174273 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[27\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[27\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174273 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[28\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[28\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174276 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[29\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[29\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174276 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[30\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[30\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174276 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[31\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[31\]\" at ImmedOpExtension.vhd(22)" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400603174276 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadStore EXE_PHASE:EXE_faza\|LoadStore:LoadStore_comp " "Elaborating entity \"LoadStore\" for hierarchy \"EXE_PHASE:EXE_faza\|LoadStore:LoadStore_comp\"" {  } { { "../EXE_PHASE/EXE_PHASE.vhd" "LoadStore_comp" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/EXE_PHASE.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603174309 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "LoadStore " "Entity \"LoadStore\" contains only dangling pins" {  } { { "../EXE_PHASE/EXE_PHASE.vhd" "LoadStore_comp" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/EXE_PHASE.vhd" 140 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1400603174357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BBL EXE_PHASE:EXE_faza\|BBL:BBL_comp " "Elaborating entity \"BBL\" for hierarchy \"EXE_PHASE:EXE_faza\|BBL:BBL_comp\"" {  } { { "../EXE_PHASE/EXE_PHASE.vhd" "BBL_comp" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/EXE_PHASE.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603174376 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address BBLinstr.vhd(29) " "Verilog HDL or VHDL warning at BBLinstr.vhd(29): object \"address\" assigned a value but never read" {  } { { "../EXE_PHASE/BBLinstr.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400603174378 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BBL_flag BBLinstr.vhd(32) " "VHDL Process Statement warning at BBLinstr.vhd(32): signal \"BBL_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/BBLinstr.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/BBLinstr.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603174378 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRin BBLinstr.vhd(33) " "VHDL Process Statement warning at BBLinstr.vhd(33): signal \"IRin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/BBLinstr.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/BBLinstr.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603174379 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CSR BBLinstr.vhd(33) " "VHDL Process Statement warning at BBLinstr.vhd(33): signal \"CSR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/BBLinstr.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/BBLinstr.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603174379 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRin BBLinstr.vhd(34) " "VHDL Process Statement warning at BBLinstr.vhd(34): signal \"IRin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/BBLinstr.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/BBLinstr.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603174379 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CSR BBLinstr.vhd(34) " "VHDL Process Statement warning at BBLinstr.vhd(34): signal \"CSR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/BBLinstr.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/BBLinstr.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603174379 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRin BBLinstr.vhd(35) " "VHDL Process Statement warning at BBLinstr.vhd(35): signal \"IRin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/BBLinstr.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/BBLinstr.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603174380 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CSR BBLinstr.vhd(35) " "VHDL Process Statement warning at BBLinstr.vhd(35): signal \"CSR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/BBLinstr.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/BBLinstr.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603174380 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRin BBLinstr.vhd(36) " "VHDL Process Statement warning at BBLinstr.vhd(36): signal \"IRin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/BBLinstr.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/BBLinstr.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603174380 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRin BBLinstr.vhd(38) " "VHDL Process Statement warning at BBLinstr.vhd(38): signal \"IRin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/BBLinstr.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/BBLinstr.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603174381 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCnew BBLinstr.vhd(40) " "VHDL Process Statement warning at BBLinstr.vhd(40): signal \"PCnew\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../EXE_PHASE/BBLinstr.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/BBLinstr.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400603174381 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WSGN_EMPTY_SHELL" "BBL " "Entity \"BBL\" contains only dangling pins" {  } { { "../EXE_PHASE/EXE_PHASE.vhd" "BBL_comp" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/EXE_PHASE.vhd" 148 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1400603174385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arbitrary Arbitrary:Arbitrator " "Elaborating entity \"Arbitrary\" for hierarchy \"Arbitrary:Arbitrator\"" {  } { { "CPU.vhd" "Arbitrator" { Text "D:/fax/VLSI Literatura/Projekat/CPU/CPU.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603174431 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|tag_rtl_0 " "Inferred RAM node \"IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|tag_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1400603174952 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|tag_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|tag_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400603175128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 26 " "Parameter WIDTH_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400603175128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400603175128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400603175128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 26 " "Parameter WIDTH_B set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400603175128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400603175128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400603175128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400603175128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400603175128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400603175128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400603175128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400603175128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400603175128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400603175128 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1400603175128 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1400603175128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|altsyncram:tag_rtl_0 " "Elaborated megafunction instantiation \"IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|altsyncram:tag_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400603175312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|altsyncram:tag_rtl_0 " "Instantiated megafunction \"IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|altsyncram:tag_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603175312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 26 " "Parameter \"WIDTH_A\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603175312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603175312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603175312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 26 " "Parameter \"WIDTH_B\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603175312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603175312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603175312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603175312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603175312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603175312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603175312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603175312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603175312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400603175312 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400603175312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jnd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jnd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jnd1 " "Found entity 1: altsyncram_jnd1" {  } { { "db/altsyncram_jnd1.tdf" "" { Text "D:/fax/VLSI Literatura/Projekat/CPU/db/altsyncram_jnd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603175466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603175466 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1400603177150 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400603177150 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCinit\[0\] " "No output dependent on input pin \"PCinit\[0\]\"" {  } { { "CPU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/CPU/CPU.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400603177822 "|Pipeline|PCinit[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCinit\[1\] " "No output dependent on input pin \"PCinit\[1\]\"" {  } { { "CPU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/CPU/CPU.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400603177822 "|Pipeline|PCinit[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wrEnable " "No output dependent on input pin \"wrEnable\"" {  } { { "CPU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/CPU/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400603177822 "|Pipeline|wrEnable"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1400603177822 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "346 " "Implemented 346 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1400603177825 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1400603177825 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1400603177825 ""} { "Info" "ICUT_CUT_TM_LCELLS" "218 " "Implemented 218 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1400603177825 ""} { "Info" "ICUT_CUT_TM_RAMS" "26 " "Implemented 26 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1400603177825 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1400603177825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400603178163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 20 18:26:18 2014 " "Processing ended: Tue May 20 18:26:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400603178163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400603178163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400603178163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400603178163 ""}
