{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 01:53:38 2017 " "Info: Processing started: Tue Mar 14 01:53:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TOP_SCOMP -c TOP_SCOMP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TOP_SCOMP -c TOP_SCOMP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 memory SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a4~porta_address_reg9 register SCOMP:inst\|AC\[11\] 7.145 ns " "Info: Slack time is 7.145 ns for clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" between source memory \"SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a4~porta_address_reg9\" and destination register \"SCOMP:inst\|AC\[11\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "52.51 MHz 19.044 ns " "Info: Fmax is 52.51 MHz (period= 19.044 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "16.430 ns + Largest memory register " "Info: + Largest memory to register requirement is 16.430 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "16.667 ns + " "Info: + Setup relationship between source and destination is 16.667 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 30.975 ns " "Info: + Latch edge is 30.975 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst1\|altpll:altpll_component\|_clk0 33.333 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" is 33.333 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 14.308 ns " "Info: - Launch edge is 14.308 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst1\|altpll:altpll_component\|_clk0 33.333 ns 14.308 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" is 33.333 ns with inverted offset of 14.308 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.064 ns + Largest " "Info: + Largest clock skew is -0.064 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 destination 2.641 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" to destination register is 2.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.641 ns SCOMP:inst\|AC\[11\] 3 REG LCFF_X47_Y24_N17 9 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X47_Y24_N17; Fanout = 9; REG Node = 'SCOMP:inst\|AC\[11\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.550 ns" { altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[11] } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.104 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.104 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.641 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[11] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.641 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|AC[11] {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 source 2.705 ns - Longest memory " "Info: - Longest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" to source memory is 2.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.661 ns) 2.705 ns SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a4~porta_address_reg9 3 MEM M4K_X52_Y22 4 " "Info: 3: + IC(0.953 ns) + CELL(0.661 ns) = 2.705 ns; Loc. = M4K_X52_Y22; Fanout = 4; MEM Node = 'SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a4~porta_address_reg9'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.614 ns" { altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_23t3.tdf" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/db/altsyncram_23t3.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.44 % ) " "Info: Total cell delay = 0.661 ns ( 24.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.044 ns ( 75.56 % ) " "Info: Total interconnect delay = 2.044 ns ( 75.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.705 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.705 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 1.091ns 0.953ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.641 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[11] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.641 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|AC[11] {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.705 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.705 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 1.091ns 0.953ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_23t3.tdf" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/db/altsyncram_23t3.tdf" 120 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.641 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[11] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.641 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|AC[11] {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.705 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.705 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 1.091ns 0.953ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.285 ns - Longest memory register " "Info: - Longest memory to register delay is 9.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a4~porta_address_reg9 1 MEM M4K_X52_Y22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y22; Fanout = 4; MEM Node = 'SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a4~porta_address_reg9'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_23t3.tdf" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/db/altsyncram_23t3.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|q_a\[4\] 2 MEM M4K_X52_Y22 6 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y22; Fanout = 6; MEM Node = 'SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|q_a\[4\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a4~porta_address_reg9 SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_23t3.tdf" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/db/altsyncram_23t3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.150 ns) 4.104 ns SCOMP:inst\|Add1~31 3 COMB LCCOMB_X49_Y25_N12 1 " "Info: 3: + IC(0.961 ns) + CELL(0.150 ns) = 4.104 ns; Loc. = LCCOMB_X49_Y25_N12; Fanout = 1; COMB Node = 'SCOMP:inst\|Add1~31'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.111 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[4] SCOMP:inst|Add1~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.149 ns) 4.513 ns SCOMP:inst\|Add1~32 4 COMB LCCOMB_X49_Y25_N22 2 " "Info: 4: + IC(0.260 ns) + CELL(0.149 ns) = 4.513 ns; Loc. = LCCOMB_X49_Y25_N22; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~32'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.409 ns" { SCOMP:inst|Add1~31 SCOMP:inst|Add1~32 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.414 ns) 5.664 ns SCOMP:inst\|Add1~56 5 COMB LCCOMB_X49_Y24_N26 2 " "Info: 5: + IC(0.737 ns) + CELL(0.414 ns) = 5.664 ns; Loc. = LCCOMB_X49_Y24_N26; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~56'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.151 ns" { SCOMP:inst|Add1~32 SCOMP:inst|Add1~56 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.735 ns SCOMP:inst\|Add1~58 6 COMB LCCOMB_X49_Y24_N28 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 5.735 ns; Loc. = LCCOMB_X49_Y24_N28; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~58'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst|Add1~56 SCOMP:inst|Add1~58 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 5.881 ns SCOMP:inst\|Add1~60 7 COMB LCCOMB_X49_Y24_N30 2 " "Info: 7: + IC(0.000 ns) + CELL(0.146 ns) = 5.881 ns; Loc. = LCCOMB_X49_Y24_N30; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~60'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.146 ns" { SCOMP:inst|Add1~58 SCOMP:inst|Add1~60 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.952 ns SCOMP:inst\|Add1~62 8 COMB LCCOMB_X49_Y23_N0 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.952 ns; Loc. = LCCOMB_X49_Y23_N0; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~62'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst|Add1~60 SCOMP:inst|Add1~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.023 ns SCOMP:inst\|Add1~64 9 COMB LCCOMB_X49_Y23_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 6.023 ns; Loc. = LCCOMB_X49_Y23_N2; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~64'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst|Add1~62 SCOMP:inst|Add1~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.094 ns SCOMP:inst\|Add1~66 10 COMB LCCOMB_X49_Y23_N4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.094 ns; Loc. = LCCOMB_X49_Y23_N4; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~66'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst|Add1~64 SCOMP:inst|Add1~66 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.165 ns SCOMP:inst\|Add1~68 11 COMB LCCOMB_X49_Y23_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.165 ns; Loc. = LCCOMB_X49_Y23_N6; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~68'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst|Add1~66 SCOMP:inst|Add1~68 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.575 ns SCOMP:inst\|Add1~69 12 COMB LCCOMB_X49_Y23_N8 1 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 6.575 ns; Loc. = LCCOMB_X49_Y23_N8; Fanout = 1; COMB Node = 'SCOMP:inst\|Add1~69'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { SCOMP:inst|Add1~68 SCOMP:inst|Add1~69 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 7.102 ns SCOMP:inst\|Selector15~5 13 COMB LCCOMB_X49_Y23_N28 1 " "Info: 13: + IC(0.252 ns) + CELL(0.275 ns) = 7.102 ns; Loc. = LCCOMB_X49_Y23_N28; Fanout = 1; COMB Node = 'SCOMP:inst\|Selector15~5'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.527 ns" { SCOMP:inst|Add1~69 SCOMP:inst|Selector15~5 } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.438 ns) 8.527 ns SCOMP:inst\|Selector15~6 14 COMB LCCOMB_X47_Y24_N30 1 " "Info: 14: + IC(0.987 ns) + CELL(0.438 ns) = 8.527 ns; Loc. = LCCOMB_X47_Y24_N30; Fanout = 1; COMB Node = 'SCOMP:inst\|Selector15~6'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.425 ns" { SCOMP:inst|Selector15~5 SCOMP:inst|Selector15~6 } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 9.201 ns SCOMP:inst\|Selector15~7 15 COMB LCCOMB_X47_Y24_N16 1 " "Info: 15: + IC(0.254 ns) + CELL(0.420 ns) = 9.201 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 1; COMB Node = 'SCOMP:inst\|Selector15~7'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.674 ns" { SCOMP:inst|Selector15~6 SCOMP:inst|Selector15~7 } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.285 ns SCOMP:inst\|AC\[11\] 16 REG LCFF_X47_Y24_N17 9 " "Info: 16: + IC(0.000 ns) + CELL(0.084 ns) = 9.285 ns; Loc. = LCFF_X47_Y24_N17; Fanout = 9; REG Node = 'SCOMP:inst\|AC\[11\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst|Selector15~7 SCOMP:inst|AC[11] } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.834 ns ( 62.83 % ) " "Info: Total cell delay = 5.834 ns ( 62.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.451 ns ( 37.17 % ) " "Info: Total interconnect delay = 3.451 ns ( 37.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "9.285 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a4~porta_address_reg9 SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[4] SCOMP:inst|Add1~31 SCOMP:inst|Add1~32 SCOMP:inst|Add1~56 SCOMP:inst|Add1~58 SCOMP:inst|Add1~60 SCOMP:inst|Add1~62 SCOMP:inst|Add1~64 SCOMP:inst|Add1~66 SCOMP:inst|Add1~68 SCOMP:inst|Add1~69 SCOMP:inst|Selector15~5 SCOMP:inst|Selector15~6 SCOMP:inst|Selector15~7 SCOMP:inst|AC[11] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "9.285 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a4~porta_address_reg9 {} SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[4] {} SCOMP:inst|Add1~31 {} SCOMP:inst|Add1~32 {} SCOMP:inst|Add1~56 {} SCOMP:inst|Add1~58 {} SCOMP:inst|Add1~60 {} SCOMP:inst|Add1~62 {} SCOMP:inst|Add1~64 {} SCOMP:inst|Add1~66 {} SCOMP:inst|Add1~68 {} SCOMP:inst|Add1~69 {} SCOMP:inst|Selector15~5 {} SCOMP:inst|Selector15~6 {} SCOMP:inst|Selector15~7 {} SCOMP:inst|AC[11] {} } { 0.000ns 0.000ns 0.961ns 0.260ns 0.737ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.252ns 0.987ns 0.254ns 0.000ns } { 0.000ns 2.993ns 0.150ns 0.149ns 0.414ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.438ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.641 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[11] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.641 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|AC[11] {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.705 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.705 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 1.091ns 0.953ns } { 0.000ns 0.000ns 0.661ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "9.285 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a4~porta_address_reg9 SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[4] SCOMP:inst|Add1~31 SCOMP:inst|Add1~32 SCOMP:inst|Add1~56 SCOMP:inst|Add1~58 SCOMP:inst|Add1~60 SCOMP:inst|Add1~62 SCOMP:inst|Add1~64 SCOMP:inst|Add1~66 SCOMP:inst|Add1~68 SCOMP:inst|Add1~69 SCOMP:inst|Selector15~5 SCOMP:inst|Selector15~6 SCOMP:inst|Selector15~7 SCOMP:inst|AC[11] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "9.285 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a4~porta_address_reg9 {} SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[4] {} SCOMP:inst|Add1~31 {} SCOMP:inst|Add1~32 {} SCOMP:inst|Add1~56 {} SCOMP:inst|Add1~58 {} SCOMP:inst|Add1~60 {} SCOMP:inst|Add1~62 {} SCOMP:inst|Add1~64 {} SCOMP:inst|Add1~66 {} SCOMP:inst|Add1~68 {} SCOMP:inst|Add1~69 {} SCOMP:inst|Selector15~5 {} SCOMP:inst|Selector15~6 {} SCOMP:inst|Selector15~7 {} SCOMP:inst|AC[11] {} } { 0.000ns 0.000ns 0.961ns 0.260ns 0.737ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.252ns 0.987ns 0.254ns 0.000ns } { 0.000ns 2.993ns 0.150ns 0.149ns 0.414ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.438ns 0.420ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_50 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 register SCOMP:inst\|IO_WRITE_INT register SCOMP:inst\|IO_WRITE_INT 391 ps " "Info: Minimum slack time is 391 ps for clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" between source register \"SCOMP:inst\|IO_WRITE_INT\" and destination register \"SCOMP:inst\|IO_WRITE_INT\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCOMP:inst\|IO_WRITE_INT 1 REG LCFF_X47_Y25_N17 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y25_N17; Fanout = 17; REG Node = 'SCOMP:inst\|IO_WRITE_INT'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SCOMP:inst|IO_WRITE_INT } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns SCOMP:inst\|Selector27~0 2 COMB LCCOMB_X47_Y25_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X47_Y25_N16; Fanout = 1; COMB Node = 'SCOMP:inst\|Selector27~0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { SCOMP:inst|IO_WRITE_INT SCOMP:inst|Selector27~0 } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns SCOMP:inst\|IO_WRITE_INT 3 REG LCFF_X47_Y25_N17 17 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X47_Y25_N17; Fanout = 17; REG Node = 'SCOMP:inst\|IO_WRITE_INT'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst|Selector27~0 SCOMP:inst|IO_WRITE_INT } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { SCOMP:inst|IO_WRITE_INT SCOMP:inst|Selector27~0 SCOMP:inst|IO_WRITE_INT } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { SCOMP:inst|IO_WRITE_INT {} SCOMP:inst|Selector27~0 {} SCOMP:inst|IO_WRITE_INT {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst1\|altpll:altpll_component\|_clk0 33.333 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" is 33.333 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst1\|altpll:altpll_component\|_clk0 33.333 ns -2.358 ns  50 " "Info: Clock period of Source clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" is 33.333 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 destination 2.635 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" to destination register is 2.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 2.635 ns SCOMP:inst\|IO_WRITE_INT 3 REG LCFF_X47_Y25_N17 17 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X47_Y25_N17; Fanout = 17; REG Node = 'SCOMP:inst\|IO_WRITE_INT'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.544 ns" { altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IO_WRITE_INT } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.38 % ) " "Info: Total cell delay = 0.537 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.098 ns ( 79.62 % ) " "Info: Total interconnect delay = 2.098 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.635 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IO_WRITE_INT } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.635 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IO_WRITE_INT {} } { 0.000ns 1.091ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 source 2.635 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" to source register is 2.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 2.635 ns SCOMP:inst\|IO_WRITE_INT 3 REG LCFF_X47_Y25_N17 17 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X47_Y25_N17; Fanout = 17; REG Node = 'SCOMP:inst\|IO_WRITE_INT'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.544 ns" { altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IO_WRITE_INT } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.38 % ) " "Info: Total cell delay = 0.537 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.098 ns ( 79.62 % ) " "Info: Total interconnect delay = 2.098 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.635 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IO_WRITE_INT } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.635 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IO_WRITE_INT {} } { 0.000ns 1.091ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.635 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IO_WRITE_INT } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.635 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IO_WRITE_INT {} } { 0.000ns 1.091ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.635 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IO_WRITE_INT {} } { 0.000ns 1.091ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 69 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 69 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.635 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IO_WRITE_INT } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.635 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IO_WRITE_INT {} } { 0.000ns 1.091ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.635 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IO_WRITE_INT {} } { 0.000ns 1.091ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { SCOMP:inst|IO_WRITE_INT SCOMP:inst|Selector27~0 SCOMP:inst|IO_WRITE_INT } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { SCOMP:inst|IO_WRITE_INT {} SCOMP:inst|Selector27~0 {} SCOMP:inst|IO_WRITE_INT {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.635 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IO_WRITE_INT } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.635 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IO_WRITE_INT {} } { 0.000ns 1.091ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.635 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IO_WRITE_INT {} } { 0.000ns 1.091ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SCOMP:inst\|IR\[4\] KEY\[0\] CLOCK_50 9.085 ns register " "Info: tsu for register \"SCOMP:inst\|IR\[4\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 9.085 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.400 ns + Longest pin register " "Info: + Longest pin to register delay is 9.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 43 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 43; PIN Node = 'KEY\[0\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 520 40 208 536 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.505 ns) + CELL(0.150 ns) 7.517 ns SCOMP:inst\|IR\[9\]~0 2 COMB LCCOMB_X50_Y25_N4 16 " "Info: 2: + IC(6.505 ns) + CELL(0.150 ns) = 7.517 ns; Loc. = LCCOMB_X50_Y25_N4; Fanout = 16; COMB Node = 'SCOMP:inst\|IR\[9\]~0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "6.655 ns" { KEY[0] SCOMP:inst|IR[9]~0 } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.660 ns) 9.400 ns SCOMP:inst\|IR\[4\] 3 REG LCFF_X51_Y23_N5 54 " "Info: 3: + IC(1.223 ns) + CELL(0.660 ns) = 9.400 ns; Loc. = LCFF_X51_Y23_N5; Fanout = 54; REG Node = 'SCOMP:inst\|IR\[4\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.883 ns" { SCOMP:inst|IR[9]~0 SCOMP:inst|IR[4] } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 17.79 % ) " "Info: Total cell delay = 1.672 ns ( 17.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.728 ns ( 82.21 % ) " "Info: Total interconnect delay = 7.728 ns ( 82.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "9.400 ns" { KEY[0] SCOMP:inst|IR[9]~0 SCOMP:inst|IR[4] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "9.400 ns" { KEY[0] {} KEY[0]~combout {} SCOMP:inst|IR[9]~0 {} SCOMP:inst|IR[4] {} } { 0.000ns 0.000ns 6.505ns 1.223ns } { 0.000ns 0.862ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst1\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 248 56 224 264 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 destination 2.637 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" to destination register is 2.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 2.637 ns SCOMP:inst\|IR\[4\] 3 REG LCFF_X51_Y23_N5 54 " "Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 2.637 ns; Loc. = LCFF_X51_Y23_N5; Fanout = 54; REG Node = 'SCOMP:inst\|IR\[4\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.546 ns" { altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IR[4] } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.36 % ) " "Info: Total cell delay = 0.537 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 79.64 % ) " "Info: Total interconnect delay = 2.100 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.637 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IR[4] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.637 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IR[4] {} } { 0.000ns 1.091ns 1.009ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "9.400 ns" { KEY[0] SCOMP:inst|IR[9]~0 SCOMP:inst|IR[4] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "9.400 ns" { KEY[0] {} KEY[0]~combout {} SCOMP:inst|IR[9]~0 {} SCOMP:inst|IR[4] {} } { 0.000ns 0.000ns 6.505ns 1.223ns } { 0.000ns 0.862ns 0.150ns 0.660ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.637 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IR[4] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.637 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IR[4] {} } { 0.000ns 1.091ns 1.009ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 MDR\[14\] SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a12~porta_we_reg 10.154 ns memory " "Info: tco from clock \"CLOCK_50\" to destination pin \"MDR\[14\]\" through memory \"SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a12~porta_we_reg\" is 10.154 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst1\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 248 56 224 264 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 source 2.701 ns + Longest memory " "Info: + Longest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" to source memory is 2.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.661 ns) 2.701 ns SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a12~porta_we_reg 3 MEM M4K_X52_Y23 4 " "Info: 3: + IC(0.949 ns) + CELL(0.661 ns) = 2.701 ns; Loc. = M4K_X52_Y23; Fanout = 4; MEM Node = 'SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a12~porta_we_reg'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.610 ns" { altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a12~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_23t3.tdf" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/db/altsyncram_23t3.tdf" 288 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.47 % ) " "Info: Total cell delay = 0.661 ns ( 24.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.040 ns ( 75.53 % ) " "Info: Total interconnect delay = 2.040 ns ( 75.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.701 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a12~porta_we_reg } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.701 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a12~porta_we_reg {} } { 0.000ns 1.091ns 0.949ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_23t3.tdf" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/db/altsyncram_23t3.tdf" 288 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.602 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a12~porta_we_reg 1 MEM M4K_X52_Y23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y23; Fanout = 4; MEM Node = 'SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a12~porta_we_reg'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a12~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_23t3.tdf" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/db/altsyncram_23t3.tdf" 288 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|q_a\[14\] 2 MEM M4K_X52_Y23 5 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y23; Fanout = 5; MEM Node = 'SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|q_a\[14\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a12~porta_we_reg SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[14] } "NODE_NAME" } } { "db/altsyncram_23t3.tdf" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/db/altsyncram_23t3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.987 ns) + CELL(2.622 ns) 9.602 ns MDR\[14\] 3 PIN PIN_L10 0 " "Info: 3: + IC(3.987 ns) + CELL(2.622 ns) = 9.602 ns; Loc. = PIN_L10; Fanout = 0; PIN Node = 'MDR\[14\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "6.609 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[14] MDR[14] } "NODE_NAME" } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 280 992 1168 296 "MDR\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.615 ns ( 58.48 % ) " "Info: Total cell delay = 5.615 ns ( 58.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.987 ns ( 41.52 % ) " "Info: Total interconnect delay = 3.987 ns ( 41.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "9.602 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a12~porta_we_reg SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[14] MDR[14] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "9.602 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a12~porta_we_reg {} SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[14] {} MDR[14] {} } { 0.000ns 0.000ns 3.987ns } { 0.000ns 2.993ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.701 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a12~porta_we_reg } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.701 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a12~porta_we_reg {} } { 0.000ns 1.091ns 0.949ns } { 0.000ns 0.000ns 0.661ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "9.602 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a12~porta_we_reg SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[14] MDR[14] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "9.602 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a12~porta_we_reg {} SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[14] {} MDR[14] {} } { 0.000ns 0.000ns 3.987ns } { 0.000ns 2.993ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SCOMP:inst\|AC\[12\] KEY\[0\] CLOCK_50 -6.203 ns register " "Info: th for register \"SCOMP:inst\|AC\[12\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is -6.203 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst1\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 248 56 224 264 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 destination 2.637 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" to destination register is 2.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 2.637 ns SCOMP:inst\|AC\[12\] 3 REG LCFF_X51_Y23_N17 9 " "Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 2.637 ns; Loc. = LCFF_X51_Y23_N17; Fanout = 9; REG Node = 'SCOMP:inst\|AC\[12\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.546 ns" { altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[12] } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.36 % ) " "Info: Total cell delay = 0.537 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 79.64 % ) " "Info: Total interconnect delay = 2.100 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.637 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[12] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.637 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|AC[12] {} } { 0.000ns 1.091ns 1.009ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.748 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 43 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 43; PIN Node = 'KEY\[0\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 520 40 208 536 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.226 ns) + CELL(0.660 ns) 6.748 ns SCOMP:inst\|AC\[12\] 2 REG LCFF_X51_Y23_N17 9 " "Info: 2: + IC(5.226 ns) + CELL(0.660 ns) = 6.748 ns; Loc. = LCFF_X51_Y23_N17; Fanout = 9; REG Node = 'SCOMP:inst\|AC\[12\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "5.886 ns" { KEY[0] SCOMP:inst|AC[12] } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 22.55 % ) " "Info: Total cell delay = 1.522 ns ( 22.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.226 ns ( 77.45 % ) " "Info: Total interconnect delay = 5.226 ns ( 77.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "6.748 ns" { KEY[0] SCOMP:inst|AC[12] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "6.748 ns" { KEY[0] {} KEY[0]~combout {} SCOMP:inst|AC[12] {} } { 0.000ns 0.000ns 5.226ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.637 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[12] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.637 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|AC[12] {} } { 0.000ns 1.091ns 1.009ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "6.748 ns" { KEY[0] SCOMP:inst|AC[12] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "6.748 ns" { KEY[0] {} KEY[0]~combout {} SCOMP:inst|AC[12] {} } { 0.000ns 0.000ns 5.226ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 01:53:39 2017 " "Info: Processing ended: Tue Mar 14 01:53:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
