-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@ecegrid-thin4.ecn.purdue.edu                 
-- Generated date:           Wed Nov 10 16:28:16 EST 2021                        

Solution Settings: fir.v3
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          53       3          2            0  0          
    Design Total:                      53       3          2            0  2          
    
  Bill Of Materials (Datapath)
    Component Name                    Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: ccs_ioport]                                                                              
    ccs_in(2,16)                           0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                          0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                              
    mgc_add(16,1,16,1,17)                 10.000     0.000     10.000 2.283         16          16 
    mgc_add(30,0,30,0,30)                 17.000     0.000     17.000 2.548         15          11 
    mgc_mul(16,1,17,1,30)                310.000     1.000      0.000 4.600          8          16 
    mgc_mux(17,1,2)                        8.644     0.000      8.644 1.312          0           1 
    mgc_mux(30,1,2)                       15.254     0.000     15.254 1.312          0           6 
    mgc_not(1)                             0.000     0.000      0.000 0.000          0          35 
    mgc_or(1,2)                            0.354     0.000      0.354 1.268          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(128,0,0,1,1,0,0)           0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(16,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0          32 
    mgc_reg_pos(17,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0           8 
    mgc_reg_pos(30,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0           8 
    [Lib: mgc_ioport]                                                                              
    mgc_in_wire(1,512)                     0.000     0.000      0.000 0.000          1           1 
    mgc_io_sync(0)                         0.000     0.000      0.000 0.000          3           3 
                                                                                                   
    TOTAL AREA (After Assignment):      5407.520    16.000    448.000                              
    
  C++ to RTL Interface Mappings
    C++ Field      RTL Range           RTL Range Expression             Expression Limits 
    -------------- ------------------- -------------------------------- -----------------
    /fir/coeffs[M] coeffs_rsc_z[511:0] coeffs_rsc_z[(M)*16+16-1:(M)*16] M<32              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   2895.0          5409.3          5407.5        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           2895.0 (100%)   5409.3 (100%)   5407.5 (100%) 
      MUX:                 0.0            84.9   (2%)    100.2   (2%) 
      FUNC:             2895.0 (100%)   5324.0  (98%)   5307.0  (98%) 
      LOGIC:               0.0             0.4   (0%)      0.4   (0%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                                        Size(bits) Gated Register CG Opt Done Variables                                             
    ----------------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    MAC:io_read(coeffs:rsc.@).cse(255:0).sva(127:0)        128                            MAC:io_read(coeffs:rsc.@).cse(255:0).sva(127:0)       
    MAC-10:mul.itm                                          30                            MAC-10:mul.itm                                        
                                                                                          MAC:acc#10.itm.1                                      
    MAC-11:mul.itm                                          30                            MAC-11:mul.itm                                        
                                                                                          MAC:acc#9.itm.1                                       
    MAC-12:mul.itm                                          30                            MAC-12:mul.itm                                        
                                                                                          MAC:acc#8.itm.1                                       
    MAC-13:mul.itm                                          30                            MAC-13:mul.itm                                        
    MAC-14:mul.itm                                          30                            MAC-14:mul.itm                                        
                                                                                          MAC:acc.itm.1                                         
    MAC-15:mul.itm                                          30                            MAC-15:mul.itm                                        
    MAC-16:mul.itm                                          30                            MAC-16:mul.itm                                        
    MAC-9:mul.itm                                           30                            MAC-9:mul.itm                                         
                                                                                          MAC:acc#11.itm.1                                      
    MAC-1:acc#3.itm                                         17                            MAC-1:acc#3.itm                                       
                                                                                          MAC:asn.itm                                           
    MAC-2:acc#3.itm                                         17                            MAC-2:acc#3.itm                                       
    MAC-3:acc#3.itm                                         17                            MAC-3:acc#3.itm                                       
    MAC-4:acc#3.itm                                         17                            MAC-4:acc#3.itm                                       
    MAC-5:acc#3.itm                                         17                            MAC-5:acc#3.itm                                       
    MAC-6:acc#3.itm                                         17                            MAC-6:acc#3.itm                                       
    MAC-7:acc#3.itm                                         17                            MAC-7:acc#3.itm                                       
    MAC-8:acc#3.itm                                         17                            MAC-8:acc#3.itm                                       
    out1:rsci.idat                                          16         Y           Y      out1:rsci.idat                                        
    regs(0).sva                                             16         Y           Y      regs(0).sva                                           
    regs(1).sva                                             16         Y           Y      regs(1).sva                                           
    regs(10).sva                                            16         Y           Y      regs(10).sva                                          
    regs(11).sva                                            16         Y           Y      regs(11).sva                                          
    regs(12).sva                                            16         Y           Y      regs(12).sva                                          
    regs(13).sva                                            16         Y           Y      regs(13).sva                                          
    regs(14).sva                                            16         Y           Y      regs(14).sva                                          
    regs(15).sva                                            16         Y           Y      regs(15).sva                                          
    regs(16).sva                                            16         Y           Y      regs(16).sva                                          
    regs(17).sva                                            16         Y           Y      regs(17).sva                                          
    regs(18).sva                                            16         Y           Y      regs(18).sva                                          
    regs(19).sva                                            16         Y           Y      regs(19).sva                                          
    regs(2).sva                                             16         Y           Y      regs(2).sva                                           
    regs(20).sva                                            16         Y           Y      regs(20).sva                                          
    regs(21).sva                                            16         Y           Y      regs(21).sva                                          
    regs(22).sva                                            16         Y           Y      regs(22).sva                                          
    regs(23).sva                                            16         Y           Y      regs(23).sva                                          
    regs(24).sva                                            16         Y           Y      regs(24).sva                                          
    regs(25).sva                                            16         Y           Y      regs(25).sva                                          
    regs(26).sva                                            16         Y           Y      regs(26).sva                                          
    regs(27).sva                                            16         Y           Y      regs(27).sva                                          
    regs(28).sva                                            16         Y           Y      regs(28).sva                                          
    regs(29).sva                                            16         Y           Y      regs(29).sva                                          
    regs(3).sva                                             16         Y           Y      regs(3).sva                                           
    regs(30).sva                                            16         Y           Y      regs(30).sva                                          
    regs(4).sva                                             16         Y           Y      regs(4).sva                                           
    regs(5).sva                                             16         Y           Y      regs(5).sva                                           
    regs(6).sva                                             16         Y           Y      regs(6).sva                                           
    regs(7).sva                                             16         Y           Y      regs(7).sva                                           
    regs(8).sva                                             16         Y           Y      regs(8).sva                                           
    regs(9).sva                                             16         Y           Y      regs(9).sva                                           
    main.stage_0.2                                           1                            main.stage_0.2                                        
    out1:rsc.triosy:obj.ld                                   1                            out1:rsc.triosy:obj.ld                                
    reg(in1:rsc.triosy:obj.ld).cse                           1                            reg(in1:rsc.triosy:obj.ld).cse                        
                                                                                                                                                
    Total:                                                1019            512         512 (Total Gating Ratio: 0.50, CG Opt Gating Ratio: 0.50) 
    
  Timing Report
    Critical Path
      Max Delay:  10.269508
      Slack:      -0.2695080000000001
      
      Path                                 Startpoint                 Endpoint                     Delay   Slack   
      ------------------------------------ -------------------------- ---------------------------- ------- -------
      1                                    fir:core/reg(MAC-13:mul)   fir:core/reg(MAC-14:mul)     10.2695 -0.2695 
                                                                                                                   
        Instance                           Component                                               Delta   Delay   
        --------                           ---------                                               -----   -----   
        fir:core/reg(MAC-13:mul)           mgc_reg_pos_30_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/MAC-13:mul.itm                                                                    0.0000  0.0000  
        fir:core/MAC:acc#5                 mgc_addc_30_0_30_0_30                                   2.5484  2.5484  
        fir:core/MAC:acc#5.itm                                                                     0.0000  2.5484  
        fir:core/MAC:acc#16                mgc_addc_30_0_30_0_30                                   2.5484  5.0969  
        fir:core/MAC:acc#16.itm                                                                    0.0000  5.0969  
        fir:core/MAC:mux#6                 mgc_mux_30_1_2                                          1.3121  6.4090  
        fir:core/MAC:mux#6.itm                                                                     0.0000  6.4090  
        fir:core/MAC-16:acc#2:rg           mgc_addc_30_0_30_0_30                                   2.5484  8.9574  
        fir:core/z.out                                                                             0.0000  8.9574  
        fir:core/MAC:mux#4                 mgc_mux_30_1_2                                          1.3121  10.2695 
        fir:core/MAC:mux#4.itm                                                                     0.0000  10.2695 
        fir:core/reg(MAC-14:mul)           mgc_reg_pos_30_0_0_1_1_0_0                              0.0000  10.2695 
                                                                                                                   
      2                                    fir:core/reg(MAC-14:mul)   fir:core/reg(MAC-14:mul)     10.2695 -0.2695 
                                                                                                                   
        Instance                           Component                                               Delta   Delay   
        --------                           ---------                                               -----   -----   
        fir:core/reg(MAC-14:mul)           mgc_reg_pos_30_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/MAC-14:mul.itm                                                                    0.0000  0.0000  
        fir:core/MAC:acc#5                 mgc_addc_30_0_30_0_30                                   2.5484  2.5484  
        fir:core/MAC:acc#5.itm                                                                     0.0000  2.5484  
        fir:core/MAC:acc#16                mgc_addc_30_0_30_0_30                                   2.5484  5.0969  
        fir:core/MAC:acc#16.itm                                                                    0.0000  5.0969  
        fir:core/MAC:mux#6                 mgc_mux_30_1_2                                          1.3121  6.4090  
        fir:core/MAC:mux#6.itm                                                                     0.0000  6.4090  
        fir:core/MAC-16:acc#2:rg           mgc_addc_30_0_30_0_30                                   2.5484  8.9574  
        fir:core/z.out                                                                             0.0000  8.9574  
        fir:core/MAC:mux#4                 mgc_mux_30_1_2                                          1.3121  10.2695 
        fir:core/MAC:mux#4.itm                                                                     0.0000  10.2695 
        fir:core/reg(MAC-14:mul)           mgc_reg_pos_30_0_0_1_1_0_0                              0.0000  10.2695 
                                                                                                                   
      3                                    fir:core/reg(MAC-15:mul)   fir:core/reg(MAC-14:mul)     10.2695 -0.2695 
                                                                                                                   
        Instance                           Component                                               Delta   Delay   
        --------                           ---------                                               -----   -----   
        fir:core/reg(MAC-15:mul)           mgc_reg_pos_30_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/MAC-15:mul.itm                                                                    0.0000  0.0000  
        fir:core/MAC:acc#12                mgc_addc_30_0_30_0_30                                   2.5484  2.5484  
        fir:core/MAC:acc#12.itm                                                                    0.0000  2.5484  
        fir:core/MAC:acc#16                mgc_addc_30_0_30_0_30                                   2.5484  5.0969  
        fir:core/MAC:acc#16.itm                                                                    0.0000  5.0969  
        fir:core/MAC:mux#6                 mgc_mux_30_1_2                                          1.3121  6.4090  
        fir:core/MAC:mux#6.itm                                                                     0.0000  6.4090  
        fir:core/MAC-16:acc#2:rg           mgc_addc_30_0_30_0_30                                   2.5484  8.9574  
        fir:core/z.out                                                                             0.0000  8.9574  
        fir:core/MAC:mux#4                 mgc_mux_30_1_2                                          1.3121  10.2695 
        fir:core/MAC:mux#4.itm                                                                     0.0000  10.2695 
        fir:core/reg(MAC-14:mul)           mgc_reg_pos_30_0_0_1_1_0_0                              0.0000  10.2695 
                                                                                                                   
      4                                    fir:core/reg(MAC-16:mul)   fir:core/reg(MAC-14:mul)     10.2695 -0.2695 
                                                                                                                   
        Instance                           Component                                               Delta   Delay   
        --------                           ---------                                               -----   -----   
        fir:core/reg(MAC-16:mul)           mgc_reg_pos_30_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/MAC-16:mul.itm                                                                    0.0000  0.0000  
        fir:core/MAC:acc#12                mgc_addc_30_0_30_0_30                                   2.5484  2.5484  
        fir:core/MAC:acc#12.itm                                                                    0.0000  2.5484  
        fir:core/MAC:acc#16                mgc_addc_30_0_30_0_30                                   2.5484  5.0969  
        fir:core/MAC:acc#16.itm                                                                    0.0000  5.0969  
        fir:core/MAC:mux#6                 mgc_mux_30_1_2                                          1.3121  6.4090  
        fir:core/MAC:mux#6.itm                                                                     0.0000  6.4090  
        fir:core/MAC-16:acc#2:rg           mgc_addc_30_0_30_0_30                                   2.5484  8.9574  
        fir:core/z.out                                                                             0.0000  8.9574  
        fir:core/MAC:mux#4                 mgc_mux_30_1_2                                          1.3121  10.2695 
        fir:core/MAC:mux#4.itm                                                                     0.0000  10.2695 
        fir:core/reg(MAC-14:mul)           mgc_reg_pos_30_0_0_1_1_0_0                              0.0000  10.2695 
                                                                                                                   
      5                                    fir:core/reg(MAC-13:mul)   fir:core/reg(out1:rsci.idat) 8.9574  1.0426  
                                                                                                                   
        Instance                           Component                                               Delta   Delay   
        --------                           ---------                                               -----   -----   
        fir:core/reg(MAC-13:mul)           mgc_reg_pos_30_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/MAC-13:mul.itm                                                                    0.0000  0.0000  
        fir:core/MAC:acc#5                 mgc_addc_30_0_30_0_30                                   2.5484  2.5484  
        fir:core/MAC:acc#5.itm                                                                     0.0000  2.5484  
        fir:core/MAC:acc#16                mgc_addc_30_0_30_0_30                                   2.5484  5.0969  
        fir:core/MAC:acc#16.itm                                                                    0.0000  5.0969  
        fir:core/MAC:mux#6                 mgc_mux_30_1_2                                          1.3121  6.4090  
        fir:core/MAC:mux#6.itm                                                                     0.0000  6.4090  
        fir:core/MAC-16:acc#2:rg           mgc_addc_30_0_30_0_30                                   2.5484  8.9574  
        fir:core/z.out                                                                             0.0000  8.9574  
        fir:core/MAC:slc(z.out)(29-14)                                                             0.0000  8.9574  
        fir:core/MAC:slc(z.out)(29-14).itm                                                         0.0000  8.9574  
        fir:core/reg(out1:rsci.idat)       mgc_reg_pos_16_0_0_1_1_1_1                              0.0000  8.9574  
                                                                                                                   
      6                                    fir:core/reg(MAC-14:mul)   fir:core/reg(out1:rsci.idat) 8.9574  1.0426  
                                                                                                                   
        Instance                           Component                                               Delta   Delay   
        --------                           ---------                                               -----   -----   
        fir:core/reg(MAC-14:mul)           mgc_reg_pos_30_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/MAC-14:mul.itm                                                                    0.0000  0.0000  
        fir:core/MAC:acc#5                 mgc_addc_30_0_30_0_30                                   2.5484  2.5484  
        fir:core/MAC:acc#5.itm                                                                     0.0000  2.5484  
        fir:core/MAC:acc#16                mgc_addc_30_0_30_0_30                                   2.5484  5.0969  
        fir:core/MAC:acc#16.itm                                                                    0.0000  5.0969  
        fir:core/MAC:mux#6                 mgc_mux_30_1_2                                          1.3121  6.4090  
        fir:core/MAC:mux#6.itm                                                                     0.0000  6.4090  
        fir:core/MAC-16:acc#2:rg           mgc_addc_30_0_30_0_30                                   2.5484  8.9574  
        fir:core/z.out                                                                             0.0000  8.9574  
        fir:core/MAC:slc(z.out)(29-14)                                                             0.0000  8.9574  
        fir:core/MAC:slc(z.out)(29-14).itm                                                         0.0000  8.9574  
        fir:core/reg(out1:rsci.idat)       mgc_reg_pos_16_0_0_1_1_1_1                              0.0000  8.9574  
                                                                                                                   
      7                                    fir:core/reg(MAC-15:mul)   fir:core/reg(out1:rsci.idat) 8.9574  1.0426  
                                                                                                                   
        Instance                           Component                                               Delta   Delay   
        --------                           ---------                                               -----   -----   
        fir:core/reg(MAC-15:mul)           mgc_reg_pos_30_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/MAC-15:mul.itm                                                                    0.0000  0.0000  
        fir:core/MAC:acc#12                mgc_addc_30_0_30_0_30                                   2.5484  2.5484  
        fir:core/MAC:acc#12.itm                                                                    0.0000  2.5484  
        fir:core/MAC:acc#16                mgc_addc_30_0_30_0_30                                   2.5484  5.0969  
        fir:core/MAC:acc#16.itm                                                                    0.0000  5.0969  
        fir:core/MAC:mux#6                 mgc_mux_30_1_2                                          1.3121  6.4090  
        fir:core/MAC:mux#6.itm                                                                     0.0000  6.4090  
        fir:core/MAC-16:acc#2:rg           mgc_addc_30_0_30_0_30                                   2.5484  8.9574  
        fir:core/z.out                                                                             0.0000  8.9574  
        fir:core/MAC:slc(z.out)(29-14)                                                             0.0000  8.9574  
        fir:core/MAC:slc(z.out)(29-14).itm                                                         0.0000  8.9574  
        fir:core/reg(out1:rsci.idat)       mgc_reg_pos_16_0_0_1_1_1_1                              0.0000  8.9574  
                                                                                                                   
      8                                    fir:core/reg(MAC-16:mul)   fir:core/reg(out1:rsci.idat) 8.9574  1.0426  
                                                                                                                   
        Instance                           Component                                               Delta   Delay   
        --------                           ---------                                               -----   -----   
        fir:core/reg(MAC-16:mul)           mgc_reg_pos_30_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/MAC-16:mul.itm                                                                    0.0000  0.0000  
        fir:core/MAC:acc#12                mgc_addc_30_0_30_0_30                                   2.5484  2.5484  
        fir:core/MAC:acc#12.itm                                                                    0.0000  2.5484  
        fir:core/MAC:acc#16                mgc_addc_30_0_30_0_30                                   2.5484  5.0969  
        fir:core/MAC:acc#16.itm                                                                    0.0000  5.0969  
        fir:core/MAC:mux#6                 mgc_mux_30_1_2                                          1.3121  6.4090  
        fir:core/MAC:mux#6.itm                                                                     0.0000  6.4090  
        fir:core/MAC-16:acc#2:rg           mgc_addc_30_0_30_0_30                                   2.5484  8.9574  
        fir:core/z.out                                                                             0.0000  8.9574  
        fir:core/MAC:slc(z.out)(29-14)                                                             0.0000  8.9574  
        fir:core/MAC:slc(z.out)(29-14).itm                                                         0.0000  8.9574  
        fir:core/reg(out1:rsci.idat)       mgc_reg_pos_16_0_0_1_1_1_1                              0.0000  8.9574  
                                                                                                                   
      9                                    fir:core/reg(MAC-1:acc#3)  fir:core/reg(MAC-9:mul)      8.4605  1.5395  
                                                                                                                   
        Instance                           Component                                               Delta   Delay   
        --------                           ---------                                               -----   -----   
        fir:core/reg(MAC-1:acc#3)          mgc_reg_pos_17_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/MAC-1:acc#3.itm                                                                   0.0000  0.0000  
        fir:core/MAC-1:mul                 mgc_mul_16_1_17_1_30                                    4.6000  4.6000  
        fir:core/MAC-1:mul.itm                                                                     0.0000  4.6000  
        fir:core/MAC:acc#11                mgc_addc_30_0_30_0_30                                   2.5484  7.1484  
        fir:core/MAC:acc#11.itm                                                                    0.0000  7.1484  
        fir:core/MAC:mux                   mgc_mux_30_1_2                                          1.3121  8.4605  
        fir:core/MAC:mux.itm                                                                       0.0000  8.4605  
        fir:core/reg(MAC-9:mul)            mgc_reg_pos_30_0_0_1_1_0_0                              0.0000  8.4605  
                                                                                                                   
      10                                   fir:core/reg(MAC-5:acc#3)  fir:core/reg(MAC-11:mul)     8.4605  1.5395  
                                                                                                                   
        Instance                           Component                                               Delta   Delay   
        --------                           ---------                                               -----   -----   
        fir:core/reg(MAC-5:acc#3)          mgc_reg_pos_17_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/MAC-5:acc#3.itm                                                                   0.0000  0.0000  
        fir:core/MAC-5:mul                 mgc_mul_16_1_17_1_30                                    4.6000  4.6000  
        fir:core/MAC-5:mul.itm                                                                     0.0000  4.6000  
        fir:core/MAC:acc#9                 mgc_addc_30_0_30_0_30                                   2.5484  7.1484  
        fir:core/MAC:acc#9.itm                                                                     0.0000  7.1484  
        fir:core/MAC:mux#2                 mgc_mux_30_1_2                                          1.3121  8.4605  
        fir:core/MAC:mux#2.itm                                                                     0.0000  8.4605  
        fir:core/reg(MAC-11:mul)           mgc_reg_pos_30_0_0_1_1_0_0                              0.0000  8.4605  
                                                                                                                   
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                           Port                                              Slack (Delay) Messages                
      -------------------------------------------------- ----------------------------------------------- ------- ------- -----------------------
      fir:core/reg(out1:rsc.triosy:obj.ld)               out1:not.itm                                     8.7321  1.2679                         
      fir:core/reg(out1:rsci.idat)                       MAC:slc(z.out)(29-14).itm                        1.0426  8.9574                         
      fir:core/reg(in1:rsc.triosy:obj.ld)                in1:not.itm                                     10.0000  0.0000                         
      fir:core/reg(main.stage_0.2)                       1#8                                             10.0000  0.0000                         
      fir:core/reg(MAC-9:mul)                            MAC:mux.itm                                      1.5395  8.4605                         
      fir:core/reg(MAC-10:mul)                           MAC:mux#1.itm                                    1.5395  8.4605                         
      fir:core/reg(MAC-11:mul)                           MAC:mux#2.itm                                    1.5395  8.4605                         
      fir:core/reg(MAC-12:mul)                           MAC:mux#3.itm                                    1.5395  8.4605                         
      fir:core/reg(MAC-13:mul)                           MAC-13:mul.itm#3                                 3.1169  6.8831                         
      fir:core/reg(MAC-14:mul)                           MAC:mux#4.itm                                   -0.2695 10.2695 (clock period exceeded) 
      fir:core/reg(MAC-15:mul)                           MAC-15:mul.itm#3                                 3.1169  6.8831                         
      fir:core/reg(MAC-16:mul)                           MAC-16:mul.itm#3                                 3.1169  6.8831                         
      fir:core/reg(MAC-7:acc#3)                          MAC-7:acc#3.itm#3                                7.7169  2.2831                         
      fir:core/reg(MAC:io_read(coeffs:rsc.@).cse(255:0)) MAC:slc(MAC:io_read(coeffs:rsc.@))(255-0)#1.itm 10.0000  0.0000                         
      fir:core/reg(MAC-8:acc#3)                          MAC-8:acc#3.itm#3                                7.7169  2.2831                         
      fir:core/reg(MAC-5:acc#3)                          MAC-5:acc#3.itm#3                                7.7169  2.2831                         
      fir:core/reg(MAC-6:acc#3)                          MAC-6:acc#3.itm#3                                7.7169  2.2831                         
      fir:core/reg(MAC-3:acc#3)                          MAC-3:acc#3.itm#3                                7.7169  2.2831                         
      fir:core/reg(MAC-4:acc#3)                          MAC-4:acc#3.itm#3                                7.7169  2.2831                         
      fir:core/reg(MAC-1:acc#3)                          MAC:mux#5.itm                                    6.4048  3.5952                         
      fir:core/reg(MAC-2:acc#3)                          MAC-2:acc#3.itm#3                                7.7169  2.2831                         
      fir:core/reg(regs(1))                              regs(0).sva                                      7.7169  2.2831                         
      fir:core/reg(regs(0))                              in1:rsci.idat                                    6.4048  3.5952                         
      fir:core/reg(regs(15))                             regs(14).sva                                     3.1169  6.8831                         
      fir:core/reg(regs(14))                             regs(13).sva                                     1.8048  8.1952                         
      fir:core/reg(regs(16))                             regs(15).sva                                     3.1169  6.8831                         
      fir:core/reg(regs(13))                             regs(12).sva                                     3.1169  6.8831                         
      fir:core/reg(regs(17))                             regs(16).sva                                     3.1169  6.8831                         
      fir:core/reg(regs(12))                             regs(11).sva                                     1.8048  8.1952                         
      fir:core/reg(regs(18))                             regs(17).sva                                     3.1169  6.8831                         
      fir:core/reg(regs(11))                             regs(10).sva                                     1.8048  8.1952                         
      fir:core/reg(regs(19))                             regs(18).sva                                     1.8048  8.1952                         
      fir:core/reg(regs(10))                             regs(9).sva                                      1.8048  8.1952                         
      fir:core/reg(regs(20))                             regs(19).sva                                     3.1169  6.8831                         
      fir:core/reg(regs(9))                              regs(8).sva                                      1.8048  8.1952                         
      fir:core/reg(regs(21))                             regs(20).sva                                     1.8048  8.1952                         
      fir:core/reg(regs(8))                              regs(7).sva                                      7.7169  2.2831                         
      fir:core/reg(regs(22))                             regs(21).sva                                     1.8048  8.1952                         
      fir:core/reg(regs(7))                              regs(6).sva                                      7.7169  2.2831                         
      fir:core/reg(regs(23))                             regs(22).sva                                     1.8048  8.1952                         
      fir:core/reg(regs(6))                              regs(5).sva                                      7.7169  2.2831                         
      fir:core/reg(regs(24))                             regs(23).sva                                     1.8048  8.1952                         
      fir:core/reg(regs(5))                              regs(4).sva                                      7.7169  2.2831                         
      fir:core/reg(regs(25))                             regs(24).sva                                     7.7169  2.2831                         
      fir:core/reg(regs(4))                              regs(3).sva                                      7.7169  2.2831                         
      fir:core/reg(regs(26))                             regs(25).sva                                     7.7169  2.2831                         
      fir:core/reg(regs(3))                              regs(2).sva                                     10.0000  0.0000                         
      fir:core/reg(regs(27))                             regs(26).sva                                     7.7169  2.2831                         
      fir:core/reg(regs(2))                              regs(1).sva                                      7.7169  2.2831                         
      fir:core/reg(regs(28))                             regs(27).sva                                     7.7169  2.2831                         
      fir:core/reg(regs(29))                             regs(28).sva                                     7.7169  2.2831                         
      fir:core/reg(regs(30))                             regs(29).sva                                     7.7169  2.2831                         
      fir                                                coeffs:rsc.triosy.lz                            10.0000  0.0000                         
      fir                                                in1:rsc.triosy.lz                               10.0000  0.0000                         
      fir                                                out1:rsc.dat                                    10.0000  0.0000                         
      fir                                                out1:rsc.triosy.lz                              10.0000  0.0000                         
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   30    11 
    -                   17    16 
    mul                          
    -                   30    16 
    mux                          
    -                   30     6 
    -                   17     1 
    not                          
    -                    1    35 
    or                           
    -                    1     1 
    read_port                    
    -                  512     1 
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                   30     8 
    -                   17     8 
    -                   16    32 
    -                  128     1 
    -                    1     3 
    write_port                   
    -                    0     1 
    
  End of Report
