// See LICENSE for license details.

package treadle

import firrtl.{PortKind, ExecutionOptionsManager}
import firrtl.ir.Circuit
import firrtl.transforms.DontCheckCombLoopsAnnotation
import treadle.executable._
import treadle.vcd.VCD

//scalastyle:off magic.number number.of.methods
class ExecutionEngine(
    val ast: Circuit,
    val optionsManager: HasTreadleSuite,
    val symbolTable: SymbolTable,
    val dataStore: DataStore,
    val scheduler: Scheduler,
    val expressionViews: Map[Symbol, ExpressionView]
) {
  private val interpreterOptions = optionsManager.treadleOptions

  val cycleTimeIncrement = 500
  var cycleNumber: Long = 0

  var vcdOption: Option[VCD] = None
  var vcdFileName: String = ""

  var verbose: Boolean = false
  setVerbose(interpreterOptions.setVerbose)

  var inputsChanged: Boolean = false

  /* Default dataStore plugins */

  dataStore.addPlugin(
    "show-assigns", new ReportAssignments(dataStore), enable = optionsManager.treadleOptions.setVerbose)

  dataStore.addPlugin(
    "show-computation",
    new RenderComputations(dataStore),
    enable = optionsManager.treadleOptions.symbolsToWatch.nonEmpty
  )

  dataStore.allAssigners ++= scheduler.activeAssigns ++ scheduler.orphanedAssigns

  def setLeanMode(): Unit = {
    val canBeLean = ! (verbose || vcdOption.isDefined)
    scheduler.setLeanMode(canBeLean)
    scheduler.setVerboseAssign(verbose)
  }

  /**
    * turns on evaluator debugging. Can make output quite
    * verbose.
    *
    * @param isVerbose  The desired verbose setting
    */
  def setVerbose(isVerbose: Boolean = true): Unit = {
    verbose = isVerbose
    setLeanMode()
    scheduler.setVerboseAssign(isVerbose)
  }

  val timer = new Timer

  if(verbose) {
    if (scheduler.orphanedAssigns.nonEmpty) {
      println(s"Executing static assignments")
    }
    else {
      println(s"No static assignments")
    }
  }
  scheduler.executeAssigners(scheduler.orphanedAssigns)
  if(verbose) {
    if(scheduler.orphanedAssigns.nonEmpty) {
      println(s"Finished executing static assignments")
    }
    println(getPrettyString)
  }

  def makeVCDLogger(fileName: String, showUnderscored: Boolean): Unit = {
    val vcd = VCD(ast.main, showUnderscoredNames = showUnderscored)

    symbolTable.instanceNames.foreach { name =>
      vcd.scopeRoot.addScope(name)
    }
    vcd.timeStamp = -1
    symbolTable.symbols.foreach { symbol =>
      vcd.wireChanged(symbol.name, dataStore(symbol), symbol.bitWidth)
    }
    vcd.timeStamp = 0

    vcdOption = Some(vcd)
    vcdFileName = fileName

    val vcdPluIn = new VcdHook(dataStore, vcd)
    dataStore.addPlugin(ExecutionEngine.VCDHookName, vcdPluIn, enable = true)
  }

  def disableVCD(): Unit = {
    writeVCD()
    vcdOption = None
    vcdFileName = ""
    dataStore.removePlugin(ExecutionEngine.VCDHookName)
  }

  def writeVCD(): Unit = {
    vcdOption.foreach { vcd =>
      vcd.write(vcdFileName)
    }
  }

  setVerbose(interpreterOptions.setVerbose)

  def renderComputation(symbolNames: String, outputFormat: String = "d"): String = {
    val renderer = new ExpressionViewRenderer(dataStore, symbolTable, expressionViews)

    val symbols = symbolNames.split(",").map(_.trim).flatMap { s => symbolTable.get(s) }.distinct

    symbols.flatMap { symbol =>
      expressionViews.get(symbol) match {
        case Some(_) =>
          Some(s"${renderer.render(symbol, outputFormat = outputFormat)}")
        case _ => None
      }
    }.mkString("\n")
  }

  private def runAssigns(): Unit = {
    try {
      scheduler.executeActiveAssigns()
      if(lastStopResult.isDefined) {
        val stopKind = if(lastStopResult.get > 0) { "Failure Stop" } else { "Stopped" }
        throw StopException(s"$stopKind: result ${lastStopResult.get}")
      }
    }
    catch {
      case throwable: Throwable =>
        writeVCD()
        throw throwable
    }
  }

  def getValue(name: String, offset: Int = 0): BigInt = {
    assert(symbolTable.contains(name),
      s"Error: getValue($name) is not an element of this circuit")

    if(inputsChanged) {
      if(verbose) {
        println(s"inputs have changed, updating combinationally")
      }
      inputsChanged = false
      runAssigns()

      if(verbose) {
        println("Inputs" + ("-" * 120))

        symbolTable.inputPortsNames.map(symbolTable(_)).foreach { symbol =>
          println(s"${symbol.name} is ${dataStore(symbol)} ")
        }
        println("-" * 120)
        println(s"ExecutionEngine: next state computed ${"=" * 80}\n$getPrettyString")
      }
    }

    val symbol = symbolTable(name)
    if(offset == 0) {
      symbol.normalize(dataStore(symbol))
    }
    else {
      if(offset - 1 > symbol.slots) {
        throw TreadleException(s"get value from ${symbol.name} offset $offset > than size ${symbol.slots}")
      }
      symbol.normalize(dataStore.getValueAtIndex(symbol.dataSize, index = symbol.index + offset))
    }
  }

  /**
    * Update the dataStore with the supplied information.
    * IMPORTANT: This should never be used internally.
    *
    * @param name  name of value to set
    * @param value new concrete value
    * @param force allows setting components other than top level inputs
    * @param registerPoke changes which side of a register is poked
    * @return the concrete value that was derived from type and value
    */
  //scalastyle:off method.length
  def setValue(
    name: String,
    value: BigInt,
    force: Boolean = true,
    registerPoke: Boolean = false,
    offset: Int = 0
  ): BigInt = {
    if(! symbolTable.contains(name)) {
      throw TreadleException(s"setValue: Cannot find $name in symbol table")
    }
    val symbol = symbolTable(name)

    inputsChanged = true

    if(!force) {
      assert(symbol.dataKind == PortKind,
        s"Error: setValue($name) not on input, use setValue($name, force=true) to override")
      return Big0
    }

    val adjustedValue = symbol.valueFrom(value)
    if(offset == 0) {
      if(verbose) {
        println(s"${symbol.name} <= $value  from tester")
      }
      dataStore.update(symbol, adjustedValue)
      vcdOption.foreach { vcd =>
        vcd.wireChanged(symbol.name, dataStore(symbol), symbol.bitWidth)
      }
    }
    else {
      if(offset - 1 > symbol.slots) {
        throw TreadleException(s"get value from ${symbol.name} offset $offset > than size ${symbol.slots}")
      }
      if(verbose) {
        println(s"${symbol.name}($offset) <= $value")
      }
      dataStore.setValueAtIndex(symbol.dataSize, symbol.index + offset, value)
    }

    value
  }

  def isRegister(name: String): Boolean = {
    symbolTable.registerNames.contains(name)
  }

  def getRegisterNames: Seq[String] = {
    symbolTable.registerNames.toSeq
  }

  def getInputPorts: Seq[String] = {
    symbolTable.inputPortsNames.toSeq
  }

  def getOutputPorts: Seq[String] = {
    symbolTable.outputPortsNames.toSeq
  }

  def isInputPort(name: String): Boolean = {
    symbolTable.inputPortsNames.contains(name)
  }

  def isOutputPort(name: String): Boolean = {
    symbolTable.outputPortsNames.contains(name)
  }

  def validNames: Iterable[String] = symbolTable.keys
  def symbols: Iterable[Symbol] = symbolTable.symbols

  def evaluateCircuit(): Unit = {
    dataStore.advanceBuffers()

    if(inputsChanged) {
      inputsChanged = false
      if(verbose) {
        println("Inputs" + ("-" * 120))

        symbolTable.inputPortsNames.map(symbolTable(_)).foreach { symbol =>
          println(s"${symbol.name} is ${dataStore(symbol)} ")
        }
        println("-" * 120)
      }

      if(verbose) {
        println(s"Executing all assigns")
      }
      runAssigns()
      if(verbose) {
        println(s"Executing all assigns finished")
      }
    }
  }

  def advanceTime(increment: Long): Unit = {
    if(increment > 0) {
      if(inputsChanged) {
        evaluateCircuit()
      }
//      wallTime.advance(increment)
    }
  }

  private val stopHappenedSymbolOpt = symbolTable.get(StopOp.stopHappenedName)
  /**
    * returns that value specified by a StopOp when
    * its condition is satisfied.  Only defined when
    * circuit is currently stopped.
    * @return
    */
  def lastStopResult: Option[Int] = {
    stopHappenedSymbolOpt match {
      case Some(hasStoppedSymbol) =>
        val stopValue = dataStore(hasStoppedSymbol).toInt
        if (stopValue > 0) {
          Some(stopValue - 1)
        }
        else {
          None
        }
      case _ =>
        None
    }
  }

  /**
    * Is the circuit currently stopped.  StopOp throws a
    * Stop
    * @return
    */
  def stopped: Boolean = {
    lastStopResult.isDefined
  }

  def fieldsHeader: String = {
    "Buf " +
      symbolTable.keys.toArray.sorted.map { name =>
        val s = name.takeRight(9)
        f"$s%10.10s"
      }.mkString("")
  }

  def header: String = {
    fieldsHeader
  }

  def dataInColumns: String = {
    val keys = symbolTable.keys.toArray.sorted

    ("-" * fieldsHeader.length) + "\n" +
      (if(dataStore.numberOfBuffers > 1) {
      f"${dataStore.previousBufferIndex}%2s  " +
        keys.map { name =>
          val symbol = symbolTable(name)
          val value = symbol.normalize(dataStore.earlierValue(symbolTable(name), 1))
          f" $value%9.9s" }.mkString("") + f"\n"
      }
      else {
        ""
      }) +
      f"${dataStore.currentBufferIndex}%2s  " +
        keys.map { name =>
          val symbol = symbolTable(name)
          val value = symbol.normalize(dataStore(symbolTable(name)))
          f" $value%9.9s" }.mkString("") + "\n" +
        ("-" * fieldsHeader.length)
  }

  def getInfoString: String = "Info"  //TODO (chick) flesh this out
  def getPrettyString: String = {
    header + "\n" +
    dataInColumns
  }

  trait ClockToggle {
    def raiseClock(): Unit = {}
    def lowerClock(): Unit = {}
  }

  class NullToggler extends ClockToggle

  def makeUpToggler(symbol: Symbol): Assigner = {
    val assigner = dataStore.AssignInt(symbol, GetIntConstant(1).apply)

    if(vcdOption.isDefined) assigner.setLeanMode(false)
    assigner.setVerbose(verbose)
    assigner
  }

  def makeDownToggler(symbol: Symbol): Assigner = {
    val assigner = dataStore.AssignInt(symbol, GetIntConstant(0).apply)

    if(vcdOption.isDefined) assigner.setLeanMode(false)
    assigner.setVerbose(verbose)
    assigner
  }
}

object ExecutionEngine {

  val VCDHookName = "log-vcd"
  //scalastyle:off method.length
  /**
    * Construct a Firrtl Execution engine
    * @param optionsManager  options that control configuration and behavior
    * @return                the constructed engine
    */
  def apply(optionsManager: HasTreadleSuite): ExecutionEngine = {
    val t0 = System.nanoTime()

    val interpreterOptions: TreadleOptions = optionsManager.treadleOptions

    val src = optionsManager.firrtlOptions.firrtlSource.getOrElse(
      throw new TreadleException("No --firrtl-source specified"))

    val ast = firrtl.Parser.parse(src.split("\n").toIterator)
    val verbose: Boolean = interpreterOptions.setVerbose
    val blackBoxFactories: Seq[BlackBoxFactory] = interpreterOptions.blackBoxFactories
    val timer = new Timer

    val loweredAst: Circuit = if(interpreterOptions.lowCompileAtLoad) {
      val optsx = if(interpreterOptions.allowCycles) {
        new ExecutionOptionsManager(
          applicationName=optionsManager.applicationName,
          args=Array.empty,
          annotations=optionsManager.options :+ DontCheckCombLoopsAnnotation) with HasTreadleSuite
      } else {
        optionsManager
      }
      ToLoFirrtl.lower(ast, optsx)
    } else {
      ast
    }

    if(interpreterOptions.showFirrtlAtLoad) {
      println("LoFirrtl" + "=" * 120)
      println(loweredAst.serialize)
    }

    val symbolTable: SymbolTable = timer("Build Symbol Table") {
      SymbolTable(loweredAst, blackBoxFactories, interpreterOptions.allowCycles)
    }

    val dataStore = DataStore(
      numberOfBuffers = interpreterOptions.rollbackBuffers + 1,
      optimizationLevel = if (verbose) 0 else 1
    )

    symbolTable.allocateData(dataStore)

    if(verbose) {
      println(s"Symbol table:\n${symbolTable.render}")
    }

    val scheduler = new Scheduler(dataStore, symbolTable)

    val compiler = new ExpressionCompiler(symbolTable, dataStore, scheduler, interpreterOptions, blackBoxFactories)

    timer("Build Compiled Expressions") {
      compiler.compile(loweredAst, blackBoxFactories)
    }

    val expressionViews: Map[Symbol, ExpressionView] = ExpressionViewBuilder.getExpressionViews(
      symbolTable, dataStore, scheduler,
      interpreterOptions.validIfIsRandom,
      loweredAst, blackBoxFactories)

    val orphansAndSensitives = symbolTable.orphans ++ symbolTable.getChildren(symbolTable.orphans)

    scheduler.setOrphanedAssigners(symbolTable.getAssigners(orphansAndSensitives))

    // println(s"Scheduler before sort ${scheduler.renderHeader}")
//    scheduler.activeAssigns ++= symbolTable.inputChildrenAssigners()
    scheduler.activeAssigns ++= symbolTable.allAssigners()
    scheduler.sortInputSensitiveAssigns()

    if(verbose) {
      println(s"\n${scheduler.render}")
    }

    val executionEngine = new ExecutionEngine(ast, optionsManager, symbolTable, dataStore, scheduler, expressionViews)
    executionEngine.dataStore.setExecutionEngine(executionEngine)

    val t1 = System.nanoTime()
    val total_seconds = (t1 - t0).toDouble / Timer.TenTo9th
    println(s"file loaded in $total_seconds seconds, ${symbolTable.size} symbols, " +
      s"${scheduler.activeAssigns.size} statements")

    executionEngine
  }

  def apply(input: String, optionsManager: HasTreadleSuite): ExecutionEngine = {
    val optsx = new ExecutionOptionsManager(
      applicationName=optionsManager.applicationName,
      args=Array("--firrtl-source", input),
      annotations=optionsManager.options :+ DontCheckCombLoopsAnnotation) with HasTreadleSuite
    ExecutionEngine(optsx)
  }
}
