
```
10-19 = 01010 - 10011 = 01010 + 01100 = 10110 = 01001   using 1's complement
10-19 = 01010 - 10011 = 01010 + 01101 = 10111 = 01001   using 2's complement

36-12 = 100100 - 001100 = 100100 + 110011 = 010111 + add carry 1 = 011000 using 1's complement
36-12 = 100100 - 001100 = 100100 + (110011+'1) = 1001 + 1101 = 011000     using 2's complement


```


**ALU C code Compilation using gcc compiler**

<img width="928" alt="Screenshot 2024-03-09 083628" src="https://github.com/Pa1mantri/RISC-V_HDP/assets/114488271/3a888c27-72a3-40d4-8e77-191fbfce84c8">



**ALU Verilog code simulation**

Simulation using iverilog

<img width="929" alt="Screenshot 2024-03-09 083752" src="https://github.com/Pa1mantri/RISC-V_HDP/assets/114488271/11853a12-49a1-489c-9424-29355bdc116a">

Simulation waveform using Gtkwave

<img width="915" alt="Screenshot 2024-03-09 083957" src="https://github.com/Pa1mantri/RISC-V_HDP/assets/114488271/38b73c68-6c36-4882-8b8f-72a1040941e1">
