INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:45:43 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.871ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_data_7_q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.544ns (32.746%)  route 3.171ns (67.254%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3965, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X50Y207        FDCE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y207        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq3/handshake_lsq_lsq3_core/ldq_head_q_reg[1]/Q
                         net (fo=26, routed)          0.455     1.217    lsq3/handshake_lsq_lsq3_core/ldq_head_q[1]
    SLICE_X51Y207        LUT4 (Prop_lut4_I3_O)        0.043     1.260 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_i_13/O
                         net (fo=1, routed)           0.000     1.260    lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_i_13_n_0
    SLICE_X51Y207        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.511 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.511    lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_5_n_0
    SLICE_X51Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.560 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.560    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X51Y209        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     1.667 f  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_4/O[2]
                         net (fo=4, routed)           0.223     1.890    lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_4_n_5
    SLICE_X50Y208        LUT3 (Prop_lut3_I0_O)        0.118     2.008 r  lsq3/handshake_lsq_lsq3_core/ldq_head_q[2]_i_7/O
                         net (fo=34, routed)          0.313     2.320    lsq3/handshake_lsq_lsq3_core/ldq_head_q[2]_i_7_n_0
    SLICE_X52Y208        LUT6 (Prop_lut6_I0_O)        0.043     2.363 r  lsq3/handshake_lsq_lsq3_core/i___1_i_3/O
                         net (fo=1, routed)           0.242     2.606    lsq3/handshake_lsq_lsq3_core/i___1_i_3_n_0
    SLICE_X53Y207        LUT6 (Prop_lut6_I5_O)        0.043     2.649 r  lsq3/handshake_lsq_lsq3_core/i___1_i_1/O
                         net (fo=3, routed)           0.177     2.825    lsq3/handshake_lsq_lsq3_core/lsq3_ldData_0_valid
    SLICE_X52Y208        LUT2 (Prop_lut2_I0_O)        0.043     2.868 r  lsq3/handshake_lsq_lsq3_core/i___1_i_2__0/O
                         net (fo=18, routed)          0.272     3.141    lsq3/handshake_lsq_lsq3_core/fullReg_reg
    SLICE_X57Y207        LUT6 (Prop_lut6_I4_O)        0.043     3.184 r  lsq3/handshake_lsq_lsq3_core/stq_data_1_q[31]_i_3/O
                         net (fo=3, routed)           0.359     3.543    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/entry_port_options_1_1
    SLICE_X56Y207        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     3.785 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.785    lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_4_n_0
    SLICE_X56Y208        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     3.930 f  lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.400     4.330    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/TEMP_11_double_out_110_out[7]
    SLICE_X56Y212        LUT6 (Prop_lut6_I0_O)        0.120     4.450 r  lsq3/handshake_lsq_lsq3_core/stq_data_7_q[31]_i_2/O
                         net (fo=34, routed)          0.346     4.796    lsq3/handshake_lsq_lsq3_core/stq_data_wen_7
    SLICE_X57Y212        LUT2 (Prop_lut2_I0_O)        0.043     4.839 r  lsq3/handshake_lsq_lsq3_core/stq_data_7_q[31]_i_1/O
                         net (fo=32, routed)          0.384     5.223    lsq3/handshake_lsq_lsq3_core/stq_data_7_q[31]_i_1_n_0
    SLICE_X57Y212        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_7_q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=3965, unset)         0.483     3.683    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X57Y212        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_7_q_reg[18]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X57Y212        FDRE (Setup_fdre_C_R)       -0.295     3.352    lsq3/handshake_lsq_lsq3_core/stq_data_7_q_reg[18]
  -------------------------------------------------------------------
                         required time                          3.352    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                 -1.871    




