{
  "module_name": "atmel-aes-regs.h",
  "hash_id": "f70215c46f6c8c0ae5897f6ed027fa3ecfe6f4dee395e402045ba212a6506316",
  "original_prompt": "Ingested from linux-6.6.14/drivers/crypto/atmel-aes-regs.h",
  "human_readable_source": " \n#ifndef __ATMEL_AES_REGS_H__\n#define __ATMEL_AES_REGS_H__\n\n#define AES_CR\t\t\t0x00\n#define AES_CR_START\t\t(1 << 0)\n#define AES_CR_SWRST\t\t(1 << 8)\n#define AES_CR_LOADSEED\t\t(1 << 16)\n\n#define\tAES_MR\t\t\t0x04\n#define AES_MR_CYPHER_DEC\t\t(0 << 0)\n#define AES_MR_CYPHER_ENC\t\t(1 << 0)\n#define AES_MR_GTAGEN\t\t\t(1 << 1)\n#define\tAES_MR_DUALBUFF\t\t\t(1 << 3)\n#define AES_MR_PROCDLY_MASK\t\t(0xF << 4)\n#define AES_MR_PROCDLY_OFFSET\t4\n#define AES_MR_SMOD_MASK\t\t(0x3 << 8)\n#define AES_MR_SMOD_MANUAL\t\t(0x0 << 8)\n#define AES_MR_SMOD_AUTO\t\t(0x1 << 8)\n#define AES_MR_SMOD_IDATAR0\t\t(0x2 << 8)\n#define\tAES_MR_KEYSIZE_MASK\t\t(0x3 << 10)\n#define\tAES_MR_KEYSIZE_128\t\t(0x0 << 10)\n#define\tAES_MR_KEYSIZE_192\t\t(0x1 << 10)\n#define\tAES_MR_KEYSIZE_256\t\t(0x2 << 10)\n#define AES_MR_OPMOD_MASK\t\t(0x7 << 12)\n#define AES_MR_OPMOD_ECB\t\t(0x0 << 12)\n#define AES_MR_OPMOD_CBC\t\t(0x1 << 12)\n#define AES_MR_OPMOD_OFB\t\t(0x2 << 12)\n#define AES_MR_OPMOD_CFB\t\t(0x3 << 12)\n#define AES_MR_OPMOD_CTR\t\t(0x4 << 12)\n#define AES_MR_OPMOD_GCM\t\t(0x5 << 12)\n#define AES_MR_OPMOD_XTS\t\t(0x6 << 12)\n#define AES_MR_LOD\t\t\t\t(0x1 << 15)\n#define AES_MR_CFBS_MASK\t\t(0x7 << 16)\n#define AES_MR_CFBS_128b\t\t(0x0 << 16)\n#define AES_MR_CFBS_64b\t\t\t(0x1 << 16)\n#define AES_MR_CFBS_32b\t\t\t(0x2 << 16)\n#define AES_MR_CFBS_16b\t\t\t(0x3 << 16)\n#define AES_MR_CFBS_8b\t\t\t(0x4 << 16)\n#define AES_MR_CKEY_MASK\t\t(0xF << 20)\n#define AES_MR_CKEY_OFFSET\t\t20\n#define AES_MR_CMTYP_MASK\t\t(0x1F << 24)\n#define AES_MR_CMTYP_OFFSET\t\t24\n\n#define\tAES_IER\t\t0x10\n#define\tAES_IDR\t\t0x14\n#define\tAES_IMR\t\t0x18\n#define\tAES_ISR\t\t0x1C\n#define AES_INT_DATARDY\t\t(1 << 0)\n#define AES_INT_URAD\t\t(1 << 8)\n#define AES_INT_TAGRDY\t\t(1 << 16)\n#define AES_ISR_URAT_MASK\t(0xF << 12)\n#define AES_ISR_URAT_IDR_WR_PROC\t(0x0 << 12)\n#define AES_ISR_URAT_ODR_RD_PROC\t(0x1 << 12)\n#define AES_ISR_URAT_MR_WR_PROC\t\t(0x2 << 12)\n#define AES_ISR_URAT_ODR_RD_SUBK\t(0x3 << 12)\n#define AES_ISR_URAT_MR_WR_SUBK\t\t(0x4 << 12)\n#define AES_ISR_URAT_WOR_RD\t\t\t(0x5 << 12)\n\n#define AES_KEYWR(x)\t(0x20 + ((x) * 0x04))\n#define AES_IDATAR(x)\t(0x40 + ((x) * 0x04))\n#define AES_ODATAR(x)\t(0x50 + ((x) * 0x04))\n#define AES_IVR(x)\t\t(0x60 + ((x) * 0x04))\n\n#define AES_AADLENR\t0x70\n#define AES_CLENR\t0x74\n#define AES_GHASHR(x)\t(0x78 + ((x) * 0x04))\n#define AES_TAGR(x)\t(0x88 + ((x) * 0x04))\n#define AES_CTRR\t0x98\n#define AES_GCMHR(x)\t(0x9c + ((x) * 0x04))\n\n#define AES_EMR\t\t0xb0\n#define AES_EMR_APEN\t\tBIT(0)\t \n#define AES_EMR_APM\t\tBIT(1)\t \n#define AES_EMR_APM_IPSEC\t0x0\n#define AES_EMR_APM_SSL\t\tBIT(1)\n#define AES_EMR_PLIPEN\t\tBIT(4)\t \n#define AES_EMR_PLIPD\t\tBIT(5)\t \n#define AES_EMR_PADLEN_MASK\t(0xFu << 8)\n#define AES_EMR_PADLEN_OFFSET\t8\n#define AES_EMR_PADLEN(padlen)\t(((padlen) << AES_EMR_PADLEN_OFFSET) &\\\n\t\t\t\t AES_EMR_PADLEN_MASK)\n#define AES_EMR_NHEAD_MASK\t(0xFu << 16)\n#define AES_EMR_NHEAD_OFFSET\t16\n#define AES_EMR_NHEAD(nhead)\t(((nhead) << AES_EMR_NHEAD_OFFSET) &\\\n\t\t\t\t AES_EMR_NHEAD_MASK)\n\n#define AES_TWR(x)\t(0xc0 + ((x) * 0x04))\n#define AES_ALPHAR(x)\t(0xd0 + ((x) * 0x04))\n\n#define AES_HW_VERSION\t0xFC\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}