Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : top
Version: O-2018.06
Date   : Sat Nov 18 23:08:47 2023
****************************************

Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.db)
    SRAM_WC (File: /home/user2/vsd23/vsd2384/vsd_hw3/N26114324/sim/SRAM/SRAM_WC.db)

Number of ports:                         9620
Number of nets:                         40352
Number of cells:                        29782
Number of combinational cells:          25384
Number of sequential cells:              4329
Number of macros/black boxes:               2
Number of buf/inv:                       6823
Number of references:                      14

Combinational area:             513829.613986
Buf/Inv area:                    78294.987990
Noncombinational area:          237856.655243
Macro/Black Box area:          5344494.500000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:               6096180.769229
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)
1
