INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_9/divider/divider.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_9/divider/divider.srcs/sim_1/new/sim_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_div
