script> if [ -f   /opt/Xilinx/14.1/ISE_DS/settings32.sh ]; then 
script>  source /opt/Xilinx/14.1/ISE_DS/settings32.sh >> /tmp/log 
script> fi
script> if [ -f   /opt/Xilinx/14.1/ISE_DS/settings64.sh ]; then
script>  source /opt/Xilinx/14.1/ISE_DS/settings64.sh >> /tmp/log
script> fi
script>  
script> echo PNULib= $FLOWRIANLIBRARY/PNULib/ISim/PNULib >> PiezoTest_tb.init
script> echo work=./work >> PiezoTest_tb.init
script> echo verilog work PNU_CLK_DIV.v >> PiezoTest_tb.prj
script> echo verilog work PiezoTest.v >> PiezoTest_tb.prj
script> echo verilog work PiezoTest_tb.v >> PiezoTest_tb.prj
script> echo vcd dumpfile PiezoTest_tb.vcd >> PiezoTest_tb.tcl
script> echo vcd dumpvars -m /PiezoTest_tb -l 1 >> PiezoTest_tb.tcl
script> echo run 10000 ns >> PiezoTest_tb.tcl
script> echo vcd dumpflush >> PiezoTest_tb.tcl
INFO:Simulator:908 - Using init file passed via -initfile option
   "PiezoTest_tb.init"
Running: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/fuse -top work.PiezoTest_tb -init PiezoTest_tb.init -prj PiezoTest_tb.prj -lib PNULib -o PiezoTest_tb.exe
ISim P.15xf (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8
Determining compilation order of HDL files
Analyzing Verilog file "PNU_CLK_DIV.v" into library work
Analyzing Verilog file "PiezoTest.v" into library work
Analyzing Verilog file "PiezoTest_tb.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 36132 KB
Fuse CPU Usage: 2070 ms
Compiling module PNU_CLK_DIV
Compiling module PiezoTest
Compiling module PiezoTest_tb
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable PiezoTest_tb.exe
Fuse Memory Usage: 80192 KB
Fuse CPU Usage: 2090 ms
GCC CPU Usage: 550 ms
script> echo quit -f >> PiezoTest_tb.tcl
ISim P.15xf (signature 0x8ddf5b5d)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
Simulator is doing circuit initialization process.
Finished circuit initialization process.
script> fuse -top work.PiezoTest_tb -init PiezoTest_tb.init -prj PiezoTest_tb.prj  -lib PNULib -o PiezoTest_tb.exe
script> ./PiezoTest_tb.exe -tclbatch PiezoTest_tb.tcl
script> rm PiezoTest_tb.tcl
script> rm PiezoTest_tb.init
script> rm PiezoTest_tb.prj
script> rm fuse.xmsgs
script> rm fuseRelaunch.cmd
script> rm isim.wdb
script> rm -f PiezoTest_tb.exe fuse.log isim.log
rm: cannot remove `list': No such file or directory
rm: cannot remove `of': No such file or directory
rm: cannot remove `verilog': No such file or directory
rm: cannot remove `or': No such file or directory
rm: cannot remove `VHDL': No such file or directory
rm: cannot remove `files': No such file or directory
script> rm -rf isim
script> rm list of verilog or VHDL files
script> rm -rf ./work
script> rm -rf PNU_AND2.v
script> rm -rf PNU_AND3.v
script> rm -rf PNU_AND4.v
script> rm -rf PNU_AND8.v
script> rm -rf PNU_BUF.v
script> rm -rf PNU_DFF.v
script> rm -rf PNU_DFF_Ce.v
script> rm -rf PNU_JKFF.v
script> rm -rf PNU_MUX2.v
script> rm -rf PNU_MUX4.v
script> rm -rf PNU_MUX8.v
script> rm -rf PNU_NAND2.v
script> rm -rf PNU_NAND3.v
script> rm -rf PNU_NAND4.v
script> rm -rf PNU_NAND8.v
script> rm -rf PNU_NOR2.v
script> rm -rf PNU_NOR3.v
script> rm -rf PNU_NOR4.v
script> rm -rf PNU_NOR8.v
script> rm -rf PNU_NOT.v
script> rm -rf PNU_ONE.v
script> rm -rf PNU_OR2.v
script> rm -rf PNU_OR3.v
script> rm -rf PNU_OR4.v
script> rm -rf PNU_OR8.v
script> rm -rf PNU_SRAM.v
script> rm -rf PNU_TBUF.v
script> rm -rf PNU_XNOR2.v
script> rm -rf PNU_XNOR3.v
script> rm -rf PNU_XNOR4.v
script> rm -rf PNU_XOR2.v
script> rm -rf PNU_XOR3.v
script> rm -rf PNU_XOR4.v
script> rm -rf PNU_ZERO.v
script> rm -rf Add_two_decimal_to_5bit_binary.v
script> rm -rf AddTwoDec.v
script> rm -rf Compare_2bit.v
script> rm -rf Compare_4bit.v
script> rm -rf Counter10.v
script> rm -rf Counter100.v
script> rm -rf Decoder2bit.v
script> rm -rf Decoder3bit.v
script> rm -rf DFlipflop.v
script> rm -rf DFlipflopCE.v
script> rm -rf DigitToShiftRegister.v
script> rm -rf eight_counter.v
script> rm -rf Encode_decimal_to_binary.v
script> rm -rf FullAdder.v
script> rm -rf FullColorTest.v
script> rm -rf HalfAdder.v
script> rm -rf LevelToPulse.v
script> rm -rf LogicTest.v
script> rm -rf MUX4bit_4.v
script> rm -rf PiezoTest.v
script> rm -rf PiezoTest_tb.v
script> rm -rf PNU_CLK_DIV.v
script> rm -rf register.v
script> rm -rf Register4bit.v
script> rm -rf Register5bit.v
script> rm -rf RightShiftRegister.v
script> rm -rf Ripple_carray_adder_4bit.v
script> rm -rf seven_segment.v
script> rm -rf SevenSegments.v
script> rm -rf shift_register.v
script> rm -rf Shift4bitRegister.v
script> rm -rf SRAM4.v
script> rm -rf StepMotor.v
script> rm -rf StepMotor_tb.v
script> rm -rf Mux12bit_4.v
script> rm -rf Mux12bit_4_tb.v
script> rm -rf ToneConverter.v
Finish simulation!!
