{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580035743293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580035743314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 11:49:03 2020 " "Processing started: Sun Jan 26 11:49:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580035743314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035743314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LedToggle -c LedToggle " "Command: quartus_map --read_settings_files=on --write_settings_files=off LedToggle -c LedToggle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035743314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580035746165 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "ledtoggle.qsys " "Elaborating Platform Designer system entity \"ledtoggle.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035770301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.11:49:42 Progress: Loading LedToggle/ledtoggle.qsys " "2020.01.26.11:49:42 Progress: Loading LedToggle/ledtoggle.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035782890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.11:49:45 Progress: Reading input file " "2020.01.26.11:49:45 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035785198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.11:49:45 Progress: Adding clk_0 \[clock_source 18.1\] " "2020.01.26.11:49:45 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035785460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.11:49:47 Progress: Parameterizing module clk_0 " "2020.01.26.11:49:47 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035787599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.11:49:47 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2020.01.26.11:49:47 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035787605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.11:49:48 Progress: Parameterizing module cpu " "2020.01.26.11:49:48 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035788448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.11:49:48 Progress: Adding led_pio \[altera_avalon_pio 18.1\] " "2020.01.26.11:49:48 Progress: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035788458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.11:49:48 Progress: Parameterizing module led_pio " "2020.01.26.11:49:48 Progress: Parameterizing module led_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035788538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.11:49:48 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\] " "2020.01.26.11:49:48 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035788541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.11:49:48 Progress: Parameterizing module onchip_mem " "2020.01.26.11:49:48 Progress: Parameterizing module onchip_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035788623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.11:49:48 Progress: Adding sw_pio \[altera_avalon_pio 18.1\] " "2020.01.26.11:49:48 Progress: Adding sw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035788628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.11:49:48 Progress: Parameterizing module sw_pio " "2020.01.26.11:49:48 Progress: Parameterizing module sw_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035788628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.11:49:48 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\] " "2020.01.26.11:49:48 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035788628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.11:49:48 Progress: Parameterizing module sys_clk_timer " "2020.01.26.11:49:48 Progress: Parameterizing module sys_clk_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035788792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.11:49:48 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\] " "2020.01.26.11:49:48 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035788795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.11:49:50 Progress: Parameterizing module sysid " "2020.01.26.11:49:50 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035790024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.11:49:50 Progress: Adding uart \[altera_avalon_uart 18.1\] " "2020.01.26.11:49:50 Progress: Adding uart \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035790025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.11:49:50 Progress: Parameterizing module uart " "2020.01.26.11:49:50 Progress: Parameterizing module uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035790073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.11:49:50 Progress: Building connections " "2020.01.26.11:49:50 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035790075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.11:49:50 Progress: Parameterizing connections " "2020.01.26.11:49:50 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035790229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.11:49:50 Progress: Validating " "2020.01.26.11:49:50 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035790234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.11:49:54 Progress: Done reading input file " "2020.01.26.11:49:54 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035794939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledtoggle.sw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Ledtoggle.sw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035798029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledtoggle.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Ledtoggle.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035798032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledtoggle.sysid: Time stamp will be automatically updated when this component is generated. " "Ledtoggle.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035798032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledtoggle: Generating ledtoggle \"ledtoggle\" for QUARTUS_SYNTH " "Ledtoggle: Generating ledtoggle \"ledtoggle\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035799706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"ledtoggle\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"ledtoggle\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035826928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Starting RTL generation for module 'ledtoggle_led_pio' " "Led_pio: Starting RTL generation for module 'ledtoggle_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035826974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ledtoggle_led_pio --dir=C:/Users/Stavros/AppData/Local/Temp/alt8287_8801611923789812462.dir/0002_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Stavros/AppData/Local/Temp/alt8287_8801611923789812462.dir/0002_led_pio_gen//ledtoggle_led_pio_component_configuration.pl  --do_build_sim=0  \] " "Led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ledtoggle_led_pio --dir=C:/Users/Stavros/AppData/Local/Temp/alt8287_8801611923789812462.dir/0002_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Stavros/AppData/Local/Temp/alt8287_8801611923789812462.dir/0002_led_pio_gen//ledtoggle_led_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035826974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Done RTL generation for module 'ledtoggle_led_pio' " "Led_pio: Done RTL generation for module 'ledtoggle_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035828902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: \"ledtoggle\" instantiated altera_avalon_pio \"led_pio\" " "Led_pio: \"ledtoggle\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035828911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Starting RTL generation for module 'ledtoggle_onchip_mem' " "Onchip_mem: Starting RTL generation for module 'ledtoggle_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035828937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ledtoggle_onchip_mem --dir=C:/Users/Stavros/AppData/Local/Temp/alt8287_8801611923789812462.dir/0003_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Stavros/AppData/Local/Temp/alt8287_8801611923789812462.dir/0003_onchip_mem_gen//ledtoggle_onchip_mem_component_configuration.pl  --do_build_sim=0  \] " "Onchip_mem:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ledtoggle_onchip_mem --dir=C:/Users/Stavros/AppData/Local/Temp/alt8287_8801611923789812462.dir/0003_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Stavros/AppData/Local/Temp/alt8287_8801611923789812462.dir/0003_onchip_mem_gen//ledtoggle_onchip_mem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035828937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Done RTL generation for module 'ledtoggle_onchip_mem' " "Onchip_mem: Done RTL generation for module 'ledtoggle_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035829440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: \"ledtoggle\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\" " "Onchip_mem: \"ledtoggle\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035829445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_pio: Starting RTL generation for module 'ledtoggle_sw_pio' " "Sw_pio: Starting RTL generation for module 'ledtoggle_sw_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035829478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ledtoggle_sw_pio --dir=C:/Users/Stavros/AppData/Local/Temp/alt8287_8801611923789812462.dir/0004_sw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Stavros/AppData/Local/Temp/alt8287_8801611923789812462.dir/0004_sw_pio_gen//ledtoggle_sw_pio_component_configuration.pl  --do_build_sim=0  \] " "Sw_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ledtoggle_sw_pio --dir=C:/Users/Stavros/AppData/Local/Temp/alt8287_8801611923789812462.dir/0004_sw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Stavros/AppData/Local/Temp/alt8287_8801611923789812462.dir/0004_sw_pio_gen//ledtoggle_sw_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035829479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_pio: Done RTL generation for module 'ledtoggle_sw_pio' " "Sw_pio: Done RTL generation for module 'ledtoggle_sw_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035829980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_pio: \"ledtoggle\" instantiated altera_avalon_pio \"sw_pio\" " "Sw_pio: \"ledtoggle\" instantiated altera_avalon_pio \"sw_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035829985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Starting RTL generation for module 'ledtoggle_sys_clk_timer' " "Sys_clk_timer: Starting RTL generation for module 'ledtoggle_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035830005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ledtoggle_sys_clk_timer --dir=C:/Users/Stavros/AppData/Local/Temp/alt8287_8801611923789812462.dir/0005_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Stavros/AppData/Local/Temp/alt8287_8801611923789812462.dir/0005_sys_clk_timer_gen//ledtoggle_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \] " "Sys_clk_timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ledtoggle_sys_clk_timer --dir=C:/Users/Stavros/AppData/Local/Temp/alt8287_8801611923789812462.dir/0005_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Stavros/AppData/Local/Temp/alt8287_8801611923789812462.dir/0005_sys_clk_timer_gen//ledtoggle_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035830005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Done RTL generation for module 'ledtoggle_sys_clk_timer' " "Sys_clk_timer: Done RTL generation for module 'ledtoggle_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035830580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: \"ledtoggle\" instantiated altera_avalon_timer \"sys_clk_timer\" " "Sys_clk_timer: \"ledtoggle\" instantiated altera_avalon_timer \"sys_clk_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035830587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"ledtoggle\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"ledtoggle\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035830607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Starting RTL generation for module 'ledtoggle_uart' " "Uart: Starting RTL generation for module 'ledtoggle_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035830654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=ledtoggle_uart --dir=C:/Users/Stavros/AppData/Local/Temp/alt8287_8801611923789812462.dir/0007_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Stavros/AppData/Local/Temp/alt8287_8801611923789812462.dir/0007_uart_gen//ledtoggle_uart_component_configuration.pl  --do_build_sim=0  \] " "Uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=ledtoggle_uart --dir=C:/Users/Stavros/AppData/Local/Temp/alt8287_8801611923789812462.dir/0007_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Stavros/AppData/Local/Temp/alt8287_8801611923789812462.dir/0007_uart_gen//ledtoggle_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035830655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Done RTL generation for module 'ledtoggle_uart' " "Uart: Done RTL generation for module 'ledtoggle_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035831564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: \"ledtoggle\" instantiated altera_avalon_uart \"uart\" " "Uart: \"ledtoggle\" instantiated altera_avalon_uart \"uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035831570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035849318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035850477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035852147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035854019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035855200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035856316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035857821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"ledtoggle\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"ledtoggle\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035869813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"ledtoggle\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"ledtoggle\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035869950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"ledtoggle\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"ledtoggle\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035869986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'ledtoggle_cpu_cpu' " "Cpu: Starting RTL generation for module 'ledtoggle_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035870157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=ledtoggle_cpu_cpu --dir=C:/Users/Stavros/AppData/Local/Temp/alt8287_8801611923789812462.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Stavros/AppData/Local/Temp/alt8287_8801611923789812462.dir/0010_cpu_gen//ledtoggle_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=ledtoggle_cpu_cpu --dir=C:/Users/Stavros/AppData/Local/Temp/alt8287_8801611923789812462.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Stavros/AppData/Local/Temp/alt8287_8801611923789812462.dir/0010_cpu_gen//ledtoggle_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035870158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.26 11:51:14 (*) Starting Nios II generation " "Cpu: # 2020.01.26 11:51:14 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.26 11:51:14 (*)   Checking for plaintext license. " "Cpu: # 2020.01.26 11:51:14 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.26 11:51:16 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2020.01.26 11:51:16 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.26 11:51:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.01.26 11:51:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.26 11:51:16 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.01.26 11:51:16 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.26 11:51:16 (*)   Plaintext license not found. " "Cpu: # 2020.01.26 11:51:16 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.26 11:51:16 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2020.01.26 11:51:16 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.26 11:51:16 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.01.26 11:51:16 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.26 11:51:16 (*)   Creating all objects for CPU " "Cpu: # 2020.01.26 11:51:16 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.26 11:51:18 (*)   Generating RTL from CPU objects " "Cpu: # 2020.01.26 11:51:18 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.26 11:51:18 (*)   Creating plain-text RTL " "Cpu: # 2020.01.26 11:51:18 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.26 11:51:19 (*) Done Nios II generation " "Cpu: # 2020.01.26 11:51:19 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'ledtoggle_cpu_cpu' " "Cpu: Done RTL generation for module 'ledtoggle_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_control_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sysid_control_slave_translator\" " "Sysid_control_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sysid_control_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_control_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sysid_control_slave_agent\" " "Sysid_control_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sysid_control_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_control_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sysid_control_slave_agent_rsp_fifo\" " "Sysid_control_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sysid_control_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035879995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035880055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035880126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035880135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035880248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035880376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035880409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035880451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035882585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035882614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledtoggle: Done \"ledtoggle\" with 30 modules, 42 files " "Ledtoggle: Done \"ledtoggle\" with 30 modules, 42 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035882626 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "ledtoggle.qsys " "Finished elaborating Platform Designer system entity \"ledtoggle.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035884034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledtoggle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ledtoggle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LedToggle " "Found entity 1: LedToggle" {  } { { "LedToggle.bdf" "" { Schematic "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/LedToggle.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035884429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035884429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/ledtoggle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/ledtoggle/ledtoggle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ledtoggle-rtl " "Found design unit 1: ledtoggle-rtl" {  } { { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035885778 ""} { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle " "Found entity 1: ledtoggle" {  } { { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035885778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035885778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/ledtoggle/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035885820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035885820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035885836 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035885836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035885836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/ledtoggle/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035885849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035885849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/ledtoggle/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035885890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035885890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/ledtoggle/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035885915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035885915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/ledtoggle/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035885955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035885955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/ledtoggle/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035885970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035885970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/ledtoggle/submodules/altera_reset_controller.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035885985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035885985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/ledtoggle/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_cpu " "Found entity 1: ledtoggle_cpu" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_cpu_cpu_register_bank_a_module " "Found entity 1: ledtoggle_cpu_cpu_register_bank_a_module" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886203 ""} { "Info" "ISGN_ENTITY_NAME" "2 ledtoggle_cpu_cpu_register_bank_b_module " "Found entity 2: ledtoggle_cpu_cpu_register_bank_b_module" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886203 ""} { "Info" "ISGN_ENTITY_NAME" "3 ledtoggle_cpu_cpu_nios2_oci_debug " "Found entity 3: ledtoggle_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886203 ""} { "Info" "ISGN_ENTITY_NAME" "4 ledtoggle_cpu_cpu_nios2_oci_break " "Found entity 4: ledtoggle_cpu_cpu_nios2_oci_break" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886203 ""} { "Info" "ISGN_ENTITY_NAME" "5 ledtoggle_cpu_cpu_nios2_oci_xbrk " "Found entity 5: ledtoggle_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886203 ""} { "Info" "ISGN_ENTITY_NAME" "6 ledtoggle_cpu_cpu_nios2_oci_dbrk " "Found entity 6: ledtoggle_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886203 ""} { "Info" "ISGN_ENTITY_NAME" "7 ledtoggle_cpu_cpu_nios2_oci_itrace " "Found entity 7: ledtoggle_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886203 ""} { "Info" "ISGN_ENTITY_NAME" "8 ledtoggle_cpu_cpu_nios2_oci_td_mode " "Found entity 8: ledtoggle_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886203 ""} { "Info" "ISGN_ENTITY_NAME" "9 ledtoggle_cpu_cpu_nios2_oci_dtrace " "Found entity 9: ledtoggle_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886203 ""} { "Info" "ISGN_ENTITY_NAME" "10 ledtoggle_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: ledtoggle_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886203 ""} { "Info" "ISGN_ENTITY_NAME" "11 ledtoggle_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: ledtoggle_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886203 ""} { "Info" "ISGN_ENTITY_NAME" "12 ledtoggle_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: ledtoggle_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886203 ""} { "Info" "ISGN_ENTITY_NAME" "13 ledtoggle_cpu_cpu_nios2_oci_fifo " "Found entity 13: ledtoggle_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886203 ""} { "Info" "ISGN_ENTITY_NAME" "14 ledtoggle_cpu_cpu_nios2_oci_pib " "Found entity 14: ledtoggle_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886203 ""} { "Info" "ISGN_ENTITY_NAME" "15 ledtoggle_cpu_cpu_nios2_oci_im " "Found entity 15: ledtoggle_cpu_cpu_nios2_oci_im" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886203 ""} { "Info" "ISGN_ENTITY_NAME" "16 ledtoggle_cpu_cpu_nios2_performance_monitors " "Found entity 16: ledtoggle_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886203 ""} { "Info" "ISGN_ENTITY_NAME" "17 ledtoggle_cpu_cpu_nios2_avalon_reg " "Found entity 17: ledtoggle_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886203 ""} { "Info" "ISGN_ENTITY_NAME" "18 ledtoggle_cpu_cpu_ociram_sp_ram_module " "Found entity 18: ledtoggle_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886203 ""} { "Info" "ISGN_ENTITY_NAME" "19 ledtoggle_cpu_cpu_nios2_ocimem " "Found entity 19: ledtoggle_cpu_cpu_nios2_ocimem" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886203 ""} { "Info" "ISGN_ENTITY_NAME" "20 ledtoggle_cpu_cpu_nios2_oci " "Found entity 20: ledtoggle_cpu_cpu_nios2_oci" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886203 ""} { "Info" "ISGN_ENTITY_NAME" "21 ledtoggle_cpu_cpu " "Found entity 21: ledtoggle_cpu_cpu" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_cpu_cpu_debug_slave_sysclk " "Found entity 1: ledtoggle_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_cpu_cpu_debug_slave_tck " "Found entity 1: ledtoggle_cpu_cpu_debug_slave_tck" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_cpu_cpu_debug_slave_wrapper " "Found entity 1: ledtoggle_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_cpu_cpu_test_bench " "Found entity 1: ledtoggle_cpu_cpu_test_bench" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_test_bench.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_irq_mapper " "Found entity 1: ledtoggle_irq_mapper" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_irq_mapper.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_led_pio " "Found entity 1: ledtoggle_led_pio" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_led_pio.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0 " "Found entity 1: ledtoggle_mm_interconnect_0" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ledtoggle_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ledtoggle_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_cmd_demux " "Found entity 1: ledtoggle_mm_interconnect_0_cmd_demux" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ledtoggle_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_cmd_mux " "Found entity 1: ledtoggle_mm_interconnect_0_cmd_mux" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_cmd_mux_001 " "Found entity 1: ledtoggle_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ledtoggle_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ledtoggle_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580035886484 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ledtoggle_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ledtoggle_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580035886486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_router_default_decode " "Found entity 1: ledtoggle_mm_interconnect_0_router_default_decode" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886497 ""} { "Info" "ISGN_ENTITY_NAME" "2 ledtoggle_mm_interconnect_0_router " "Found entity 2: ledtoggle_mm_interconnect_0_router" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ledtoggle_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ledtoggle_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580035886505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ledtoggle_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ledtoggle_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580035886506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_router_001_default_decode " "Found entity 1: ledtoggle_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886519 ""} { "Info" "ISGN_ENTITY_NAME" "2 ledtoggle_mm_interconnect_0_router_001 " "Found entity 2: ledtoggle_mm_interconnect_0_router_001" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ledtoggle_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ledtoggle_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580035886525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ledtoggle_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ledtoggle_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580035886527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_router_002_default_decode " "Found entity 1: ledtoggle_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886539 ""} { "Info" "ISGN_ENTITY_NAME" "2 ledtoggle_mm_interconnect_0_router_002 " "Found entity 2: ledtoggle_mm_interconnect_0_router_002" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886539 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ledtoggle_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ledtoggle_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580035886543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ledtoggle_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ledtoggle_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580035886544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_router_003_default_decode " "Found entity 1: ledtoggle_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886556 ""} { "Info" "ISGN_ENTITY_NAME" "2 ledtoggle_mm_interconnect_0_router_003 " "Found entity 2: ledtoggle_mm_interconnect_0_router_003" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_rsp_demux " "Found entity 1: ledtoggle_mm_interconnect_0_rsp_demux" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_rsp_mux " "Found entity 1: ledtoggle_mm_interconnect_0_rsp_mux" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ledtoggle_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_onchip_mem " "Found entity 1: ledtoggle_onchip_mem" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_sw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_sw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_sw_pio " "Found entity 1: ledtoggle_sw_pio" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_sw_pio.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_sw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_sys_clk_timer " "Found entity 1: ledtoggle_sys_clk_timer" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_sys_clk_timer.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_sysid " "Found entity 1: ledtoggle_sysid" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_sysid.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_uart_tx " "Found entity 1: ledtoggle_uart_tx" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886701 ""} { "Info" "ISGN_ENTITY_NAME" "2 ledtoggle_uart_rx_stimulus_source " "Found entity 2: ledtoggle_uart_rx_stimulus_source" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886701 ""} { "Info" "ISGN_ENTITY_NAME" "3 ledtoggle_uart_rx " "Found entity 3: ledtoggle_uart_rx" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886701 ""} { "Info" "ISGN_ENTITY_NAME" "4 ledtoggle_uart_regs " "Found entity 4: ledtoggle_uart_regs" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886701 ""} { "Info" "ISGN_ENTITY_NAME" "5 ledtoggle_uart " "Found entity 5: ledtoggle_uart" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035886701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035886701 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ledtoggle " "Elaborating entity \"ledtoggle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1580035887241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu ledtoggle_cpu:cpu " "Elaborating entity \"ledtoggle_cpu\" for hierarchy \"ledtoggle_cpu:cpu\"" {  } { { "db/ip/ledtoggle/ledtoggle.vhd" "cpu" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035887421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu " "Elaborating entity \"ledtoggle_cpu_cpu\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu.v" "cpu" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035887467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_test_bench ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_test_bench:the_ledtoggle_cpu_cpu_test_bench " "Elaborating entity \"ledtoggle_cpu_cpu_test_bench\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_test_bench:the_ledtoggle_cpu_cpu_test_bench\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_test_bench" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035888025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_register_bank_a_module ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_register_bank_a_module:ledtoggle_cpu_cpu_register_bank_a " "Elaborating entity \"ledtoggle_cpu_cpu_register_bank_a_module\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_register_bank_a_module:ledtoggle_cpu_cpu_register_bank_a\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "ledtoggle_cpu_cpu_register_bank_a" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035888260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_register_bank_a_module:ledtoggle_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_register_bank_a_module:ledtoggle_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035888696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_register_bank_a_module:ledtoggle_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_register_bank_a_module:ledtoggle_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035888972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_register_bank_a_module:ledtoggle_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_register_bank_a_module:ledtoggle_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035888975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035888975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035888975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035888975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035888975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035888975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035888975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035888975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035888975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035888975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035888975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035888975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035888975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035888975 ""}  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580035888975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035889371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035889371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_register_bank_a_module:ledtoggle_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_register_bank_a_module:ledtoggle_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035889390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_register_bank_b_module ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_register_bank_b_module:ledtoggle_cpu_cpu_register_bank_b " "Elaborating entity \"ledtoggle_cpu_cpu_register_bank_b_module\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_register_bank_b_module:ledtoggle_cpu_cpu_register_bank_b\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "ledtoggle_cpu_cpu_register_bank_b" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035889604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035889764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_debug ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_debug:the_ledtoggle_cpu_cpu_nios2_oci_debug " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_debug\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_debug:the_ledtoggle_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci_debug" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035889859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_debug:the_ledtoggle_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_debug:the_ledtoggle_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035890041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_debug:the_ledtoggle_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_debug:the_ledtoggle_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035890126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_debug:the_ledtoggle_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_debug:the_ledtoggle_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035890126 ""}  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580035890126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_break ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_break:the_ledtoggle_cpu_cpu_nios2_oci_break " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_break\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_break:the_ledtoggle_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci_break" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035890160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_xbrk ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_xbrk:the_ledtoggle_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_xbrk:the_ledtoggle_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035890307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_dbrk ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_dbrk:the_ledtoggle_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_dbrk:the_ledtoggle_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035890358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_itrace ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_itrace:the_ledtoggle_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_itrace\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_itrace:the_ledtoggle_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035890403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_dtrace ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_dtrace:the_ledtoggle_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_dtrace:the_ledtoggle_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035890468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_td_mode ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_dtrace:the_ledtoggle_cpu_cpu_nios2_oci_dtrace\|ledtoggle_cpu_cpu_nios2_oci_td_mode:ledtoggle_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_dtrace:the_ledtoggle_cpu_cpu_nios2_oci_dtrace\|ledtoggle_cpu_cpu_nios2_oci_td_mode:ledtoggle_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "ledtoggle_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035890810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_fifo ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_fifo:the_ledtoggle_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_fifo\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_fifo:the_ledtoggle_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035890887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_compute_input_tm_cnt ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_fifo:the_ledtoggle_cpu_cpu_nios2_oci_fifo\|ledtoggle_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_ledtoggle_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_fifo:the_ledtoggle_cpu_cpu_nios2_oci_fifo\|ledtoggle_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_ledtoggle_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035891230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_fifo_wrptr_inc ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_fifo:the_ledtoggle_cpu_cpu_nios2_oci_fifo\|ledtoggle_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_ledtoggle_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_fifo:the_ledtoggle_cpu_cpu_nios2_oci_fifo\|ledtoggle_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_ledtoggle_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035891274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_fifo_cnt_inc ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_fifo:the_ledtoggle_cpu_cpu_nios2_oci_fifo\|ledtoggle_cpu_cpu_nios2_oci_fifo_cnt_inc:the_ledtoggle_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_fifo:the_ledtoggle_cpu_cpu_nios2_oci_fifo\|ledtoggle_cpu_cpu_nios2_oci_fifo_cnt_inc:the_ledtoggle_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035891321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_pib ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_pib:the_ledtoggle_cpu_cpu_nios2_oci_pib " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_pib\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_pib:the_ledtoggle_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci_pib" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035891372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_im ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_im:the_ledtoggle_cpu_cpu_nios2_oci_im " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_im\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_im:the_ledtoggle_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci_im" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035891401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_avalon_reg ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_avalon_reg:the_ledtoggle_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_avalon_reg\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_avalon_reg:the_ledtoggle_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035891457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_ocimem ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_ocimem:the_ledtoggle_cpu_cpu_nios2_ocimem " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_ocimem\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_ocimem:the_ledtoggle_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_ocimem" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035891506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_ociram_sp_ram_module ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_ocimem:the_ledtoggle_cpu_cpu_nios2_ocimem\|ledtoggle_cpu_cpu_ociram_sp_ram_module:ledtoggle_cpu_cpu_ociram_sp_ram " "Elaborating entity \"ledtoggle_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_ocimem:the_ledtoggle_cpu_cpu_nios2_ocimem\|ledtoggle_cpu_cpu_ociram_sp_ram_module:ledtoggle_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "ledtoggle_cpu_cpu_ociram_sp_ram" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035891931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_ocimem:the_ledtoggle_cpu_cpu_nios2_ocimem\|ledtoggle_cpu_cpu_ociram_sp_ram_module:ledtoggle_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_ocimem:the_ledtoggle_cpu_cpu_nios2_ocimem\|ledtoggle_cpu_cpu_ociram_sp_ram_module:ledtoggle_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035892149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_ocimem:the_ledtoggle_cpu_cpu_nios2_ocimem\|ledtoggle_cpu_cpu_ociram_sp_ram_module:ledtoggle_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_ocimem:the_ledtoggle_cpu_cpu_nios2_ocimem\|ledtoggle_cpu_cpu_ociram_sp_ram_module:ledtoggle_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035892253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_ocimem:the_ledtoggle_cpu_cpu_nios2_ocimem\|ledtoggle_cpu_cpu_ociram_sp_ram_module:ledtoggle_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_ocimem:the_ledtoggle_cpu_cpu_nios2_ocimem\|ledtoggle_cpu_cpu_ociram_sp_ram_module:ledtoggle_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035892254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035892254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035892254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035892254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035892254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035892254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035892254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035892254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035892254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035892254 ""}  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580035892254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035892473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035892473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_ocimem:the_ledtoggle_cpu_cpu_nios2_ocimem\|ledtoggle_cpu_cpu_ociram_sp_ram_module:ledtoggle_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_ocimem:the_ledtoggle_cpu_cpu_nios2_ocimem\|ledtoggle_cpu_cpu_ociram_sp_ram_module:ledtoggle_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035892485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_debug_slave_wrapper ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"ledtoggle_cpu_cpu_debug_slave_wrapper\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035892582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_debug_slave_tck ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|ledtoggle_cpu_cpu_debug_slave_tck:the_ledtoggle_cpu_cpu_debug_slave_tck " "Elaborating entity \"ledtoggle_cpu_cpu_debug_slave_tck\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|ledtoggle_cpu_cpu_debug_slave_tck:the_ledtoggle_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" "the_ledtoggle_cpu_cpu_debug_slave_tck" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035892642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_debug_slave_sysclk ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|ledtoggle_cpu_cpu_debug_slave_sysclk:the_ledtoggle_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"ledtoggle_cpu_cpu_debug_slave_sysclk\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|ledtoggle_cpu_cpu_debug_slave_sysclk:the_ledtoggle_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" "the_ledtoggle_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035892884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" "ledtoggle_cpu_cpu_debug_slave_phy" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035893695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035893924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035893924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035893924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035893924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035893924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035893924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035893924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035893924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035893924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035893924 ""}  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580035893924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035893970 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035894134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035894495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035894893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_led_pio ledtoggle_led_pio:led_pio " "Elaborating entity \"ledtoggle_led_pio\" for hierarchy \"ledtoggle_led_pio:led_pio\"" {  } { { "db/ip/ledtoggle/ledtoggle.vhd" "led_pio" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035895073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_onchip_mem ledtoggle_onchip_mem:onchip_mem " "Elaborating entity \"ledtoggle_onchip_mem\" for hierarchy \"ledtoggle_onchip_mem:onchip_mem\"" {  } { { "db/ip/ledtoggle/ledtoggle.vhd" "onchip_mem" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035895111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "the_altsyncram" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035895178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035895225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035895225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex " "Parameter \"init_file\" = \"C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035895225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035895225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035895225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035895225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035895225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035895225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035895225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035895225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035895225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035895225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035895225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035895225 ""}  } { { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580035895225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h0p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h0p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h0p1 " "Found entity 1: altsyncram_h0p1" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035895377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035895377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h0p1 ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated " "Elaborating entity \"altsyncram_h0p1\" for hierarchy \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035895390 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "ledtoggle_onchip_mem.hex 640 10 " "Width of data items in \"ledtoggle_onchip_mem.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 640 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 ledtoggle_onchip_mem.hex " "Data at line (2) of memory initialization file \"ledtoggle_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1580035895421 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 ledtoggle_onchip_mem.hex " "Data at line (3) of memory initialization file \"ledtoggle_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1580035895421 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 ledtoggle_onchip_mem.hex " "Data at line (4) of memory initialization file \"ledtoggle_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1580035895421 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 ledtoggle_onchip_mem.hex " "Data at line (5) of memory initialization file \"ledtoggle_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1580035895421 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 ledtoggle_onchip_mem.hex " "Data at line (6) of memory initialization file \"ledtoggle_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1580035895421 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 ledtoggle_onchip_mem.hex " "Data at line (7) of memory initialization file \"ledtoggle_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1580035895421 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 ledtoggle_onchip_mem.hex " "Data at line (8) of memory initialization file \"ledtoggle_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1580035895421 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 ledtoggle_onchip_mem.hex " "Data at line (9) of memory initialization file \"ledtoggle_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1580035895421 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 ledtoggle_onchip_mem.hex " "Data at line (10) of memory initialization file \"ledtoggle_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1580035895421 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 ledtoggle_onchip_mem.hex " "Data at line (11) of memory initialization file \"ledtoggle_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1580035895421 ""}  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1580035895421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_sw_pio ledtoggle_sw_pio:sw_pio " "Elaborating entity \"ledtoggle_sw_pio\" for hierarchy \"ledtoggle_sw_pio:sw_pio\"" {  } { { "db/ip/ledtoggle/ledtoggle.vhd" "sw_pio" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035895992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_sys_clk_timer ledtoggle_sys_clk_timer:sys_clk_timer " "Elaborating entity \"ledtoggle_sys_clk_timer\" for hierarchy \"ledtoggle_sys_clk_timer:sys_clk_timer\"" {  } { { "db/ip/ledtoggle/ledtoggle.vhd" "sys_clk_timer" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035896041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_sysid ledtoggle_sysid:sysid " "Elaborating entity \"ledtoggle_sysid\" for hierarchy \"ledtoggle_sysid:sysid\"" {  } { { "db/ip/ledtoggle/ledtoggle.vhd" "sysid" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035896121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_uart ledtoggle_uart:uart " "Elaborating entity \"ledtoggle_uart\" for hierarchy \"ledtoggle_uart:uart\"" {  } { { "db/ip/ledtoggle/ledtoggle.vhd" "uart" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035896172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_uart_tx ledtoggle_uart:uart\|ledtoggle_uart_tx:the_ledtoggle_uart_tx " "Elaborating entity \"ledtoggle_uart_tx\" for hierarchy \"ledtoggle_uart:uart\|ledtoggle_uart_tx:the_ledtoggle_uart_tx\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "the_ledtoggle_uart_tx" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035896221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_uart_rx ledtoggle_uart:uart\|ledtoggle_uart_rx:the_ledtoggle_uart_rx " "Elaborating entity \"ledtoggle_uart_rx\" for hierarchy \"ledtoggle_uart:uart\|ledtoggle_uart_rx:the_ledtoggle_uart_rx\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "the_ledtoggle_uart_rx" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035896278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_uart_rx_stimulus_source ledtoggle_uart:uart\|ledtoggle_uart_rx:the_ledtoggle_uart_rx\|ledtoggle_uart_rx_stimulus_source:the_ledtoggle_uart_rx_stimulus_source " "Elaborating entity \"ledtoggle_uart_rx_stimulus_source\" for hierarchy \"ledtoggle_uart:uart\|ledtoggle_uart_rx:the_ledtoggle_uart_rx\|ledtoggle_uart_rx_stimulus_source:the_ledtoggle_uart_rx_stimulus_source\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "the_ledtoggle_uart_rx_stimulus_source" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035896343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_uart_regs ledtoggle_uart:uart\|ledtoggle_uart_regs:the_ledtoggle_uart_regs " "Elaborating entity \"ledtoggle_uart_regs\" for hierarchy \"ledtoggle_uart:uart\|ledtoggle_uart_regs:the_ledtoggle_uart_regs\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "the_ledtoggle_uart_regs" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035896441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0 ledtoggle_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ledtoggle_mm_interconnect_0\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/ledtoggle/ledtoggle.vhd" "mm_interconnect_0" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035896523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035896921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035896971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035897035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035897117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035897190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035897262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "led_pio_s1_translator" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035897346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "uart_s1_translator" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 1111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035897428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035897492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035897573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_agent\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "sysid_control_slave_agent" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035897631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/ledtoggle/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035897702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "sysid_control_slave_agent_rsp_fifo" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 1398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035897781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_router ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router:router " "Elaborating entity \"ledtoggle_mm_interconnect_0_router\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router:router\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "router" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 2164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035898016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_router_default_decode ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router:router\|ledtoggle_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ledtoggle_mm_interconnect_0_router_default_decode\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router:router\|ledtoggle_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035898108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_router_001 ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ledtoggle_mm_interconnect_0_router_001\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "router_001" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 2180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035898160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_router_001_default_decode ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router_001:router_001\|ledtoggle_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ledtoggle_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router_001:router_001\|ledtoggle_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035898227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_router_002 ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"ledtoggle_mm_interconnect_0_router_002\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "router_002" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035898280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_router_002_default_decode ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router_002:router_002\|ledtoggle_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"ledtoggle_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router_002:router_002\|ledtoggle_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035898332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_router_003 ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"ledtoggle_mm_interconnect_0_router_003\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "router_003" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 2212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035898387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_router_003_default_decode ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router_003:router_003\|ledtoggle_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"ledtoggle_mm_interconnect_0_router_003_default_decode\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router_003:router_003\|ledtoggle_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035898448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_cmd_demux ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ledtoggle_mm_interconnect_0_cmd_demux\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 2345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035898591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_cmd_demux_001 ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"ledtoggle_mm_interconnect_0_cmd_demux_001\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 2368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035898670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_cmd_mux ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ledtoggle_mm_interconnect_0_cmd_mux\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 2385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035898724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_cmd_mux_001 ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"ledtoggle_mm_interconnect_0_cmd_mux_001\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 2408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035898773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035898852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035898903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_rsp_demux ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"ledtoggle_mm_interconnect_0_rsp_demux\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035899002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_rsp_mux ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ledtoggle_mm_interconnect_0_rsp_mux\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 2683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035899151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035899282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035899324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_rsp_mux_001 ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"ledtoggle_mm_interconnect_0_rsp_mux_001\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 2706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035899377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035899447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_avalon_st_adapter ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ledtoggle_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 2735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035899509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ledtoggle_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ledtoggle_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ledtoggle_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035899562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_irq_mapper ledtoggle_irq_mapper:irq_mapper " "Elaborating entity \"ledtoggle_irq_mapper\" for hierarchy \"ledtoggle_irq_mapper:irq_mapper\"" {  } { { "db/ip/ledtoggle/ledtoggle.vhd" "irq_mapper" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035899752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/ledtoggle/ledtoggle.vhd" "rst_controller" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035899802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/ledtoggle/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035899851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/ledtoggle/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035899908 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1580035901850 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.01.26.11:51:55 Progress: Loading sld874ab7c2/alt_sld_fab_wrapper_hw.tcl " "2020.01.26.11:51:55 Progress: Loading sld874ab7c2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035915211 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035925776 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035926438 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035936294 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035936598 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035936863 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035937235 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035937292 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035937336 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1580035938304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld874ab7c2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld874ab7c2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld874ab7c2/alt_sld_fab.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/sld874ab7c2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035938866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035938866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035939105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035939105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035939160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035939160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035939401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035939401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035939627 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035939627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035939627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035939803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035939803 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a0 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a22 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a23 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a24 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a25 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a26 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a2 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a1 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a4 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a3 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a15 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a14 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a5 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a11 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a13 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a16 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a12 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a20 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a21 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a6 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a19 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a18 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a17 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a10 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a9 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a8 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a7 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a27 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a28 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a29 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 676 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a30 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a31 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580035947420 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1580035947420 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Analysis & Synthesis" 0 -1 1580035947420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035947790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 5120 " "Parameter \"NUMWORDS_A\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex " "Parameter \"INIT_FILE\" = \"C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580035947791 ""}  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580035947791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lkl3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lkl3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lkl3 " "Found entity 1: altsyncram_lkl3" {  } { { "db/altsyncram_lkl3.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_lkl3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035948387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035948387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_osa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_osa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_osa " "Found entity 1: decode_osa" {  } { { "db/decode_osa.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/decode_osa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035950742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035950742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/mux_lob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580035951392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035951392 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1580035951889 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 44 -1 0 } } { "db/ip/ledtoggle/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 61 -1 0 } } { "db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2878 -1 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 3878 -1 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 3500 -1 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 42 -1 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2099 -1 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_sys_clk_timer.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_sys_clk_timer.v" 167 -1 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 43 -1 0 } } { "db/ip/ledtoggle/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1580035952218 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1580035952219 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035956394 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1580035959360 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/output_files/LedToggle.map.smsg " "Generated suppressed messages file C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/output_files/LedToggle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035961203 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1580035965063 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580035965063 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2318 " "Implemented 2318 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1580035967087 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1580035967087 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2051 " "Implemented 2051 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1580035967087 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1580035967087 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1580035967087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580035967417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 11:52:47 2020 " "Processing ended: Sun Jan 26 11:52:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580035967417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:44 " "Elapsed time: 00:03:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580035967417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:18 " "Total CPU time (on all processors): 00:04:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580035967417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580035967417 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1580036002547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580036002573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 11:53:03 2020 " "Processing started: Sun Jan 26 11:53:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580036002573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1580036002573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LedToggle -c LedToggle " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LedToggle -c LedToggle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1580036002573 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1580036006189 ""}
{ "Info" "0" "" "Project  = LedToggle" {  } {  } 0 0 "Project  = LedToggle" 0 0 "Fitter" 0 0 1580036006190 ""}
{ "Info" "0" "" "Revision = LedToggle" {  } {  } 0 0 "Revision = LedToggle" 0 0 "Fitter" 0 0 1580036006191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1580036006595 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LedToggle EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"LedToggle\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1580036006680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580036006827 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580036006828 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1580036007342 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1580036007404 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1580036009030 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1580036009030 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1580036009030 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1580036009030 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/" { { 0 { 0 ""} 0 8208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1580036009072 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/" { { 0 { 0 ""} 0 8210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1580036009072 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/" { { 0 { 0 ""} 0 8212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1580036009072 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/" { { 0 { 0 ""} 0 8214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1580036009072 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/" { { 0 { 0 ""} 0 8216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1580036009072 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1580036009072 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1580036009085 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1580036009195 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580036010692 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1580036010692 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580036010692 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580036010692 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1580036010692 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1580036010692 ""}
{ "Info" "ISTA_SDC_FOUND" "LedToggle.sdc " "Reading SDC File: 'LedToggle.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1580036010728 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1580036010733 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "LedToggle.sdc 9 clk_clk clock " "Ignored filter at LedToggle.sdc(9): clk_clk could not be matched with a clock" {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/LedToggle.sdc" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/LedToggle.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1580036010734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay LedToggle.sdc 9 Argument -clock is not an object ID " "Ignored set_input_delay at LedToggle.sdc(9): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay 0 -clock clk_clk \[all_inputs\] " "set_input_delay 0 -clock clk_clk \[all_inputs\]" {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/LedToggle.sdc" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/LedToggle.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580036010736 ""}  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/LedToggle.sdc" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/LedToggle.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580036010736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay LedToggle.sdc 10 Argument -clock is not an object ID " "Ignored set_output_delay at LedToggle.sdc(10): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 0 -clock clk_clk \[all_outputs\]  " "set_output_delay 0 -clock clk_clk \[all_outputs\] " {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/LedToggle.sdc" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/LedToggle.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580036010737 ""}  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/LedToggle.sdc" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/LedToggle.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580036010737 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/stavros/onedrive/documents/intelfpga/ledtoggle/db/ip/ledtoggle/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/stavros/onedrive/documents/intelfpga/ledtoggle/db/ip/ledtoggle/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1580036010738 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/stavros/onedrive/documents/intelfpga/ledtoggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.sdc " "Reading SDC File: 'c:/users/stavros/onedrive/documents/intelfpga/ledtoggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1580036010748 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1580036010883 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1580036010884 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580036010885 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580036010885 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580036010885 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     sopc_clk " "  20.000     sopc_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580036010885 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1580036010885 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1580036011471 ""}  } { { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/" { { 0 { 0 ""} 0 8197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580036011471 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1580036011471 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/" { { 0 { 0 ""} 0 7845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580036011471 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_reset_n~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset_reset_n~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1580036011471 ""}  } { { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/" { { 0 { 0 ""} 0 8199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580036011471 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1580036011471 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/ledtoggle/submodules/altera_reset_controller.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/" { { 0 { 0 ""} 0 2657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1580036011471 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|W_rf_wren " "Destination node ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|W_rf_wren" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/" { { 0 { 0 ""} 0 1775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1580036011471 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_debug:the_ledtoggle_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_debug:the_ledtoggle_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_debug:the_ledtoggle_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1580036011471 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1580036011471 ""}  } { { "db/ip/ledtoggle/submodules/altera_reset_controller.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580036011471 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1580036012323 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1580036012333 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1580036012333 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580036012341 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580036012350 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1580036012357 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1580036012357 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1580036012361 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1580036012622 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1580036012626 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1580036012626 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580036012794 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1580036012841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1580036014139 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580036015293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1580036015396 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1580036018782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580036018782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1580036020228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1580036024977 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1580036024977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1580036025603 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1580036025603 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1580036025603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580036025606 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.91 " "Total time spent on timing analysis during the Fitter is 3.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1580036026044 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580036026103 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580036027425 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580036027429 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580036028928 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580036030572 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "4 Cyclone IV E " "4 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_clk 3.3-V LVTTL 23 " "Pin clk_clk uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_clk" } } } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580036031278 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw_pin_export 3.3-V LVTTL 51 " "Pin sw_pin_export uses I/O standard 3.3-V LVTTL at 51" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sw_pin_export } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_pin_export" } } } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580036031278 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_reset_n 3.3-V LVTTL 24 " "Pin reset_reset_n uses I/O standard 3.3-V LVTTL at 24" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { reset_reset_n } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_reset_n" } } } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580036031278 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "uart_pins_rxd 3.3-V LVTTL 33 " "Pin uart_pins_rxd uses I/O standard 3.3-V LVTTL at 33" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { uart_pins_rxd } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_pins_rxd" } } } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580036031278 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1580036031278 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/output_files/LedToggle.fit.smsg " "Generated suppressed messages file C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/output_files/LedToggle.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1580036031817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5264 " "Peak virtual memory: 5264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580036034914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 11:53:54 2020 " "Processing ended: Sun Jan 26 11:53:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580036034914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580036034914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580036034914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1580036034914 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1580036037444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580036037461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 11:53:57 2020 " "Processing started: Sun Jan 26 11:53:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580036037461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1580036037461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LedToggle -c LedToggle " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LedToggle -c LedToggle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1580036037462 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1580036040408 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1580036040500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580036041777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 11:54:01 2020 " "Processing ended: Sun Jan 26 11:54:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580036041777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580036041777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580036041777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1580036041777 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1580036042714 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1580036044839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580036044853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 11:54:03 2020 " "Processing started: Sun Jan 26 11:54:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580036044853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1580036044853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LedToggle -c LedToggle " "Command: quartus_sta LedToggle -c LedToggle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1580036044853 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1580036045388 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1580036047651 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580036047961 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580036047962 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580036048919 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1580036048919 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580036048919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580036048919 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1580036048919 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1580036048919 ""}
{ "Info" "ISTA_SDC_FOUND" "LedToggle.sdc " "Reading SDC File: 'LedToggle.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1580036048937 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1580036048941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "LedToggle.sdc 9 clk_clk clock " "Ignored filter at LedToggle.sdc(9): clk_clk could not be matched with a clock" {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/LedToggle.sdc" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/LedToggle.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1580036048942 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay LedToggle.sdc 9 Argument -clock is not an object ID " "Ignored set_input_delay at LedToggle.sdc(9): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay 0 -clock clk_clk \[all_inputs\] " "set_input_delay 0 -clock clk_clk \[all_inputs\]" {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/LedToggle.sdc" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/LedToggle.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580036048945 ""}  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/LedToggle.sdc" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/LedToggle.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1580036048945 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay LedToggle.sdc 10 Argument -clock is not an object ID " "Ignored set_output_delay at LedToggle.sdc(10): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 0 -clock clk_clk \[all_outputs\]  " "set_output_delay 0 -clock clk_clk \[all_outputs\] " {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/LedToggle.sdc" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/LedToggle.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580036048945 ""}  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/LedToggle.sdc" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/LedToggle.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1580036048945 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/stavros/onedrive/documents/intelfpga/ledtoggle/db/ip/ledtoggle/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/stavros/onedrive/documents/intelfpga/ledtoggle/db/ip/ledtoggle/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1580036048965 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/stavros/onedrive/documents/intelfpga/ledtoggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.sdc " "Reading SDC File: 'c:/users/stavros/onedrive/documents/intelfpga/ledtoggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1580036049012 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1580036049127 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1580036049131 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1580036049464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.236 " "Worst-case setup slack is 8.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036049902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036049902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.236               0.000 sopc_clk  " "    8.236               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036049902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.109               0.000 altera_reserved_tck  " "   46.109               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036049902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580036049902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.434 " "Worst-case hold slack is 0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036050083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036050083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 sopc_clk  " "    0.434               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036050083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036050083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580036050083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.169 " "Worst-case recovery slack is 16.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036050167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036050167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.169               0.000 sopc_clk  " "   16.169               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036050167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.478               0.000 altera_reserved_tck  " "   97.478               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036050167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580036050167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.358 " "Worst-case removal slack is 1.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036050276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036050276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.358               0.000 altera_reserved_tck  " "    1.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036050276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.226               0.000 sopc_clk  " "    3.226               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036050276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580036050276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.594 " "Worst-case minimum pulse width slack is 9.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036050311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036050311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 sopc_clk  " "    9.594               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036050311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.448               0.000 altera_reserved_tck  " "   49.448               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036050311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580036050311 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580036051372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580036051372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580036051372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580036051372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.502 ns " "Worst Case Available Settling Time: 36.502 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580036051372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580036051372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580036051372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580036051372 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1580036051372 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1580036051444 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1580036051518 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1580036053265 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1580036054456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.977 " "Worst-case setup slack is 8.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036054959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036054959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.977               0.000 sopc_clk  " "    8.977               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036054959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.450               0.000 altera_reserved_tck  " "   46.450               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036054959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580036054959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036055303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036055303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 sopc_clk  " "    0.400               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036055303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036055303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580036055303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.451 " "Worst-case recovery slack is 16.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036055470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036055470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.451               0.000 sopc_clk  " "   16.451               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036055470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.627               0.000 altera_reserved_tck  " "   97.627               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036055470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580036055470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.253 " "Worst-case removal slack is 1.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036055515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036055515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.253               0.000 altera_reserved_tck  " "    1.253               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036055515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.900               0.000 sopc_clk  " "    2.900               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036055515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580036055515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.595 " "Worst-case minimum pulse width slack is 9.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036055625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036055625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.595               0.000 sopc_clk  " "    9.595               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036055625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.320               0.000 altera_reserved_tck  " "   49.320               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036055625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580036055625 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580036056072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580036056072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580036056072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580036056072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.842 ns " "Worst Case Available Settling Time: 36.842 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580036056072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580036056072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580036056072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580036056072 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1580036056072 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1580036056093 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1580036056394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.876 " "Worst-case setup slack is 14.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036056446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036056446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.876               0.000 sopc_clk  " "   14.876               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036056446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.566               0.000 altera_reserved_tck  " "   48.566               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036056446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580036056446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036056499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036056499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 sopc_clk  " "    0.145               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036056499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036056499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580036056499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.224 " "Worst-case recovery slack is 18.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036056530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036056530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.224               0.000 sopc_clk  " "   18.224               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036056530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.858               0.000 altera_reserved_tck  " "   98.858               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036056530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580036056530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.573 " "Worst-case removal slack is 0.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036056562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036056562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.573               0.000 altera_reserved_tck  " "    0.573               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036056562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.433               0.000 sopc_clk  " "    1.433               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036056562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580036056562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.199 " "Worst-case minimum pulse width slack is 9.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036056598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036056598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.199               0.000 sopc_clk  " "    9.199               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036056598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.293               0.000 altera_reserved_tck  " "   49.293               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580036056598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580036056598 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580036056938 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580036056938 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580036056938 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580036056938 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.460 ns " "Worst Case Available Settling Time: 38.460 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580036056938 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580036056938 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580036056938 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580036056938 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1580036056938 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1580036057681 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1580036057682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580036057984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 11:54:17 2020 " "Processing ended: Sun Jan 26 11:54:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580036057984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580036057984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580036057984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1580036057984 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus Prime Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1580036058991 ""}
